/*
 * QSD8x50_reg.h
 * QSD8x50 Register and Bit definitions
 *
 * Copyright (c) 2009, Code Aurora Forum. All rights reserved.
 * 
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *     * Redistributions of source code must retain the above copyright
 *       notice, this list of conditions and the following disclaimer.
 *     * Redistributions in binary form must reproduce the above copyright
 *       notice, this list of conditions and the following disclaimer in the
 *       documentation and/or other materials provided with the distribution.
 *     * Neither the name of Code Aurora Forum nor
 *       the names of its contributors may be used to endorse or promote
 *       products derived from this software without specific prior written
 *       permission.
 * 
 * Alternatively, provided that this notice is retained in full, this software
 * may be relicensed by the recipient under the terms of the GNU General Public
 * License version 2 ("GPL") and only version 2, in which case the provisions of
 * the GPL apply INSTEAD OF those given above.  If the recipient relicenses the
 * software under the GPL, then the identification text in the MODULE_LICENSE
 * macro must be changed to reflect "GPLv2" instead of "Dual BSD/GPL".  Once a 
 * recipient changes the license terms to the GPL, subsequent recipients shall
 * not relicense under alternate licensing terms, including the BSD or dual
 * BSD/GPL terms.  In addition, the following license statement immediately
 * below and between the words START and END shall also then apply when this
 * software is relicensed under the GPL:
 * 
 * START
 * 
 * This program is free software; you can redistribute it and/or modify it under
 * the terms of the GNU General Public License version 2 and only version 2 as
 * published by the Free Software Foundation.
 * 
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
 * FOR A PARTICULAR PURPOSE.  See the GNU General Public License for more
 * details.
 * 
 * You should have received a copy of the GNU General Public License along with
 * this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
 * 
 * END
 * 
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 *
 */

#ifndef __QC_8x50_REG_H
#define __QC_8x50_REG_H

#define NAND_FLASH_CMD                                                 (0xA0A00000)
#define   NAND_FLASH_CMD__RESERVED_BITS31_19___M                          0xFFF80000
#define   NAND_FLASH_CMD__RESERVED_BITS31_19___S                                      19
#define   NAND_FLASH_CMD__ONE_NAND_INTR_STATUS___M                        0x00040000
#define   NAND_FLASH_CMD__ONE_NAND_INTR_STATUS___S                                    18
#define   NAND_FLASH_CMD__ONE_NAND_HOST_CFG___M                           0x00020000
#define   NAND_FLASH_CMD__ONE_NAND_HOST_CFG___S                                       17
#define   NAND_FLASH_CMD__AUTO_DETECT_DATA_XFR_SIZE___M                   0x0001FF80
#define   NAND_FLASH_CMD__AUTO_DETECT_DATA_XFR_SIZE___S                                7
#define   NAND_FLASH_CMD__AUTO_DETECT___M                                 0x00000040
#define   NAND_FLASH_CMD__AUTO_DETECT___S                                              6
#define   NAND_FLASH_CMD__LAST_PAGE___M                                   0x00000020
#define   NAND_FLASH_CMD__LAST_PAGE___S                                                5
#define   NAND_FLASH_CMD__PAGE_ACC___M                                    0x00000010
#define   NAND_FLASH_CMD__PAGE_ACC___S                                                 4
#define   NAND_FLASH_CMD__PAGE_ACC__PAGE_ACCESS_COMMAND                              0x1
#define   NAND_FLASH_CMD__PAGE_ACC__NON_PAGE_ACCESS_COMMAND                          0x0
#define   NAND_FLASH_CMD__OP_CMD___M                                      0x0000000F
#define   NAND_FLASH_CMD__OP_CMD___S                                                   0
#define   NAND_FLASH_CMD__OP_CMD__ABORT_TRANSACTION                                  0x1
#define   NAND_FLASH_CMD__OP_CMD__PAGE_READ                                          0x2
#define   NAND_FLASH_CMD__OP_CMD__PAGE_READ_WITH_ECC                                 0x3
#define   NAND_FLASH_CMD__OP_CMD__PAGE_READ_WITH_ECC_SPARE                           0x4
#define   NAND_FLASH_CMD__OP_CMD__SEQUENTIAL_PAGE_READ                               0x5
#define   NAND_FLASH_CMD__OP_CMD__PROGRAM_PAGE                                       0x6
#define   NAND_FLASH_CMD__OP_CMD__PAGE_PROGRAM_WITH_ECC                              0x7
#define   NAND_FLASH_CMD__OP_CMD__PROGRAM_PAGE_WITH_SPARE                            0x9
#define   NAND_FLASH_CMD__OP_CMD__BLOCK_ERASE                                        0xA
#define   NAND_FLASH_CMD__OP_CMD__FETCH_ID                                           0xB
#define   NAND_FLASH_CMD__OP_CMD__CHECK_STATUS                                       0xC
#define   NAND_FLASH_CMD__OP_CMD__RESET_NAND_FLASH_DEVICE_OR_ONENAND_REGISTER_WRI    0xD
#define   NAND_FLASH_CMD___M                                              0xFFFFFFFF
#define   NAND_FLASH_CMD___S                                                           0
#define NAND_ADDR0                                                     (0xA0A00004)
#define   NAND_ADDR0__DEV_ADDR0___M                                       0xFFFFFFFF
#define   NAND_ADDR0__DEV_ADDR0___S                                                    0
#define   NAND_ADDR0___M                                                  0xFFFFFFFF
#define   NAND_ADDR0___S                                                               0
#define NAND_ADDR1                                                     (0xA0A00008)
#define   NAND_ADDR1__DEV_ADDR1___M                                       0xFFFFFFFF
#define   NAND_ADDR1__DEV_ADDR1___S                                                    0
#define   NAND_ADDR1___M                                                  0xFFFFFFFF
#define   NAND_ADDR1___S                                                               0
#define NAND_FLASH_CHIP_SELECT                                         (0xA0A0000C)
#define   NAND_FLASH_CHIP_SELECT__RESERVED_BITS31_4___M                   0xFFFFFFF0
#define   NAND_FLASH_CHIP_SELECT__RESERVED_BITS31_4___S                                4
#define   NAND_FLASH_CHIP_SELECT__ONE_NAND_EN___M                         0x00000008
#define   NAND_FLASH_CHIP_SELECT__ONE_NAND_EN___S                                      3
#define   NAND_FLASH_CHIP_SELECT__ONE_NAND_EN__ENABLE_SUPPORT_FOR_ONENAND            0x1
#define   NAND_FLASH_CHIP_SELECT__ONE_NAND_EN__DISABLE_SUPPORT_FOR_ONENAND           0x0
#define   NAND_FLASH_CHIP_SELECT__DM_EN___M                               0x00000004
#define   NAND_FLASH_CHIP_SELECT__DM_EN___S                                            2
#define   NAND_FLASH_CHIP_SELECT__DM_EN__ENABLE_DATA_MOVER_INTERFACE                 0x1
#define   NAND_FLASH_CHIP_SELECT__DM_EN__DISABLE_DATA_MOVER_INTERFACE                0x0
#define   NAND_FLASH_CHIP_SELECT__PARTIAL_XFR___M                         0x00000002
#define   NAND_FLASH_CHIP_SELECT__PARTIAL_XFR___S                                      1
#define   NAND_FLASH_CHIP_SELECT__PARTIAL_XFR__ENABLE                                0x1
#define   NAND_FLASH_CHIP_SELECT__PARTIAL_XFR__DISBALE                               0x0
#define   NAND_FLASH_CHIP_SELECT__NAND_DEV_SEL___M                        0x00000001
#define   NAND_FLASH_CHIP_SELECT__NAND_DEV_SEL___S                                     0
#define   NAND_FLASH_CHIP_SELECT__NAND_DEV_SEL__CS0_IS_SELECTD                       0x0
#define   NAND_FLASH_CHIP_SELECT__NAND_DEV_SEL__CS1_IS_SELECTED                      0x1
#define   NAND_FLASH_CHIP_SELECT___M                                      0xFFFFFFFF
#define   NAND_FLASH_CHIP_SELECT___S                                                   0
#define NANDC_EXEC_CMD                                                 (0xA0A00010)
#define   NANDC_EXEC_CMD__RESERVED_BITS31_1___M                           0xFFFFFFFE
#define   NANDC_EXEC_CMD__RESERVED_BITS31_1___S                                        1
#define   NANDC_EXEC_CMD__EXEC_CMD___M                                    0x00000001
#define   NANDC_EXEC_CMD__EXEC_CMD___S                                                 0
#define   NANDC_EXEC_CMD__EXEC_CMD__EXECUTE_THE_COMMAND                              0x1
#define   NANDC_EXEC_CMD___M                                              0xFFFFFFFF
#define   NANDC_EXEC_CMD___S                                                           0
#define NAND_FLASH_STATUS                                              (0xA0A00014)
#define   NAND_FLASH_STATUS__DEV_STATUS___M                               0xFFFF0000
#define   NAND_FLASH_STATUS__DEV_STATUS___S                                           16
#define   NAND_FLASH_STATUS__RESERVED_BIT15___M                           0x00008000
#define   NAND_FLASH_STATUS__RESERVED_BIT15___S                                       15
#define   NAND_FLASH_STATUS__CODEWORD_CNTR___M                            0x00007000
#define   NAND_FLASH_STATUS__CODEWORD_CNTR___S                                        12
#define   NAND_FLASH_STATUS__2KBYTE_DEVICE___M                            0x00000800
#define   NAND_FLASH_STATUS__2KBYTE_DEVICE___S                                        11
#define   NAND_FLASH_STATUS__2KBYTE_DEVICE__2K_BYTE_PAGE_DEVICE                      0x1
#define   NAND_FLASH_STATUS__2KBYTE_DEVICE__NOT_A_2K_BYTE_PAGE_DEVICE                0x0
#define   NAND_FLASH_STATUS__512BYTE_DEVICE___M                           0x00000400
#define   NAND_FLASH_STATUS__512BYTE_DEVICE___S                                       10
#define   NAND_FLASH_STATUS__512BYTE_DEVICE__512_BYTE_PAGE_DEVICE                    0x1
#define   NAND_FLASH_STATUS__AUTO_DETECT_DONE___M                         0x00000200
#define   NAND_FLASH_STATUS__AUTO_DETECT_DONE___S                                      9
#define   NAND_FLASH_STATUS__MPU_ERROR___M                                0x00000100
#define   NAND_FLASH_STATUS__MPU_ERROR___S                                             8
#define   NAND_FLASH_STATUS__MPU_ERROR__MPU_ERROR_FOR_THE_ACCESS                     0x1
#define   NAND_FLASH_STATUS__MPU_ERROR__NO_ERROR                                     0x0
#define   NAND_FLASH_STATUS__PROG_ERASE_OP_RESULT___M                     0x00000080
#define   NAND_FLASH_STATUS__PROG_ERASE_OP_RESULT___S                                  7
#define   NAND_FLASH_STATUS__PROG_ERASE_OP_RESULT__SUCCESSFUL                        0x1
#define   NAND_FLASH_STATUS__PROG_ERASE_OP_RESULT__NOT_SUCCESSFUL                    0x0
#define   NAND_FLASH_STATUS__NANDC_TIMEOUT_ERR___M                        0x00000040
#define   NAND_FLASH_STATUS__NANDC_TIMEOUT_ERR___S                                     6
#define   NAND_FLASH_STATUS__NANDC_TIMEOUT_ERR__NO_ERROR                             0x0
#define   NAND_FLASH_STATUS__NANDC_TIMEOUT_ERR__ERROR                                0x1
#define   NAND_FLASH_STATUS__READY_BSY_N___M                              0x00000020
#define   NAND_FLASH_STATUS__READY_BSY_N___S                                           5
#define   NAND_FLASH_STATUS__READY_BSY_N__EXTERNAL_FLASH_IS_BUSY                     0x0
#define   NAND_FLASH_STATUS__READY_BSY_N__EXTERNAL_FLASH_IS_READY                    0x1
#define   NAND_FLASH_STATUS__OP_ERR___M                                   0x00000010
#define   NAND_FLASH_STATUS__OP_ERR___S                                                4
#define   NAND_FLASH_STATUS__OPER_STATUS___M                              0x0000000F
#define   NAND_FLASH_STATUS__OPER_STATUS___S                                           0
#define   NAND_FLASH_STATUS__OPER_STATUS__IDLE_STATE                                 0x0
#define   NAND_FLASH_STATUS__OPER_STATUS__ABORT_TRANSACTION                          0x1
#define   NAND_FLASH_STATUS__OPER_STATUS__PAGE_READ                                  0x2
#define   NAND_FLASH_STATUS__OPER_STATUS__PAGE_READ_WITH_ECC                         0x3
#define   NAND_FLASH_STATUS__OPER_STATUS__PAGE_READ_WITH_ECC_AND_SPARE_DATA          0x4
#define   NAND_FLASH_STATUS__OPER_STATUS__SEQUENTIAL_PAGE_READ                       0x5
#define   NAND_FLASH_STATUS__OPER_STATUS__PROGRAM_PAGE                               0x6
#define   NAND_FLASH_STATUS__OPER_STATUS__PROGRAM_PAGE_WITH_ECC                      0x7
#define   NAND_FLASH_STATUS__OPER_STATUS__RESERVED_PROGRAMMING                       0x8
#define   NAND_FLASH_STATUS__OPER_STATUS__PROGRAM_PAGE_WITH_SPARE                    0x9
#define   NAND_FLASH_STATUS__OPER_STATUS__BLOCK_ERASE                                0xA
#define   NAND_FLASH_STATUS__OPER_STATUS__FETCH_ID                                   0xB
#define   NAND_FLASH_STATUS__OPER_STATUS__CHECK_STATUS                               0xC
#define   NAND_FLASH_STATUS__OPER_STATUS__RESET_FLASH_DEVICE                         0xD
#define   NAND_FLASH_STATUS___M                                           0xFFFFFFFF
#define   NAND_FLASH_STATUS___S                                                        0
#define NANDC_BUFFER_STATUS                                            (0xA0A00018)
#define   NANDC_BUFFER_STATUS__BAD_BLOCK_STATUS___M                       0xFFFF0000
#define   NANDC_BUFFER_STATUS__BAD_BLOCK_STATUS___S                                   16
#define   NANDC_BUFFER_STATUS__RESERVED15_4___M                           0x0000FFF0
#define   NANDC_BUFFER_STATUS__RESERVED15_4___S                                        4
#define   NANDC_BUFFER_STATUS__UNCORRECTABLE___M                          0x00000008
#define   NANDC_BUFFER_STATUS__UNCORRECTABLE___S                                       3
#define   NANDC_BUFFER_STATUS__NUM_ERRORS___M                             0x00000007
#define   NANDC_BUFFER_STATUS__NUM_ERRORS___S                                          0
#define   NANDC_BUFFER_STATUS___M                                         0xFFFFFFFF
#define   NANDC_BUFFER_STATUS___S                                                      0
#define SFLASHC_STATUS                                                 (0xA0A0001C)
#define   SFLASHC_STATUS__RESERVED_BITS31_15___M                          0xFFFF8000
#define   SFLASHC_STATUS__RESERVED_BITS31_15___S                                      15
#define   SFLASHC_STATUS__MPU_ERROR___M                                   0x00000100
#define   SFLASHC_STATUS__MPU_ERROR___S                                                8
#define   SFLASHC_STATUS__MPU_ERROR__MPU_ERROR_FOR_THE_ACCESS                        0x1
#define   SFLASHC_STATUS__MPU_ERROR__NO_ERROR                                        0x0
#define   SFLASHC_STATUS__RESERVED_BITS7_6___M                            0x000000C0
#define   SFLASHC_STATUS__RESERVED_BITS7_6___S                                         6
#define   SFLASHC_STATUS__DEV_INTERRUPT_PIN___M                           0x00000020
#define   SFLASHC_STATUS__DEV_INTERRUPT_PIN___S                                        5
#define   SFLASHC_STATUS__DEV_INTERRUPT_PIN__EXTERNAL_FLASH_IS_BUSY                  0x0
#define   SFLASHC_STATUS__DEV_INTERRUPT_PIN__EXTERNAL_FLASH_IS_READY                 0x1
#define   SFLASHC_STATUS__SFLASH_INTR_WAIT_TIMEOUT___M                    0x00000010
#define   SFLASHC_STATUS__SFLASH_INTR_WAIT_TIMEOUT___S                                 4
#define   SFLASHC_STATUS__SFLASH_INTR_WAIT_TIMEOUT__NO_TIMEOUT_ERROR                 0x0
#define   SFLASHC_STATUS__SFLASH_INTR_WAIT_TIMEOUT__TIMEOUT_ERROR                    0x1
#define   SFLASHC_STATUS__SFLASH_OPER_STATUS___M                          0x0000000F
#define   SFLASHC_STATUS__SFLASH_OPER_STATUS___S                                       0
#define   SFLASHC_STATUS__SFLASH_OPER_STATUS__IDLE                                   0x0
#define   SFLASHC_STATUS__SFLASH_OPER_STATUS__ABORT_TRASACTION                       0x1
#define   SFLASHC_STATUS__SFLASH_OPER_STATUS__REGISTER_READ                          0x2
#define   SFLASHC_STATUS__SFLASH_OPER_STATUS__REGISTER_WRITE                         0x3
#define   SFLASHC_STATUS__SFLASH_OPER_STATUS__WAIT_FOR_INTERRUPT_LOW                 0x4
#define   SFLASHC_STATUS__SFLASH_OPER_STATUS__WAIT_FOR_INTERRUPT_HIGH                0x5
#define   SFLASHC_STATUS__SFLASH_OPER_STATUS__DATA_READ                              0x6
#define   SFLASHC_STATUS__SFLASH_OPER_STATUS__DATA_WRITE                             0x7
#define   SFLASHC_STATUS__SFLASH_OPER_STATUS__0XF_RESERVED                           0x8
#define   SFLASHC_STATUS___M                                              0xFFFFFFFF
#define   SFLASHC_STATUS___S                                                           0
#define NAND_DEVn_CFG0(n)                                              (0xA0A000200x10*n)
#define   NAND_DEVn_CFG0_nMIN                             0
#define   NAND_DEVn_CFG0_nMAX                               1
#define   NAND_DEVn_CFG0_ELEM                             2
#define   NAND_DEVn_CFG0__SET_RD_MODE_AFTER_STATUS___M                    0x80000000
#define   NAND_DEVn_CFG0__SET_RD_MODE_AFTER_STATUS___S                                31
#define   NAND_DEVn_CFG0__SET_RD_MODE_AFTER_STATUS__DO_NOT_SEND                      0x0
#define   NAND_DEVn_CFG0__STATUS_BFR_READ___M                             0x40000000
#define   NAND_DEVn_CFG0__STATUS_BFR_READ___S                                         30
#define   NAND_DEVn_CFG0__STATUS_BFR_READ__DO_NOT_READ_STATUS                        0x0
#define   NAND_DEVn_CFG0__STATUS_BFR_READ__READ_STATUS_BEFORE_DATA                   0x1
#define   NAND_DEVn_CFG0__NUM_ADDR_CYCLES___M                             0x38000000
#define   NAND_DEVn_CFG0__NUM_ADDR_CYCLES___S                                         27
#define   NAND_DEVn_CFG0__NUM_ADDR_CYCLES__NO_ADDRESS_CYCLES                         0x0
#define   NAND_DEVn_CFG0__SPARE_SIZE_BYTES___M                            0x07800000
#define   NAND_DEVn_CFG0__SPARE_SIZE_BYTES___S                                        23
#define   NAND_DEVn_CFG0__ECC_PARITY_SIZE_BYTES___M                       0x00780000
#define   NAND_DEVn_CFG0__ECC_PARITY_SIZE_BYTES___S                                   19
#define   NAND_DEVn_CFG0__UD_SIZE_BYTES___M                               0x0007FE00
#define   NAND_DEVn_CFG0__UD_SIZE_BYTES___S                                            9
#define   NAND_DEVn_CFG0__CW_PER_PAGE___M                                 0x000001C0
#define   NAND_DEVn_CFG0__CW_PER_PAGE___S                                              6
#define   NAND_DEVn_CFG0__CW_PER_PAGE__1_CODEWORD_PER_PAGE                           0x0
#define   NAND_DEVn_CFG0__CW_PER_PAGE__2_CODEWORDS_PER_PAGE                          0x1
#define   NAND_DEVn_CFG0__CW_PER_PAGE__8_CODEWORDS_PER_PAGE                          0x7
#define   NAND_DEVn_CFG0__ROW_ADDR_CYCLES___M                             0x00000038
#define   NAND_DEVn_CFG0__ROW_ADDR_CYCLES___S                                          3
#define   NAND_DEVn_CFG0__COL_ADDR_CYCLES___M                             0x00000007
#define   NAND_DEVn_CFG0__COL_ADDR_CYCLES___S                                          0
#define   NAND_DEVn_CFG0___M                                              0xFFFFFFFF
#define   NAND_DEVn_CFG0___S                                                           0
#define NAND_DEV0_CFG0                                                 (0xA0A00020)
#define   NAND_DEV0_CFG0__SET_RD_MODE_AFTER_STATUS___M                    0x80000000
#define   NAND_DEV0_CFG0__SET_RD_MODE_AFTER_STATUS___S                                 0
#define   NAND_DEV0_CFG0__STATUS_BFR_READ___M                             0x40000000
#define   NAND_DEV0_CFG0__STATUS_BFR_READ___S                                          0
#define   NAND_DEV0_CFG0__NUM_ADDR_CYCLES___M                             0x38000000
#define   NAND_DEV0_CFG0__NUM_ADDR_CYCLES___S                                          0
#define   NAND_DEV0_CFG0__SPARE_SIZE_BYTES___M                            0x07800000
#define   NAND_DEV0_CFG0__SPARE_SIZE_BYTES___S                                         0
#define   NAND_DEV0_CFG0__ECC_PARITY_SIZE_BYTES___M                       0x00780000
#define   NAND_DEV0_CFG0__ECC_PARITY_SIZE_BYTES___S                                    0
#define   NAND_DEV0_CFG0__UD_SIZE_BYTES___M                               0x0007FE00
#define   NAND_DEV0_CFG0__UD_SIZE_BYTES___S                                            0
#define   NAND_DEV0_CFG0__CW_PER_PAGE___M                                 0x000001C0
#define   NAND_DEV0_CFG0__CW_PER_PAGE___S                                              0
#define   NAND_DEV0_CFG0__ROW_ADDR_CYCLES___M                             0x00000038
#define   NAND_DEV0_CFG0__ROW_ADDR_CYCLES___S                                          0
#define   NAND_DEV0_CFG0__COL_ADDR_CYCLES___M                             0x00000007
#define   NAND_DEV0_CFG0__COL_ADDR_CYCLES___S                                          0
#define NAND_DEV1_CFG0                                                 (0xA0A00030)
#define   NAND_DEV1_CFG0__SET_RD_MODE_AFTER_STATUS___M                    0x80000000
#define   NAND_DEV1_CFG0__SET_RD_MODE_AFTER_STATUS___S                                 0
#define   NAND_DEV1_CFG0__STATUS_BFR_READ___M                             0x40000000
#define   NAND_DEV1_CFG0__STATUS_BFR_READ___S                                          0
#define   NAND_DEV1_CFG0__NUM_ADDR_CYCLES___M                             0x38000000
#define   NAND_DEV1_CFG0__NUM_ADDR_CYCLES___S                                          0
#define   NAND_DEV1_CFG0__SPARE_SIZE_BYTES___M                            0x07800000
#define   NAND_DEV1_CFG0__SPARE_SIZE_BYTES___S                                         0
#define   NAND_DEV1_CFG0__ECC_PARITY_SIZE_BYTES___M                       0x00780000
#define   NAND_DEV1_CFG0__ECC_PARITY_SIZE_BYTES___S                                    0
#define   NAND_DEV1_CFG0__UD_SIZE_BYTES___M                               0x0007FE00
#define   NAND_DEV1_CFG0__UD_SIZE_BYTES___S                                            0
#define   NAND_DEV1_CFG0__CW_PER_PAGE___M                                 0x000001C0
#define   NAND_DEV1_CFG0__CW_PER_PAGE___S                                              0
#define   NAND_DEV1_CFG0__ROW_ADDR_CYCLES___M                             0x00000038
#define   NAND_DEV1_CFG0__ROW_ADDR_CYCLES___S                                          0
#define   NAND_DEV1_CFG0__COL_ADDR_CYCLES___M                             0x00000007
#define   NAND_DEV1_CFG0__COL_ADDR_CYCLES___S                                          0
#define NAND_DEVn_CFG1(n)                                              (0xA0A000240x10*n)
#define   NAND_DEVn_CFG1_nMIN                             0
#define   NAND_DEVn_CFG1_nMAX                               1
#define   NAND_DEVn_CFG1_ELEM                             2
#define   NAND_DEVn_CFG1__RESERVED_BITS31_25___M                          0xFE000000
#define   NAND_DEVn_CFG1__RESERVED_BITS31_25___S                                      25
#define   NAND_DEVn_CFG1__ECC_DECODER_CGC_EN___M                          0x01000000
#define   NAND_DEVn_CFG1__ECC_DECODER_CGC_EN___S                                      24
#define   NAND_DEVn_CFG1__ECC_DECODER_CGC_EN__DECODER_CLOCK_GATING_DISABLE_FREE_R    0x0
#define   NAND_DEVn_CFG1__ECC_DECODER_CGC_EN__DECODER_CLOCK_GATING_ENABLE            0x1
#define   NAND_DEVn_CFG1__ECC_ENCODER_CGC_EN___M                          0x00800000
#define   NAND_DEVn_CFG1__ECC_ENCODER_CGC_EN___S                                      23
#define   NAND_DEVn_CFG1__ECC_ENCODER_CGC_EN__ENCODER_CLOCK_GATING_DISABLE_FREE_R    0x0
#define   NAND_DEVn_CFG1__ECC_ENCODER_CGC_EN__ENCODER_CLOCK_GATING_ENABLE            0x1
#define   NAND_DEVn_CFG1__WR_RD_BSY_GAP___M                               0x007E0000
#define   NAND_DEVn_CFG1__WR_RD_BSY_GAP___S                                           17
#define   NAND_DEVn_CFG1__WR_RD_BSY_GAP__2_CLOCK_CYCLE_GAP                           0x0
#define   NAND_DEVn_CFG1__WR_RD_BSY_GAP__4_CLOCK_CYCLES_GAP                          0x1
#define   NAND_DEVn_CFG1__WR_RD_BSY_GAP__6_CLOCK_CYCLES_GAP                          0x2
#define   NAND_DEVn_CFG1__WR_RD_BSY_GAP__8_CLOCK_CYCLES_GAP                          0x3
#define   NAND_DEVn_CFG1__WR_RD_BSY_GAP__10_CLOCK_CYCLES_GAP                         0x4
#define   NAND_DEVn_CFG1__WR_RD_BSY_GAP__128_CLOCK_CYCLES_GAP                       0x3F
#define   NAND_DEVn_CFG1__BAD_BLOCK_IN_SPARE_AREA___M                     0x00010000
#define   NAND_DEVn_CFG1__BAD_BLOCK_IN_SPARE_AREA___S                                 16
#define   NAND_DEVn_CFG1__BAD_BLOCK_IN_SPARE_AREA__IN_USER_DATA_AREA                 0x0
#define   NAND_DEVn_CFG1__BAD_BLOCK_IN_SPARE_AREA__IN_SPARE_AREA                     0x1
#define   NAND_DEVn_CFG1__BAD_BLOCK_BYTE_NUM___M                          0x0000FFC0
#define   NAND_DEVn_CFG1__BAD_BLOCK_BYTE_NUM___S                                       6
#define   NAND_DEVn_CFG1__CS_ACTIVE_BSY___M                               0x00000020
#define   NAND_DEVn_CFG1__CS_ACTIVE_BSY___S                                            5
#define   NAND_DEVn_CFG1__CS_ACTIVE_BSY__ASSERT_CS_DURING_BUSY                       0x1
#define   NAND_DEVn_CFG1__CS_ACTIVE_BSY__ALLOW_CS_DE_ASSERTION                       0x0
#define   NAND_DEVn_CFG1__NAND_RECOVERY_CYCLES___M                        0x0000001C
#define   NAND_DEVn_CFG1__NAND_RECOVERY_CYCLES___S                                     2
#define   NAND_DEVn_CFG1__NAND_RECOVERY_CYCLES__1_RECOVERY_CYCLE                     0x0
#define   NAND_DEVn_CFG1__NAND_RECOVERY_CYCLES__2_RECOVERY_CYCLES                    0x1
#define   NAND_DEVn_CFG1__NAND_RECOVERY_CYCLES__3_RECOVERY_CYCLES                    0x2
#define   NAND_DEVn_CFG1__NAND_RECOVERY_CYCLES__8_RECOVERY_CYCLES                    0x7
#define   NAND_DEVn_CFG1__WIDE_FLASH___M                                  0x00000002
#define   NAND_DEVn_CFG1__WIDE_FLASH___S                                               1
#define   NAND_DEVn_CFG1__WIDE_FLASH__8_BIT_DATA_BUS                                 0x0
#define   NAND_DEVn_CFG1__WIDE_FLASH__16_BIT_DATA_BUS                                0x1
#define   NAND_DEVn_CFG1__ECC_DISABLE___M                                 0x00000001
#define   NAND_DEVn_CFG1__ECC_DISABLE___S                                              0
#define   NAND_DEVn_CFG1__ECC_DISABLE__ECC_ENABLED                                   0x0
#define   NAND_DEVn_CFG1__ECC_DISABLE__ECC_DISABLED                                  0x1
#define   NAND_DEVn_CFG1___M                                              0xFFFFFFFF
#define   NAND_DEVn_CFG1___S                                                           0
#define NAND_DEV0_CFG1                                                 (0xA0A00024)
#define   NAND_DEV0_CFG1__RESERVED_BITS31_25___M                          0xFE000000
#define   NAND_DEV0_CFG1__RESERVED_BITS31_25___S                                       0
#define   NAND_DEV0_CFG1__ECC_DECODER_CGC_EN___M                          0x01000000
#define   NAND_DEV0_CFG1__ECC_DECODER_CGC_EN___S                                       0
#define   NAND_DEV0_CFG1__ECC_ENCODER_CGC_EN___M                          0x00800000
#define   NAND_DEV0_CFG1__ECC_ENCODER_CGC_EN___S                                       0
#define   NAND_DEV0_CFG1__WR_RD_BSY_GAP___M                               0x007E0000
#define   NAND_DEV0_CFG1__WR_RD_BSY_GAP___S                                            0
#define   NAND_DEV0_CFG1__BAD_BLOCK_IN_SPARE_AREA___M                     0x00010000
#define   NAND_DEV0_CFG1__BAD_BLOCK_IN_SPARE_AREA___S                                  0
#define   NAND_DEV0_CFG1__BAD_BLOCK_BYTE_NUM___M                          0x0000FFC0
#define   NAND_DEV0_CFG1__BAD_BLOCK_BYTE_NUM___S                                       0
#define   NAND_DEV0_CFG1__CS_ACTIVE_BSY___M                               0x00000020
#define   NAND_DEV0_CFG1__CS_ACTIVE_BSY___S                                            0
#define   NAND_DEV0_CFG1__NAND_RECOVERY_CYCLES___M                        0x0000001C
#define   NAND_DEV0_CFG1__NAND_RECOVERY_CYCLES___S                                     0
#define   NAND_DEV0_CFG1__WIDE_FLASH___M                                  0x00000002
#define   NAND_DEV0_CFG1__WIDE_FLASH___S                                               0
#define   NAND_DEV0_CFG1__ECC_DISABLE___M                                 0x00000001
#define   NAND_DEV0_CFG1__ECC_DISABLE___S                                              0
#define NAND_DEV1_CFG1                                                 (0xA0A00034)
#define   NAND_DEV1_CFG1__RESERVED_BITS31_25___M                          0xFE000000
#define   NAND_DEV1_CFG1__RESERVED_BITS31_25___S                                       0
#define   NAND_DEV1_CFG1__ECC_DECODER_CGC_EN___M                          0x01000000
#define   NAND_DEV1_CFG1__ECC_DECODER_CGC_EN___S                                       0
#define   NAND_DEV1_CFG1__ECC_ENCODER_CGC_EN___M                          0x00800000
#define   NAND_DEV1_CFG1__ECC_ENCODER_CGC_EN___S                                       0
#define   NAND_DEV1_CFG1__WR_RD_BSY_GAP___M                               0x007E0000
#define   NAND_DEV1_CFG1__WR_RD_BSY_GAP___S                                            0
#define   NAND_DEV1_CFG1__BAD_BLOCK_IN_SPARE_AREA___M                     0x00010000
#define   NAND_DEV1_CFG1__BAD_BLOCK_IN_SPARE_AREA___S                                  0
#define   NAND_DEV1_CFG1__BAD_BLOCK_BYTE_NUM___M                          0x0000FFC0
#define   NAND_DEV1_CFG1__BAD_BLOCK_BYTE_NUM___S                                       0
#define   NAND_DEV1_CFG1__CS_ACTIVE_BSY___M                               0x00000020
#define   NAND_DEV1_CFG1__CS_ACTIVE_BSY___S                                            0
#define   NAND_DEV1_CFG1__NAND_RECOVERY_CYCLES___M                        0x0000001C
#define   NAND_DEV1_CFG1__NAND_RECOVERY_CYCLES___S                                     0
#define   NAND_DEV1_CFG1__WIDE_FLASH___M                                  0x00000002
#define   NAND_DEV1_CFG1__WIDE_FLASH___S                                               0
#define   NAND_DEV1_CFG1__ECC_DISABLE___M                                 0x00000001
#define   NAND_DEV1_CFG1__ECC_DISABLE___S                                              0
#define SFLASHC_CMD                                                    (0xA0A00038)
#define   SFLASHC_CMD__NUM_XFRS___M                                       0xFFF00000
#define   SFLASHC_CMD__NUM_XFRS___S                                                   20
#define   SFLASHC_CMD__OFFSET_VAL___M                                     0x000FF000
#define   SFLASHC_CMD__OFFSET_VAL___S                                                 12
#define   SFLASHC_CMD__DELAY_VAL___M                                      0x00000FC0
#define   SFLASHC_CMD__DELAY_VAL___S                                                   6
#define   SFLASHC_CMD__XFR_STEP_TYPE___M                                  0x00000020
#define   SFLASHC_CMD__XFR_STEP_TYPE___S                                               5
#define   SFLASHC_CMD__XFR_STEP_TYPE__USE_DATA_XFR_STEPS_FOR_THIS_TRANSACTION        0x0
#define   SFLASHC_CMD__XFR_STEP_TYPE__USE_CMD_XFR_STEPS_FOR_THE_TRANSFER             0x1
#define   SFLASHC_CMD__ASYNC_MODE___M                                     0x00000010
#define   SFLASHC_CMD__ASYNC_MODE___S                                                  4
#define   SFLASHC_CMD__ASYNC_MODE__BURST_MODE                                        0x0
#define   SFLASHC_CMD__ASYNC_MODE__ASYNC_MODE                                        0x1
#define   SFLASHC_CMD__CMD_OPCODE___M                                     0x0000000F
#define   SFLASHC_CMD__CMD_OPCODE___S                                                  0
#define   SFLASHC_CMD__CMD_OPCODE__ABORT_TRASACTION                                  0x1
#define   SFLASHC_CMD__CMD_OPCODE__REGISTER_READ                                     0x2
#define   SFLASHC_CMD__CMD_OPCODE__REGISTER_WRITE                                    0x3
#define   SFLASHC_CMD__CMD_OPCODE__WAIT_FOR_INTERRUPT_LOW                            0x4
#define   SFLASHC_CMD__CMD_OPCODE__WAIT_FOR_INTERRUPT_HIGH                           0x5
#define   SFLASHC_CMD__CMD_OPCODE__DATA_READ                                         0x6
#define   SFLASHC_CMD__CMD_OPCODE__DATA_WRITE                                        0x7
#define   SFLASHC_CMD__CMD_OPCODE__0XF_RESERVED                                      0x8
#define   SFLASHC_CMD___M                                                 0xFFFFFFFF
#define   SFLASHC_CMD___S                                                              0
#define SFLASHC_EXEC_CMD                                               (0xA0A0003C)
#define   SFLASHC_EXEC_CMD__RESERVED_BITS31_1___M                         0xFFFFFFFE
#define   SFLASHC_EXEC_CMD__RESERVED_BITS31_1___S                                      1
#define   SFLASHC_EXEC_CMD__SFLASHC_EXEC_CMD___M                          0x00000001
#define   SFLASHC_EXEC_CMD__SFLASHC_EXEC_CMD___S                                       0
#define   SFLASHC_EXEC_CMD__SFLASHC_EXEC_CMD__EXECUTE_THE_COMMAND                    0x1
#define   SFLASHC_EXEC_CMD___M                                            0xFFFFFFFF
#define   SFLASHC_EXEC_CMD___S                                                         0
#define NAND_FLASH_READ_ID                                             (0xA0A00040)
#define   NAND_FLASH_READ_ID__READ_ID___M                                 0xFFFFFFFF
#define   NAND_FLASH_READ_ID__READ_ID___S                                              0
#define   NAND_FLASH_READ_ID___M                                          0xFFFFFFFF
#define   NAND_FLASH_READ_ID___S                                                       0
#define NAND_FLASH_READ_STATUS                                         (0xA0A00044)
#define   NAND_FLASH_READ_STATUS__ECC_STATUS___M                          0xFFFF0000
#define   NAND_FLASH_READ_STATUS__ECC_STATUS___S                                      16
#define   NAND_FLASH_READ_STATUS__DEV_STATUS___M                          0x0000FFFF
#define   NAND_FLASH_READ_STATUS__DEV_STATUS___S                                       0
#define   NAND_FLASH_READ_STATUS___M                                      0xFFFFFFFF
#define   NAND_FLASH_READ_STATUS___S                                                   0
#define NAND_FLASH_CONFIG_DATA                                         (0xA0A00050)
#define   NAND_FLASH_CONFIG_DATA__DATA_IN___M                             0xFFFFFFFF
#define   NAND_FLASH_CONFIG_DATA__DATA_IN___S                                          0
#define   NAND_FLASH_CONFIG_DATA___M                                      0xFFFFFFFF
#define   NAND_FLASH_CONFIG_DATA___S                                                   0
#define NAND_FLASH_CONFIG                                              (0xA0A00054)
#define   NAND_FLASH_CONFIG__DATA_OUT___M                                 0xFFFF0000
#define   NAND_FLASH_CONFIG__DATA_OUT___S                                             16
#define   NAND_FLASH_CONFIG__ADDR_OUT___M                                 0x0000C000
#define   NAND_FLASH_CONFIG__ADDR_OUT___S                                             14
#define   NAND_FLASH_CONFIG__DATA_OUT_EN___M                              0x00002000
#define   NAND_FLASH_CONFIG__DATA_OUT_EN___S                                          13
#define   NAND_FLASH_CONFIG__DATA_IN_EN___M                               0x00001C00
#define   NAND_FLASH_CONFIG__DATA_IN_EN___S                                           10
#define   NAND_FLASH_CONFIG__CS5_N___M                                    0x00000200
#define   NAND_FLASH_CONFIG__CS5_N___S                                                 9
#define   NAND_FLASH_CONFIG__CS4_N___M                                    0x00000100
#define   NAND_FLASH_CONFIG__CS4_N___S                                                 8
#define   NAND_FLASH_CONFIG__CS3_N___M                                    0x00000080
#define   NAND_FLASH_CONFIG__CS3_N___S                                                 7
#define   NAND_FLASH_CONFIG__CS2_N___M                                    0x00000040
#define   NAND_FLASH_CONFIG__CS2_N___S                                                 6
#define   NAND_FLASH_CONFIG__CS1_N___M                                    0x00000020
#define   NAND_FLASH_CONFIG__CS1_N___S                                                 5
#define   NAND_FLASH_CONFIG__CS0_N___M                                    0x00000010
#define   NAND_FLASH_CONFIG__CS0_N___S                                                 4
#define   NAND_FLASH_CONFIG__ALE___M                                      0x00000008
#define   NAND_FLASH_CONFIG__ALE___S                                                   3
#define   NAND_FLASH_CONFIG__CLE___M                                      0x00000004
#define   NAND_FLASH_CONFIG__CLE___S                                                   2
#define   NAND_FLASH_CONFIG__WE_N___M                                     0x00000002
#define   NAND_FLASH_CONFIG__WE_N___S                                                  1
#define   NAND_FLASH_CONFIG__RE_N___M                                     0x00000001
#define   NAND_FLASH_CONFIG__RE_N___S                                                  0
#define   NAND_FLASH_CONFIG___M                                           0xFFFFFFFF
#define   NAND_FLASH_CONFIG___S                                                        0
#define NAND_FLASH_CONFIG_MODE                                         (0xA0A00058)
#define   NAND_FLASH_CONFIG_MODE__RESERVED_BITS31_1___M                   0xFFFFFFFE
#define   NAND_FLASH_CONFIG_MODE__RESERVED_BITS31_1___S                                1
#define   NAND_FLASH_CONFIG_MODE__CONFIG_ACC___M                          0x00000001
#define   NAND_FLASH_CONFIG_MODE__CONFIG_ACC___S                                       0
#define   NAND_FLASH_CONFIG_MODE___M                                      0xFFFFFFFF
#define   NAND_FLASH_CONFIG_MODE___S                                                   0
#define NAND_FLASH_CONFIG_STATUS                                       (0xA0A00060)
#define   NAND_FLASH_CONFIG_STATUS__RESERVED_BITS31_1___M                 0xFFFFFFFE
#define   NAND_FLASH_CONFIG_STATUS__RESERVED_BITS31_1___S                              1
#define   NAND_FLASH_CONFIG_STATUS__CONFIG_MODE___M                       0x00000001
#define   NAND_FLASH_CONFIG_STATUS__CONFIG_MODE___S                                    0
#define   NAND_FLASH_CONFIG_STATUS___M                                    0xFFFFFFFF
#define   NAND_FLASH_CONFIG_STATUS___S                                                 0
#define FLASH_MACRO1_REG                                               (0xA0A00064)
#define   FLASH_MACRO1_REG__RESERVED_BITS31_20___M                        0xFFF00000
#define   FLASH_MACRO1_REG__RESERVED_BITS31_20___S                                    20
#define   FLASH_MACRO1_REG__ADDR_BUS_HOLD_CYCLE___M                       0x00080000
#define   FLASH_MACRO1_REG__ADDR_BUS_HOLD_CYCLE___S                                   19
#define   FLASH_MACRO1_REG__RESERVED_BITS18_16___M                        0x00070000
#define   FLASH_MACRO1_REG__RESERVED_BITS18_16___S                                    16
#define   FLASH_MACRO1_REG__DATA_START_ADDR___M                           0x0000FFFF
#define   FLASH_MACRO1_REG__DATA_START_ADDR___S                                        0
#define   FLASH_MACRO1_REG___M                                            0xFFFFFFFF
#define   FLASH_MACRO1_REG___S                                                         0
#define FLASH_XFR_STEP1                                                (0xA0A00070)
#define   FLASH_XFR_STEP1__CMD_SEQ_STEP_NUMBER___M                        0xC0000000
#define   FLASH_XFR_STEP1__CMD_SEQ_STEP_NUMBER___S                                    30
#define   FLASH_XFR_STEP1__CMD_SEQ_STEP_NUMBER__SIMPLE_STEP                          0x0
#define   FLASH_XFR_STEP1__CMD_SEQ_STEP_NUMBER__LOOP_START                           0x1
#define   FLASH_XFR_STEP1__CMD_SEQ_STEP_NUMBER__LOOP_END                             0x2
#define   FLASH_XFR_STEP1__CMD_SEQ_STEP_NUMBER__LAST_STEP                            0x3
#define   FLASH_XFR_STEP1__CMD_STEP1_WAIT___M                             0x3C000000
#define   FLASH_XFR_STEP1__CMD_STEP1_WAIT___S                                         26
#define   FLASH_XFR_STEP1__CMD_AOUT_EN___M                                0x02000000
#define   FLASH_XFR_STEP1__CMD_AOUT_EN___S                                            25
#define   FLASH_XFR_STEP1__CMD_AOUT_EN__DRIVE_ADDRESS                                0x1
#define   FLASH_XFR_STEP1__CMD_AOUT_EN__ADDRESS_LOGIC_DISABLED                       0x0
#define   FLASH_XFR_STEP1__CMD_DATA_EN___M                                0x01000000
#define   FLASH_XFR_STEP1__CMD_DATA_EN___S                                            24
#define   FLASH_XFR_STEP1__CMD_DATA_EN__DRIVE_DATA                                   0x1
#define   FLASH_XFR_STEP1__CMD_DATA_EN__DISABLE_DATA_BUS                             0x0
#define   FLASH_XFR_STEP1__CMD_CE_EN___M                                  0x00800000
#define   FLASH_XFR_STEP1__CMD_CE_EN___S                                              23
#define   FLASH_XFR_STEP1__CMD_CE_EN__ASSERT_CHIP_SELECT                             0x1
#define   FLASH_XFR_STEP1__CMD_CE_EN__DE_ASSERT_CHIP_SELECTS                         0x0
#define   FLASH_XFR_STEP1__CMD_CLE_EN___M                                 0x00400000
#define   FLASH_XFR_STEP1__CMD_CLE_EN___S                                             22
#define   FLASH_XFR_STEP1__CMD_CLE_EN__THE_LOGIC_ASSERTS                             0x1
#define   FLASH_XFR_STEP1__CMD_CLE_EN__THE_LOGIC_DE_ASSERTS                          0x0
#define   FLASH_XFR_STEP1__CMD_ALE_PIN___M                                0x00200000
#define   FLASH_XFR_STEP1__CMD_ALE_PIN___S                                            21
#define   FLASH_XFR_STEP1__CMD_ALE_PIN__THE_LOGIC_ASSERTS                            0x1
#define   FLASH_XFR_STEP1__CMD_ALE_PIN__THE_LOGIC_DE_ASSERTS                         0x0
#define   FLASH_XFR_STEP1__CMD_WE_EN___M                                  0x00100000
#define   FLASH_XFR_STEP1__CMD_WE_EN___S                                              20
#define   FLASH_XFR_STEP1__CMD_WE_EN__THE_LOGIC_ASSERTS                              0x1
#define   FLASH_XFR_STEP1__CMD_WE_EN__THE_LOGIC_DE_ASSERTS                           0x0
#define   FLASH_XFR_STEP1__CMD_RE_EN___M                                  0x00080000
#define   FLASH_XFR_STEP1__CMD_RE_EN___S                                              19
#define   FLASH_XFR_STEP1__CMD_RE_EN__THE_LOGIC_ASSERTS                              0x1
#define   FLASH_XFR_STEP1__CMD_RE_EN__THE_LOGIC_DE_ASSERTS                           0x0
#define   FLASH_XFR_STEP1__CMD_WIDE___M                                   0x00040000
#define   FLASH_XFR_STEP1__CMD_WIDE___S                                               18
#define   FLASH_XFR_STEP1__CMD_WIDE__SEND_CMD_ON_16_BIT_BUS                          0x1
#define   FLASH_XFR_STEP1__CMD_WIDE__SEND_CMD_ON_8_BIT_BUS                           0x0
#define   FLASH_XFR_STEP1__RESERVED_BITS17_16___M                         0x00030000
#define   FLASH_XFR_STEP1__RESERVED_BITS17_16___S                                     16
#define   FLASH_XFR_STEP1__DATA_SEQ_STEP_NUMBER___M                       0x0000C000
#define   FLASH_XFR_STEP1__DATA_SEQ_STEP_NUMBER___S                                   14
#define   FLASH_XFR_STEP1__DATA_SEQ_STEP_NUMBER__SIMPLE_STEP                         0x0
#define   FLASH_XFR_STEP1__DATA_SEQ_STEP_NUMBER__LOOP_START                          0x1
#define   FLASH_XFR_STEP1__DATA_SEQ_STEP_NUMBER__LOOP_END                            0x2
#define   FLASH_XFR_STEP1__DATA_SEQ_STEP_NUMBER__LAST_STEP                           0x3
#define   FLASH_XFR_STEP1__DATA_STEP1_WAIT___M                            0x00003C00
#define   FLASH_XFR_STEP1__DATA_STEP1_WAIT___S                                        10
#define   FLASH_XFR_STEP1__DATA_AOUT_EN___M                               0x00000200
#define   FLASH_XFR_STEP1__DATA_AOUT_EN___S                                            9
#define   FLASH_XFR_STEP1__DATA_AOUT_EN__DRIVE_ADDRESS                               0x1
#define   FLASH_XFR_STEP1__DATA_AOUT_EN__ADDRESS_LOGIC_DISABLED                      0x0
#define   FLASH_XFR_STEP1__DATA_DATA_EN___M                               0x00000100
#define   FLASH_XFR_STEP1__DATA_DATA_EN___S                                            8
#define   FLASH_XFR_STEP1__DATA_DATA_EN__DRIVE_DATA                                  0x1
#define   FLASH_XFR_STEP1__DATA_DATA_EN__DISABLE_DATA_BUS                            0x0
#define   FLASH_XFR_STEP1__DATA_CE_EN___M                                 0x00000080
#define   FLASH_XFR_STEP1__DATA_CE_EN___S                                              7
#define   FLASH_XFR_STEP1__DATA_CE_EN__ASSERT_CHIP_SELECT                            0x1
#define   FLASH_XFR_STEP1__DATA_CE_EN__DE_ASSERT_BOTH_CHIP_SELECTS                   0x0
#define   FLASH_XFR_STEP1__DATA_CLE_EN___M                                0x00000040
#define   FLASH_XFR_STEP1__DATA_CLE_EN___S                                             6
#define   FLASH_XFR_STEP1__DATA_CLE_EN__THE_LOGIC_ASSERTS                            0x1
#define   FLASH_XFR_STEP1__DATA_CLE_EN__THE_LOGIC_DE_ASSERTS                         0x0
#define   FLASH_XFR_STEP1__DATA_ALE_PIN___M                               0x00000020
#define   FLASH_XFR_STEP1__DATA_ALE_PIN___S                                            5
#define   FLASH_XFR_STEP1__DATA_ALE_PIN__THE_LOGIC_ASSERTS                           0x1
#define   FLASH_XFR_STEP1__DATA_ALE_PIN__THE_LOGIC_DE_ASSERTS                        0x0
#define   FLASH_XFR_STEP1__DATA_WE_EN___M                                 0x00000010
#define   FLASH_XFR_STEP1__DATA_WE_EN___S                                              4
#define   FLASH_XFR_STEP1__DATA_WE_EN__THE_LOGIC_ASSERTS                             0x1
#define   FLASH_XFR_STEP1__DATA_WE_EN__THE_LOGIC_DE_ASSERTS                          0x0
#define   FLASH_XFR_STEP1__DATA_RE_EN___M                                 0x00000008
#define   FLASH_XFR_STEP1__DATA_RE_EN___S                                              3
#define   FLASH_XFR_STEP1__DATA_RE_EN__THE_LOGIC_ASSERTS                             0x1
#define   FLASH_XFR_STEP1__DATA_RE_EN__THE_LOGIC_DE_ASSERTS                          0x0
#define   FLASH_XFR_STEP1__DATA_WIDE___M                                  0x00000004
#define   FLASH_XFR_STEP1__DATA_WIDE___S                                               2
#define   FLASH_XFR_STEP1__DATA_WIDE__USE16_BIT_DATA_BUS_FOR_DATA                    0x1
#define   FLASH_XFR_STEP1__DATA_WIDE__USE_8_BIT_DATA_BUS_FOR_DATA                    0x0
#define   FLASH_XFR_STEP1__EXTA_READ_WAIT___M                             0x00000003
#define   FLASH_XFR_STEP1__EXTA_READ_WAIT___S                                          0
#define   FLASH_XFR_STEP1___M                                             0xFFFFFFFF
#define   FLASH_XFR_STEP1___S                                                          0
#define FLASH_XFR_STEP2                                                (0xA0A00074)
#define   FLASH_XFR_STEP2__CMD_SEQ_STEP_NUMBER___M                        0xC0000000
#define   FLASH_XFR_STEP2__CMD_SEQ_STEP_NUMBER___S                                    30
#define   FLASH_XFR_STEP2__CMD_SEQ_STEP_NUMBER__SIMPLE_STEP                          0x0
#define   FLASH_XFR_STEP2__CMD_SEQ_STEP_NUMBER__LOOP_START                           0x1
#define   FLASH_XFR_STEP2__CMD_SEQ_STEP_NUMBER__LOOP_END                             0x2
#define   FLASH_XFR_STEP2__CMD_SEQ_STEP_NUMBER__LAST_STEP                            0x3
#define   FLASH_XFR_STEP2__CMD_STEP1_WAIT___M                             0x3C000000
#define   FLASH_XFR_STEP2__CMD_STEP1_WAIT___S                                         26
#define   FLASH_XFR_STEP2__CMD_AOUT_EN___M                                0x02000000
#define   FLASH_XFR_STEP2__CMD_AOUT_EN___S                                            25
#define   FLASH_XFR_STEP2__CMD_AOUT_EN__DRIVE_ADDRESS                                0x1
#define   FLASH_XFR_STEP2__CMD_AOUT_EN__ADDRESS_LOGIC_DISABLED                       0x0
#define   FLASH_XFR_STEP2__CMD_DATA_EN___M                                0x01000000
#define   FLASH_XFR_STEP2__CMD_DATA_EN___S                                            24
#define   FLASH_XFR_STEP2__CMD_DATA_EN__DRIVE_DATA                                   0x1
#define   FLASH_XFR_STEP2__CMD_DATA_EN__DISABLE_DATA_BUS                             0x0
#define   FLASH_XFR_STEP2__CMD_CE_EN___M                                  0x00800000
#define   FLASH_XFR_STEP2__CMD_CE_EN___S                                              23
#define   FLASH_XFR_STEP2__CMD_CE_EN__ASSERT_CHIP_SELECT                             0x1
#define   FLASH_XFR_STEP2__CMD_CE_EN__DE_ASSERT_CHIP_SELECTS                         0x0
#define   FLASH_XFR_STEP2__CMD_CLE_EN___M                                 0x00400000
#define   FLASH_XFR_STEP2__CMD_CLE_EN___S                                             22
#define   FLASH_XFR_STEP2__CMD_CLE_EN__THE_LOGIC_ASSERTS                             0x1
#define   FLASH_XFR_STEP2__CMD_CLE_EN__THE_LOGIC_DE_ASSERTS                          0x0
#define   FLASH_XFR_STEP2__CMD_ALE_PIN___M                                0x00200000
#define   FLASH_XFR_STEP2__CMD_ALE_PIN___S                                            21
#define   FLASH_XFR_STEP2__CMD_ALE_PIN__THE_LOGIC_ASSERTS                            0x1
#define   FLASH_XFR_STEP2__CMD_ALE_PIN__THE_LOGIC_DE_ASSERTS                         0x0
#define   FLASH_XFR_STEP2__CMD_WE_EN___M                                  0x00100000
#define   FLASH_XFR_STEP2__CMD_WE_EN___S                                              20
#define   FLASH_XFR_STEP2__CMD_WE_EN__THE_LOGIC_ASSERTS                              0x1
#define   FLASH_XFR_STEP2__CMD_WE_EN__THE_LOGIC_DE_ASSERTS                           0x0
#define   FLASH_XFR_STEP2__CMD_RE_EN___M                                  0x00080000
#define   FLASH_XFR_STEP2__CMD_RE_EN___S                                              19
#define   FLASH_XFR_STEP2__CMD_RE_EN__THE_LOGIC_ASSERTS                              0x1
#define   FLASH_XFR_STEP2__CMD_RE_EN__THE_LOGIC_DE_ASSERTS                           0x0
#define   FLASH_XFR_STEP2__CMD_WIDE___M                                   0x00040000
#define   FLASH_XFR_STEP2__CMD_WIDE___S                                               18
#define   FLASH_XFR_STEP2__CMD_WIDE__SEND_CMD_ON_16_BIT_BUS                          0x1
#define   FLASH_XFR_STEP2__CMD_WIDE__SEND_CMD_ON_8_BIT_BUS                           0x0
#define   FLASH_XFR_STEP2__RESERVED_BITS17_16___M                         0x00030000
#define   FLASH_XFR_STEP2__RESERVED_BITS17_16___S                                     16
#define   FLASH_XFR_STEP2__DATA_SEQ_STEP_NUMBER___M                       0x0000C000
#define   FLASH_XFR_STEP2__DATA_SEQ_STEP_NUMBER___S                                   14
#define   FLASH_XFR_STEP2__DATA_SEQ_STEP_NUMBER__SIMPLE_STEP                         0x0
#define   FLASH_XFR_STEP2__DATA_SEQ_STEP_NUMBER__LOOP_START                          0x1
#define   FLASH_XFR_STEP2__DATA_SEQ_STEP_NUMBER__LOOP_END                            0x2
#define   FLASH_XFR_STEP2__DATA_SEQ_STEP_NUMBER__LAST_STEP                           0x3
#define   FLASH_XFR_STEP2__DATA_STEP1_WAIT___M                            0x00003C00
#define   FLASH_XFR_STEP2__DATA_STEP1_WAIT___S                                        10
#define   FLASH_XFR_STEP2__DATA_AOUT_EN___M                               0x00000200
#define   FLASH_XFR_STEP2__DATA_AOUT_EN___S                                            9
#define   FLASH_XFR_STEP2__DATA_AOUT_EN__DRIVE_ADDRESS                               0x1
#define   FLASH_XFR_STEP2__DATA_AOUT_EN__ADDRESS_LOGIC_DISABLED                      0x0
#define   FLASH_XFR_STEP2__DATA_DATA_EN___M                               0x00000100
#define   FLASH_XFR_STEP2__DATA_DATA_EN___S                                            8
#define   FLASH_XFR_STEP2__DATA_DATA_EN__DRIVE_DATA                                  0x1
#define   FLASH_XFR_STEP2__DATA_DATA_EN__DISABLE_DATA_BUS                            0x0
#define   FLASH_XFR_STEP2__DATA_CE_EN___M                                 0x00000080
#define   FLASH_XFR_STEP2__DATA_CE_EN___S                                              7
#define   FLASH_XFR_STEP2__DATA_CE_EN__ASSERT_CHIP_SELECT                            0x1
#define   FLASH_XFR_STEP2__DATA_CE_EN__DE_ASSERT_CHIP_SELECTS                        0x0
#define   FLASH_XFR_STEP2__DATA_CLE_EN___M                                0x00000040
#define   FLASH_XFR_STEP2__DATA_CLE_EN___S                                             6
#define   FLASH_XFR_STEP2__DATA_CLE_EN__THE_LOGIC_ASSERTS                            0x1
#define   FLASH_XFR_STEP2__DATA_CLE_EN__THE_LOGIC_DE_ASSERTS                         0x0
#define   FLASH_XFR_STEP2__DATA_ALE_PIN___M                               0x00000020
#define   FLASH_XFR_STEP2__DATA_ALE_PIN___S                                            5
#define   FLASH_XFR_STEP2__DATA_ALE_PIN__THE_LOGIC_ASSERTS                           0x1
#define   FLASH_XFR_STEP2__DATA_ALE_PIN__THE_LOGIC_DE_ASSERTS                        0x0
#define   FLASH_XFR_STEP2__DATA_WE_EN___M                                 0x00000010
#define   FLASH_XFR_STEP2__DATA_WE_EN___S                                              4
#define   FLASH_XFR_STEP2__DATA_WE_EN__THE_LOGIC_ASSERTS                             0x1
#define   FLASH_XFR_STEP2__DATA_WE_EN__THE_LOGIC_DE_ASSERTS                          0x0
#define   FLASH_XFR_STEP2__DATA_RE_EN___M                                 0x00000008
#define   FLASH_XFR_STEP2__DATA_RE_EN___S                                              3
#define   FLASH_XFR_STEP2__DATA_RE_EN__THE_LOGIC_ASSERTS                             0x1
#define   FLASH_XFR_STEP2__DATA_RE_EN__THE_LOGIC_DE_ASSERTS                          0x0
#define   FLASH_XFR_STEP2__DATA_WIDE___M                                  0x00000004
#define   FLASH_XFR_STEP2__DATA_WIDE___S                                               2
#define   FLASH_XFR_STEP2__DATA_WIDE__USE16_BIT_DATA_BUS_FOR_DATA                    0x1
#define   FLASH_XFR_STEP2__DATA_WIDE__USE_8_BIT_DATA_BUS_FOR_DATA                    0x0
#define   FLASH_XFR_STEP2__EXTA_READ_WAIT___M                             0x00000003
#define   FLASH_XFR_STEP2__EXTA_READ_WAIT___S                                          0
#define   FLASH_XFR_STEP2___M                                             0xFFFFFFFF
#define   FLASH_XFR_STEP2___S                                                          0
#define FLASH_XFR_STEP3                                                (0xA0A00078)
#define   FLASH_XFR_STEP3__CMD_SEQ_STEP_NUMBER___M                        0xC0000000
#define   FLASH_XFR_STEP3__CMD_SEQ_STEP_NUMBER___S                                    30
#define   FLASH_XFR_STEP3__CMD_SEQ_STEP_NUMBER__SIMPLE_STEP                          0x0
#define   FLASH_XFR_STEP3__CMD_SEQ_STEP_NUMBER__LOOP_START                           0x1
#define   FLASH_XFR_STEP3__CMD_SEQ_STEP_NUMBER__LOOP_END                             0x2
#define   FLASH_XFR_STEP3__CMD_SEQ_STEP_NUMBER__LAST_STEP                            0x3
#define   FLASH_XFR_STEP3__CMD_STEP1_WAIT___M                             0x3C000000
#define   FLASH_XFR_STEP3__CMD_STEP1_WAIT___S                                         26
#define   FLASH_XFR_STEP3__CMD_AOUT_EN___M                                0x02000000
#define   FLASH_XFR_STEP3__CMD_AOUT_EN___S                                            25
#define   FLASH_XFR_STEP3__CMD_AOUT_EN__DRIVE_ADDRESS                                0x1
#define   FLASH_XFR_STEP3__CMD_AOUT_EN__ADDRESS_LOGIC_DISABLED                       0x0
#define   FLASH_XFR_STEP3__CMD_DATA_EN___M                                0x01000000
#define   FLASH_XFR_STEP3__CMD_DATA_EN___S                                            24
#define   FLASH_XFR_STEP3__CMD_DATA_EN__DRIVE_DATA                                   0x1
#define   FLASH_XFR_STEP3__CMD_DATA_EN__DISABLE_DATA_BUS                             0x0
#define   FLASH_XFR_STEP3__CMD_CE_EN___M                                  0x00800000
#define   FLASH_XFR_STEP3__CMD_CE_EN___S                                              23
#define   FLASH_XFR_STEP3__CMD_CE_EN__ASSERT_CHIP_SELECT                             0x1
#define   FLASH_XFR_STEP3__CMD_CE_EN__DE_ASSERT_CHIP_SELECTS                         0x0
#define   FLASH_XFR_STEP3__CMD_CLE_EN___M                                 0x00400000
#define   FLASH_XFR_STEP3__CMD_CLE_EN___S                                             22
#define   FLASH_XFR_STEP3__CMD_CLE_EN__THE_LOGIC_ASSERTS                             0x1
#define   FLASH_XFR_STEP3__CMD_CLE_EN__THE_LOGIC_DE_ASSERTS                          0x0
#define   FLASH_XFR_STEP3__CMD_ALE_PIN___M                                0x00200000
#define   FLASH_XFR_STEP3__CMD_ALE_PIN___S                                            21
#define   FLASH_XFR_STEP3__CMD_ALE_PIN__THE_LOGIC_ASSERTS                            0x1
#define   FLASH_XFR_STEP3__CMD_ALE_PIN__THE_LOGIC_DE_ASSERTS                         0x0
#define   FLASH_XFR_STEP3__CMD_WE_EN___M                                  0x00100000
#define   FLASH_XFR_STEP3__CMD_WE_EN___S                                              20
#define   FLASH_XFR_STEP3__CMD_WE_EN__THE_LOGIC_ASSERTS                              0x1
#define   FLASH_XFR_STEP3__CMD_WE_EN__THE_LOGIC_DE_ASSERTS                           0x0
#define   FLASH_XFR_STEP3__CMD_RE_EN___M                                  0x00080000
#define   FLASH_XFR_STEP3__CMD_RE_EN___S                                              19
#define   FLASH_XFR_STEP3__CMD_RE_EN__THE_LOGIC_ASSERTS                              0x1
#define   FLASH_XFR_STEP3__CMD_RE_EN__THE_LOGIC_DE_ASSERTS                           0x0
#define   FLASH_XFR_STEP3__CMD_WIDE___M                                   0x00040000
#define   FLASH_XFR_STEP3__CMD_WIDE___S                                               18
#define   FLASH_XFR_STEP3__CMD_WIDE__SEND_CMD_ON_16_BIT_BUS                          0x1
#define   FLASH_XFR_STEP3__CMD_WIDE__SEND_CMD_ON_8_BIT_BUS                           0x0
#define   FLASH_XFR_STEP3__RESERVED_BITS17_16___M                         0x00030000
#define   FLASH_XFR_STEP3__RESERVED_BITS17_16___S                                     16
#define   FLASH_XFR_STEP3__DATA_SEQ_STEP_NUMBER___M                       0x0000C000
#define   FLASH_XFR_STEP3__DATA_SEQ_STEP_NUMBER___S                                   14
#define   FLASH_XFR_STEP3__DATA_SEQ_STEP_NUMBER__SIMPLE_STEP                         0x0
#define   FLASH_XFR_STEP3__DATA_SEQ_STEP_NUMBER__LOOP_START                          0x1
#define   FLASH_XFR_STEP3__DATA_SEQ_STEP_NUMBER__LOOP_END                            0x2
#define   FLASH_XFR_STEP3__DATA_SEQ_STEP_NUMBER__LAST_STEP                           0x3
#define   FLASH_XFR_STEP3__DATA_STEP1_WAIT___M                            0x00003C00
#define   FLASH_XFR_STEP3__DATA_STEP1_WAIT___S                                        10
#define   FLASH_XFR_STEP3__DATA_AOUT_EN___M                               0x00000200
#define   FLASH_XFR_STEP3__DATA_AOUT_EN___S                                            9
#define   FLASH_XFR_STEP3__DATA_AOUT_EN__DRIVE_ADDRESS                               0x1
#define   FLASH_XFR_STEP3__DATA_AOUT_EN__ADDRESS_LOGIC_DISABLED                      0x0
#define   FLASH_XFR_STEP3__DATA_DATA_EN___M                               0x00000100
#define   FLASH_XFR_STEP3__DATA_DATA_EN___S                                            8
#define   FLASH_XFR_STEP3__DATA_DATA_EN__DRIVE_DATA                                  0x1
#define   FLASH_XFR_STEP3__DATA_DATA_EN__DISABLE_DATA_BUS                            0x0
#define   FLASH_XFR_STEP3__DATA_CE_EN___M                                 0x00000080
#define   FLASH_XFR_STEP3__DATA_CE_EN___S                                              7
#define   FLASH_XFR_STEP3__DATA_CE_EN__ASSERT_CHIP_SELECT                            0x1
#define   FLASH_XFR_STEP3__DATA_CE_EN__DE_ASSERT_CHIP_SELECTS                        0x0
#define   FLASH_XFR_STEP3__DATA_CLE_EN___M                                0x00000040
#define   FLASH_XFR_STEP3__DATA_CLE_EN___S                                             6
#define   FLASH_XFR_STEP3__DATA_CLE_EN__THE_LOGIC_ASSERTS                            0x1
#define   FLASH_XFR_STEP3__DATA_CLE_EN__THE_LOGIC_DE_ASSERTS                         0x0
#define   FLASH_XFR_STEP3__DATA_ALE_PIN___M                               0x00000020
#define   FLASH_XFR_STEP3__DATA_ALE_PIN___S                                            5
#define   FLASH_XFR_STEP3__DATA_ALE_PIN__THE_LOGIC_ASSERTS                           0x1
#define   FLASH_XFR_STEP3__DATA_ALE_PIN__THE_LOGIC_DE_ASSERTS                        0x0
#define   FLASH_XFR_STEP3__DATA_WE_EN___M                                 0x00000010
#define   FLASH_XFR_STEP3__DATA_WE_EN___S                                              4
#define   FLASH_XFR_STEP3__DATA_WE_EN__THE_LOGIC_ASSERTS                             0x1
#define   FLASH_XFR_STEP3__DATA_WE_EN__THE_LOGIC_DE_ASSERTS                          0x0
#define   FLASH_XFR_STEP3__DATA_RE_EN___M                                 0x00000008
#define   FLASH_XFR_STEP3__DATA_RE_EN___S                                              3
#define   FLASH_XFR_STEP3__DATA_RE_EN__THE_LOGIC_ASSERTS                             0x1
#define   FLASH_XFR_STEP3__DATA_RE_EN__THE_LOGIC_DE_ASSERTS                          0x0
#define   FLASH_XFR_STEP3__DATA_WIDE___M                                  0x00000004
#define   FLASH_XFR_STEP3__DATA_WIDE___S                                               2
#define   FLASH_XFR_STEP3__DATA_WIDE__USE16_BIT_DATA_BUS_FOR_DATA                    0x1
#define   FLASH_XFR_STEP3__DATA_WIDE__USE_8_BIT_DATA_BUS_FOR_DATA                    0x0
#define   FLASH_XFR_STEP3__EXTA_READ_WAIT___M                             0x00000003
#define   FLASH_XFR_STEP3__EXTA_READ_WAIT___S                                          0
#define   FLASH_XFR_STEP3___M                                             0xFFFFFFFF
#define   FLASH_XFR_STEP3___S                                                          0
#define FLASH_XFR_STEP4                                                (0xA0A0007C)
#define   FLASH_XFR_STEP4__CMD_SEQ_STEP_NUMBER___M                        0xC0000000
#define   FLASH_XFR_STEP4__CMD_SEQ_STEP_NUMBER___S                                    30
#define   FLASH_XFR_STEP4__CMD_SEQ_STEP_NUMBER__SIMPLE_STEP                          0x0
#define   FLASH_XFR_STEP4__CMD_SEQ_STEP_NUMBER__LOOP_START                           0x1
#define   FLASH_XFR_STEP4__CMD_SEQ_STEP_NUMBER__LOOP_END                             0x2
#define   FLASH_XFR_STEP4__CMD_SEQ_STEP_NUMBER__LAST_STEP                            0x3
#define   FLASH_XFR_STEP4__CMD_STEP1_WAIT___M                             0x3C000000
#define   FLASH_XFR_STEP4__CMD_STEP1_WAIT___S                                         26
#define   FLASH_XFR_STEP4__CMD_AOUT_EN___M                                0x02000000
#define   FLASH_XFR_STEP4__CMD_AOUT_EN___S                                            25
#define   FLASH_XFR_STEP4__CMD_AOUT_EN__DRIVE_ADDRESS                                0x1
#define   FLASH_XFR_STEP4__CMD_AOUT_EN__ADDRESS_LOGIC_DISABLED                       0x0
#define   FLASH_XFR_STEP4__CMD_DATA_EN___M                                0x01000000
#define   FLASH_XFR_STEP4__CMD_DATA_EN___S                                            24
#define   FLASH_XFR_STEP4__CMD_DATA_EN__DRIVE_DATA                                   0x1
#define   FLASH_XFR_STEP4__CMD_DATA_EN__DISABLE_DATA_BUS                             0x0
#define   FLASH_XFR_STEP4__CMD_CE_EN___M                                  0x00800000
#define   FLASH_XFR_STEP4__CMD_CE_EN___S                                              23
#define   FLASH_XFR_STEP4__CMD_CE_EN__ASSERT_CHIP_SELECT                             0x1
#define   FLASH_XFR_STEP4__CMD_CE_EN__DE_ASSERT_CHIP_SELECTS                         0x0
#define   FLASH_XFR_STEP4__CMD_CLE_EN___M                                 0x00400000
#define   FLASH_XFR_STEP4__CMD_CLE_EN___S                                             22
#define   FLASH_XFR_STEP4__CMD_CLE_EN__THE_LOGIC_ASSERTS                             0x1
#define   FLASH_XFR_STEP4__CMD_CLE_EN__THE_LOGIC_DE_ASSERTS                          0x0
#define   FLASH_XFR_STEP4__CMD_ALE_PIN___M                                0x00200000
#define   FLASH_XFR_STEP4__CMD_ALE_PIN___S                                            21
#define   FLASH_XFR_STEP4__CMD_ALE_PIN__THE_LOGIC_ASSERTS                            0x1
#define   FLASH_XFR_STEP4__CMD_ALE_PIN__THE_LOGIC_DE_ASSERTS                         0x0
#define   FLASH_XFR_STEP4__CMD_WE_EN___M                                  0x00100000
#define   FLASH_XFR_STEP4__CMD_WE_EN___S                                              20
#define   FLASH_XFR_STEP4__CMD_WE_EN__THE_LOGIC_ASSERTS                              0x1
#define   FLASH_XFR_STEP4__CMD_WE_EN__THE_LOGIC_DE_ASSERTS                           0x0
#define   FLASH_XFR_STEP4__CMD_RE_EN___M                                  0x00080000
#define   FLASH_XFR_STEP4__CMD_RE_EN___S                                              19
#define   FLASH_XFR_STEP4__CMD_RE_EN__THE_LOGIC_ASSERTS                              0x1
#define   FLASH_XFR_STEP4__CMD_RE_EN__THE_LOGIC_DE_ASSERTS                           0x0
#define   FLASH_XFR_STEP4__CMD_WIDE___M                                   0x00040000
#define   FLASH_XFR_STEP4__CMD_WIDE___S                                               18
#define   FLASH_XFR_STEP4__CMD_WIDE__SEND_CMD_ON_16_BIT_BUS                          0x1
#define   FLASH_XFR_STEP4__CMD_WIDE__SEND_CMD_ON_8_BIT_BUS                           0x0
#define   FLASH_XFR_STEP4__RESERVED_BITS17_16___M                         0x00030000
#define   FLASH_XFR_STEP4__RESERVED_BITS17_16___S                                     16
#define   FLASH_XFR_STEP4__DATA_SEQ_STEP_NUMBER___M                       0x0000C000
#define   FLASH_XFR_STEP4__DATA_SEQ_STEP_NUMBER___S                                   14
#define   FLASH_XFR_STEP4__DATA_SEQ_STEP_NUMBER__SIMPLE_STEP                         0x0
#define   FLASH_XFR_STEP4__DATA_SEQ_STEP_NUMBER__LOOP_START                          0x1
#define   FLASH_XFR_STEP4__DATA_SEQ_STEP_NUMBER__LOOP_END                            0x2
#define   FLASH_XFR_STEP4__DATA_SEQ_STEP_NUMBER__LAST_STEP                           0x3
#define   FLASH_XFR_STEP4__DATA_STEP1_WAIT___M                            0x00003C00
#define   FLASH_XFR_STEP4__DATA_STEP1_WAIT___S                                        10
#define   FLASH_XFR_STEP4__DATA_AOUT_EN___M                               0x00000200
#define   FLASH_XFR_STEP4__DATA_AOUT_EN___S                                            9
#define   FLASH_XFR_STEP4__DATA_AOUT_EN__DRIVE_ADDRESS                               0x1
#define   FLASH_XFR_STEP4__DATA_AOUT_EN__ADDRESS_LOGIC_DISABLED                      0x0
#define   FLASH_XFR_STEP4__DATA_DATA_EN___M                               0x00000100
#define   FLASH_XFR_STEP4__DATA_DATA_EN___S                                            8
#define   FLASH_XFR_STEP4__DATA_DATA_EN__DRIVE_DATA                                  0x1
#define   FLASH_XFR_STEP4__DATA_DATA_EN__DISABLE_DATA_BUS                            0x0
#define   FLASH_XFR_STEP4__DATA_CE_EN___M                                 0x00000080
#define   FLASH_XFR_STEP4__DATA_CE_EN___S                                              7
#define   FLASH_XFR_STEP4__DATA_CE_EN__ASSERT_CHIP_SELECT                            0x1
#define   FLASH_XFR_STEP4__DATA_CE_EN__DE_ASSERT_CHIP_SELECTS                        0x0
#define   FLASH_XFR_STEP4__DATA_CLE_EN___M                                0x00000040
#define   FLASH_XFR_STEP4__DATA_CLE_EN___S                                             6
#define   FLASH_XFR_STEP4__DATA_CLE_EN__THE_LOGIC_ASSERTS                            0x1
#define   FLASH_XFR_STEP4__DATA_CLE_EN__THE_LOGIC_DE_ASSERTS                         0x0
#define   FLASH_XFR_STEP4__DATA_ALE_PIN___M                               0x00000020
#define   FLASH_XFR_STEP4__DATA_ALE_PIN___S                                            5
#define   FLASH_XFR_STEP4__DATA_ALE_PIN__THE_LOGIC_ASSERTS                           0x1
#define   FLASH_XFR_STEP4__DATA_ALE_PIN__THE_LOGIC_DE_ASSERTS                        0x0
#define   FLASH_XFR_STEP4__DATA_WE_EN___M                                 0x00000010
#define   FLASH_XFR_STEP4__DATA_WE_EN___S                                              4
#define   FLASH_XFR_STEP4__DATA_WE_EN__THE_LOGIC_ASSERTS                             0x1
#define   FLASH_XFR_STEP4__DATA_WE_EN__THE_LOGIC_DE_ASSERTS                          0x0
#define   FLASH_XFR_STEP4__DATA_RE_EN___M                                 0x00000008
#define   FLASH_XFR_STEP4__DATA_RE_EN___S                                              3
#define   FLASH_XFR_STEP4__DATA_RE_EN__THE_LOGIC_ASSERTS                             0x1
#define   FLASH_XFR_STEP4__DATA_RE_EN__THE_LOGIC_DE_ASSERTS                          0x0
#define   FLASH_XFR_STEP4__DATA_WIDE___M                                  0x00000004
#define   FLASH_XFR_STEP4__DATA_WIDE___S                                               2
#define   FLASH_XFR_STEP4__DATA_WIDE__USE16_BIT_DATA_BUS_FOR_DATA                    0x1
#define   FLASH_XFR_STEP4__DATA_WIDE__USE_8_BIT_DATA_BUS_FOR_DATA                    0x0
#define   FLASH_XFR_STEP4__EXTA_READ_WAIT___M                             0x00000003
#define   FLASH_XFR_STEP4__EXTA_READ_WAIT___S                                          0
#define   FLASH_XFR_STEP4___M                                             0xFFFFFFFF
#define   FLASH_XFR_STEP4___S                                                          0
#define FLASH_XFR_STEP5                                                (0xA0A00080)
#define   FLASH_XFR_STEP5__CMD_SEQ_STEP_NUMBER___M                        0xC0000000
#define   FLASH_XFR_STEP5__CMD_SEQ_STEP_NUMBER___S                                    30
#define   FLASH_XFR_STEP5__CMD_SEQ_STEP_NUMBER__SIMPLE_STEP                          0x0
#define   FLASH_XFR_STEP5__CMD_SEQ_STEP_NUMBER__LOOP_START                           0x1
#define   FLASH_XFR_STEP5__CMD_SEQ_STEP_NUMBER__LOOP_END                             0x2
#define   FLASH_XFR_STEP5__CMD_SEQ_STEP_NUMBER__LAST_STEP                            0x3
#define   FLASH_XFR_STEP5__CMD_STEP1_WAIT___M                             0x3C000000
#define   FLASH_XFR_STEP5__CMD_STEP1_WAIT___S                                         26
#define   FLASH_XFR_STEP5__CMD_AOUT_EN___M                                0x02000000
#define   FLASH_XFR_STEP5__CMD_AOUT_EN___S                                            25
#define   FLASH_XFR_STEP5__CMD_AOUT_EN__DRIVE_ADDRESS                                0x1
#define   FLASH_XFR_STEP5__CMD_AOUT_EN__ADDRESS_LOGIC_DISABLED                       0x0
#define   FLASH_XFR_STEP5__CMD_DATA_EN___M                                0x01000000
#define   FLASH_XFR_STEP5__CMD_DATA_EN___S                                            24
#define   FLASH_XFR_STEP5__CMD_DATA_EN__DRIVE_DATA                                   0x1
#define   FLASH_XFR_STEP5__CMD_DATA_EN__DISABLE_DATA_BUS                             0x0
#define   FLASH_XFR_STEP5__CMD_CE_EN___M                                  0x00800000
#define   FLASH_XFR_STEP5__CMD_CE_EN___S                                              23
#define   FLASH_XFR_STEP5__CMD_CE_EN__ASSERT_CHIP_SELECT                             0x1
#define   FLASH_XFR_STEP5__CMD_CE_EN__DE_ASSERT_CHIP_SELECTS                         0x0
#define   FLASH_XFR_STEP5__CMD_CLE_EN___M                                 0x00400000
#define   FLASH_XFR_STEP5__CMD_CLE_EN___S                                             22
#define   FLASH_XFR_STEP5__CMD_CLE_EN__THE_LOGIC_ASSERTS                             0x1
#define   FLASH_XFR_STEP5__CMD_CLE_EN__THE_LOGIC_DE_ASSERTS                          0x0
#define   FLASH_XFR_STEP5__CMD_ALE_PIN___M                                0x00200000
#define   FLASH_XFR_STEP5__CMD_ALE_PIN___S                                            21
#define   FLASH_XFR_STEP5__CMD_ALE_PIN__THE_LOGIC_ASSERTS                            0x1
#define   FLASH_XFR_STEP5__CMD_ALE_PIN__THE_LOGIC_DE_ASSERTS                         0x0
#define   FLASH_XFR_STEP5__CMD_WE_EN___M                                  0x00100000
#define   FLASH_XFR_STEP5__CMD_WE_EN___S                                              20
#define   FLASH_XFR_STEP5__CMD_WE_EN__THE_LOGIC_ASSERTS                              0x1
#define   FLASH_XFR_STEP5__CMD_WE_EN__THE_LOGIC_DE_ASSERTS                           0x0
#define   FLASH_XFR_STEP5__CMD_RE_EN___M                                  0x00080000
#define   FLASH_XFR_STEP5__CMD_RE_EN___S                                              19
#define   FLASH_XFR_STEP5__CMD_RE_EN__THE_LOGIC_ASSERTS                              0x1
#define   FLASH_XFR_STEP5__CMD_RE_EN__THE_LOGIC_DE_ASSERTS                           0x0
#define   FLASH_XFR_STEP5__CMD_WIDE___M                                   0x00040000
#define   FLASH_XFR_STEP5__CMD_WIDE___S                                               18
#define   FLASH_XFR_STEP5__CMD_WIDE__SEND_CMD_ON_16_BIT_BUS                          0x1
#define   FLASH_XFR_STEP5__CMD_WIDE__SEND_CMD_ON_8_BIT_BUS                           0x0
#define   FLASH_XFR_STEP5__RESERVED_BITS17_16___M                         0x00030000
#define   FLASH_XFR_STEP5__RESERVED_BITS17_16___S                                     16
#define   FLASH_XFR_STEP5__DATA_SEQ_STEP_NUMBER___M                       0x0000C000
#define   FLASH_XFR_STEP5__DATA_SEQ_STEP_NUMBER___S                                   14
#define   FLASH_XFR_STEP5__DATA_SEQ_STEP_NUMBER__SIMPLE_STEP                         0x0
#define   FLASH_XFR_STEP5__DATA_SEQ_STEP_NUMBER__LOOP_START                          0x1
#define   FLASH_XFR_STEP5__DATA_SEQ_STEP_NUMBER__LOOP_END                            0x2
#define   FLASH_XFR_STEP5__DATA_SEQ_STEP_NUMBER__LAST_STEP                           0x3
#define   FLASH_XFR_STEP5__DATA_STEP1_WAIT___M                            0x00003C00
#define   FLASH_XFR_STEP5__DATA_STEP1_WAIT___S                                        10
#define   FLASH_XFR_STEP5__DATA_AOUT_EN___M                               0x00000200
#define   FLASH_XFR_STEP5__DATA_AOUT_EN___S                                            9
#define   FLASH_XFR_STEP5__DATA_AOUT_EN__DRIVE_ADDRESS                               0x1
#define   FLASH_XFR_STEP5__DATA_AOUT_EN__ADDRESS_LOGIC_DISABLED                      0x0
#define   FLASH_XFR_STEP5__DATA_DATA_EN___M                               0x00000100
#define   FLASH_XFR_STEP5__DATA_DATA_EN___S                                            8
#define   FLASH_XFR_STEP5__DATA_DATA_EN__DRIVE_DATA                                  0x1
#define   FLASH_XFR_STEP5__DATA_DATA_EN__DISABLE_DATA_BUS                            0x0
#define   FLASH_XFR_STEP5__DATA_CE_EN___M                                 0x00000080
#define   FLASH_XFR_STEP5__DATA_CE_EN___S                                              7
#define   FLASH_XFR_STEP5__DATA_CE_EN__ASSERT_CHIP_SELECT                            0x1
#define   FLASH_XFR_STEP5__DATA_CE_EN__DE_ASSERT_CHIP_SELECTS                        0x0
#define   FLASH_XFR_STEP5__DATA_CLE_EN___M                                0x00000040
#define   FLASH_XFR_STEP5__DATA_CLE_EN___S                                             6
#define   FLASH_XFR_STEP5__DATA_CLE_EN__THE_LOGIC_ASSERTS                            0x1
#define   FLASH_XFR_STEP5__DATA_CLE_EN__THE_LOGIC_DE_ASSERTS                         0x0
#define   FLASH_XFR_STEP5__DATA_ALE_PIN___M                               0x00000020
#define   FLASH_XFR_STEP5__DATA_ALE_PIN___S                                            5
#define   FLASH_XFR_STEP5__DATA_ALE_PIN__THE_LOGIC_ASSERTS                           0x1
#define   FLASH_XFR_STEP5__DATA_ALE_PIN__THE_LOGIC_DE_ASSERTS                        0x0
#define   FLASH_XFR_STEP5__DATA_WE_EN___M                                 0x00000010
#define   FLASH_XFR_STEP5__DATA_WE_EN___S                                              4
#define   FLASH_XFR_STEP5__DATA_WE_EN__THE_LOGIC_ASSERTS                             0x1
#define   FLASH_XFR_STEP5__DATA_WE_EN__THE_LOGIC_DE_ASSERTS                          0x0
#define   FLASH_XFR_STEP5__DATA_RE_EN___M                                 0x00000008
#define   FLASH_XFR_STEP5__DATA_RE_EN___S                                              3
#define   FLASH_XFR_STEP5__DATA_RE_EN__THE_LOGIC_ASSERTS                             0x1
#define   FLASH_XFR_STEP5__DATA_RE_EN__THE_LOGIC_DE_ASSERTS                          0x0
#define   FLASH_XFR_STEP5__DATA_WIDE___M                                  0x00000004
#define   FLASH_XFR_STEP5__DATA_WIDE___S                                               2
#define   FLASH_XFR_STEP5__DATA_WIDE__USE16_BIT_DATA_BUS_FOR_DATA                    0x1
#define   FLASH_XFR_STEP5__DATA_WIDE__USE_8_BIT_DATA_BUS_FOR_DATA                    0x0
#define   FLASH_XFR_STEP5__EXTA_READ_WAIT___M                             0x00000003
#define   FLASH_XFR_STEP5__EXTA_READ_WAIT___S                                          0
#define   FLASH_XFR_STEP5___M                                             0xFFFFFFFF
#define   FLASH_XFR_STEP5___S                                                          0
#define FLASH_XFR_STEP6                                                (0xA0A00084)
#define   FLASH_XFR_STEP6__CMD_SEQ_STEP_NUMBER___M                        0xC0000000
#define   FLASH_XFR_STEP6__CMD_SEQ_STEP_NUMBER___S                                    30
#define   FLASH_XFR_STEP6__CMD_SEQ_STEP_NUMBER__SIMPLE_STEP                          0x0
#define   FLASH_XFR_STEP6__CMD_SEQ_STEP_NUMBER__LOOP_START                           0x1
#define   FLASH_XFR_STEP6__CMD_SEQ_STEP_NUMBER__LOOP_END                             0x2
#define   FLASH_XFR_STEP6__CMD_SEQ_STEP_NUMBER__LAST_STEP                            0x3
#define   FLASH_XFR_STEP6__CMD_STEP1_WAIT___M                             0x3C000000
#define   FLASH_XFR_STEP6__CMD_STEP1_WAIT___S                                         26
#define   FLASH_XFR_STEP6__CMD_AOUT_EN___M                                0x02000000
#define   FLASH_XFR_STEP6__CMD_AOUT_EN___S                                            25
#define   FLASH_XFR_STEP6__CMD_AOUT_EN__DRIVE_ADDRESS                                0x1
#define   FLASH_XFR_STEP6__CMD_AOUT_EN__ADDRESS_LOGIC_DISABLED                       0x0
#define   FLASH_XFR_STEP6__CMD_DATA_EN___M                                0x01000000
#define   FLASH_XFR_STEP6__CMD_DATA_EN___S                                            24
#define   FLASH_XFR_STEP6__CMD_DATA_EN__DRIVE_DATA                                   0x1
#define   FLASH_XFR_STEP6__CMD_DATA_EN__DISABLE_DATA_BUS                             0x0
#define   FLASH_XFR_STEP6__CMD_CE_EN___M                                  0x00800000
#define   FLASH_XFR_STEP6__CMD_CE_EN___S                                              23
#define   FLASH_XFR_STEP6__CMD_CE_EN__ASSERT_CHIP_SELECT                             0x1
#define   FLASH_XFR_STEP6__CMD_CE_EN__DE_ASSERT_CHIP_SELECTS                         0x0
#define   FLASH_XFR_STEP6__CMD_CLE_EN___M                                 0x00400000
#define   FLASH_XFR_STEP6__CMD_CLE_EN___S                                             22
#define   FLASH_XFR_STEP6__CMD_CLE_EN__THE_LOGIC_ASSERTS                             0x1
#define   FLASH_XFR_STEP6__CMD_CLE_EN__THE_LOGIC_DE_ASSERTS                          0x0
#define   FLASH_XFR_STEP6__CMD_ALE_PIN___M                                0x00200000
#define   FLASH_XFR_STEP6__CMD_ALE_PIN___S                                            21
#define   FLASH_XFR_STEP6__CMD_ALE_PIN__THE_LOGIC_ASSERTS                            0x1
#define   FLASH_XFR_STEP6__CMD_ALE_PIN__THE_LOGIC_DE_ASSERTS                         0x0
#define   FLASH_XFR_STEP6__CMD_WE_EN___M                                  0x00100000
#define   FLASH_XFR_STEP6__CMD_WE_EN___S                                              20
#define   FLASH_XFR_STEP6__CMD_WE_EN__THE_LOGIC_ASSERTS                              0x1
#define   FLASH_XFR_STEP6__CMD_WE_EN__THE_LOGIC_DE_ASSERTS                           0x0
#define   FLASH_XFR_STEP6__CMD_RE_EN___M                                  0x00080000
#define   FLASH_XFR_STEP6__CMD_RE_EN___S                                              19
#define   FLASH_XFR_STEP6__CMD_RE_EN__THE_LOGIC_ASSERTS                              0x1
#define   FLASH_XFR_STEP6__CMD_RE_EN__THE_LOGIC_DE_ASSERTS                           0x0
#define   FLASH_XFR_STEP6__CMD_WIDE___M                                   0x00040000
#define   FLASH_XFR_STEP6__CMD_WIDE___S                                               18
#define   FLASH_XFR_STEP6__CMD_WIDE__SEND_CMD_ON_16_BIT_BUS                          0x1
#define   FLASH_XFR_STEP6__CMD_WIDE__SEND_CMD_ON_8_BIT_BUS                           0x0
#define   FLASH_XFR_STEP6__RESERVED_BITS17_16___M                         0x00030000
#define   FLASH_XFR_STEP6__RESERVED_BITS17_16___S                                     16
#define   FLASH_XFR_STEP6__DATA_SEQ_STEP_NUMBER___M                       0x0000C000
#define   FLASH_XFR_STEP6__DATA_SEQ_STEP_NUMBER___S                                   14
#define   FLASH_XFR_STEP6__DATA_SEQ_STEP_NUMBER__SIMPLE_STEP                         0x0
#define   FLASH_XFR_STEP6__DATA_SEQ_STEP_NUMBER__LOOP_START                          0x1
#define   FLASH_XFR_STEP6__DATA_SEQ_STEP_NUMBER__LOOP_END                            0x2
#define   FLASH_XFR_STEP6__DATA_SEQ_STEP_NUMBER__LAST_STEP                           0x3
#define   FLASH_XFR_STEP6__DATA_STEP1_WAIT___M                            0x00003C00
#define   FLASH_XFR_STEP6__DATA_STEP1_WAIT___S                                        10
#define   FLASH_XFR_STEP6__DATA_AOUT_EN___M                               0x00000200
#define   FLASH_XFR_STEP6__DATA_AOUT_EN___S                                            9
#define   FLASH_XFR_STEP6__DATA_AOUT_EN__DRIVE_ADDRESS                               0x1
#define   FLASH_XFR_STEP6__DATA_AOUT_EN__ADDRESS_LOGIC_DISABLED                      0x0
#define   FLASH_XFR_STEP6__DATA_DATA_EN___M                               0x00000100
#define   FLASH_XFR_STEP6__DATA_DATA_EN___S                                            8
#define   FLASH_XFR_STEP6__DATA_DATA_EN__DRIVE_DATA                                  0x1
#define   FLASH_XFR_STEP6__DATA_DATA_EN__DISABLE_DATA_BUS                            0x0
#define   FLASH_XFR_STEP6__DATA_CE_EN___M                                 0x00000080
#define   FLASH_XFR_STEP6__DATA_CE_EN___S                                              7
#define   FLASH_XFR_STEP6__DATA_CE_EN__ASSERT_CHIP_SELECT                            0x1
#define   FLASH_XFR_STEP6__DATA_CE_EN__DE_ASSERT_CHIP_SELECTS                        0x0
#define   FLASH_XFR_STEP6__DATA_CLE_EN___M                                0x00000040
#define   FLASH_XFR_STEP6__DATA_CLE_EN___S                                             6
#define   FLASH_XFR_STEP6__DATA_CLE_EN__THE_LOGIC_ASSERTS                            0x1
#define   FLASH_XFR_STEP6__DATA_CLE_EN__THE_LOGIC_DE_ASSERTS                         0x0
#define   FLASH_XFR_STEP6__DATA_ALE_PIN___M                               0x00000020
#define   FLASH_XFR_STEP6__DATA_ALE_PIN___S                                            5
#define   FLASH_XFR_STEP6__DATA_ALE_PIN__THE_LOGIC_ASSERTS                           0x1
#define   FLASH_XFR_STEP6__DATA_ALE_PIN__THE_LOGIC_DE_ASSERTS                        0x0
#define   FLASH_XFR_STEP6__DATA_WE_EN___M                                 0x00000010
#define   FLASH_XFR_STEP6__DATA_WE_EN___S                                              4
#define   FLASH_XFR_STEP6__DATA_WE_EN__THE_LOGIC_ASSERTS                             0x1
#define   FLASH_XFR_STEP6__DATA_WE_EN__THE_LOGIC_DE_ASSERTS                          0x0
#define   FLASH_XFR_STEP6__DATA_RE_EN___M                                 0x00000008
#define   FLASH_XFR_STEP6__DATA_RE_EN___S                                              3
#define   FLASH_XFR_STEP6__DATA_RE_EN__THE_LOGIC_ASSERTS                             0x1
#define   FLASH_XFR_STEP6__DATA_RE_EN__THE_LOGIC_DE_ASSERTS                          0x0
#define   FLASH_XFR_STEP6__DATA_WIDE___M                                  0x00000004
#define   FLASH_XFR_STEP6__DATA_WIDE___S                                               2
#define   FLASH_XFR_STEP6__DATA_WIDE__USE16_BIT_DATA_BUS_FOR_DATA                    0x1
#define   FLASH_XFR_STEP6__DATA_WIDE__USE_8_BIT_DATA_BUS_FOR_DATA                    0x0
#define   FLASH_XFR_STEP6__EXTA_READ_WAIT___M                             0x00000003
#define   FLASH_XFR_STEP6__EXTA_READ_WAIT___S                                          0
#define   FLASH_XFR_STEP6___M                                             0xFFFFFFFF
#define   FLASH_XFR_STEP6___S                                                          0
#define FLASH_XFR_STEP7                                                (0xA0A00088)
#define   FLASH_XFR_STEP7__CMD_SEQ_STEP_NUMBER___M                        0xC0000000
#define   FLASH_XFR_STEP7__CMD_SEQ_STEP_NUMBER___S                                    30
#define   FLASH_XFR_STEP7__CMD_SEQ_STEP_NUMBER__SIMPLE_STEP                          0x0
#define   FLASH_XFR_STEP7__CMD_SEQ_STEP_NUMBER__LOOP_START                           0x1
#define   FLASH_XFR_STEP7__CMD_SEQ_STEP_NUMBER__LOOP_END                             0x2
#define   FLASH_XFR_STEP7__CMD_SEQ_STEP_NUMBER__LAST_STEP                            0x3
#define   FLASH_XFR_STEP7__CMD_STEP1_WAIT___M                             0x3C000000
#define   FLASH_XFR_STEP7__CMD_STEP1_WAIT___S                                         26
#define   FLASH_XFR_STEP7__CMD_AOUT_EN___M                                0x02000000
#define   FLASH_XFR_STEP7__CMD_AOUT_EN___S                                            25
#define   FLASH_XFR_STEP7__CMD_AOUT_EN__DRIVE_ADDRESS                                0x1
#define   FLASH_XFR_STEP7__CMD_AOUT_EN__ADDRESS_LOGIC_DISABLED                       0x0
#define   FLASH_XFR_STEP7__CMD_DATA_EN___M                                0x01000000
#define   FLASH_XFR_STEP7__CMD_DATA_EN___S                                            24
#define   FLASH_XFR_STEP7__CMD_DATA_EN__DRIVE_DATA                                   0x1
#define   FLASH_XFR_STEP7__CMD_DATA_EN__DISABLE_DATA_BUS                             0x0
#define   FLASH_XFR_STEP7__CMD_CE_EN___M                                  0x00800000
#define   FLASH_XFR_STEP7__CMD_CE_EN___S                                              23
#define   FLASH_XFR_STEP7__CMD_CE_EN__ASSERT_CHIP_SELECT                             0x1
#define   FLASH_XFR_STEP7__CMD_CE_EN__DE_ASSERT_CHIP_SELECTS                         0x0
#define   FLASH_XFR_STEP7__CMD_CLE_EN___M                                 0x00400000
#define   FLASH_XFR_STEP7__CMD_CLE_EN___S                                             22
#define   FLASH_XFR_STEP7__CMD_CLE_EN__THE_LOGIC_ASSERTS                             0x1
#define   FLASH_XFR_STEP7__CMD_CLE_EN__THE_LOGIC_DE_ASSERTS                          0x0
#define   FLASH_XFR_STEP7__CMD_ALE_PIN___M                                0x00200000
#define   FLASH_XFR_STEP7__CMD_ALE_PIN___S                                            21
#define   FLASH_XFR_STEP7__CMD_ALE_PIN__THE_LOGIC_ASSERTS                            0x1
#define   FLASH_XFR_STEP7__CMD_ALE_PIN__THE_LOGIC_DE_ASSERTS                         0x0
#define   FLASH_XFR_STEP7__CMD_WE_EN___M                                  0x00100000
#define   FLASH_XFR_STEP7__CMD_WE_EN___S                                              20
#define   FLASH_XFR_STEP7__CMD_WE_EN__THE_LOGIC_ASSERTS                              0x1
#define   FLASH_XFR_STEP7__CMD_WE_EN__THE_LOGIC_DE_ASSERTS                           0x0
#define   FLASH_XFR_STEP7__CMD_RE_EN___M                                  0x00080000
#define   FLASH_XFR_STEP7__CMD_RE_EN___S                                              19
#define   FLASH_XFR_STEP7__CMD_RE_EN__THE_LOGIC_ASSERTS                              0x1
#define   FLASH_XFR_STEP7__CMD_RE_EN__THE_LOGIC_DE_ASSERTS                           0x0
#define   FLASH_XFR_STEP7__CMD_WIDE___M                                   0x00040000
#define   FLASH_XFR_STEP7__CMD_WIDE___S                                               18
#define   FLASH_XFR_STEP7__CMD_WIDE__SEND_CMD_ON_16_BIT_BUS                          0x1
#define   FLASH_XFR_STEP7__CMD_WIDE__SEND_CMD_ON_8_BIT_BUS                           0x0
#define   FLASH_XFR_STEP7__RESERVED_BITS17_16___M                         0x00030000
#define   FLASH_XFR_STEP7__RESERVED_BITS17_16___S                                     16
#define   FLASH_XFR_STEP7__DATA_SEQ_STEP_NUMBER___M                       0x0000C000
#define   FLASH_XFR_STEP7__DATA_SEQ_STEP_NUMBER___S                                   14
#define   FLASH_XFR_STEP7__DATA_SEQ_STEP_NUMBER__SIMPLE_STEPLAST_STEP                0x0
#define   FLASH_XFR_STEP7__DATA_SEQ_STEP_NUMBER__LOOP_START                          0x1
#define   FLASH_XFR_STEP7__DATA_SEQ_STEP_NUMBER__LOOP_END                            0x2
#define   FLASH_XFR_STEP7__DATA_SEQ_STEP_NUMBER__LAST_STEP                           0x3
#define   FLASH_XFR_STEP7__DATA_STEP1_WAIT___M                            0x00003C00
#define   FLASH_XFR_STEP7__DATA_STEP1_WAIT___S                                        10
#define   FLASH_XFR_STEP7__DATA_AOUT_EN___M                               0x00000200
#define   FLASH_XFR_STEP7__DATA_AOUT_EN___S                                            9
#define   FLASH_XFR_STEP7__DATA_AOUT_EN__DRIVE_ADDRESS                               0x1
#define   FLASH_XFR_STEP7__DATA_AOUT_EN__ADDRESS_LOGIC_DISABLED                      0x0
#define   FLASH_XFR_STEP7__DATA_DATA_EN___M                               0x00000100
#define   FLASH_XFR_STEP7__DATA_DATA_EN___S                                            8
#define   FLASH_XFR_STEP7__DATA_DATA_EN__DRIVE_DATA                                  0x1
#define   FLASH_XFR_STEP7__DATA_DATA_EN__DISABLE_DATA_BUS                            0x0
#define   FLASH_XFR_STEP7__DATA_CE_EN___M                                 0x00000080
#define   FLASH_XFR_STEP7__DATA_CE_EN___S                                              7
#define   FLASH_XFR_STEP7__DATA_CE_EN__ASSERT_CHIP_SELECT                            0x1
#define   FLASH_XFR_STEP7__DATA_CE_EN__DE_ASSERT_CHIP_SELECTS                        0x0
#define   FLASH_XFR_STEP7__DATA_CLE_EN___M                                0x00000040
#define   FLASH_XFR_STEP7__DATA_CLE_EN___S                                             6
#define   FLASH_XFR_STEP7__DATA_CLE_EN__THE_LOGIC_ASSERTS                            0x1
#define   FLASH_XFR_STEP7__DATA_CLE_EN__THE_LOGIC_DE_ASSERTS                         0x0
#define   FLASH_XFR_STEP7__DATA_ALE_PIN___M                               0x00000020
#define   FLASH_XFR_STEP7__DATA_ALE_PIN___S                                            5
#define   FLASH_XFR_STEP7__DATA_ALE_PIN__THE_LOGIC_ASSERTS                           0x1
#define   FLASH_XFR_STEP7__DATA_ALE_PIN__THE_LOGIC_DE_ASSERTS                        0x0
#define   FLASH_XFR_STEP7__DATA_WE_EN___M                                 0x00000010
#define   FLASH_XFR_STEP7__DATA_WE_EN___S                                              4
#define   FLASH_XFR_STEP7__DATA_WE_EN__THE_LOGIC_ASSERTS                             0x1
#define   FLASH_XFR_STEP7__DATA_WE_EN__THE_LOGIC_DE_ASSERTS                          0x0
#define   FLASH_XFR_STEP7__DATA_RE_EN___M                                 0x00000008
#define   FLASH_XFR_STEP7__DATA_RE_EN___S                                              3
#define   FLASH_XFR_STEP7__DATA_RE_EN__THE_LOGIC_ASSERTS                             0x1
#define   FLASH_XFR_STEP7__DATA_RE_EN__THE_LOGIC_DE_ASSERTS                          0x0
#define   FLASH_XFR_STEP7__DATA_WIDE___M                                  0x00000004
#define   FLASH_XFR_STEP7__DATA_WIDE___S                                               2
#define   FLASH_XFR_STEP7__DATA_WIDE__USE16_BIT_DATA_BUS_FOR_DATA                    0x1
#define   FLASH_XFR_STEP7__DATA_WIDE__USE_8_BIT_DATA_BUS_FOR_DATA                    0x0
#define   FLASH_XFR_STEP7__EXTA_READ_WAIT___M                             0x00000003
#define   FLASH_XFR_STEP7__EXTA_READ_WAIT___S                                          0
#define   FLASH_XFR_STEP7___M                                             0xFFFFFFFF
#define   FLASH_XFR_STEP7___S                                                          0
#define NAND_GENP_REG0                                                 (0xA0A00090)
#define   NAND_GENP_REG0__NAND_GENP_REG0___M                              0xFFFFFFFF
#define   NAND_GENP_REG0__NAND_GENP_REG0___S                                           0
#define   NAND_GENP_REG0___M                                              0xFFFFFFFF
#define   NAND_GENP_REG0___S                                                           0
#define NAND_GENP_REG1                                                 (0xA0A00094)
#define   NAND_GENP_REG1__NAND_GENP_REG1___M                              0xFFFFFFFF
#define   NAND_GENP_REG1__NAND_GENP_REG1___S                                           0
#define   NAND_GENP_REG1___M                                              0xFFFFFFFF
#define   NAND_GENP_REG1___S                                                           0
#define NAND_GENP_REG2                                                 (0xA0A00098)
#define   NAND_GENP_REG2__NAND_GENP_REG2___M                              0xFFFFFFFF
#define   NAND_GENP_REG2__NAND_GENP_REG2___S                                           0
#define   NAND_GENP_REG2___M                                              0xFFFFFFFF
#define   NAND_GENP_REG2___S                                                           0
#define NAND_GENP_REG3                                                 (0xA0A0009C)
#define   NAND_GENP_REG3__NAND_GENP_REG3___M                              0xFFFFFFFF
#define   NAND_GENP_REG3__NAND_GENP_REG3___S                                           0
#define   NAND_GENP_REG3___M                                              0xFFFFFFFF
#define   NAND_GENP_REG3___S                                                           0
#define FLASH_DEV_CMD0                                                 (0xA0A000A0)
#define   FLASH_DEV_CMD0__WRITE_START___M                                 0xFF000000
#define   FLASH_DEV_CMD0__WRITE_START___S                                             24
#define   FLASH_DEV_CMD0__WRITE_ADDR___M                                  0x00FF0000
#define   FLASH_DEV_CMD0__WRITE_ADDR___S                                              16
#define   FLASH_DEV_CMD0__ERASE_START___M                                 0x0000FF00
#define   FLASH_DEV_CMD0__ERASE_START___S                                              8
#define   FLASH_DEV_CMD0__ERASE_ADDR___M                                  0x000000FF
#define   FLASH_DEV_CMD0__ERASE_ADDR___S                                               0
#define   FLASH_DEV_CMD0___M                                              0xFFFFFFFF
#define   FLASH_DEV_CMD0___S                                                           0
#define FLASH_DEV_CMD1                                                 (0xA0A000A4)
#define   FLASH_DEV_CMD1__SEQ_READ_MODE_START___M                         0xFF000000
#define   FLASH_DEV_CMD1__SEQ_READ_MODE_START___S                                     24
#define   FLASH_DEV_CMD1__SEQ_READ_MODE_ADDR___M                          0x00FF0000
#define   FLASH_DEV_CMD1__SEQ_READ_MODE_ADDR___S                                      16
#define   FLASH_DEV_CMD1__READ_START___M                                  0x0000FF00
#define   FLASH_DEV_CMD1__READ_START___S                                               8
#define   FLASH_DEV_CMD1__READ_ADDR___M                                   0x000000FF
#define   FLASH_DEV_CMD1__READ_ADDR___S                                                0
#define   FLASH_DEV_CMD1___M                                              0xFFFFFFFF
#define   FLASH_DEV_CMD1___S                                                           0
#define FLASH_DEV_CMD2                                                 (0xA0A000A8)
#define   FLASH_DEV_CMD2__READ_STOP_CMD___M                               0xFF000000
#define   FLASH_DEV_CMD2__READ_STOP_CMD___S                                           24
#define   FLASH_DEV_CMD2__RESET_CMD___M                                   0x00FF0000
#define   FLASH_DEV_CMD2__RESET_CMD___S                                               16
#define   FLASH_DEV_CMD2__READ_STATUS___M                                 0x0000FF00
#define   FLASH_DEV_CMD2__READ_STATUS___S                                              8
#define   FLASH_DEV_CMD2__READ_ID___M                                     0x000000FF
#define   FLASH_DEV_CMD2__READ_ID___S                                                  0
#define   FLASH_DEV_CMD2___M                                              0xFFFFFFFF
#define   FLASH_DEV_CMD2___S                                                           0
#define FLASH_DEV_CMD_VLD                                              (0xA0A000AC)
#define   FLASH_DEV_CMD_VLD__RESERVED_BITS31_5___M                        0xFFFFFFE0
#define   FLASH_DEV_CMD_VLD__RESERVED_BITS31_5___S                                     5
#define   FLASH_DEV_CMD_VLD__SEQ_READ_START_VLD___M                       0x00000010
#define   FLASH_DEV_CMD_VLD__SEQ_READ_START_VLD___S                                    4
#define   FLASH_DEV_CMD_VLD__ERASE_START_VLD___M                          0x00000008
#define   FLASH_DEV_CMD_VLD__ERASE_START_VLD___S                                       3
#define   FLASH_DEV_CMD_VLD__WRITE_START_VLD___M                          0x00000004
#define   FLASH_DEV_CMD_VLD__WRITE_START_VLD___S                                       2
#define   FLASH_DEV_CMD_VLD__READ_STOP_VLD___M                            0x00000002
#define   FLASH_DEV_CMD_VLD__READ_STOP_VLD___S                                         1
#define   FLASH_DEV_CMD_VLD__READ_START_VLD___M                           0x00000001
#define   FLASH_DEV_CMD_VLD__READ_START_VLD___S                                        0
#define   FLASH_DEV_CMD_VLD___M                                           0xFFFFFFFF
#define   FLASH_DEV_CMD_VLD___S                                                        0
#define EBI2_MISR_SIG_REG                                              (0xA0A000B0)
#define   EBI2_MISR_SIG_REG__EBI2_MISR_SIG___M                            0xFFFFFFFF
#define   EBI2_MISR_SIG_REG__EBI2_MISR_SIG___S                                         0
#define   EBI2_MISR_SIG_REG___M                                           0xFFFFFFFF
#define   EBI2_MISR_SIG_REG___S                                                        0
#define NAND_ADDR2                                                     (0xA0A000C0)
#define   NAND_ADDR2__DEV_ADDR2___M                                       0xFFFFFFFF
#define   NAND_ADDR2__DEV_ADDR2___S                                                    0
#define   NAND_ADDR2___M                                                  0xFFFFFFFF
#define   NAND_ADDR2___S                                                               0
#define NAND_ADDR3                                                     (0xA0A000C4)
#define   NAND_ADDR3__DEV_ADDR3___M                                       0xFFFFFFFF
#define   NAND_ADDR3__DEV_ADDR3___S                                                    0
#define   NAND_ADDR3___M                                                  0xFFFFFFFF
#define   NAND_ADDR3___S                                                               0
#define NAND_ADDR4                                                     (0xA0A000C8)
#define   NAND_ADDR4__DEV_ADDR4___M                                       0xFFFFFFFF
#define   NAND_ADDR4__DEV_ADDR4___S                                                    0
#define   NAND_ADDR4___M                                                  0xFFFFFFFF
#define   NAND_ADDR4___S                                                               0
#define NAND_ADDR5                                                     (0xA0A000CC)
#define   NAND_ADDR5__DEV_ADDR5___M                                       0xFFFFFFFF
#define   NAND_ADDR5__DEV_ADDR5___S                                                    0
#define   NAND_ADDR5___M                                                  0xFFFFFFFF
#define   NAND_ADDR5___S                                                               0
#define FLASH_DEV_CMD3                                                 (0xA0A000D0)
#define   FLASH_DEV_CMD3__GP_CMD2___M                                     0xFFFF0000
#define   FLASH_DEV_CMD3__GP_CMD2___S                                                 16
#define   FLASH_DEV_CMD3__GP_CMD1___M                                     0x0000FFFF
#define   FLASH_DEV_CMD3__GP_CMD1___S                                                  0
#define   FLASH_DEV_CMD3___M                                              0xFFFFFFFF
#define   FLASH_DEV_CMD3___S                                                           0
#define FLASH_DEV_CMD4                                                 (0xA0A000D4)
#define   FLASH_DEV_CMD4__GP_CMD4___M                                     0xFFFF0000
#define   FLASH_DEV_CMD4__GP_CMD4___S                                                 16
#define   FLASH_DEV_CMD4__GP_CMD3___M                                     0x0000FFFF
#define   FLASH_DEV_CMD4__GP_CMD3___S                                                  0
#define   FLASH_DEV_CMD4___M                                              0xFFFFFFFF
#define   FLASH_DEV_CMD4___S                                                           0
#define FLASH_DEV_CMD5                                                 (0xA0A000D8)
#define   FLASH_DEV_CMD5__GP_CMD6___M                                     0xFFFF0000
#define   FLASH_DEV_CMD5__GP_CMD6___S                                                 16
#define   FLASH_DEV_CMD5__GP_CMD5___M                                     0x0000FFFF
#define   FLASH_DEV_CMD5__GP_CMD5___S                                                  0
#define   FLASH_DEV_CMD5___M                                              0xFFFFFFFF
#define   FLASH_DEV_CMD5___S                                                           0
#define FLASH_DEV_CMD6                                                 (0xA0A000DC)
#define   FLASH_DEV_CMD6__GP_CMD8___M                                     0xFFFF0000
#define   FLASH_DEV_CMD6__GP_CMD8___S                                                 16
#define   FLASH_DEV_CMD6__GP_CMD7___M                                     0x0000FFFF
#define   FLASH_DEV_CMD6__GP_CMD7___S                                                  0
#define   FLASH_DEV_CMD6___M                                              0xFFFFFFFF
#define   FLASH_DEV_CMD6___S                                                           0
#define SFLASHC_BURST_CFG                                              (0xA0A000E0)
#define   SFLASHC_BURST_CFG__FIXED_LATENCY_CYCLES___M                     0xF0000000
#define   SFLASHC_BURST_CFG__FIXED_LATENCY_CYCLES___S                                 28
#define   SFLASHC_BURST_CFG__RESERVED_BITS27_25___M                       0x0E000000
#define   SFLASHC_BURST_CFG__RESERVED_BITS27_25___S                                   25
#define   SFLASHC_BURST_CFG__CLOCK_DIV2_MODE___M                          0x01000000
#define   SFLASHC_BURST_CFG__CLOCK_DIV2_MODE___S                                      24
#define   SFLASHC_BURST_CFG__CLOCK_DIV2_MODE__FLASH_DEVICE_OPERATES_AT_THE_SAME_F    0x0
#define   SFLASHC_BURST_CFG__CLOCK_DIV2_MODE__FLASH_DEVICE_OPERATES_AT_1_2_THE_CL    0x1
#define   SFLASHC_BURST_CFG__RESERVED_BITS23_21___M                       0x00E00000
#define   SFLASHC_BURST_CFG__RESERVED_BITS23_21___S                                   21
#define   SFLASHC_BURST_CFG__DATABUS_WIDTH___M                            0x00100000
#define   SFLASHC_BURST_CFG__DATABUS_WIDTH___S                                        20
#define   SFLASHC_BURST_CFG__DATABUS_WIDTH__8_BIT_I_F                                0x0
#define   SFLASHC_BURST_CFG__DATABUS_WIDTH__16_BIT_I_F                               0x1
#define   SFLASHC_BURST_CFG__RESERVED_BITS19_10___M                       0x000FFC00
#define   SFLASHC_BURST_CFG__RESERVED_BITS19_10___S                                   10
#define   SFLASHC_BURST_CFG__XFR_BREAK_BNDRY___M                          0x00000300
#define   SFLASHC_BURST_CFG__XFR_BREAK_BNDRY___S                                       8
#define   SFLASHC_BURST_CFG__XFR_BREAK_BNDRY__NO_BREAK_IS_REQUIRED                   0x0
#define   SFLASHC_BURST_CFG__XFR_BREAK_BNDRY__BREAK_AFTER_16_BEAT_TRANSFER           0x1
#define   SFLASHC_BURST_CFG__XFR_BREAK_BNDRY__BREAK_AFTER_32_BEAT_TRANSFER           0x2
#define   SFLASHC_BURST_CFG__READ_DATA_CAPTURE_EARLY___M                  0x00000080
#define   SFLASHC_BURST_CFG__READ_DATA_CAPTURE_EARLY___S                               7
#define   SFLASHC_BURST_CFG__READ_DATA_CAPTURE_EARLY__DISABLE_EARLY_CAPTURE_OPTIO    0x0
#define   SFLASHC_BURST_CFG__READ_DATA_CAPTURE_EARLY__ENABLE_EARLY_CAPTURE_OPTION    0x1
#define   SFLASHC_BURST_CFG__ADV_GAP___M                                  0x00000070
#define   SFLASHC_BURST_CFG__ADV_GAP___S                                               4
#define   SFLASHC_BURST_CFG__INTR_WAIT_TIMEOUT_EN___M                     0x00000008
#define   SFLASHC_BURST_CFG__INTR_WAIT_TIMEOUT_EN___S                                  3
#define   SFLASHC_BURST_CFG__INTR_WAIT_TIMEOUT_EN__DISABLE_TIMEOUT_ERROR             0x0
#define   SFLASHC_BURST_CFG__INTR_WAIT_TIMEOUT_EN__ENABLE_TIMEOUT_ERROR              0x1
#define   SFLASHC_BURST_CFG__FIXED_LATENCY_MODE___M                       0x00000004
#define   SFLASHC_BURST_CFG__FIXED_LATENCY_MODE___S                                    2
#define   SFLASHC_BURST_CFG__FIXED_LATENCY_MODE__VAIRABLE_LATENCY_MODE               0x0
#define   SFLASHC_BURST_CFG__FIXED_LATENCY_MODE__FIXED_LATENCY_MODE                  0x1
#define   SFLASHC_BURST_CFG__ADDR_DATA_MUX_EN___M                         0x00000002
#define   SFLASHC_BURST_CFG__ADDR_DATA_MUX_EN___S                                      1
#define   SFLASHC_BURST_CFG__ADDR_DATA_MUX_EN__NON_ADDRESS_DATA_MUX                  0x0
#define   SFLASHC_BURST_CFG__ADDR_DATA_MUX_EN__ADDRESS_DATA_MUX                      0x1
#define   SFLASHC_BURST_CFG__SFLASH_IF_EN___M                             0x00000001
#define   SFLASHC_BURST_CFG__SFLASH_IF_EN___S                                          0
#define   SFLASHC_BURST_CFG__SFLASH_IF_EN__DISABLED                                  0x0
#define   SFLASHC_BURST_CFG__SFLASH_IF_EN__ENABLED                                   0x1
#define   SFLASHC_BURST_CFG___M                                           0xFFFFFFFF
#define   SFLASHC_BURST_CFG___S                                                        0
#define NAND_ADDR6                                                     (0xA0A000E4)
#define   NAND_ADDR6__DEV_ADDR6___M                                       0xFFFFFFFF
#define   NAND_ADDR6__DEV_ADDR6___S                                                    0
#define   NAND_ADDR6___M                                                  0xFFFFFFFF
#define   NAND_ADDR6___S                                                               0
#define EBI2_ECC_BUF_CFG                                               (0xA0A000F0)
#define   EBI2_ECC_BUF_CFG__RESERVED_BITS31_10___M                        0xFFFFFC00
#define   EBI2_ECC_BUF_CFG__RESERVED_BITS31_10___S                                    10
#define   EBI2_ECC_BUF_CFG__NUM_STEPS___M                                 0x000003FF
#define   EBI2_ECC_BUF_CFG__NUM_STEPS___S                                              0
#define   EBI2_ECC_BUF_CFG___M                                            0xFFFFFFFF
#define   EBI2_ECC_BUF_CFG___S                                                         0
#define FLASH_BUFFn_ACC(n)                                             (0xA0A001000x4*n)
#define   FLASH_BUFFn_ACC_nMIN                            0
#define   FLASH_BUFFn_ACC_nMAX                              131
#define   FLASH_BUFFn_ACC_ELEM                            132
#define   FLASH_BUFFn_ACC__BUFF_DATA___M                                  0xFFFFFFFF
#define   FLASH_BUFFn_ACC__BUFF_DATA___S                                               0
#define   FLASH_BUFFn_ACC___M                                             0xFFFFFFFF
#define   FLASH_BUFFn_ACC___S                                                          0
#define FLASH_BUFF0_ACC                                                (0xA0A00100)
#define   FLASH_BUFF0_ACC__BUFF_DATA___M                                  0xFFFFFFFF
#define   FLASH_BUFF0_ACC__BUFF_DATA___S                                               0
#define FLASH_BUFF1_ACC                                                (0xA0A00104)
#define   FLASH_BUFF1_ACC__BUFF_DATA___M                                  0xFFFFFFFF
#define   FLASH_BUFF1_ACC__BUFF_DATA___S                                               0
#define FLASH_BUFF2_ACC                                                (0xA0A00108)
#define   FLASH_BUFF2_ACC__BUFF_DATA___M                                  0xFFFFFFFF
#define   FLASH_BUFF2_ACC__BUFF_DATA___S                                               0
#define FLASH_BUFF3_ACC                                                (0xA0A0010C)
#define   FLASH_BUFF3_ACC__BUFF_DATA___M                                  0xFFFFFFFF
#define   FLASH_BUFF3_ACC__BUFF_DATA___S                                               0
#define FLASH_BUFF4_ACC                                                (0xA0A00110)
#define   FLASH_BUFF4_ACC__BUFF_DATA___M                                  0xFFFFFFFF
#define   FLASH_BUFF4_ACC__BUFF_DATA___S                                               0
#define FLASH_BUFF5_ACC                                                (0xA0A00114)
#define   FLASH_BUFF5_ACC__BUFF_DATA___M                                  0xFFFFFFFF
#define   FLASH_BUFF5_ACC__BUFF_DATA___S                                               0
#define FLASH_BUFF6_ACC                                                (0xA0A00118)
#define   FLASH_BUFF6_ACC__BUFF_DATA___M                                  0xFFFFFFFF
#define   FLASH_BUFF6_ACC__BUFF_DATA___S                                               0
#define FLASH_BUFF7_ACC                                                (0xA0A0011C)
#define   FLASH_BUFF7_ACC__BUFF_DATA___M                                  0xFFFFFFFF
#define   FLASH_BUFF7_ACC__BUFF_DATA___S                                               0
#define FLASH_BUFF8_ACC                                                (0xA0A00120)
#define   FLASH_BUFF8_ACC__BUFF_DATA___M                                  0xFFFFFFFF
#define   FLASH_BUFF8_ACC__BUFF_DATA___S                                               0
#define FLASH_BUFF9_ACC                                                (0xA0A00124)
#define   FLASH_BUFF9_ACC__BUFF_DATA___M                                  0xFFFFFFFF
#define   FLASH_BUFF9_ACC__BUFF_DATA___S                                               0
#define FLASH_BUFF10_ACC                                               (0xA0A00128)
#define   FLASH_BUFF10_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF10_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF11_ACC                                               (0xA0A0012C)
#define   FLASH_BUFF11_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF11_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF12_ACC                                               (0xA0A00130)
#define   FLASH_BUFF12_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF12_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF13_ACC                                               (0xA0A00134)
#define   FLASH_BUFF13_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF13_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF14_ACC                                               (0xA0A00138)
#define   FLASH_BUFF14_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF14_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF15_ACC                                               (0xA0A0013C)
#define   FLASH_BUFF15_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF15_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF16_ACC                                               (0xA0A00140)
#define   FLASH_BUFF16_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF16_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF17_ACC                                               (0xA0A00144)
#define   FLASH_BUFF17_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF17_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF18_ACC                                               (0xA0A00148)
#define   FLASH_BUFF18_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF18_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF19_ACC                                               (0xA0A0014C)
#define   FLASH_BUFF19_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF19_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF20_ACC                                               (0xA0A00150)
#define   FLASH_BUFF20_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF20_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF21_ACC                                               (0xA0A00154)
#define   FLASH_BUFF21_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF21_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF22_ACC                                               (0xA0A00158)
#define   FLASH_BUFF22_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF22_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF23_ACC                                               (0xA0A0015C)
#define   FLASH_BUFF23_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF23_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF24_ACC                                               (0xA0A00160)
#define   FLASH_BUFF24_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF24_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF25_ACC                                               (0xA0A00164)
#define   FLASH_BUFF25_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF25_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF26_ACC                                               (0xA0A00168)
#define   FLASH_BUFF26_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF26_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF27_ACC                                               (0xA0A0016C)
#define   FLASH_BUFF27_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF27_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF28_ACC                                               (0xA0A00170)
#define   FLASH_BUFF28_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF28_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF29_ACC                                               (0xA0A00174)
#define   FLASH_BUFF29_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF29_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF30_ACC                                               (0xA0A00178)
#define   FLASH_BUFF30_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF30_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF31_ACC                                               (0xA0A0017C)
#define   FLASH_BUFF31_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF31_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF32_ACC                                               (0xA0A00180)
#define   FLASH_BUFF32_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF32_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF33_ACC                                               (0xA0A00184)
#define   FLASH_BUFF33_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF33_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF34_ACC                                               (0xA0A00188)
#define   FLASH_BUFF34_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF34_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF35_ACC                                               (0xA0A0018C)
#define   FLASH_BUFF35_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF35_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF36_ACC                                               (0xA0A00190)
#define   FLASH_BUFF36_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF36_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF37_ACC                                               (0xA0A00194)
#define   FLASH_BUFF37_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF37_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF38_ACC                                               (0xA0A00198)
#define   FLASH_BUFF38_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF38_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF39_ACC                                               (0xA0A0019C)
#define   FLASH_BUFF39_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF39_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF40_ACC                                               (0xA0A001A0)
#define   FLASH_BUFF40_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF40_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF41_ACC                                               (0xA0A001A4)
#define   FLASH_BUFF41_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF41_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF42_ACC                                               (0xA0A001A8)
#define   FLASH_BUFF42_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF42_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF43_ACC                                               (0xA0A001AC)
#define   FLASH_BUFF43_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF43_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF44_ACC                                               (0xA0A001B0)
#define   FLASH_BUFF44_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF44_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF45_ACC                                               (0xA0A001B4)
#define   FLASH_BUFF45_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF45_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF46_ACC                                               (0xA0A001B8)
#define   FLASH_BUFF46_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF46_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF47_ACC                                               (0xA0A001BC)
#define   FLASH_BUFF47_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF47_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF48_ACC                                               (0xA0A001C0)
#define   FLASH_BUFF48_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF48_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF49_ACC                                               (0xA0A001C4)
#define   FLASH_BUFF49_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF49_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF50_ACC                                               (0xA0A001C8)
#define   FLASH_BUFF50_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF50_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF51_ACC                                               (0xA0A001CC)
#define   FLASH_BUFF51_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF51_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF52_ACC                                               (0xA0A001D0)
#define   FLASH_BUFF52_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF52_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF53_ACC                                               (0xA0A001D4)
#define   FLASH_BUFF53_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF53_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF54_ACC                                               (0xA0A001D8)
#define   FLASH_BUFF54_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF54_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF55_ACC                                               (0xA0A001DC)
#define   FLASH_BUFF55_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF55_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF56_ACC                                               (0xA0A001E0)
#define   FLASH_BUFF56_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF56_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF57_ACC                                               (0xA0A001E4)
#define   FLASH_BUFF57_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF57_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF58_ACC                                               (0xA0A001E8)
#define   FLASH_BUFF58_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF58_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF59_ACC                                               (0xA0A001EC)
#define   FLASH_BUFF59_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF59_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF60_ACC                                               (0xA0A001F0)
#define   FLASH_BUFF60_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF60_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF61_ACC                                               (0xA0A001F4)
#define   FLASH_BUFF61_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF61_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF62_ACC                                               (0xA0A001F8)
#define   FLASH_BUFF62_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF62_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF63_ACC                                               (0xA0A001FC)
#define   FLASH_BUFF63_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF63_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF64_ACC                                               (0xA0A00200)
#define   FLASH_BUFF64_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF64_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF65_ACC                                               (0xA0A00204)
#define   FLASH_BUFF65_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF65_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF66_ACC                                               (0xA0A00208)
#define   FLASH_BUFF66_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF66_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF67_ACC                                               (0xA0A0020C)
#define   FLASH_BUFF67_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF67_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF68_ACC                                               (0xA0A00210)
#define   FLASH_BUFF68_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF68_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF69_ACC                                               (0xA0A00214)
#define   FLASH_BUFF69_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF69_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF70_ACC                                               (0xA0A00218)
#define   FLASH_BUFF70_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF70_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF71_ACC                                               (0xA0A0021C)
#define   FLASH_BUFF71_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF71_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF72_ACC                                               (0xA0A00220)
#define   FLASH_BUFF72_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF72_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF73_ACC                                               (0xA0A00224)
#define   FLASH_BUFF73_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF73_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF74_ACC                                               (0xA0A00228)
#define   FLASH_BUFF74_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF74_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF75_ACC                                               (0xA0A0022C)
#define   FLASH_BUFF75_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF75_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF76_ACC                                               (0xA0A00230)
#define   FLASH_BUFF76_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF76_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF77_ACC                                               (0xA0A00234)
#define   FLASH_BUFF77_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF77_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF78_ACC                                               (0xA0A00238)
#define   FLASH_BUFF78_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF78_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF79_ACC                                               (0xA0A0023C)
#define   FLASH_BUFF79_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF79_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF80_ACC                                               (0xA0A00240)
#define   FLASH_BUFF80_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF80_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF81_ACC                                               (0xA0A00244)
#define   FLASH_BUFF81_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF81_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF82_ACC                                               (0xA0A00248)
#define   FLASH_BUFF82_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF82_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF83_ACC                                               (0xA0A0024C)
#define   FLASH_BUFF83_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF83_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF84_ACC                                               (0xA0A00250)
#define   FLASH_BUFF84_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF84_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF85_ACC                                               (0xA0A00254)
#define   FLASH_BUFF85_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF85_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF86_ACC                                               (0xA0A00258)
#define   FLASH_BUFF86_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF86_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF87_ACC                                               (0xA0A0025C)
#define   FLASH_BUFF87_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF87_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF88_ACC                                               (0xA0A00260)
#define   FLASH_BUFF88_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF88_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF89_ACC                                               (0xA0A00264)
#define   FLASH_BUFF89_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF89_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF90_ACC                                               (0xA0A00268)
#define   FLASH_BUFF90_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF90_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF91_ACC                                               (0xA0A0026C)
#define   FLASH_BUFF91_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF91_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF92_ACC                                               (0xA0A00270)
#define   FLASH_BUFF92_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF92_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF93_ACC                                               (0xA0A00274)
#define   FLASH_BUFF93_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF93_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF94_ACC                                               (0xA0A00278)
#define   FLASH_BUFF94_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF94_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF95_ACC                                               (0xA0A0027C)
#define   FLASH_BUFF95_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF95_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF96_ACC                                               (0xA0A00280)
#define   FLASH_BUFF96_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF96_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF97_ACC                                               (0xA0A00284)
#define   FLASH_BUFF97_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF97_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF98_ACC                                               (0xA0A00288)
#define   FLASH_BUFF98_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF98_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF99_ACC                                               (0xA0A0028C)
#define   FLASH_BUFF99_ACC__BUFF_DATA___M                                 0xFFFFFFFF
#define   FLASH_BUFF99_ACC__BUFF_DATA___S                                              0
#define FLASH_BUFF100_ACC                                              (0xA0A00290)
#define   FLASH_BUFF100_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF100_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF101_ACC                                              (0xA0A00294)
#define   FLASH_BUFF101_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF101_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF102_ACC                                              (0xA0A00298)
#define   FLASH_BUFF102_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF102_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF103_ACC                                              (0xA0A0029C)
#define   FLASH_BUFF103_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF103_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF104_ACC                                              (0xA0A002A0)
#define   FLASH_BUFF104_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF104_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF105_ACC                                              (0xA0A002A4)
#define   FLASH_BUFF105_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF105_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF106_ACC                                              (0xA0A002A8)
#define   FLASH_BUFF106_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF106_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF107_ACC                                              (0xA0A002AC)
#define   FLASH_BUFF107_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF107_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF108_ACC                                              (0xA0A002B0)
#define   FLASH_BUFF108_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF108_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF109_ACC                                              (0xA0A002B4)
#define   FLASH_BUFF109_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF109_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF110_ACC                                              (0xA0A002B8)
#define   FLASH_BUFF110_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF110_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF111_ACC                                              (0xA0A002BC)
#define   FLASH_BUFF111_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF111_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF112_ACC                                              (0xA0A002C0)
#define   FLASH_BUFF112_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF112_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF113_ACC                                              (0xA0A002C4)
#define   FLASH_BUFF113_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF113_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF114_ACC                                              (0xA0A002C8)
#define   FLASH_BUFF114_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF114_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF115_ACC                                              (0xA0A002CC)
#define   FLASH_BUFF115_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF115_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF116_ACC                                              (0xA0A002D0)
#define   FLASH_BUFF116_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF116_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF117_ACC                                              (0xA0A002D4)
#define   FLASH_BUFF117_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF117_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF118_ACC                                              (0xA0A002D8)
#define   FLASH_BUFF118_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF118_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF119_ACC                                              (0xA0A002DC)
#define   FLASH_BUFF119_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF119_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF120_ACC                                              (0xA0A002E0)
#define   FLASH_BUFF120_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF120_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF121_ACC                                              (0xA0A002E4)
#define   FLASH_BUFF121_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF121_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF122_ACC                                              (0xA0A002E8)
#define   FLASH_BUFF122_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF122_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF123_ACC                                              (0xA0A002EC)
#define   FLASH_BUFF123_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF123_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF124_ACC                                              (0xA0A002F0)
#define   FLASH_BUFF124_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF124_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF125_ACC                                              (0xA0A002F4)
#define   FLASH_BUFF125_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF125_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF126_ACC                                              (0xA0A002F8)
#define   FLASH_BUFF126_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF126_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF127_ACC                                              (0xA0A002FC)
#define   FLASH_BUFF127_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF127_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF128_ACC                                              (0xA0A00300)
#define   FLASH_BUFF128_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF128_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF129_ACC                                              (0xA0A00304)
#define   FLASH_BUFF129_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF129_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF130_ACC                                              (0xA0A00308)
#define   FLASH_BUFF130_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF130_ACC__BUFF_DATA___S                                             0
#define FLASH_BUFF131_ACC                                              (0xA0A0030C)
#define   FLASH_BUFF131_ACC__BUFF_DATA___M                                0xFFFFFFFF
#define   FLASH_BUFF131_ACC__BUFF_DATA___S                                             0
#define USBH1_BASE                   (0xA0800000)
#define   SFLASHC_MPU_CFG2___M                                            0xFFFFFFFF
#define   SFLASHC_MPU_CFG2___S                                                         0
#define USBH1_USB_OTG_HS_ID                                              (0xA0800000)
#define   USB_OTG_HS_ID__RESERVED_BITS31_24___M                           0xFF000000
#define   USB_OTG_HS_ID__RESERVED_BITS31_24___S                                       24
#define   USB_OTG_HS_ID__REVISON___M                                      0x00FF0000
#define   USB_OTG_HS_ID__REVISON___S                                                  16
#define   USB_OTG_HS_ID__RESERVED_BIT15___M                               0x00008000
#define   USB_OTG_HS_ID__RESERVED_BIT15___S                                           15
#define   USB_OTG_HS_ID__RESERVED_BIT14___M                               0x00004000
#define   USB_OTG_HS_ID__RESERVED_BIT14___S                                           14
#define   USB_OTG_HS_ID__NID___M                                          0x00003F00
#define   USB_OTG_HS_ID__NID___S                                                       8
#define   USB_OTG_HS_ID__RESERVED_BIT7___M                                0x00000080
#define   USB_OTG_HS_ID__RESERVED_BIT7___S                                             7
#define   USB_OTG_HS_ID__RESERVED_BIT6___M                                0x00000040
#define   USB_OTG_HS_ID__RESERVED_BIT6___S                                             6
#define   USB_OTG_HS_ID__ID___M                                           0x0000003F
#define   USB_OTG_HS_ID__ID___S                                                        0
#define   USB_OTG_HS_ID___M                                               0xFFFFFFFF
#define   USB_OTG_HS_ID___S                                                            0
#define USBH1_USB_OTG_HS_HWGENERAL                                       (0xA0800004)
#define   USB_OTG_HS_HWGENERAL__RESERVED_BITS31_10___M                    0xFFFFFC00
#define   USB_OTG_HS_HWGENERAL__RESERVED_BITS31_10___S                                10
#define   USB_OTG_HS_HWGENERAL__SM___M                                    0x00000200
#define   USB_OTG_HS_HWGENERAL__SM___S                                                 9
#define   USB_OTG_HS_HWGENERAL__PHYM___M                                  0x000001C0
#define   USB_OTG_HS_HWGENERAL__PHYM___S                                               6
#define   USB_OTG_HS_HWGENERAL__PHYW___M                                  0x00000030
#define   USB_OTG_HS_HWGENERAL__PHYW___S                                               4
#define   USB_OTG_HS_HWGENERAL__BWT___M                                   0x00000008
#define   USB_OTG_HS_HWGENERAL__BWT___S                                                3
#define   USB_OTG_HS_HWGENERAL__CLCK___M                                  0x00000006
#define   USB_OTG_HS_HWGENERAL__CLCK___S                                               1
#define   USB_OTG_HS_HWGENERAL__RT___M                                    0x00000001
#define   USB_OTG_HS_HWGENERAL__RT___S                                                 0
#define   USB_OTG_HS_HWGENERAL___M                                        0xFFFFFFFF
#define   USB_OTG_HS_HWGENERAL___S                                                     0
#define USBH1_USB_OTG_HS_HWHOST                                          (0xA0800008)
#define   USB_OTG_HS_HWHOST__TTPER___M                                    0xFF000000
#define   USB_OTG_HS_HWHOST__TTPER___S                                                24
#define   USB_OTG_HS_HWHOST__TTASY___M                                    0x00FF0000
#define   USB_OTG_HS_HWHOST__TTASY___S                                                16
#define   USB_OTG_HS_HWHOST__RESERVED_BITS15_4___M                        0x0000FFF0
#define   USB_OTG_HS_HWHOST__RESERVED_BITS15_4___S                                     4
#define   USB_OTG_HS_HWHOST__NPORT___M                                    0x0000000E
#define   USB_OTG_HS_HWHOST__NPORT___S                                                 1
#define   USB_OTG_HS_HWHOST__HC___M                                       0x00000001
#define   USB_OTG_HS_HWHOST__HC___S                                                    0
#define   USB_OTG_HS_HWHOST___M                                           0xFFFFFFFF
#define   USB_OTG_HS_HWHOST___S                                                        0
#define USBH1_USB_OTG_HS_HWDEVICE                                        (0xA080000C)
#define   USB_OTG_HS_HWDEVICE__RESERVED_BITS31_6___M                      0xFFFFFFC0
#define   USB_OTG_HS_HWDEVICE__RESERVED_BITS31_6___S                                   6
#define   USB_OTG_HS_HWDEVICE__DEVEP___M                                  0x0000003E
#define   USB_OTG_HS_HWDEVICE__DEVEP___S                                               1
#define   USB_OTG_HS_HWDEVICE__DC___M                                     0x00000001
#define   USB_OTG_HS_HWDEVICE__DC___S                                                  0
#define   USB_OTG_HS_HWDEVICE___M                                         0xFFFFFFFF
#define   USB_OTG_HS_HWDEVICE___S                                                      0
#define USBH1_USB_OTG_HS_HWTXBUF                                         (0xA0800010)
#define   USB_OTG_HS_HWTXBUF__TXLCR___M                                   0x80000000
#define   USB_OTG_HS_HWTXBUF__TXLCR___S                                               31
#define   USB_OTG_HS_HWTXBUF__RESERVED_BITS30_24___M                      0x7F000000
#define   USB_OTG_HS_HWTXBUF__RESERVED_BITS30_24___S                                  24
#define   USB_OTG_HS_HWTXBUF__TXCHANADD___M                               0x00FF0000
#define   USB_OTG_HS_HWTXBUF__TXCHANADD___S                                           16
#define   USB_OTG_HS_HWTXBUF__TXADD___M                                   0x0000FF00
#define   USB_OTG_HS_HWTXBUF__TXADD___S                                                8
#define   USB_OTG_HS_HWTXBUF__TCBURST___M                                 0x000000FF
#define   USB_OTG_HS_HWTXBUF__TCBURST___S                                              0
#define   USB_OTG_HS_HWTXBUF___M                                          0xFFFFFFFF
#define   USB_OTG_HS_HWTXBUF___S                                                       0
#define USBH1_USB_OTG_HS_HWRXBUF                                         (0xA0800014)
#define   USB_OTG_HS_HWRXBUF__RESERVED_BITS31_16___M                      0xFFFF0000
#define   USB_OTG_HS_HWRXBUF__RESERVED_BITS31_16___S                                  16
#define   USB_OTG_HS_HWRXBUF__RX_ADD___M                                  0x0000FF00
#define   USB_OTG_HS_HWRXBUF__RX_ADD___S                                               8
#define   USB_OTG_HS_HWRXBUF__RX_BURST___M                                0x000000FF
#define   USB_OTG_HS_HWRXBUF__RX_BURST___S                                             0
#define   USB_OTG_HS_HWRXBUF___M                                          0xFFFFFFFF
#define   USB_OTG_HS_HWRXBUF___S                                                       0
#define USBH1_USB_OTG_HS_GPTIMER0LD                                      (0xA0800080)
#define   USB_OTG_HS_GPTIMER0LD__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_GPTIMER0LD__RESERVED_BITS31_24___S                               24
#define   USB_OTG_HS_GPTIMER0LD__GPTLD___M                                0x00FFFFFF
#define   USB_OTG_HS_GPTIMER0LD__GPTLD___S                                             0
#define   USB_OTG_HS_GPTIMER0LD___M                                       0xFFFFFFFF
#define   USB_OTG_HS_GPTIMER0LD___S                                                    0
#define USBH1_USB_OTG_HS_GPTIMER0CTRL                                    (0xA0800084)
#define   USB_OTG_HS_GPTIMER0CTRL__GTPRUN___M                             0x80000000
#define   USB_OTG_HS_GPTIMER0CTRL__GTPRUN___S                                         31
#define   USB_OTG_HS_GPTIMER0CTRL__GTPRUN__TIMER_STOP                                0x0
#define   USB_OTG_HS_GPTIMER0CTRL__GTPRUN__TIMER_RUN                                 0x1
#define   USB_OTG_HS_GPTIMER0CTRL__GPTRST___M                             0x40000000
#define   USB_OTG_HS_GPTIMER0CTRL__GPTRST___S                                         30
#define   USB_OTG_HS_GPTIMER0CTRL__GPTRST__NO_ACTION                                 0x0
#define   USB_OTG_HS_GPTIMER0CTRL__GPTRST__LOAD_COUNTER_VALUE                        0x1
#define   USB_OTG_HS_GPTIMER0CTRL__RESERVED_BITS29_25___M                 0x3E000000
#define   USB_OTG_HS_GPTIMER0CTRL__RESERVED_BITS29_25___S                             25
#define   USB_OTG_HS_GPTIMER0CTRL__GPTMODE___M                            0x01000000
#define   USB_OTG_HS_GPTIMER0CTRL__GPTMODE___S                                        24
#define   USB_OTG_HS_GPTIMER0CTRL__GPTMODE__ONE_SHOT                                 0x0
#define   USB_OTG_HS_GPTIMER0CTRL__GPTMODE__REPEAT                                   0x1
#define   USB_OTG_HS_GPTIMER0CTRL__GPTCNT___M                             0x00FFFFFF
#define   USB_OTG_HS_GPTIMER0CTRL__GPTCNT___S                                          0
#define   USB_OTG_HS_GPTIMER0CTRL___M                                     0xFFFFFFFF
#define   USB_OTG_HS_GPTIMER0CTRL___S                                                  0
#define USBH1_USB_OTG_HS_GPTIMER1LD                                      (0xA0800088)
#define   USB_OTG_HS_GPTIMER1LD__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_GPTIMER1LD__RESERVED_BITS31_24___S                               24
#define   USB_OTG_HS_GPTIMER1LD__GPTLD___M                                0x00FFFFFF
#define   USB_OTG_HS_GPTIMER1LD__GPTLD___S                                             0
#define   USB_OTG_HS_GPTIMER1LD___M                                       0xFFFFFFFF
#define   USB_OTG_HS_GPTIMER1LD___S                                                    0
#define USBH1_USB_OTG_HS_GPTIMER1CTRL                                    (0xA080008C)
#define   USB_OTG_HS_GPTIMER1CTRL__GTPRUN___M                             0x80000000
#define   USB_OTG_HS_GPTIMER1CTRL__GTPRUN___S                                         31
#define   USB_OTG_HS_GPTIMER1CTRL__GTPRUN__TIMER_STOP                                0x0
#define   USB_OTG_HS_GPTIMER1CTRL__GTPRUN__TIMER_RUN                                 0x1
#define   USB_OTG_HS_GPTIMER1CTRL__GPTRST___M                             0x40000000
#define   USB_OTG_HS_GPTIMER1CTRL__GPTRST___S                                         30
#define   USB_OTG_HS_GPTIMER1CTRL__GPTRST__NO_ACTION                                 0x0
#define   USB_OTG_HS_GPTIMER1CTRL__GPTRST__LOAD_COUNTER_VALUE                        0x1
#define   USB_OTG_HS_GPTIMER1CTRL__RESERVED_BITS29_25___M                 0x3E000000
#define   USB_OTG_HS_GPTIMER1CTRL__RESERVED_BITS29_25___S                             25
#define   USB_OTG_HS_GPTIMER1CTRL__GPTMODE___M                            0x01000000
#define   USB_OTG_HS_GPTIMER1CTRL__GPTMODE___S                                        24
#define   USB_OTG_HS_GPTIMER1CTRL__GPTMODE__ONE_SHOT                                 0x0
#define   USB_OTG_HS_GPTIMER1CTRL__GPTMODE__REPEAT                                   0x1
#define   USB_OTG_HS_GPTIMER1CTRL__GPTCNT___M                             0x00FFFFFF
#define   USB_OTG_HS_GPTIMER1CTRL__GPTCNT___S                                          0
#define   USB_OTG_HS_GPTIMER1CTRL___M                                     0xFFFFFFFF
#define   USB_OTG_HS_GPTIMER1CTRL___S                                                  0
#define USBH1_USB_OTG_HS_AHB_BURST                                       (0xA0800090)
#define   USB_OTG_HS_AHB_BURST__AHB_BURST___M                             0x00000007
#define   USB_OTG_HS_AHB_BURST__AHB_BURST___S                                          0
#define   USB_OTG_HS_AHB_BURST__RESERVED_BITS31_3___M                     0xFFFFFFF8
#define   USB_OTG_HS_AHB_BURST__RESERVED_BITS31_3___S                                  3
#define   USB_OTG_HS_AHB_BURST___M                                        0xFFFFFFFF
#define   USB_OTG_HS_AHB_BURST___S                                                     0
#define USBH1_USB_OTG_HS_XTOR_STS                                        (0xA0800094)
#define   USB_OTG_HS_XTOR_STS__RESERVED_BIT0___M                          0x00000001
#define   USB_OTG_HS_XTOR_STS__RESERVED_BIT0___S                                       0
#define   USB_OTG_HS_XTOR_STS__GRANT_STOLEN___M                           0x00000002
#define   USB_OTG_HS_XTOR_STS__GRANT_STOLEN___S                                        1
#define   USB_OTG_HS_XTOR_STS__RESERVED_BITS31_2___M                      0xFFFFFFFC
#define   USB_OTG_HS_XTOR_STS__RESERVED_BITS31_2___S                                   2
#define   USB_OTG_HS_XTOR_STS___M                                         0xFFFFFFFF
#define   USB_OTG_HS_XTOR_STS___S                                                      0
#define USBH1_USB_OTG_HS_AHB_MODE                                        (0xA0800098)
#define   USB_OTG_HS_AHB_MODE__XTOR_BYPASS___M                            0x00000001
#define   USB_OTG_HS_AHB_MODE__XTOR_BYPASS___S                                         0
#define   USB_OTG_HS_AHB_MODE__GRANT_STOLEN_CLEAR___M                     0x00000002
#define   USB_OTG_HS_AHB_MODE__GRANT_STOLEN_CLEAR___S                                  1
#define   USB_OTG_HS_AHB_MODE__HPROT_MODE___M                             0x0000000C
#define   USB_OTG_HS_AHB_MODE__HPROT_MODE___S                                          2
#define   USB_OTG_HS_AHB_MODE__RESERVED_BITS31_4___M                      0xFFFFFFF0
#define   USB_OTG_HS_AHB_MODE__RESERVED_BITS31_4___S                                   4
#define   USB_OTG_HS_AHB_MODE___M                                         0xFFFFFFFF
#define   USB_OTG_HS_AHB_MODE___S                                                      0
#define USBH1_USB_OTG_HS_GEN_CONFIG                                      (0xA080009C)
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL___M               0x0000000F
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL___S                            0
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__DMA_ENG_0                   0x1
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__DMA_ENG_1                   0x2
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__DMA_ENG_2                   0x3
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__PROT_ENG_0                  0x4
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__PROT_ENG_1                  0x5
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__PROT_ENG_2                  0x6
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__PORT_CTRL_0                 0x7
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__PORT_CTRL_1                 0x8
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__TX_BUFFER                   0x9
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__RX_BUFFER                   0xA
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__UTG                         0xB
#define   USB_OTG_HS_GEN_CONFIG__DEV_PE_NAK_CTRL___M                      0x00000010
#define   USB_OTG_HS_GEN_CONFIG__DEV_PE_NAK_CTRL___S                                   4
#define   USB_OTG_HS_GEN_CONFIG__RESERVED_BITS7_5___M                     0x000000E0
#define   USB_OTG_HS_GEN_CONFIG__RESERVED_BITS7_5___S                                  5
#define   USB_OTG_HS_GEN_CONFIG__HOST_SIM_TIMERS_EN_STD___M               0x00000100
#define   USB_OTG_HS_GEN_CONFIG__HOST_SIM_TIMERS_EN_STD___S                            8
#define   USB_OTG_HS_GEN_CONFIG__HOST_SIM_TIMERS_EN_SUSP___M              0x00000200
#define   USB_OTG_HS_GEN_CONFIG__HOST_SIM_TIMERS_EN_SUSP___S                           9
#define   USB_OTG_HS_GEN_CONFIG___M                                       0x000003FF
#define   USB_OTG_HS_GEN_CONFIG___S                                                    0
#define USBH1_USB_OTG_HS_CAPLENGTH                                       (0xA0800100)
#define   USB_OTG_HS_CAPLENGTH__CAPLENGTH___M                             0x000000FF
#define   USB_OTG_HS_CAPLENGTH__CAPLENGTH___S                                          0
#define   USB_OTG_HS_CAPLENGTH___M                                        0x000000FF
#define   USB_OTG_HS_CAPLENGTH___S                                                     0
#define USBH1_USB_OTG_HS_HCIVERSION                                      (0xA0800102)
#define   USB_OTG_HS_HCIVERSION__HCIVERSION___M                           0x0000FFFF
#define   USB_OTG_HS_HCIVERSION__HCIVERSION___S                                        0
#define   USB_OTG_HS_HCIVERSION___M                                       0x0000FFFF
#define   USB_OTG_HS_HCIVERSION___S                                                    0
#define USBH1_USB_OTG_HS_HCSPARAMS                                       (0xA0800104)
#define   USB_OTG_HS_HCSPARAMS__RESERVED_BITS31_28___M                    0xF0000000
#define   USB_OTG_HS_HCSPARAMS__RESERVED_BITS31_28___S                                28
#define   USB_OTG_HS_HCSPARAMS__N_TT___M                                  0x0F000000
#define   USB_OTG_HS_HCSPARAMS__N_TT___S                                              24
#define   USB_OTG_HS_HCSPARAMS__N_PTT___M                                 0x00F00000
#define   USB_OTG_HS_HCSPARAMS__N_PTT___S                                             20
#define   USB_OTG_HS_HCSPARAMS__RESERVED_BITS19_17___M                    0x000E0000
#define   USB_OTG_HS_HCSPARAMS__RESERVED_BITS19_17___S                                17
#define   USB_OTG_HS_HCSPARAMS__PI___M                                    0x00010000
#define   USB_OTG_HS_HCSPARAMS__PI___S                                                16
#define   USB_OTG_HS_HCSPARAMS__N_CC___M                                  0x0000F000
#define   USB_OTG_HS_HCSPARAMS__N_CC___S                                              12
#define   USB_OTG_HS_HCSPARAMS__N_PCC___M                                 0x00000F00
#define   USB_OTG_HS_HCSPARAMS__N_PCC___S                                              8
#define   USB_OTG_HS_HCSPARAMS__RESERVED_BITS7_5___M                      0x000000E0
#define   USB_OTG_HS_HCSPARAMS__RESERVED_BITS7_5___S                                   5
#define   USB_OTG_HS_HCSPARAMS__PPC___M                                   0x00000010
#define   USB_OTG_HS_HCSPARAMS__PPC___S                                                4
#define   USB_OTG_HS_HCSPARAMS__N_PORTS___M                               0x0000000F
#define   USB_OTG_HS_HCSPARAMS__N_PORTS___S                                            0
#define   USB_OTG_HS_HCSPARAMS___M                                        0xFFFFFFFF
#define   USB_OTG_HS_HCSPARAMS___S                                                     0
#define USBH1_USB_OTG_HS_HCCPARAMS                                       (0xA0800108)
#define   USB_OTG_HS_HCCPARAMS__RESERVED_BITS31_16___M                    0xFFFF0000
#define   USB_OTG_HS_HCCPARAMS__RESERVED_BITS31_16___S                                16
#define   USB_OTG_HS_HCCPARAMS__EECP___M                                  0x0000FF00
#define   USB_OTG_HS_HCCPARAMS__EECP___S                                               8
#define   USB_OTG_HS_HCCPARAMS__IST___M                                   0x000000F0
#define   USB_OTG_HS_HCCPARAMS__IST___S                                                4
#define   USB_OTG_HS_HCCPARAMS__RESERVED_BIT3___M                         0x00000008
#define   USB_OTG_HS_HCCPARAMS__RESERVED_BIT3___S                                      3
#define   USB_OTG_HS_HCCPARAMS__ASP___M                                   0x00000004
#define   USB_OTG_HS_HCCPARAMS__ASP___S                                                2
#define   USB_OTG_HS_HCCPARAMS__PFL___M                                   0x00000002
#define   USB_OTG_HS_HCCPARAMS__PFL___S                                                1
#define   USB_OTG_HS_HCCPARAMS__ADC___M                                   0x00000001
#define   USB_OTG_HS_HCCPARAMS__ADC___S                                                0
#define   USB_OTG_HS_HCCPARAMS___M                                        0xFFFFFFFF
#define   USB_OTG_HS_HCCPARAMS___S                                                     0
#define USBH1_USB_OTG_HS_DCIVERSION                                      (0xA0800120)
#define   USB_OTG_HS_DCIVERSION__DCIVERSION___M                           0x0000FFFF
#define   USB_OTG_HS_DCIVERSION__DCIVERSION___S                                        0
#define   USB_OTG_HS_DCIVERSION___M                                       0x0000FFFF
#define   USB_OTG_HS_DCIVERSION___S                                                    0
#define USBH1_USB_OTG_HS_DCCPARAMS                                       (0xA0800124)
#define   USB_OTG_HS_DCCPARAMS__RESERVED_BITS31_9___M                     0xFFFFFE00
#define   USB_OTG_HS_DCCPARAMS__RESERVED_BITS31_9___S                                  9
#define   USB_OTG_HS_DCCPARAMS__HC___M                                    0x00000100
#define   USB_OTG_HS_DCCPARAMS__HC___S                                                 8
#define   USB_OTG_HS_DCCPARAMS__DC___M                                    0x00000080
#define   USB_OTG_HS_DCCPARAMS__DC___S                                                 7
#define   USB_OTG_HS_DCCPARAMS__RESERVED_BITS6_5___M                      0x00000060
#define   USB_OTG_HS_DCCPARAMS__RESERVED_BITS6_5___S                                   5
#define   USB_OTG_HS_DCCPARAMS__DEN___M                                   0x0000001F
#define   USB_OTG_HS_DCCPARAMS__DEN___S                                                0
#define   USB_OTG_HS_DCCPARAMS___M                                        0xFFFFFFFF
#define   USB_OTG_HS_DCCPARAMS___S                                                     0
#define USBH1_USB_OTG_HS_USBCMD                                          (0xA0800140)
#define   USB_OTG_HS_USBCMD__RST_CTRL___M                                 0x80000000
#define   USB_OTG_HS_USBCMD__RST_CTRL___S                                             31
#define   USB_OTG_HS_USBCMD__ULPI_STP_CTRL___M                            0x40000000
#define   USB_OTG_HS_USBCMD__ULPI_STP_CTRL___S                                        30
#define   USB_OTG_HS_USBCMD__ASYNC_INTR_CTRL___M                          0x20000000
#define   USB_OTG_HS_USBCMD__ASYNC_INTR_CTRL___S                                      29
#define   USB_OTG_HS_USBCMD__SE0_GLITCH_FIX_CTRL___M                      0x10000000
#define   USB_OTG_HS_USBCMD__SE0_GLITCH_FIX_CTRL___S                                  28
#define   USB_OTG_HS_USBCMD__RESERVED_BITS27_24___M                       0x0F000000
#define   USB_OTG_HS_USBCMD__RESERVED_BITS27_24___S                                   24
#define   USB_OTG_HS_USBCMD__ITC___M                                      0x00FF0000
#define   USB_OTG_HS_USBCMD__ITC___S                                                  16
#define   USB_OTG_HS_USBCMD__FS2___M                                      0x00008000
#define   USB_OTG_HS_USBCMD__FS2___S                                                  15
#define   USB_OTG_HS_USBCMD__RESERVED_BIT14___M                           0x00004000
#define   USB_OTG_HS_USBCMD__RESERVED_BIT14___S                                       14
#define   USB_OTG_HS_USBCMD__SUTW___M                                     0x00002000
#define   USB_OTG_HS_USBCMD__SUTW___S                                                 13
#define   USB_OTG_HS_USBCMD__ATDTW___M                                    0x00001000
#define   USB_OTG_HS_USBCMD__ATDTW___S                                                12
#define   USB_OTG_HS_USBCMD__ASPE___M                                     0x00000800
#define   USB_OTG_HS_USBCMD__ASPE___S                                                 11
#define   USB_OTG_HS_USBCMD__ASPE__PARK_MODE_IS_ENABLED                              0x1
#define   USB_OTG_HS_USBCMD__ASPE__PARK_MODE_IS_DISABLED                             0x0
#define   USB_OTG_HS_USBCMD__RESERVED_BIT10___M                           0x00000400
#define   USB_OTG_HS_USBCMD__RESERVED_BIT10___S                                       10
#define   USB_OTG_HS_USBCMD__ASP___M                                      0x00000300
#define   USB_OTG_HS_USBCMD__ASP___S                                                   8
#define   USB_OTG_HS_USBCMD__LR___M                                       0x00000080
#define   USB_OTG_HS_USBCMD__LR___S                                                    7
#define   USB_OTG_HS_USBCMD__IAA___M                                      0x00000040
#define   USB_OTG_HS_USBCMD__IAA___S                                                   6
#define   USB_OTG_HS_USBCMD__ASE___M                                      0x00000020
#define   USB_OTG_HS_USBCMD__ASE___S                                                   5
#define   USB_OTG_HS_USBCMD__ASE__DO_NOT_PROCESS_THE_ASYNCHRONOUS_SCHEDULE           0x0
#define   USB_OTG_HS_USBCMD__ASE__USE_THE_ASYNCLISTADDR_REGISTER_TO_ACCESS_THE_AS    0x1
#define   USB_OTG_HS_USBCMD__PSE___M                                      0x00000010
#define   USB_OTG_HS_USBCMD__PSE___S                                                   4
#define   USB_OTG_HS_USBCMD__PSE__DO_NOT_PROCESS_THE_PERIODIC_SCHEDULE               0x0
#define   USB_OTG_HS_USBCMD__PSE__USE_THE_PERIODICLISTBASE_REGISTER_TO_ACCESS_THE    0x1
#define   USB_OTG_HS_USBCMD__FS1___M                                      0x00000008
#define   USB_OTG_HS_USBCMD__FS1___S                                                   3
#define   USB_OTG_HS_USBCMD__FS0___M                                      0x00000004
#define   USB_OTG_HS_USBCMD__FS0___S                                                   2
#define   USB_OTG_HS_USBCMD__RST___M                                      0x00000002
#define   USB_OTG_HS_USBCMD__RST___S                                                   1
#define   USB_OTG_HS_USBCMD__RS___M                                       0x00000001
#define   USB_OTG_HS_USBCMD__RS___S                                                    0
#define   USB_OTG_HS_USBCMD__RS__RUN                                                 0x1
#define   USB_OTG_HS_USBCMD__RS__STOP                                                0x0
#define   USB_OTG_HS_USBCMD___M                                           0xFFFFFFFF
#define   USB_OTG_HS_USBCMD___S                                                        0
#define USBH1_USB_OTG_HS_USBSTS                                          (0xA0800144)
#define   USB_OTG_HS_USBSTS__ULPI_INTR___M                                0x80000000
#define   USB_OTG_HS_USBSTS__ULPI_INTR___S                                            31
#define   USB_OTG_HS_USBSTS__RESERVED_BITS31_26___M                       0x7C000000
#define   USB_OTG_HS_USBSTS__RESERVED_BITS31_26___S                                   26
#define   USB_OTG_HS_USBSTS__TI1___M                                      0x02000000
#define   USB_OTG_HS_USBSTS__TI1___S                                                  25
#define   USB_OTG_HS_USBSTS__TI0___M                                      0x01000000
#define   USB_OTG_HS_USBSTS__TI0___S                                                  24
#define   USB_OTG_HS_USBSTS__RESERVED_BITS23_20___M                       0x00F00000
#define   USB_OTG_HS_USBSTS__RESERVED_BITS23_20___S                                   20
#define   USB_OTG_HS_USBSTS__UPI___M                                      0x00080000
#define   USB_OTG_HS_USBSTS__UPI___S                                                  19
#define   USB_OTG_HS_USBSTS__UAI___M                                      0x00040000
#define   USB_OTG_HS_USBSTS__UAI___S                                                  18
#define   USB_OTG_HS_USBSTS__RESERVED_BIT17___M                           0x00020000
#define   USB_OTG_HS_USBSTS__RESERVED_BIT17___S                                       17
#define   USB_OTG_HS_USBSTS__NAKI___M                                     0x00010000
#define   USB_OTG_HS_USBSTS__NAKI___S                                                 16
#define   USB_OTG_HS_USBSTS__AS___M                                       0x00008000
#define   USB_OTG_HS_USBSTS__AS___S                                                   15
#define   USB_OTG_HS_USBSTS__PS___M                                       0x00004000
#define   USB_OTG_HS_USBSTS__PS___S                                                   14
#define   USB_OTG_HS_USBSTS__RCL___M                                      0x00002000
#define   USB_OTG_HS_USBSTS__RCL___S                                                  13
#define   USB_OTG_HS_USBSTS__HCH___M                                      0x00001000
#define   USB_OTG_HS_USBSTS__HCH___S                                                  12
#define   USB_OTG_HS_USBSTS__RESERVED_BIT11___M                           0x00000800
#define   USB_OTG_HS_USBSTS__RESERVED_BIT11___S                                       11
#define   USB_OTG_HS_USBSTS__ULPII___M                                    0x00000400
#define   USB_OTG_HS_USBSTS__ULPII___S                                                10
#define   USB_OTG_HS_USBSTS__RESERVED_BIT9___M                            0x00000200
#define   USB_OTG_HS_USBSTS__RESERVED_BIT9___S                                         9
#define   USB_OTG_HS_USBSTS__SLI___M                                      0x00000100
#define   USB_OTG_HS_USBSTS__SLI___S                                                   8
#define   USB_OTG_HS_USBSTS__SRI___M                                      0x00000080
#define   USB_OTG_HS_USBSTS__SRI___S                                                   7
#define   USB_OTG_HS_USBSTS__URI___M                                      0x00000040
#define   USB_OTG_HS_USBSTS__URI___S                                                   6
#define   USB_OTG_HS_USBSTS__AAI___M                                      0x00000020
#define   USB_OTG_HS_USBSTS__AAI___S                                                   5
#define   USB_OTG_HS_USBSTS__SEI___M                                      0x00000010
#define   USB_OTG_HS_USBSTS__SEI___S                                                   4
#define   USB_OTG_HS_USBSTS__FRI___M                                      0x00000008
#define   USB_OTG_HS_USBSTS__FRI___S                                                   3
#define   USB_OTG_HS_USBSTS__PCI___M                                      0x00000004
#define   USB_OTG_HS_USBSTS__PCI___S                                                   2
#define   USB_OTG_HS_USBSTS__UEI___M                                      0x00000002
#define   USB_OTG_HS_USBSTS__UEI___S                                                   1
#define   USB_OTG_HS_USBSTS__UI___M                                       0x00000001
#define   USB_OTG_HS_USBSTS__UI___S                                                    0
#define   USB_OTG_HS_USBSTS___M                                           0xFFFFFFFF
#define   USB_OTG_HS_USBSTS___S                                                        0
#define USBH1_USB_OTG_HS_USBINTR                                         (0xA0800148)
#define   USB_OTG_HS_USBINTR__ULPI_INTR_EN___M                            0x80000000
#define   USB_OTG_HS_USBINTR__ULPI_INTR_EN___S                                        31
#define   USB_OTG_HS_USBINTR__RESERVED_BITS31_26___M                      0x7C000000
#define   USB_OTG_HS_USBINTR__RESERVED_BITS31_26___S                                  26
#define   USB_OTG_HS_USBINTR__TIE1___M                                    0x02000000
#define   USB_OTG_HS_USBINTR__TIE1___S                                                25
#define   USB_OTG_HS_USBINTR__TIE0___M                                    0x01000000
#define   USB_OTG_HS_USBINTR__TIE0___S                                                24
#define   USB_OTG_HS_USBINTR__RESERVED_BITS23_20___M                      0x00F00000
#define   USB_OTG_HS_USBINTR__RESERVED_BITS23_20___S                                  20
#define   USB_OTG_HS_USBINTR__UPIE___M                                    0x00080000
#define   USB_OTG_HS_USBINTR__UPIE___S                                                19
#define   USB_OTG_HS_USBINTR__UAIE___M                                    0x00040000
#define   USB_OTG_HS_USBINTR__UAIE___S                                                18
#define   USB_OTG_HS_USBINTR__RESERVED_BIT17___M                          0x00020000
#define   USB_OTG_HS_USBINTR__RESERVED_BIT17___S                                      17
#define   USB_OTG_HS_USBINTR__NAKE___M                                    0x00010000
#define   USB_OTG_HS_USBINTR__NAKE___S                                                16
#define   USB_OTG_HS_USBINTR__RESERVED_BITS15_11___M                      0x0000F800
#define   USB_OTG_HS_USBINTR__RESERVED_BITS15_11___S                                  11
#define   USB_OTG_HS_USBINTR__ULPIE___M                                   0x00000400
#define   USB_OTG_HS_USBINTR__ULPIE___S                                               10
#define   USB_OTG_HS_USBINTR__RESERVED_BIT9___M                           0x00000200
#define   USB_OTG_HS_USBINTR__RESERVED_BIT9___S                                        9
#define   USB_OTG_HS_USBINTR__SLE___M                                     0x00000100
#define   USB_OTG_HS_USBINTR__SLE___S                                                  8
#define   USB_OTG_HS_USBINTR__SRE___M                                     0x00000080
#define   USB_OTG_HS_USBINTR__SRE___S                                                  7
#define   USB_OTG_HS_USBINTR__URE___M                                     0x00000040
#define   USB_OTG_HS_USBINTR__URE___S                                                  6
#define   USB_OTG_HS_USBINTR__AAE___M                                     0x00000020
#define   USB_OTG_HS_USBINTR__AAE___S                                                  5
#define   USB_OTG_HS_USBINTR__SEE___M                                     0x00000010
#define   USB_OTG_HS_USBINTR__SEE___S                                                  4
#define   USB_OTG_HS_USBINTR__FRE___M                                     0x00000008
#define   USB_OTG_HS_USBINTR__FRE___S                                                  3
#define   USB_OTG_HS_USBINTR__PCE___M                                     0x00000004
#define   USB_OTG_HS_USBINTR__PCE___S                                                  2
#define   USB_OTG_HS_USBINTR__UEE___M                                     0x00000002
#define   USB_OTG_HS_USBINTR__UEE___S                                                  1
#define   USB_OTG_HS_USBINTR__UE___M                                      0x00000001
#define   USB_OTG_HS_USBINTR__UE___S                                                   0
#define   USB_OTG_HS_USBINTR___M                                          0xFFFFFFFF
#define   USB_OTG_HS_USBINTR___S                                                       0
#define USBH1_USB_OTG_HS_FRINDEX                                         (0xA080014C)
#define   USB_OTG_HS_FRINDEX__RESERVED_BITS31_14___M                      0xFFFFC000
#define   USB_OTG_HS_FRINDEX__RESERVED_BITS31_14___S                                  14
#define   USB_OTG_HS_FRINDEX__FRINDEX___M                                 0x00003FFF
#define   USB_OTG_HS_FRINDEX__FRINDEX___S                                              0
#define   USB_OTG_HS_FRINDEX___M                                          0xFFFFFFFF
#define   USB_OTG_HS_FRINDEX___S                                                       0
#define USBH1_USB_OTG_HS_PERIODICLISTBASE                                (0xA0800154)
#define   USB_OTG_HS_PERIODICLISTBASE__PERBASE___M                        0xFFFFF000
#define   USB_OTG_HS_PERIODICLISTBASE__PERBASE___S                                    12
#define   USB_OTG_HS_PERIODICLISTBASE__RESERVED_BITS11_0___M              0x00000FFF
#define   USB_OTG_HS_PERIODICLISTBASE__RESERVED_BITS11_0___S                           0
#define   USB_OTG_HS_PERIODICLISTBASE___M                                 0xFFFFFFFF
#define   USB_OTG_HS_PERIODICLISTBASE___S                                              0
#define USBH1_USB_OTG_HS_DEVICEADDR                                      (0xA0800154)
#define   USB_OTG_HS_DEVICEADDR__USBADR___M                               0xFE000000
#define   USB_OTG_HS_DEVICEADDR__USBADR___S                                           25
#define   USB_OTG_HS_DEVICEADDR__USBADRA___M                              0x01000000
#define   USB_OTG_HS_DEVICEADDR__USBADRA___S                                          24
#define   USB_OTG_HS_DEVICEADDR__RESERVED_BITS23_0___M                    0x00FFFFFF
#define   USB_OTG_HS_DEVICEADDR__RESERVED_BITS23_0___S                                 0
#define   USB_OTG_HS_DEVICEADDR___M                                       0xFFFFFFFF
#define   USB_OTG_HS_DEVICEADDR___S                                                    0
#define USBH1_USB_OTG_HS_ASYNCLISTADDR                                   (0xA0800158)
#define   USB_OTG_HS_ASYNCLISTADDR__ASYBASE___M                           0xFFFFFFE0
#define   USB_OTG_HS_ASYNCLISTADDR__ASYBASE___S                                        5
#define   USB_OTG_HS_ASYNCLISTADDR__RESERVED_BITS4_0___M                  0x0000001F
#define   USB_OTG_HS_ASYNCLISTADDR__RESERVED_BITS4_0___S                               0
#define   USB_OTG_HS_ASYNCLISTADDR___M                                    0xFFFFFFFF
#define   USB_OTG_HS_ASYNCLISTADDR___S                                                 0
#define USBH1_USB_OTG_HS_ENDPOINTLISTADDR                                (0xA0800158)
#define   USB_OTG_HS_ENDPOINTLISTADDR__EPBASE___M                         0xFFFFF800
#define   USB_OTG_HS_ENDPOINTLISTADDR__EPBASE___S                                     11
#define   USB_OTG_HS_ENDPOINTLISTADDR__RESERVED_BITS10_0___M              0x000007FF
#define   USB_OTG_HS_ENDPOINTLISTADDR__RESERVED_BITS10_0___S                           0
#define   USB_OTG_HS_ENDPOINTLISTADDR___M                                 0xFFFFFFFF
#define   USB_OTG_HS_ENDPOINTLISTADDR___S                                              0
#define USBH1_USB_OTG_HS_TTCTRL                                          (0xA080015C)
#define   USB_OTG_HS_TTCTRL__RESERVED_BIT31___M                           0x80000000
#define   USB_OTG_HS_TTCTRL__RESERVED_BIT31___S                                       31
#define   USB_OTG_HS_TTCTRL__TTHA___M                                     0x7F000000
#define   USB_OTG_HS_TTCTRL__TTHA___S                                                 24
#define   USB_OTG_HS_TTCTRL__RESERVED_BITS23_0___M                        0x00FFFFFF
#define   USB_OTG_HS_TTCTRL__RESERVED_BITS23_0___S                                     0
#define   USB_OTG_HS_TTCTRL___M                                           0xFFFFFFFF
#define   USB_OTG_HS_TTCTRL___S                                                        0
#define USBH1_USB_OTG_HS_BURSTSIZE                                       (0xA0800160)
#define   USB_OTG_HS_BURSTSIZE__RESERVED_BITS31_16___M                    0xFFFF0000
#define   USB_OTG_HS_BURSTSIZE__RESERVED_BITS31_16___S                                16
#define   USB_OTG_HS_BURSTSIZE__TXPBURST___M                              0x0000FF00
#define   USB_OTG_HS_BURSTSIZE__TXPBURST___S                                           8
#define   USB_OTG_HS_BURSTSIZE__RXPBURST___M                              0x000000FF
#define   USB_OTG_HS_BURSTSIZE__RXPBURST___S                                           0
#define   USB_OTG_HS_BURSTSIZE___M                                        0xFFFFFFFF
#define   USB_OTG_HS_BURSTSIZE___S                                                     0
#define USBH1_USB_OTG_HS_TXFILLTUNING                                    (0xA0800164)
#define   USB_OTG_HS_TXFILLTUNING__RESERVED_BITS31_22___M                 0xFFC00000
#define   USB_OTG_HS_TXFILLTUNING__RESERVED_BITS31_22___S                             22
#define   USB_OTG_HS_TXFILLTUNING__TXFIFOTHRES___M                        0x003F0000
#define   USB_OTG_HS_TXFILLTUNING__TXFIFOTHRES___S                                    16
#define   USB_OTG_HS_TXFILLTUNING__RESERVED_BITS15_13___M                 0x0000E000
#define   USB_OTG_HS_TXFILLTUNING__RESERVED_BITS15_13___S                             13
#define   USB_OTG_HS_TXFILLTUNING__TXSCHHEALTH___M                        0x00001F00
#define   USB_OTG_HS_TXFILLTUNING__TXSCHHEALTH___S                                     8
#define   USB_OTG_HS_TXFILLTUNING__TXSCHOH___M                            0x000000FF
#define   USB_OTG_HS_TXFILLTUNING__TXSCHOH___S                                         0
#define   USB_OTG_HS_TXFILLTUNING___M                                     0xFFFFFFFF
#define   USB_OTG_HS_TXFILLTUNING___S                                                  0
#define USBH1_USB_OTG_HS_ULPI_VIEWPORT                                   (0xA0800170)
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIWU___M                            0x80000000
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIWU___S                                        31
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIRUN___M                           0x40000000
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIRUN___S                                       30
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIRW___M                            0x20000000
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIRW___S                                        29
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIRW__READ                                     0x0
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIRW__WRITE                                    0x1
#define   USB_OTG_HS_ULPI_VIEWPORT__RESERVED_BIT28___M                    0x10000000
#define   USB_OTG_HS_ULPI_VIEWPORT__RESERVED_BIT28___S                                28
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPISS___M                            0x08000000
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPISS___S                                        27
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPISS__NORMAL_SYNC_STATE                        0x1
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPISS__IN_ANOTHER_STATE                         0x0
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIPORT___M                          0x07000000
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIPORT___S                                      24
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIADDR___M                          0x00FF0000
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIADDR___S                                      16
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIDATRD___M                         0x0000FF00
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIDATRD___S                                      8
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIDATWR___M                         0x000000FF
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIDATWR___S                                      0
#define   USB_OTG_HS_ULPI_VIEWPORT___M                                    0xFFFFFFFF
#define   USB_OTG_HS_ULPI_VIEWPORT___S                                                 0
#define USBH1_USB_OTG_HS_ENDPTNAK                                        (0xA0800178)
#define   USB_OTG_HS_ENDPTNAK__EPTN___M                                   0xFFFF0000
#define   USB_OTG_HS_ENDPTNAK__EPTN___S                                               16
#define   USB_OTG_HS_ENDPTNAK__EPRN___M                                   0x0000FFFF
#define   USB_OTG_HS_ENDPTNAK__EPRN___S                                                0
#define   USB_OTG_HS_ENDPTNAK___M                                         0xFFFFFFFF
#define   USB_OTG_HS_ENDPTNAK___S                                                      0
#define USBH1_USB_OTG_HS_ENDPTNAKEN                                      (0xA080017C)
#define   USB_OTG_HS_ENDPTNAKEN__EPTNE___M                                0xFFFF0000
#define   USB_OTG_HS_ENDPTNAKEN__EPTNE___S                                            16
#define   USB_OTG_HS_ENDPTNAKEN__EPRNE___M                                0x0000FFFF
#define   USB_OTG_HS_ENDPTNAKEN__EPRNE___S                                             0
#define   USB_OTG_HS_ENDPTNAKEN___M                                       0xFFFFFFFF
#define   USB_OTG_HS_ENDPTNAKEN___S                                                    0
#define USBH1_USB_OTG_HS_PORTSC                                          (0xA0800184)
#define   USB_OTG_HS_PORTSC__PTS___M                                      0xC0000000
#define   USB_OTG_HS_PORTSC__PTS___S                                                  30
#define   USB_OTG_HS_PORTSC__STS___M                                      0x20000000
#define   USB_OTG_HS_PORTSC__STS___S                                                  29
#define   USB_OTG_HS_PORTSC__PTW___M                                      0x10000000
#define   USB_OTG_HS_PORTSC__PTW___S                                                  28
#define   USB_OTG_HS_PORTSC__PSPD___M                                     0x0C000000
#define   USB_OTG_HS_PORTSC__PSPD___S                                                 26
#define   USB_OTG_HS_PORTSC__PSPD__FULL_SPEED                                        0x0
#define   USB_OTG_HS_PORTSC__PSPD__LOW_SPEED                                         0x1
#define   USB_OTG_HS_PORTSC__PSPD__HIGH_SPEED                                        0x2
#define   USB_OTG_HS_PORTSC__RESERVED_BIT25___M                           0x02000000
#define   USB_OTG_HS_PORTSC__RESERVED_BIT25___S                                       25
#define   USB_OTG_HS_PORTSC__PFSC___M                                     0x01000000
#define   USB_OTG_HS_PORTSC__PFSC___S                                                 24
#define   USB_OTG_HS_PORTSC__PHCD___M                                     0x00800000
#define   USB_OTG_HS_PORTSC__PHCD___S                                                 23
#define   USB_OTG_HS_PORTSC__PHCD__DISABLE_THE_PHY_CLOCK                             0x1
#define   USB_OTG_HS_PORTSC__PHCD__ENABLE_THE_PHY_CLOCK                              0x0
#define   USB_OTG_HS_PORTSC__WKOC___M                                     0x00400000
#define   USB_OTG_HS_PORTSC__WKOC___S                                                 22
#define   USB_OTG_HS_PORTSC__WKDS___M                                     0x00200000
#define   USB_OTG_HS_PORTSC__WKDS___S                                                 21
#define   USB_OTG_HS_PORTSC__WKCN___M                                     0x00100000
#define   USB_OTG_HS_PORTSC__WKCN___S                                                 20
#define   USB_OTG_HS_PORTSC__PTC___M                                      0x000F0000
#define   USB_OTG_HS_PORTSC__PTC___S                                                  16
#define   USB_OTG_HS_PORTSC__PIC___M                                      0x0000C000
#define   USB_OTG_HS_PORTSC__PIC___S                                                  14
#define   USB_OTG_HS_PORTSC__PIC__PORT_INDICATORS_ARE_OFF                            0x0
#define   USB_OTG_HS_PORTSC__PIC__AMBER                                              0x1
#define   USB_OTG_HS_PORTSC__PIC__GREEN                                              0x2
#define   USB_OTG_HS_PORTSC__PO___M                                       0x00002000
#define   USB_OTG_HS_PORTSC__PO___S                                                   13
#define   USB_OTG_HS_PORTSC__PP___M                                       0x00001000
#define   USB_OTG_HS_PORTSC__PP___S                                                   12
#define   USB_OTG_HS_PORTSC__LS___M                                       0x00000C00
#define   USB_OTG_HS_PORTSC__LS___S                                                   10
#define   USB_OTG_HS_PORTSC__LS__SE0                                                 0x0
#define   USB_OTG_HS_PORTSC__LS__J_STATE                                             0x2
#define   USB_OTG_HS_PORTSC__LS__K_STATE                                             0x1
#define   USB_OTG_HS_PORTSC__HSP___M                                      0x00000200
#define   USB_OTG_HS_PORTSC__HSP___S                                                   9
#define   USB_OTG_HS_PORTSC__PR___M                                       0x00000100
#define   USB_OTG_HS_PORTSC__PR___S                                                    8
#define   USB_OTG_HS_PORTSC__SUSP___M                                     0x00000080
#define   USB_OTG_HS_PORTSC__SUSP___S                                                  7
#define   USB_OTG_HS_PORTSC__SUSP__ENABLE                                            0x2
#define   USB_OTG_HS_PORTSC__SUSP__SUSPEND                                           0x3
#define   USB_OTG_HS_PORTSC__FPR___M                                      0x00000040
#define   USB_OTG_HS_PORTSC__FPR___S                                                   6
#define   USB_OTG_HS_PORTSC__OCC___M                                      0x00000020
#define   USB_OTG_HS_PORTSC__OCC___S                                                   5
#define   USB_OTG_HS_PORTSC__OCA___M                                      0x00000010
#define   USB_OTG_HS_PORTSC__OCA___S                                                   4
#define   USB_OTG_HS_PORTSC__OCA__THIS_PORT_CURRENTLY_HAS_AN_OVER_CURRENT_CONDITI    0x1
#define   USB_OTG_HS_PORTSC__OCA__THIS_PORT_DOES_NOT_HAVE_AN_OVER_CURRENT_CONDITI    0x0
#define   USB_OTG_HS_PORTSC__PEC___M                                      0x00000008
#define   USB_OTG_HS_PORTSC__PEC___S                                                   3
#define   USB_OTG_HS_PORTSC__PEC__PORT_ENABLED_DISABLED_STATUS_HAS_CHANGED           0x1
#define   USB_OTG_HS_PORTSC__PEC__NO_CHANGE                                          0x0
#define   USB_OTG_HS_PORTSC__PE___M                                       0x00000004
#define   USB_OTG_HS_PORTSC__PE___S                                                    2
#define   USB_OTG_HS_PORTSC__PE__ENABLE                                              0x1
#define   USB_OTG_HS_PORTSC__PE__DISABLE                                             0x0
#define   USB_OTG_HS_PORTSC__CSC___M                                      0x00000002
#define   USB_OTG_HS_PORTSC__CSC___S                                                   1
#define   USB_OTG_HS_PORTSC__CSC__CHANGE_IN_CURRENT_CONNECT_STATUS                   0x1
#define   USB_OTG_HS_PORTSC__CSC__NO_CHANGE                                          0x0
#define   USB_OTG_HS_PORTSC__CCS___M                                      0x00000001
#define   USB_OTG_HS_PORTSC__CCS___S                                                   0
#define   USB_OTG_HS_PORTSC__CCS__DEVICE_IS_PRESENT_ON_PORT                          0x1
#define   USB_OTG_HS_PORTSC__CCS__NO_DEVICE_IS_PRESENT                               0x0
#define   USB_OTG_HS_PORTSC__CCS__ATTACHED                                           0x1
#define   USB_OTG_HS_PORTSC__CCS__NOT_ATTACHED                                       0x0
#define   USB_OTG_HS_PORTSC___M                                           0xFFFFFFFF
#define   USB_OTG_HS_PORTSC___S                                                        0
#define USBH1_USB_OTG_HS_OTGSC                                           (0xA08001A4)
#define   USB_OTG_HS_OTGSC__RESERVED_BIT31___M                            0x80000000
#define   USB_OTG_HS_OTGSC__RESERVED_BIT31___S                                        31
#define   USB_OTG_HS_OTGSC__DPIE___M                                      0x40000000
#define   USB_OTG_HS_OTGSC__DPIE___S                                                  30
#define   USB_OTG_HS_OTGSC__1MSE___M                                      0x20000000
#define   USB_OTG_HS_OTGSC__1MSE___S                                                  29
#define   USB_OTG_HS_OTGSC__BSEIE___M                                     0x10000000
#define   USB_OTG_HS_OTGSC__BSEIE___S                                                 28
#define   USB_OTG_HS_OTGSC__BSVIE___M                                     0x08000000
#define   USB_OTG_HS_OTGSC__BSVIE___S                                                 27
#define   USB_OTG_HS_OTGSC__ASVIE___M                                     0x04000000
#define   USB_OTG_HS_OTGSC__ASVIE___S                                                 26
#define   USB_OTG_HS_OTGSC__AVVIE___M                                     0x02000000
#define   USB_OTG_HS_OTGSC__AVVIE___S                                                 25
#define   USB_OTG_HS_OTGSC__IDIE___M                                      0x01000000
#define   USB_OTG_HS_OTGSC__IDIE___S                                                  24
#define   USB_OTG_HS_OTGSC__RESERVED_BIT23___M                            0x00800000
#define   USB_OTG_HS_OTGSC__RESERVED_BIT23___S                                        23
#define   USB_OTG_HS_OTGSC__DPIS___M                                      0x00400000
#define   USB_OTG_HS_OTGSC__DPIS___S                                                  22
#define   USB_OTG_HS_OTGSC__1MSS___M                                      0x00200000
#define   USB_OTG_HS_OTGSC__1MSS___S                                                  21
#define   USB_OTG_HS_OTGSC__BSEIS___M                                     0x00100000
#define   USB_OTG_HS_OTGSC__BSEIS___S                                                 20
#define   USB_OTG_HS_OTGSC__BSVIS___M                                     0x00080000
#define   USB_OTG_HS_OTGSC__BSVIS___S                                                 19
#define   USB_OTG_HS_OTGSC__ASVIS___M                                     0x00040000
#define   USB_OTG_HS_OTGSC__ASVIS___S                                                 18
#define   USB_OTG_HS_OTGSC__AVVIS___M                                     0x00020000
#define   USB_OTG_HS_OTGSC__AVVIS___S                                                 17
#define   USB_OTG_HS_OTGSC__IDIS___M                                      0x00010000
#define   USB_OTG_HS_OTGSC__IDIS___S                                                  16
#define   USB_OTG_HS_OTGSC__RESERVED_BIT15___M                            0x00008000
#define   USB_OTG_HS_OTGSC__RESERVED_BIT15___S                                        15
#define   USB_OTG_HS_OTGSC__DPS___M                                       0x00004000
#define   USB_OTG_HS_OTGSC__DPS___S                                                   14
#define   USB_OTG_HS_OTGSC__1MST___M                                      0x00002000
#define   USB_OTG_HS_OTGSC__1MST___S                                                  13
#define   USB_OTG_HS_OTGSC__BSE___M                                       0x00001000
#define   USB_OTG_HS_OTGSC__BSE___S                                                   12
#define   USB_OTG_HS_OTGSC__BSV___M                                       0x00000800
#define   USB_OTG_HS_OTGSC__BSV___S                                                   11
#define   USB_OTG_HS_OTGSC__ASV___M                                       0x00000400
#define   USB_OTG_HS_OTGSC__ASV___S                                                   10
#define   USB_OTG_HS_OTGSC__AVV___M                                       0x00000200
#define   USB_OTG_HS_OTGSC__AVV___S                                                    9
#define   USB_OTG_HS_OTGSC__ID___M                                        0x00000100
#define   USB_OTG_HS_OTGSC__ID___S                                                     8
#define   USB_OTG_HS_OTGSC__ID__A_DEVICE                                             0x0
#define   USB_OTG_HS_OTGSC__ID__B_DEVICE                                             0x1
#define   USB_OTG_HS_OTGSC__HABA___M                                      0x00000080
#define   USB_OTG_HS_OTGSC__HABA___S                                                   7
#define   USB_OTG_HS_OTGSC__HABA__DISABLED                                           0x0
#define   USB_OTG_HS_OTGSC__HABA__ENABLE_AUTOMATIC_B_DISCONNECT_TO_A_CONNECT_SEQU    0x1
#define   USB_OTG_HS_OTGSC__HADP___M                                      0x00000040
#define   USB_OTG_HS_OTGSC__HADP___S                                                   6
#define   USB_OTG_HS_OTGSC__IDPU___M                                      0x00000020
#define   USB_OTG_HS_OTGSC__IDPU___S                                                   5
#define   USB_OTG_HS_OTGSC__IDPU__OFF                                                0x0
#define   USB_OTG_HS_OTGSC__IDPU__ON_DEFAULT                                         0x1
#define   USB_OTG_HS_OTGSC__DP___M                                        0x00000010
#define   USB_OTG_HS_OTGSC__DP___S                                                     4
#define   USB_OTG_HS_OTGSC__OT___M                                        0x00000008
#define   USB_OTG_HS_OTGSC__OT___S                                                     3
#define   USB_OTG_HS_OTGSC__HAAR___M                                      0x00000004
#define   USB_OTG_HS_OTGSC__HAAR___S                                                   2
#define   USB_OTG_HS_OTGSC__HAAR__DISABLED                                           0x0
#define   USB_OTG_HS_OTGSC__HAAR__ENABLE_AUTOMATIC_RESET_AFTER_CONNECT_ON_HOST_PO    0x1
#define   USB_OTG_HS_OTGSC__VC___M                                        0x00000002
#define   USB_OTG_HS_OTGSC__VC___S                                                     1
#define   USB_OTG_HS_OTGSC__VD___M                                        0x00000001
#define   USB_OTG_HS_OTGSC__VD___S                                                     0
#define   USB_OTG_HS_OTGSC___M                                            0xFFFFFFFF
#define   USB_OTG_HS_OTGSC___S                                                         0
#define USBH1_USB_OTG_HS_USBMODE                                         (0xA08001A8)
#define   USB_OTG_HS_USBMODE__RESERVED_BITS31_6___M                       0xFFFFFFC0
#define   USB_OTG_HS_USBMODE__RESERVED_BITS31_6___S                                    6
#define   USB_OTG_HS_USBMODE__VBPS___M                                    0x00000020
#define   USB_OTG_HS_USBMODE__VBPS___S                                                 5
#define   USB_OTG_HS_USBMODE__VBPS__OUTPUT_IS_0                                      0x0
#define   USB_OTG_HS_USBMODE__VBPS__OUTPUT_IS_1                                      0x1
#define   USB_OTG_HS_USBMODE__SDIS___M                                    0x00000010
#define   USB_OTG_HS_USBMODE__SDIS___S                                                 4
#define   USB_OTG_HS_USBMODE__SDIS__INACTIVE_DEFAULT                                 0x0
#define   USB_OTG_HS_USBMODE__SDIS__ACTIVE                                           0x1
#define   USB_OTG_HS_USBMODE__SLOM___M                                    0x00000008
#define   USB_OTG_HS_USBMODE__SLOM___S                                                 3
#define   USB_OTG_HS_USBMODE__SLOM__SETUP_LOCKOUTS_ON                                0x0
#define   USB_OTG_HS_USBMODE__SLOM__SETUP_LOCKOUTS_OFF                               0x1
#define   USB_OTG_HS_USBMODE__ES___M                                      0x00000004
#define   USB_OTG_HS_USBMODE__ES___S                                                   2
#define   USB_OTG_HS_USBMODE__ES__LITTLE_ENDIAN_DEFAULT_FIRST_BYTE_REFERENCED_IN_    0x0
#define   USB_OTG_HS_USBMODE__ES__BIG_ENDIAN_FIRST_BYTE_REFERENCED_IN_MOST_SIGNIF    0x1
#define   USB_OTG_HS_USBMODE__CM___M                                      0x00000003
#define   USB_OTG_HS_USBMODE__CM___S                                                   0
#define   USB_OTG_HS_USBMODE__CM__IDLE_DEFAULT_FOR_COMBINATION_HOST_DEVICE           0x0
#define   USB_OTG_HS_USBMODE__CM__DEVICE_CONTROLLER_DEFAULT_FOR_DEVICE_ONLY_CONTR    0x2
#define   USB_OTG_HS_USBMODE__CM__HOST_CONTROLLER_DEFAULT_FOR_HOST_ONLY_CONTROLLE    0x3
#define   USB_OTG_HS_USBMODE___M                                          0xFFFFFFFF
#define   USB_OTG_HS_USBMODE___S                                                       0
#define USBH1_USB_OTG_HS_ENPDTSETUPSTAT                                  (0xA08001AC)
#define   USB_OTG_HS_ENPDTSETUPSTAT__RESERVED_BITS31_16___M               0xFFFF0000
#define   USB_OTG_HS_ENPDTSETUPSTAT__RESERVED_BITS31_16___S                           16
#define   USB_OTG_HS_ENPDTSETUPSTAT__ENDPTSETUPSTAT___M                   0x0000FFFF
#define   USB_OTG_HS_ENPDTSETUPSTAT__ENDPTSETUPSTAT___S                                0
#define   USB_OTG_HS_ENPDTSETUPSTAT___M                                   0xFFFFFFFF
#define   USB_OTG_HS_ENPDTSETUPSTAT___S                                                0
#define USBH1_USB_OTG_HS_ENDPTPRIME                                      (0xA08001B0)
#define   USB_OTG_HS_ENDPTPRIME__PETB___M                                 0xFFFF0000
#define   USB_OTG_HS_ENDPTPRIME__PETB___S                                             16
#define   USB_OTG_HS_ENDPTPRIME__PERB___M                                 0x0000FFFF
#define   USB_OTG_HS_ENDPTPRIME__PERB___S                                              0
#define   USB_OTG_HS_ENDPTPRIME___M                                       0xFFFFFFFF
#define   USB_OTG_HS_ENDPTPRIME___S                                                    0
#define USBH1_USB_OTG_HS_ENDPTFLUSH                                      (0xA08001B4)
#define   USB_OTG_HS_ENDPTFLUSH__FETB___M                                 0xFFFF0000
#define   USB_OTG_HS_ENDPTFLUSH__FETB___S                                             16
#define   USB_OTG_HS_ENDPTFLUSH__FERB___M                                 0x0000FFFF
#define   USB_OTG_HS_ENDPTFLUSH__FERB___S                                              0
#define   USB_OTG_HS_ENDPTFLUSH___M                                       0xFFFFFFFF
#define   USB_OTG_HS_ENDPTFLUSH___S                                                    0
#define USBH1_USB_OTG_HS_ENDPTSTAT                                       (0xA08001B8)
#define   USB_OTG_HS_ENDPTSTAT__ETBR___M                                  0xFFFF0000
#define   USB_OTG_HS_ENDPTSTAT__ETBR___S                                              16
#define   USB_OTG_HS_ENDPTSTAT__ERBR___M                                  0x0000FFFF
#define   USB_OTG_HS_ENDPTSTAT__ERBR___S                                               0
#define   USB_OTG_HS_ENDPTSTAT___M                                        0xFFFFFFFF
#define   USB_OTG_HS_ENDPTSTAT___S                                                     0
#define USBH1_USB_OTG_HS_ENDPTCOMPLETE                                   (0xA08001BC)
#define   USB_OTG_HS_ENDPTCOMPLETE__ETCE___M                              0xFFFF0000
#define   USB_OTG_HS_ENDPTCOMPLETE__ETCE___S                                          16
#define   USB_OTG_HS_ENDPTCOMPLETE__ERCE___M                              0x0000FFFF
#define   USB_OTG_HS_ENDPTCOMPLETE__ERCE___S                                           0
#define   USB_OTG_HS_ENDPTCOMPLETE___M                                    0xFFFFFFFF
#define   USB_OTG_HS_ENDPTCOMPLETE___S                                                 0
#define USBH1_USB_OTG_HS_ENDPTCTRL0                                      (0xA08001C0)
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BITS31_24___S                               24
#define   USB_OTG_HS_ENDPTCTRL0__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRL0__TXE___S                                              23
#define   USB_OTG_HS_ENDPTCTRL0__TXE__ENABLED                                        0x1
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BITS22_20___M                   0x00700000
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BITS22_20___S                               20
#define   USB_OTG_HS_ENDPTCTRL0__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRL0__TXT___S                                              18
#define   USB_OTG_HS_ENDPTCTRL0__TXT__CONTROL                                        0x0
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BIT17___M                       0x00020000
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BIT17___S                                   17
#define   USB_OTG_HS_ENDPTCTRL0__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRL0__TXS___S                                              16
#define   USB_OTG_HS_ENDPTCTRL0__TXS__END_POINT_OK_DEFAULT                           0x0
#define   USB_OTG_HS_ENDPTCTRL0__TXS__END_POINT_STALLED                              0x1
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BITS15_8___S                                 8
#define   USB_OTG_HS_ENDPTCTRL0__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRL0__RXE___S                                               7
#define   USB_OTG_HS_ENDPTCTRL0__RXE__ENABLED                                        0x1
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BITS6_4___M                     0x00000070
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BITS6_4___S                                  4
#define   USB_OTG_HS_ENDPTCTRL0__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRL0__RXT___S                                               2
#define   USB_OTG_HS_ENDPTCTRL0__RXT__CONTROL                                        0x0
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BIT1___M                        0x00000002
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BIT1___S                                     1
#define   USB_OTG_HS_ENDPTCTRL0__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRL0__RXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRL0__RXS__END_POINT_OK_DEFAULT                           0x0
#define   USB_OTG_HS_ENDPTCTRL0__RXS__END_POINT_STALLED                              0x1
#define   USB_OTG_HS_ENDPTCTRL0___M                                       0xFFFFFFFF
#define   USB_OTG_HS_ENDPTCTRL0___S                                                    0
#define USBH1_USB_OTG_HS_ENDPTCTRLn(n)                                   (0xA08001C04*n)
#define   USB_OTG_HS_ENDPTCTRLn_nMIN                      1
#define   USB_OTG_HS_ENDPTCTRLn_nMAX                        15
#define   USB_OTG_HS_ENDPTCTRLn_ELEM                      15
#define   USB_OTG_HS_ENDPTCTRLn__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRLn__RESERVED_BITS31_24___S                               24
#define   USB_OTG_HS_ENDPTCTRLn__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRLn__TXE___S                                              23
#define   USB_OTG_HS_ENDPTCTRLn__TXE__DISABLED_DEFAULT                               0x0
#define   USB_OTG_HS_ENDPTCTRLn__TXE__ENABLED                                        0x1
#define   USB_OTG_HS_ENDPTCTRLn__TXR___M                                  0x00400000
#define   USB_OTG_HS_ENDPTCTRLn__TXR___S                                              22
#define   USB_OTG_HS_ENDPTCTRLn__TXR__RESET_PID_SEQUENCE                             0x1
#define   USB_OTG_HS_ENDPTCTRLn__TXI___M                                  0x00200000
#define   USB_OTG_HS_ENDPTCTRLn__TXI___S                                              21
#define   USB_OTG_HS_ENDPTCTRLn__TXI__PID_SEQUENCING_ENABLED_DEFAULT                 0x0
#define   USB_OTG_HS_ENDPTCTRLn__TXI__PID_SEQUENCING_DISABLED                        0x1
#define   USB_OTG_HS_ENDPTCTRLn__RESERVED_BIT20___M                       0x00100000
#define   USB_OTG_HS_ENDPTCTRLn__RESERVED_BIT20___S                                   20
#define   USB_OTG_HS_ENDPTCTRLn__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRLn__TXT___S                                              18
#define   USB_OTG_HS_ENDPTCTRLn__TXT__CONTROL                                        0x0
#define   USB_OTG_HS_ENDPTCTRLn__TXT__ISOCHRONOUS                                    0x1
#define   USB_OTG_HS_ENDPTCTRLn__TXT__BULK                                           0x2
#define   USB_OTG_HS_ENDPTCTRLn__TXT__INTERRUPT                                      0x3
#define   USB_OTG_HS_ENDPTCTRLn__TXD___M                                  0x00020000
#define   USB_OTG_HS_ENDPTCTRLn__TXD___S                                              17
#define   USB_OTG_HS_ENDPTCTRLn__TXD__DUAL_PORT_MEMORY_BUFFER_DMA_ENGINE_DEFAULT     0x0
#define   USB_OTG_HS_ENDPTCTRLn__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRLn__TXS___S                                              16
#define   USB_OTG_HS_ENDPTCTRLn__TXS__END_POINT_OK                                   0x0
#define   USB_OTG_HS_ENDPTCTRLn__TXS__END_POINT_STALLED                              0x1
#define   USB_OTG_HS_ENDPTCTRLn__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRLn__RESERVED_BITS15_8___S                                 8
#define   USB_OTG_HS_ENDPTCTRLn__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRLn__RXE___S                                               7
#define   USB_OTG_HS_ENDPTCTRLn__RXE__DISABLED                                       0x0
#define   USB_OTG_HS_ENDPTCTRLn__RXE__ENABLED                                        0x1
#define   USB_OTG_HS_ENDPTCTRLn__RXR___M                                  0x00000040
#define   USB_OTG_HS_ENDPTCTRLn__RXR___S                                               6
#define   USB_OTG_HS_ENDPTCTRLn__RXI___M                                  0x00000020
#define   USB_OTG_HS_ENDPTCTRLn__RXI___S                                               5
#define   USB_OTG_HS_ENDPTCTRLn__RXI__DISABLED                                       0x0
#define   USB_OTG_HS_ENDPTCTRLn__RXI__ENABLED                                        0x1
#define   USB_OTG_HS_ENDPTCTRLn__RESERVED_BIT4___M                        0x00000010
#define   USB_OTG_HS_ENDPTCTRLn__RESERVED_BIT4___S                                     4
#define   USB_OTG_HS_ENDPTCTRLn__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRLn__RXT___S                                               2
#define   USB_OTG_HS_ENDPTCTRLn__RXT__CONTROL                                        0x0
#define   USB_OTG_HS_ENDPTCTRLn__RXT__ISOCHRONOUS                                    0x1
#define   USB_OTG_HS_ENDPTCTRLn__RXT__BULK                                           0x2
#define   USB_OTG_HS_ENDPTCTRLn__RXT__INTERRUPT                                      0x3
#define   USB_OTG_HS_ENDPTCTRLn__RXD___M                                  0x00000002
#define   USB_OTG_HS_ENDPTCTRLn__RXD___S                                               1
#define   USB_OTG_HS_ENDPTCTRLn__RXD__DUAL_PORT_MEMORY_BUFFER_DMA_ENGINE             0x0
#define   USB_OTG_HS_ENDPTCTRLn__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRLn__RXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRLn__RXS__END_POINT_OK                                   0x0
#define   USB_OTG_HS_ENDPTCTRLn__RXS__END_POINT_STALLED                              0x1
#define USBH2_BASE                   (0xA0800400)
#define   USB_OTG_HS_ENDPTCTRLn___M                                       0xFFFFFFFF
#define   USB_OTG_HS_ENDPTCTRLn___S                                                    0
#define USBH1_USB_OTG_HS_ENDPTCTRL1                                      (0xA08001C4)
#define   USB_OTG_HS_ENDPTCTRL1__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRL1__RESERVED_BITS31_24___S                                0
#define   USB_OTG_HS_ENDPTCTRL1__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRL1__TXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__TXR___M                                  0x00400000
#define   USB_OTG_HS_ENDPTCTRL1__TXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__TXI___M                                  0x00200000
#define   USB_OTG_HS_ENDPTCTRL1__TXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__RESERVED_BIT20___M                       0x00100000
#define   USB_OTG_HS_ENDPTCTRL1__RESERVED_BIT20___S                                    0
#define   USB_OTG_HS_ENDPTCTRL1__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRL1__TXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__TXD___M                                  0x00020000
#define   USB_OTG_HS_ENDPTCTRL1__TXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRL1__TXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL1__RESERVED_BITS15_8___S                                 0
#define   USB_OTG_HS_ENDPTCTRL1__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRL1__RXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__RXR___M                                  0x00000040
#define   USB_OTG_HS_ENDPTCTRL1__RXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__RXI___M                                  0x00000020
#define   USB_OTG_HS_ENDPTCTRL1__RXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__RESERVED_BIT4___M                        0x00000010
#define   USB_OTG_HS_ENDPTCTRL1__RESERVED_BIT4___S                                     0
#define   USB_OTG_HS_ENDPTCTRL1__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRL1__RXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__RXD___M                                  0x00000002
#define   USB_OTG_HS_ENDPTCTRL1__RXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRL1__RXS___S                                               0
#define USBH1_USB_OTG_HS_ENDPTCTRL2                                      (0xA08001C8)
#define   USB_OTG_HS_ENDPTCTRL2__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRL2__RESERVED_BITS31_24___S                                0
#define   USB_OTG_HS_ENDPTCTRL2__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRL2__TXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__TXR___M                                  0x00400000
#define   USB_OTG_HS_ENDPTCTRL2__TXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__TXI___M                                  0x00200000
#define   USB_OTG_HS_ENDPTCTRL2__TXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__RESERVED_BIT20___M                       0x00100000
#define   USB_OTG_HS_ENDPTCTRL2__RESERVED_BIT20___S                                    0
#define   USB_OTG_HS_ENDPTCTRL2__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRL2__TXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__TXD___M                                  0x00020000
#define   USB_OTG_HS_ENDPTCTRL2__TXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRL2__TXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL2__RESERVED_BITS15_8___S                                 0
#define   USB_OTG_HS_ENDPTCTRL2__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRL2__RXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__RXR___M                                  0x00000040
#define   USB_OTG_HS_ENDPTCTRL2__RXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__RXI___M                                  0x00000020
#define   USB_OTG_HS_ENDPTCTRL2__RXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__RESERVED_BIT4___M                        0x00000010
#define   USB_OTG_HS_ENDPTCTRL2__RESERVED_BIT4___S                                     0
#define   USB_OTG_HS_ENDPTCTRL2__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRL2__RXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__RXD___M                                  0x00000002
#define   USB_OTG_HS_ENDPTCTRL2__RXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRL2__RXS___S                                               0
#define USBH1_USB_OTG_HS_ENDPTCTRL3                                      (0xA08001CC)
#define   USB_OTG_HS_ENDPTCTRL3__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRL3__RESERVED_BITS31_24___S                                0
#define   USB_OTG_HS_ENDPTCTRL3__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRL3__TXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__TXR___M                                  0x00400000
#define   USB_OTG_HS_ENDPTCTRL3__TXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__TXI___M                                  0x00200000
#define   USB_OTG_HS_ENDPTCTRL3__TXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__RESERVED_BIT20___M                       0x00100000
#define   USB_OTG_HS_ENDPTCTRL3__RESERVED_BIT20___S                                    0
#define   USB_OTG_HS_ENDPTCTRL3__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRL3__TXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__TXD___M                                  0x00020000
#define   USB_OTG_HS_ENDPTCTRL3__TXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRL3__TXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL3__RESERVED_BITS15_8___S                                 0
#define   USB_OTG_HS_ENDPTCTRL3__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRL3__RXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__RXR___M                                  0x00000040
#define   USB_OTG_HS_ENDPTCTRL3__RXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__RXI___M                                  0x00000020
#define   USB_OTG_HS_ENDPTCTRL3__RXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__RESERVED_BIT4___M                        0x00000010
#define   USB_OTG_HS_ENDPTCTRL3__RESERVED_BIT4___S                                     0
#define   USB_OTG_HS_ENDPTCTRL3__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRL3__RXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__RXD___M                                  0x00000002
#define   USB_OTG_HS_ENDPTCTRL3__RXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRL3__RXS___S                                               0
#define USBH1_USB_OTG_HS_ENDPTCTRL4                                      (0xA08001D0)
#define   USB_OTG_HS_ENDPTCTRL4__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRL4__RESERVED_BITS31_24___S                                0
#define   USB_OTG_HS_ENDPTCTRL4__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRL4__TXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__TXR___M                                  0x00400000
#define   USB_OTG_HS_ENDPTCTRL4__TXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__TXI___M                                  0x00200000
#define   USB_OTG_HS_ENDPTCTRL4__TXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__RESERVED_BIT20___M                       0x00100000
#define   USB_OTG_HS_ENDPTCTRL4__RESERVED_BIT20___S                                    0
#define   USB_OTG_HS_ENDPTCTRL4__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRL4__TXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__TXD___M                                  0x00020000
#define   USB_OTG_HS_ENDPTCTRL4__TXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRL4__TXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL4__RESERVED_BITS15_8___S                                 0
#define   USB_OTG_HS_ENDPTCTRL4__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRL4__RXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__RXR___M                                  0x00000040
#define   USB_OTG_HS_ENDPTCTRL4__RXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__RXI___M                                  0x00000020
#define   USB_OTG_HS_ENDPTCTRL4__RXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__RESERVED_BIT4___M                        0x00000010
#define   USB_OTG_HS_ENDPTCTRL4__RESERVED_BIT4___S                                     0
#define   USB_OTG_HS_ENDPTCTRL4__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRL4__RXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__RXD___M                                  0x00000002
#define   USB_OTG_HS_ENDPTCTRL4__RXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRL4__RXS___S                                               0
#define USBH1_USB_OTG_HS_ENDPTCTRL5                                      (0xA08001D4)
#define   USB_OTG_HS_ENDPTCTRL5__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRL5__RESERVED_BITS31_24___S                                0
#define   USB_OTG_HS_ENDPTCTRL5__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRL5__TXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__TXR___M                                  0x00400000
#define   USB_OTG_HS_ENDPTCTRL5__TXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__TXI___M                                  0x00200000
#define   USB_OTG_HS_ENDPTCTRL5__TXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__RESERVED_BIT20___M                       0x00100000
#define   USB_OTG_HS_ENDPTCTRL5__RESERVED_BIT20___S                                    0
#define   USB_OTG_HS_ENDPTCTRL5__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRL5__TXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__TXD___M                                  0x00020000
#define   USB_OTG_HS_ENDPTCTRL5__TXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRL5__TXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL5__RESERVED_BITS15_8___S                                 0
#define   USB_OTG_HS_ENDPTCTRL5__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRL5__RXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__RXR___M                                  0x00000040
#define   USB_OTG_HS_ENDPTCTRL5__RXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__RXI___M                                  0x00000020
#define   USB_OTG_HS_ENDPTCTRL5__RXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__RESERVED_BIT4___M                        0x00000010
#define   USB_OTG_HS_ENDPTCTRL5__RESERVED_BIT4___S                                     0
#define   USB_OTG_HS_ENDPTCTRL5__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRL5__RXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__RXD___M                                  0x00000002
#define   USB_OTG_HS_ENDPTCTRL5__RXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRL5__RXS___S                                               0
#define USBH1_USB_OTG_HS_ENDPTCTRL6                                      (0xA08001D8)
#define   USB_OTG_HS_ENDPTCTRL6__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRL6__RESERVED_BITS31_24___S                                0
#define   USB_OTG_HS_ENDPTCTRL6__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRL6__TXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__TXR___M                                  0x00400000
#define   USB_OTG_HS_ENDPTCTRL6__TXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__TXI___M                                  0x00200000
#define   USB_OTG_HS_ENDPTCTRL6__TXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__RESERVED_BIT20___M                       0x00100000
#define   USB_OTG_HS_ENDPTCTRL6__RESERVED_BIT20___S                                    0
#define   USB_OTG_HS_ENDPTCTRL6__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRL6__TXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__TXD___M                                  0x00020000
#define   USB_OTG_HS_ENDPTCTRL6__TXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRL6__TXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL6__RESERVED_BITS15_8___S                                 0
#define   USB_OTG_HS_ENDPTCTRL6__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRL6__RXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__RXR___M                                  0x00000040
#define   USB_OTG_HS_ENDPTCTRL6__RXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__RXI___M                                  0x00000020
#define   USB_OTG_HS_ENDPTCTRL6__RXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__RESERVED_BIT4___M                        0x00000010
#define   USB_OTG_HS_ENDPTCTRL6__RESERVED_BIT4___S                                     0
#define   USB_OTG_HS_ENDPTCTRL6__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRL6__RXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__RXD___M                                  0x00000002
#define   USB_OTG_HS_ENDPTCTRL6__RXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRL6__RXS___S                                               0
#define USBH1_USB_OTG_HS_ENDPTCTRL7                                      (0xA08001DC)
#define   USB_OTG_HS_ENDPTCTRL7__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRL7__RESERVED_BITS31_24___S                                0
#define   USB_OTG_HS_ENDPTCTRL7__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRL7__TXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__TXR___M                                  0x00400000
#define   USB_OTG_HS_ENDPTCTRL7__TXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__TXI___M                                  0x00200000
#define   USB_OTG_HS_ENDPTCTRL7__TXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__RESERVED_BIT20___M                       0x00100000
#define   USB_OTG_HS_ENDPTCTRL7__RESERVED_BIT20___S                                    0
#define   USB_OTG_HS_ENDPTCTRL7__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRL7__TXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__TXD___M                                  0x00020000
#define   USB_OTG_HS_ENDPTCTRL7__TXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRL7__TXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL7__RESERVED_BITS15_8___S                                 0
#define   USB_OTG_HS_ENDPTCTRL7__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRL7__RXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__RXR___M                                  0x00000040
#define   USB_OTG_HS_ENDPTCTRL7__RXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__RXI___M                                  0x00000020
#define   USB_OTG_HS_ENDPTCTRL7__RXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__RESERVED_BIT4___M                        0x00000010
#define   USB_OTG_HS_ENDPTCTRL7__RESERVED_BIT4___S                                     0
#define   USB_OTG_HS_ENDPTCTRL7__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRL7__RXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__RXD___M                                  0x00000002
#define   USB_OTG_HS_ENDPTCTRL7__RXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRL7__RXS___S                                               0
#define USBH1_USB_OTG_HS_ENDPTCTRL8                                      (0xA08001E0)
#define   USB_OTG_HS_ENDPTCTRL8__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRL8__RESERVED_BITS31_24___S                                0
#define   USB_OTG_HS_ENDPTCTRL8__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRL8__TXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__TXR___M                                  0x00400000
#define   USB_OTG_HS_ENDPTCTRL8__TXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__TXI___M                                  0x00200000
#define   USB_OTG_HS_ENDPTCTRL8__TXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__RESERVED_BIT20___M                       0x00100000
#define   USB_OTG_HS_ENDPTCTRL8__RESERVED_BIT20___S                                    0
#define   USB_OTG_HS_ENDPTCTRL8__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRL8__TXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__TXD___M                                  0x00020000
#define   USB_OTG_HS_ENDPTCTRL8__TXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRL8__TXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL8__RESERVED_BITS15_8___S                                 0
#define   USB_OTG_HS_ENDPTCTRL8__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRL8__RXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__RXR___M                                  0x00000040
#define   USB_OTG_HS_ENDPTCTRL8__RXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__RXI___M                                  0x00000020
#define   USB_OTG_HS_ENDPTCTRL8__RXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__RESERVED_BIT4___M                        0x00000010
#define   USB_OTG_HS_ENDPTCTRL8__RESERVED_BIT4___S                                     0
#define   USB_OTG_HS_ENDPTCTRL8__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRL8__RXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__RXD___M                                  0x00000002
#define   USB_OTG_HS_ENDPTCTRL8__RXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRL8__RXS___S                                               0
#define USBH1_USB_OTG_HS_ENDPTCTRL9                                      (0xA08001E4)
#define   USB_OTG_HS_ENDPTCTRL9__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRL9__RESERVED_BITS31_24___S                                0
#define   USB_OTG_HS_ENDPTCTRL9__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRL9__TXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__TXR___M                                  0x00400000
#define   USB_OTG_HS_ENDPTCTRL9__TXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__TXI___M                                  0x00200000
#define   USB_OTG_HS_ENDPTCTRL9__TXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__RESERVED_BIT20___M                       0x00100000
#define   USB_OTG_HS_ENDPTCTRL9__RESERVED_BIT20___S                                    0
#define   USB_OTG_HS_ENDPTCTRL9__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRL9__TXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__TXD___M                                  0x00020000
#define   USB_OTG_HS_ENDPTCTRL9__TXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRL9__TXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL9__RESERVED_BITS15_8___S                                 0
#define   USB_OTG_HS_ENDPTCTRL9__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRL9__RXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__RXR___M                                  0x00000040
#define   USB_OTG_HS_ENDPTCTRL9__RXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__RXI___M                                  0x00000020
#define   USB_OTG_HS_ENDPTCTRL9__RXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__RESERVED_BIT4___M                        0x00000010
#define   USB_OTG_HS_ENDPTCTRL9__RESERVED_BIT4___S                                     0
#define   USB_OTG_HS_ENDPTCTRL9__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRL9__RXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__RXD___M                                  0x00000002
#define   USB_OTG_HS_ENDPTCTRL9__RXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRL9__RXS___S                                               0
#define USBH1_USB_OTG_HS_ENDPTCTRL10                                     (0xA08001E8)
#define   USB_OTG_HS_ENDPTCTRL10__RESERVED_BITS31_24___M                  0xFF000000
#define   USB_OTG_HS_ENDPTCTRL10__RESERVED_BITS31_24___S                               0
#define   USB_OTG_HS_ENDPTCTRL10__TXE___M                                 0x00800000
#define   USB_OTG_HS_ENDPTCTRL10__TXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__TXR___M                                 0x00400000
#define   USB_OTG_HS_ENDPTCTRL10__TXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__TXI___M                                 0x00200000
#define   USB_OTG_HS_ENDPTCTRL10__TXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__RESERVED_BIT20___M                      0x00100000
#define   USB_OTG_HS_ENDPTCTRL10__RESERVED_BIT20___S                                   0
#define   USB_OTG_HS_ENDPTCTRL10__TXT___M                                 0x000C0000
#define   USB_OTG_HS_ENDPTCTRL10__TXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__TXD___M                                 0x00020000
#define   USB_OTG_HS_ENDPTCTRL10__TXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__TXS___M                                 0x00010000
#define   USB_OTG_HS_ENDPTCTRL10__TXS___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__RESERVED_BITS15_8___M                   0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL10__RESERVED_BITS15_8___S                                0
#define   USB_OTG_HS_ENDPTCTRL10__RXE___M                                 0x00000080
#define   USB_OTG_HS_ENDPTCTRL10__RXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__RXR___M                                 0x00000040
#define   USB_OTG_HS_ENDPTCTRL10__RXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__RXI___M                                 0x00000020
#define   USB_OTG_HS_ENDPTCTRL10__RXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__RESERVED_BIT4___M                       0x00000010
#define   USB_OTG_HS_ENDPTCTRL10__RESERVED_BIT4___S                                    0
#define   USB_OTG_HS_ENDPTCTRL10__RXT___M                                 0x0000000C
#define   USB_OTG_HS_ENDPTCTRL10__RXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__RXD___M                                 0x00000002
#define   USB_OTG_HS_ENDPTCTRL10__RXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__RXS___M                                 0x00000001
#define   USB_OTG_HS_ENDPTCTRL10__RXS___S                                              0
#define USBH1_USB_OTG_HS_ENDPTCTRL11                                     (0xA08001EC)
#define   USB_OTG_HS_ENDPTCTRL11__RESERVED_BITS31_24___M                  0xFF000000
#define   USB_OTG_HS_ENDPTCTRL11__RESERVED_BITS31_24___S                               0
#define   USB_OTG_HS_ENDPTCTRL11__TXE___M                                 0x00800000
#define   USB_OTG_HS_ENDPTCTRL11__TXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__TXR___M                                 0x00400000
#define   USB_OTG_HS_ENDPTCTRL11__TXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__TXI___M                                 0x00200000
#define   USB_OTG_HS_ENDPTCTRL11__TXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__RESERVED_BIT20___M                      0x00100000
#define   USB_OTG_HS_ENDPTCTRL11__RESERVED_BIT20___S                                   0
#define   USB_OTG_HS_ENDPTCTRL11__TXT___M                                 0x000C0000
#define   USB_OTG_HS_ENDPTCTRL11__TXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__TXD___M                                 0x00020000
#define   USB_OTG_HS_ENDPTCTRL11__TXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__TXS___M                                 0x00010000
#define   USB_OTG_HS_ENDPTCTRL11__TXS___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__RESERVED_BITS15_8___M                   0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL11__RESERVED_BITS15_8___S                                0
#define   USB_OTG_HS_ENDPTCTRL11__RXE___M                                 0x00000080
#define   USB_OTG_HS_ENDPTCTRL11__RXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__RXR___M                                 0x00000040
#define   USB_OTG_HS_ENDPTCTRL11__RXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__RXI___M                                 0x00000020
#define   USB_OTG_HS_ENDPTCTRL11__RXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__RESERVED_BIT4___M                       0x00000010
#define   USB_OTG_HS_ENDPTCTRL11__RESERVED_BIT4___S                                    0
#define   USB_OTG_HS_ENDPTCTRL11__RXT___M                                 0x0000000C
#define   USB_OTG_HS_ENDPTCTRL11__RXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__RXD___M                                 0x00000002
#define   USB_OTG_HS_ENDPTCTRL11__RXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__RXS___M                                 0x00000001
#define   USB_OTG_HS_ENDPTCTRL11__RXS___S                                              0
#define USBH1_USB_OTG_HS_ENDPTCTRL12                                     (0xA08001F0)
#define   USB_OTG_HS_ENDPTCTRL12__RESERVED_BITS31_24___M                  0xFF000000
#define   USB_OTG_HS_ENDPTCTRL12__RESERVED_BITS31_24___S                               0
#define   USB_OTG_HS_ENDPTCTRL12__TXE___M                                 0x00800000
#define   USB_OTG_HS_ENDPTCTRL12__TXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__TXR___M                                 0x00400000
#define   USB_OTG_HS_ENDPTCTRL12__TXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__TXI___M                                 0x00200000
#define   USB_OTG_HS_ENDPTCTRL12__TXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__RESERVED_BIT20___M                      0x00100000
#define   USB_OTG_HS_ENDPTCTRL12__RESERVED_BIT20___S                                   0
#define   USB_OTG_HS_ENDPTCTRL12__TXT___M                                 0x000C0000
#define   USB_OTG_HS_ENDPTCTRL12__TXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__TXD___M                                 0x00020000
#define   USB_OTG_HS_ENDPTCTRL12__TXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__TXS___M                                 0x00010000
#define   USB_OTG_HS_ENDPTCTRL12__TXS___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__RESERVED_BITS15_8___M                   0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL12__RESERVED_BITS15_8___S                                0
#define   USB_OTG_HS_ENDPTCTRL12__RXE___M                                 0x00000080
#define   USB_OTG_HS_ENDPTCTRL12__RXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__RXR___M                                 0x00000040
#define   USB_OTG_HS_ENDPTCTRL12__RXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__RXI___M                                 0x00000020
#define   USB_OTG_HS_ENDPTCTRL12__RXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__RESERVED_BIT4___M                       0x00000010
#define   USB_OTG_HS_ENDPTCTRL12__RESERVED_BIT4___S                                    0
#define   USB_OTG_HS_ENDPTCTRL12__RXT___M                                 0x0000000C
#define   USB_OTG_HS_ENDPTCTRL12__RXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__RXD___M                                 0x00000002
#define   USB_OTG_HS_ENDPTCTRL12__RXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__RXS___M                                 0x00000001
#define   USB_OTG_HS_ENDPTCTRL12__RXS___S                                              0
#define USBH1_USB_OTG_HS_ENDPTCTRL13                                     (0xA08001F4)
#define   USB_OTG_HS_ENDPTCTRL13__RESERVED_BITS31_24___M                  0xFF000000
#define   USB_OTG_HS_ENDPTCTRL13__RESERVED_BITS31_24___S                               0
#define   USB_OTG_HS_ENDPTCTRL13__TXE___M                                 0x00800000
#define   USB_OTG_HS_ENDPTCTRL13__TXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__TXR___M                                 0x00400000
#define   USB_OTG_HS_ENDPTCTRL13__TXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__TXI___M                                 0x00200000
#define   USB_OTG_HS_ENDPTCTRL13__TXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__RESERVED_BIT20___M                      0x00100000
#define   USB_OTG_HS_ENDPTCTRL13__RESERVED_BIT20___S                                   0
#define   USB_OTG_HS_ENDPTCTRL13__TXT___M                                 0x000C0000
#define   USB_OTG_HS_ENDPTCTRL13__TXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__TXD___M                                 0x00020000
#define   USB_OTG_HS_ENDPTCTRL13__TXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__TXS___M                                 0x00010000
#define   USB_OTG_HS_ENDPTCTRL13__TXS___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__RESERVED_BITS15_8___M                   0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL13__RESERVED_BITS15_8___S                                0
#define   USB_OTG_HS_ENDPTCTRL13__RXE___M                                 0x00000080
#define   USB_OTG_HS_ENDPTCTRL13__RXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__RXR___M                                 0x00000040
#define   USB_OTG_HS_ENDPTCTRL13__RXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__RXI___M                                 0x00000020
#define   USB_OTG_HS_ENDPTCTRL13__RXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__RESERVED_BIT4___M                       0x00000010
#define   USB_OTG_HS_ENDPTCTRL13__RESERVED_BIT4___S                                    0
#define   USB_OTG_HS_ENDPTCTRL13__RXT___M                                 0x0000000C
#define   USB_OTG_HS_ENDPTCTRL13__RXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__RXD___M                                 0x00000002
#define   USB_OTG_HS_ENDPTCTRL13__RXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__RXS___M                                 0x00000001
#define   USB_OTG_HS_ENDPTCTRL13__RXS___S                                              0
#define USBH1_USB_OTG_HS_ENDPTCTRL14                                     (0xA08001F8)
#define   USB_OTG_HS_ENDPTCTRL14__RESERVED_BITS31_24___M                  0xFF000000
#define   USB_OTG_HS_ENDPTCTRL14__RESERVED_BITS31_24___S                               0
#define   USB_OTG_HS_ENDPTCTRL14__TXE___M                                 0x00800000
#define   USB_OTG_HS_ENDPTCTRL14__TXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__TXR___M                                 0x00400000
#define   USB_OTG_HS_ENDPTCTRL14__TXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__TXI___M                                 0x00200000
#define   USB_OTG_HS_ENDPTCTRL14__TXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__RESERVED_BIT20___M                      0x00100000
#define   USB_OTG_HS_ENDPTCTRL14__RESERVED_BIT20___S                                   0
#define   USB_OTG_HS_ENDPTCTRL14__TXT___M                                 0x000C0000
#define   USB_OTG_HS_ENDPTCTRL14__TXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__TXD___M                                 0x00020000
#define   USB_OTG_HS_ENDPTCTRL14__TXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__TXS___M                                 0x00010000
#define   USB_OTG_HS_ENDPTCTRL14__TXS___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__RESERVED_BITS15_8___M                   0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL14__RESERVED_BITS15_8___S                                0
#define   USB_OTG_HS_ENDPTCTRL14__RXE___M                                 0x00000080
#define   USB_OTG_HS_ENDPTCTRL14__RXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__RXR___M                                 0x00000040
#define   USB_OTG_HS_ENDPTCTRL14__RXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__RXI___M                                 0x00000020
#define   USB_OTG_HS_ENDPTCTRL14__RXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__RESERVED_BIT4___M                       0x00000010
#define   USB_OTG_HS_ENDPTCTRL14__RESERVED_BIT4___S                                    0
#define   USB_OTG_HS_ENDPTCTRL14__RXT___M                                 0x0000000C
#define   USB_OTG_HS_ENDPTCTRL14__RXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__RXD___M                                 0x00000002
#define   USB_OTG_HS_ENDPTCTRL14__RXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__RXS___M                                 0x00000001
#define   USB_OTG_HS_ENDPTCTRL14__RXS___S                                              0
#define USBH1_USB_OTG_HS_ENDPTCTRL15                                     (0xA08001FC)
#define   USB_OTG_HS_ENDPTCTRL15__RESERVED_BITS31_24___M                  0xFF000000
#define   USB_OTG_HS_ENDPTCTRL15__RESERVED_BITS31_24___S                               0
#define   USB_OTG_HS_ENDPTCTRL15__TXE___M                                 0x00800000
#define   USB_OTG_HS_ENDPTCTRL15__TXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__TXR___M                                 0x00400000
#define   USB_OTG_HS_ENDPTCTRL15__TXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__TXI___M                                 0x00200000
#define   USB_OTG_HS_ENDPTCTRL15__TXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__RESERVED_BIT20___M                      0x00100000
#define   USB_OTG_HS_ENDPTCTRL15__RESERVED_BIT20___S                                   0
#define   USB_OTG_HS_ENDPTCTRL15__TXT___M                                 0x000C0000
#define   USB_OTG_HS_ENDPTCTRL15__TXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__TXD___M                                 0x00020000
#define   USB_OTG_HS_ENDPTCTRL15__TXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__TXS___M                                 0x00010000
#define   USB_OTG_HS_ENDPTCTRL15__TXS___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__RESERVED_BITS15_8___M                   0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL15__RESERVED_BITS15_8___S                                0
#define   USB_OTG_HS_ENDPTCTRL15__RXE___M                                 0x00000080
#define   USB_OTG_HS_ENDPTCTRL15__RXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__RXR___M                                 0x00000040
#define   USB_OTG_HS_ENDPTCTRL15__RXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__RXI___M                                 0x00000020
#define   USB_OTG_HS_ENDPTCTRL15__RXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__RESERVED_BIT4___M                       0x00000010
#define   USB_OTG_HS_ENDPTCTRL15__RESERVED_BIT4___S                                    0
#define   USB_OTG_HS_ENDPTCTRL15__RXT___M                                 0x0000000C
#define   USB_OTG_HS_ENDPTCTRL15__RXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__RXD___M                                 0x00000002
#define   USB_OTG_HS_ENDPTCTRL15__RXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__RXS___M                                 0x00000001
#define   USB_OTG_HS_ENDPTCTRL15__RXS___S                                              0
#define USBH2_USB_OTG_HS_ID                                              (0xA0800400)
#define   USB_OTG_HS_ID__RESERVED_BITS31_24___M                           0xFF000000
#define   USB_OTG_HS_ID__RESERVED_BITS31_24___S                                       24
#define   USB_OTG_HS_ID__REVISON___M                                      0x00FF0000
#define   USB_OTG_HS_ID__REVISON___S                                                  16
#define   USB_OTG_HS_ID__RESERVED_BIT15___M                               0x00008000
#define   USB_OTG_HS_ID__RESERVED_BIT15___S                                           15
#define   USB_OTG_HS_ID__RESERVED_BIT14___M                               0x00004000
#define   USB_OTG_HS_ID__RESERVED_BIT14___S                                           14
#define   USB_OTG_HS_ID__NID___M                                          0x00003F00
#define   USB_OTG_HS_ID__NID___S                                                       8
#define   USB_OTG_HS_ID__RESERVED_BIT7___M                                0x00000080
#define   USB_OTG_HS_ID__RESERVED_BIT7___S                                             7
#define   USB_OTG_HS_ID__RESERVED_BIT6___M                                0x00000040
#define   USB_OTG_HS_ID__RESERVED_BIT6___S                                             6
#define   USB_OTG_HS_ID__ID___M                                           0x0000003F
#define   USB_OTG_HS_ID__ID___S                                                        0
#define   USB_OTG_HS_ID___M                                               0xFFFFFFFF
#define   USB_OTG_HS_ID___S                                                            0
#define USBH2_USB_OTG_HS_HWGENERAL                                       (0xA0800404)
#define   USB_OTG_HS_HWGENERAL__RESERVED_BITS31_10___M                    0xFFFFFC00
#define   USB_OTG_HS_HWGENERAL__RESERVED_BITS31_10___S                                10
#define   USB_OTG_HS_HWGENERAL__SM___M                                    0x00000200
#define   USB_OTG_HS_HWGENERAL__SM___S                                                 9
#define   USB_OTG_HS_HWGENERAL__PHYM___M                                  0x000001C0
#define   USB_OTG_HS_HWGENERAL__PHYM___S                                               6
#define   USB_OTG_HS_HWGENERAL__PHYW___M                                  0x00000030
#define   USB_OTG_HS_HWGENERAL__PHYW___S                                               4
#define   USB_OTG_HS_HWGENERAL__BWT___M                                   0x00000008
#define   USB_OTG_HS_HWGENERAL__BWT___S                                                3
#define   USB_OTG_HS_HWGENERAL__CLCK___M                                  0x00000006
#define   USB_OTG_HS_HWGENERAL__CLCK___S                                               1
#define   USB_OTG_HS_HWGENERAL__RT___M                                    0x00000001
#define   USB_OTG_HS_HWGENERAL__RT___S                                                 0
#define   USB_OTG_HS_HWGENERAL___M                                        0xFFFFFFFF
#define   USB_OTG_HS_HWGENERAL___S                                                     0
#define USBH2_USB_OTG_HS_HWHOST                                          (0xA0800408)
#define   USB_OTG_HS_HWHOST__TTPER___M                                    0xFF000000
#define   USB_OTG_HS_HWHOST__TTPER___S                                                24
#define   USB_OTG_HS_HWHOST__TTASY___M                                    0x00FF0000
#define   USB_OTG_HS_HWHOST__TTASY___S                                                16
#define   USB_OTG_HS_HWHOST__RESERVED_BITS15_4___M                        0x0000FFF0
#define   USB_OTG_HS_HWHOST__RESERVED_BITS15_4___S                                     4
#define   USB_OTG_HS_HWHOST__NPORT___M                                    0x0000000E
#define   USB_OTG_HS_HWHOST__NPORT___S                                                 1
#define   USB_OTG_HS_HWHOST__HC___M                                       0x00000001
#define   USB_OTG_HS_HWHOST__HC___S                                                    0
#define   USB_OTG_HS_HWHOST___M                                           0xFFFFFFFF
#define   USB_OTG_HS_HWHOST___S                                                        0
#define USBH2_USB_OTG_HS_HWDEVICE                                        (0xA080040C)
#define   USB_OTG_HS_HWDEVICE__RESERVED_BITS31_6___M                      0xFFFFFFC0
#define   USB_OTG_HS_HWDEVICE__RESERVED_BITS31_6___S                                   6
#define   USB_OTG_HS_HWDEVICE__DEVEP___M                                  0x0000003E
#define   USB_OTG_HS_HWDEVICE__DEVEP___S                                               1
#define   USB_OTG_HS_HWDEVICE__DC___M                                     0x00000001
#define   USB_OTG_HS_HWDEVICE__DC___S                                                  0
#define   USB_OTG_HS_HWDEVICE___M                                         0xFFFFFFFF
#define   USB_OTG_HS_HWDEVICE___S                                                      0
#define USBH2_USB_OTG_HS_HWTXBUF                                         (0xA0800410)
#define   USB_OTG_HS_HWTXBUF__TXLCR___M                                   0x80000000
#define   USB_OTG_HS_HWTXBUF__TXLCR___S                                               31
#define   USB_OTG_HS_HWTXBUF__RESERVED_BITS30_24___M                      0x7F000000
#define   USB_OTG_HS_HWTXBUF__RESERVED_BITS30_24___S                                  24
#define   USB_OTG_HS_HWTXBUF__TXCHANADD___M                               0x00FF0000
#define   USB_OTG_HS_HWTXBUF__TXCHANADD___S                                           16
#define   USB_OTG_HS_HWTXBUF__TXADD___M                                   0x0000FF00
#define   USB_OTG_HS_HWTXBUF__TXADD___S                                                8
#define   USB_OTG_HS_HWTXBUF__TCBURST___M                                 0x000000FF
#define   USB_OTG_HS_HWTXBUF__TCBURST___S                                              0
#define   USB_OTG_HS_HWTXBUF___M                                          0xFFFFFFFF
#define   USB_OTG_HS_HWTXBUF___S                                                       0
#define USBH2_USB_OTG_HS_HWRXBUF                                         (0xA0800414)
#define   USB_OTG_HS_HWRXBUF__RESERVED_BITS31_16___M                      0xFFFF0000
#define   USB_OTG_HS_HWRXBUF__RESERVED_BITS31_16___S                                  16
#define   USB_OTG_HS_HWRXBUF__RX_ADD___M                                  0x0000FF00
#define   USB_OTG_HS_HWRXBUF__RX_ADD___S                                               8
#define   USB_OTG_HS_HWRXBUF__RX_BURST___M                                0x000000FF
#define   USB_OTG_HS_HWRXBUF__RX_BURST___S                                             0
#define   USB_OTG_HS_HWRXBUF___M                                          0xFFFFFFFF
#define   USB_OTG_HS_HWRXBUF___S                                                       0
#define USBH2_USB_OTG_HS_GPTIMER0LD                                      (0xA0800480)
#define   USB_OTG_HS_GPTIMER0LD__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_GPTIMER0LD__RESERVED_BITS31_24___S                               24
#define   USB_OTG_HS_GPTIMER0LD__GPTLD___M                                0x00FFFFFF
#define   USB_OTG_HS_GPTIMER0LD__GPTLD___S                                             0
#define   USB_OTG_HS_GPTIMER0LD___M                                       0xFFFFFFFF
#define   USB_OTG_HS_GPTIMER0LD___S                                                    0
#define USBH2_USB_OTG_HS_GPTIMER0CTRL                                    (0xA0800484)
#define   USB_OTG_HS_GPTIMER0CTRL__GTPRUN___M                             0x80000000
#define   USB_OTG_HS_GPTIMER0CTRL__GTPRUN___S                                         31
#define   USB_OTG_HS_GPTIMER0CTRL__GTPRUN__TIMER_STOP                                0x0
#define   USB_OTG_HS_GPTIMER0CTRL__GTPRUN__TIMER_RUN                                 0x1
#define   USB_OTG_HS_GPTIMER0CTRL__GPTRST___M                             0x40000000
#define   USB_OTG_HS_GPTIMER0CTRL__GPTRST___S                                         30
#define   USB_OTG_HS_GPTIMER0CTRL__GPTRST__NO_ACTION                                 0x0
#define   USB_OTG_HS_GPTIMER0CTRL__GPTRST__LOAD_COUNTER_VALUE                        0x1
#define   USB_OTG_HS_GPTIMER0CTRL__RESERVED_BITS29_25___M                 0x3E000000
#define   USB_OTG_HS_GPTIMER0CTRL__RESERVED_BITS29_25___S                             25
#define   USB_OTG_HS_GPTIMER0CTRL__GPTMODE___M                            0x01000000
#define   USB_OTG_HS_GPTIMER0CTRL__GPTMODE___S                                        24
#define   USB_OTG_HS_GPTIMER0CTRL__GPTMODE__ONE_SHOT                                 0x0
#define   USB_OTG_HS_GPTIMER0CTRL__GPTMODE__REPEAT                                   0x1
#define   USB_OTG_HS_GPTIMER0CTRL__GPTCNT___M                             0x00FFFFFF
#define   USB_OTG_HS_GPTIMER0CTRL__GPTCNT___S                                          0
#define   USB_OTG_HS_GPTIMER0CTRL___M                                     0xFFFFFFFF
#define   USB_OTG_HS_GPTIMER0CTRL___S                                                  0
#define USBH2_USB_OTG_HS_GPTIMER1LD                                      (0xA0800488)
#define   USB_OTG_HS_GPTIMER1LD__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_GPTIMER1LD__RESERVED_BITS31_24___S                               24
#define   USB_OTG_HS_GPTIMER1LD__GPTLD___M                                0x00FFFFFF
#define   USB_OTG_HS_GPTIMER1LD__GPTLD___S                                             0
#define   USB_OTG_HS_GPTIMER1LD___M                                       0xFFFFFFFF
#define   USB_OTG_HS_GPTIMER1LD___S                                                    0
#define USBH2_USB_OTG_HS_GPTIMER1CTRL                                    (0xA080048C)
#define   USB_OTG_HS_GPTIMER1CTRL__GTPRUN___M                             0x80000000
#define   USB_OTG_HS_GPTIMER1CTRL__GTPRUN___S                                         31
#define   USB_OTG_HS_GPTIMER1CTRL__GTPRUN__TIMER_STOP                                0x0
#define   USB_OTG_HS_GPTIMER1CTRL__GTPRUN__TIMER_RUN                                 0x1
#define   USB_OTG_HS_GPTIMER1CTRL__GPTRST___M                             0x40000000
#define   USB_OTG_HS_GPTIMER1CTRL__GPTRST___S                                         30
#define   USB_OTG_HS_GPTIMER1CTRL__GPTRST__NO_ACTION                                 0x0
#define   USB_OTG_HS_GPTIMER1CTRL__GPTRST__LOAD_COUNTER_VALUE                        0x1
#define   USB_OTG_HS_GPTIMER1CTRL__RESERVED_BITS29_25___M                 0x3E000000
#define   USB_OTG_HS_GPTIMER1CTRL__RESERVED_BITS29_25___S                             25
#define   USB_OTG_HS_GPTIMER1CTRL__GPTMODE___M                            0x01000000
#define   USB_OTG_HS_GPTIMER1CTRL__GPTMODE___S                                        24
#define   USB_OTG_HS_GPTIMER1CTRL__GPTMODE__ONE_SHOT                                 0x0
#define   USB_OTG_HS_GPTIMER1CTRL__GPTMODE__REPEAT                                   0x1
#define   USB_OTG_HS_GPTIMER1CTRL__GPTCNT___M                             0x00FFFFFF
#define   USB_OTG_HS_GPTIMER1CTRL__GPTCNT___S                                          0
#define   USB_OTG_HS_GPTIMER1CTRL___M                                     0xFFFFFFFF
#define   USB_OTG_HS_GPTIMER1CTRL___S                                                  0
#define USBH2_USB_OTG_HS_AHB_BURST                                       (0xA0800490)
#define   USB_OTG_HS_AHB_BURST__AHB_BURST___M                             0x00000007
#define   USB_OTG_HS_AHB_BURST__AHB_BURST___S                                          0
#define   USB_OTG_HS_AHB_BURST__RESERVED_BITS31_3___M                     0xFFFFFFF8
#define   USB_OTG_HS_AHB_BURST__RESERVED_BITS31_3___S                                  3
#define   USB_OTG_HS_AHB_BURST___M                                        0xFFFFFFFF
#define   USB_OTG_HS_AHB_BURST___S                                                     0
#define USBH2_USB_OTG_HS_XTOR_STS                                        (0xA0800494)
#define   USB_OTG_HS_XTOR_STS__RESERVED_BIT0___M                          0x00000001
#define   USB_OTG_HS_XTOR_STS__RESERVED_BIT0___S                                       0
#define   USB_OTG_HS_XTOR_STS__GRANT_STOLEN___M                           0x00000002
#define   USB_OTG_HS_XTOR_STS__GRANT_STOLEN___S                                        1
#define   USB_OTG_HS_XTOR_STS__RESERVED_BITS31_2___M                      0xFFFFFFFC
#define   USB_OTG_HS_XTOR_STS__RESERVED_BITS31_2___S                                   2
#define   USB_OTG_HS_XTOR_STS___M                                         0xFFFFFFFF
#define   USB_OTG_HS_XTOR_STS___S                                                      0
#define USBH2_USB_OTG_HS_AHB_MODE                                        (0xA0800498)
#define   USB_OTG_HS_AHB_MODE__XTOR_BYPASS___M                            0x00000001
#define   USB_OTG_HS_AHB_MODE__XTOR_BYPASS___S                                         0
#define   USB_OTG_HS_AHB_MODE__GRANT_STOLEN_CLEAR___M                     0x00000002
#define   USB_OTG_HS_AHB_MODE__GRANT_STOLEN_CLEAR___S                                  1
#define   USB_OTG_HS_AHB_MODE__HPROT_MODE___M                             0x0000000C
#define   USB_OTG_HS_AHB_MODE__HPROT_MODE___S                                          2
#define   USB_OTG_HS_AHB_MODE__RESERVED_BITS31_4___M                      0xFFFFFFF0
#define   USB_OTG_HS_AHB_MODE__RESERVED_BITS31_4___S                                   4
#define   USB_OTG_HS_AHB_MODE___M                                         0xFFFFFFFF
#define   USB_OTG_HS_AHB_MODE___S                                                      0
#define USBH2_USB_OTG_HS_GEN_CONFIG                                      (0xA080049C)
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL___M               0x0000000F
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL___S                            0
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__DMA_ENG_0                   0x1
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__DMA_ENG_1                   0x2
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__DMA_ENG_2                   0x3
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__PROT_ENG_0                  0x4
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__PROT_ENG_1                  0x5
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__PROT_ENG_2                  0x6
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__PORT_CTRL_0                 0x7
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__PORT_CTRL_1                 0x8
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__TX_BUFFER                   0x9
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__RX_BUFFER                   0xA
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__UTG                         0xB
#define   USB_OTG_HS_GEN_CONFIG__DEV_PE_NAK_CTRL___M                      0x00000010
#define   USB_OTG_HS_GEN_CONFIG__DEV_PE_NAK_CTRL___S                                   4
#define   USB_OTG_HS_GEN_CONFIG__RESERVED_BITS7_5___M                     0x000000E0
#define   USB_OTG_HS_GEN_CONFIG__RESERVED_BITS7_5___S                                  5
#define   USB_OTG_HS_GEN_CONFIG__HOST_SIM_TIMERS_EN_STD___M               0x00000100
#define   USB_OTG_HS_GEN_CONFIG__HOST_SIM_TIMERS_EN_STD___S                            8
#define   USB_OTG_HS_GEN_CONFIG__HOST_SIM_TIMERS_EN_SUSP___M              0x00000200
#define   USB_OTG_HS_GEN_CONFIG__HOST_SIM_TIMERS_EN_SUSP___S                           9
#define   USB_OTG_HS_GEN_CONFIG___M                                       0x000003FF
#define   USB_OTG_HS_GEN_CONFIG___S                                                    0
#define USBH2_USB_OTG_HS_CAPLENGTH                                       (0xA0800500)
#define   USB_OTG_HS_CAPLENGTH__CAPLENGTH___M                             0x000000FF
#define   USB_OTG_HS_CAPLENGTH__CAPLENGTH___S                                          0
#define   USB_OTG_HS_CAPLENGTH___M                                        0x000000FF
#define   USB_OTG_HS_CAPLENGTH___S                                                     0
#define USBH2_USB_OTG_HS_HCIVERSION                                      (0xA0800502)
#define   USB_OTG_HS_HCIVERSION__HCIVERSION___M                           0x0000FFFF
#define   USB_OTG_HS_HCIVERSION__HCIVERSION___S                                        0
#define   USB_OTG_HS_HCIVERSION___M                                       0x0000FFFF
#define   USB_OTG_HS_HCIVERSION___S                                                    0
#define USBH2_USB_OTG_HS_HCSPARAMS                                       (0xA0800504)
#define   USB_OTG_HS_HCSPARAMS__RESERVED_BITS31_28___M                    0xF0000000
#define   USB_OTG_HS_HCSPARAMS__RESERVED_BITS31_28___S                                28
#define   USB_OTG_HS_HCSPARAMS__N_TT___M                                  0x0F000000
#define   USB_OTG_HS_HCSPARAMS__N_TT___S                                              24
#define   USB_OTG_HS_HCSPARAMS__N_PTT___M                                 0x00F00000
#define   USB_OTG_HS_HCSPARAMS__N_PTT___S                                             20
#define   USB_OTG_HS_HCSPARAMS__RESERVED_BITS19_17___M                    0x000E0000
#define   USB_OTG_HS_HCSPARAMS__RESERVED_BITS19_17___S                                17
#define   USB_OTG_HS_HCSPARAMS__PI___M                                    0x00010000
#define   USB_OTG_HS_HCSPARAMS__PI___S                                                16
#define   USB_OTG_HS_HCSPARAMS__N_CC___M                                  0x0000F000
#define   USB_OTG_HS_HCSPARAMS__N_CC___S                                              12
#define   USB_OTG_HS_HCSPARAMS__N_PCC___M                                 0x00000F00
#define   USB_OTG_HS_HCSPARAMS__N_PCC___S                                              8
#define   USB_OTG_HS_HCSPARAMS__RESERVED_BITS7_5___M                      0x000000E0
#define   USB_OTG_HS_HCSPARAMS__RESERVED_BITS7_5___S                                   5
#define   USB_OTG_HS_HCSPARAMS__PPC___M                                   0x00000010
#define   USB_OTG_HS_HCSPARAMS__PPC___S                                                4
#define   USB_OTG_HS_HCSPARAMS__N_PORTS___M                               0x0000000F
#define   USB_OTG_HS_HCSPARAMS__N_PORTS___S                                            0
#define   USB_OTG_HS_HCSPARAMS___M                                        0xFFFFFFFF
#define   USB_OTG_HS_HCSPARAMS___S                                                     0
#define USBH2_USB_OTG_HS_HCCPARAMS                                       (0xA0800508)
#define   USB_OTG_HS_HCCPARAMS__RESERVED_BITS31_16___M                    0xFFFF0000
#define   USB_OTG_HS_HCCPARAMS__RESERVED_BITS31_16___S                                16
#define   USB_OTG_HS_HCCPARAMS__EECP___M                                  0x0000FF00
#define   USB_OTG_HS_HCCPARAMS__EECP___S                                               8
#define   USB_OTG_HS_HCCPARAMS__IST___M                                   0x000000F0
#define   USB_OTG_HS_HCCPARAMS__IST___S                                                4
#define   USB_OTG_HS_HCCPARAMS__RESERVED_BIT3___M                         0x00000008
#define   USB_OTG_HS_HCCPARAMS__RESERVED_BIT3___S                                      3
#define   USB_OTG_HS_HCCPARAMS__ASP___M                                   0x00000004
#define   USB_OTG_HS_HCCPARAMS__ASP___S                                                2
#define   USB_OTG_HS_HCCPARAMS__PFL___M                                   0x00000002
#define   USB_OTG_HS_HCCPARAMS__PFL___S                                                1
#define   USB_OTG_HS_HCCPARAMS__ADC___M                                   0x00000001
#define   USB_OTG_HS_HCCPARAMS__ADC___S                                                0
#define   USB_OTG_HS_HCCPARAMS___M                                        0xFFFFFFFF
#define   USB_OTG_HS_HCCPARAMS___S                                                     0
#define USBH2_USB_OTG_HS_DCIVERSION                                      (0xA0800520)
#define   USB_OTG_HS_DCIVERSION__DCIVERSION___M                           0x0000FFFF
#define   USB_OTG_HS_DCIVERSION__DCIVERSION___S                                        0
#define   USB_OTG_HS_DCIVERSION___M                                       0x0000FFFF
#define   USB_OTG_HS_DCIVERSION___S                                                    0
#define USBH2_USB_OTG_HS_DCCPARAMS                                       (0xA0800524)
#define   USB_OTG_HS_DCCPARAMS__RESERVED_BITS31_9___M                     0xFFFFFE00
#define   USB_OTG_HS_DCCPARAMS__RESERVED_BITS31_9___S                                  9
#define   USB_OTG_HS_DCCPARAMS__HC___M                                    0x00000100
#define   USB_OTG_HS_DCCPARAMS__HC___S                                                 8
#define   USB_OTG_HS_DCCPARAMS__DC___M                                    0x00000080
#define   USB_OTG_HS_DCCPARAMS__DC___S                                                 7
#define   USB_OTG_HS_DCCPARAMS__RESERVED_BITS6_5___M                      0x00000060
#define   USB_OTG_HS_DCCPARAMS__RESERVED_BITS6_5___S                                   5
#define   USB_OTG_HS_DCCPARAMS__DEN___M                                   0x0000001F
#define   USB_OTG_HS_DCCPARAMS__DEN___S                                                0
#define   USB_OTG_HS_DCCPARAMS___M                                        0xFFFFFFFF
#define   USB_OTG_HS_DCCPARAMS___S                                                     0
#define USBH2_USB_OTG_HS_USBCMD                                          (0xA0800540)
#define   USB_OTG_HS_USBCMD__RST_CTRL___M                                 0x80000000
#define   USB_OTG_HS_USBCMD__RST_CTRL___S                                             31
#define   USB_OTG_HS_USBCMD__ULPI_STP_CTRL___M                            0x40000000
#define   USB_OTG_HS_USBCMD__ULPI_STP_CTRL___S                                        30
#define   USB_OTG_HS_USBCMD__ASYNC_INTR_CTRL___M                          0x20000000
#define   USB_OTG_HS_USBCMD__ASYNC_INTR_CTRL___S                                      29
#define   USB_OTG_HS_USBCMD__SE0_GLITCH_FIX_CTRL___M                      0x10000000
#define   USB_OTG_HS_USBCMD__SE0_GLITCH_FIX_CTRL___S                                  28
#define   USB_OTG_HS_USBCMD__RESERVED_BITS27_24___M                       0x0F000000
#define   USB_OTG_HS_USBCMD__RESERVED_BITS27_24___S                                   24
#define   USB_OTG_HS_USBCMD__ITC___M                                      0x00FF0000
#define   USB_OTG_HS_USBCMD__ITC___S                                                  16
#define   USB_OTG_HS_USBCMD__FS2___M                                      0x00008000
#define   USB_OTG_HS_USBCMD__FS2___S                                                  15
#define   USB_OTG_HS_USBCMD__RESERVED_BIT14___M                           0x00004000
#define   USB_OTG_HS_USBCMD__RESERVED_BIT14___S                                       14
#define   USB_OTG_HS_USBCMD__SUTW___M                                     0x00002000
#define   USB_OTG_HS_USBCMD__SUTW___S                                                 13
#define   USB_OTG_HS_USBCMD__ATDTW___M                                    0x00001000
#define   USB_OTG_HS_USBCMD__ATDTW___S                                                12
#define   USB_OTG_HS_USBCMD__ASPE___M                                     0x00000800
#define   USB_OTG_HS_USBCMD__ASPE___S                                                 11
#define   USB_OTG_HS_USBCMD__ASPE__PARK_MODE_IS_ENABLED                              0x1
#define   USB_OTG_HS_USBCMD__ASPE__PARK_MODE_IS_DISABLED                             0x0
#define   USB_OTG_HS_USBCMD__RESERVED_BIT10___M                           0x00000400
#define   USB_OTG_HS_USBCMD__RESERVED_BIT10___S                                       10
#define   USB_OTG_HS_USBCMD__ASP___M                                      0x00000300
#define   USB_OTG_HS_USBCMD__ASP___S                                                   8
#define   USB_OTG_HS_USBCMD__LR___M                                       0x00000080
#define   USB_OTG_HS_USBCMD__LR___S                                                    7
#define   USB_OTG_HS_USBCMD__IAA___M                                      0x00000040
#define   USB_OTG_HS_USBCMD__IAA___S                                                   6
#define   USB_OTG_HS_USBCMD__ASE___M                                      0x00000020
#define   USB_OTG_HS_USBCMD__ASE___S                                                   5
#define   USB_OTG_HS_USBCMD__ASE__DO_NOT_PROCESS_THE_ASYNCHRONOUS_SCHEDULE           0x0
#define   USB_OTG_HS_USBCMD__ASE__USE_THE_ASYNCLISTADDR_REGISTER_TO_ACCESS_THE_AS    0x1
#define   USB_OTG_HS_USBCMD__PSE___M                                      0x00000010
#define   USB_OTG_HS_USBCMD__PSE___S                                                   4
#define   USB_OTG_HS_USBCMD__PSE__DO_NOT_PROCESS_THE_PERIODIC_SCHEDULE               0x0
#define   USB_OTG_HS_USBCMD__PSE__USE_THE_PERIODICLISTBASE_REGISTER_TO_ACCESS_THE    0x1
#define   USB_OTG_HS_USBCMD__FS1___M                                      0x00000008
#define   USB_OTG_HS_USBCMD__FS1___S                                                   3
#define   USB_OTG_HS_USBCMD__FS0___M                                      0x00000004
#define   USB_OTG_HS_USBCMD__FS0___S                                                   2
#define   USB_OTG_HS_USBCMD__RST___M                                      0x00000002
#define   USB_OTG_HS_USBCMD__RST___S                                                   1
#define   USB_OTG_HS_USBCMD__RS___M                                       0x00000001
#define   USB_OTG_HS_USBCMD__RS___S                                                    0
#define   USB_OTG_HS_USBCMD__RS__RUN                                                 0x1
#define   USB_OTG_HS_USBCMD__RS__STOP                                                0x0
#define   USB_OTG_HS_USBCMD___M                                           0xFFFFFFFF
#define   USB_OTG_HS_USBCMD___S                                                        0
#define USBH2_USB_OTG_HS_USBSTS                                          (0xA0800544)
#define   USB_OTG_HS_USBSTS__ULPI_INTR___M                                0x80000000
#define   USB_OTG_HS_USBSTS__ULPI_INTR___S                                            31
#define   USB_OTG_HS_USBSTS__RESERVED_BITS31_26___M                       0x7C000000
#define   USB_OTG_HS_USBSTS__RESERVED_BITS31_26___S                                   26
#define   USB_OTG_HS_USBSTS__TI1___M                                      0x02000000
#define   USB_OTG_HS_USBSTS__TI1___S                                                  25
#define   USB_OTG_HS_USBSTS__TI0___M                                      0x01000000
#define   USB_OTG_HS_USBSTS__TI0___S                                                  24
#define   USB_OTG_HS_USBSTS__RESERVED_BITS23_20___M                       0x00F00000
#define   USB_OTG_HS_USBSTS__RESERVED_BITS23_20___S                                   20
#define   USB_OTG_HS_USBSTS__UPI___M                                      0x00080000
#define   USB_OTG_HS_USBSTS__UPI___S                                                  19
#define   USB_OTG_HS_USBSTS__UAI___M                                      0x00040000
#define   USB_OTG_HS_USBSTS__UAI___S                                                  18
#define   USB_OTG_HS_USBSTS__RESERVED_BIT17___M                           0x00020000
#define   USB_OTG_HS_USBSTS__RESERVED_BIT17___S                                       17
#define   USB_OTG_HS_USBSTS__NAKI___M                                     0x00010000
#define   USB_OTG_HS_USBSTS__NAKI___S                                                 16
#define   USB_OTG_HS_USBSTS__AS___M                                       0x00008000
#define   USB_OTG_HS_USBSTS__AS___S                                                   15
#define   USB_OTG_HS_USBSTS__PS___M                                       0x00004000
#define   USB_OTG_HS_USBSTS__PS___S                                                   14
#define   USB_OTG_HS_USBSTS__RCL___M                                      0x00002000
#define   USB_OTG_HS_USBSTS__RCL___S                                                  13
#define   USB_OTG_HS_USBSTS__HCH___M                                      0x00001000
#define   USB_OTG_HS_USBSTS__HCH___S                                                  12
#define   USB_OTG_HS_USBSTS__RESERVED_BIT11___M                           0x00000800
#define   USB_OTG_HS_USBSTS__RESERVED_BIT11___S                                       11
#define   USB_OTG_HS_USBSTS__ULPII___M                                    0x00000400
#define   USB_OTG_HS_USBSTS__ULPII___S                                                10
#define   USB_OTG_HS_USBSTS__RESERVED_BIT9___M                            0x00000200
#define   USB_OTG_HS_USBSTS__RESERVED_BIT9___S                                         9
#define   USB_OTG_HS_USBSTS__SLI___M                                      0x00000100
#define   USB_OTG_HS_USBSTS__SLI___S                                                   8
#define   USB_OTG_HS_USBSTS__SRI___M                                      0x00000080
#define   USB_OTG_HS_USBSTS__SRI___S                                                   7
#define   USB_OTG_HS_USBSTS__URI___M                                      0x00000040
#define   USB_OTG_HS_USBSTS__URI___S                                                   6
#define   USB_OTG_HS_USBSTS__AAI___M                                      0x00000020
#define   USB_OTG_HS_USBSTS__AAI___S                                                   5
#define   USB_OTG_HS_USBSTS__SEI___M                                      0x00000010
#define   USB_OTG_HS_USBSTS__SEI___S                                                   4
#define   USB_OTG_HS_USBSTS__FRI___M                                      0x00000008
#define   USB_OTG_HS_USBSTS__FRI___S                                                   3
#define   USB_OTG_HS_USBSTS__PCI___M                                      0x00000004
#define   USB_OTG_HS_USBSTS__PCI___S                                                   2
#define   USB_OTG_HS_USBSTS__UEI___M                                      0x00000002
#define   USB_OTG_HS_USBSTS__UEI___S                                                   1
#define   USB_OTG_HS_USBSTS__UI___M                                       0x00000001
#define   USB_OTG_HS_USBSTS__UI___S                                                    0
#define   USB_OTG_HS_USBSTS___M                                           0xFFFFFFFF
#define   USB_OTG_HS_USBSTS___S                                                        0
#define USBH2_USB_OTG_HS_USBINTR                                         (0xA0800548)
#define   USB_OTG_HS_USBINTR__ULPI_INTR_EN___M                            0x80000000
#define   USB_OTG_HS_USBINTR__ULPI_INTR_EN___S                                        31
#define   USB_OTG_HS_USBINTR__RESERVED_BITS31_26___M                      0x7C000000
#define   USB_OTG_HS_USBINTR__RESERVED_BITS31_26___S                                  26
#define   USB_OTG_HS_USBINTR__TIE1___M                                    0x02000000
#define   USB_OTG_HS_USBINTR__TIE1___S                                                25
#define   USB_OTG_HS_USBINTR__TIE0___M                                    0x01000000
#define   USB_OTG_HS_USBINTR__TIE0___S                                                24
#define   USB_OTG_HS_USBINTR__RESERVED_BITS23_20___M                      0x00F00000
#define   USB_OTG_HS_USBINTR__RESERVED_BITS23_20___S                                  20
#define   USB_OTG_HS_USBINTR__UPIE___M                                    0x00080000
#define   USB_OTG_HS_USBINTR__UPIE___S                                                19
#define   USB_OTG_HS_USBINTR__UAIE___M                                    0x00040000
#define   USB_OTG_HS_USBINTR__UAIE___S                                                18
#define   USB_OTG_HS_USBINTR__RESERVED_BIT17___M                          0x00020000
#define   USB_OTG_HS_USBINTR__RESERVED_BIT17___S                                      17
#define   USB_OTG_HS_USBINTR__NAKE___M                                    0x00010000
#define   USB_OTG_HS_USBINTR__NAKE___S                                                16
#define   USB_OTG_HS_USBINTR__RESERVED_BITS15_11___M                      0x0000F800
#define   USB_OTG_HS_USBINTR__RESERVED_BITS15_11___S                                  11
#define   USB_OTG_HS_USBINTR__ULPIE___M                                   0x00000400
#define   USB_OTG_HS_USBINTR__ULPIE___S                                               10
#define   USB_OTG_HS_USBINTR__RESERVED_BIT9___M                           0x00000200
#define   USB_OTG_HS_USBINTR__RESERVED_BIT9___S                                        9
#define   USB_OTG_HS_USBINTR__SLE___M                                     0x00000100
#define   USB_OTG_HS_USBINTR__SLE___S                                                  8
#define   USB_OTG_HS_USBINTR__SRE___M                                     0x00000080
#define   USB_OTG_HS_USBINTR__SRE___S                                                  7
#define   USB_OTG_HS_USBINTR__URE___M                                     0x00000040
#define   USB_OTG_HS_USBINTR__URE___S                                                  6
#define   USB_OTG_HS_USBINTR__AAE___M                                     0x00000020
#define   USB_OTG_HS_USBINTR__AAE___S                                                  5
#define   USB_OTG_HS_USBINTR__SEE___M                                     0x00000010
#define   USB_OTG_HS_USBINTR__SEE___S                                                  4
#define   USB_OTG_HS_USBINTR__FRE___M                                     0x00000008
#define   USB_OTG_HS_USBINTR__FRE___S                                                  3
#define   USB_OTG_HS_USBINTR__PCE___M                                     0x00000004
#define   USB_OTG_HS_USBINTR__PCE___S                                                  2
#define   USB_OTG_HS_USBINTR__UEE___M                                     0x00000002
#define   USB_OTG_HS_USBINTR__UEE___S                                                  1
#define   USB_OTG_HS_USBINTR__UE___M                                      0x00000001
#define   USB_OTG_HS_USBINTR__UE___S                                                   0
#define   USB_OTG_HS_USBINTR___M                                          0xFFFFFFFF
#define   USB_OTG_HS_USBINTR___S                                                       0
#define USBH2_USB_OTG_HS_FRINDEX                                         (0xA080054C)
#define   USB_OTG_HS_FRINDEX__RESERVED_BITS31_14___M                      0xFFFFC000
#define   USB_OTG_HS_FRINDEX__RESERVED_BITS31_14___S                                  14
#define   USB_OTG_HS_FRINDEX__FRINDEX___M                                 0x00003FFF
#define   USB_OTG_HS_FRINDEX__FRINDEX___S                                              0
#define   USB_OTG_HS_FRINDEX___M                                          0xFFFFFFFF
#define   USB_OTG_HS_FRINDEX___S                                                       0
#define USBH2_USB_OTG_HS_PERIODICLISTBASE                                (0xA0800554)
#define   USB_OTG_HS_PERIODICLISTBASE__PERBASE___M                        0xFFFFF000
#define   USB_OTG_HS_PERIODICLISTBASE__PERBASE___S                                    12
#define   USB_OTG_HS_PERIODICLISTBASE__RESERVED_BITS11_0___M              0x00000FFF
#define   USB_OTG_HS_PERIODICLISTBASE__RESERVED_BITS11_0___S                           0
#define   USB_OTG_HS_PERIODICLISTBASE___M                                 0xFFFFFFFF
#define   USB_OTG_HS_PERIODICLISTBASE___S                                              0
#define USBH2_USB_OTG_HS_DEVICEADDR                                      (0xA0800554)
#define   USB_OTG_HS_DEVICEADDR__USBADR___M                               0xFE000000
#define   USB_OTG_HS_DEVICEADDR__USBADR___S                                           25
#define   USB_OTG_HS_DEVICEADDR__USBADRA___M                              0x01000000
#define   USB_OTG_HS_DEVICEADDR__USBADRA___S                                          24
#define   USB_OTG_HS_DEVICEADDR__RESERVED_BITS23_0___M                    0x00FFFFFF
#define   USB_OTG_HS_DEVICEADDR__RESERVED_BITS23_0___S                                 0
#define   USB_OTG_HS_DEVICEADDR___M                                       0xFFFFFFFF
#define   USB_OTG_HS_DEVICEADDR___S                                                    0
#define USBH2_USB_OTG_HS_ASYNCLISTADDR                                   (0xA0800558)
#define   USB_OTG_HS_ASYNCLISTADDR__ASYBASE___M                           0xFFFFFFE0
#define   USB_OTG_HS_ASYNCLISTADDR__ASYBASE___S                                        5
#define   USB_OTG_HS_ASYNCLISTADDR__RESERVED_BITS4_0___M                  0x0000001F
#define   USB_OTG_HS_ASYNCLISTADDR__RESERVED_BITS4_0___S                               0
#define   USB_OTG_HS_ASYNCLISTADDR___M                                    0xFFFFFFFF
#define   USB_OTG_HS_ASYNCLISTADDR___S                                                 0
#define USBH2_USB_OTG_HS_ENDPOINTLISTADDR                                (0xA0800558)
#define   USB_OTG_HS_ENDPOINTLISTADDR__EPBASE___M                         0xFFFFF800
#define   USB_OTG_HS_ENDPOINTLISTADDR__EPBASE___S                                     11
#define   USB_OTG_HS_ENDPOINTLISTADDR__RESERVED_BITS10_0___M              0x000007FF
#define   USB_OTG_HS_ENDPOINTLISTADDR__RESERVED_BITS10_0___S                           0
#define   USB_OTG_HS_ENDPOINTLISTADDR___M                                 0xFFFFFFFF
#define   USB_OTG_HS_ENDPOINTLISTADDR___S                                              0
#define USBH2_USB_OTG_HS_TTCTRL                                          (0xA080055C)
#define   USB_OTG_HS_TTCTRL__RESERVED_BIT31___M                           0x80000000
#define   USB_OTG_HS_TTCTRL__RESERVED_BIT31___S                                       31
#define   USB_OTG_HS_TTCTRL__TTHA___M                                     0x7F000000
#define   USB_OTG_HS_TTCTRL__TTHA___S                                                 24
#define   USB_OTG_HS_TTCTRL__RESERVED_BITS23_0___M                        0x00FFFFFF
#define   USB_OTG_HS_TTCTRL__RESERVED_BITS23_0___S                                     0
#define   USB_OTG_HS_TTCTRL___M                                           0xFFFFFFFF
#define   USB_OTG_HS_TTCTRL___S                                                        0
#define USBH2_USB_OTG_HS_BURSTSIZE                                       (0xA0800560)
#define   USB_OTG_HS_BURSTSIZE__RESERVED_BITS31_16___M                    0xFFFF0000
#define   USB_OTG_HS_BURSTSIZE__RESERVED_BITS31_16___S                                16
#define   USB_OTG_HS_BURSTSIZE__TXPBURST___M                              0x0000FF00
#define   USB_OTG_HS_BURSTSIZE__TXPBURST___S                                           8
#define   USB_OTG_HS_BURSTSIZE__RXPBURST___M                              0x000000FF
#define   USB_OTG_HS_BURSTSIZE__RXPBURST___S                                           0
#define   USB_OTG_HS_BURSTSIZE___M                                        0xFFFFFFFF
#define   USB_OTG_HS_BURSTSIZE___S                                                     0
#define USBH2_USB_OTG_HS_TXFILLTUNING                                    (0xA0800564)
#define   USB_OTG_HS_TXFILLTUNING__RESERVED_BITS31_22___M                 0xFFC00000
#define   USB_OTG_HS_TXFILLTUNING__RESERVED_BITS31_22___S                             22
#define   USB_OTG_HS_TXFILLTUNING__TXFIFOTHRES___M                        0x003F0000
#define   USB_OTG_HS_TXFILLTUNING__TXFIFOTHRES___S                                    16
#define   USB_OTG_HS_TXFILLTUNING__RESERVED_BITS15_13___M                 0x0000E000
#define   USB_OTG_HS_TXFILLTUNING__RESERVED_BITS15_13___S                             13
#define   USB_OTG_HS_TXFILLTUNING__TXSCHHEALTH___M                        0x00001F00
#define   USB_OTG_HS_TXFILLTUNING__TXSCHHEALTH___S                                     8
#define   USB_OTG_HS_TXFILLTUNING__TXSCHOH___M                            0x000000FF
#define   USB_OTG_HS_TXFILLTUNING__TXSCHOH___S                                         0
#define   USB_OTG_HS_TXFILLTUNING___M                                     0xFFFFFFFF
#define   USB_OTG_HS_TXFILLTUNING___S                                                  0
#define USBH2_USB_OTG_HS_ULPI_VIEWPORT                                   (0xA0800570)
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIWU___M                            0x80000000
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIWU___S                                        31
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIRUN___M                           0x40000000
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIRUN___S                                       30
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIRW___M                            0x20000000
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIRW___S                                        29
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIRW__READ                                     0x0
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIRW__WRITE                                    0x1
#define   USB_OTG_HS_ULPI_VIEWPORT__RESERVED_BIT28___M                    0x10000000
#define   USB_OTG_HS_ULPI_VIEWPORT__RESERVED_BIT28___S                                28
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPISS___M                            0x08000000
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPISS___S                                        27
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPISS__NORMAL_SYNC_STATE                        0x1
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPISS__IN_ANOTHER_STATE                         0x0
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIPORT___M                          0x07000000
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIPORT___S                                      24
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIADDR___M                          0x00FF0000
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIADDR___S                                      16
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIDATRD___M                         0x0000FF00
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIDATRD___S                                      8
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIDATWR___M                         0x000000FF
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIDATWR___S                                      0
#define   USB_OTG_HS_ULPI_VIEWPORT___M                                    0xFFFFFFFF
#define   USB_OTG_HS_ULPI_VIEWPORT___S                                                 0
#define USBH2_USB_OTG_HS_ENDPTNAK                                        (0xA0800578)
#define   USB_OTG_HS_ENDPTNAK__EPTN___M                                   0xFFFF0000
#define   USB_OTG_HS_ENDPTNAK__EPTN___S                                               16
#define   USB_OTG_HS_ENDPTNAK__EPRN___M                                   0x0000FFFF
#define   USB_OTG_HS_ENDPTNAK__EPRN___S                                                0
#define   USB_OTG_HS_ENDPTNAK___M                                         0xFFFFFFFF
#define   USB_OTG_HS_ENDPTNAK___S                                                      0
#define USBH2_USB_OTG_HS_ENDPTNAKEN                                      (0xA080057C)
#define   USB_OTG_HS_ENDPTNAKEN__EPTNE___M                                0xFFFF0000
#define   USB_OTG_HS_ENDPTNAKEN__EPTNE___S                                            16
#define   USB_OTG_HS_ENDPTNAKEN__EPRNE___M                                0x0000FFFF
#define   USB_OTG_HS_ENDPTNAKEN__EPRNE___S                                             0
#define   USB_OTG_HS_ENDPTNAKEN___M                                       0xFFFFFFFF
#define   USB_OTG_HS_ENDPTNAKEN___S                                                    0
#define USBH2_USB_OTG_HS_PORTSC                                          (0xA0800584)
#define   USB_OTG_HS_PORTSC__PTS___M                                      0xC0000000
#define   USB_OTG_HS_PORTSC__PTS___S                                                  30
#define   USB_OTG_HS_PORTSC__STS___M                                      0x20000000
#define   USB_OTG_HS_PORTSC__STS___S                                                  29
#define   USB_OTG_HS_PORTSC__PTW___M                                      0x10000000
#define   USB_OTG_HS_PORTSC__PTW___S                                                  28
#define   USB_OTG_HS_PORTSC__PSPD___M                                     0x0C000000
#define   USB_OTG_HS_PORTSC__PSPD___S                                                 26
#define   USB_OTG_HS_PORTSC__PSPD__FULL_SPEED                                        0x0
#define   USB_OTG_HS_PORTSC__PSPD__LOW_SPEED                                         0x1
#define   USB_OTG_HS_PORTSC__PSPD__HIGH_SPEED                                        0x2
#define   USB_OTG_HS_PORTSC__RESERVED_BIT25___M                           0x02000000
#define   USB_OTG_HS_PORTSC__RESERVED_BIT25___S                                       25
#define   USB_OTG_HS_PORTSC__PFSC___M                                     0x01000000
#define   USB_OTG_HS_PORTSC__PFSC___S                                                 24
#define   USB_OTG_HS_PORTSC__PHCD___M                                     0x00800000
#define   USB_OTG_HS_PORTSC__PHCD___S                                                 23
#define   USB_OTG_HS_PORTSC__PHCD__DISABLE_THE_PHY_CLOCK                             0x1
#define   USB_OTG_HS_PORTSC__PHCD__ENABLE_THE_PHY_CLOCK                              0x0
#define   USB_OTG_HS_PORTSC__WKOC___M                                     0x00400000
#define   USB_OTG_HS_PORTSC__WKOC___S                                                 22
#define   USB_OTG_HS_PORTSC__WKDS___M                                     0x00200000
#define   USB_OTG_HS_PORTSC__WKDS___S                                                 21
#define   USB_OTG_HS_PORTSC__WKCN___M                                     0x00100000
#define   USB_OTG_HS_PORTSC__WKCN___S                                                 20
#define   USB_OTG_HS_PORTSC__PTC___M                                      0x000F0000
#define   USB_OTG_HS_PORTSC__PTC___S                                                  16
#define   USB_OTG_HS_PORTSC__PIC___M                                      0x0000C000
#define   USB_OTG_HS_PORTSC__PIC___S                                                  14
#define   USB_OTG_HS_PORTSC__PIC__PORT_INDICATORS_ARE_OFF                            0x0
#define   USB_OTG_HS_PORTSC__PIC__AMBER                                              0x1
#define   USB_OTG_HS_PORTSC__PIC__GREEN                                              0x2
#define   USB_OTG_HS_PORTSC__PO___M                                       0x00002000
#define   USB_OTG_HS_PORTSC__PO___S                                                   13
#define   USB_OTG_HS_PORTSC__PP___M                                       0x00001000
#define   USB_OTG_HS_PORTSC__PP___S                                                   12
#define   USB_OTG_HS_PORTSC__LS___M                                       0x00000C00
#define   USB_OTG_HS_PORTSC__LS___S                                                   10
#define   USB_OTG_HS_PORTSC__LS__SE0                                                 0x0
#define   USB_OTG_HS_PORTSC__LS__J_STATE                                             0x2
#define   USB_OTG_HS_PORTSC__LS__K_STATE                                             0x1
#define   USB_OTG_HS_PORTSC__HSP___M                                      0x00000200
#define   USB_OTG_HS_PORTSC__HSP___S                                                   9
#define   USB_OTG_HS_PORTSC__PR___M                                       0x00000100
#define   USB_OTG_HS_PORTSC__PR___S                                                    8
#define   USB_OTG_HS_PORTSC__SUSP___M                                     0x00000080
#define   USB_OTG_HS_PORTSC__SUSP___S                                                  7
#define   USB_OTG_HS_PORTSC__SUSP__ENABLE                                            0x2
#define   USB_OTG_HS_PORTSC__SUSP__SUSPEND                                           0x3
#define   USB_OTG_HS_PORTSC__FPR___M                                      0x00000040
#define   USB_OTG_HS_PORTSC__FPR___S                                                   6
#define   USB_OTG_HS_PORTSC__OCC___M                                      0x00000020
#define   USB_OTG_HS_PORTSC__OCC___S                                                   5
#define   USB_OTG_HS_PORTSC__OCA___M                                      0x00000010
#define   USB_OTG_HS_PORTSC__OCA___S                                                   4
#define   USB_OTG_HS_PORTSC__OCA__THIS_PORT_CURRENTLY_HAS_AN_OVER_CURRENT_CONDITI    0x1
#define   USB_OTG_HS_PORTSC__OCA__THIS_PORT_DOES_NOT_HAVE_AN_OVER_CURRENT_CONDITI    0x0
#define   USB_OTG_HS_PORTSC__PEC___M                                      0x00000008
#define   USB_OTG_HS_PORTSC__PEC___S                                                   3
#define   USB_OTG_HS_PORTSC__PEC__PORT_ENABLED_DISABLED_STATUS_HAS_CHANGED           0x1
#define   USB_OTG_HS_PORTSC__PEC__NO_CHANGE                                          0x0
#define   USB_OTG_HS_PORTSC__PE___M                                       0x00000004
#define   USB_OTG_HS_PORTSC__PE___S                                                    2
#define   USB_OTG_HS_PORTSC__PE__ENABLE                                              0x1
#define   USB_OTG_HS_PORTSC__PE__DISABLE                                             0x0
#define   USB_OTG_HS_PORTSC__CSC___M                                      0x00000002
#define   USB_OTG_HS_PORTSC__CSC___S                                                   1
#define   USB_OTG_HS_PORTSC__CSC__CHANGE_IN_CURRENT_CONNECT_STATUS                   0x1
#define   USB_OTG_HS_PORTSC__CSC__NO_CHANGE                                          0x0
#define   USB_OTG_HS_PORTSC__CCS___M                                      0x00000001
#define   USB_OTG_HS_PORTSC__CCS___S                                                   0
#define   USB_OTG_HS_PORTSC__CCS__DEVICE_IS_PRESENT_ON_PORT                          0x1
#define   USB_OTG_HS_PORTSC__CCS__NO_DEVICE_IS_PRESENT                               0x0
#define   USB_OTG_HS_PORTSC__CCS__ATTACHED                                           0x1
#define   USB_OTG_HS_PORTSC__CCS__NOT_ATTACHED                                       0x0
#define   USB_OTG_HS_PORTSC___M                                           0xFFFFFFFF
#define   USB_OTG_HS_PORTSC___S                                                        0
#define USBH2_USB_OTG_HS_OTGSC                                           (0xA08005A4)
#define   USB_OTG_HS_OTGSC__RESERVED_BIT31___M                            0x80000000
#define   USB_OTG_HS_OTGSC__RESERVED_BIT31___S                                        31
#define   USB_OTG_HS_OTGSC__DPIE___M                                      0x40000000
#define   USB_OTG_HS_OTGSC__DPIE___S                                                  30
#define   USB_OTG_HS_OTGSC__1MSE___M                                      0x20000000
#define   USB_OTG_HS_OTGSC__1MSE___S                                                  29
#define   USB_OTG_HS_OTGSC__BSEIE___M                                     0x10000000
#define   USB_OTG_HS_OTGSC__BSEIE___S                                                 28
#define   USB_OTG_HS_OTGSC__BSVIE___M                                     0x08000000
#define   USB_OTG_HS_OTGSC__BSVIE___S                                                 27
#define   USB_OTG_HS_OTGSC__ASVIE___M                                     0x04000000
#define   USB_OTG_HS_OTGSC__ASVIE___S                                                 26
#define   USB_OTG_HS_OTGSC__AVVIE___M                                     0x02000000
#define   USB_OTG_HS_OTGSC__AVVIE___S                                                 25
#define   USB_OTG_HS_OTGSC__IDIE___M                                      0x01000000
#define   USB_OTG_HS_OTGSC__IDIE___S                                                  24
#define   USB_OTG_HS_OTGSC__RESERVED_BIT23___M                            0x00800000
#define   USB_OTG_HS_OTGSC__RESERVED_BIT23___S                                        23
#define   USB_OTG_HS_OTGSC__DPIS___M                                      0x00400000
#define   USB_OTG_HS_OTGSC__DPIS___S                                                  22
#define   USB_OTG_HS_OTGSC__1MSS___M                                      0x00200000
#define   USB_OTG_HS_OTGSC__1MSS___S                                                  21
#define   USB_OTG_HS_OTGSC__BSEIS___M                                     0x00100000
#define   USB_OTG_HS_OTGSC__BSEIS___S                                                 20
#define   USB_OTG_HS_OTGSC__BSVIS___M                                     0x00080000
#define   USB_OTG_HS_OTGSC__BSVIS___S                                                 19
#define   USB_OTG_HS_OTGSC__ASVIS___M                                     0x00040000
#define   USB_OTG_HS_OTGSC__ASVIS___S                                                 18
#define   USB_OTG_HS_OTGSC__AVVIS___M                                     0x00020000
#define   USB_OTG_HS_OTGSC__AVVIS___S                                                 17
#define   USB_OTG_HS_OTGSC__IDIS___M                                      0x00010000
#define   USB_OTG_HS_OTGSC__IDIS___S                                                  16
#define   USB_OTG_HS_OTGSC__RESERVED_BIT15___M                            0x00008000
#define   USB_OTG_HS_OTGSC__RESERVED_BIT15___S                                        15
#define   USB_OTG_HS_OTGSC__DPS___M                                       0x00004000
#define   USB_OTG_HS_OTGSC__DPS___S                                                   14
#define   USB_OTG_HS_OTGSC__1MST___M                                      0x00002000
#define   USB_OTG_HS_OTGSC__1MST___S                                                  13
#define   USB_OTG_HS_OTGSC__BSE___M                                       0x00001000
#define   USB_OTG_HS_OTGSC__BSE___S                                                   12
#define   USB_OTG_HS_OTGSC__BSV___M                                       0x00000800
#define   USB_OTG_HS_OTGSC__BSV___S                                                   11
#define   USB_OTG_HS_OTGSC__ASV___M                                       0x00000400
#define   USB_OTG_HS_OTGSC__ASV___S                                                   10
#define   USB_OTG_HS_OTGSC__AVV___M                                       0x00000200
#define   USB_OTG_HS_OTGSC__AVV___S                                                    9
#define   USB_OTG_HS_OTGSC__ID___M                                        0x00000100
#define   USB_OTG_HS_OTGSC__ID___S                                                     8
#define   USB_OTG_HS_OTGSC__ID__A_DEVICE                                             0x0
#define   USB_OTG_HS_OTGSC__ID__B_DEVICE                                             0x1
#define   USB_OTG_HS_OTGSC__HABA___M                                      0x00000080
#define   USB_OTG_HS_OTGSC__HABA___S                                                   7
#define   USB_OTG_HS_OTGSC__HABA__DISABLED                                           0x0
#define   USB_OTG_HS_OTGSC__HABA__ENABLE_AUTOMATIC_B_DISCONNECT_TO_A_CONNECT_SEQU    0x1
#define   USB_OTG_HS_OTGSC__HADP___M                                      0x00000040
#define   USB_OTG_HS_OTGSC__HADP___S                                                   6
#define   USB_OTG_HS_OTGSC__IDPU___M                                      0x00000020
#define   USB_OTG_HS_OTGSC__IDPU___S                                                   5
#define   USB_OTG_HS_OTGSC__IDPU__OFF                                                0x0
#define   USB_OTG_HS_OTGSC__IDPU__ON_DEFAULT                                         0x1
#define   USB_OTG_HS_OTGSC__DP___M                                        0x00000010
#define   USB_OTG_HS_OTGSC__DP___S                                                     4
#define   USB_OTG_HS_OTGSC__OT___M                                        0x00000008
#define   USB_OTG_HS_OTGSC__OT___S                                                     3
#define   USB_OTG_HS_OTGSC__HAAR___M                                      0x00000004
#define   USB_OTG_HS_OTGSC__HAAR___S                                                   2
#define   USB_OTG_HS_OTGSC__HAAR__DISABLED                                           0x0
#define   USB_OTG_HS_OTGSC__HAAR__ENABLE_AUTOMATIC_RESET_AFTER_CONNECT_ON_HOST_PO    0x1
#define   USB_OTG_HS_OTGSC__VC___M                                        0x00000002
#define   USB_OTG_HS_OTGSC__VC___S                                                     1
#define   USB_OTG_HS_OTGSC__VD___M                                        0x00000001
#define   USB_OTG_HS_OTGSC__VD___S                                                     0
#define   USB_OTG_HS_OTGSC___M                                            0xFFFFFFFF
#define   USB_OTG_HS_OTGSC___S                                                         0
#define USBH2_USB_OTG_HS_USBMODE                                         (0xA08005A8)
#define   USB_OTG_HS_USBMODE__RESERVED_BITS31_6___M                       0xFFFFFFC0
#define   USB_OTG_HS_USBMODE__RESERVED_BITS31_6___S                                    6
#define   USB_OTG_HS_USBMODE__VBPS___M                                    0x00000020
#define   USB_OTG_HS_USBMODE__VBPS___S                                                 5
#define   USB_OTG_HS_USBMODE__VBPS__OUTPUT_IS_0                                      0x0
#define   USB_OTG_HS_USBMODE__VBPS__OUTPUT_IS_1                                      0x1
#define   USB_OTG_HS_USBMODE__SDIS___M                                    0x00000010
#define   USB_OTG_HS_USBMODE__SDIS___S                                                 4
#define   USB_OTG_HS_USBMODE__SDIS__INACTIVE_DEFAULT                                 0x0
#define   USB_OTG_HS_USBMODE__SDIS__ACTIVE                                           0x1
#define   USB_OTG_HS_USBMODE__SLOM___M                                    0x00000008
#define   USB_OTG_HS_USBMODE__SLOM___S                                                 3
#define   USB_OTG_HS_USBMODE__SLOM__SETUP_LOCKOUTS_ON                                0x0
#define   USB_OTG_HS_USBMODE__SLOM__SETUP_LOCKOUTS_OFF                               0x1
#define   USB_OTG_HS_USBMODE__ES___M                                      0x00000004
#define   USB_OTG_HS_USBMODE__ES___S                                                   2
#define   USB_OTG_HS_USBMODE__ES__LITTLE_ENDIAN_DEFAULT_FIRST_BYTE_REFERENCED_IN_    0x0
#define   USB_OTG_HS_USBMODE__ES__BIG_ENDIAN_FIRST_BYTE_REFERENCED_IN_MOST_SIGNIF    0x1
#define   USB_OTG_HS_USBMODE__CM___M                                      0x00000003
#define   USB_OTG_HS_USBMODE__CM___S                                                   0
#define   USB_OTG_HS_USBMODE__CM__IDLE_DEFAULT_FOR_COMBINATION_HOST_DEVICE           0x0
#define   USB_OTG_HS_USBMODE__CM__DEVICE_CONTROLLER_DEFAULT_FOR_DEVICE_ONLY_CONTR    0x2
#define   USB_OTG_HS_USBMODE__CM__HOST_CONTROLLER_DEFAULT_FOR_HOST_ONLY_CONTROLLE    0x3
#define   USB_OTG_HS_USBMODE___M                                          0xFFFFFFFF
#define   USB_OTG_HS_USBMODE___S                                                       0
#define USBH2_USB_OTG_HS_ENPDTSETUPSTAT                                  (0xA08005AC)
#define   USB_OTG_HS_ENPDTSETUPSTAT__RESERVED_BITS31_16___M               0xFFFF0000
#define   USB_OTG_HS_ENPDTSETUPSTAT__RESERVED_BITS31_16___S                           16
#define   USB_OTG_HS_ENPDTSETUPSTAT__ENDPTSETUPSTAT___M                   0x0000FFFF
#define   USB_OTG_HS_ENPDTSETUPSTAT__ENDPTSETUPSTAT___S                                0
#define   USB_OTG_HS_ENPDTSETUPSTAT___M                                   0xFFFFFFFF
#define   USB_OTG_HS_ENPDTSETUPSTAT___S                                                0
#define USBH2_USB_OTG_HS_ENDPTPRIME                                      (0xA08005B0)
#define   USB_OTG_HS_ENDPTPRIME__PETB___M                                 0xFFFF0000
#define   USB_OTG_HS_ENDPTPRIME__PETB___S                                             16
#define   USB_OTG_HS_ENDPTPRIME__PERB___M                                 0x0000FFFF
#define   USB_OTG_HS_ENDPTPRIME__PERB___S                                              0
#define   USB_OTG_HS_ENDPTPRIME___M                                       0xFFFFFFFF
#define   USB_OTG_HS_ENDPTPRIME___S                                                    0
#define USBH2_USB_OTG_HS_ENDPTFLUSH                                      (0xA08005B4)
#define   USB_OTG_HS_ENDPTFLUSH__FETB___M                                 0xFFFF0000
#define   USB_OTG_HS_ENDPTFLUSH__FETB___S                                             16
#define   USB_OTG_HS_ENDPTFLUSH__FERB___M                                 0x0000FFFF
#define   USB_OTG_HS_ENDPTFLUSH__FERB___S                                              0
#define   USB_OTG_HS_ENDPTFLUSH___M                                       0xFFFFFFFF
#define   USB_OTG_HS_ENDPTFLUSH___S                                                    0
#define USBH2_USB_OTG_HS_ENDPTSTAT                                       (0xA08005B8)
#define   USB_OTG_HS_ENDPTSTAT__ETBR___M                                  0xFFFF0000
#define   USB_OTG_HS_ENDPTSTAT__ETBR___S                                              16
#define   USB_OTG_HS_ENDPTSTAT__ERBR___M                                  0x0000FFFF
#define   USB_OTG_HS_ENDPTSTAT__ERBR___S                                               0
#define   USB_OTG_HS_ENDPTSTAT___M                                        0xFFFFFFFF
#define   USB_OTG_HS_ENDPTSTAT___S                                                     0
#define USBH2_USB_OTG_HS_ENDPTCOMPLETE                                   (0xA08005BC)
#define   USB_OTG_HS_ENDPTCOMPLETE__ETCE___M                              0xFFFF0000
#define   USB_OTG_HS_ENDPTCOMPLETE__ETCE___S                                          16
#define   USB_OTG_HS_ENDPTCOMPLETE__ERCE___M                              0x0000FFFF
#define   USB_OTG_HS_ENDPTCOMPLETE__ERCE___S                                           0
#define   USB_OTG_HS_ENDPTCOMPLETE___M                                    0xFFFFFFFF
#define   USB_OTG_HS_ENDPTCOMPLETE___S                                                 0
#define USBH2_USB_OTG_HS_ENDPTCTRL0                                      (0xA08005C0)
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BITS31_24___S                               24
#define   USB_OTG_HS_ENDPTCTRL0__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRL0__TXE___S                                              23
#define   USB_OTG_HS_ENDPTCTRL0__TXE__ENABLED                                        0x1
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BITS22_20___M                   0x00700000
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BITS22_20___S                               20
#define   USB_OTG_HS_ENDPTCTRL0__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRL0__TXT___S                                              18
#define   USB_OTG_HS_ENDPTCTRL0__TXT__CONTROL                                        0x0
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BIT17___M                       0x00020000
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BIT17___S                                   17
#define   USB_OTG_HS_ENDPTCTRL0__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRL0__TXS___S                                              16
#define   USB_OTG_HS_ENDPTCTRL0__TXS__END_POINT_OK_DEFAULT                           0x0
#define   USB_OTG_HS_ENDPTCTRL0__TXS__END_POINT_STALLED                              0x1
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BITS15_8___S                                 8
#define   USB_OTG_HS_ENDPTCTRL0__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRL0__RXE___S                                               7
#define   USB_OTG_HS_ENDPTCTRL0__RXE__ENABLED                                        0x1
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BITS6_4___M                     0x00000070
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BITS6_4___S                                  4
#define   USB_OTG_HS_ENDPTCTRL0__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRL0__RXT___S                                               2
#define   USB_OTG_HS_ENDPTCTRL0__RXT__CONTROL                                        0x0
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BIT1___M                        0x00000002
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BIT1___S                                     1
#define   USB_OTG_HS_ENDPTCTRL0__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRL0__RXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRL0__RXS__END_POINT_OK_DEFAULT                           0x0
#define   USB_OTG_HS_ENDPTCTRL0__RXS__END_POINT_STALLED                              0x1
#define   USB_OTG_HS_ENDPTCTRL0___M                                       0xFFFFFFFF
#define   USB_OTG_HS_ENDPTCTRL0___S                                                    0
#define USBH2_USB_OTG_HS_ENDPTCTRLn(n)                                   (0xA08005C04*n)
#define   USB_OTG_HS_ENDPTCTRLn_nMIN                      1
#define   USB_OTG_HS_ENDPTCTRLn_nMAX                        15
#define   USB_OTG_HS_ENDPTCTRLn_ELEM                      15
#define   USB_OTG_HS_ENDPTCTRLn__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRLn__RESERVED_BITS31_24___S                               24
#define   USB_OTG_HS_ENDPTCTRLn__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRLn__TXE___S                                              23
#define   USB_OTG_HS_ENDPTCTRLn__TXE__DISABLED_DEFAULT                               0x0
#define   USB_OTG_HS_ENDPTCTRLn__TXE__ENABLED                                        0x1
#define   USB_OTG_HS_ENDPTCTRLn__TXR___M                                  0x00400000
#define   USB_OTG_HS_ENDPTCTRLn__TXR___S                                              22
#define   USB_OTG_HS_ENDPTCTRLn__TXR__RESET_PID_SEQUENCE                             0x1
#define   USB_OTG_HS_ENDPTCTRLn__TXI___M                                  0x00200000
#define   USB_OTG_HS_ENDPTCTRLn__TXI___S                                              21
#define   USB_OTG_HS_ENDPTCTRLn__TXI__PID_SEQUENCING_ENABLED_DEFAULT                 0x0
#define   USB_OTG_HS_ENDPTCTRLn__TXI__PID_SEQUENCING_DISABLED                        0x1
#define   USB_OTG_HS_ENDPTCTRLn__RESERVED_BIT20___M                       0x00100000
#define   USB_OTG_HS_ENDPTCTRLn__RESERVED_BIT20___S                                   20
#define   USB_OTG_HS_ENDPTCTRLn__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRLn__TXT___S                                              18
#define   USB_OTG_HS_ENDPTCTRLn__TXT__CONTROL                                        0x0
#define   USB_OTG_HS_ENDPTCTRLn__TXT__ISOCHRONOUS                                    0x1
#define   USB_OTG_HS_ENDPTCTRLn__TXT__BULK                                           0x2
#define   USB_OTG_HS_ENDPTCTRLn__TXT__INTERRUPT                                      0x3
#define   USB_OTG_HS_ENDPTCTRLn__TXD___M                                  0x00020000
#define   USB_OTG_HS_ENDPTCTRLn__TXD___S                                              17
#define   USB_OTG_HS_ENDPTCTRLn__TXD__DUAL_PORT_MEMORY_BUFFER_DMA_ENGINE_DEFAULT     0x0
#define   USB_OTG_HS_ENDPTCTRLn__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRLn__TXS___S                                              16
#define   USB_OTG_HS_ENDPTCTRLn__TXS__END_POINT_OK                                   0x0
#define   USB_OTG_HS_ENDPTCTRLn__TXS__END_POINT_STALLED                              0x1
#define   USB_OTG_HS_ENDPTCTRLn__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRLn__RESERVED_BITS15_8___S                                 8
#define   USB_OTG_HS_ENDPTCTRLn__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRLn__RXE___S                                               7
#define   USB_OTG_HS_ENDPTCTRLn__RXE__DISABLED                                       0x0
#define   USB_OTG_HS_ENDPTCTRLn__RXE__ENABLED                                        0x1
#define   USB_OTG_HS_ENDPTCTRLn__RXR___M                                  0x00000040
#define   USB_OTG_HS_ENDPTCTRLn__RXR___S                                               6
#define   USB_OTG_HS_ENDPTCTRLn__RXI___M                                  0x00000020
#define   USB_OTG_HS_ENDPTCTRLn__RXI___S                                               5
#define   USB_OTG_HS_ENDPTCTRLn__RXI__DISABLED                                       0x0
#define   USB_OTG_HS_ENDPTCTRLn__RXI__ENABLED                                        0x1
#define   USB_OTG_HS_ENDPTCTRLn__RESERVED_BIT4___M                        0x00000010
#define   USB_OTG_HS_ENDPTCTRLn__RESERVED_BIT4___S                                     4
#define   USB_OTG_HS_ENDPTCTRLn__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRLn__RXT___S                                               2
#define   USB_OTG_HS_ENDPTCTRLn__RXT__CONTROL                                        0x0
#define   USB_OTG_HS_ENDPTCTRLn__RXT__ISOCHRONOUS                                    0x1
#define   USB_OTG_HS_ENDPTCTRLn__RXT__BULK                                           0x2
#define   USB_OTG_HS_ENDPTCTRLn__RXT__INTERRUPT                                      0x3
#define   USB_OTG_HS_ENDPTCTRLn__RXD___M                                  0x00000002
#define   USB_OTG_HS_ENDPTCTRLn__RXD___S                                               1
#define   USB_OTG_HS_ENDPTCTRLn__RXD__DUAL_PORT_MEMORY_BUFFER_DMA_ENGINE             0x0
#define   USB_OTG_HS_ENDPTCTRLn__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRLn__RXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRLn__RXS__END_POINT_OK                                   0x0
#define   USB_OTG_HS_ENDPTCTRLn__RXS__END_POINT_STALLED                              0x1
#define USBH3_BASE                   (0xA0800800)
#define   USB_OTG_HS_ENDPTCTRLn___M                                       0xFFFFFFFF
#define   USB_OTG_HS_ENDPTCTRLn___S                                                    0
#define USBH2_USB_OTG_HS_ENDPTCTRL1                                      (0xA08005C4)
#define   USB_OTG_HS_ENDPTCTRL1__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRL1__RESERVED_BITS31_24___S                                0
#define   USB_OTG_HS_ENDPTCTRL1__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRL1__TXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__TXR___M                                  0x00400000
#define   USB_OTG_HS_ENDPTCTRL1__TXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__TXI___M                                  0x00200000
#define   USB_OTG_HS_ENDPTCTRL1__TXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__RESERVED_BIT20___M                       0x00100000
#define   USB_OTG_HS_ENDPTCTRL1__RESERVED_BIT20___S                                    0
#define   USB_OTG_HS_ENDPTCTRL1__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRL1__TXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__TXD___M                                  0x00020000
#define   USB_OTG_HS_ENDPTCTRL1__TXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRL1__TXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL1__RESERVED_BITS15_8___S                                 0
#define   USB_OTG_HS_ENDPTCTRL1__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRL1__RXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__RXR___M                                  0x00000040
#define   USB_OTG_HS_ENDPTCTRL1__RXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__RXI___M                                  0x00000020
#define   USB_OTG_HS_ENDPTCTRL1__RXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__RESERVED_BIT4___M                        0x00000010
#define   USB_OTG_HS_ENDPTCTRL1__RESERVED_BIT4___S                                     0
#define   USB_OTG_HS_ENDPTCTRL1__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRL1__RXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__RXD___M                                  0x00000002
#define   USB_OTG_HS_ENDPTCTRL1__RXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRL1__RXS___S                                               0
#define USBH2_USB_OTG_HS_ENDPTCTRL2                                      (0xA08005C8)
#define   USB_OTG_HS_ENDPTCTRL2__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRL2__RESERVED_BITS31_24___S                                0
#define   USB_OTG_HS_ENDPTCTRL2__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRL2__TXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__TXR___M                                  0x00400000
#define   USB_OTG_HS_ENDPTCTRL2__TXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__TXI___M                                  0x00200000
#define   USB_OTG_HS_ENDPTCTRL2__TXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__RESERVED_BIT20___M                       0x00100000
#define   USB_OTG_HS_ENDPTCTRL2__RESERVED_BIT20___S                                    0
#define   USB_OTG_HS_ENDPTCTRL2__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRL2__TXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__TXD___M                                  0x00020000
#define   USB_OTG_HS_ENDPTCTRL2__TXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRL2__TXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL2__RESERVED_BITS15_8___S                                 0
#define   USB_OTG_HS_ENDPTCTRL2__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRL2__RXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__RXR___M                                  0x00000040
#define   USB_OTG_HS_ENDPTCTRL2__RXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__RXI___M                                  0x00000020
#define   USB_OTG_HS_ENDPTCTRL2__RXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__RESERVED_BIT4___M                        0x00000010
#define   USB_OTG_HS_ENDPTCTRL2__RESERVED_BIT4___S                                     0
#define   USB_OTG_HS_ENDPTCTRL2__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRL2__RXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__RXD___M                                  0x00000002
#define   USB_OTG_HS_ENDPTCTRL2__RXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRL2__RXS___S                                               0
#define USBH2_USB_OTG_HS_ENDPTCTRL3                                      (0xA08005CC)
#define   USB_OTG_HS_ENDPTCTRL3__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRL3__RESERVED_BITS31_24___S                                0
#define   USB_OTG_HS_ENDPTCTRL3__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRL3__TXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__TXR___M                                  0x00400000
#define   USB_OTG_HS_ENDPTCTRL3__TXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__TXI___M                                  0x00200000
#define   USB_OTG_HS_ENDPTCTRL3__TXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__RESERVED_BIT20___M                       0x00100000
#define   USB_OTG_HS_ENDPTCTRL3__RESERVED_BIT20___S                                    0
#define   USB_OTG_HS_ENDPTCTRL3__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRL3__TXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__TXD___M                                  0x00020000
#define   USB_OTG_HS_ENDPTCTRL3__TXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRL3__TXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL3__RESERVED_BITS15_8___S                                 0
#define   USB_OTG_HS_ENDPTCTRL3__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRL3__RXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__RXR___M                                  0x00000040
#define   USB_OTG_HS_ENDPTCTRL3__RXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__RXI___M                                  0x00000020
#define   USB_OTG_HS_ENDPTCTRL3__RXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__RESERVED_BIT4___M                        0x00000010
#define   USB_OTG_HS_ENDPTCTRL3__RESERVED_BIT4___S                                     0
#define   USB_OTG_HS_ENDPTCTRL3__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRL3__RXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__RXD___M                                  0x00000002
#define   USB_OTG_HS_ENDPTCTRL3__RXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRL3__RXS___S                                               0
#define USBH2_USB_OTG_HS_ENDPTCTRL4                                      (0xA08005D0)
#define   USB_OTG_HS_ENDPTCTRL4__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRL4__RESERVED_BITS31_24___S                                0
#define   USB_OTG_HS_ENDPTCTRL4__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRL4__TXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__TXR___M                                  0x00400000
#define   USB_OTG_HS_ENDPTCTRL4__TXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__TXI___M                                  0x00200000
#define   USB_OTG_HS_ENDPTCTRL4__TXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__RESERVED_BIT20___M                       0x00100000
#define   USB_OTG_HS_ENDPTCTRL4__RESERVED_BIT20___S                                    0
#define   USB_OTG_HS_ENDPTCTRL4__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRL4__TXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__TXD___M                                  0x00020000
#define   USB_OTG_HS_ENDPTCTRL4__TXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRL4__TXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL4__RESERVED_BITS15_8___S                                 0
#define   USB_OTG_HS_ENDPTCTRL4__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRL4__RXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__RXR___M                                  0x00000040
#define   USB_OTG_HS_ENDPTCTRL4__RXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__RXI___M                                  0x00000020
#define   USB_OTG_HS_ENDPTCTRL4__RXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__RESERVED_BIT4___M                        0x00000010
#define   USB_OTG_HS_ENDPTCTRL4__RESERVED_BIT4___S                                     0
#define   USB_OTG_HS_ENDPTCTRL4__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRL4__RXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__RXD___M                                  0x00000002
#define   USB_OTG_HS_ENDPTCTRL4__RXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRL4__RXS___S                                               0
#define USBH2_USB_OTG_HS_ENDPTCTRL5                                      (0xA08005D4)
#define   USB_OTG_HS_ENDPTCTRL5__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRL5__RESERVED_BITS31_24___S                                0
#define   USB_OTG_HS_ENDPTCTRL5__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRL5__TXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__TXR___M                                  0x00400000
#define   USB_OTG_HS_ENDPTCTRL5__TXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__TXI___M                                  0x00200000
#define   USB_OTG_HS_ENDPTCTRL5__TXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__RESERVED_BIT20___M                       0x00100000
#define   USB_OTG_HS_ENDPTCTRL5__RESERVED_BIT20___S                                    0
#define   USB_OTG_HS_ENDPTCTRL5__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRL5__TXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__TXD___M                                  0x00020000
#define   USB_OTG_HS_ENDPTCTRL5__TXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRL5__TXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL5__RESERVED_BITS15_8___S                                 0
#define   USB_OTG_HS_ENDPTCTRL5__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRL5__RXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__RXR___M                                  0x00000040
#define   USB_OTG_HS_ENDPTCTRL5__RXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__RXI___M                                  0x00000020
#define   USB_OTG_HS_ENDPTCTRL5__RXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__RESERVED_BIT4___M                        0x00000010
#define   USB_OTG_HS_ENDPTCTRL5__RESERVED_BIT4___S                                     0
#define   USB_OTG_HS_ENDPTCTRL5__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRL5__RXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__RXD___M                                  0x00000002
#define   USB_OTG_HS_ENDPTCTRL5__RXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRL5__RXS___S                                               0
#define USBH2_USB_OTG_HS_ENDPTCTRL6                                      (0xA08005D8)
#define   USB_OTG_HS_ENDPTCTRL6__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRL6__RESERVED_BITS31_24___S                                0
#define   USB_OTG_HS_ENDPTCTRL6__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRL6__TXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__TXR___M                                  0x00400000
#define   USB_OTG_HS_ENDPTCTRL6__TXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__TXI___M                                  0x00200000
#define   USB_OTG_HS_ENDPTCTRL6__TXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__RESERVED_BIT20___M                       0x00100000
#define   USB_OTG_HS_ENDPTCTRL6__RESERVED_BIT20___S                                    0
#define   USB_OTG_HS_ENDPTCTRL6__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRL6__TXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__TXD___M                                  0x00020000
#define   USB_OTG_HS_ENDPTCTRL6__TXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRL6__TXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL6__RESERVED_BITS15_8___S                                 0
#define   USB_OTG_HS_ENDPTCTRL6__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRL6__RXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__RXR___M                                  0x00000040
#define   USB_OTG_HS_ENDPTCTRL6__RXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__RXI___M                                  0x00000020
#define   USB_OTG_HS_ENDPTCTRL6__RXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__RESERVED_BIT4___M                        0x00000010
#define   USB_OTG_HS_ENDPTCTRL6__RESERVED_BIT4___S                                     0
#define   USB_OTG_HS_ENDPTCTRL6__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRL6__RXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__RXD___M                                  0x00000002
#define   USB_OTG_HS_ENDPTCTRL6__RXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRL6__RXS___S                                               0
#define USBH2_USB_OTG_HS_ENDPTCTRL7                                      (0xA08005DC)
#define   USB_OTG_HS_ENDPTCTRL7__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRL7__RESERVED_BITS31_24___S                                0
#define   USB_OTG_HS_ENDPTCTRL7__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRL7__TXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__TXR___M                                  0x00400000
#define   USB_OTG_HS_ENDPTCTRL7__TXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__TXI___M                                  0x00200000
#define   USB_OTG_HS_ENDPTCTRL7__TXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__RESERVED_BIT20___M                       0x00100000
#define   USB_OTG_HS_ENDPTCTRL7__RESERVED_BIT20___S                                    0
#define   USB_OTG_HS_ENDPTCTRL7__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRL7__TXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__TXD___M                                  0x00020000
#define   USB_OTG_HS_ENDPTCTRL7__TXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRL7__TXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL7__RESERVED_BITS15_8___S                                 0
#define   USB_OTG_HS_ENDPTCTRL7__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRL7__RXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__RXR___M                                  0x00000040
#define   USB_OTG_HS_ENDPTCTRL7__RXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__RXI___M                                  0x00000020
#define   USB_OTG_HS_ENDPTCTRL7__RXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__RESERVED_BIT4___M                        0x00000010
#define   USB_OTG_HS_ENDPTCTRL7__RESERVED_BIT4___S                                     0
#define   USB_OTG_HS_ENDPTCTRL7__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRL7__RXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__RXD___M                                  0x00000002
#define   USB_OTG_HS_ENDPTCTRL7__RXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRL7__RXS___S                                               0
#define USBH2_USB_OTG_HS_ENDPTCTRL8                                      (0xA08005E0)
#define   USB_OTG_HS_ENDPTCTRL8__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRL8__RESERVED_BITS31_24___S                                0
#define   USB_OTG_HS_ENDPTCTRL8__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRL8__TXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__TXR___M                                  0x00400000
#define   USB_OTG_HS_ENDPTCTRL8__TXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__TXI___M                                  0x00200000
#define   USB_OTG_HS_ENDPTCTRL8__TXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__RESERVED_BIT20___M                       0x00100000
#define   USB_OTG_HS_ENDPTCTRL8__RESERVED_BIT20___S                                    0
#define   USB_OTG_HS_ENDPTCTRL8__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRL8__TXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__TXD___M                                  0x00020000
#define   USB_OTG_HS_ENDPTCTRL8__TXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRL8__TXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL8__RESERVED_BITS15_8___S                                 0
#define   USB_OTG_HS_ENDPTCTRL8__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRL8__RXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__RXR___M                                  0x00000040
#define   USB_OTG_HS_ENDPTCTRL8__RXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__RXI___M                                  0x00000020
#define   USB_OTG_HS_ENDPTCTRL8__RXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__RESERVED_BIT4___M                        0x00000010
#define   USB_OTG_HS_ENDPTCTRL8__RESERVED_BIT4___S                                     0
#define   USB_OTG_HS_ENDPTCTRL8__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRL8__RXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__RXD___M                                  0x00000002
#define   USB_OTG_HS_ENDPTCTRL8__RXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRL8__RXS___S                                               0
#define USBH2_USB_OTG_HS_ENDPTCTRL9                                      (0xA08005E4)
#define   USB_OTG_HS_ENDPTCTRL9__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRL9__RESERVED_BITS31_24___S                                0
#define   USB_OTG_HS_ENDPTCTRL9__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRL9__TXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__TXR___M                                  0x00400000
#define   USB_OTG_HS_ENDPTCTRL9__TXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__TXI___M                                  0x00200000
#define   USB_OTG_HS_ENDPTCTRL9__TXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__RESERVED_BIT20___M                       0x00100000
#define   USB_OTG_HS_ENDPTCTRL9__RESERVED_BIT20___S                                    0
#define   USB_OTG_HS_ENDPTCTRL9__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRL9__TXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__TXD___M                                  0x00020000
#define   USB_OTG_HS_ENDPTCTRL9__TXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRL9__TXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL9__RESERVED_BITS15_8___S                                 0
#define   USB_OTG_HS_ENDPTCTRL9__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRL9__RXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__RXR___M                                  0x00000040
#define   USB_OTG_HS_ENDPTCTRL9__RXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__RXI___M                                  0x00000020
#define   USB_OTG_HS_ENDPTCTRL9__RXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__RESERVED_BIT4___M                        0x00000010
#define   USB_OTG_HS_ENDPTCTRL9__RESERVED_BIT4___S                                     0
#define   USB_OTG_HS_ENDPTCTRL9__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRL9__RXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__RXD___M                                  0x00000002
#define   USB_OTG_HS_ENDPTCTRL9__RXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRL9__RXS___S                                               0
#define USBH2_USB_OTG_HS_ENDPTCTRL10                                     (0xA08005E8)
#define   USB_OTG_HS_ENDPTCTRL10__RESERVED_BITS31_24___M                  0xFF000000
#define   USB_OTG_HS_ENDPTCTRL10__RESERVED_BITS31_24___S                               0
#define   USB_OTG_HS_ENDPTCTRL10__TXE___M                                 0x00800000
#define   USB_OTG_HS_ENDPTCTRL10__TXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__TXR___M                                 0x00400000
#define   USB_OTG_HS_ENDPTCTRL10__TXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__TXI___M                                 0x00200000
#define   USB_OTG_HS_ENDPTCTRL10__TXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__RESERVED_BIT20___M                      0x00100000
#define   USB_OTG_HS_ENDPTCTRL10__RESERVED_BIT20___S                                   0
#define   USB_OTG_HS_ENDPTCTRL10__TXT___M                                 0x000C0000
#define   USB_OTG_HS_ENDPTCTRL10__TXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__TXD___M                                 0x00020000
#define   USB_OTG_HS_ENDPTCTRL10__TXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__TXS___M                                 0x00010000
#define   USB_OTG_HS_ENDPTCTRL10__TXS___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__RESERVED_BITS15_8___M                   0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL10__RESERVED_BITS15_8___S                                0
#define   USB_OTG_HS_ENDPTCTRL10__RXE___M                                 0x00000080
#define   USB_OTG_HS_ENDPTCTRL10__RXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__RXR___M                                 0x00000040
#define   USB_OTG_HS_ENDPTCTRL10__RXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__RXI___M                                 0x00000020
#define   USB_OTG_HS_ENDPTCTRL10__RXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__RESERVED_BIT4___M                       0x00000010
#define   USB_OTG_HS_ENDPTCTRL10__RESERVED_BIT4___S                                    0
#define   USB_OTG_HS_ENDPTCTRL10__RXT___M                                 0x0000000C
#define   USB_OTG_HS_ENDPTCTRL10__RXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__RXD___M                                 0x00000002
#define   USB_OTG_HS_ENDPTCTRL10__RXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__RXS___M                                 0x00000001
#define   USB_OTG_HS_ENDPTCTRL10__RXS___S                                              0
#define USBH2_USB_OTG_HS_ENDPTCTRL11                                     (0xA08005EC)
#define   USB_OTG_HS_ENDPTCTRL11__RESERVED_BITS31_24___M                  0xFF000000
#define   USB_OTG_HS_ENDPTCTRL11__RESERVED_BITS31_24___S                               0
#define   USB_OTG_HS_ENDPTCTRL11__TXE___M                                 0x00800000
#define   USB_OTG_HS_ENDPTCTRL11__TXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__TXR___M                                 0x00400000
#define   USB_OTG_HS_ENDPTCTRL11__TXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__TXI___M                                 0x00200000
#define   USB_OTG_HS_ENDPTCTRL11__TXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__RESERVED_BIT20___M                      0x00100000
#define   USB_OTG_HS_ENDPTCTRL11__RESERVED_BIT20___S                                   0
#define   USB_OTG_HS_ENDPTCTRL11__TXT___M                                 0x000C0000
#define   USB_OTG_HS_ENDPTCTRL11__TXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__TXD___M                                 0x00020000
#define   USB_OTG_HS_ENDPTCTRL11__TXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__TXS___M                                 0x00010000
#define   USB_OTG_HS_ENDPTCTRL11__TXS___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__RESERVED_BITS15_8___M                   0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL11__RESERVED_BITS15_8___S                                0
#define   USB_OTG_HS_ENDPTCTRL11__RXE___M                                 0x00000080
#define   USB_OTG_HS_ENDPTCTRL11__RXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__RXR___M                                 0x00000040
#define   USB_OTG_HS_ENDPTCTRL11__RXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__RXI___M                                 0x00000020
#define   USB_OTG_HS_ENDPTCTRL11__RXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__RESERVED_BIT4___M                       0x00000010
#define   USB_OTG_HS_ENDPTCTRL11__RESERVED_BIT4___S                                    0
#define   USB_OTG_HS_ENDPTCTRL11__RXT___M                                 0x0000000C
#define   USB_OTG_HS_ENDPTCTRL11__RXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__RXD___M                                 0x00000002
#define   USB_OTG_HS_ENDPTCTRL11__RXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__RXS___M                                 0x00000001
#define   USB_OTG_HS_ENDPTCTRL11__RXS___S                                              0
#define USBH2_USB_OTG_HS_ENDPTCTRL12                                     (0xA08005F0)
#define   USB_OTG_HS_ENDPTCTRL12__RESERVED_BITS31_24___M                  0xFF000000
#define   USB_OTG_HS_ENDPTCTRL12__RESERVED_BITS31_24___S                               0
#define   USB_OTG_HS_ENDPTCTRL12__TXE___M                                 0x00800000
#define   USB_OTG_HS_ENDPTCTRL12__TXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__TXR___M                                 0x00400000
#define   USB_OTG_HS_ENDPTCTRL12__TXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__TXI___M                                 0x00200000
#define   USB_OTG_HS_ENDPTCTRL12__TXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__RESERVED_BIT20___M                      0x00100000
#define   USB_OTG_HS_ENDPTCTRL12__RESERVED_BIT20___S                                   0
#define   USB_OTG_HS_ENDPTCTRL12__TXT___M                                 0x000C0000
#define   USB_OTG_HS_ENDPTCTRL12__TXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__TXD___M                                 0x00020000
#define   USB_OTG_HS_ENDPTCTRL12__TXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__TXS___M                                 0x00010000
#define   USB_OTG_HS_ENDPTCTRL12__TXS___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__RESERVED_BITS15_8___M                   0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL12__RESERVED_BITS15_8___S                                0
#define   USB_OTG_HS_ENDPTCTRL12__RXE___M                                 0x00000080
#define   USB_OTG_HS_ENDPTCTRL12__RXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__RXR___M                                 0x00000040
#define   USB_OTG_HS_ENDPTCTRL12__RXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__RXI___M                                 0x00000020
#define   USB_OTG_HS_ENDPTCTRL12__RXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__RESERVED_BIT4___M                       0x00000010
#define   USB_OTG_HS_ENDPTCTRL12__RESERVED_BIT4___S                                    0
#define   USB_OTG_HS_ENDPTCTRL12__RXT___M                                 0x0000000C
#define   USB_OTG_HS_ENDPTCTRL12__RXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__RXD___M                                 0x00000002
#define   USB_OTG_HS_ENDPTCTRL12__RXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__RXS___M                                 0x00000001
#define   USB_OTG_HS_ENDPTCTRL12__RXS___S                                              0
#define USBH2_USB_OTG_HS_ENDPTCTRL13                                     (0xA08005F4)
#define   USB_OTG_HS_ENDPTCTRL13__RESERVED_BITS31_24___M                  0xFF000000
#define   USB_OTG_HS_ENDPTCTRL13__RESERVED_BITS31_24___S                               0
#define   USB_OTG_HS_ENDPTCTRL13__TXE___M                                 0x00800000
#define   USB_OTG_HS_ENDPTCTRL13__TXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__TXR___M                                 0x00400000
#define   USB_OTG_HS_ENDPTCTRL13__TXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__TXI___M                                 0x00200000
#define   USB_OTG_HS_ENDPTCTRL13__TXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__RESERVED_BIT20___M                      0x00100000
#define   USB_OTG_HS_ENDPTCTRL13__RESERVED_BIT20___S                                   0
#define   USB_OTG_HS_ENDPTCTRL13__TXT___M                                 0x000C0000
#define   USB_OTG_HS_ENDPTCTRL13__TXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__TXD___M                                 0x00020000
#define   USB_OTG_HS_ENDPTCTRL13__TXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__TXS___M                                 0x00010000
#define   USB_OTG_HS_ENDPTCTRL13__TXS___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__RESERVED_BITS15_8___M                   0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL13__RESERVED_BITS15_8___S                                0
#define   USB_OTG_HS_ENDPTCTRL13__RXE___M                                 0x00000080
#define   USB_OTG_HS_ENDPTCTRL13__RXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__RXR___M                                 0x00000040
#define   USB_OTG_HS_ENDPTCTRL13__RXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__RXI___M                                 0x00000020
#define   USB_OTG_HS_ENDPTCTRL13__RXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__RESERVED_BIT4___M                       0x00000010
#define   USB_OTG_HS_ENDPTCTRL13__RESERVED_BIT4___S                                    0
#define   USB_OTG_HS_ENDPTCTRL13__RXT___M                                 0x0000000C
#define   USB_OTG_HS_ENDPTCTRL13__RXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__RXD___M                                 0x00000002
#define   USB_OTG_HS_ENDPTCTRL13__RXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__RXS___M                                 0x00000001
#define   USB_OTG_HS_ENDPTCTRL13__RXS___S                                              0
#define USBH2_USB_OTG_HS_ENDPTCTRL14                                     (0xA08005F8)
#define   USB_OTG_HS_ENDPTCTRL14__RESERVED_BITS31_24___M                  0xFF000000
#define   USB_OTG_HS_ENDPTCTRL14__RESERVED_BITS31_24___S                               0
#define   USB_OTG_HS_ENDPTCTRL14__TXE___M                                 0x00800000
#define   USB_OTG_HS_ENDPTCTRL14__TXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__TXR___M                                 0x00400000
#define   USB_OTG_HS_ENDPTCTRL14__TXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__TXI___M                                 0x00200000
#define   USB_OTG_HS_ENDPTCTRL14__TXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__RESERVED_BIT20___M                      0x00100000
#define   USB_OTG_HS_ENDPTCTRL14__RESERVED_BIT20___S                                   0
#define   USB_OTG_HS_ENDPTCTRL14__TXT___M                                 0x000C0000
#define   USB_OTG_HS_ENDPTCTRL14__TXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__TXD___M                                 0x00020000
#define   USB_OTG_HS_ENDPTCTRL14__TXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__TXS___M                                 0x00010000
#define   USB_OTG_HS_ENDPTCTRL14__TXS___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__RESERVED_BITS15_8___M                   0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL14__RESERVED_BITS15_8___S                                0
#define   USB_OTG_HS_ENDPTCTRL14__RXE___M                                 0x00000080
#define   USB_OTG_HS_ENDPTCTRL14__RXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__RXR___M                                 0x00000040
#define   USB_OTG_HS_ENDPTCTRL14__RXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__RXI___M                                 0x00000020
#define   USB_OTG_HS_ENDPTCTRL14__RXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__RESERVED_BIT4___M                       0x00000010
#define   USB_OTG_HS_ENDPTCTRL14__RESERVED_BIT4___S                                    0
#define   USB_OTG_HS_ENDPTCTRL14__RXT___M                                 0x0000000C
#define   USB_OTG_HS_ENDPTCTRL14__RXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__RXD___M                                 0x00000002
#define   USB_OTG_HS_ENDPTCTRL14__RXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__RXS___M                                 0x00000001
#define   USB_OTG_HS_ENDPTCTRL14__RXS___S                                              0
#define USBH2_USB_OTG_HS_ENDPTCTRL15                                     (0xA08005FC)
#define   USB_OTG_HS_ENDPTCTRL15__RESERVED_BITS31_24___M                  0xFF000000
#define   USB_OTG_HS_ENDPTCTRL15__RESERVED_BITS31_24___S                               0
#define   USB_OTG_HS_ENDPTCTRL15__TXE___M                                 0x00800000
#define   USB_OTG_HS_ENDPTCTRL15__TXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__TXR___M                                 0x00400000
#define   USB_OTG_HS_ENDPTCTRL15__TXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__TXI___M                                 0x00200000
#define   USB_OTG_HS_ENDPTCTRL15__TXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__RESERVED_BIT20___M                      0x00100000
#define   USB_OTG_HS_ENDPTCTRL15__RESERVED_BIT20___S                                   0
#define   USB_OTG_HS_ENDPTCTRL15__TXT___M                                 0x000C0000
#define   USB_OTG_HS_ENDPTCTRL15__TXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__TXD___M                                 0x00020000
#define   USB_OTG_HS_ENDPTCTRL15__TXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__TXS___M                                 0x00010000
#define   USB_OTG_HS_ENDPTCTRL15__TXS___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__RESERVED_BITS15_8___M                   0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL15__RESERVED_BITS15_8___S                                0
#define   USB_OTG_HS_ENDPTCTRL15__RXE___M                                 0x00000080
#define   USB_OTG_HS_ENDPTCTRL15__RXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__RXR___M                                 0x00000040
#define   USB_OTG_HS_ENDPTCTRL15__RXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__RXI___M                                 0x00000020
#define   USB_OTG_HS_ENDPTCTRL15__RXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__RESERVED_BIT4___M                       0x00000010
#define   USB_OTG_HS_ENDPTCTRL15__RESERVED_BIT4___S                                    0
#define   USB_OTG_HS_ENDPTCTRL15__RXT___M                                 0x0000000C
#define   USB_OTG_HS_ENDPTCTRL15__RXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__RXD___M                                 0x00000002
#define   USB_OTG_HS_ENDPTCTRL15__RXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__RXS___M                                 0x00000001
#define   USB_OTG_HS_ENDPTCTRL15__RXS___S                                              0
#define USBH3_USB_OTG_HS_ID                                              (0xA0800800)
#define   USB_OTG_HS_ID__RESERVED_BITS31_24___M                           0xFF000000
#define   USB_OTG_HS_ID__RESERVED_BITS31_24___S                                       24
#define   USB_OTG_HS_ID__REVISON___M                                      0x00FF0000
#define   USB_OTG_HS_ID__REVISON___S                                                  16
#define   USB_OTG_HS_ID__RESERVED_BIT15___M                               0x00008000
#define   USB_OTG_HS_ID__RESERVED_BIT15___S                                           15
#define   USB_OTG_HS_ID__RESERVED_BIT14___M                               0x00004000
#define   USB_OTG_HS_ID__RESERVED_BIT14___S                                           14
#define   USB_OTG_HS_ID__NID___M                                          0x00003F00
#define   USB_OTG_HS_ID__NID___S                                                       8
#define   USB_OTG_HS_ID__RESERVED_BIT7___M                                0x00000080
#define   USB_OTG_HS_ID__RESERVED_BIT7___S                                             7
#define   USB_OTG_HS_ID__RESERVED_BIT6___M                                0x00000040
#define   USB_OTG_HS_ID__RESERVED_BIT6___S                                             6
#define   USB_OTG_HS_ID__ID___M                                           0x0000003F
#define   USB_OTG_HS_ID__ID___S                                                        0
#define   USB_OTG_HS_ID___M                                               0xFFFFFFFF
#define   USB_OTG_HS_ID___S                                                            0
#define USBH3_USB_OTG_HS_HWGENERAL                                       (0xA0800804)
#define   USB_OTG_HS_HWGENERAL__RESERVED_BITS31_10___M                    0xFFFFFC00
#define   USB_OTG_HS_HWGENERAL__RESERVED_BITS31_10___S                                10
#define   USB_OTG_HS_HWGENERAL__SM___M                                    0x00000200
#define   USB_OTG_HS_HWGENERAL__SM___S                                                 9
#define   USB_OTG_HS_HWGENERAL__PHYM___M                                  0x000001C0
#define   USB_OTG_HS_HWGENERAL__PHYM___S                                               6
#define   USB_OTG_HS_HWGENERAL__PHYW___M                                  0x00000030
#define   USB_OTG_HS_HWGENERAL__PHYW___S                                               4
#define   USB_OTG_HS_HWGENERAL__BWT___M                                   0x00000008
#define   USB_OTG_HS_HWGENERAL__BWT___S                                                3
#define   USB_OTG_HS_HWGENERAL__CLCK___M                                  0x00000006
#define   USB_OTG_HS_HWGENERAL__CLCK___S                                               1
#define   USB_OTG_HS_HWGENERAL__RT___M                                    0x00000001
#define   USB_OTG_HS_HWGENERAL__RT___S                                                 0
#define   USB_OTG_HS_HWGENERAL___M                                        0xFFFFFFFF
#define   USB_OTG_HS_HWGENERAL___S                                                     0
#define USBH3_USB_OTG_HS_HWHOST                                          (0xA0800808)
#define   USB_OTG_HS_HWHOST__TTPER___M                                    0xFF000000
#define   USB_OTG_HS_HWHOST__TTPER___S                                                24
#define   USB_OTG_HS_HWHOST__TTASY___M                                    0x00FF0000
#define   USB_OTG_HS_HWHOST__TTASY___S                                                16
#define   USB_OTG_HS_HWHOST__RESERVED_BITS15_4___M                        0x0000FFF0
#define   USB_OTG_HS_HWHOST__RESERVED_BITS15_4___S                                     4
#define   USB_OTG_HS_HWHOST__NPORT___M                                    0x0000000E
#define   USB_OTG_HS_HWHOST__NPORT___S                                                 1
#define   USB_OTG_HS_HWHOST__HC___M                                       0x00000001
#define   USB_OTG_HS_HWHOST__HC___S                                                    0
#define   USB_OTG_HS_HWHOST___M                                           0xFFFFFFFF
#define   USB_OTG_HS_HWHOST___S                                                        0
#define USBH3_USB_OTG_HS_HWDEVICE                                        (0xA080080C)
#define   USB_OTG_HS_HWDEVICE__RESERVED_BITS31_6___M                      0xFFFFFFC0
#define   USB_OTG_HS_HWDEVICE__RESERVED_BITS31_6___S                                   6
#define   USB_OTG_HS_HWDEVICE__DEVEP___M                                  0x0000003E
#define   USB_OTG_HS_HWDEVICE__DEVEP___S                                               1
#define   USB_OTG_HS_HWDEVICE__DC___M                                     0x00000001
#define   USB_OTG_HS_HWDEVICE__DC___S                                                  0
#define   USB_OTG_HS_HWDEVICE___M                                         0xFFFFFFFF
#define   USB_OTG_HS_HWDEVICE___S                                                      0
#define USBH3_USB_OTG_HS_HWTXBUF                                         (0xA0800810)
#define   USB_OTG_HS_HWTXBUF__TXLCR___M                                   0x80000000
#define   USB_OTG_HS_HWTXBUF__TXLCR___S                                               31
#define   USB_OTG_HS_HWTXBUF__RESERVED_BITS30_24___M                      0x7F000000
#define   USB_OTG_HS_HWTXBUF__RESERVED_BITS30_24___S                                  24
#define   USB_OTG_HS_HWTXBUF__TXCHANADD___M                               0x00FF0000
#define   USB_OTG_HS_HWTXBUF__TXCHANADD___S                                           16
#define   USB_OTG_HS_HWTXBUF__TXADD___M                                   0x0000FF00
#define   USB_OTG_HS_HWTXBUF__TXADD___S                                                8
#define   USB_OTG_HS_HWTXBUF__TCBURST___M                                 0x000000FF
#define   USB_OTG_HS_HWTXBUF__TCBURST___S                                              0
#define   USB_OTG_HS_HWTXBUF___M                                          0xFFFFFFFF
#define   USB_OTG_HS_HWTXBUF___S                                                       0
#define USBH3_USB_OTG_HS_HWRXBUF                                         (0xA0800814)
#define   USB_OTG_HS_HWRXBUF__RESERVED_BITS31_16___M                      0xFFFF0000
#define   USB_OTG_HS_HWRXBUF__RESERVED_BITS31_16___S                                  16
#define   USB_OTG_HS_HWRXBUF__RX_ADD___M                                  0x0000FF00
#define   USB_OTG_HS_HWRXBUF__RX_ADD___S                                               8
#define   USB_OTG_HS_HWRXBUF__RX_BURST___M                                0x000000FF
#define   USB_OTG_HS_HWRXBUF__RX_BURST___S                                             0
#define   USB_OTG_HS_HWRXBUF___M                                          0xFFFFFFFF
#define   USB_OTG_HS_HWRXBUF___S                                                       0
#define USBH3_USB_OTG_HS_GPTIMER0LD                                      (0xA0800880)
#define   USB_OTG_HS_GPTIMER0LD__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_GPTIMER0LD__RESERVED_BITS31_24___S                               24
#define   USB_OTG_HS_GPTIMER0LD__GPTLD___M                                0x00FFFFFF
#define   USB_OTG_HS_GPTIMER0LD__GPTLD___S                                             0
#define   USB_OTG_HS_GPTIMER0LD___M                                       0xFFFFFFFF
#define   USB_OTG_HS_GPTIMER0LD___S                                                    0
#define USBH3_USB_OTG_HS_GPTIMER0CTRL                                    (0xA0800884)
#define   USB_OTG_HS_GPTIMER0CTRL__GTPRUN___M                             0x80000000
#define   USB_OTG_HS_GPTIMER0CTRL__GTPRUN___S                                         31
#define   USB_OTG_HS_GPTIMER0CTRL__GTPRUN__TIMER_STOP                                0x0
#define   USB_OTG_HS_GPTIMER0CTRL__GTPRUN__TIMER_RUN                                 0x1
#define   USB_OTG_HS_GPTIMER0CTRL__GPTRST___M                             0x40000000
#define   USB_OTG_HS_GPTIMER0CTRL__GPTRST___S                                         30
#define   USB_OTG_HS_GPTIMER0CTRL__GPTRST__NO_ACTION                                 0x0
#define   USB_OTG_HS_GPTIMER0CTRL__GPTRST__LOAD_COUNTER_VALUE                        0x1
#define   USB_OTG_HS_GPTIMER0CTRL__RESERVED_BITS29_25___M                 0x3E000000
#define   USB_OTG_HS_GPTIMER0CTRL__RESERVED_BITS29_25___S                             25
#define   USB_OTG_HS_GPTIMER0CTRL__GPTMODE___M                            0x01000000
#define   USB_OTG_HS_GPTIMER0CTRL__GPTMODE___S                                        24
#define   USB_OTG_HS_GPTIMER0CTRL__GPTMODE__ONE_SHOT                                 0x0
#define   USB_OTG_HS_GPTIMER0CTRL__GPTMODE__REPEAT                                   0x1
#define   USB_OTG_HS_GPTIMER0CTRL__GPTCNT___M                             0x00FFFFFF
#define   USB_OTG_HS_GPTIMER0CTRL__GPTCNT___S                                          0
#define   USB_OTG_HS_GPTIMER0CTRL___M                                     0xFFFFFFFF
#define   USB_OTG_HS_GPTIMER0CTRL___S                                                  0
#define USBH3_USB_OTG_HS_GPTIMER1LD                                      (0xA0800888)
#define   USB_OTG_HS_GPTIMER1LD__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_GPTIMER1LD__RESERVED_BITS31_24___S                               24
#define   USB_OTG_HS_GPTIMER1LD__GPTLD___M                                0x00FFFFFF
#define   USB_OTG_HS_GPTIMER1LD__GPTLD___S                                             0
#define   USB_OTG_HS_GPTIMER1LD___M                                       0xFFFFFFFF
#define   USB_OTG_HS_GPTIMER1LD___S                                                    0
#define USBH3_USB_OTG_HS_GPTIMER1CTRL                                    (0xA080088C)
#define   USB_OTG_HS_GPTIMER1CTRL__GTPRUN___M                             0x80000000
#define   USB_OTG_HS_GPTIMER1CTRL__GTPRUN___S                                         31
#define   USB_OTG_HS_GPTIMER1CTRL__GTPRUN__TIMER_STOP                                0x0
#define   USB_OTG_HS_GPTIMER1CTRL__GTPRUN__TIMER_RUN                                 0x1
#define   USB_OTG_HS_GPTIMER1CTRL__GPTRST___M                             0x40000000
#define   USB_OTG_HS_GPTIMER1CTRL__GPTRST___S                                         30
#define   USB_OTG_HS_GPTIMER1CTRL__GPTRST__NO_ACTION                                 0x0
#define   USB_OTG_HS_GPTIMER1CTRL__GPTRST__LOAD_COUNTER_VALUE                        0x1
#define   USB_OTG_HS_GPTIMER1CTRL__RESERVED_BITS29_25___M                 0x3E000000
#define   USB_OTG_HS_GPTIMER1CTRL__RESERVED_BITS29_25___S                             25
#define   USB_OTG_HS_GPTIMER1CTRL__GPTMODE___M                            0x01000000
#define   USB_OTG_HS_GPTIMER1CTRL__GPTMODE___S                                        24
#define   USB_OTG_HS_GPTIMER1CTRL__GPTMODE__ONE_SHOT                                 0x0
#define   USB_OTG_HS_GPTIMER1CTRL__GPTMODE__REPEAT                                   0x1
#define   USB_OTG_HS_GPTIMER1CTRL__GPTCNT___M                             0x00FFFFFF
#define   USB_OTG_HS_GPTIMER1CTRL__GPTCNT___S                                          0
#define   USB_OTG_HS_GPTIMER1CTRL___M                                     0xFFFFFFFF
#define   USB_OTG_HS_GPTIMER1CTRL___S                                                  0
#define USBH3_USB_OTG_HS_AHB_BURST                                       (0xA0800890)
#define   USB_OTG_HS_AHB_BURST__AHB_BURST___M                             0x00000007
#define   USB_OTG_HS_AHB_BURST__AHB_BURST___S                                          0
#define   USB_OTG_HS_AHB_BURST__RESERVED_BITS31_3___M                     0xFFFFFFF8
#define   USB_OTG_HS_AHB_BURST__RESERVED_BITS31_3___S                                  3
#define   USB_OTG_HS_AHB_BURST___M                                        0xFFFFFFFF
#define   USB_OTG_HS_AHB_BURST___S                                                     0
#define USBH3_USB_OTG_HS_XTOR_STS                                        (0xA0800894)
#define   USB_OTG_HS_XTOR_STS__RESERVED_BIT0___M                          0x00000001
#define   USB_OTG_HS_XTOR_STS__RESERVED_BIT0___S                                       0
#define   USB_OTG_HS_XTOR_STS__GRANT_STOLEN___M                           0x00000002
#define   USB_OTG_HS_XTOR_STS__GRANT_STOLEN___S                                        1
#define   USB_OTG_HS_XTOR_STS__RESERVED_BITS31_2___M                      0xFFFFFFFC
#define   USB_OTG_HS_XTOR_STS__RESERVED_BITS31_2___S                                   2
#define   USB_OTG_HS_XTOR_STS___M                                         0xFFFFFFFF
#define   USB_OTG_HS_XTOR_STS___S                                                      0
#define USBH3_USB_OTG_HS_AHB_MODE                                        (0xA0800898)
#define   USB_OTG_HS_AHB_MODE__XTOR_BYPASS___M                            0x00000001
#define   USB_OTG_HS_AHB_MODE__XTOR_BYPASS___S                                         0
#define   USB_OTG_HS_AHB_MODE__GRANT_STOLEN_CLEAR___M                     0x00000002
#define   USB_OTG_HS_AHB_MODE__GRANT_STOLEN_CLEAR___S                                  1
#define   USB_OTG_HS_AHB_MODE__HPROT_MODE___M                             0x0000000C
#define   USB_OTG_HS_AHB_MODE__HPROT_MODE___S                                          2
#define   USB_OTG_HS_AHB_MODE__RESERVED_BITS31_4___M                      0xFFFFFFF0
#define   USB_OTG_HS_AHB_MODE__RESERVED_BITS31_4___S                                   4
#define   USB_OTG_HS_AHB_MODE___M                                         0xFFFFFFFF
#define   USB_OTG_HS_AHB_MODE___S                                                      0
#define USBH3_USB_OTG_HS_GEN_CONFIG                                      (0xA080089C)
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL___M               0x0000000F
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL___S                            0
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__DMA_ENG_0                   0x1
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__DMA_ENG_1                   0x2
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__DMA_ENG_2                   0x3
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__PROT_ENG_0                  0x4
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__PROT_ENG_1                  0x5
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__PROT_ENG_2                  0x6
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__PORT_CTRL_0                 0x7
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__PORT_CTRL_1                 0x8
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__TX_BUFFER                   0x9
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__RX_BUFFER                   0xA
#define   USB_OTG_HS_GEN_CONFIG__USB_OTG_HS_TESTMUX_SEL__UTG                         0xB
#define   USB_OTG_HS_GEN_CONFIG__DEV_PE_NAK_CTRL___M                      0x00000010
#define   USB_OTG_HS_GEN_CONFIG__DEV_PE_NAK_CTRL___S                                   4
#define   USB_OTG_HS_GEN_CONFIG__RESERVED_BITS7_5___M                     0x000000E0
#define   USB_OTG_HS_GEN_CONFIG__RESERVED_BITS7_5___S                                  5
#define   USB_OTG_HS_GEN_CONFIG__HOST_SIM_TIMERS_EN_STD___M               0x00000100
#define   USB_OTG_HS_GEN_CONFIG__HOST_SIM_TIMERS_EN_STD___S                            8
#define   USB_OTG_HS_GEN_CONFIG__HOST_SIM_TIMERS_EN_SUSP___M              0x00000200
#define   USB_OTG_HS_GEN_CONFIG__HOST_SIM_TIMERS_EN_SUSP___S                           9
#define   USB_OTG_HS_GEN_CONFIG___M                                       0x000003FF
#define   USB_OTG_HS_GEN_CONFIG___S                                                    0
#define USBH3_USB_OTG_HS_CAPLENGTH                                       (0xA0800900)
#define   USB_OTG_HS_CAPLENGTH__CAPLENGTH___M                             0x000000FF
#define   USB_OTG_HS_CAPLENGTH__CAPLENGTH___S                                          0
#define   USB_OTG_HS_CAPLENGTH___M                                        0x000000FF
#define   USB_OTG_HS_CAPLENGTH___S                                                     0
#define USBH3_USB_OTG_HS_HCIVERSION                                      (0xA0800902)
#define   USB_OTG_HS_HCIVERSION__HCIVERSION___M                           0x0000FFFF
#define   USB_OTG_HS_HCIVERSION__HCIVERSION___S                                        0
#define   USB_OTG_HS_HCIVERSION___M                                       0x0000FFFF
#define   USB_OTG_HS_HCIVERSION___S                                                    0
#define USBH3_USB_OTG_HS_HCSPARAMS                                       (0xA0800904)
#define   USB_OTG_HS_HCSPARAMS__RESERVED_BITS31_28___M                    0xF0000000
#define   USB_OTG_HS_HCSPARAMS__RESERVED_BITS31_28___S                                28
#define   USB_OTG_HS_HCSPARAMS__N_TT___M                                  0x0F000000
#define   USB_OTG_HS_HCSPARAMS__N_TT___S                                              24
#define   USB_OTG_HS_HCSPARAMS__N_PTT___M                                 0x00F00000
#define   USB_OTG_HS_HCSPARAMS__N_PTT___S                                             20
#define   USB_OTG_HS_HCSPARAMS__RESERVED_BITS19_17___M                    0x000E0000
#define   USB_OTG_HS_HCSPARAMS__RESERVED_BITS19_17___S                                17
#define   USB_OTG_HS_HCSPARAMS__PI___M                                    0x00010000
#define   USB_OTG_HS_HCSPARAMS__PI___S                                                16
#define   USB_OTG_HS_HCSPARAMS__N_CC___M                                  0x0000F000
#define   USB_OTG_HS_HCSPARAMS__N_CC___S                                              12
#define   USB_OTG_HS_HCSPARAMS__N_PCC___M                                 0x00000F00
#define   USB_OTG_HS_HCSPARAMS__N_PCC___S                                              8
#define   USB_OTG_HS_HCSPARAMS__RESERVED_BITS7_5___M                      0x000000E0
#define   USB_OTG_HS_HCSPARAMS__RESERVED_BITS7_5___S                                   5
#define   USB_OTG_HS_HCSPARAMS__PPC___M                                   0x00000010
#define   USB_OTG_HS_HCSPARAMS__PPC___S                                                4
#define   USB_OTG_HS_HCSPARAMS__N_PORTS___M                               0x0000000F
#define   USB_OTG_HS_HCSPARAMS__N_PORTS___S                                            0
#define   USB_OTG_HS_HCSPARAMS___M                                        0xFFFFFFFF
#define   USB_OTG_HS_HCSPARAMS___S                                                     0
#define USBH3_USB_OTG_HS_HCCPARAMS                                       (0xA0800908)
#define   USB_OTG_HS_HCCPARAMS__RESERVED_BITS31_16___M                    0xFFFF0000
#define   USB_OTG_HS_HCCPARAMS__RESERVED_BITS31_16___S                                16
#define   USB_OTG_HS_HCCPARAMS__EECP___M                                  0x0000FF00
#define   USB_OTG_HS_HCCPARAMS__EECP___S                                               8
#define   USB_OTG_HS_HCCPARAMS__IST___M                                   0x000000F0
#define   USB_OTG_HS_HCCPARAMS__IST___S                                                4
#define   USB_OTG_HS_HCCPARAMS__RESERVED_BIT3___M                         0x00000008
#define   USB_OTG_HS_HCCPARAMS__RESERVED_BIT3___S                                      3
#define   USB_OTG_HS_HCCPARAMS__ASP___M                                   0x00000004
#define   USB_OTG_HS_HCCPARAMS__ASP___S                                                2
#define   USB_OTG_HS_HCCPARAMS__PFL___M                                   0x00000002
#define   USB_OTG_HS_HCCPARAMS__PFL___S                                                1
#define   USB_OTG_HS_HCCPARAMS__ADC___M                                   0x00000001
#define   USB_OTG_HS_HCCPARAMS__ADC___S                                                0
#define   USB_OTG_HS_HCCPARAMS___M                                        0xFFFFFFFF
#define   USB_OTG_HS_HCCPARAMS___S                                                     0
#define USBH3_USB_OTG_HS_DCIVERSION                                      (0xA0800920)
#define   USB_OTG_HS_DCIVERSION__DCIVERSION___M                           0x0000FFFF
#define   USB_OTG_HS_DCIVERSION__DCIVERSION___S                                        0
#define   USB_OTG_HS_DCIVERSION___M                                       0x0000FFFF
#define   USB_OTG_HS_DCIVERSION___S                                                    0
#define USBH3_USB_OTG_HS_DCCPARAMS                                       (0xA0800924)
#define   USB_OTG_HS_DCCPARAMS__RESERVED_BITS31_9___M                     0xFFFFFE00
#define   USB_OTG_HS_DCCPARAMS__RESERVED_BITS31_9___S                                  9
#define   USB_OTG_HS_DCCPARAMS__HC___M                                    0x00000100
#define   USB_OTG_HS_DCCPARAMS__HC___S                                                 8
#define   USB_OTG_HS_DCCPARAMS__DC___M                                    0x00000080
#define   USB_OTG_HS_DCCPARAMS__DC___S                                                 7
#define   USB_OTG_HS_DCCPARAMS__RESERVED_BITS6_5___M                      0x00000060
#define   USB_OTG_HS_DCCPARAMS__RESERVED_BITS6_5___S                                   5
#define   USB_OTG_HS_DCCPARAMS__DEN___M                                   0x0000001F
#define   USB_OTG_HS_DCCPARAMS__DEN___S                                                0
#define   USB_OTG_HS_DCCPARAMS___M                                        0xFFFFFFFF
#define   USB_OTG_HS_DCCPARAMS___S                                                     0
#define USBH3_USB_OTG_HS_USBCMD                                          (0xA0800940)
#define   USB_OTG_HS_USBCMD__RST_CTRL___M                                 0x80000000
#define   USB_OTG_HS_USBCMD__RST_CTRL___S                                             31
#define   USB_OTG_HS_USBCMD__ULPI_STP_CTRL___M                            0x40000000
#define   USB_OTG_HS_USBCMD__ULPI_STP_CTRL___S                                        30
#define   USB_OTG_HS_USBCMD__ASYNC_INTR_CTRL___M                          0x20000000
#define   USB_OTG_HS_USBCMD__ASYNC_INTR_CTRL___S                                      29
#define   USB_OTG_HS_USBCMD__SE0_GLITCH_FIX_CTRL___M                      0x10000000
#define   USB_OTG_HS_USBCMD__SE0_GLITCH_FIX_CTRL___S                                  28
#define   USB_OTG_HS_USBCMD__RESERVED_BITS27_24___M                       0x0F000000
#define   USB_OTG_HS_USBCMD__RESERVED_BITS27_24___S                                   24
#define   USB_OTG_HS_USBCMD__ITC___M                                      0x00FF0000
#define   USB_OTG_HS_USBCMD__ITC___S                                                  16
#define   USB_OTG_HS_USBCMD__FS2___M                                      0x00008000
#define   USB_OTG_HS_USBCMD__FS2___S                                                  15
#define   USB_OTG_HS_USBCMD__RESERVED_BIT14___M                           0x00004000
#define   USB_OTG_HS_USBCMD__RESERVED_BIT14___S                                       14
#define   USB_OTG_HS_USBCMD__SUTW___M                                     0x00002000
#define   USB_OTG_HS_USBCMD__SUTW___S                                                 13
#define   USB_OTG_HS_USBCMD__ATDTW___M                                    0x00001000
#define   USB_OTG_HS_USBCMD__ATDTW___S                                                12
#define   USB_OTG_HS_USBCMD__ASPE___M                                     0x00000800
#define   USB_OTG_HS_USBCMD__ASPE___S                                                 11
#define   USB_OTG_HS_USBCMD__ASPE__PARK_MODE_IS_ENABLED                              0x1
#define   USB_OTG_HS_USBCMD__ASPE__PARK_MODE_IS_DISABLED                             0x0
#define   USB_OTG_HS_USBCMD__RESERVED_BIT10___M                           0x00000400
#define   USB_OTG_HS_USBCMD__RESERVED_BIT10___S                                       10
#define   USB_OTG_HS_USBCMD__ASP___M                                      0x00000300
#define   USB_OTG_HS_USBCMD__ASP___S                                                   8
#define   USB_OTG_HS_USBCMD__LR___M                                       0x00000080
#define   USB_OTG_HS_USBCMD__LR___S                                                    7
#define   USB_OTG_HS_USBCMD__IAA___M                                      0x00000040
#define   USB_OTG_HS_USBCMD__IAA___S                                                   6
#define   USB_OTG_HS_USBCMD__ASE___M                                      0x00000020
#define   USB_OTG_HS_USBCMD__ASE___S                                                   5
#define   USB_OTG_HS_USBCMD__ASE__DO_NOT_PROCESS_THE_ASYNCHRONOUS_SCHEDULE           0x0
#define   USB_OTG_HS_USBCMD__ASE__USE_THE_ASYNCLISTADDR_REGISTER_TO_ACCESS_THE_AS    0x1
#define   USB_OTG_HS_USBCMD__PSE___M                                      0x00000010
#define   USB_OTG_HS_USBCMD__PSE___S                                                   4
#define   USB_OTG_HS_USBCMD__PSE__DO_NOT_PROCESS_THE_PERIODIC_SCHEDULE               0x0
#define   USB_OTG_HS_USBCMD__PSE__USE_THE_PERIODICLISTBASE_REGISTER_TO_ACCESS_THE    0x1
#define   USB_OTG_HS_USBCMD__FS1___M                                      0x00000008
#define   USB_OTG_HS_USBCMD__FS1___S                                                   3
#define   USB_OTG_HS_USBCMD__FS0___M                                      0x00000004
#define   USB_OTG_HS_USBCMD__FS0___S                                                   2
#define   USB_OTG_HS_USBCMD__RST___M                                      0x00000002
#define   USB_OTG_HS_USBCMD__RST___S                                                   1
#define   USB_OTG_HS_USBCMD__RS___M                                       0x00000001
#define   USB_OTG_HS_USBCMD__RS___S                                                    0
#define   USB_OTG_HS_USBCMD__RS__RUN                                                 0x1
#define   USB_OTG_HS_USBCMD__RS__STOP                                                0x0
#define   USB_OTG_HS_USBCMD___M                                           0xFFFFFFFF
#define   USB_OTG_HS_USBCMD___S                                                        0
#define USBH3_USB_OTG_HS_USBSTS                                          (0xA0800944)
#define   USB_OTG_HS_USBSTS__ULPI_INTR___M                                0x80000000
#define   USB_OTG_HS_USBSTS__ULPI_INTR___S                                            31
#define   USB_OTG_HS_USBSTS__RESERVED_BITS31_26___M                       0x7C000000
#define   USB_OTG_HS_USBSTS__RESERVED_BITS31_26___S                                   26
#define   USB_OTG_HS_USBSTS__TI1___M                                      0x02000000
#define   USB_OTG_HS_USBSTS__TI1___S                                                  25
#define   USB_OTG_HS_USBSTS__TI0___M                                      0x01000000
#define   USB_OTG_HS_USBSTS__TI0___S                                                  24
#define   USB_OTG_HS_USBSTS__RESERVED_BITS23_20___M                       0x00F00000
#define   USB_OTG_HS_USBSTS__RESERVED_BITS23_20___S                                   20
#define   USB_OTG_HS_USBSTS__UPI___M                                      0x00080000
#define   USB_OTG_HS_USBSTS__UPI___S                                                  19
#define   USB_OTG_HS_USBSTS__UAI___M                                      0x00040000
#define   USB_OTG_HS_USBSTS__UAI___S                                                  18
#define   USB_OTG_HS_USBSTS__RESERVED_BIT17___M                           0x00020000
#define   USB_OTG_HS_USBSTS__RESERVED_BIT17___S                                       17
#define   USB_OTG_HS_USBSTS__NAKI___M                                     0x00010000
#define   USB_OTG_HS_USBSTS__NAKI___S                                                 16
#define   USB_OTG_HS_USBSTS__AS___M                                       0x00008000
#define   USB_OTG_HS_USBSTS__AS___S                                                   15
#define   USB_OTG_HS_USBSTS__PS___M                                       0x00004000
#define   USB_OTG_HS_USBSTS__PS___S                                                   14
#define   USB_OTG_HS_USBSTS__RCL___M                                      0x00002000
#define   USB_OTG_HS_USBSTS__RCL___S                                                  13
#define   USB_OTG_HS_USBSTS__HCH___M                                      0x00001000
#define   USB_OTG_HS_USBSTS__HCH___S                                                  12
#define   USB_OTG_HS_USBSTS__RESERVED_BIT11___M                           0x00000800
#define   USB_OTG_HS_USBSTS__RESERVED_BIT11___S                                       11
#define   USB_OTG_HS_USBSTS__ULPII___M                                    0x00000400
#define   USB_OTG_HS_USBSTS__ULPII___S                                                10
#define   USB_OTG_HS_USBSTS__RESERVED_BIT9___M                            0x00000200
#define   USB_OTG_HS_USBSTS__RESERVED_BIT9___S                                         9
#define   USB_OTG_HS_USBSTS__SLI___M                                      0x00000100
#define   USB_OTG_HS_USBSTS__SLI___S                                                   8
#define   USB_OTG_HS_USBSTS__SRI___M                                      0x00000080
#define   USB_OTG_HS_USBSTS__SRI___S                                                   7
#define   USB_OTG_HS_USBSTS__URI___M                                      0x00000040
#define   USB_OTG_HS_USBSTS__URI___S                                                   6
#define   USB_OTG_HS_USBSTS__AAI___M                                      0x00000020
#define   USB_OTG_HS_USBSTS__AAI___S                                                   5
#define   USB_OTG_HS_USBSTS__SEI___M                                      0x00000010
#define   USB_OTG_HS_USBSTS__SEI___S                                                   4
#define   USB_OTG_HS_USBSTS__FRI___M                                      0x00000008
#define   USB_OTG_HS_USBSTS__FRI___S                                                   3
#define   USB_OTG_HS_USBSTS__PCI___M                                      0x00000004
#define   USB_OTG_HS_USBSTS__PCI___S                                                   2
#define   USB_OTG_HS_USBSTS__UEI___M                                      0x00000002
#define   USB_OTG_HS_USBSTS__UEI___S                                                   1
#define   USB_OTG_HS_USBSTS__UI___M                                       0x00000001
#define   USB_OTG_HS_USBSTS__UI___S                                                    0
#define   USB_OTG_HS_USBSTS___M                                           0xFFFFFFFF
#define   USB_OTG_HS_USBSTS___S                                                        0
#define USBH3_USB_OTG_HS_USBINTR                                         (0xA0800948)
#define   USB_OTG_HS_USBINTR__ULPI_INTR_EN___M                            0x80000000
#define   USB_OTG_HS_USBINTR__ULPI_INTR_EN___S                                        31
#define   USB_OTG_HS_USBINTR__RESERVED_BITS31_26___M                      0x7C000000
#define   USB_OTG_HS_USBINTR__RESERVED_BITS31_26___S                                  26
#define   USB_OTG_HS_USBINTR__TIE1___M                                    0x02000000
#define   USB_OTG_HS_USBINTR__TIE1___S                                                25
#define   USB_OTG_HS_USBINTR__TIE0___M                                    0x01000000
#define   USB_OTG_HS_USBINTR__TIE0___S                                                24
#define   USB_OTG_HS_USBINTR__RESERVED_BITS23_20___M                      0x00F00000
#define   USB_OTG_HS_USBINTR__RESERVED_BITS23_20___S                                  20
#define   USB_OTG_HS_USBINTR__UPIE___M                                    0x00080000
#define   USB_OTG_HS_USBINTR__UPIE___S                                                19
#define   USB_OTG_HS_USBINTR__UAIE___M                                    0x00040000
#define   USB_OTG_HS_USBINTR__UAIE___S                                                18
#define   USB_OTG_HS_USBINTR__RESERVED_BIT17___M                          0x00020000
#define   USB_OTG_HS_USBINTR__RESERVED_BIT17___S                                      17
#define   USB_OTG_HS_USBINTR__NAKE___M                                    0x00010000
#define   USB_OTG_HS_USBINTR__NAKE___S                                                16
#define   USB_OTG_HS_USBINTR__RESERVED_BITS15_11___M                      0x0000F800
#define   USB_OTG_HS_USBINTR__RESERVED_BITS15_11___S                                  11
#define   USB_OTG_HS_USBINTR__ULPIE___M                                   0x00000400
#define   USB_OTG_HS_USBINTR__ULPIE___S                                               10
#define   USB_OTG_HS_USBINTR__RESERVED_BIT9___M                           0x00000200
#define   USB_OTG_HS_USBINTR__RESERVED_BIT9___S                                        9
#define   USB_OTG_HS_USBINTR__SLE___M                                     0x00000100
#define   USB_OTG_HS_USBINTR__SLE___S                                                  8
#define   USB_OTG_HS_USBINTR__SRE___M                                     0x00000080
#define   USB_OTG_HS_USBINTR__SRE___S                                                  7
#define   USB_OTG_HS_USBINTR__URE___M                                     0x00000040
#define   USB_OTG_HS_USBINTR__URE___S                                                  6
#define   USB_OTG_HS_USBINTR__AAE___M                                     0x00000020
#define   USB_OTG_HS_USBINTR__AAE___S                                                  5
#define   USB_OTG_HS_USBINTR__SEE___M                                     0x00000010
#define   USB_OTG_HS_USBINTR__SEE___S                                                  4
#define   USB_OTG_HS_USBINTR__FRE___M                                     0x00000008
#define   USB_OTG_HS_USBINTR__FRE___S                                                  3
#define   USB_OTG_HS_USBINTR__PCE___M                                     0x00000004
#define   USB_OTG_HS_USBINTR__PCE___S                                                  2
#define   USB_OTG_HS_USBINTR__UEE___M                                     0x00000002
#define   USB_OTG_HS_USBINTR__UEE___S                                                  1
#define   USB_OTG_HS_USBINTR__UE___M                                      0x00000001
#define   USB_OTG_HS_USBINTR__UE___S                                                   0
#define   USB_OTG_HS_USBINTR___M                                          0xFFFFFFFF
#define   USB_OTG_HS_USBINTR___S                                                       0
#define USBH3_USB_OTG_HS_FRINDEX                                         (0xA080094C)
#define   USB_OTG_HS_FRINDEX__RESERVED_BITS31_14___M                      0xFFFFC000
#define   USB_OTG_HS_FRINDEX__RESERVED_BITS31_14___S                                  14
#define   USB_OTG_HS_FRINDEX__FRINDEX___M                                 0x00003FFF
#define   USB_OTG_HS_FRINDEX__FRINDEX___S                                              0
#define   USB_OTG_HS_FRINDEX___M                                          0xFFFFFFFF
#define   USB_OTG_HS_FRINDEX___S                                                       0
#define USBH3_USB_OTG_HS_PERIODICLISTBASE                                (0xA0800954)
#define   USB_OTG_HS_PERIODICLISTBASE__PERBASE___M                        0xFFFFF000
#define   USB_OTG_HS_PERIODICLISTBASE__PERBASE___S                                    12
#define   USB_OTG_HS_PERIODICLISTBASE__RESERVED_BITS11_0___M              0x00000FFF
#define   USB_OTG_HS_PERIODICLISTBASE__RESERVED_BITS11_0___S                           0
#define   USB_OTG_HS_PERIODICLISTBASE___M                                 0xFFFFFFFF
#define   USB_OTG_HS_PERIODICLISTBASE___S                                              0
#define USBH3_USB_OTG_HS_DEVICEADDR                                      (0xA0800954)
#define   USB_OTG_HS_DEVICEADDR__USBADR___M                               0xFE000000
#define   USB_OTG_HS_DEVICEADDR__USBADR___S                                           25
#define   USB_OTG_HS_DEVICEADDR__USBADRA___M                              0x01000000
#define   USB_OTG_HS_DEVICEADDR__USBADRA___S                                          24
#define   USB_OTG_HS_DEVICEADDR__RESERVED_BITS23_0___M                    0x00FFFFFF
#define   USB_OTG_HS_DEVICEADDR__RESERVED_BITS23_0___S                                 0
#define   USB_OTG_HS_DEVICEADDR___M                                       0xFFFFFFFF
#define   USB_OTG_HS_DEVICEADDR___S                                                    0
#define USBH3_USB_OTG_HS_ASYNCLISTADDR                                   (0xA0800958)
#define   USB_OTG_HS_ASYNCLISTADDR__ASYBASE___M                           0xFFFFFFE0
#define   USB_OTG_HS_ASYNCLISTADDR__ASYBASE___S                                        5
#define   USB_OTG_HS_ASYNCLISTADDR__RESERVED_BITS4_0___M                  0x0000001F
#define   USB_OTG_HS_ASYNCLISTADDR__RESERVED_BITS4_0___S                               0
#define   USB_OTG_HS_ASYNCLISTADDR___M                                    0xFFFFFFFF
#define   USB_OTG_HS_ASYNCLISTADDR___S                                                 0
#define USBH3_USB_OTG_HS_ENDPOINTLISTADDR                                (0xA0800958)
#define   USB_OTG_HS_ENDPOINTLISTADDR__EPBASE___M                         0xFFFFF800
#define   USB_OTG_HS_ENDPOINTLISTADDR__EPBASE___S                                     11
#define   USB_OTG_HS_ENDPOINTLISTADDR__RESERVED_BITS10_0___M              0x000007FF
#define   USB_OTG_HS_ENDPOINTLISTADDR__RESERVED_BITS10_0___S                           0
#define   USB_OTG_HS_ENDPOINTLISTADDR___M                                 0xFFFFFFFF
#define   USB_OTG_HS_ENDPOINTLISTADDR___S                                              0
#define USBH3_USB_OTG_HS_TTCTRL                                          (0xA080095C)
#define   USB_OTG_HS_TTCTRL__RESERVED_BIT31___M                           0x80000000
#define   USB_OTG_HS_TTCTRL__RESERVED_BIT31___S                                       31
#define   USB_OTG_HS_TTCTRL__TTHA___M                                     0x7F000000
#define   USB_OTG_HS_TTCTRL__TTHA___S                                                 24
#define   USB_OTG_HS_TTCTRL__RESERVED_BITS23_0___M                        0x00FFFFFF
#define   USB_OTG_HS_TTCTRL__RESERVED_BITS23_0___S                                     0
#define   USB_OTG_HS_TTCTRL___M                                           0xFFFFFFFF
#define   USB_OTG_HS_TTCTRL___S                                                        0
#define USBH3_USB_OTG_HS_BURSTSIZE                                       (0xA0800960)
#define   USB_OTG_HS_BURSTSIZE__RESERVED_BITS31_16___M                    0xFFFF0000
#define   USB_OTG_HS_BURSTSIZE__RESERVED_BITS31_16___S                                16
#define   USB_OTG_HS_BURSTSIZE__TXPBURST___M                              0x0000FF00
#define   USB_OTG_HS_BURSTSIZE__TXPBURST___S                                           8
#define   USB_OTG_HS_BURSTSIZE__RXPBURST___M                              0x000000FF
#define   USB_OTG_HS_BURSTSIZE__RXPBURST___S                                           0
#define   USB_OTG_HS_BURSTSIZE___M                                        0xFFFFFFFF
#define   USB_OTG_HS_BURSTSIZE___S                                                     0
#define USBH3_USB_OTG_HS_TXFILLTUNING                                    (0xA0800964)
#define   USB_OTG_HS_TXFILLTUNING__RESERVED_BITS31_22___M                 0xFFC00000
#define   USB_OTG_HS_TXFILLTUNING__RESERVED_BITS31_22___S                             22
#define   USB_OTG_HS_TXFILLTUNING__TXFIFOTHRES___M                        0x003F0000
#define   USB_OTG_HS_TXFILLTUNING__TXFIFOTHRES___S                                    16
#define   USB_OTG_HS_TXFILLTUNING__RESERVED_BITS15_13___M                 0x0000E000
#define   USB_OTG_HS_TXFILLTUNING__RESERVED_BITS15_13___S                             13
#define   USB_OTG_HS_TXFILLTUNING__TXSCHHEALTH___M                        0x00001F00
#define   USB_OTG_HS_TXFILLTUNING__TXSCHHEALTH___S                                     8
#define   USB_OTG_HS_TXFILLTUNING__TXSCHOH___M                            0x000000FF
#define   USB_OTG_HS_TXFILLTUNING__TXSCHOH___S                                         0
#define   USB_OTG_HS_TXFILLTUNING___M                                     0xFFFFFFFF
#define   USB_OTG_HS_TXFILLTUNING___S                                                  0
#define USBH3_USB_OTG_HS_ULPI_VIEWPORT                                   (0xA0800970)
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIWU___M                            0x80000000
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIWU___S                                        31
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIRUN___M                           0x40000000
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIRUN___S                                       30
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIRW___M                            0x20000000
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIRW___S                                        29
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIRW__READ                                     0x0
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIRW__WRITE                                    0x1
#define   USB_OTG_HS_ULPI_VIEWPORT__RESERVED_BIT28___M                    0x10000000
#define   USB_OTG_HS_ULPI_VIEWPORT__RESERVED_BIT28___S                                28
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPISS___M                            0x08000000
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPISS___S                                        27
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPISS__NORMAL_SYNC_STATE                        0x1
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPISS__IN_ANOTHER_STATE                         0x0
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIPORT___M                          0x07000000
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIPORT___S                                      24
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIADDR___M                          0x00FF0000
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIADDR___S                                      16
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIDATRD___M                         0x0000FF00
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIDATRD___S                                      8
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIDATWR___M                         0x000000FF
#define   USB_OTG_HS_ULPI_VIEWPORT__ULPIDATWR___S                                      0
#define   USB_OTG_HS_ULPI_VIEWPORT___M                                    0xFFFFFFFF
#define   USB_OTG_HS_ULPI_VIEWPORT___S                                                 0
#define USBH3_USB_OTG_HS_ENDPTNAK                                        (0xA0800978)
#define   USB_OTG_HS_ENDPTNAK__EPTN___M                                   0xFFFF0000
#define   USB_OTG_HS_ENDPTNAK__EPTN___S                                               16
#define   USB_OTG_HS_ENDPTNAK__EPRN___M                                   0x0000FFFF
#define   USB_OTG_HS_ENDPTNAK__EPRN___S                                                0
#define   USB_OTG_HS_ENDPTNAK___M                                         0xFFFFFFFF
#define   USB_OTG_HS_ENDPTNAK___S                                                      0
#define USBH3_USB_OTG_HS_ENDPTNAKEN                                      (0xA080097C)
#define   USB_OTG_HS_ENDPTNAKEN__EPTNE___M                                0xFFFF0000
#define   USB_OTG_HS_ENDPTNAKEN__EPTNE___S                                            16
#define   USB_OTG_HS_ENDPTNAKEN__EPRNE___M                                0x0000FFFF
#define   USB_OTG_HS_ENDPTNAKEN__EPRNE___S                                             0
#define   USB_OTG_HS_ENDPTNAKEN___M                                       0xFFFFFFFF
#define   USB_OTG_HS_ENDPTNAKEN___S                                                    0
#define USBH3_USB_OTG_HS_PORTSC                                          (0xA0800984)
#define   USB_OTG_HS_PORTSC__PTS___M                                      0xC0000000
#define   USB_OTG_HS_PORTSC__PTS___S                                                  30
#define   USB_OTG_HS_PORTSC__STS___M                                      0x20000000
#define   USB_OTG_HS_PORTSC__STS___S                                                  29
#define   USB_OTG_HS_PORTSC__PTW___M                                      0x10000000
#define   USB_OTG_HS_PORTSC__PTW___S                                                  28
#define   USB_OTG_HS_PORTSC__PSPD___M                                     0x0C000000
#define   USB_OTG_HS_PORTSC__PSPD___S                                                 26
#define   USB_OTG_HS_PORTSC__PSPD__FULL_SPEED                                        0x0
#define   USB_OTG_HS_PORTSC__PSPD__LOW_SPEED                                         0x1
#define   USB_OTG_HS_PORTSC__PSPD__HIGH_SPEED                                        0x2
#define   USB_OTG_HS_PORTSC__RESERVED_BIT25___M                           0x02000000
#define   USB_OTG_HS_PORTSC__RESERVED_BIT25___S                                       25
#define   USB_OTG_HS_PORTSC__PFSC___M                                     0x01000000
#define   USB_OTG_HS_PORTSC__PFSC___S                                                 24
#define   USB_OTG_HS_PORTSC__PHCD___M                                     0x00800000
#define   USB_OTG_HS_PORTSC__PHCD___S                                                 23
#define   USB_OTG_HS_PORTSC__PHCD__DISABLE_THE_PHY_CLOCK                             0x1
#define   USB_OTG_HS_PORTSC__PHCD__ENABLE_THE_PHY_CLOCK                              0x0
#define   USB_OTG_HS_PORTSC__WKOC___M                                     0x00400000
#define   USB_OTG_HS_PORTSC__WKOC___S                                                 22
#define   USB_OTG_HS_PORTSC__WKDS___M                                     0x00200000
#define   USB_OTG_HS_PORTSC__WKDS___S                                                 21
#define   USB_OTG_HS_PORTSC__WKCN___M                                     0x00100000
#define   USB_OTG_HS_PORTSC__WKCN___S                                                 20
#define   USB_OTG_HS_PORTSC__PTC___M                                      0x000F0000
#define   USB_OTG_HS_PORTSC__PTC___S                                                  16
#define   USB_OTG_HS_PORTSC__PIC___M                                      0x0000C000
#define   USB_OTG_HS_PORTSC__PIC___S                                                  14
#define   USB_OTG_HS_PORTSC__PIC__PORT_INDICATORS_ARE_OFF                            0x0
#define   USB_OTG_HS_PORTSC__PIC__AMBER                                              0x1
#define   USB_OTG_HS_PORTSC__PIC__GREEN                                              0x2
#define   USB_OTG_HS_PORTSC__PO___M                                       0x00002000
#define   USB_OTG_HS_PORTSC__PO___S                                                   13
#define   USB_OTG_HS_PORTSC__PP___M                                       0x00001000
#define   USB_OTG_HS_PORTSC__PP___S                                                   12
#define   USB_OTG_HS_PORTSC__LS___M                                       0x00000C00
#define   USB_OTG_HS_PORTSC__LS___S                                                   10
#define   USB_OTG_HS_PORTSC__LS__SE0                                                 0x0
#define   USB_OTG_HS_PORTSC__LS__J_STATE                                             0x2
#define   USB_OTG_HS_PORTSC__LS__K_STATE                                             0x1
#define   USB_OTG_HS_PORTSC__HSP___M                                      0x00000200
#define   USB_OTG_HS_PORTSC__HSP___S                                                   9
#define   USB_OTG_HS_PORTSC__PR___M                                       0x00000100
#define   USB_OTG_HS_PORTSC__PR___S                                                    8
#define   USB_OTG_HS_PORTSC__SUSP___M                                     0x00000080
#define   USB_OTG_HS_PORTSC__SUSP___S                                                  7
#define   USB_OTG_HS_PORTSC__SUSP__ENABLE                                            0x2
#define   USB_OTG_HS_PORTSC__SUSP__SUSPEND                                           0x3
#define   USB_OTG_HS_PORTSC__FPR___M                                      0x00000040
#define   USB_OTG_HS_PORTSC__FPR___S                                                   6
#define   USB_OTG_HS_PORTSC__OCC___M                                      0x00000020
#define   USB_OTG_HS_PORTSC__OCC___S                                                   5
#define   USB_OTG_HS_PORTSC__OCA___M                                      0x00000010
#define   USB_OTG_HS_PORTSC__OCA___S                                                   4
#define   USB_OTG_HS_PORTSC__OCA__THIS_PORT_CURRENTLY_HAS_AN_OVER_CURRENT_CONDITI    0x1
#define   USB_OTG_HS_PORTSC__OCA__THIS_PORT_DOES_NOT_HAVE_AN_OVER_CURRENT_CONDITI    0x0
#define   USB_OTG_HS_PORTSC__PEC___M                                      0x00000008
#define   USB_OTG_HS_PORTSC__PEC___S                                                   3
#define   USB_OTG_HS_PORTSC__PEC__PORT_ENABLED_DISABLED_STATUS_HAS_CHANGED           0x1
#define   USB_OTG_HS_PORTSC__PEC__NO_CHANGE                                          0x0
#define   USB_OTG_HS_PORTSC__PE___M                                       0x00000004
#define   USB_OTG_HS_PORTSC__PE___S                                                    2
#define   USB_OTG_HS_PORTSC__PE__ENABLE                                              0x1
#define   USB_OTG_HS_PORTSC__PE__DISABLE                                             0x0
#define   USB_OTG_HS_PORTSC__CSC___M                                      0x00000002
#define   USB_OTG_HS_PORTSC__CSC___S                                                   1
#define   USB_OTG_HS_PORTSC__CSC__CHANGE_IN_CURRENT_CONNECT_STATUS                   0x1
#define   USB_OTG_HS_PORTSC__CSC__NO_CHANGE                                          0x0
#define   USB_OTG_HS_PORTSC__CCS___M                                      0x00000001
#define   USB_OTG_HS_PORTSC__CCS___S                                                   0
#define   USB_OTG_HS_PORTSC__CCS__DEVICE_IS_PRESENT_ON_PORT                          0x1
#define   USB_OTG_HS_PORTSC__CCS__NO_DEVICE_IS_PRESENT                               0x0
#define   USB_OTG_HS_PORTSC__CCS__ATTACHED                                           0x1
#define   USB_OTG_HS_PORTSC__CCS__NOT_ATTACHED                                       0x0
#define   USB_OTG_HS_PORTSC___M                                           0xFFFFFFFF
#define   USB_OTG_HS_PORTSC___S                                                        0
#define USBH3_USB_OTG_HS_OTGSC                                           (0xA08009A4)
#define   USB_OTG_HS_OTGSC__RESERVED_BIT31___M                            0x80000000
#define   USB_OTG_HS_OTGSC__RESERVED_BIT31___S                                        31
#define   USB_OTG_HS_OTGSC__DPIE___M                                      0x40000000
#define   USB_OTG_HS_OTGSC__DPIE___S                                                  30
#define   USB_OTG_HS_OTGSC__1MSE___M                                      0x20000000
#define   USB_OTG_HS_OTGSC__1MSE___S                                                  29
#define   USB_OTG_HS_OTGSC__BSEIE___M                                     0x10000000
#define   USB_OTG_HS_OTGSC__BSEIE___S                                                 28
#define   USB_OTG_HS_OTGSC__BSVIE___M                                     0x08000000
#define   USB_OTG_HS_OTGSC__BSVIE___S                                                 27
#define   USB_OTG_HS_OTGSC__ASVIE___M                                     0x04000000
#define   USB_OTG_HS_OTGSC__ASVIE___S                                                 26
#define   USB_OTG_HS_OTGSC__AVVIE___M                                     0x02000000
#define   USB_OTG_HS_OTGSC__AVVIE___S                                                 25
#define   USB_OTG_HS_OTGSC__IDIE___M                                      0x01000000
#define   USB_OTG_HS_OTGSC__IDIE___S                                                  24
#define   USB_OTG_HS_OTGSC__RESERVED_BIT23___M                            0x00800000
#define   USB_OTG_HS_OTGSC__RESERVED_BIT23___S                                        23
#define   USB_OTG_HS_OTGSC__DPIS___M                                      0x00400000
#define   USB_OTG_HS_OTGSC__DPIS___S                                                  22
#define   USB_OTG_HS_OTGSC__1MSS___M                                      0x00200000
#define   USB_OTG_HS_OTGSC__1MSS___S                                                  21
#define   USB_OTG_HS_OTGSC__BSEIS___M                                     0x00100000
#define   USB_OTG_HS_OTGSC__BSEIS___S                                                 20
#define   USB_OTG_HS_OTGSC__BSVIS___M                                     0x00080000
#define   USB_OTG_HS_OTGSC__BSVIS___S                                                 19
#define   USB_OTG_HS_OTGSC__ASVIS___M                                     0x00040000
#define   USB_OTG_HS_OTGSC__ASVIS___S                                                 18
#define   USB_OTG_HS_OTGSC__AVVIS___M                                     0x00020000
#define   USB_OTG_HS_OTGSC__AVVIS___S                                                 17
#define   USB_OTG_HS_OTGSC__IDIS___M                                      0x00010000
#define   USB_OTG_HS_OTGSC__IDIS___S                                                  16
#define   USB_OTG_HS_OTGSC__RESERVED_BIT15___M                            0x00008000
#define   USB_OTG_HS_OTGSC__RESERVED_BIT15___S                                        15
#define   USB_OTG_HS_OTGSC__DPS___M                                       0x00004000
#define   USB_OTG_HS_OTGSC__DPS___S                                                   14
#define   USB_OTG_HS_OTGSC__1MST___M                                      0x00002000
#define   USB_OTG_HS_OTGSC__1MST___S                                                  13
#define   USB_OTG_HS_OTGSC__BSE___M                                       0x00001000
#define   USB_OTG_HS_OTGSC__BSE___S                                                   12
#define   USB_OTG_HS_OTGSC__BSV___M                                       0x00000800
#define   USB_OTG_HS_OTGSC__BSV___S                                                   11
#define   USB_OTG_HS_OTGSC__ASV___M                                       0x00000400
#define   USB_OTG_HS_OTGSC__ASV___S                                                   10
#define   USB_OTG_HS_OTGSC__AVV___M                                       0x00000200
#define   USB_OTG_HS_OTGSC__AVV___S                                                    9
#define   USB_OTG_HS_OTGSC__ID___M                                        0x00000100
#define   USB_OTG_HS_OTGSC__ID___S                                                     8
#define   USB_OTG_HS_OTGSC__ID__A_DEVICE                                             0x0
#define   USB_OTG_HS_OTGSC__ID__B_DEVICE                                             0x1
#define   USB_OTG_HS_OTGSC__HABA___M                                      0x00000080
#define   USB_OTG_HS_OTGSC__HABA___S                                                   7
#define   USB_OTG_HS_OTGSC__HABA__DISABLED                                           0x0
#define   USB_OTG_HS_OTGSC__HABA__ENABLE_AUTOMATIC_B_DISCONNECT_TO_A_CONNECT_SEQU    0x1
#define   USB_OTG_HS_OTGSC__HADP___M                                      0x00000040
#define   USB_OTG_HS_OTGSC__HADP___S                                                   6
#define   USB_OTG_HS_OTGSC__IDPU___M                                      0x00000020
#define   USB_OTG_HS_OTGSC__IDPU___S                                                   5
#define   USB_OTG_HS_OTGSC__IDPU__OFF                                                0x0
#define   USB_OTG_HS_OTGSC__IDPU__ON_DEFAULT                                         0x1
#define   USB_OTG_HS_OTGSC__DP___M                                        0x00000010
#define   USB_OTG_HS_OTGSC__DP___S                                                     4
#define   USB_OTG_HS_OTGSC__OT___M                                        0x00000008
#define   USB_OTG_HS_OTGSC__OT___S                                                     3
#define   USB_OTG_HS_OTGSC__HAAR___M                                      0x00000004
#define   USB_OTG_HS_OTGSC__HAAR___S                                                   2
#define   USB_OTG_HS_OTGSC__HAAR__DISABLED                                           0x0
#define   USB_OTG_HS_OTGSC__HAAR__ENABLE_AUTOMATIC_RESET_AFTER_CONNECT_ON_HOST_PO    0x1
#define   USB_OTG_HS_OTGSC__VC___M                                        0x00000002
#define   USB_OTG_HS_OTGSC__VC___S                                                     1
#define   USB_OTG_HS_OTGSC__VD___M                                        0x00000001
#define   USB_OTG_HS_OTGSC__VD___S                                                     0
#define   USB_OTG_HS_OTGSC___M                                            0xFFFFFFFF
#define   USB_OTG_HS_OTGSC___S                                                         0
#define USBH3_USB_OTG_HS_USBMODE                                         (0xA08009A8)
#define   USB_OTG_HS_USBMODE__RESERVED_BITS31_6___M                       0xFFFFFFC0
#define   USB_OTG_HS_USBMODE__RESERVED_BITS31_6___S                                    6
#define   USB_OTG_HS_USBMODE__VBPS___M                                    0x00000020
#define   USB_OTG_HS_USBMODE__VBPS___S                                                 5
#define   USB_OTG_HS_USBMODE__VBPS__OUTPUT_IS_0                                      0x0
#define   USB_OTG_HS_USBMODE__VBPS__OUTPUT_IS_1                                      0x1
#define   USB_OTG_HS_USBMODE__SDIS___M                                    0x00000010
#define   USB_OTG_HS_USBMODE__SDIS___S                                                 4
#define   USB_OTG_HS_USBMODE__SDIS__INACTIVE_DEFAULT                                 0x0
#define   USB_OTG_HS_USBMODE__SDIS__ACTIVE                                           0x1
#define   USB_OTG_HS_USBMODE__SLOM___M                                    0x00000008
#define   USB_OTG_HS_USBMODE__SLOM___S                                                 3
#define   USB_OTG_HS_USBMODE__SLOM__SETUP_LOCKOUTS_ON                                0x0
#define   USB_OTG_HS_USBMODE__SLOM__SETUP_LOCKOUTS_OFF                               0x1
#define   USB_OTG_HS_USBMODE__ES___M                                      0x00000004
#define   USB_OTG_HS_USBMODE__ES___S                                                   2
#define   USB_OTG_HS_USBMODE__ES__LITTLE_ENDIAN_DEFAULT_FIRST_BYTE_REFERENCED_IN_    0x0
#define   USB_OTG_HS_USBMODE__ES__BIG_ENDIAN_FIRST_BYTE_REFERENCED_IN_MOST_SIGNIF    0x1
#define   USB_OTG_HS_USBMODE__CM___M                                      0x00000003
#define   USB_OTG_HS_USBMODE__CM___S                                                   0
#define   USB_OTG_HS_USBMODE__CM__IDLE_DEFAULT_FOR_COMBINATION_HOST_DEVICE           0x0
#define   USB_OTG_HS_USBMODE__CM__DEVICE_CONTROLLER_DEFAULT_FOR_DEVICE_ONLY_CONTR    0x2
#define   USB_OTG_HS_USBMODE__CM__HOST_CONTROLLER_DEFAULT_FOR_HOST_ONLY_CONTROLLE    0x3
#define   USB_OTG_HS_USBMODE___M                                          0xFFFFFFFF
#define   USB_OTG_HS_USBMODE___S                                                       0
#define USBH3_USB_OTG_HS_ENPDTSETUPSTAT                                  (0xA08009AC)
#define   USB_OTG_HS_ENPDTSETUPSTAT__RESERVED_BITS31_16___M               0xFFFF0000
#define   USB_OTG_HS_ENPDTSETUPSTAT__RESERVED_BITS31_16___S                           16
#define   USB_OTG_HS_ENPDTSETUPSTAT__ENDPTSETUPSTAT___M                   0x0000FFFF
#define   USB_OTG_HS_ENPDTSETUPSTAT__ENDPTSETUPSTAT___S                                0
#define   USB_OTG_HS_ENPDTSETUPSTAT___M                                   0xFFFFFFFF
#define   USB_OTG_HS_ENPDTSETUPSTAT___S                                                0
#define USBH3_USB_OTG_HS_ENDPTPRIME                                      (0xA08009B0)
#define   USB_OTG_HS_ENDPTPRIME__PETB___M                                 0xFFFF0000
#define   USB_OTG_HS_ENDPTPRIME__PETB___S                                             16
#define   USB_OTG_HS_ENDPTPRIME__PERB___M                                 0x0000FFFF
#define   USB_OTG_HS_ENDPTPRIME__PERB___S                                              0
#define   USB_OTG_HS_ENDPTPRIME___M                                       0xFFFFFFFF
#define   USB_OTG_HS_ENDPTPRIME___S                                                    0
#define USBH3_USB_OTG_HS_ENDPTFLUSH                                      (0xA08009B4)
#define   USB_OTG_HS_ENDPTFLUSH__FETB___M                                 0xFFFF0000
#define   USB_OTG_HS_ENDPTFLUSH__FETB___S                                             16
#define   USB_OTG_HS_ENDPTFLUSH__FERB___M                                 0x0000FFFF
#define   USB_OTG_HS_ENDPTFLUSH__FERB___S                                              0
#define   USB_OTG_HS_ENDPTFLUSH___M                                       0xFFFFFFFF
#define   USB_OTG_HS_ENDPTFLUSH___S                                                    0
#define USBH3_USB_OTG_HS_ENDPTSTAT                                       (0xA08009B8)
#define   USB_OTG_HS_ENDPTSTAT__ETBR___M                                  0xFFFF0000
#define   USB_OTG_HS_ENDPTSTAT__ETBR___S                                              16
#define   USB_OTG_HS_ENDPTSTAT__ERBR___M                                  0x0000FFFF
#define   USB_OTG_HS_ENDPTSTAT__ERBR___S                                               0
#define   USB_OTG_HS_ENDPTSTAT___M                                        0xFFFFFFFF
#define   USB_OTG_HS_ENDPTSTAT___S                                                     0
#define USBH3_USB_OTG_HS_ENDPTCOMPLETE                                   (0xA08009BC)
#define   USB_OTG_HS_ENDPTCOMPLETE__ETCE___M                              0xFFFF0000
#define   USB_OTG_HS_ENDPTCOMPLETE__ETCE___S                                          16
#define   USB_OTG_HS_ENDPTCOMPLETE__ERCE___M                              0x0000FFFF
#define   USB_OTG_HS_ENDPTCOMPLETE__ERCE___S                                           0
#define   USB_OTG_HS_ENDPTCOMPLETE___M                                    0xFFFFFFFF
#define   USB_OTG_HS_ENDPTCOMPLETE___S                                                 0
#define USBH3_USB_OTG_HS_ENDPTCTRL0                                      (0xA08009C0)
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BITS31_24___S                               24
#define   USB_OTG_HS_ENDPTCTRL0__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRL0__TXE___S                                              23
#define   USB_OTG_HS_ENDPTCTRL0__TXE__ENABLED                                        0x1
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BITS22_20___M                   0x00700000
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BITS22_20___S                               20
#define   USB_OTG_HS_ENDPTCTRL0__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRL0__TXT___S                                              18
#define   USB_OTG_HS_ENDPTCTRL0__TXT__CONTROL                                        0x0
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BIT17___M                       0x00020000
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BIT17___S                                   17
#define   USB_OTG_HS_ENDPTCTRL0__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRL0__TXS___S                                              16
#define   USB_OTG_HS_ENDPTCTRL0__TXS__END_POINT_OK_DEFAULT                           0x0
#define   USB_OTG_HS_ENDPTCTRL0__TXS__END_POINT_STALLED                              0x1
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BITS15_8___S                                 8
#define   USB_OTG_HS_ENDPTCTRL0__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRL0__RXE___S                                               7
#define   USB_OTG_HS_ENDPTCTRL0__RXE__ENABLED                                        0x1
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BITS6_4___M                     0x00000070
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BITS6_4___S                                  4
#define   USB_OTG_HS_ENDPTCTRL0__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRL0__RXT___S                                               2
#define   USB_OTG_HS_ENDPTCTRL0__RXT__CONTROL                                        0x0
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BIT1___M                        0x00000002
#define   USB_OTG_HS_ENDPTCTRL0__RESERVED_BIT1___S                                     1
#define   USB_OTG_HS_ENDPTCTRL0__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRL0__RXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRL0__RXS__END_POINT_OK_DEFAULT                           0x0
#define   USB_OTG_HS_ENDPTCTRL0__RXS__END_POINT_STALLED                              0x1
#define   USB_OTG_HS_ENDPTCTRL0___M                                       0xFFFFFFFF
#define   USB_OTG_HS_ENDPTCTRL0___S                                                    0
#define USBH3_USB_OTG_HS_ENDPTCTRLn(n)                                   (0xA08009C04*n)
#define   USB_OTG_HS_ENDPTCTRLn_nMIN                      1
#define   USB_OTG_HS_ENDPTCTRLn_nMAX                        15
#define   USB_OTG_HS_ENDPTCTRLn_ELEM                      15
#define   USB_OTG_HS_ENDPTCTRLn__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRLn__RESERVED_BITS31_24___S                               24
#define   USB_OTG_HS_ENDPTCTRLn__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRLn__TXE___S                                              23
#define   USB_OTG_HS_ENDPTCTRLn__TXE__DISABLED_DEFAULT                               0x0
#define   USB_OTG_HS_ENDPTCTRLn__TXE__ENABLED                                        0x1
#define   USB_OTG_HS_ENDPTCTRLn__TXR___M                                  0x00400000
#define   USB_OTG_HS_ENDPTCTRLn__TXR___S                                              22
#define   USB_OTG_HS_ENDPTCTRLn__TXR__RESET_PID_SEQUENCE                             0x1
#define   USB_OTG_HS_ENDPTCTRLn__TXI___M                                  0x00200000
#define   USB_OTG_HS_ENDPTCTRLn__TXI___S                                              21
#define   USB_OTG_HS_ENDPTCTRLn__TXI__PID_SEQUENCING_ENABLED_DEFAULT                 0x0
#define   USB_OTG_HS_ENDPTCTRLn__TXI__PID_SEQUENCING_DISABLED                        0x1
#define   USB_OTG_HS_ENDPTCTRLn__RESERVED_BIT20___M                       0x00100000
#define   USB_OTG_HS_ENDPTCTRLn__RESERVED_BIT20___S                                   20
#define   USB_OTG_HS_ENDPTCTRLn__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRLn__TXT___S                                              18
#define   USB_OTG_HS_ENDPTCTRLn__TXT__CONTROL                                        0x0
#define   USB_OTG_HS_ENDPTCTRLn__TXT__ISOCHRONOUS                                    0x1
#define   USB_OTG_HS_ENDPTCTRLn__TXT__BULK                                           0x2
#define   USB_OTG_HS_ENDPTCTRLn__TXT__INTERRUPT                                      0x3
#define   USB_OTG_HS_ENDPTCTRLn__TXD___M                                  0x00020000
#define   USB_OTG_HS_ENDPTCTRLn__TXD___S                                              17
#define   USB_OTG_HS_ENDPTCTRLn__TXD__DUAL_PORT_MEMORY_BUFFER_DMA_ENGINE_DEFAULT     0x0
#define   USB_OTG_HS_ENDPTCTRLn__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRLn__TXS___S                                              16
#define   USB_OTG_HS_ENDPTCTRLn__TXS__END_POINT_OK                                   0x0
#define   USB_OTG_HS_ENDPTCTRLn__TXS__END_POINT_STALLED                              0x1
#define   USB_OTG_HS_ENDPTCTRLn__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRLn__RESERVED_BITS15_8___S                                 8
#define   USB_OTG_HS_ENDPTCTRLn__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRLn__RXE___S                                               7
#define   USB_OTG_HS_ENDPTCTRLn__RXE__DISABLED                                       0x0
#define   USB_OTG_HS_ENDPTCTRLn__RXE__ENABLED                                        0x1
#define   USB_OTG_HS_ENDPTCTRLn__RXR___M                                  0x00000040
#define   USB_OTG_HS_ENDPTCTRLn__RXR___S                                               6
#define   USB_OTG_HS_ENDPTCTRLn__RXI___M                                  0x00000020
#define   USB_OTG_HS_ENDPTCTRLn__RXI___S                                               5
#define   USB_OTG_HS_ENDPTCTRLn__RXI__DISABLED                                       0x0
#define   USB_OTG_HS_ENDPTCTRLn__RXI__ENABLED                                        0x1
#define   USB_OTG_HS_ENDPTCTRLn__RESERVED_BIT4___M                        0x00000010
#define   USB_OTG_HS_ENDPTCTRLn__RESERVED_BIT4___S                                     4
#define   USB_OTG_HS_ENDPTCTRLn__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRLn__RXT___S                                               2
#define   USB_OTG_HS_ENDPTCTRLn__RXT__CONTROL                                        0x0
#define   USB_OTG_HS_ENDPTCTRLn__RXT__ISOCHRONOUS                                    0x1
#define   USB_OTG_HS_ENDPTCTRLn__RXT__BULK                                           0x2
#define   USB_OTG_HS_ENDPTCTRLn__RXT__INTERRUPT                                      0x3
#define   USB_OTG_HS_ENDPTCTRLn__RXD___M                                  0x00000002
#define   USB_OTG_HS_ENDPTCTRLn__RXD___S                                               1
#define   USB_OTG_HS_ENDPTCTRLn__RXD__DUAL_PORT_MEMORY_BUFFER_DMA_ENGINE             0x0
#define   USB_OTG_HS_ENDPTCTRLn__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRLn__RXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRLn__RXS__END_POINT_OK                                   0x0
#define   USB_OTG_HS_ENDPTCTRLn__RXS__END_POINT_STALLED                              0x1
#define AUDIO_BASE                   (0xA0700000)
#define   USB_OTG_HS_ENDPTCTRLn___M                                       0xFFFFFFFF
#define   USB_OTG_HS_ENDPTCTRLn___S                                                    0
#define USBH3_USB_OTG_HS_ENDPTCTRL1                                      (0xA08009C4)
#define   USB_OTG_HS_ENDPTCTRL1__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRL1__RESERVED_BITS31_24___S                                0
#define   USB_OTG_HS_ENDPTCTRL1__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRL1__TXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__TXR___M                                  0x00400000
#define   USB_OTG_HS_ENDPTCTRL1__TXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__TXI___M                                  0x00200000
#define   USB_OTG_HS_ENDPTCTRL1__TXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__RESERVED_BIT20___M                       0x00100000
#define   USB_OTG_HS_ENDPTCTRL1__RESERVED_BIT20___S                                    0
#define   USB_OTG_HS_ENDPTCTRL1__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRL1__TXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__TXD___M                                  0x00020000
#define   USB_OTG_HS_ENDPTCTRL1__TXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRL1__TXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL1__RESERVED_BITS15_8___S                                 0
#define   USB_OTG_HS_ENDPTCTRL1__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRL1__RXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__RXR___M                                  0x00000040
#define   USB_OTG_HS_ENDPTCTRL1__RXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__RXI___M                                  0x00000020
#define   USB_OTG_HS_ENDPTCTRL1__RXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__RESERVED_BIT4___M                        0x00000010
#define   USB_OTG_HS_ENDPTCTRL1__RESERVED_BIT4___S                                     0
#define   USB_OTG_HS_ENDPTCTRL1__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRL1__RXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__RXD___M                                  0x00000002
#define   USB_OTG_HS_ENDPTCTRL1__RXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL1__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRL1__RXS___S                                               0
#define USBH3_USB_OTG_HS_ENDPTCTRL2                                      (0xA08009C8)
#define   USB_OTG_HS_ENDPTCTRL2__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRL2__RESERVED_BITS31_24___S                                0
#define   USB_OTG_HS_ENDPTCTRL2__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRL2__TXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__TXR___M                                  0x00400000
#define   USB_OTG_HS_ENDPTCTRL2__TXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__TXI___M                                  0x00200000
#define   USB_OTG_HS_ENDPTCTRL2__TXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__RESERVED_BIT20___M                       0x00100000
#define   USB_OTG_HS_ENDPTCTRL2__RESERVED_BIT20___S                                    0
#define   USB_OTG_HS_ENDPTCTRL2__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRL2__TXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__TXD___M                                  0x00020000
#define   USB_OTG_HS_ENDPTCTRL2__TXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRL2__TXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL2__RESERVED_BITS15_8___S                                 0
#define   USB_OTG_HS_ENDPTCTRL2__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRL2__RXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__RXR___M                                  0x00000040
#define   USB_OTG_HS_ENDPTCTRL2__RXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__RXI___M                                  0x00000020
#define   USB_OTG_HS_ENDPTCTRL2__RXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__RESERVED_BIT4___M                        0x00000010
#define   USB_OTG_HS_ENDPTCTRL2__RESERVED_BIT4___S                                     0
#define   USB_OTG_HS_ENDPTCTRL2__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRL2__RXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__RXD___M                                  0x00000002
#define   USB_OTG_HS_ENDPTCTRL2__RXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL2__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRL2__RXS___S                                               0
#define USBH3_USB_OTG_HS_ENDPTCTRL3                                      (0xA08009CC)
#define   USB_OTG_HS_ENDPTCTRL3__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRL3__RESERVED_BITS31_24___S                                0
#define   USB_OTG_HS_ENDPTCTRL3__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRL3__TXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__TXR___M                                  0x00400000
#define   USB_OTG_HS_ENDPTCTRL3__TXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__TXI___M                                  0x00200000
#define   USB_OTG_HS_ENDPTCTRL3__TXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__RESERVED_BIT20___M                       0x00100000
#define   USB_OTG_HS_ENDPTCTRL3__RESERVED_BIT20___S                                    0
#define   USB_OTG_HS_ENDPTCTRL3__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRL3__TXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__TXD___M                                  0x00020000
#define   USB_OTG_HS_ENDPTCTRL3__TXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRL3__TXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL3__RESERVED_BITS15_8___S                                 0
#define   USB_OTG_HS_ENDPTCTRL3__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRL3__RXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__RXR___M                                  0x00000040
#define   USB_OTG_HS_ENDPTCTRL3__RXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__RXI___M                                  0x00000020
#define   USB_OTG_HS_ENDPTCTRL3__RXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__RESERVED_BIT4___M                        0x00000010
#define   USB_OTG_HS_ENDPTCTRL3__RESERVED_BIT4___S                                     0
#define   USB_OTG_HS_ENDPTCTRL3__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRL3__RXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__RXD___M                                  0x00000002
#define   USB_OTG_HS_ENDPTCTRL3__RXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL3__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRL3__RXS___S                                               0
#define USBH3_USB_OTG_HS_ENDPTCTRL4                                      (0xA08009D0)
#define   USB_OTG_HS_ENDPTCTRL4__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRL4__RESERVED_BITS31_24___S                                0
#define   USB_OTG_HS_ENDPTCTRL4__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRL4__TXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__TXR___M                                  0x00400000
#define   USB_OTG_HS_ENDPTCTRL4__TXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__TXI___M                                  0x00200000
#define   USB_OTG_HS_ENDPTCTRL4__TXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__RESERVED_BIT20___M                       0x00100000
#define   USB_OTG_HS_ENDPTCTRL4__RESERVED_BIT20___S                                    0
#define   USB_OTG_HS_ENDPTCTRL4__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRL4__TXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__TXD___M                                  0x00020000
#define   USB_OTG_HS_ENDPTCTRL4__TXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRL4__TXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL4__RESERVED_BITS15_8___S                                 0
#define   USB_OTG_HS_ENDPTCTRL4__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRL4__RXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__RXR___M                                  0x00000040
#define   USB_OTG_HS_ENDPTCTRL4__RXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__RXI___M                                  0x00000020
#define   USB_OTG_HS_ENDPTCTRL4__RXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__RESERVED_BIT4___M                        0x00000010
#define   USB_OTG_HS_ENDPTCTRL4__RESERVED_BIT4___S                                     0
#define   USB_OTG_HS_ENDPTCTRL4__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRL4__RXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__RXD___M                                  0x00000002
#define   USB_OTG_HS_ENDPTCTRL4__RXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL4__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRL4__RXS___S                                               0
#define USBH3_USB_OTG_HS_ENDPTCTRL5                                      (0xA08009D4)
#define   USB_OTG_HS_ENDPTCTRL5__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRL5__RESERVED_BITS31_24___S                                0
#define   USB_OTG_HS_ENDPTCTRL5__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRL5__TXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__TXR___M                                  0x00400000
#define   USB_OTG_HS_ENDPTCTRL5__TXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__TXI___M                                  0x00200000
#define   USB_OTG_HS_ENDPTCTRL5__TXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__RESERVED_BIT20___M                       0x00100000
#define   USB_OTG_HS_ENDPTCTRL5__RESERVED_BIT20___S                                    0
#define   USB_OTG_HS_ENDPTCTRL5__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRL5__TXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__TXD___M                                  0x00020000
#define   USB_OTG_HS_ENDPTCTRL5__TXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRL5__TXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL5__RESERVED_BITS15_8___S                                 0
#define   USB_OTG_HS_ENDPTCTRL5__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRL5__RXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__RXR___M                                  0x00000040
#define   USB_OTG_HS_ENDPTCTRL5__RXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__RXI___M                                  0x00000020
#define   USB_OTG_HS_ENDPTCTRL5__RXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__RESERVED_BIT4___M                        0x00000010
#define   USB_OTG_HS_ENDPTCTRL5__RESERVED_BIT4___S                                     0
#define   USB_OTG_HS_ENDPTCTRL5__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRL5__RXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__RXD___M                                  0x00000002
#define   USB_OTG_HS_ENDPTCTRL5__RXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL5__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRL5__RXS___S                                               0
#define USBH3_USB_OTG_HS_ENDPTCTRL6                                      (0xA08009D8)
#define   USB_OTG_HS_ENDPTCTRL6__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRL6__RESERVED_BITS31_24___S                                0
#define   USB_OTG_HS_ENDPTCTRL6__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRL6__TXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__TXR___M                                  0x00400000
#define   USB_OTG_HS_ENDPTCTRL6__TXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__TXI___M                                  0x00200000
#define   USB_OTG_HS_ENDPTCTRL6__TXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__RESERVED_BIT20___M                       0x00100000
#define   USB_OTG_HS_ENDPTCTRL6__RESERVED_BIT20___S                                    0
#define   USB_OTG_HS_ENDPTCTRL6__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRL6__TXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__TXD___M                                  0x00020000
#define   USB_OTG_HS_ENDPTCTRL6__TXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRL6__TXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL6__RESERVED_BITS15_8___S                                 0
#define   USB_OTG_HS_ENDPTCTRL6__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRL6__RXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__RXR___M                                  0x00000040
#define   USB_OTG_HS_ENDPTCTRL6__RXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__RXI___M                                  0x00000020
#define   USB_OTG_HS_ENDPTCTRL6__RXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__RESERVED_BIT4___M                        0x00000010
#define   USB_OTG_HS_ENDPTCTRL6__RESERVED_BIT4___S                                     0
#define   USB_OTG_HS_ENDPTCTRL6__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRL6__RXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__RXD___M                                  0x00000002
#define   USB_OTG_HS_ENDPTCTRL6__RXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL6__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRL6__RXS___S                                               0
#define USBH3_USB_OTG_HS_ENDPTCTRL7                                      (0xA08009DC)
#define   USB_OTG_HS_ENDPTCTRL7__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRL7__RESERVED_BITS31_24___S                                0
#define   USB_OTG_HS_ENDPTCTRL7__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRL7__TXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__TXR___M                                  0x00400000
#define   USB_OTG_HS_ENDPTCTRL7__TXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__TXI___M                                  0x00200000
#define   USB_OTG_HS_ENDPTCTRL7__TXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__RESERVED_BIT20___M                       0x00100000
#define   USB_OTG_HS_ENDPTCTRL7__RESERVED_BIT20___S                                    0
#define   USB_OTG_HS_ENDPTCTRL7__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRL7__TXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__TXD___M                                  0x00020000
#define   USB_OTG_HS_ENDPTCTRL7__TXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRL7__TXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL7__RESERVED_BITS15_8___S                                 0
#define   USB_OTG_HS_ENDPTCTRL7__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRL7__RXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__RXR___M                                  0x00000040
#define   USB_OTG_HS_ENDPTCTRL7__RXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__RXI___M                                  0x00000020
#define   USB_OTG_HS_ENDPTCTRL7__RXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__RESERVED_BIT4___M                        0x00000010
#define   USB_OTG_HS_ENDPTCTRL7__RESERVED_BIT4___S                                     0
#define   USB_OTG_HS_ENDPTCTRL7__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRL7__RXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__RXD___M                                  0x00000002
#define   USB_OTG_HS_ENDPTCTRL7__RXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL7__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRL7__RXS___S                                               0
#define USBH3_USB_OTG_HS_ENDPTCTRL8                                      (0xA08009E0)
#define   USB_OTG_HS_ENDPTCTRL8__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRL8__RESERVED_BITS31_24___S                                0
#define   USB_OTG_HS_ENDPTCTRL8__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRL8__TXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__TXR___M                                  0x00400000
#define   USB_OTG_HS_ENDPTCTRL8__TXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__TXI___M                                  0x00200000
#define   USB_OTG_HS_ENDPTCTRL8__TXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__RESERVED_BIT20___M                       0x00100000
#define   USB_OTG_HS_ENDPTCTRL8__RESERVED_BIT20___S                                    0
#define   USB_OTG_HS_ENDPTCTRL8__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRL8__TXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__TXD___M                                  0x00020000
#define   USB_OTG_HS_ENDPTCTRL8__TXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRL8__TXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL8__RESERVED_BITS15_8___S                                 0
#define   USB_OTG_HS_ENDPTCTRL8__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRL8__RXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__RXR___M                                  0x00000040
#define   USB_OTG_HS_ENDPTCTRL8__RXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__RXI___M                                  0x00000020
#define   USB_OTG_HS_ENDPTCTRL8__RXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__RESERVED_BIT4___M                        0x00000010
#define   USB_OTG_HS_ENDPTCTRL8__RESERVED_BIT4___S                                     0
#define   USB_OTG_HS_ENDPTCTRL8__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRL8__RXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__RXD___M                                  0x00000002
#define   USB_OTG_HS_ENDPTCTRL8__RXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL8__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRL8__RXS___S                                               0
#define USBH3_USB_OTG_HS_ENDPTCTRL9                                      (0xA08009E4)
#define   USB_OTG_HS_ENDPTCTRL9__RESERVED_BITS31_24___M                   0xFF000000
#define   USB_OTG_HS_ENDPTCTRL9__RESERVED_BITS31_24___S                                0
#define   USB_OTG_HS_ENDPTCTRL9__TXE___M                                  0x00800000
#define   USB_OTG_HS_ENDPTCTRL9__TXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__TXR___M                                  0x00400000
#define   USB_OTG_HS_ENDPTCTRL9__TXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__TXI___M                                  0x00200000
#define   USB_OTG_HS_ENDPTCTRL9__TXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__RESERVED_BIT20___M                       0x00100000
#define   USB_OTG_HS_ENDPTCTRL9__RESERVED_BIT20___S                                    0
#define   USB_OTG_HS_ENDPTCTRL9__TXT___M                                  0x000C0000
#define   USB_OTG_HS_ENDPTCTRL9__TXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__TXD___M                                  0x00020000
#define   USB_OTG_HS_ENDPTCTRL9__TXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__TXS___M                                  0x00010000
#define   USB_OTG_HS_ENDPTCTRL9__TXS___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__RESERVED_BITS15_8___M                    0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL9__RESERVED_BITS15_8___S                                 0
#define   USB_OTG_HS_ENDPTCTRL9__RXE___M                                  0x00000080
#define   USB_OTG_HS_ENDPTCTRL9__RXE___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__RXR___M                                  0x00000040
#define   USB_OTG_HS_ENDPTCTRL9__RXR___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__RXI___M                                  0x00000020
#define   USB_OTG_HS_ENDPTCTRL9__RXI___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__RESERVED_BIT4___M                        0x00000010
#define   USB_OTG_HS_ENDPTCTRL9__RESERVED_BIT4___S                                     0
#define   USB_OTG_HS_ENDPTCTRL9__RXT___M                                  0x0000000C
#define   USB_OTG_HS_ENDPTCTRL9__RXT___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__RXD___M                                  0x00000002
#define   USB_OTG_HS_ENDPTCTRL9__RXD___S                                               0
#define   USB_OTG_HS_ENDPTCTRL9__RXS___M                                  0x00000001
#define   USB_OTG_HS_ENDPTCTRL9__RXS___S                                               0
#define USBH3_USB_OTG_HS_ENDPTCTRL10                                     (0xA08009E8)
#define   USB_OTG_HS_ENDPTCTRL10__RESERVED_BITS31_24___M                  0xFF000000
#define   USB_OTG_HS_ENDPTCTRL10__RESERVED_BITS31_24___S                               0
#define   USB_OTG_HS_ENDPTCTRL10__TXE___M                                 0x00800000
#define   USB_OTG_HS_ENDPTCTRL10__TXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__TXR___M                                 0x00400000
#define   USB_OTG_HS_ENDPTCTRL10__TXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__TXI___M                                 0x00200000
#define   USB_OTG_HS_ENDPTCTRL10__TXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__RESERVED_BIT20___M                      0x00100000
#define   USB_OTG_HS_ENDPTCTRL10__RESERVED_BIT20___S                                   0
#define   USB_OTG_HS_ENDPTCTRL10__TXT___M                                 0x000C0000
#define   USB_OTG_HS_ENDPTCTRL10__TXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__TXD___M                                 0x00020000
#define   USB_OTG_HS_ENDPTCTRL10__TXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__TXS___M                                 0x00010000
#define   USB_OTG_HS_ENDPTCTRL10__TXS___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__RESERVED_BITS15_8___M                   0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL10__RESERVED_BITS15_8___S                                0
#define   USB_OTG_HS_ENDPTCTRL10__RXE___M                                 0x00000080
#define   USB_OTG_HS_ENDPTCTRL10__RXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__RXR___M                                 0x00000040
#define   USB_OTG_HS_ENDPTCTRL10__RXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__RXI___M                                 0x00000020
#define   USB_OTG_HS_ENDPTCTRL10__RXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__RESERVED_BIT4___M                       0x00000010
#define   USB_OTG_HS_ENDPTCTRL10__RESERVED_BIT4___S                                    0
#define   USB_OTG_HS_ENDPTCTRL10__RXT___M                                 0x0000000C
#define   USB_OTG_HS_ENDPTCTRL10__RXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__RXD___M                                 0x00000002
#define   USB_OTG_HS_ENDPTCTRL10__RXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL10__RXS___M                                 0x00000001
#define   USB_OTG_HS_ENDPTCTRL10__RXS___S                                              0
#define USBH3_USB_OTG_HS_ENDPTCTRL11                                     (0xA08009EC)
#define   USB_OTG_HS_ENDPTCTRL11__RESERVED_BITS31_24___M                  0xFF000000
#define   USB_OTG_HS_ENDPTCTRL11__RESERVED_BITS31_24___S                               0
#define   USB_OTG_HS_ENDPTCTRL11__TXE___M                                 0x00800000
#define   USB_OTG_HS_ENDPTCTRL11__TXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__TXR___M                                 0x00400000
#define   USB_OTG_HS_ENDPTCTRL11__TXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__TXI___M                                 0x00200000
#define   USB_OTG_HS_ENDPTCTRL11__TXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__RESERVED_BIT20___M                      0x00100000
#define   USB_OTG_HS_ENDPTCTRL11__RESERVED_BIT20___S                                   0
#define   USB_OTG_HS_ENDPTCTRL11__TXT___M                                 0x000C0000
#define   USB_OTG_HS_ENDPTCTRL11__TXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__TXD___M                                 0x00020000
#define   USB_OTG_HS_ENDPTCTRL11__TXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__TXS___M                                 0x00010000
#define   USB_OTG_HS_ENDPTCTRL11__TXS___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__RESERVED_BITS15_8___M                   0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL11__RESERVED_BITS15_8___S                                0
#define   USB_OTG_HS_ENDPTCTRL11__RXE___M                                 0x00000080
#define   USB_OTG_HS_ENDPTCTRL11__RXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__RXR___M                                 0x00000040
#define   USB_OTG_HS_ENDPTCTRL11__RXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__RXI___M                                 0x00000020
#define   USB_OTG_HS_ENDPTCTRL11__RXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__RESERVED_BIT4___M                       0x00000010
#define   USB_OTG_HS_ENDPTCTRL11__RESERVED_BIT4___S                                    0
#define   USB_OTG_HS_ENDPTCTRL11__RXT___M                                 0x0000000C
#define   USB_OTG_HS_ENDPTCTRL11__RXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__RXD___M                                 0x00000002
#define   USB_OTG_HS_ENDPTCTRL11__RXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL11__RXS___M                                 0x00000001
#define   USB_OTG_HS_ENDPTCTRL11__RXS___S                                              0
#define USBH3_USB_OTG_HS_ENDPTCTRL12                                     (0xA08009F0)
#define   USB_OTG_HS_ENDPTCTRL12__RESERVED_BITS31_24___M                  0xFF000000
#define   USB_OTG_HS_ENDPTCTRL12__RESERVED_BITS31_24___S                               0
#define   USB_OTG_HS_ENDPTCTRL12__TXE___M                                 0x00800000
#define   USB_OTG_HS_ENDPTCTRL12__TXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__TXR___M                                 0x00400000
#define   USB_OTG_HS_ENDPTCTRL12__TXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__TXI___M                                 0x00200000
#define   USB_OTG_HS_ENDPTCTRL12__TXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__RESERVED_BIT20___M                      0x00100000
#define   USB_OTG_HS_ENDPTCTRL12__RESERVED_BIT20___S                                   0
#define   USB_OTG_HS_ENDPTCTRL12__TXT___M                                 0x000C0000
#define   USB_OTG_HS_ENDPTCTRL12__TXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__TXD___M                                 0x00020000
#define   USB_OTG_HS_ENDPTCTRL12__TXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__TXS___M                                 0x00010000
#define   USB_OTG_HS_ENDPTCTRL12__TXS___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__RESERVED_BITS15_8___M                   0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL12__RESERVED_BITS15_8___S                                0
#define   USB_OTG_HS_ENDPTCTRL12__RXE___M                                 0x00000080
#define   USB_OTG_HS_ENDPTCTRL12__RXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__RXR___M                                 0x00000040
#define   USB_OTG_HS_ENDPTCTRL12__RXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__RXI___M                                 0x00000020
#define   USB_OTG_HS_ENDPTCTRL12__RXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__RESERVED_BIT4___M                       0x00000010
#define   USB_OTG_HS_ENDPTCTRL12__RESERVED_BIT4___S                                    0
#define   USB_OTG_HS_ENDPTCTRL12__RXT___M                                 0x0000000C
#define   USB_OTG_HS_ENDPTCTRL12__RXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__RXD___M                                 0x00000002
#define   USB_OTG_HS_ENDPTCTRL12__RXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL12__RXS___M                                 0x00000001
#define   USB_OTG_HS_ENDPTCTRL12__RXS___S                                              0
#define USBH3_USB_OTG_HS_ENDPTCTRL13                                     (0xA08009F4)
#define   USB_OTG_HS_ENDPTCTRL13__RESERVED_BITS31_24___M                  0xFF000000
#define   USB_OTG_HS_ENDPTCTRL13__RESERVED_BITS31_24___S                               0
#define   USB_OTG_HS_ENDPTCTRL13__TXE___M                                 0x00800000
#define   USB_OTG_HS_ENDPTCTRL13__TXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__TXR___M                                 0x00400000
#define   USB_OTG_HS_ENDPTCTRL13__TXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__TXI___M                                 0x00200000
#define   USB_OTG_HS_ENDPTCTRL13__TXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__RESERVED_BIT20___M                      0x00100000
#define   USB_OTG_HS_ENDPTCTRL13__RESERVED_BIT20___S                                   0
#define   USB_OTG_HS_ENDPTCTRL13__TXT___M                                 0x000C0000
#define   USB_OTG_HS_ENDPTCTRL13__TXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__TXD___M                                 0x00020000
#define   USB_OTG_HS_ENDPTCTRL13__TXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__TXS___M                                 0x00010000
#define   USB_OTG_HS_ENDPTCTRL13__TXS___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__RESERVED_BITS15_8___M                   0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL13__RESERVED_BITS15_8___S                                0
#define   USB_OTG_HS_ENDPTCTRL13__RXE___M                                 0x00000080
#define   USB_OTG_HS_ENDPTCTRL13__RXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__RXR___M                                 0x00000040
#define   USB_OTG_HS_ENDPTCTRL13__RXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__RXI___M                                 0x00000020
#define   USB_OTG_HS_ENDPTCTRL13__RXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__RESERVED_BIT4___M                       0x00000010
#define   USB_OTG_HS_ENDPTCTRL13__RESERVED_BIT4___S                                    0
#define   USB_OTG_HS_ENDPTCTRL13__RXT___M                                 0x0000000C
#define   USB_OTG_HS_ENDPTCTRL13__RXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__RXD___M                                 0x00000002
#define   USB_OTG_HS_ENDPTCTRL13__RXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL13__RXS___M                                 0x00000001
#define   USB_OTG_HS_ENDPTCTRL13__RXS___S                                              0
#define USBH3_USB_OTG_HS_ENDPTCTRL14                                     (0xA08009F8)
#define   USB_OTG_HS_ENDPTCTRL14__RESERVED_BITS31_24___M                  0xFF000000
#define   USB_OTG_HS_ENDPTCTRL14__RESERVED_BITS31_24___S                               0
#define   USB_OTG_HS_ENDPTCTRL14__TXE___M                                 0x00800000
#define   USB_OTG_HS_ENDPTCTRL14__TXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__TXR___M                                 0x00400000
#define   USB_OTG_HS_ENDPTCTRL14__TXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__TXI___M                                 0x00200000
#define   USB_OTG_HS_ENDPTCTRL14__TXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__RESERVED_BIT20___M                      0x00100000
#define   USB_OTG_HS_ENDPTCTRL14__RESERVED_BIT20___S                                   0
#define   USB_OTG_HS_ENDPTCTRL14__TXT___M                                 0x000C0000
#define   USB_OTG_HS_ENDPTCTRL14__TXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__TXD___M                                 0x00020000
#define   USB_OTG_HS_ENDPTCTRL14__TXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__TXS___M                                 0x00010000
#define   USB_OTG_HS_ENDPTCTRL14__TXS___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__RESERVED_BITS15_8___M                   0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL14__RESERVED_BITS15_8___S                                0
#define   USB_OTG_HS_ENDPTCTRL14__RXE___M                                 0x00000080
#define   USB_OTG_HS_ENDPTCTRL14__RXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__RXR___M                                 0x00000040
#define   USB_OTG_HS_ENDPTCTRL14__RXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__RXI___M                                 0x00000020
#define   USB_OTG_HS_ENDPTCTRL14__RXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__RESERVED_BIT4___M                       0x00000010
#define   USB_OTG_HS_ENDPTCTRL14__RESERVED_BIT4___S                                    0
#define   USB_OTG_HS_ENDPTCTRL14__RXT___M                                 0x0000000C
#define   USB_OTG_HS_ENDPTCTRL14__RXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__RXD___M                                 0x00000002
#define   USB_OTG_HS_ENDPTCTRL14__RXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL14__RXS___M                                 0x00000001
#define   USB_OTG_HS_ENDPTCTRL14__RXS___S                                              0
#define USBH3_USB_OTG_HS_ENDPTCTRL15                                     (0xA08009FC)
#define   USB_OTG_HS_ENDPTCTRL15__RESERVED_BITS31_24___M                  0xFF000000
#define   USB_OTG_HS_ENDPTCTRL15__RESERVED_BITS31_24___S                               0
#define   USB_OTG_HS_ENDPTCTRL15__TXE___M                                 0x00800000
#define   USB_OTG_HS_ENDPTCTRL15__TXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__TXR___M                                 0x00400000
#define   USB_OTG_HS_ENDPTCTRL15__TXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__TXI___M                                 0x00200000
#define   USB_OTG_HS_ENDPTCTRL15__TXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__RESERVED_BIT20___M                      0x00100000
#define   USB_OTG_HS_ENDPTCTRL15__RESERVED_BIT20___S                                   0
#define   USB_OTG_HS_ENDPTCTRL15__TXT___M                                 0x000C0000
#define   USB_OTG_HS_ENDPTCTRL15__TXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__TXD___M                                 0x00020000
#define   USB_OTG_HS_ENDPTCTRL15__TXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__TXS___M                                 0x00010000
#define   USB_OTG_HS_ENDPTCTRL15__TXS___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__RESERVED_BITS15_8___M                   0x0000FF00
#define   USB_OTG_HS_ENDPTCTRL15__RESERVED_BITS15_8___S                                0
#define   USB_OTG_HS_ENDPTCTRL15__RXE___M                                 0x00000080
#define   USB_OTG_HS_ENDPTCTRL15__RXE___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__RXR___M                                 0x00000040
#define   USB_OTG_HS_ENDPTCTRL15__RXR___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__RXI___M                                 0x00000020
#define   USB_OTG_HS_ENDPTCTRL15__RXI___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__RESERVED_BIT4___M                       0x00000010
#define   USB_OTG_HS_ENDPTCTRL15__RESERVED_BIT4___S                                    0
#define   USB_OTG_HS_ENDPTCTRL15__RXT___M                                 0x0000000C
#define   USB_OTG_HS_ENDPTCTRL15__RXT___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__RXD___M                                 0x00000002
#define   USB_OTG_HS_ENDPTCTRL15__RXD___S                                              0
#define   USB_OTG_HS_ENDPTCTRL15__RXS___M                                 0x00000001
#define   USB_OTG_HS_ENDPTCTRL15__RXS___S                                              0
#define SDC4_BASE                    (0xA0600000)
#define   AUDIO_SPARE___M                                                 0xFFFFFFFF
#define   AUDIO_SPARE___S                                                              0
#define SDC4_MCI_POWER                                                   (0xA0600000)
#define   MCI_POWER__OPEN_DRAIN___M                                       0x00000040
#define   MCI_POWER__OPEN_DRAIN___S                                                    6
#define   MCI_POWER__CONTROL___M                                          0x00000003
#define   MCI_POWER__CONTROL___S                                                       0
#define   MCI_POWER__CONTROL__POWER_OFF                                              0x0
#define   MCI_POWER__CONTROL__RESERVED_ENCODING                                      0x1
#define   MCI_POWER__CONTROL__POWERUP                                                0x2
#define   MCI_POWER__CONTROL__POWERON                                                0x3
#define   MCI_POWER___M                                                   0x0000007F
#define   MCI_POWER___S                                                                0
#define SDC4_MCI_CLK                                                     (0xA0600004)
#define   MCI_CLK__SELECT_IN___M                                          0x0000C000
#define   MCI_CLK__SELECT_IN___S                                                      14
#define   MCI_CLK__SELECT_IN__ON_THE_FALLING_EDGE_OF_MCICLOCK                        0x0
#define   MCI_CLK__SELECT_IN__ON_THE_RISING_EDGE_OF_MCICLOCK                         0x1
#define   MCI_CLK__SELECT_IN__USING_FEEDBACK_CLOCK                                   0x2
#define   MCI_CLK__SELECT_IN__IN_LOOPBACK_MODE                                       0x3
#define   MCI_CLK__INVERT_OUT___M                                         0x00002000
#define   MCI_CLK__INVERT_OUT___S                                                     13
#define   MCI_CLK__FLOW_ENA___M                                           0x00001000
#define   MCI_CLK__FLOW_ENA___S                                                       12
#define   MCI_CLK__FLOW_ENA__DISABLE                                                 0x0
#define   MCI_CLK__FLOW_ENA__ENABLE                                                  0x1
#define   MCI_CLK__WIDEBUS___M                                            0x00000C00
#define   MCI_CLK__WIDEBUS___S                                                        10
#define   MCI_CLK__WIDEBUS__1_BIT_MODE                                               0x0
#define   MCI_CLK__WIDEBUS__4_BIT_MODE                                               0x2
#define   MCI_CLK__PWRSAVE___M                                            0x00000200
#define   MCI_CLK__PWRSAVE___S                                                         9
#define   MCI_CLK__PWRSAVE__ALWAYS_ENABLED                                           0x0
#define   MCI_CLK__PWRSAVE__CLOCK_ENABLED                                            0x1
#define   MCI_CLK__ENABLE___M                                             0x00000100
#define   MCI_CLK__ENABLE___S                                                          8
#define   MCI_CLK__ENABLE__CLOCK_DISABLED                                            0x0
#define   MCI_CLK__ENABLE__CLOCK_ENABLED                                             0x1
#define   MCI_CLK___M                                                     0x0000FF00
#define   MCI_CLK___S                                                                  8
#define SDC4_MCI_ARGUMENT                                                (0xA0600008)
#define   MCI_ARGUMENT__CMD_ARG___M                                       0xFFFFFFFF
#define   MCI_ARGUMENT__CMD_ARG___S                                                    0
#define   MCI_ARGUMENT___M                                                0xFFFFFFFF
#define   MCI_ARGUMENT___S                                                             0
#define SDC4_MCI_CMD                                                     (0xA060000C)
#define   MCI_CMD__CCS_DISABLE___M                                        0x00008000
#define   MCI_CMD__CCS_DISABLE___S                                                    15
#define   MCI_CMD__CCS_ENABLE___M                                         0x00004000
#define   MCI_CMD__CCS_ENABLE___S                                                     14
#define   MCI_CMD__MCIABORT___M                                           0x00002000
#define   MCI_CMD__MCIABORT___S                                                       13
#define   MCI_CMD__DAT_CMD___M                                            0x00001000
#define   MCI_CMD__DAT_CMD___S                                                        12
#define   MCI_CMD__PROG_ENA___M                                           0x00000800
#define   MCI_CMD__PROG_ENA___S                                                       11
#define   MCI_CMD__ENABLE___M                                             0x00000400
#define   MCI_CMD__ENABLE___S                                                         10
#define   MCI_CMD__PENDING___M                                            0x00000200
#define   MCI_CMD__PENDING___S                                                         9
#define   MCI_CMD__INTERRUPT___M                                          0x00000100
#define   MCI_CMD__INTERRUPT___S                                                       8
#define   MCI_CMD__LONGRSP___M                                            0x00000080
#define   MCI_CMD__LONGRSP___S                                                         7
#define   MCI_CMD__RESPONSE___M                                           0x00000040
#define   MCI_CMD__RESPONSE___S                                                        6
#define   MCI_CMD__CMD_INDEX___M                                          0x0000003F
#define   MCI_CMD__CMD_INDEX___S                                                       0
#define   MCI_CMD___M                                                     0x0000FFFF
#define   MCI_CMD___S                                                                  0
#define SDC4_MCI_RESP_CMD                                                (0xA0600010)
#define   MCI_RESP_CMD__RESPCMD___M                                       0x0000003F
#define   MCI_RESP_CMD__RESPCMD___S                                                    0
#define   MCI_RESP_CMD___M                                                0x0000003F
#define   MCI_RESP_CMD___S                                                             0
#define SDC4_MCI_RESPn(n)                                                (0xA06000144*n)
#define   MCI_RESPn_nMIN                                  0
#define   MCI_RESPn_nMAX                                    3
#define   MCI_RESPn_ELEM                                  4
#define   MCI_RESPn__STATUS___M                                           0xFFFFFFFF
#define   MCI_RESPn__STATUS___S                                                        0
#define   MCI_RESPn___M                                                   0xFFFFFFFF
#define   MCI_RESPn___S                                                                0
#define SDC4_MCI_RESP0                                                   (0xA0600014)
#define   MCI_RESP0__STATUS___M                                           0xFFFFFFFF
#define   MCI_RESP0__STATUS___S                                                        0
#define SDC4_MCI_RESP1                                                   (0xA0600018)
#define   MCI_RESP1__STATUS___M                                           0xFFFFFFFF
#define   MCI_RESP1__STATUS___S                                                        0
#define SDC4_MCI_RESP2                                                   (0xA060001C)
#define   MCI_RESP2__STATUS___M                                           0xFFFFFFFF
#define   MCI_RESP2__STATUS___S                                                        0
#define SDC4_MCI_RESP3                                                   (0xA0600020)
#define   MCI_RESP3__STATUS___M                                           0xFFFFFFFF
#define   MCI_RESP3__STATUS___S                                                        0
#define SDC4_MCI_DATA_TIMER                                              (0xA0600024)
#define   MCI_DATA_TIMER__DATA_TIME___M                                   0xFFFFFFFF
#define   MCI_DATA_TIMER__DATA_TIME___S                                                0
#define   MCI_DATA_TIMER___M                                              0xFFFFFFFF
#define   MCI_DATA_TIMER___S                                                           0
#define SDC4_MCI_DATA_LENGTH                                             (0xA0600028)
#define   MCI_DATA_LENGTH__DATALENGTH___M                                 0x01FFFFFF
#define   MCI_DATA_LENGTH__DATALENGTH___S                                              0
#define   MCI_DATA_LENGTH___M                                             0x01FFFFFF
#define   MCI_DATA_LENGTH___S                                                          0
#define SDC4_MCI_DATA_CTL                                                (0xA060002C)
#define   MCI_DATA_CTL__BLOCKSIZE___M                                     0x0001FFF0
#define   MCI_DATA_CTL__BLOCKSIZE___S                                                  4
#define   MCI_DATA_CTL__DM_ENABLE___M                                     0x00000008
#define   MCI_DATA_CTL__DM_ENABLE___S                                                  3
#define   MCI_DATA_CTL__DM_ENABLE__DM_DISABLED                                       0x0
#define   MCI_DATA_CTL__DM_ENABLE__DM_ENABLED                                        0x1
#define   MCI_DATA_CTL__MODE___M                                          0x00000004
#define   MCI_DATA_CTL__MODE___S                                                       2
#define   MCI_DATA_CTL__MODE__BLOCK_DATA_TRANSFER                                    0x0
#define   MCI_DATA_CTL__MODE__STREAM_DATA_TRANSFER                                   0x1
#define   MCI_DATA_CTL__DIRECTION___M                                     0x00000002
#define   MCI_DATA_CTL__DIRECTION___S                                                  1
#define   MCI_DATA_CTL__DIRECTION__CONTROLLER_TO_CARD                                0x0
#define   MCI_DATA_CTL__DIRECTION__CARD_TO_CONTROLLER                                0x1
#define   MCI_DATA_CTL__ENABLE___M                                        0x00000001
#define   MCI_DATA_CTL__ENABLE___S                                                     0
#define   MCI_DATA_CTL___M                                                0x0001FFFF
#define   MCI_DATA_CTL___S                                                             0
#define SDC4_MCI_DATA_COUNT                                              (0xA0600030)
#define   MCI_DATA_COUNT__DATACOUNT___M                                   0x01FFFFFF
#define   MCI_DATA_COUNT__DATACOUNT___S                                                0
#define   MCI_DATA_COUNT___M                                              0x01FFFFFF
#define   MCI_DATA_COUNT___S                                                           0
#define SDC4_MCI_STATUS                                                  (0xA0600034)
#define   MCI_STATUS__CCS_TIMEOUT___M                                     0x04000000
#define   MCI_STATUS__CCS_TIMEOUT___S                                                 26
#define   MCI_STATUS__SDIO_INTR_OPER___M                                  0x02000000
#define   MCI_STATUS__SDIO_INTR_OPER___S                                              25
#define   MCI_STATUS__ATA_CMD_COMPL___M                                   0x01000000
#define   MCI_STATUS__ATA_CMD_COMPL___S                                               24
#define   MCI_STATUS__PROG_DONE___M                                       0x00800000
#define   MCI_STATUS__PROG_DONE___S                                                   23
#define   MCI_STATUS__SDIO_INTR___M                                       0x00400000
#define   MCI_STATUS__SDIO_INTR___S                                                   22
#define   MCI_STATUS__RXDATA_AVLBL___M                                    0x00200000
#define   MCI_STATUS__RXDATA_AVLBL___S                                                21
#define   MCI_STATUS__TXDATA_AVLBL___M                                    0x00100000
#define   MCI_STATUS__TXDATA_AVLBL___S                                                20
#define   MCI_STATUS__RXFIFO_EMPTY___M                                    0x00080000
#define   MCI_STATUS__RXFIFO_EMPTY___S                                                19
#define   MCI_STATUS__TXFIFO_EMPTY___M                                    0x00040000
#define   MCI_STATUS__TXFIFO_EMPTY___S                                                18
#define   MCI_STATUS__RXFIFO_FULL___M                                     0x00020000
#define   MCI_STATUS__RXFIFO_FULL___S                                                 17
#define   MCI_STATUS__TXFIFO_FULL___M                                     0x00010000
#define   MCI_STATUS__TXFIFO_FULL___S                                                 16
#define   MCI_STATUS__RXFIFO_HALF_FULL___M                                0x00008000
#define   MCI_STATUS__RXFIFO_HALF_FULL___S                                            15
#define   MCI_STATUS__TXFIFO_HALF_FULL___M                                0x00004000
#define   MCI_STATUS__TXFIFO_HALF_FULL___S                                            14
#define   MCI_STATUS__RXACTIVE___M                                        0x00002000
#define   MCI_STATUS__RXACTIVE___S                                                    13
#define   MCI_STATUS__TXACTIVE___M                                        0x00001000
#define   MCI_STATUS__TXACTIVE___S                                                    12
#define   MCI_STATUS__CMD_ACTIVE___M                                      0x00000800
#define   MCI_STATUS__CMD_ACTIVE___S                                                  11
#define   MCI_STATUS__DATA_BLK_END___M                                    0x00000400
#define   MCI_STATUS__DATA_BLK_END___S                                                10
#define   MCI_STATUS__START_BIT_ERR___M                                   0x00000200
#define   MCI_STATUS__START_BIT_ERR___S                                                9
#define   MCI_STATUS__DATAEND___M                                         0x00000100
#define   MCI_STATUS__DATAEND___S                                                      8
#define   MCI_STATUS__CMD_SENT___M                                        0x00000080
#define   MCI_STATUS__CMD_SENT___S                                                     7
#define   MCI_STATUS__CMD_RESPONSE_END___M                                0x00000040
#define   MCI_STATUS__CMD_RESPONSE_END___S                                             6
#define   MCI_STATUS__RX_OVERRUN___M                                      0x00000020
#define   MCI_STATUS__RX_OVERRUN___S                                                   5
#define   MCI_STATUS__TX_UNDERRUN___M                                     0x00000010
#define   MCI_STATUS__TX_UNDERRUN___S                                                  4
#define   MCI_STATUS__DATA_TIMEOUT___M                                    0x00000008
#define   MCI_STATUS__DATA_TIMEOUT___S                                                 3
#define   MCI_STATUS__CMD_TIMEOUT___M                                     0x00000004
#define   MCI_STATUS__CMD_TIMEOUT___S                                                  2
#define   MCI_STATUS__DATA_CRC_FAIL___M                                   0x00000002
#define   MCI_STATUS__DATA_CRC_FAIL___S                                                1
#define   MCI_STATUS__CMD_CRC_FAIL___M                                    0x00000001
#define   MCI_STATUS__CMD_CRC_FAIL___S                                                 0
#define   MCI_STATUS___M                                                  0x07FFFFFF
#define   MCI_STATUS___S                                                               0
#define SDC4_MCI_CLEAR                                                   (0xA0600038)
#define   MCI_CLEAR__CCS_TIMEOUT_CLR___M                                  0x04000000
#define   MCI_CLEAR__CCS_TIMEOUT_CLR___S                                              26
#define   MCI_CLEAR__ATA_CMD_COMPL_CLR___M                                0x01000000
#define   MCI_CLEAR__ATA_CMD_COMPL_CLR___S                                            24
#define   MCI_CLEAR__PROG_DONE_CLR___M                                    0x00800000
#define   MCI_CLEAR__PROG_DONE_CLR___S                                                23
#define   MCI_CLEAR__SDIO_INTR_CLR___M                                    0x00400000
#define   MCI_CLEAR__SDIO_INTR_CLR___S                                                22
#define   MCI_CLEAR__DATA_BLK_END_CLR___M                                 0x00000400
#define   MCI_CLEAR__DATA_BLK_END_CLR___S                                             10
#define   MCI_CLEAR__START_BIT_ERR_CLR___M                                0x00000200
#define   MCI_CLEAR__START_BIT_ERR_CLR___S                                             9
#define   MCI_CLEAR__DATA_END_CLR___M                                     0x00000100
#define   MCI_CLEAR__DATA_END_CLR___S                                                  8
#define   MCI_CLEAR__CMD_SENT_CLR___M                                     0x00000080
#define   MCI_CLEAR__CMD_SENT_CLR___S                                                  7
#define   MCI_CLEAR__CMD_RESP_END_CLT___M                                 0x00000040
#define   MCI_CLEAR__CMD_RESP_END_CLT___S                                              6
#define   MCI_CLEAR__RX_OVERRUN_CLR___M                                   0x00000020
#define   MCI_CLEAR__RX_OVERRUN_CLR___S                                                5
#define   MCI_CLEAR__TX_UNDERRUN_CLR___M                                  0x00000010
#define   MCI_CLEAR__TX_UNDERRUN_CLR___S                                               4
#define   MCI_CLEAR__DATA_TIMEOUT_CLR___M                                 0x00000008
#define   MCI_CLEAR__DATA_TIMEOUT_CLR___S                                              3
#define   MCI_CLEAR__CMD_TIMOUT_CLR___M                                   0x00000004
#define   MCI_CLEAR__CMD_TIMOUT_CLR___S                                                2
#define   MCI_CLEAR__DATA_CRC_FAIL_CLR___M                                0x00000002
#define   MCI_CLEAR__DATA_CRC_FAIL_CLR___S                                             1
#define   MCI_CLEAR__CMD_CRC_FAIL_CLR___M                                 0x00000001
#define   MCI_CLEAR__CMD_CRC_FAIL_CLR___S                                              0
#define   MCI_CLEAR___M                                                   0x07FFFFFF
#define   MCI_CLEAR___S                                                                0
#define SDC4_MCI_INT_MASKn(n)                                            (0xA060003C4*n)
#define   MCI_INT_MASKn_nMIN                              0
#define   MCI_INT_MASKn_nMAX                                1
#define   MCI_INT_MASKn_ELEM                              2
#define   MCI_INT_MASKn__MASK26___M                                       0x04000000
#define   MCI_INT_MASKn__MASK26___S                                                   26
#define   MCI_INT_MASKn__MASK25___M                                       0x02000000
#define   MCI_INT_MASKn__MASK25___S                                                   25
#define   MCI_INT_MASKn__MASK24___M                                       0x01000000
#define   MCI_INT_MASKn__MASK24___S                                                   24
#define   MCI_INT_MASKn__MASK23___M                                       0x00800000
#define   MCI_INT_MASKn__MASK23___S                                                   23
#define   MCI_INT_MASKn__MASK22___M                                       0x00400000
#define   MCI_INT_MASKn__MASK22___S                                                   22
#define   MCI_INT_MASKn__MASK21___M                                       0x00200000
#define   MCI_INT_MASKn__MASK21___S                                                   21
#define   MCI_INT_MASKn__MASK20___M                                       0x00100000
#define   MCI_INT_MASKn__MASK20___S                                                   20
#define   MCI_INT_MASKn__MASK19___M                                       0x00080000
#define   MCI_INT_MASKn__MASK19___S                                                   19
#define   MCI_INT_MASKn__MASK18___M                                       0x00040000
#define   MCI_INT_MASKn__MASK18___S                                                   18
#define   MCI_INT_MASKn__MASK17___M                                       0x00020000
#define   MCI_INT_MASKn__MASK17___S                                                   17
#define   MCI_INT_MASKn__MASK16___M                                       0x00010000
#define   MCI_INT_MASKn__MASK16___S                                                   16
#define   MCI_INT_MASKn__MASK15___M                                       0x00008000
#define   MCI_INT_MASKn__MASK15___S                                                   15
#define   MCI_INT_MASKn__MASK14___M                                       0x00004000
#define   MCI_INT_MASKn__MASK14___S                                                   14
#define   MCI_INT_MASKn__MASK13___M                                       0x00002000
#define   MCI_INT_MASKn__MASK13___S                                                   13
#define   MCI_INT_MASKn__MASK12___M                                       0x00001000
#define   MCI_INT_MASKn__MASK12___S                                                   12
#define   MCI_INT_MASKn__MASK11___M                                       0x00000800
#define   MCI_INT_MASKn__MASK11___S                                                   11
#define   MCI_INT_MASKn__MASK10___M                                       0x00000400
#define   MCI_INT_MASKn__MASK10___S                                                   10
#define   MCI_INT_MASKn__MASK9___M                                        0x00000200
#define   MCI_INT_MASKn__MASK9___S                                                     9
#define   MCI_INT_MASKn__MASK8___M                                        0x00000100
#define   MCI_INT_MASKn__MASK8___S                                                     8
#define   MCI_INT_MASKn__MASK7___M                                        0x00000080
#define   MCI_INT_MASKn__MASK7___S                                                     7
#define   MCI_INT_MASKn__MASK6___M                                        0x00000040
#define   MCI_INT_MASKn__MASK6___S                                                     6
#define   MCI_INT_MASKn__MASK5___M                                        0x00000020
#define   MCI_INT_MASKn__MASK5___S                                                     5
#define   MCI_INT_MASKn__MASK4___M                                        0x00000010
#define   MCI_INT_MASKn__MASK4___S                                                     4
#define   MCI_INT_MASKn__MASK3___M                                        0x00000008
#define   MCI_INT_MASKn__MASK3___S                                                     3
#define   MCI_INT_MASKn__MASK2___M                                        0x00000004
#define   MCI_INT_MASKn__MASK2___S                                                     2
#define   MCI_INT_MASKn__MASK1___M                                        0x00000002
#define   MCI_INT_MASKn__MASK1___S                                                     1
#define   MCI_INT_MASKn__MASK0___M                                        0x00000001
#define   MCI_INT_MASKn__MASK0___S                                                     0
#define   MCI_INT_MASKn___M                                               0x07FFFFFF
#define   MCI_INT_MASKn___S                                                            0
#define SDC4_MCI_INT_MASK0                                               (0xA060003C)
#define   MCI_INT_MASK0__MASK26___M                                       0x04000000
#define   MCI_INT_MASK0__MASK26___S                                                    0
#define   MCI_INT_MASK0__MASK25___M                                       0x02000000
#define   MCI_INT_MASK0__MASK25___S                                                    0
#define   MCI_INT_MASK0__MASK24___M                                       0x01000000
#define   MCI_INT_MASK0__MASK24___S                                                    0
#define   MCI_INT_MASK0__MASK23___M                                       0x00800000
#define   MCI_INT_MASK0__MASK23___S                                                    0
#define   MCI_INT_MASK0__MASK22___M                                       0x00400000
#define   MCI_INT_MASK0__MASK22___S                                                    0
#define   MCI_INT_MASK0__MASK21___M                                       0x00200000
#define   MCI_INT_MASK0__MASK21___S                                                    0
#define   MCI_INT_MASK0__MASK20___M                                       0x00100000
#define   MCI_INT_MASK0__MASK20___S                                                    0
#define   MCI_INT_MASK0__MASK19___M                                       0x00080000
#define   MCI_INT_MASK0__MASK19___S                                                    0
#define   MCI_INT_MASK0__MASK18___M                                       0x00040000
#define   MCI_INT_MASK0__MASK18___S                                                    0
#define   MCI_INT_MASK0__MASK17___M                                       0x00020000
#define   MCI_INT_MASK0__MASK17___S                                                    0
#define   MCI_INT_MASK0__MASK16___M                                       0x00010000
#define   MCI_INT_MASK0__MASK16___S                                                    0
#define   MCI_INT_MASK0__MASK15___M                                       0x00008000
#define   MCI_INT_MASK0__MASK15___S                                                    0
#define   MCI_INT_MASK0__MASK14___M                                       0x00004000
#define   MCI_INT_MASK0__MASK14___S                                                    0
#define   MCI_INT_MASK0__MASK13___M                                       0x00002000
#define   MCI_INT_MASK0__MASK13___S                                                    0
#define   MCI_INT_MASK0__MASK12___M                                       0x00001000
#define   MCI_INT_MASK0__MASK12___S                                                    0
#define   MCI_INT_MASK0__MASK11___M                                       0x00000800
#define   MCI_INT_MASK0__MASK11___S                                                    0
#define   MCI_INT_MASK0__MASK10___M                                       0x00000400
#define   MCI_INT_MASK0__MASK10___S                                                    0
#define   MCI_INT_MASK0__MASK9___M                                        0x00000200
#define   MCI_INT_MASK0__MASK9___S                                                     0
#define   MCI_INT_MASK0__MASK8___M                                        0x00000100
#define   MCI_INT_MASK0__MASK8___S                                                     0
#define   MCI_INT_MASK0__MASK7___M                                        0x00000080
#define   MCI_INT_MASK0__MASK7___S                                                     0
#define   MCI_INT_MASK0__MASK6___M                                        0x00000040
#define   MCI_INT_MASK0__MASK6___S                                                     0
#define   MCI_INT_MASK0__MASK5___M                                        0x00000020
#define   MCI_INT_MASK0__MASK5___S                                                     0
#define   MCI_INT_MASK0__MASK4___M                                        0x00000010
#define   MCI_INT_MASK0__MASK4___S                                                     0
#define   MCI_INT_MASK0__MASK3___M                                        0x00000008
#define   MCI_INT_MASK0__MASK3___S                                                     0
#define   MCI_INT_MASK0__MASK2___M                                        0x00000004
#define   MCI_INT_MASK0__MASK2___S                                                     0
#define   MCI_INT_MASK0__MASK1___M                                        0x00000002
#define   MCI_INT_MASK0__MASK1___S                                                     0
#define   MCI_INT_MASK0__MASK0___M                                        0x00000001
#define   MCI_INT_MASK0__MASK0___S                                                     0
#define SDC4_MCI_INT_MASK1                                               (0xA0600040)
#define   MCI_INT_MASK1__MASK26___M                                       0x04000000
#define   MCI_INT_MASK1__MASK26___S                                                    0
#define   MCI_INT_MASK1__MASK25___M                                       0x02000000
#define   MCI_INT_MASK1__MASK25___S                                                    0
#define   MCI_INT_MASK1__MASK24___M                                       0x01000000
#define   MCI_INT_MASK1__MASK24___S                                                    0
#define   MCI_INT_MASK1__MASK23___M                                       0x00800000
#define   MCI_INT_MASK1__MASK23___S                                                    0
#define   MCI_INT_MASK1__MASK22___M                                       0x00400000
#define   MCI_INT_MASK1__MASK22___S                                                    0
#define   MCI_INT_MASK1__MASK21___M                                       0x00200000
#define   MCI_INT_MASK1__MASK21___S                                                    0
#define   MCI_INT_MASK1__MASK20___M                                       0x00100000
#define   MCI_INT_MASK1__MASK20___S                                                    0
#define   MCI_INT_MASK1__MASK19___M                                       0x00080000
#define   MCI_INT_MASK1__MASK19___S                                                    0
#define   MCI_INT_MASK1__MASK18___M                                       0x00040000
#define   MCI_INT_MASK1__MASK18___S                                                    0
#define   MCI_INT_MASK1__MASK17___M                                       0x00020000
#define   MCI_INT_MASK1__MASK17___S                                                    0
#define   MCI_INT_MASK1__MASK16___M                                       0x00010000
#define   MCI_INT_MASK1__MASK16___S                                                    0
#define   MCI_INT_MASK1__MASK15___M                                       0x00008000
#define   MCI_INT_MASK1__MASK15___S                                                    0
#define   MCI_INT_MASK1__MASK14___M                                       0x00004000
#define   MCI_INT_MASK1__MASK14___S                                                    0
#define   MCI_INT_MASK1__MASK13___M                                       0x00002000
#define   MCI_INT_MASK1__MASK13___S                                                    0
#define   MCI_INT_MASK1__MASK12___M                                       0x00001000
#define   MCI_INT_MASK1__MASK12___S                                                    0
#define   MCI_INT_MASK1__MASK11___M                                       0x00000800
#define   MCI_INT_MASK1__MASK11___S                                                    0
#define   MCI_INT_MASK1__MASK10___M                                       0x00000400
#define   MCI_INT_MASK1__MASK10___S                                                    0
#define   MCI_INT_MASK1__MASK9___M                                        0x00000200
#define   MCI_INT_MASK1__MASK9___S                                                     0
#define   MCI_INT_MASK1__MASK8___M                                        0x00000100
#define   MCI_INT_MASK1__MASK8___S                                                     0
#define   MCI_INT_MASK1__MASK7___M                                        0x00000080
#define   MCI_INT_MASK1__MASK7___S                                                     0
#define   MCI_INT_MASK1__MASK6___M                                        0x00000040
#define   MCI_INT_MASK1__MASK6___S                                                     0
#define   MCI_INT_MASK1__MASK5___M                                        0x00000020
#define   MCI_INT_MASK1__MASK5___S                                                     0
#define   MCI_INT_MASK1__MASK4___M                                        0x00000010
#define   MCI_INT_MASK1__MASK4___S                                                     0
#define   MCI_INT_MASK1__MASK3___M                                        0x00000008
#define   MCI_INT_MASK1__MASK3___S                                                     0
#define   MCI_INT_MASK1__MASK2___M                                        0x00000004
#define   MCI_INT_MASK1__MASK2___S                                                     0
#define   MCI_INT_MASK1__MASK1___M                                        0x00000002
#define   MCI_INT_MASK1__MASK1___S                                                     0
#define   MCI_INT_MASK1__MASK0___M                                        0x00000001
#define   MCI_INT_MASK1__MASK0___S                                                     0
#define SDC4_MCI_FIFO_COUNT                                              (0xA0600044)
#define   MCI_FIFO_COUNT__DATA_COUNT___M                                  0x00FFFFFF
#define   MCI_FIFO_COUNT__DATA_COUNT___S                                               0
#define   MCI_FIFO_COUNT___M                                              0x00FFFFFF
#define   MCI_FIFO_COUNT___S                                                           0
#define SDC4_SDCC_TEST_MODE                                              (0xA0600048)
#define   SDCC_TEST_MODE__MODE___M                                        0x00000003
#define   SDCC_TEST_MODE__MODE___S                                                     0
#define   SDCC_TEST_MODE__MODE__DISABLED                                             0x0
#define   SDCC_TEST_MODE__MODE__COMMAND_PATH                                         0x1
#define   SDCC_TEST_MODE__MODE__DATA_PATH                                            0x2
#define   SDCC_TEST_MODE__MODE__COMMAND_AND_DATA_PATH                                0x3
#define   SDCC_TEST_MODE___M                                              0x00000003
#define   SDCC_TEST_MODE___S                                                           0
#define SDC4_SDCC_TEST_EXPORT_MISR                                       (0xA060004C)
#define   SDCC_TEST_EXPORT_MISR__EXPORT___M                               0x00000001
#define   SDCC_TEST_EXPORT_MISR__EXPORT___S                                            0
#define   SDCC_TEST_EXPORT_MISR___M                                       0x00000001
#define   SDCC_TEST_EXPORT_MISR___S                                                    0
#define SDC4_SDCC_TEST_MISR_RESET                                        (0xA0600050)
#define   SDCC_TEST_MISR_RESET__RESET___M                                 0x00000001
#define   SDCC_TEST_MISR_RESET__RESET___S                                              0
#define   SDCC_TEST_MISR_RESET___M                                        0x00000001
#define   SDCC_TEST_MISR_RESET___S                                                     0
#define SDC4_SDCC_TEST_MISR_CURR_VAL                                     (0xA0600054)
#define   SDCC_TEST_MISR_CURR_VAL__VAL___M                                0xFFFFFFFF
#define   SDCC_TEST_MISR_CURR_VAL__VAL___S                                             0
#define   SDCC_TEST_MISR_CURR_VAL___M                                     0xFFFFFFFF
#define   SDCC_TEST_MISR_CURR_VAL___S                                                  0
#define SDC4_MCI_CCS_TIMER                                               (0xA0600058)
#define   MCI_CCS_TIMER__CCS_TIMER___M                                    0xFFFFFFFF
#define   MCI_CCS_TIMER__CCS_TIMER___S                                                 0
#define   MCI_CCS_TIMER___M                                               0xFFFFFFFF
#define   MCI_CCS_TIMER___S                                                            0
#define SDC4_MCI_FIFO                                                    (0xA0600080)
#define   MCI_FIFO__DATA___M                                              0xFFFFFFFF
#define   MCI_FIFO__DATA___S                                                           0
#define   MCI_FIFO___M                                                    0xFFFFFFFF
#define   MCI_FIFO___S                                                                 0
#define SDC4_MCI_TESTBUS_CONFIG                                          (0xA06000CC)
#define   MCI_TESTBUS_CONFIG__SPARE_FIELD___M                             0x000000F0
#define   MCI_TESTBUS_CONFIG__SPARE_FIELD___S                                          4
#define   MCI_TESTBUS_CONFIG__TESTBUS_ENA___M                             0x00000004
#define   MCI_TESTBUS_CONFIG__TESTBUS_ENA___S                                          2
#define   MCI_TESTBUS_CONFIG__TESTBUS_ENA__ENABLE                                    0x1
#define   MCI_TESTBUS_CONFIG__TESTBUS_ENA__DISABLE                                   0x0
#define   MCI_TESTBUS_CONFIG__TESTBUS_SEL___M                             0x00000003
#define   MCI_TESTBUS_CONFIG__TESTBUS_SEL___S                                          0
#define   MCI_TESTBUS_CONFIG___M                                          0x000000FF
#define   MCI_TESTBUS_CONFIG___S                                                       0
#define SDC4_MCI_TEST_CTL                                                (0xA06000D0)
#define   MCI_TEST_CTL__REGTEST___M                                       0x00000008
#define   MCI_TEST_CTL__REGTEST___S                                                    3
#define   MCI_TEST_CTL__FIFOTEST___M                                      0x00000006
#define   MCI_TEST_CTL__FIFOTEST___S                                                   1
#define   MCI_TEST_CTL__ITEN___M                                          0x00000001
#define   MCI_TEST_CTL__ITEN___S                                                       0
#define   MCI_TEST_CTL___M                                                0x0000000F
#define   MCI_TEST_CTL___S                                                             0
#define SDC4_MCI_TEST_INPUT                                              (0xA06000D4)
#define   MCI_TEST_INPUT__MCIDATIN_7_4___M                                0x000003C0
#define   MCI_TEST_INPUT__MCIDATIN_7_4___S                                             6
#define   MCI_TEST_INPUT__MCICMDIN___M                                    0x00000020
#define   MCI_TEST_INPUT__MCICMDIN___S                                                 5
#define   MCI_TEST_INPUT__MCIDATIN_3_0___M                                0x0000001E
#define   MCI_TEST_INPUT__MCIDATIN_3_0___S                                             1
#define   MCI_TEST_INPUT___M                                              0x000003FE
#define   MCI_TEST_INPUT___S                                                           1
#define SDC4_MCI_TEST_OUT                                                (0xA06000D8)
#define   MCI_TEST_OUT__MCIDATOUT_7_4___M                                 0x0000F000
#define   MCI_TEST_OUT__MCIDATOUT_7_4___S                                             12
#define   MCI_TEST_OUT__MCICMDOUT___M                                     0x00000400
#define   MCI_TEST_OUT__MCICMDOUT___S                                                 10
#define   MCI_TEST_OUT__MCIDATOUT_3_0___M                                 0x000003C0
#define   MCI_TEST_OUT__MCIDATOUT_3_0___S                                              6
#define   MCI_TEST_OUT__MCIINTR1___M                                      0x00000002
#define   MCI_TEST_OUT__MCIINTR1___S                                                   1
#define   MCI_TEST_OUT__MCIINTR0___M                                      0x00000001
#define   MCI_TEST_OUT__MCIINTR0___S                                                   0
#define   MCI_TEST_OUT___M                                                0x0000FFFF
#define   MCI_TEST_OUT___S                                                             0
#define SDC4_MCI_PERPH_ID0                                               (0xA06000E0)
#define   MCI_PERPH_ID0__PARTNUMBER0___M                                  0x000000FF
#define   MCI_PERPH_ID0__PARTNUMBER0___S                                               0
#define   MCI_PERPH_ID0___M                                               0x000000FF
#define   MCI_PERPH_ID0___S                                                            0
#define SDC4_MCI_PERPH_ID1                                               (0xA06000E4)
#define   MCI_PERPH_ID1__DESIGNER0___M                                    0x000000F0
#define   MCI_PERPH_ID1__DESIGNER0___S                                                 4
#define   MCI_PERPH_ID1__PARTNUMBER1___M                                  0x0000000F
#define   MCI_PERPH_ID1__PARTNUMBER1___S                                               0
#define   MCI_PERPH_ID1___M                                               0x000000FF
#define   MCI_PERPH_ID1___S                                                            0
#define SDC4_MCI_PERPH_ID2                                               (0xA06000E8)
#define   MCI_PERPH_ID2__REVISION___M                                     0x000000F0
#define   MCI_PERPH_ID2__REVISION___S                                                  4
#define   MCI_PERPH_ID2__DESIGNER1___M                                    0x0000000F
#define   MCI_PERPH_ID2__DESIGNER1___S                                                 0
#define   MCI_PERPH_ID2___M                                               0x000000FF
#define   MCI_PERPH_ID2___S                                                            0
#define SDC4_MCI_PERPH_ID3                                               (0xA06000EC)
#define   MCI_PERPH_ID3__CONFIG___M                                       0x000000FF
#define   MCI_PERPH_ID3__CONFIG___S                                                    0
#define   MCI_PERPH_ID3___M                                               0x000000FF
#define   MCI_PERPH_ID3___S                                                            0
#define SDC4_MCI_PCELL_ID0                                               (0xA06000F0)
#define   MCI_PCELL_ID0__MCIPCELL_ID0___M                                 0x000000FF
#define   MCI_PCELL_ID0__MCIPCELL_ID0___S                                              0
#define   MCI_PCELL_ID0___M                                               0x000000FF
#define   MCI_PCELL_ID0___S                                                            0
#define SDC4_MCI_PCELL_ID1                                               (0xA06000F4)
#define   MCI_PCELL_ID1__MCIPCELL_ID1___M                                 0x000000FF
#define   MCI_PCELL_ID1__MCIPCELL_ID1___S                                              0
#define   MCI_PCELL_ID1___M                                               0x000000FF
#define   MCI_PCELL_ID1___S                                                            0
#define SDC4_MCI_PCELL_ID2                                               (0xA06000F8)
#define   MCI_PCELL_ID2__MCIPCELL_ID2___M                                 0x000000FF
#define   MCI_PCELL_ID2__MCIPCELL_ID2___S                                              0
#define   MCI_PCELL_ID2___M                                               0x000000FF
#define   MCI_PCELL_ID2___S                                                            0
#define SDC4_MCI_PCELL_ID3                                               (0xA06000FC)
#define   MCI_PCELL_ID3__MCIPCELL_ID3___M                                 0x000000FF
#define   MCI_PCELL_ID3__MCIPCELL_ID3___S                                              0
#define SDC3_BASE                    (0xA0500000)
#define   MCI_PCELL_ID3___M                                               0x000000FF
#define   MCI_PCELL_ID3___S                                                            0
#define SDC3_MCI_POWER                                                   (0xA0500000)
#define   MCI_POWER__OPEN_DRAIN___M                                       0x00000040
#define   MCI_POWER__OPEN_DRAIN___S                                                    6
#define   MCI_POWER__CONTROL___M                                          0x00000003
#define   MCI_POWER__CONTROL___S                                                       0
#define   MCI_POWER__CONTROL__POWER_OFF                                              0x0
#define   MCI_POWER__CONTROL__RESERVED_ENCODING                                      0x1
#define   MCI_POWER__CONTROL__POWERUP                                                0x2
#define   MCI_POWER__CONTROL__POWERON                                                0x3
#define   MCI_POWER___M                                                   0x0000007F
#define   MCI_POWER___S                                                                0
#define SDC3_MCI_CLK                                                     (0xA0500004)
#define   MCI_CLK__SELECT_IN___M                                          0x0000C000
#define   MCI_CLK__SELECT_IN___S                                                      14
#define   MCI_CLK__SELECT_IN__ON_THE_FALLING_EDGE_OF_MCICLOCK                        0x0
#define   MCI_CLK__SELECT_IN__ON_THE_RISING_EDGE_OF_MCICLOCK                         0x1
#define   MCI_CLK__SELECT_IN__USING_FEEDBACK_CLOCK                                   0x2
#define   MCI_CLK__SELECT_IN__IN_LOOPBACK_MODE                                       0x3
#define   MCI_CLK__INVERT_OUT___M                                         0x00002000
#define   MCI_CLK__INVERT_OUT___S                                                     13
#define   MCI_CLK__FLOW_ENA___M                                           0x00001000
#define   MCI_CLK__FLOW_ENA___S                                                       12
#define   MCI_CLK__FLOW_ENA__DISABLE                                                 0x0
#define   MCI_CLK__FLOW_ENA__ENABLE                                                  0x1
#define   MCI_CLK__WIDEBUS___M                                            0x00000C00
#define   MCI_CLK__WIDEBUS___S                                                        10
#define   MCI_CLK__WIDEBUS__1_BIT_MODE                                               0x0
#define   MCI_CLK__WIDEBUS__4_BIT_MODE                                               0x2
#define   MCI_CLK__PWRSAVE___M                                            0x00000200
#define   MCI_CLK__PWRSAVE___S                                                         9
#define   MCI_CLK__PWRSAVE__ALWAYS_ENABLED                                           0x0
#define   MCI_CLK__PWRSAVE__CLOCK_ENABLED                                            0x1
#define   MCI_CLK__ENABLE___M                                             0x00000100
#define   MCI_CLK__ENABLE___S                                                          8
#define   MCI_CLK__ENABLE__CLOCK_DISABLED                                            0x0
#define   MCI_CLK__ENABLE__CLOCK_ENABLED                                             0x1
#define   MCI_CLK___M                                                     0x0000FF00
#define   MCI_CLK___S                                                                  8
#define SDC3_MCI_ARGUMENT                                                (0xA0500008)
#define   MCI_ARGUMENT__CMD_ARG___M                                       0xFFFFFFFF
#define   MCI_ARGUMENT__CMD_ARG___S                                                    0
#define   MCI_ARGUMENT___M                                                0xFFFFFFFF
#define   MCI_ARGUMENT___S                                                             0
#define SDC3_MCI_CMD                                                     (0xA050000C)
#define   MCI_CMD__CCS_DISABLE___M                                        0x00008000
#define   MCI_CMD__CCS_DISABLE___S                                                    15
#define   MCI_CMD__CCS_ENABLE___M                                         0x00004000
#define   MCI_CMD__CCS_ENABLE___S                                                     14
#define   MCI_CMD__MCIABORT___M                                           0x00002000
#define   MCI_CMD__MCIABORT___S                                                       13
#define   MCI_CMD__DAT_CMD___M                                            0x00001000
#define   MCI_CMD__DAT_CMD___S                                                        12
#define   MCI_CMD__PROG_ENA___M                                           0x00000800
#define   MCI_CMD__PROG_ENA___S                                                       11
#define   MCI_CMD__ENABLE___M                                             0x00000400
#define   MCI_CMD__ENABLE___S                                                         10
#define   MCI_CMD__PENDING___M                                            0x00000200
#define   MCI_CMD__PENDING___S                                                         9
#define   MCI_CMD__INTERRUPT___M                                          0x00000100
#define   MCI_CMD__INTERRUPT___S                                                       8
#define   MCI_CMD__LONGRSP___M                                            0x00000080
#define   MCI_CMD__LONGRSP___S                                                         7
#define   MCI_CMD__RESPONSE___M                                           0x00000040
#define   MCI_CMD__RESPONSE___S                                                        6
#define   MCI_CMD__CMD_INDEX___M                                          0x0000003F
#define   MCI_CMD__CMD_INDEX___S                                                       0
#define   MCI_CMD___M                                                     0x0000FFFF
#define   MCI_CMD___S                                                                  0
#define SDC3_MCI_RESP_CMD                                                (0xA0500010)
#define   MCI_RESP_CMD__RESPCMD___M                                       0x0000003F
#define   MCI_RESP_CMD__RESPCMD___S                                                    0
#define   MCI_RESP_CMD___M                                                0x0000003F
#define   MCI_RESP_CMD___S                                                             0
#define SDC3_MCI_RESPn(n)                                                (0xA05000144*n)
#define   MCI_RESPn_nMIN                                  0
#define   MCI_RESPn_nMAX                                    3
#define   MCI_RESPn_ELEM                                  4
#define   MCI_RESPn__STATUS___M                                           0xFFFFFFFF
#define   MCI_RESPn__STATUS___S                                                        0
#define   MCI_RESPn___M                                                   0xFFFFFFFF
#define   MCI_RESPn___S                                                                0
#define SDC3_MCI_RESP0                                                   (0xA0500014)
#define   MCI_RESP0__STATUS___M                                           0xFFFFFFFF
#define   MCI_RESP0__STATUS___S                                                        0
#define SDC3_MCI_RESP1                                                   (0xA0500018)
#define   MCI_RESP1__STATUS___M                                           0xFFFFFFFF
#define   MCI_RESP1__STATUS___S                                                        0
#define SDC3_MCI_RESP2                                                   (0xA050001C)
#define   MCI_RESP2__STATUS___M                                           0xFFFFFFFF
#define   MCI_RESP2__STATUS___S                                                        0
#define SDC3_MCI_RESP3                                                   (0xA0500020)
#define   MCI_RESP3__STATUS___M                                           0xFFFFFFFF
#define   MCI_RESP3__STATUS___S                                                        0
#define SDC3_MCI_DATA_TIMER                                              (0xA0500024)
#define   MCI_DATA_TIMER__DATA_TIME___M                                   0xFFFFFFFF
#define   MCI_DATA_TIMER__DATA_TIME___S                                                0
#define   MCI_DATA_TIMER___M                                              0xFFFFFFFF
#define   MCI_DATA_TIMER___S                                                           0
#define SDC3_MCI_DATA_LENGTH                                             (0xA0500028)
#define   MCI_DATA_LENGTH__DATALENGTH___M                                 0x01FFFFFF
#define   MCI_DATA_LENGTH__DATALENGTH___S                                              0
#define   MCI_DATA_LENGTH___M                                             0x01FFFFFF
#define   MCI_DATA_LENGTH___S                                                          0
#define SDC3_MCI_DATA_CTL                                                (0xA050002C)
#define   MCI_DATA_CTL__BLOCKSIZE___M                                     0x0001FFF0
#define   MCI_DATA_CTL__BLOCKSIZE___S                                                  4
#define   MCI_DATA_CTL__DM_ENABLE___M                                     0x00000008
#define   MCI_DATA_CTL__DM_ENABLE___S                                                  3
#define   MCI_DATA_CTL__DM_ENABLE__DM_DISABLED                                       0x0
#define   MCI_DATA_CTL__DM_ENABLE__DM_ENABLED                                        0x1
#define   MCI_DATA_CTL__MODE___M                                          0x00000004
#define   MCI_DATA_CTL__MODE___S                                                       2
#define   MCI_DATA_CTL__MODE__BLOCK_DATA_TRANSFER                                    0x0
#define   MCI_DATA_CTL__MODE__STREAM_DATA_TRANSFER                                   0x1
#define   MCI_DATA_CTL__DIRECTION___M                                     0x00000002
#define   MCI_DATA_CTL__DIRECTION___S                                                  1
#define   MCI_DATA_CTL__DIRECTION__CONTROLLER_TO_CARD                                0x0
#define   MCI_DATA_CTL__DIRECTION__CARD_TO_CONTROLLER                                0x1
#define   MCI_DATA_CTL__ENABLE___M                                        0x00000001
#define   MCI_DATA_CTL__ENABLE___S                                                     0
#define   MCI_DATA_CTL___M                                                0x0001FFFF
#define   MCI_DATA_CTL___S                                                             0
#define SDC3_MCI_DATA_COUNT                                              (0xA0500030)
#define   MCI_DATA_COUNT__DATACOUNT___M                                   0x01FFFFFF
#define   MCI_DATA_COUNT__DATACOUNT___S                                                0
#define   MCI_DATA_COUNT___M                                              0x01FFFFFF
#define   MCI_DATA_COUNT___S                                                           0
#define SDC3_MCI_STATUS                                                  (0xA0500034)
#define   MCI_STATUS__CCS_TIMEOUT___M                                     0x04000000
#define   MCI_STATUS__CCS_TIMEOUT___S                                                 26
#define   MCI_STATUS__SDIO_INTR_OPER___M                                  0x02000000
#define   MCI_STATUS__SDIO_INTR_OPER___S                                              25
#define   MCI_STATUS__ATA_CMD_COMPL___M                                   0x01000000
#define   MCI_STATUS__ATA_CMD_COMPL___S                                               24
#define   MCI_STATUS__PROG_DONE___M                                       0x00800000
#define   MCI_STATUS__PROG_DONE___S                                                   23
#define   MCI_STATUS__SDIO_INTR___M                                       0x00400000
#define   MCI_STATUS__SDIO_INTR___S                                                   22
#define   MCI_STATUS__RXDATA_AVLBL___M                                    0x00200000
#define   MCI_STATUS__RXDATA_AVLBL___S                                                21
#define   MCI_STATUS__TXDATA_AVLBL___M                                    0x00100000
#define   MCI_STATUS__TXDATA_AVLBL___S                                                20
#define   MCI_STATUS__RXFIFO_EMPTY___M                                    0x00080000
#define   MCI_STATUS__RXFIFO_EMPTY___S                                                19
#define   MCI_STATUS__TXFIFO_EMPTY___M                                    0x00040000
#define   MCI_STATUS__TXFIFO_EMPTY___S                                                18
#define   MCI_STATUS__RXFIFO_FULL___M                                     0x00020000
#define   MCI_STATUS__RXFIFO_FULL___S                                                 17
#define   MCI_STATUS__TXFIFO_FULL___M                                     0x00010000
#define   MCI_STATUS__TXFIFO_FULL___S                                                 16
#define   MCI_STATUS__RXFIFO_HALF_FULL___M                                0x00008000
#define   MCI_STATUS__RXFIFO_HALF_FULL___S                                            15
#define   MCI_STATUS__TXFIFO_HALF_FULL___M                                0x00004000
#define   MCI_STATUS__TXFIFO_HALF_FULL___S                                            14
#define   MCI_STATUS__RXACTIVE___M                                        0x00002000
#define   MCI_STATUS__RXACTIVE___S                                                    13
#define   MCI_STATUS__TXACTIVE___M                                        0x00001000
#define   MCI_STATUS__TXACTIVE___S                                                    12
#define   MCI_STATUS__CMD_ACTIVE___M                                      0x00000800
#define   MCI_STATUS__CMD_ACTIVE___S                                                  11
#define   MCI_STATUS__DATA_BLK_END___M                                    0x00000400
#define   MCI_STATUS__DATA_BLK_END___S                                                10
#define   MCI_STATUS__START_BIT_ERR___M                                   0x00000200
#define   MCI_STATUS__START_BIT_ERR___S                                                9
#define   MCI_STATUS__DATAEND___M                                         0x00000100
#define   MCI_STATUS__DATAEND___S                                                      8
#define   MCI_STATUS__CMD_SENT___M                                        0x00000080
#define   MCI_STATUS__CMD_SENT___S                                                     7
#define   MCI_STATUS__CMD_RESPONSE_END___M                                0x00000040
#define   MCI_STATUS__CMD_RESPONSE_END___S                                             6
#define   MCI_STATUS__RX_OVERRUN___M                                      0x00000020
#define   MCI_STATUS__RX_OVERRUN___S                                                   5
#define   MCI_STATUS__TX_UNDERRUN___M                                     0x00000010
#define   MCI_STATUS__TX_UNDERRUN___S                                                  4
#define   MCI_STATUS__DATA_TIMEOUT___M                                    0x00000008
#define   MCI_STATUS__DATA_TIMEOUT___S                                                 3
#define   MCI_STATUS__CMD_TIMEOUT___M                                     0x00000004
#define   MCI_STATUS__CMD_TIMEOUT___S                                                  2
#define   MCI_STATUS__DATA_CRC_FAIL___M                                   0x00000002
#define   MCI_STATUS__DATA_CRC_FAIL___S                                                1
#define   MCI_STATUS__CMD_CRC_FAIL___M                                    0x00000001
#define   MCI_STATUS__CMD_CRC_FAIL___S                                                 0
#define   MCI_STATUS___M                                                  0x07FFFFFF
#define   MCI_STATUS___S                                                               0
#define SDC3_MCI_CLEAR                                                   (0xA0500038)
#define   MCI_CLEAR__CCS_TIMEOUT_CLR___M                                  0x04000000
#define   MCI_CLEAR__CCS_TIMEOUT_CLR___S                                              26
#define   MCI_CLEAR__ATA_CMD_COMPL_CLR___M                                0x01000000
#define   MCI_CLEAR__ATA_CMD_COMPL_CLR___S                                            24
#define   MCI_CLEAR__PROG_DONE_CLR___M                                    0x00800000
#define   MCI_CLEAR__PROG_DONE_CLR___S                                                23
#define   MCI_CLEAR__SDIO_INTR_CLR___M                                    0x00400000
#define   MCI_CLEAR__SDIO_INTR_CLR___S                                                22
#define   MCI_CLEAR__DATA_BLK_END_CLR___M                                 0x00000400
#define   MCI_CLEAR__DATA_BLK_END_CLR___S                                             10
#define   MCI_CLEAR__START_BIT_ERR_CLR___M                                0x00000200
#define   MCI_CLEAR__START_BIT_ERR_CLR___S                                             9
#define   MCI_CLEAR__DATA_END_CLR___M                                     0x00000100
#define   MCI_CLEAR__DATA_END_CLR___S                                                  8
#define   MCI_CLEAR__CMD_SENT_CLR___M                                     0x00000080
#define   MCI_CLEAR__CMD_SENT_CLR___S                                                  7
#define   MCI_CLEAR__CMD_RESP_END_CLT___M                                 0x00000040
#define   MCI_CLEAR__CMD_RESP_END_CLT___S                                              6
#define   MCI_CLEAR__RX_OVERRUN_CLR___M                                   0x00000020
#define   MCI_CLEAR__RX_OVERRUN_CLR___S                                                5
#define   MCI_CLEAR__TX_UNDERRUN_CLR___M                                  0x00000010
#define   MCI_CLEAR__TX_UNDERRUN_CLR___S                                               4
#define   MCI_CLEAR__DATA_TIMEOUT_CLR___M                                 0x00000008
#define   MCI_CLEAR__DATA_TIMEOUT_CLR___S                                              3
#define   MCI_CLEAR__CMD_TIMOUT_CLR___M                                   0x00000004
#define   MCI_CLEAR__CMD_TIMOUT_CLR___S                                                2
#define   MCI_CLEAR__DATA_CRC_FAIL_CLR___M                                0x00000002
#define   MCI_CLEAR__DATA_CRC_FAIL_CLR___S                                             1
#define   MCI_CLEAR__CMD_CRC_FAIL_CLR___M                                 0x00000001
#define   MCI_CLEAR__CMD_CRC_FAIL_CLR___S                                              0
#define   MCI_CLEAR___M                                                   0x07FFFFFF
#define   MCI_CLEAR___S                                                                0
#define SDC3_MCI_INT_MASKn(n)                                            (0xA050003C4*n)
#define   MCI_INT_MASKn_nMIN                              0
#define   MCI_INT_MASKn_nMAX                                1
#define   MCI_INT_MASKn_ELEM                              2
#define   MCI_INT_MASKn__MASK26___M                                       0x04000000
#define   MCI_INT_MASKn__MASK26___S                                                   26
#define   MCI_INT_MASKn__MASK25___M                                       0x02000000
#define   MCI_INT_MASKn__MASK25___S                                                   25
#define   MCI_INT_MASKn__MASK24___M                                       0x01000000
#define   MCI_INT_MASKn__MASK24___S                                                   24
#define   MCI_INT_MASKn__MASK23___M                                       0x00800000
#define   MCI_INT_MASKn__MASK23___S                                                   23
#define   MCI_INT_MASKn__MASK22___M                                       0x00400000
#define   MCI_INT_MASKn__MASK22___S                                                   22
#define   MCI_INT_MASKn__MASK21___M                                       0x00200000
#define   MCI_INT_MASKn__MASK21___S                                                   21
#define   MCI_INT_MASKn__MASK20___M                                       0x00100000
#define   MCI_INT_MASKn__MASK20___S                                                   20
#define   MCI_INT_MASKn__MASK19___M                                       0x00080000
#define   MCI_INT_MASKn__MASK19___S                                                   19
#define   MCI_INT_MASKn__MASK18___M                                       0x00040000
#define   MCI_INT_MASKn__MASK18___S                                                   18
#define   MCI_INT_MASKn__MASK17___M                                       0x00020000
#define   MCI_INT_MASKn__MASK17___S                                                   17
#define   MCI_INT_MASKn__MASK16___M                                       0x00010000
#define   MCI_INT_MASKn__MASK16___S                                                   16
#define   MCI_INT_MASKn__MASK15___M                                       0x00008000
#define   MCI_INT_MASKn__MASK15___S                                                   15
#define   MCI_INT_MASKn__MASK14___M                                       0x00004000
#define   MCI_INT_MASKn__MASK14___S                                                   14
#define   MCI_INT_MASKn__MASK13___M                                       0x00002000
#define   MCI_INT_MASKn__MASK13___S                                                   13
#define   MCI_INT_MASKn__MASK12___M                                       0x00001000
#define   MCI_INT_MASKn__MASK12___S                                                   12
#define   MCI_INT_MASKn__MASK11___M                                       0x00000800
#define   MCI_INT_MASKn__MASK11___S                                                   11
#define   MCI_INT_MASKn__MASK10___M                                       0x00000400
#define   MCI_INT_MASKn__MASK10___S                                                   10
#define   MCI_INT_MASKn__MASK9___M                                        0x00000200
#define   MCI_INT_MASKn__MASK9___S                                                     9
#define   MCI_INT_MASKn__MASK8___M                                        0x00000100
#define   MCI_INT_MASKn__MASK8___S                                                     8
#define   MCI_INT_MASKn__MASK7___M                                        0x00000080
#define   MCI_INT_MASKn__MASK7___S                                                     7
#define   MCI_INT_MASKn__MASK6___M                                        0x00000040
#define   MCI_INT_MASKn__MASK6___S                                                     6
#define   MCI_INT_MASKn__MASK5___M                                        0x00000020
#define   MCI_INT_MASKn__MASK5___S                                                     5
#define   MCI_INT_MASKn__MASK4___M                                        0x00000010
#define   MCI_INT_MASKn__MASK4___S                                                     4
#define   MCI_INT_MASKn__MASK3___M                                        0x00000008
#define   MCI_INT_MASKn__MASK3___S                                                     3
#define   MCI_INT_MASKn__MASK2___M                                        0x00000004
#define   MCI_INT_MASKn__MASK2___S                                                     2
#define   MCI_INT_MASKn__MASK1___M                                        0x00000002
#define   MCI_INT_MASKn__MASK1___S                                                     1
#define   MCI_INT_MASKn__MASK0___M                                        0x00000001
#define   MCI_INT_MASKn__MASK0___S                                                     0
#define   MCI_INT_MASKn___M                                               0x07FFFFFF
#define   MCI_INT_MASKn___S                                                            0
#define SDC3_MCI_INT_MASK0                                               (0xA050003C)
#define   MCI_INT_MASK0__MASK26___M                                       0x04000000
#define   MCI_INT_MASK0__MASK26___S                                                    0
#define   MCI_INT_MASK0__MASK25___M                                       0x02000000
#define   MCI_INT_MASK0__MASK25___S                                                    0
#define   MCI_INT_MASK0__MASK24___M                                       0x01000000
#define   MCI_INT_MASK0__MASK24___S                                                    0
#define   MCI_INT_MASK0__MASK23___M                                       0x00800000
#define   MCI_INT_MASK0__MASK23___S                                                    0
#define   MCI_INT_MASK0__MASK22___M                                       0x00400000
#define   MCI_INT_MASK0__MASK22___S                                                    0
#define   MCI_INT_MASK0__MASK21___M                                       0x00200000
#define   MCI_INT_MASK0__MASK21___S                                                    0
#define   MCI_INT_MASK0__MASK20___M                                       0x00100000
#define   MCI_INT_MASK0__MASK20___S                                                    0
#define   MCI_INT_MASK0__MASK19___M                                       0x00080000
#define   MCI_INT_MASK0__MASK19___S                                                    0
#define   MCI_INT_MASK0__MASK18___M                                       0x00040000
#define   MCI_INT_MASK0__MASK18___S                                                    0
#define   MCI_INT_MASK0__MASK17___M                                       0x00020000
#define   MCI_INT_MASK0__MASK17___S                                                    0
#define   MCI_INT_MASK0__MASK16___M                                       0x00010000
#define   MCI_INT_MASK0__MASK16___S                                                    0
#define   MCI_INT_MASK0__MASK15___M                                       0x00008000
#define   MCI_INT_MASK0__MASK15___S                                                    0
#define   MCI_INT_MASK0__MASK14___M                                       0x00004000
#define   MCI_INT_MASK0__MASK14___S                                                    0
#define   MCI_INT_MASK0__MASK13___M                                       0x00002000
#define   MCI_INT_MASK0__MASK13___S                                                    0
#define   MCI_INT_MASK0__MASK12___M                                       0x00001000
#define   MCI_INT_MASK0__MASK12___S                                                    0
#define   MCI_INT_MASK0__MASK11___M                                       0x00000800
#define   MCI_INT_MASK0__MASK11___S                                                    0
#define   MCI_INT_MASK0__MASK10___M                                       0x00000400
#define   MCI_INT_MASK0__MASK10___S                                                    0
#define   MCI_INT_MASK0__MASK9___M                                        0x00000200
#define   MCI_INT_MASK0__MASK9___S                                                     0
#define   MCI_INT_MASK0__MASK8___M                                        0x00000100
#define   MCI_INT_MASK0__MASK8___S                                                     0
#define   MCI_INT_MASK0__MASK7___M                                        0x00000080
#define   MCI_INT_MASK0__MASK7___S                                                     0
#define   MCI_INT_MASK0__MASK6___M                                        0x00000040
#define   MCI_INT_MASK0__MASK6___S                                                     0
#define   MCI_INT_MASK0__MASK5___M                                        0x00000020
#define   MCI_INT_MASK0__MASK5___S                                                     0
#define   MCI_INT_MASK0__MASK4___M                                        0x00000010
#define   MCI_INT_MASK0__MASK4___S                                                     0
#define   MCI_INT_MASK0__MASK3___M                                        0x00000008
#define   MCI_INT_MASK0__MASK3___S                                                     0
#define   MCI_INT_MASK0__MASK2___M                                        0x00000004
#define   MCI_INT_MASK0__MASK2___S                                                     0
#define   MCI_INT_MASK0__MASK1___M                                        0x00000002
#define   MCI_INT_MASK0__MASK1___S                                                     0
#define   MCI_INT_MASK0__MASK0___M                                        0x00000001
#define   MCI_INT_MASK0__MASK0___S                                                     0
#define SDC3_MCI_INT_MASK1                                               (0xA0500040)
#define   MCI_INT_MASK1__MASK26___M                                       0x04000000
#define   MCI_INT_MASK1__MASK26___S                                                    0
#define   MCI_INT_MASK1__MASK25___M                                       0x02000000
#define   MCI_INT_MASK1__MASK25___S                                                    0
#define   MCI_INT_MASK1__MASK24___M                                       0x01000000
#define   MCI_INT_MASK1__MASK24___S                                                    0
#define   MCI_INT_MASK1__MASK23___M                                       0x00800000
#define   MCI_INT_MASK1__MASK23___S                                                    0
#define   MCI_INT_MASK1__MASK22___M                                       0x00400000
#define   MCI_INT_MASK1__MASK22___S                                                    0
#define   MCI_INT_MASK1__MASK21___M                                       0x00200000
#define   MCI_INT_MASK1__MASK21___S                                                    0
#define   MCI_INT_MASK1__MASK20___M                                       0x00100000
#define   MCI_INT_MASK1__MASK20___S                                                    0
#define   MCI_INT_MASK1__MASK19___M                                       0x00080000
#define   MCI_INT_MASK1__MASK19___S                                                    0
#define   MCI_INT_MASK1__MASK18___M                                       0x00040000
#define   MCI_INT_MASK1__MASK18___S                                                    0
#define   MCI_INT_MASK1__MASK17___M                                       0x00020000
#define   MCI_INT_MASK1__MASK17___S                                                    0
#define   MCI_INT_MASK1__MASK16___M                                       0x00010000
#define   MCI_INT_MASK1__MASK16___S                                                    0
#define   MCI_INT_MASK1__MASK15___M                                       0x00008000
#define   MCI_INT_MASK1__MASK15___S                                                    0
#define   MCI_INT_MASK1__MASK14___M                                       0x00004000
#define   MCI_INT_MASK1__MASK14___S                                                    0
#define   MCI_INT_MASK1__MASK13___M                                       0x00002000
#define   MCI_INT_MASK1__MASK13___S                                                    0
#define   MCI_INT_MASK1__MASK12___M                                       0x00001000
#define   MCI_INT_MASK1__MASK12___S                                                    0
#define   MCI_INT_MASK1__MASK11___M                                       0x00000800
#define   MCI_INT_MASK1__MASK11___S                                                    0
#define   MCI_INT_MASK1__MASK10___M                                       0x00000400
#define   MCI_INT_MASK1__MASK10___S                                                    0
#define   MCI_INT_MASK1__MASK9___M                                        0x00000200
#define   MCI_INT_MASK1__MASK9___S                                                     0
#define   MCI_INT_MASK1__MASK8___M                                        0x00000100
#define   MCI_INT_MASK1__MASK8___S                                                     0
#define   MCI_INT_MASK1__MASK7___M                                        0x00000080
#define   MCI_INT_MASK1__MASK7___S                                                     0
#define   MCI_INT_MASK1__MASK6___M                                        0x00000040
#define   MCI_INT_MASK1__MASK6___S                                                     0
#define   MCI_INT_MASK1__MASK5___M                                        0x00000020
#define   MCI_INT_MASK1__MASK5___S                                                     0
#define   MCI_INT_MASK1__MASK4___M                                        0x00000010
#define   MCI_INT_MASK1__MASK4___S                                                     0
#define   MCI_INT_MASK1__MASK3___M                                        0x00000008
#define   MCI_INT_MASK1__MASK3___S                                                     0
#define   MCI_INT_MASK1__MASK2___M                                        0x00000004
#define   MCI_INT_MASK1__MASK2___S                                                     0
#define   MCI_INT_MASK1__MASK1___M                                        0x00000002
#define   MCI_INT_MASK1__MASK1___S                                                     0
#define   MCI_INT_MASK1__MASK0___M                                        0x00000001
#define   MCI_INT_MASK1__MASK0___S                                                     0
#define SDC3_MCI_FIFO_COUNT                                              (0xA0500044)
#define   MCI_FIFO_COUNT__DATA_COUNT___M                                  0x00FFFFFF
#define   MCI_FIFO_COUNT__DATA_COUNT___S                                               0
#define   MCI_FIFO_COUNT___M                                              0x00FFFFFF
#define   MCI_FIFO_COUNT___S                                                           0
#define SDC3_SDCC_TEST_MODE                                              (0xA0500048)
#define   SDCC_TEST_MODE__MODE___M                                        0x00000003
#define   SDCC_TEST_MODE__MODE___S                                                     0
#define   SDCC_TEST_MODE__MODE__DISABLED                                             0x0
#define   SDCC_TEST_MODE__MODE__COMMAND_PATH                                         0x1
#define   SDCC_TEST_MODE__MODE__DATA_PATH                                            0x2
#define   SDCC_TEST_MODE__MODE__COMMAND_AND_DATA_PATH                                0x3
#define   SDCC_TEST_MODE___M                                              0x00000003
#define   SDCC_TEST_MODE___S                                                           0
#define SDC3_SDCC_TEST_EXPORT_MISR                                       (0xA050004C)
#define   SDCC_TEST_EXPORT_MISR__EXPORT___M                               0x00000001
#define   SDCC_TEST_EXPORT_MISR__EXPORT___S                                            0
#define   SDCC_TEST_EXPORT_MISR___M                                       0x00000001
#define   SDCC_TEST_EXPORT_MISR___S                                                    0
#define SDC3_SDCC_TEST_MISR_RESET                                        (0xA0500050)
#define   SDCC_TEST_MISR_RESET__RESET___M                                 0x00000001
#define   SDCC_TEST_MISR_RESET__RESET___S                                              0
#define   SDCC_TEST_MISR_RESET___M                                        0x00000001
#define   SDCC_TEST_MISR_RESET___S                                                     0
#define SDC3_SDCC_TEST_MISR_CURR_VAL                                     (0xA0500054)
#define   SDCC_TEST_MISR_CURR_VAL__VAL___M                                0xFFFFFFFF
#define   SDCC_TEST_MISR_CURR_VAL__VAL___S                                             0
#define   SDCC_TEST_MISR_CURR_VAL___M                                     0xFFFFFFFF
#define   SDCC_TEST_MISR_CURR_VAL___S                                                  0
#define SDC3_MCI_CCS_TIMER                                               (0xA0500058)
#define   MCI_CCS_TIMER__CCS_TIMER___M                                    0xFFFFFFFF
#define   MCI_CCS_TIMER__CCS_TIMER___S                                                 0
#define   MCI_CCS_TIMER___M                                               0xFFFFFFFF
#define   MCI_CCS_TIMER___S                                                            0
#define SDC3_MCI_FIFO                                                    (0xA0500080)
#define   MCI_FIFO__DATA___M                                              0xFFFFFFFF
#define   MCI_FIFO__DATA___S                                                           0
#define   MCI_FIFO___M                                                    0xFFFFFFFF
#define   MCI_FIFO___S                                                                 0
#define SDC3_MCI_TESTBUS_CONFIG                                          (0xA05000CC)
#define   MCI_TESTBUS_CONFIG__SPARE_FIELD___M                             0x000000F0
#define   MCI_TESTBUS_CONFIG__SPARE_FIELD___S                                          4
#define   MCI_TESTBUS_CONFIG__TESTBUS_ENA___M                             0x00000004
#define   MCI_TESTBUS_CONFIG__TESTBUS_ENA___S                                          2
#define   MCI_TESTBUS_CONFIG__TESTBUS_ENA__ENABLE                                    0x1
#define   MCI_TESTBUS_CONFIG__TESTBUS_ENA__DISABLE                                   0x0
#define   MCI_TESTBUS_CONFIG__TESTBUS_SEL___M                             0x00000003
#define   MCI_TESTBUS_CONFIG__TESTBUS_SEL___S                                          0
#define   MCI_TESTBUS_CONFIG___M                                          0x000000FF
#define   MCI_TESTBUS_CONFIG___S                                                       0
#define SDC3_MCI_TEST_CTL                                                (0xA05000D0)
#define   MCI_TEST_CTL__REGTEST___M                                       0x00000008
#define   MCI_TEST_CTL__REGTEST___S                                                    3
#define   MCI_TEST_CTL__FIFOTEST___M                                      0x00000006
#define   MCI_TEST_CTL__FIFOTEST___S                                                   1
#define   MCI_TEST_CTL__ITEN___M                                          0x00000001
#define   MCI_TEST_CTL__ITEN___S                                                       0
#define   MCI_TEST_CTL___M                                                0x0000000F
#define   MCI_TEST_CTL___S                                                             0
#define SDC3_MCI_TEST_INPUT                                              (0xA05000D4)
#define   MCI_TEST_INPUT__MCIDATIN_7_4___M                                0x000003C0
#define   MCI_TEST_INPUT__MCIDATIN_7_4___S                                             6
#define   MCI_TEST_INPUT__MCICMDIN___M                                    0x00000020
#define   MCI_TEST_INPUT__MCICMDIN___S                                                 5
#define   MCI_TEST_INPUT__MCIDATIN_3_0___M                                0x0000001E
#define   MCI_TEST_INPUT__MCIDATIN_3_0___S                                             1
#define   MCI_TEST_INPUT___M                                              0x000003FE
#define   MCI_TEST_INPUT___S                                                           1
#define SDC3_MCI_TEST_OUT                                                (0xA05000D8)
#define   MCI_TEST_OUT__MCIDATOUT_7_4___M                                 0x0000F000
#define   MCI_TEST_OUT__MCIDATOUT_7_4___S                                             12
#define   MCI_TEST_OUT__MCICMDOUT___M                                     0x00000400
#define   MCI_TEST_OUT__MCICMDOUT___S                                                 10
#define   MCI_TEST_OUT__MCIDATOUT_3_0___M                                 0x000003C0
#define   MCI_TEST_OUT__MCIDATOUT_3_0___S                                              6
#define   MCI_TEST_OUT__MCIINTR1___M                                      0x00000002
#define   MCI_TEST_OUT__MCIINTR1___S                                                   1
#define   MCI_TEST_OUT__MCIINTR0___M                                      0x00000001
#define   MCI_TEST_OUT__MCIINTR0___S                                                   0
#define   MCI_TEST_OUT___M                                                0x0000FFFF
#define   MCI_TEST_OUT___S                                                             0
#define SDC3_MCI_PERPH_ID0                                               (0xA05000E0)
#define   MCI_PERPH_ID0__PARTNUMBER0___M                                  0x000000FF
#define   MCI_PERPH_ID0__PARTNUMBER0___S                                               0
#define   MCI_PERPH_ID0___M                                               0x000000FF
#define   MCI_PERPH_ID0___S                                                            0
#define SDC3_MCI_PERPH_ID1                                               (0xA05000E4)
#define   MCI_PERPH_ID1__DESIGNER0___M                                    0x000000F0
#define   MCI_PERPH_ID1__DESIGNER0___S                                                 4
#define   MCI_PERPH_ID1__PARTNUMBER1___M                                  0x0000000F
#define   MCI_PERPH_ID1__PARTNUMBER1___S                                               0
#define   MCI_PERPH_ID1___M                                               0x000000FF
#define   MCI_PERPH_ID1___S                                                            0
#define SDC3_MCI_PERPH_ID2                                               (0xA05000E8)
#define   MCI_PERPH_ID2__REVISION___M                                     0x000000F0
#define   MCI_PERPH_ID2__REVISION___S                                                  4
#define   MCI_PERPH_ID2__DESIGNER1___M                                    0x0000000F
#define   MCI_PERPH_ID2__DESIGNER1___S                                                 0
#define   MCI_PERPH_ID2___M                                               0x000000FF
#define   MCI_PERPH_ID2___S                                                            0
#define SDC3_MCI_PERPH_ID3                                               (0xA05000EC)
#define   MCI_PERPH_ID3__CONFIG___M                                       0x000000FF
#define   MCI_PERPH_ID3__CONFIG___S                                                    0
#define   MCI_PERPH_ID3___M                                               0x000000FF
#define   MCI_PERPH_ID3___S                                                            0
#define SDC3_MCI_PCELL_ID0                                               (0xA05000F0)
#define   MCI_PCELL_ID0__MCIPCELL_ID0___M                                 0x000000FF
#define   MCI_PCELL_ID0__MCIPCELL_ID0___S                                              0
#define   MCI_PCELL_ID0___M                                               0x000000FF
#define   MCI_PCELL_ID0___S                                                            0
#define SDC3_MCI_PCELL_ID1                                               (0xA05000F4)
#define   MCI_PCELL_ID1__MCIPCELL_ID1___M                                 0x000000FF
#define   MCI_PCELL_ID1__MCIPCELL_ID1___S                                              0
#define   MCI_PCELL_ID1___M                                               0x000000FF
#define   MCI_PCELL_ID1___S                                                            0
#define SDC3_MCI_PCELL_ID2                                               (0xA05000F8)
#define   MCI_PCELL_ID2__MCIPCELL_ID2___M                                 0x000000FF
#define   MCI_PCELL_ID2__MCIPCELL_ID2___S                                              0
#define   MCI_PCELL_ID2___M                                               0x000000FF
#define   MCI_PCELL_ID2___S                                                            0
#define SDC3_MCI_PCELL_ID3                                               (0xA05000FC)
#define   MCI_PCELL_ID3__MCIPCELL_ID3___M                                 0x000000FF
#define   MCI_PCELL_ID3__MCIPCELL_ID3___S                                              0
#define SDC2_BASE                    (0xA0400000)
#define   MCI_PCELL_ID3___M                                               0x000000FF
#define   MCI_PCELL_ID3___S                                                            0
#define SDC2_MCI_POWER                                                   (0xA0400000)
#define   MCI_POWER__OPEN_DRAIN___M                                       0x00000040
#define   MCI_POWER__OPEN_DRAIN___S                                                    6
#define   MCI_POWER__CONTROL___M                                          0x00000003
#define   MCI_POWER__CONTROL___S                                                       0
#define   MCI_POWER__CONTROL__POWER_OFF                                              0x0
#define   MCI_POWER__CONTROL__RESERVED_ENCODING                                      0x1
#define   MCI_POWER__CONTROL__POWERUP                                                0x2
#define   MCI_POWER__CONTROL__POWERON                                                0x3
#define   MCI_POWER___M                                                   0x0000007F
#define   MCI_POWER___S                                                                0
#define SDC2_MCI_CLK                                                     (0xA0400004)
#define   MCI_CLK__SELECT_IN___M                                          0x0000C000
#define   MCI_CLK__SELECT_IN___S                                                      14
#define   MCI_CLK__SELECT_IN__ON_THE_FALLING_EDGE_OF_MCICLOCK                        0x0
#define   MCI_CLK__SELECT_IN__ON_THE_RISING_EDGE_OF_MCICLOCK                         0x1
#define   MCI_CLK__SELECT_IN__USING_FEEDBACK_CLOCK                                   0x2
#define   MCI_CLK__SELECT_IN__IN_LOOPBACK_MODE                                       0x3
#define   MCI_CLK__INVERT_OUT___M                                         0x00002000
#define   MCI_CLK__INVERT_OUT___S                                                     13
#define   MCI_CLK__FLOW_ENA___M                                           0x00001000
#define   MCI_CLK__FLOW_ENA___S                                                       12
#define   MCI_CLK__FLOW_ENA__DISABLE                                                 0x0
#define   MCI_CLK__FLOW_ENA__ENABLE                                                  0x1
#define   MCI_CLK__WIDEBUS___M                                            0x00000C00
#define   MCI_CLK__WIDEBUS___S                                                        10
#define   MCI_CLK__WIDEBUS__1_BIT_MODE                                               0x0
#define   MCI_CLK__WIDEBUS__4_BIT_MODE                                               0x2
#define   MCI_CLK__PWRSAVE___M                                            0x00000200
#define   MCI_CLK__PWRSAVE___S                                                         9
#define   MCI_CLK__PWRSAVE__ALWAYS_ENABLED                                           0x0
#define   MCI_CLK__PWRSAVE__CLOCK_ENABLED                                            0x1
#define   MCI_CLK__ENABLE___M                                             0x00000100
#define   MCI_CLK__ENABLE___S                                                          8
#define   MCI_CLK__ENABLE__CLOCK_DISABLED                                            0x0
#define   MCI_CLK__ENABLE__CLOCK_ENABLED                                             0x1
#define   MCI_CLK___M                                                     0x0000FF00
#define   MCI_CLK___S                                                                  8
#define SDC2_MCI_ARGUMENT                                                (0xA0400008)
#define   MCI_ARGUMENT__CMD_ARG___M                                       0xFFFFFFFF
#define   MCI_ARGUMENT__CMD_ARG___S                                                    0
#define   MCI_ARGUMENT___M                                                0xFFFFFFFF
#define   MCI_ARGUMENT___S                                                             0
#define SDC2_MCI_CMD                                                     (0xA040000C)
#define   MCI_CMD__CCS_DISABLE___M                                        0x00008000
#define   MCI_CMD__CCS_DISABLE___S                                                    15
#define   MCI_CMD__CCS_ENABLE___M                                         0x00004000
#define   MCI_CMD__CCS_ENABLE___S                                                     14
#define   MCI_CMD__MCIABORT___M                                           0x00002000
#define   MCI_CMD__MCIABORT___S                                                       13
#define   MCI_CMD__DAT_CMD___M                                            0x00001000
#define   MCI_CMD__DAT_CMD___S                                                        12
#define   MCI_CMD__PROG_ENA___M                                           0x00000800
#define   MCI_CMD__PROG_ENA___S                                                       11
#define   MCI_CMD__ENABLE___M                                             0x00000400
#define   MCI_CMD__ENABLE___S                                                         10
#define   MCI_CMD__PENDING___M                                            0x00000200
#define   MCI_CMD__PENDING___S                                                         9
#define   MCI_CMD__INTERRUPT___M                                          0x00000100
#define   MCI_CMD__INTERRUPT___S                                                       8
#define   MCI_CMD__LONGRSP___M                                            0x00000080
#define   MCI_CMD__LONGRSP___S                                                         7
#define   MCI_CMD__RESPONSE___M                                           0x00000040
#define   MCI_CMD__RESPONSE___S                                                        6
#define   MCI_CMD__CMD_INDEX___M                                          0x0000003F
#define   MCI_CMD__CMD_INDEX___S                                                       0
#define   MCI_CMD___M                                                     0x0000FFFF
#define   MCI_CMD___S                                                                  0
#define SDC2_MCI_RESP_CMD                                                (0xA0400010)
#define   MCI_RESP_CMD__RESPCMD___M                                       0x0000003F
#define   MCI_RESP_CMD__RESPCMD___S                                                    0
#define   MCI_RESP_CMD___M                                                0x0000003F
#define   MCI_RESP_CMD___S                                                             0
#define SDC2_MCI_RESPn(n)                                                (0xA04000144*n)
#define   MCI_RESPn_nMIN                                  0
#define   MCI_RESPn_nMAX                                    3
#define   MCI_RESPn_ELEM                                  4
#define   MCI_RESPn__STATUS___M                                           0xFFFFFFFF
#define   MCI_RESPn__STATUS___S                                                        0
#define   MCI_RESPn___M                                                   0xFFFFFFFF
#define   MCI_RESPn___S                                                                0
#define SDC2_MCI_RESP0                                                   (0xA0400014)
#define   MCI_RESP0__STATUS___M                                           0xFFFFFFFF
#define   MCI_RESP0__STATUS___S                                                        0
#define SDC2_MCI_RESP1                                                   (0xA0400018)
#define   MCI_RESP1__STATUS___M                                           0xFFFFFFFF
#define   MCI_RESP1__STATUS___S                                                        0
#define SDC2_MCI_RESP2                                                   (0xA040001C)
#define   MCI_RESP2__STATUS___M                                           0xFFFFFFFF
#define   MCI_RESP2__STATUS___S                                                        0
#define SDC2_MCI_RESP3                                                   (0xA0400020)
#define   MCI_RESP3__STATUS___M                                           0xFFFFFFFF
#define   MCI_RESP3__STATUS___S                                                        0
#define SDC2_MCI_DATA_TIMER                                              (0xA0400024)
#define   MCI_DATA_TIMER__DATA_TIME___M                                   0xFFFFFFFF
#define   MCI_DATA_TIMER__DATA_TIME___S                                                0
#define   MCI_DATA_TIMER___M                                              0xFFFFFFFF
#define   MCI_DATA_TIMER___S                                                           0
#define SDC2_MCI_DATA_LENGTH                                             (0xA0400028)
#define   MCI_DATA_LENGTH__DATALENGTH___M                                 0x01FFFFFF
#define   MCI_DATA_LENGTH__DATALENGTH___S                                              0
#define   MCI_DATA_LENGTH___M                                             0x01FFFFFF
#define   MCI_DATA_LENGTH___S                                                          0
#define SDC2_MCI_DATA_CTL                                                (0xA040002C)
#define   MCI_DATA_CTL__BLOCKSIZE___M                                     0x0001FFF0
#define   MCI_DATA_CTL__BLOCKSIZE___S                                                  4
#define   MCI_DATA_CTL__DM_ENABLE___M                                     0x00000008
#define   MCI_DATA_CTL__DM_ENABLE___S                                                  3
#define   MCI_DATA_CTL__DM_ENABLE__DM_DISABLED                                       0x0
#define   MCI_DATA_CTL__DM_ENABLE__DM_ENABLED                                        0x1
#define   MCI_DATA_CTL__MODE___M                                          0x00000004
#define   MCI_DATA_CTL__MODE___S                                                       2
#define   MCI_DATA_CTL__MODE__BLOCK_DATA_TRANSFER                                    0x0
#define   MCI_DATA_CTL__MODE__STREAM_DATA_TRANSFER                                   0x1
#define   MCI_DATA_CTL__DIRECTION___M                                     0x00000002
#define   MCI_DATA_CTL__DIRECTION___S                                                  1
#define   MCI_DATA_CTL__DIRECTION__CONTROLLER_TO_CARD                                0x0
#define   MCI_DATA_CTL__DIRECTION__CARD_TO_CONTROLLER                                0x1
#define   MCI_DATA_CTL__ENABLE___M                                        0x00000001
#define   MCI_DATA_CTL__ENABLE___S                                                     0
#define   MCI_DATA_CTL___M                                                0x0001FFFF
#define   MCI_DATA_CTL___S                                                             0
#define SDC2_MCI_DATA_COUNT                                              (0xA0400030)
#define   MCI_DATA_COUNT__DATACOUNT___M                                   0x01FFFFFF
#define   MCI_DATA_COUNT__DATACOUNT___S                                                0
#define   MCI_DATA_COUNT___M                                              0x01FFFFFF
#define   MCI_DATA_COUNT___S                                                           0
#define SDC2_MCI_STATUS                                                  (0xA0400034)
#define   MCI_STATUS__CCS_TIMEOUT___M                                     0x04000000
#define   MCI_STATUS__CCS_TIMEOUT___S                                                 26
#define   MCI_STATUS__SDIO_INTR_OPER___M                                  0x02000000
#define   MCI_STATUS__SDIO_INTR_OPER___S                                              25
#define   MCI_STATUS__ATA_CMD_COMPL___M                                   0x01000000
#define   MCI_STATUS__ATA_CMD_COMPL___S                                               24
#define   MCI_STATUS__PROG_DONE___M                                       0x00800000
#define   MCI_STATUS__PROG_DONE___S                                                   23
#define   MCI_STATUS__SDIO_INTR___M                                       0x00400000
#define   MCI_STATUS__SDIO_INTR___S                                                   22
#define   MCI_STATUS__RXDATA_AVLBL___M                                    0x00200000
#define   MCI_STATUS__RXDATA_AVLBL___S                                                21
#define   MCI_STATUS__TXDATA_AVLBL___M                                    0x00100000
#define   MCI_STATUS__TXDATA_AVLBL___S                                                20
#define   MCI_STATUS__RXFIFO_EMPTY___M                                    0x00080000
#define   MCI_STATUS__RXFIFO_EMPTY___S                                                19
#define   MCI_STATUS__TXFIFO_EMPTY___M                                    0x00040000
#define   MCI_STATUS__TXFIFO_EMPTY___S                                                18
#define   MCI_STATUS__RXFIFO_FULL___M                                     0x00020000
#define   MCI_STATUS__RXFIFO_FULL___S                                                 17
#define   MCI_STATUS__TXFIFO_FULL___M                                     0x00010000
#define   MCI_STATUS__TXFIFO_FULL___S                                                 16
#define   MCI_STATUS__RXFIFO_HALF_FULL___M                                0x00008000
#define   MCI_STATUS__RXFIFO_HALF_FULL___S                                            15
#define   MCI_STATUS__TXFIFO_HALF_FULL___M                                0x00004000
#define   MCI_STATUS__TXFIFO_HALF_FULL___S                                            14
#define   MCI_STATUS__RXACTIVE___M                                        0x00002000
#define   MCI_STATUS__RXACTIVE___S                                                    13
#define   MCI_STATUS__TXACTIVE___M                                        0x00001000
#define   MCI_STATUS__TXACTIVE___S                                                    12
#define   MCI_STATUS__CMD_ACTIVE___M                                      0x00000800
#define   MCI_STATUS__CMD_ACTIVE___S                                                  11
#define   MCI_STATUS__DATA_BLK_END___M                                    0x00000400
#define   MCI_STATUS__DATA_BLK_END___S                                                10
#define   MCI_STATUS__START_BIT_ERR___M                                   0x00000200
#define   MCI_STATUS__START_BIT_ERR___S                                                9
#define   MCI_STATUS__DATAEND___M                                         0x00000100
#define   MCI_STATUS__DATAEND___S                                                      8
#define   MCI_STATUS__CMD_SENT___M                                        0x00000080
#define   MCI_STATUS__CMD_SENT___S                                                     7
#define   MCI_STATUS__CMD_RESPONSE_END___M                                0x00000040
#define   MCI_STATUS__CMD_RESPONSE_END___S                                             6
#define   MCI_STATUS__RX_OVERRUN___M                                      0x00000020
#define   MCI_STATUS__RX_OVERRUN___S                                                   5
#define   MCI_STATUS__TX_UNDERRUN___M                                     0x00000010
#define   MCI_STATUS__TX_UNDERRUN___S                                                  4
#define   MCI_STATUS__DATA_TIMEOUT___M                                    0x00000008
#define   MCI_STATUS__DATA_TIMEOUT___S                                                 3
#define   MCI_STATUS__CMD_TIMEOUT___M                                     0x00000004
#define   MCI_STATUS__CMD_TIMEOUT___S                                                  2
#define   MCI_STATUS__DATA_CRC_FAIL___M                                   0x00000002
#define   MCI_STATUS__DATA_CRC_FAIL___S                                                1
#define   MCI_STATUS__CMD_CRC_FAIL___M                                    0x00000001
#define   MCI_STATUS__CMD_CRC_FAIL___S                                                 0
#define   MCI_STATUS___M                                                  0x07FFFFFF
#define   MCI_STATUS___S                                                               0
#define SDC2_MCI_CLEAR                                                   (0xA0400038)
#define   MCI_CLEAR__CCS_TIMEOUT_CLR___M                                  0x04000000
#define   MCI_CLEAR__CCS_TIMEOUT_CLR___S                                              26
#define   MCI_CLEAR__ATA_CMD_COMPL_CLR___M                                0x01000000
#define   MCI_CLEAR__ATA_CMD_COMPL_CLR___S                                            24
#define   MCI_CLEAR__PROG_DONE_CLR___M                                    0x00800000
#define   MCI_CLEAR__PROG_DONE_CLR___S                                                23
#define   MCI_CLEAR__SDIO_INTR_CLR___M                                    0x00400000
#define   MCI_CLEAR__SDIO_INTR_CLR___S                                                22
#define   MCI_CLEAR__DATA_BLK_END_CLR___M                                 0x00000400
#define   MCI_CLEAR__DATA_BLK_END_CLR___S                                             10
#define   MCI_CLEAR__START_BIT_ERR_CLR___M                                0x00000200
#define   MCI_CLEAR__START_BIT_ERR_CLR___S                                             9
#define   MCI_CLEAR__DATA_END_CLR___M                                     0x00000100
#define   MCI_CLEAR__DATA_END_CLR___S                                                  8
#define   MCI_CLEAR__CMD_SENT_CLR___M                                     0x00000080
#define   MCI_CLEAR__CMD_SENT_CLR___S                                                  7
#define   MCI_CLEAR__CMD_RESP_END_CLT___M                                 0x00000040
#define   MCI_CLEAR__CMD_RESP_END_CLT___S                                              6
#define   MCI_CLEAR__RX_OVERRUN_CLR___M                                   0x00000020
#define   MCI_CLEAR__RX_OVERRUN_CLR___S                                                5
#define   MCI_CLEAR__TX_UNDERRUN_CLR___M                                  0x00000010
#define   MCI_CLEAR__TX_UNDERRUN_CLR___S                                               4
#define   MCI_CLEAR__DATA_TIMEOUT_CLR___M                                 0x00000008
#define   MCI_CLEAR__DATA_TIMEOUT_CLR___S                                              3
#define   MCI_CLEAR__CMD_TIMOUT_CLR___M                                   0x00000004
#define   MCI_CLEAR__CMD_TIMOUT_CLR___S                                                2
#define   MCI_CLEAR__DATA_CRC_FAIL_CLR___M                                0x00000002
#define   MCI_CLEAR__DATA_CRC_FAIL_CLR___S                                             1
#define   MCI_CLEAR__CMD_CRC_FAIL_CLR___M                                 0x00000001
#define   MCI_CLEAR__CMD_CRC_FAIL_CLR___S                                              0
#define   MCI_CLEAR___M                                                   0x07FFFFFF
#define   MCI_CLEAR___S                                                                0
#define SDC2_MCI_INT_MASKn(n)                                            (0xA040003C4*n)
#define   MCI_INT_MASKn_nMIN                              0
#define   MCI_INT_MASKn_nMAX                                1
#define   MCI_INT_MASKn_ELEM                              2
#define   MCI_INT_MASKn__MASK26___M                                       0x04000000
#define   MCI_INT_MASKn__MASK26___S                                                   26
#define   MCI_INT_MASKn__MASK25___M                                       0x02000000
#define   MCI_INT_MASKn__MASK25___S                                                   25
#define   MCI_INT_MASKn__MASK24___M                                       0x01000000
#define   MCI_INT_MASKn__MASK24___S                                                   24
#define   MCI_INT_MASKn__MASK23___M                                       0x00800000
#define   MCI_INT_MASKn__MASK23___S                                                   23
#define   MCI_INT_MASKn__MASK22___M                                       0x00400000
#define   MCI_INT_MASKn__MASK22___S                                                   22
#define   MCI_INT_MASKn__MASK21___M                                       0x00200000
#define   MCI_INT_MASKn__MASK21___S                                                   21
#define   MCI_INT_MASKn__MASK20___M                                       0x00100000
#define   MCI_INT_MASKn__MASK20___S                                                   20
#define   MCI_INT_MASKn__MASK19___M                                       0x00080000
#define   MCI_INT_MASKn__MASK19___S                                                   19
#define   MCI_INT_MASKn__MASK18___M                                       0x00040000
#define   MCI_INT_MASKn__MASK18___S                                                   18
#define   MCI_INT_MASKn__MASK17___M                                       0x00020000
#define   MCI_INT_MASKn__MASK17___S                                                   17
#define   MCI_INT_MASKn__MASK16___M                                       0x00010000
#define   MCI_INT_MASKn__MASK16___S                                                   16
#define   MCI_INT_MASKn__MASK15___M                                       0x00008000
#define   MCI_INT_MASKn__MASK15___S                                                   15
#define   MCI_INT_MASKn__MASK14___M                                       0x00004000
#define   MCI_INT_MASKn__MASK14___S                                                   14
#define   MCI_INT_MASKn__MASK13___M                                       0x00002000
#define   MCI_INT_MASKn__MASK13___S                                                   13
#define   MCI_INT_MASKn__MASK12___M                                       0x00001000
#define   MCI_INT_MASKn__MASK12___S                                                   12
#define   MCI_INT_MASKn__MASK11___M                                       0x00000800
#define   MCI_INT_MASKn__MASK11___S                                                   11
#define   MCI_INT_MASKn__MASK10___M                                       0x00000400
#define   MCI_INT_MASKn__MASK10___S                                                   10
#define   MCI_INT_MASKn__MASK9___M                                        0x00000200
#define   MCI_INT_MASKn__MASK9___S                                                     9
#define   MCI_INT_MASKn__MASK8___M                                        0x00000100
#define   MCI_INT_MASKn__MASK8___S                                                     8
#define   MCI_INT_MASKn__MASK7___M                                        0x00000080
#define   MCI_INT_MASKn__MASK7___S                                                     7
#define   MCI_INT_MASKn__MASK6___M                                        0x00000040
#define   MCI_INT_MASKn__MASK6___S                                                     6
#define   MCI_INT_MASKn__MASK5___M                                        0x00000020
#define   MCI_INT_MASKn__MASK5___S                                                     5
#define   MCI_INT_MASKn__MASK4___M                                        0x00000010
#define   MCI_INT_MASKn__MASK4___S                                                     4
#define   MCI_INT_MASKn__MASK3___M                                        0x00000008
#define   MCI_INT_MASKn__MASK3___S                                                     3
#define   MCI_INT_MASKn__MASK2___M                                        0x00000004
#define   MCI_INT_MASKn__MASK2___S                                                     2
#define   MCI_INT_MASKn__MASK1___M                                        0x00000002
#define   MCI_INT_MASKn__MASK1___S                                                     1
#define   MCI_INT_MASKn__MASK0___M                                        0x00000001
#define   MCI_INT_MASKn__MASK0___S                                                     0
#define   MCI_INT_MASKn___M                                               0x07FFFFFF
#define   MCI_INT_MASKn___S                                                            0
#define SDC2_MCI_INT_MASK0                                               (0xA040003C)
#define   MCI_INT_MASK0__MASK26___M                                       0x04000000
#define   MCI_INT_MASK0__MASK26___S                                                    0
#define   MCI_INT_MASK0__MASK25___M                                       0x02000000
#define   MCI_INT_MASK0__MASK25___S                                                    0
#define   MCI_INT_MASK0__MASK24___M                                       0x01000000
#define   MCI_INT_MASK0__MASK24___S                                                    0
#define   MCI_INT_MASK0__MASK23___M                                       0x00800000
#define   MCI_INT_MASK0__MASK23___S                                                    0
#define   MCI_INT_MASK0__MASK22___M                                       0x00400000
#define   MCI_INT_MASK0__MASK22___S                                                    0
#define   MCI_INT_MASK0__MASK21___M                                       0x00200000
#define   MCI_INT_MASK0__MASK21___S                                                    0
#define   MCI_INT_MASK0__MASK20___M                                       0x00100000
#define   MCI_INT_MASK0__MASK20___S                                                    0
#define   MCI_INT_MASK0__MASK19___M                                       0x00080000
#define   MCI_INT_MASK0__MASK19___S                                                    0
#define   MCI_INT_MASK0__MASK18___M                                       0x00040000
#define   MCI_INT_MASK0__MASK18___S                                                    0
#define   MCI_INT_MASK0__MASK17___M                                       0x00020000
#define   MCI_INT_MASK0__MASK17___S                                                    0
#define   MCI_INT_MASK0__MASK16___M                                       0x00010000
#define   MCI_INT_MASK0__MASK16___S                                                    0
#define   MCI_INT_MASK0__MASK15___M                                       0x00008000
#define   MCI_INT_MASK0__MASK15___S                                                    0
#define   MCI_INT_MASK0__MASK14___M                                       0x00004000
#define   MCI_INT_MASK0__MASK14___S                                                    0
#define   MCI_INT_MASK0__MASK13___M                                       0x00002000
#define   MCI_INT_MASK0__MASK13___S                                                    0
#define   MCI_INT_MASK0__MASK12___M                                       0x00001000
#define   MCI_INT_MASK0__MASK12___S                                                    0
#define   MCI_INT_MASK0__MASK11___M                                       0x00000800
#define   MCI_INT_MASK0__MASK11___S                                                    0
#define   MCI_INT_MASK0__MASK10___M                                       0x00000400
#define   MCI_INT_MASK0__MASK10___S                                                    0
#define   MCI_INT_MASK0__MASK9___M                                        0x00000200
#define   MCI_INT_MASK0__MASK9___S                                                     0
#define   MCI_INT_MASK0__MASK8___M                                        0x00000100
#define   MCI_INT_MASK0__MASK8___S                                                     0
#define   MCI_INT_MASK0__MASK7___M                                        0x00000080
#define   MCI_INT_MASK0__MASK7___S                                                     0
#define   MCI_INT_MASK0__MASK6___M                                        0x00000040
#define   MCI_INT_MASK0__MASK6___S                                                     0
#define   MCI_INT_MASK0__MASK5___M                                        0x00000020
#define   MCI_INT_MASK0__MASK5___S                                                     0
#define   MCI_INT_MASK0__MASK4___M                                        0x00000010
#define   MCI_INT_MASK0__MASK4___S                                                     0
#define   MCI_INT_MASK0__MASK3___M                                        0x00000008
#define   MCI_INT_MASK0__MASK3___S                                                     0
#define   MCI_INT_MASK0__MASK2___M                                        0x00000004
#define   MCI_INT_MASK0__MASK2___S                                                     0
#define   MCI_INT_MASK0__MASK1___M                                        0x00000002
#define   MCI_INT_MASK0__MASK1___S                                                     0
#define   MCI_INT_MASK0__MASK0___M                                        0x00000001
#define   MCI_INT_MASK0__MASK0___S                                                     0
#define SDC2_MCI_INT_MASK1                                               (0xA0400040)
#define   MCI_INT_MASK1__MASK26___M                                       0x04000000
#define   MCI_INT_MASK1__MASK26___S                                                    0
#define   MCI_INT_MASK1__MASK25___M                                       0x02000000
#define   MCI_INT_MASK1__MASK25___S                                                    0
#define   MCI_INT_MASK1__MASK24___M                                       0x01000000
#define   MCI_INT_MASK1__MASK24___S                                                    0
#define   MCI_INT_MASK1__MASK23___M                                       0x00800000
#define   MCI_INT_MASK1__MASK23___S                                                    0
#define   MCI_INT_MASK1__MASK22___M                                       0x00400000
#define   MCI_INT_MASK1__MASK22___S                                                    0
#define   MCI_INT_MASK1__MASK21___M                                       0x00200000
#define   MCI_INT_MASK1__MASK21___S                                                    0
#define   MCI_INT_MASK1__MASK20___M                                       0x00100000
#define   MCI_INT_MASK1__MASK20___S                                                    0
#define   MCI_INT_MASK1__MASK19___M                                       0x00080000
#define   MCI_INT_MASK1__MASK19___S                                                    0
#define   MCI_INT_MASK1__MASK18___M                                       0x00040000
#define   MCI_INT_MASK1__MASK18___S                                                    0
#define   MCI_INT_MASK1__MASK17___M                                       0x00020000
#define   MCI_INT_MASK1__MASK17___S                                                    0
#define   MCI_INT_MASK1__MASK16___M                                       0x00010000
#define   MCI_INT_MASK1__MASK16___S                                                    0
#define   MCI_INT_MASK1__MASK15___M                                       0x00008000
#define   MCI_INT_MASK1__MASK15___S                                                    0
#define   MCI_INT_MASK1__MASK14___M                                       0x00004000
#define   MCI_INT_MASK1__MASK14___S                                                    0
#define   MCI_INT_MASK1__MASK13___M                                       0x00002000
#define   MCI_INT_MASK1__MASK13___S                                                    0
#define   MCI_INT_MASK1__MASK12___M                                       0x00001000
#define   MCI_INT_MASK1__MASK12___S                                                    0
#define   MCI_INT_MASK1__MASK11___M                                       0x00000800
#define   MCI_INT_MASK1__MASK11___S                                                    0
#define   MCI_INT_MASK1__MASK10___M                                       0x00000400
#define   MCI_INT_MASK1__MASK10___S                                                    0
#define   MCI_INT_MASK1__MASK9___M                                        0x00000200
#define   MCI_INT_MASK1__MASK9___S                                                     0
#define   MCI_INT_MASK1__MASK8___M                                        0x00000100
#define   MCI_INT_MASK1__MASK8___S                                                     0
#define   MCI_INT_MASK1__MASK7___M                                        0x00000080
#define   MCI_INT_MASK1__MASK7___S                                                     0
#define   MCI_INT_MASK1__MASK6___M                                        0x00000040
#define   MCI_INT_MASK1__MASK6___S                                                     0
#define   MCI_INT_MASK1__MASK5___M                                        0x00000020
#define   MCI_INT_MASK1__MASK5___S                                                     0
#define   MCI_INT_MASK1__MASK4___M                                        0x00000010
#define   MCI_INT_MASK1__MASK4___S                                                     0
#define   MCI_INT_MASK1__MASK3___M                                        0x00000008
#define   MCI_INT_MASK1__MASK3___S                                                     0
#define   MCI_INT_MASK1__MASK2___M                                        0x00000004
#define   MCI_INT_MASK1__MASK2___S                                                     0
#define   MCI_INT_MASK1__MASK1___M                                        0x00000002
#define   MCI_INT_MASK1__MASK1___S                                                     0
#define   MCI_INT_MASK1__MASK0___M                                        0x00000001
#define   MCI_INT_MASK1__MASK0___S                                                     0
#define SDC2_MCI_FIFO_COUNT                                              (0xA0400044)
#define   MCI_FIFO_COUNT__DATA_COUNT___M                                  0x00FFFFFF
#define   MCI_FIFO_COUNT__DATA_COUNT___S                                               0
#define   MCI_FIFO_COUNT___M                                              0x00FFFFFF
#define   MCI_FIFO_COUNT___S                                                           0
#define SDC2_SDCC_TEST_MODE                                              (0xA0400048)
#define   SDCC_TEST_MODE__MODE___M                                        0x00000003
#define   SDCC_TEST_MODE__MODE___S                                                     0
#define   SDCC_TEST_MODE__MODE__DISABLED                                             0x0
#define   SDCC_TEST_MODE__MODE__COMMAND_PATH                                         0x1
#define   SDCC_TEST_MODE__MODE__DATA_PATH                                            0x2
#define   SDCC_TEST_MODE__MODE__COMMAND_AND_DATA_PATH                                0x3
#define   SDCC_TEST_MODE___M                                              0x00000003
#define   SDCC_TEST_MODE___S                                                           0
#define SDC2_SDCC_TEST_EXPORT_MISR                                       (0xA040004C)
#define   SDCC_TEST_EXPORT_MISR__EXPORT___M                               0x00000001
#define   SDCC_TEST_EXPORT_MISR__EXPORT___S                                            0
#define   SDCC_TEST_EXPORT_MISR___M                                       0x00000001
#define   SDCC_TEST_EXPORT_MISR___S                                                    0
#define SDC2_SDCC_TEST_MISR_RESET                                        (0xA0400050)
#define   SDCC_TEST_MISR_RESET__RESET___M                                 0x00000001
#define   SDCC_TEST_MISR_RESET__RESET___S                                              0
#define   SDCC_TEST_MISR_RESET___M                                        0x00000001
#define   SDCC_TEST_MISR_RESET___S                                                     0
#define SDC2_SDCC_TEST_MISR_CURR_VAL                                     (0xA0400054)
#define   SDCC_TEST_MISR_CURR_VAL__VAL___M                                0xFFFFFFFF
#define   SDCC_TEST_MISR_CURR_VAL__VAL___S                                             0
#define   SDCC_TEST_MISR_CURR_VAL___M                                     0xFFFFFFFF
#define   SDCC_TEST_MISR_CURR_VAL___S                                                  0
#define SDC2_MCI_CCS_TIMER                                               (0xA0400058)
#define   MCI_CCS_TIMER__CCS_TIMER___M                                    0xFFFFFFFF
#define   MCI_CCS_TIMER__CCS_TIMER___S                                                 0
#define   MCI_CCS_TIMER___M                                               0xFFFFFFFF
#define   MCI_CCS_TIMER___S                                                            0
#define SDC2_MCI_FIFO                                                    (0xA0400080)
#define   MCI_FIFO__DATA___M                                              0xFFFFFFFF
#define   MCI_FIFO__DATA___S                                                           0
#define   MCI_FIFO___M                                                    0xFFFFFFFF
#define   MCI_FIFO___S                                                                 0
#define SDC2_MCI_TESTBUS_CONFIG                                          (0xA04000CC)
#define   MCI_TESTBUS_CONFIG__SPARE_FIELD___M                             0x000000F0
#define   MCI_TESTBUS_CONFIG__SPARE_FIELD___S                                          4
#define   MCI_TESTBUS_CONFIG__TESTBUS_ENA___M                             0x00000004
#define   MCI_TESTBUS_CONFIG__TESTBUS_ENA___S                                          2
#define   MCI_TESTBUS_CONFIG__TESTBUS_ENA__ENABLE                                    0x1
#define   MCI_TESTBUS_CONFIG__TESTBUS_ENA__DISABLE                                   0x0
#define   MCI_TESTBUS_CONFIG__TESTBUS_SEL___M                             0x00000003
#define   MCI_TESTBUS_CONFIG__TESTBUS_SEL___S                                          0
#define   MCI_TESTBUS_CONFIG___M                                          0x000000FF
#define   MCI_TESTBUS_CONFIG___S                                                       0
#define SDC2_MCI_TEST_CTL                                                (0xA04000D0)
#define   MCI_TEST_CTL__REGTEST___M                                       0x00000008
#define   MCI_TEST_CTL__REGTEST___S                                                    3
#define   MCI_TEST_CTL__FIFOTEST___M                                      0x00000006
#define   MCI_TEST_CTL__FIFOTEST___S                                                   1
#define   MCI_TEST_CTL__ITEN___M                                          0x00000001
#define   MCI_TEST_CTL__ITEN___S                                                       0
#define   MCI_TEST_CTL___M                                                0x0000000F
#define   MCI_TEST_CTL___S                                                             0
#define SDC2_MCI_TEST_INPUT                                              (0xA04000D4)
#define   MCI_TEST_INPUT__MCIDATIN_7_4___M                                0x000003C0
#define   MCI_TEST_INPUT__MCIDATIN_7_4___S                                             6
#define   MCI_TEST_INPUT__MCICMDIN___M                                    0x00000020
#define   MCI_TEST_INPUT__MCICMDIN___S                                                 5
#define   MCI_TEST_INPUT__MCIDATIN_3_0___M                                0x0000001E
#define   MCI_TEST_INPUT__MCIDATIN_3_0___S                                             1
#define   MCI_TEST_INPUT___M                                              0x000003FE
#define   MCI_TEST_INPUT___S                                                           1
#define SDC2_MCI_TEST_OUT                                                (0xA04000D8)
#define   MCI_TEST_OUT__MCIDATOUT_7_4___M                                 0x0000F000
#define   MCI_TEST_OUT__MCIDATOUT_7_4___S                                             12
#define   MCI_TEST_OUT__MCICMDOUT___M                                     0x00000400
#define   MCI_TEST_OUT__MCICMDOUT___S                                                 10
#define   MCI_TEST_OUT__MCIDATOUT_3_0___M                                 0x000003C0
#define   MCI_TEST_OUT__MCIDATOUT_3_0___S                                              6
#define   MCI_TEST_OUT__MCIINTR1___M                                      0x00000002
#define   MCI_TEST_OUT__MCIINTR1___S                                                   1
#define   MCI_TEST_OUT__MCIINTR0___M                                      0x00000001
#define   MCI_TEST_OUT__MCIINTR0___S                                                   0
#define   MCI_TEST_OUT___M                                                0x0000FFFF
#define   MCI_TEST_OUT___S                                                             0
#define SDC2_MCI_PERPH_ID0                                               (0xA04000E0)
#define   MCI_PERPH_ID0__PARTNUMBER0___M                                  0x000000FF
#define   MCI_PERPH_ID0__PARTNUMBER0___S                                               0
#define   MCI_PERPH_ID0___M                                               0x000000FF
#define   MCI_PERPH_ID0___S                                                            0
#define SDC2_MCI_PERPH_ID1                                               (0xA04000E4)
#define   MCI_PERPH_ID1__DESIGNER0___M                                    0x000000F0
#define   MCI_PERPH_ID1__DESIGNER0___S                                                 4
#define   MCI_PERPH_ID1__PARTNUMBER1___M                                  0x0000000F
#define   MCI_PERPH_ID1__PARTNUMBER1___S                                               0
#define   MCI_PERPH_ID1___M                                               0x000000FF
#define   MCI_PERPH_ID1___S                                                            0
#define SDC2_MCI_PERPH_ID2                                               (0xA04000E8)
#define   MCI_PERPH_ID2__REVISION___M                                     0x000000F0
#define   MCI_PERPH_ID2__REVISION___S                                                  4
#define   MCI_PERPH_ID2__DESIGNER1___M                                    0x0000000F
#define   MCI_PERPH_ID2__DESIGNER1___S                                                 0
#define   MCI_PERPH_ID2___M                                               0x000000FF
#define   MCI_PERPH_ID2___S                                                            0
#define SDC2_MCI_PERPH_ID3                                               (0xA04000EC)
#define   MCI_PERPH_ID3__CONFIG___M                                       0x000000FF
#define   MCI_PERPH_ID3__CONFIG___S                                                    0
#define   MCI_PERPH_ID3___M                                               0x000000FF
#define   MCI_PERPH_ID3___S                                                            0
#define SDC2_MCI_PCELL_ID0                                               (0xA04000F0)
#define   MCI_PCELL_ID0__MCIPCELL_ID0___M                                 0x000000FF
#define   MCI_PCELL_ID0__MCIPCELL_ID0___S                                              0
#define   MCI_PCELL_ID0___M                                               0x000000FF
#define   MCI_PCELL_ID0___S                                                            0
#define SDC2_MCI_PCELL_ID1                                               (0xA04000F4)
#define   MCI_PCELL_ID1__MCIPCELL_ID1___M                                 0x000000FF
#define   MCI_PCELL_ID1__MCIPCELL_ID1___S                                              0
#define   MCI_PCELL_ID1___M                                               0x000000FF
#define   MCI_PCELL_ID1___S                                                            0
#define SDC2_MCI_PCELL_ID2                                               (0xA04000F8)
#define   MCI_PCELL_ID2__MCIPCELL_ID2___M                                 0x000000FF
#define   MCI_PCELL_ID2__MCIPCELL_ID2___S                                              0
#define   MCI_PCELL_ID2___M                                               0x000000FF
#define   MCI_PCELL_ID2___S                                                            0
#define SDC2_MCI_PCELL_ID3                                               (0xA04000FC)
#define   MCI_PCELL_ID3__MCIPCELL_ID3___M                                 0x000000FF
#define   MCI_PCELL_ID3__MCIPCELL_ID3___S                                              0
#define SDC1_BASE                    (0xA0300000)
#define   MCI_PCELL_ID3___M                                               0x000000FF
#define   MCI_PCELL_ID3___S                                                            0
#define SDC1_MCI_POWER                                                   (0xA0300000)
#define   MCI_POWER__OPEN_DRAIN___M                                       0x00000040
#define   MCI_POWER__OPEN_DRAIN___S                                                    6
#define   MCI_POWER__CONTROL___M                                          0x00000003
#define   MCI_POWER__CONTROL___S                                                       0
#define   MCI_POWER__CONTROL__POWER_OFF                                              0x0
#define   MCI_POWER__CONTROL__RESERVED_ENCODING                                      0x1
#define   MCI_POWER__CONTROL__POWERUP                                                0x2
#define   MCI_POWER__CONTROL__POWERON                                                0x3
#define   MCI_POWER___M                                                   0x0000007F
#define   MCI_POWER___S                                                                0
#define SDC1_MCI_CLK                                                     (0xA0300004)
#define   MCI_CLK__SELECT_IN___M                                          0x0000C000
#define   MCI_CLK__SELECT_IN___S                                                      14
#define   MCI_CLK__SELECT_IN__ON_THE_FALLING_EDGE_OF_MCICLOCK                        0x0
#define   MCI_CLK__SELECT_IN__ON_THE_RISING_EDGE_OF_MCICLOCK                         0x1
#define   MCI_CLK__SELECT_IN__USING_FEEDBACK_CLOCK                                   0x2
#define   MCI_CLK__SELECT_IN__IN_LOOPBACK_MODE                                       0x3
#define   MCI_CLK__INVERT_OUT___M                                         0x00002000
#define   MCI_CLK__INVERT_OUT___S                                                     13
#define   MCI_CLK__FLOW_ENA___M                                           0x00001000
#define   MCI_CLK__FLOW_ENA___S                                                       12
#define   MCI_CLK__FLOW_ENA__DISABLE                                                 0x0
#define   MCI_CLK__FLOW_ENA__ENABLE                                                  0x1
#define   MCI_CLK__WIDEBUS___M                                            0x00000C00
#define   MCI_CLK__WIDEBUS___S                                                        10
#define   MCI_CLK__WIDEBUS__1_BIT_MODE                                               0x0
#define   MCI_CLK__WIDEBUS__4_BIT_MODE                                               0x2
#define   MCI_CLK__PWRSAVE___M                                            0x00000200
#define   MCI_CLK__PWRSAVE___S                                                         9
#define   MCI_CLK__PWRSAVE__ALWAYS_ENABLED                                           0x0
#define   MCI_CLK__PWRSAVE__CLOCK_ENABLED                                            0x1
#define   MCI_CLK__ENABLE___M                                             0x00000100
#define   MCI_CLK__ENABLE___S                                                          8
#define   MCI_CLK__ENABLE__CLOCK_DISABLED                                            0x0
#define   MCI_CLK__ENABLE__CLOCK_ENABLED                                             0x1
#define   MCI_CLK___M                                                     0x0000FF00
#define   MCI_CLK___S                                                                  8
#define SDC1_MCI_ARGUMENT                                                (0xA0300008)
#define   MCI_ARGUMENT__CMD_ARG___M                                       0xFFFFFFFF
#define   MCI_ARGUMENT__CMD_ARG___S                                                    0
#define   MCI_ARGUMENT___M                                                0xFFFFFFFF
#define   MCI_ARGUMENT___S                                                             0
#define SDC1_MCI_CMD                                                     (0xA030000C)
#define   MCI_CMD__CCS_DISABLE___M                                        0x00008000
#define   MCI_CMD__CCS_DISABLE___S                                                    15
#define   MCI_CMD__CCS_ENABLE___M                                         0x00004000
#define   MCI_CMD__CCS_ENABLE___S                                                     14
#define   MCI_CMD__MCIABORT___M                                           0x00002000
#define   MCI_CMD__MCIABORT___S                                                       13
#define   MCI_CMD__DAT_CMD___M                                            0x00001000
#define   MCI_CMD__DAT_CMD___S                                                        12
#define   MCI_CMD__PROG_ENA___M                                           0x00000800
#define   MCI_CMD__PROG_ENA___S                                                       11
#define   MCI_CMD__ENABLE___M                                             0x00000400
#define   MCI_CMD__ENABLE___S                                                         10
#define   MCI_CMD__PENDING___M                                            0x00000200
#define   MCI_CMD__PENDING___S                                                         9
#define   MCI_CMD__INTERRUPT___M                                          0x00000100
#define   MCI_CMD__INTERRUPT___S                                                       8
#define   MCI_CMD__LONGRSP___M                                            0x00000080
#define   MCI_CMD__LONGRSP___S                                                         7
#define   MCI_CMD__RESPONSE___M                                           0x00000040
#define   MCI_CMD__RESPONSE___S                                                        6
#define   MCI_CMD__CMD_INDEX___M                                          0x0000003F
#define   MCI_CMD__CMD_INDEX___S                                                       0
#define   MCI_CMD___M                                                     0x0000FFFF
#define   MCI_CMD___S                                                                  0
#define SDC1_MCI_RESP_CMD                                                (0xA0300010)
#define   MCI_RESP_CMD__RESPCMD___M                                       0x0000003F
#define   MCI_RESP_CMD__RESPCMD___S                                                    0
#define   MCI_RESP_CMD___M                                                0x0000003F
#define   MCI_RESP_CMD___S                                                             0
#define SDC1_MCI_RESPn(n)                                                (0xA03000144*n)
#define   MCI_RESPn_nMIN                                  0
#define   MCI_RESPn_nMAX                                    3
#define   MCI_RESPn_ELEM                                  4
#define   MCI_RESPn__STATUS___M                                           0xFFFFFFFF
#define   MCI_RESPn__STATUS___S                                                        0
#define   MCI_RESPn___M                                                   0xFFFFFFFF
#define   MCI_RESPn___S                                                                0
#define SDC1_MCI_RESP0                                                   (0xA0300014)
#define   MCI_RESP0__STATUS___M                                           0xFFFFFFFF
#define   MCI_RESP0__STATUS___S                                                        0
#define SDC1_MCI_RESP1                                                   (0xA0300018)
#define   MCI_RESP1__STATUS___M                                           0xFFFFFFFF
#define   MCI_RESP1__STATUS___S                                                        0
#define SDC1_MCI_RESP2                                                   (0xA030001C)
#define   MCI_RESP2__STATUS___M                                           0xFFFFFFFF
#define   MCI_RESP2__STATUS___S                                                        0
#define SDC1_MCI_RESP3                                                   (0xA0300020)
#define   MCI_RESP3__STATUS___M                                           0xFFFFFFFF
#define   MCI_RESP3__STATUS___S                                                        0
#define SDC1_MCI_DATA_TIMER                                              (0xA0300024)
#define   MCI_DATA_TIMER__DATA_TIME___M                                   0xFFFFFFFF
#define   MCI_DATA_TIMER__DATA_TIME___S                                                0
#define   MCI_DATA_TIMER___M                                              0xFFFFFFFF
#define   MCI_DATA_TIMER___S                                                           0
#define SDC1_MCI_DATA_LENGTH                                             (0xA0300028)
#define   MCI_DATA_LENGTH__DATALENGTH___M                                 0x01FFFFFF
#define   MCI_DATA_LENGTH__DATALENGTH___S                                              0
#define   MCI_DATA_LENGTH___M                                             0x01FFFFFF
#define   MCI_DATA_LENGTH___S                                                          0
#define SDC1_MCI_DATA_CTL                                                (0xA030002C)
#define   MCI_DATA_CTL__BLOCKSIZE___M                                     0x0001FFF0
#define   MCI_DATA_CTL__BLOCKSIZE___S                                                  4
#define   MCI_DATA_CTL__DM_ENABLE___M                                     0x00000008
#define   MCI_DATA_CTL__DM_ENABLE___S                                                  3
#define   MCI_DATA_CTL__DM_ENABLE__DM_DISABLED                                       0x0
#define   MCI_DATA_CTL__DM_ENABLE__DM_ENABLED                                        0x1
#define   MCI_DATA_CTL__MODE___M                                          0x00000004
#define   MCI_DATA_CTL__MODE___S                                                       2
#define   MCI_DATA_CTL__MODE__BLOCK_DATA_TRANSFER                                    0x0
#define   MCI_DATA_CTL__MODE__STREAM_DATA_TRANSFER                                   0x1
#define   MCI_DATA_CTL__DIRECTION___M                                     0x00000002
#define   MCI_DATA_CTL__DIRECTION___S                                                  1
#define   MCI_DATA_CTL__DIRECTION__CONTROLLER_TO_CARD                                0x0
#define   MCI_DATA_CTL__DIRECTION__CARD_TO_CONTROLLER                                0x1
#define   MCI_DATA_CTL__ENABLE___M                                        0x00000001
#define   MCI_DATA_CTL__ENABLE___S                                                     0
#define   MCI_DATA_CTL___M                                                0x0001FFFF
#define   MCI_DATA_CTL___S                                                             0
#define SDC1_MCI_DATA_COUNT                                              (0xA0300030)
#define   MCI_DATA_COUNT__DATACOUNT___M                                   0x01FFFFFF
#define   MCI_DATA_COUNT__DATACOUNT___S                                                0
#define   MCI_DATA_COUNT___M                                              0x01FFFFFF
#define   MCI_DATA_COUNT___S                                                           0
#define SDC1_MCI_STATUS                                                  (0xA0300034)
#define   MCI_STATUS__CCS_TIMEOUT___M                                     0x04000000
#define   MCI_STATUS__CCS_TIMEOUT___S                                                 26
#define   MCI_STATUS__SDIO_INTR_OPER___M                                  0x02000000
#define   MCI_STATUS__SDIO_INTR_OPER___S                                              25
#define   MCI_STATUS__ATA_CMD_COMPL___M                                   0x01000000
#define   MCI_STATUS__ATA_CMD_COMPL___S                                               24
#define   MCI_STATUS__PROG_DONE___M                                       0x00800000
#define   MCI_STATUS__PROG_DONE___S                                                   23
#define   MCI_STATUS__SDIO_INTR___M                                       0x00400000
#define   MCI_STATUS__SDIO_INTR___S                                                   22
#define   MCI_STATUS__RXDATA_AVLBL___M                                    0x00200000
#define   MCI_STATUS__RXDATA_AVLBL___S                                                21
#define   MCI_STATUS__TXDATA_AVLBL___M                                    0x00100000
#define   MCI_STATUS__TXDATA_AVLBL___S                                                20
#define   MCI_STATUS__RXFIFO_EMPTY___M                                    0x00080000
#define   MCI_STATUS__RXFIFO_EMPTY___S                                                19
#define   MCI_STATUS__TXFIFO_EMPTY___M                                    0x00040000
#define   MCI_STATUS__TXFIFO_EMPTY___S                                                18
#define   MCI_STATUS__RXFIFO_FULL___M                                     0x00020000
#define   MCI_STATUS__RXFIFO_FULL___S                                                 17
#define   MCI_STATUS__TXFIFO_FULL___M                                     0x00010000
#define   MCI_STATUS__TXFIFO_FULL___S                                                 16
#define   MCI_STATUS__RXFIFO_HALF_FULL___M                                0x00008000
#define   MCI_STATUS__RXFIFO_HALF_FULL___S                                            15
#define   MCI_STATUS__TXFIFO_HALF_FULL___M                                0x00004000
#define   MCI_STATUS__TXFIFO_HALF_FULL___S                                            14
#define   MCI_STATUS__RXACTIVE___M                                        0x00002000
#define   MCI_STATUS__RXACTIVE___S                                                    13
#define   MCI_STATUS__TXACTIVE___M                                        0x00001000
#define   MCI_STATUS__TXACTIVE___S                                                    12
#define   MCI_STATUS__CMD_ACTIVE___M                                      0x00000800
#define   MCI_STATUS__CMD_ACTIVE___S                                                  11
#define   MCI_STATUS__DATA_BLK_END___M                                    0x00000400
#define   MCI_STATUS__DATA_BLK_END___S                                                10
#define   MCI_STATUS__START_BIT_ERR___M                                   0x00000200
#define   MCI_STATUS__START_BIT_ERR___S                                                9
#define   MCI_STATUS__DATAEND___M                                         0x00000100
#define   MCI_STATUS__DATAEND___S                                                      8
#define   MCI_STATUS__CMD_SENT___M                                        0x00000080
#define   MCI_STATUS__CMD_SENT___S                                                     7
#define   MCI_STATUS__CMD_RESPONSE_END___M                                0x00000040
#define   MCI_STATUS__CMD_RESPONSE_END___S                                             6
#define   MCI_STATUS__RX_OVERRUN___M                                      0x00000020
#define   MCI_STATUS__RX_OVERRUN___S                                                   5
#define   MCI_STATUS__TX_UNDERRUN___M                                     0x00000010
#define   MCI_STATUS__TX_UNDERRUN___S                                                  4
#define   MCI_STATUS__DATA_TIMEOUT___M                                    0x00000008
#define   MCI_STATUS__DATA_TIMEOUT___S                                                 3
#define   MCI_STATUS__CMD_TIMEOUT___M                                     0x00000004
#define   MCI_STATUS__CMD_TIMEOUT___S                                                  2
#define   MCI_STATUS__DATA_CRC_FAIL___M                                   0x00000002
#define   MCI_STATUS__DATA_CRC_FAIL___S                                                1
#define   MCI_STATUS__CMD_CRC_FAIL___M                                    0x00000001
#define   MCI_STATUS__CMD_CRC_FAIL___S                                                 0
#define   MCI_STATUS___M                                                  0x07FFFFFF
#define   MCI_STATUS___S                                                               0
#define SDC1_MCI_CLEAR                                                   (0xA0300038)
#define   MCI_CLEAR__CCS_TIMEOUT_CLR___M                                  0x04000000
#define   MCI_CLEAR__CCS_TIMEOUT_CLR___S                                              26
#define   MCI_CLEAR__ATA_CMD_COMPL_CLR___M                                0x01000000
#define   MCI_CLEAR__ATA_CMD_COMPL_CLR___S                                            24
#define   MCI_CLEAR__PROG_DONE_CLR___M                                    0x00800000
#define   MCI_CLEAR__PROG_DONE_CLR___S                                                23
#define   MCI_CLEAR__SDIO_INTR_CLR___M                                    0x00400000
#define   MCI_CLEAR__SDIO_INTR_CLR___S                                                22
#define   MCI_CLEAR__DATA_BLK_END_CLR___M                                 0x00000400
#define   MCI_CLEAR__DATA_BLK_END_CLR___S                                             10
#define   MCI_CLEAR__START_BIT_ERR_CLR___M                                0x00000200
#define   MCI_CLEAR__START_BIT_ERR_CLR___S                                             9
#define   MCI_CLEAR__DATA_END_CLR___M                                     0x00000100
#define   MCI_CLEAR__DATA_END_CLR___S                                                  8
#define   MCI_CLEAR__CMD_SENT_CLR___M                                     0x00000080
#define   MCI_CLEAR__CMD_SENT_CLR___S                                                  7
#define   MCI_CLEAR__CMD_RESP_END_CLT___M                                 0x00000040
#define   MCI_CLEAR__CMD_RESP_END_CLT___S                                              6
#define   MCI_CLEAR__RX_OVERRUN_CLR___M                                   0x00000020
#define   MCI_CLEAR__RX_OVERRUN_CLR___S                                                5
#define   MCI_CLEAR__TX_UNDERRUN_CLR___M                                  0x00000010
#define   MCI_CLEAR__TX_UNDERRUN_CLR___S                                               4
#define   MCI_CLEAR__DATA_TIMEOUT_CLR___M                                 0x00000008
#define   MCI_CLEAR__DATA_TIMEOUT_CLR___S                                              3
#define   MCI_CLEAR__CMD_TIMOUT_CLR___M                                   0x00000004
#define   MCI_CLEAR__CMD_TIMOUT_CLR___S                                                2
#define   MCI_CLEAR__DATA_CRC_FAIL_CLR___M                                0x00000002
#define   MCI_CLEAR__DATA_CRC_FAIL_CLR___S                                             1
#define   MCI_CLEAR__CMD_CRC_FAIL_CLR___M                                 0x00000001
#define   MCI_CLEAR__CMD_CRC_FAIL_CLR___S                                              0
#define   MCI_CLEAR___M                                                   0x07FFFFFF
#define   MCI_CLEAR___S                                                                0
#define SDC1_MCI_INT_MASKn(n)                                            (0xA030003C4*n)
#define   MCI_INT_MASKn_nMIN                              0
#define   MCI_INT_MASKn_nMAX                                1
#define   MCI_INT_MASKn_ELEM                              2
#define   MCI_INT_MASKn__MASK26___M                                       0x04000000
#define   MCI_INT_MASKn__MASK26___S                                                   26
#define   MCI_INT_MASKn__MASK25___M                                       0x02000000
#define   MCI_INT_MASKn__MASK25___S                                                   25
#define   MCI_INT_MASKn__MASK24___M                                       0x01000000
#define   MCI_INT_MASKn__MASK24___S                                                   24
#define   MCI_INT_MASKn__MASK23___M                                       0x00800000
#define   MCI_INT_MASKn__MASK23___S                                                   23
#define   MCI_INT_MASKn__MASK22___M                                       0x00400000
#define   MCI_INT_MASKn__MASK22___S                                                   22
#define   MCI_INT_MASKn__MASK21___M                                       0x00200000
#define   MCI_INT_MASKn__MASK21___S                                                   21
#define   MCI_INT_MASKn__MASK20___M                                       0x00100000
#define   MCI_INT_MASKn__MASK20___S                                                   20
#define   MCI_INT_MASKn__MASK19___M                                       0x00080000
#define   MCI_INT_MASKn__MASK19___S                                                   19
#define   MCI_INT_MASKn__MASK18___M                                       0x00040000
#define   MCI_INT_MASKn__MASK18___S                                                   18
#define   MCI_INT_MASKn__MASK17___M                                       0x00020000
#define   MCI_INT_MASKn__MASK17___S                                                   17
#define   MCI_INT_MASKn__MASK16___M                                       0x00010000
#define   MCI_INT_MASKn__MASK16___S                                                   16
#define   MCI_INT_MASKn__MASK15___M                                       0x00008000
#define   MCI_INT_MASKn__MASK15___S                                                   15
#define   MCI_INT_MASKn__MASK14___M                                       0x00004000
#define   MCI_INT_MASKn__MASK14___S                                                   14
#define   MCI_INT_MASKn__MASK13___M                                       0x00002000
#define   MCI_INT_MASKn__MASK13___S                                                   13
#define   MCI_INT_MASKn__MASK12___M                                       0x00001000
#define   MCI_INT_MASKn__MASK12___S                                                   12
#define   MCI_INT_MASKn__MASK11___M                                       0x00000800
#define   MCI_INT_MASKn__MASK11___S                                                   11
#define   MCI_INT_MASKn__MASK10___M                                       0x00000400
#define   MCI_INT_MASKn__MASK10___S                                                   10
#define   MCI_INT_MASKn__MASK9___M                                        0x00000200
#define   MCI_INT_MASKn__MASK9___S                                                     9
#define   MCI_INT_MASKn__MASK8___M                                        0x00000100
#define   MCI_INT_MASKn__MASK8___S                                                     8
#define   MCI_INT_MASKn__MASK7___M                                        0x00000080
#define   MCI_INT_MASKn__MASK7___S                                                     7
#define   MCI_INT_MASKn__MASK6___M                                        0x00000040
#define   MCI_INT_MASKn__MASK6___S                                                     6
#define   MCI_INT_MASKn__MASK5___M                                        0x00000020
#define   MCI_INT_MASKn__MASK5___S                                                     5
#define   MCI_INT_MASKn__MASK4___M                                        0x00000010
#define   MCI_INT_MASKn__MASK4___S                                                     4
#define   MCI_INT_MASKn__MASK3___M                                        0x00000008
#define   MCI_INT_MASKn__MASK3___S                                                     3
#define   MCI_INT_MASKn__MASK2___M                                        0x00000004
#define   MCI_INT_MASKn__MASK2___S                                                     2
#define   MCI_INT_MASKn__MASK1___M                                        0x00000002
#define   MCI_INT_MASKn__MASK1___S                                                     1
#define   MCI_INT_MASKn__MASK0___M                                        0x00000001
#define   MCI_INT_MASKn__MASK0___S                                                     0
#define   MCI_INT_MASKn___M                                               0x07FFFFFF
#define   MCI_INT_MASKn___S                                                            0
#define SDC1_MCI_INT_MASK0                                               (0xA030003C)
#define   MCI_INT_MASK0__MASK26___M                                       0x04000000
#define   MCI_INT_MASK0__MASK26___S                                                    0
#define   MCI_INT_MASK0__MASK25___M                                       0x02000000
#define   MCI_INT_MASK0__MASK25___S                                                    0
#define   MCI_INT_MASK0__MASK24___M                                       0x01000000
#define   MCI_INT_MASK0__MASK24___S                                                    0
#define   MCI_INT_MASK0__MASK23___M                                       0x00800000
#define   MCI_INT_MASK0__MASK23___S                                                    0
#define   MCI_INT_MASK0__MASK22___M                                       0x00400000
#define   MCI_INT_MASK0__MASK22___S                                                    0
#define   MCI_INT_MASK0__MASK21___M                                       0x00200000
#define   MCI_INT_MASK0__MASK21___S                                                    0
#define   MCI_INT_MASK0__MASK20___M                                       0x00100000
#define   MCI_INT_MASK0__MASK20___S                                                    0
#define   MCI_INT_MASK0__MASK19___M                                       0x00080000
#define   MCI_INT_MASK0__MASK19___S                                                    0
#define   MCI_INT_MASK0__MASK18___M                                       0x00040000
#define   MCI_INT_MASK0__MASK18___S                                                    0
#define   MCI_INT_MASK0__MASK17___M                                       0x00020000
#define   MCI_INT_MASK0__MASK17___S                                                    0
#define   MCI_INT_MASK0__MASK16___M                                       0x00010000
#define   MCI_INT_MASK0__MASK16___S                                                    0
#define   MCI_INT_MASK0__MASK15___M                                       0x00008000
#define   MCI_INT_MASK0__MASK15___S                                                    0
#define   MCI_INT_MASK0__MASK14___M                                       0x00004000
#define   MCI_INT_MASK0__MASK14___S                                                    0
#define   MCI_INT_MASK0__MASK13___M                                       0x00002000
#define   MCI_INT_MASK0__MASK13___S                                                    0
#define   MCI_INT_MASK0__MASK12___M                                       0x00001000
#define   MCI_INT_MASK0__MASK12___S                                                    0
#define   MCI_INT_MASK0__MASK11___M                                       0x00000800
#define   MCI_INT_MASK0__MASK11___S                                                    0
#define   MCI_INT_MASK0__MASK10___M                                       0x00000400
#define   MCI_INT_MASK0__MASK10___S                                                    0
#define   MCI_INT_MASK0__MASK9___M                                        0x00000200
#define   MCI_INT_MASK0__MASK9___S                                                     0
#define   MCI_INT_MASK0__MASK8___M                                        0x00000100
#define   MCI_INT_MASK0__MASK8___S                                                     0
#define   MCI_INT_MASK0__MASK7___M                                        0x00000080
#define   MCI_INT_MASK0__MASK7___S                                                     0
#define   MCI_INT_MASK0__MASK6___M                                        0x00000040
#define   MCI_INT_MASK0__MASK6___S                                                     0
#define   MCI_INT_MASK0__MASK5___M                                        0x00000020
#define   MCI_INT_MASK0__MASK5___S                                                     0
#define   MCI_INT_MASK0__MASK4___M                                        0x00000010
#define   MCI_INT_MASK0__MASK4___S                                                     0
#define   MCI_INT_MASK0__MASK3___M                                        0x00000008
#define   MCI_INT_MASK0__MASK3___S                                                     0
#define   MCI_INT_MASK0__MASK2___M                                        0x00000004
#define   MCI_INT_MASK0__MASK2___S                                                     0
#define   MCI_INT_MASK0__MASK1___M                                        0x00000002
#define   MCI_INT_MASK0__MASK1___S                                                     0
#define   MCI_INT_MASK0__MASK0___M                                        0x00000001
#define   MCI_INT_MASK0__MASK0___S                                                     0
#define SDC1_MCI_INT_MASK1                                               (0xA0300040)
#define   MCI_INT_MASK1__MASK26___M                                       0x04000000
#define   MCI_INT_MASK1__MASK26___S                                                    0
#define   MCI_INT_MASK1__MASK25___M                                       0x02000000
#define   MCI_INT_MASK1__MASK25___S                                                    0
#define   MCI_INT_MASK1__MASK24___M                                       0x01000000
#define   MCI_INT_MASK1__MASK24___S                                                    0
#define   MCI_INT_MASK1__MASK23___M                                       0x00800000
#define   MCI_INT_MASK1__MASK23___S                                                    0
#define   MCI_INT_MASK1__MASK22___M                                       0x00400000
#define   MCI_INT_MASK1__MASK22___S                                                    0
#define   MCI_INT_MASK1__MASK21___M                                       0x00200000
#define   MCI_INT_MASK1__MASK21___S                                                    0
#define   MCI_INT_MASK1__MASK20___M                                       0x00100000
#define   MCI_INT_MASK1__MASK20___S                                                    0
#define   MCI_INT_MASK1__MASK19___M                                       0x00080000
#define   MCI_INT_MASK1__MASK19___S                                                    0
#define   MCI_INT_MASK1__MASK18___M                                       0x00040000
#define   MCI_INT_MASK1__MASK18___S                                                    0
#define   MCI_INT_MASK1__MASK17___M                                       0x00020000
#define   MCI_INT_MASK1__MASK17___S                                                    0
#define   MCI_INT_MASK1__MASK16___M                                       0x00010000
#define   MCI_INT_MASK1__MASK16___S                                                    0
#define   MCI_INT_MASK1__MASK15___M                                       0x00008000
#define   MCI_INT_MASK1__MASK15___S                                                    0
#define   MCI_INT_MASK1__MASK14___M                                       0x00004000
#define   MCI_INT_MASK1__MASK14___S                                                    0
#define   MCI_INT_MASK1__MASK13___M                                       0x00002000
#define   MCI_INT_MASK1__MASK13___S                                                    0
#define   MCI_INT_MASK1__MASK12___M                                       0x00001000
#define   MCI_INT_MASK1__MASK12___S                                                    0
#define   MCI_INT_MASK1__MASK11___M                                       0x00000800
#define   MCI_INT_MASK1__MASK11___S                                                    0
#define   MCI_INT_MASK1__MASK10___M                                       0x00000400
#define   MCI_INT_MASK1__MASK10___S                                                    0
#define   MCI_INT_MASK1__MASK9___M                                        0x00000200
#define   MCI_INT_MASK1__MASK9___S                                                     0
#define   MCI_INT_MASK1__MASK8___M                                        0x00000100
#define   MCI_INT_MASK1__MASK8___S                                                     0
#define   MCI_INT_MASK1__MASK7___M                                        0x00000080
#define   MCI_INT_MASK1__MASK7___S                                                     0
#define   MCI_INT_MASK1__MASK6___M                                        0x00000040
#define   MCI_INT_MASK1__MASK6___S                                                     0
#define   MCI_INT_MASK1__MASK5___M                                        0x00000020
#define   MCI_INT_MASK1__MASK5___S                                                     0
#define   MCI_INT_MASK1__MASK4___M                                        0x00000010
#define   MCI_INT_MASK1__MASK4___S                                                     0
#define   MCI_INT_MASK1__MASK3___M                                        0x00000008
#define   MCI_INT_MASK1__MASK3___S                                                     0
#define   MCI_INT_MASK1__MASK2___M                                        0x00000004
#define   MCI_INT_MASK1__MASK2___S                                                     0
#define   MCI_INT_MASK1__MASK1___M                                        0x00000002
#define   MCI_INT_MASK1__MASK1___S                                                     0
#define   MCI_INT_MASK1__MASK0___M                                        0x00000001
#define   MCI_INT_MASK1__MASK0___S                                                     0
#define SDC1_MCI_FIFO_COUNT                                              (0xA0300044)
#define   MCI_FIFO_COUNT__DATA_COUNT___M                                  0x00FFFFFF
#define   MCI_FIFO_COUNT__DATA_COUNT___S                                               0
#define   MCI_FIFO_COUNT___M                                              0x00FFFFFF
#define   MCI_FIFO_COUNT___S                                                           0
#define SDC1_SDCC_TEST_MODE                                              (0xA0300048)
#define   SDCC_TEST_MODE__MODE___M                                        0x00000003
#define   SDCC_TEST_MODE__MODE___S                                                     0
#define   SDCC_TEST_MODE__MODE__DISABLED                                             0x0
#define   SDCC_TEST_MODE__MODE__COMMAND_PATH                                         0x1
#define   SDCC_TEST_MODE__MODE__DATA_PATH                                            0x2
#define   SDCC_TEST_MODE__MODE__COMMAND_AND_DATA_PATH                                0x3
#define   SDCC_TEST_MODE___M                                              0x00000003
#define   SDCC_TEST_MODE___S                                                           0
#define SDC1_SDCC_TEST_EXPORT_MISR                                       (0xA030004C)
#define   SDCC_TEST_EXPORT_MISR__EXPORT___M                               0x00000001
#define   SDCC_TEST_EXPORT_MISR__EXPORT___S                                            0
#define   SDCC_TEST_EXPORT_MISR___M                                       0x00000001
#define   SDCC_TEST_EXPORT_MISR___S                                                    0
#define SDC1_SDCC_TEST_MISR_RESET                                        (0xA0300050)
#define   SDCC_TEST_MISR_RESET__RESET___M                                 0x00000001
#define   SDCC_TEST_MISR_RESET__RESET___S                                              0
#define   SDCC_TEST_MISR_RESET___M                                        0x00000001
#define   SDCC_TEST_MISR_RESET___S                                                     0
#define SDC1_SDCC_TEST_MISR_CURR_VAL                                     (0xA0300054)
#define   SDCC_TEST_MISR_CURR_VAL__VAL___M                                0xFFFFFFFF
#define   SDCC_TEST_MISR_CURR_VAL__VAL___S                                             0
#define   SDCC_TEST_MISR_CURR_VAL___M                                     0xFFFFFFFF
#define   SDCC_TEST_MISR_CURR_VAL___S                                                  0
#define SDC1_MCI_CCS_TIMER                                               (0xA0300058)
#define   MCI_CCS_TIMER__CCS_TIMER___M                                    0xFFFFFFFF
#define   MCI_CCS_TIMER__CCS_TIMER___S                                                 0
#define   MCI_CCS_TIMER___M                                               0xFFFFFFFF
#define   MCI_CCS_TIMER___S                                                            0
#define SDC1_MCI_FIFO                                                    (0xA0300080)
#define   MCI_FIFO__DATA___M                                              0xFFFFFFFF
#define   MCI_FIFO__DATA___S                                                           0
#define   MCI_FIFO___M                                                    0xFFFFFFFF
#define   MCI_FIFO___S                                                                 0
#define SDC1_MCI_TESTBUS_CONFIG                                          (0xA03000CC)
#define   MCI_TESTBUS_CONFIG__SPARE_FIELD___M                             0x000000F0
#define   MCI_TESTBUS_CONFIG__SPARE_FIELD___S                                          4
#define   MCI_TESTBUS_CONFIG__TESTBUS_ENA___M                             0x00000004
#define   MCI_TESTBUS_CONFIG__TESTBUS_ENA___S                                          2
#define   MCI_TESTBUS_CONFIG__TESTBUS_ENA__ENABLE                                    0x1
#define   MCI_TESTBUS_CONFIG__TESTBUS_ENA__DISABLE                                   0x0
#define   MCI_TESTBUS_CONFIG__TESTBUS_SEL___M                             0x00000003
#define   MCI_TESTBUS_CONFIG__TESTBUS_SEL___S                                          0
#define   MCI_TESTBUS_CONFIG___M                                          0x000000FF
#define   MCI_TESTBUS_CONFIG___S                                                       0
#define SDC1_MCI_TEST_CTL                                                (0xA03000D0)
#define   MCI_TEST_CTL__REGTEST___M                                       0x00000008
#define   MCI_TEST_CTL__REGTEST___S                                                    3
#define   MCI_TEST_CTL__FIFOTEST___M                                      0x00000006
#define   MCI_TEST_CTL__FIFOTEST___S                                                   1
#define   MCI_TEST_CTL__ITEN___M                                          0x00000001
#define   MCI_TEST_CTL__ITEN___S                                                       0
#define   MCI_TEST_CTL___M                                                0x0000000F
#define   MCI_TEST_CTL___S                                                             0
#define SDC1_MCI_TEST_INPUT                                              (0xA03000D4)
#define   MCI_TEST_INPUT__MCIDATIN_7_4___M                                0x000003C0
#define   MCI_TEST_INPUT__MCIDATIN_7_4___S                                             6
#define   MCI_TEST_INPUT__MCICMDIN___M                                    0x00000020
#define   MCI_TEST_INPUT__MCICMDIN___S                                                 5
#define   MCI_TEST_INPUT__MCIDATIN_3_0___M                                0x0000001E
#define   MCI_TEST_INPUT__MCIDATIN_3_0___S                                             1
#define   MCI_TEST_INPUT___M                                              0x000003FE
#define   MCI_TEST_INPUT___S                                                           1
#define SDC1_MCI_TEST_OUT                                                (0xA03000D8)
#define   MCI_TEST_OUT__MCIDATOUT_7_4___M                                 0x0000F000
#define   MCI_TEST_OUT__MCIDATOUT_7_4___S                                             12
#define   MCI_TEST_OUT__MCICMDOUT___M                                     0x00000400
#define   MCI_TEST_OUT__MCICMDOUT___S                                                 10
#define   MCI_TEST_OUT__MCIDATOUT_3_0___M                                 0x000003C0
#define   MCI_TEST_OUT__MCIDATOUT_3_0___S                                              6
#define   MCI_TEST_OUT__MCIINTR1___M                                      0x00000002
#define   MCI_TEST_OUT__MCIINTR1___S                                                   1
#define   MCI_TEST_OUT__MCIINTR0___M                                      0x00000001
#define   MCI_TEST_OUT__MCIINTR0___S                                                   0
#define   MCI_TEST_OUT___M                                                0x0000FFFF
#define   MCI_TEST_OUT___S                                                             0
#define SDC1_MCI_PERPH_ID0                                               (0xA03000E0)
#define   MCI_PERPH_ID0__PARTNUMBER0___M                                  0x000000FF
#define   MCI_PERPH_ID0__PARTNUMBER0___S                                               0
#define   MCI_PERPH_ID0___M                                               0x000000FF
#define   MCI_PERPH_ID0___S                                                            0
#define SDC1_MCI_PERPH_ID1                                               (0xA03000E4)
#define   MCI_PERPH_ID1__DESIGNER0___M                                    0x000000F0
#define   MCI_PERPH_ID1__DESIGNER0___S                                                 4
#define   MCI_PERPH_ID1__PARTNUMBER1___M                                  0x0000000F
#define   MCI_PERPH_ID1__PARTNUMBER1___S                                               0
#define   MCI_PERPH_ID1___M                                               0x000000FF
#define   MCI_PERPH_ID1___S                                                            0
#define SDC1_MCI_PERPH_ID2                                               (0xA03000E8)
#define   MCI_PERPH_ID2__REVISION___M                                     0x000000F0
#define   MCI_PERPH_ID2__REVISION___S                                                  4
#define   MCI_PERPH_ID2__DESIGNER1___M                                    0x0000000F
#define   MCI_PERPH_ID2__DESIGNER1___S                                                 0
#define   MCI_PERPH_ID2___M                                               0x000000FF
#define   MCI_PERPH_ID2___S                                                            0
#define SDC1_MCI_PERPH_ID3                                               (0xA03000EC)
#define   MCI_PERPH_ID3__CONFIG___M                                       0x000000FF
#define   MCI_PERPH_ID3__CONFIG___S                                                    0
#define   MCI_PERPH_ID3___M                                               0x000000FF
#define   MCI_PERPH_ID3___S                                                            0
#define SDC1_MCI_PCELL_ID0                                               (0xA03000F0)
#define   MCI_PCELL_ID0__MCIPCELL_ID0___M                                 0x000000FF
#define   MCI_PCELL_ID0__MCIPCELL_ID0___S                                              0
#define   MCI_PCELL_ID0___M                                               0x000000FF
#define   MCI_PCELL_ID0___S                                                            0
#define SDC1_MCI_PCELL_ID1                                               (0xA03000F4)
#define   MCI_PCELL_ID1__MCIPCELL_ID1___M                                 0x000000FF
#define   MCI_PCELL_ID1__MCIPCELL_ID1___S                                              0
#define   MCI_PCELL_ID1___M                                               0x000000FF
#define   MCI_PCELL_ID1___S                                                            0
#define SDC1_MCI_PCELL_ID2                                               (0xA03000F8)
#define   MCI_PCELL_ID2__MCIPCELL_ID2___M                                 0x000000FF
#define   MCI_PCELL_ID2__MCIPCELL_ID2___S                                              0
#define   MCI_PCELL_ID2___M                                               0x000000FF
#define   MCI_PCELL_ID2___S                                                            0
#define SDC1_MCI_PCELL_ID3                                               (0xA03000FC)
#define   MCI_PCELL_ID3__MCIPCELL_ID3___M                                 0x000000FF
#define   MCI_PCELL_ID3__MCIPCELL_ID3___S                                              0
#define EBI2CS7_BASE                 (0x70000000)
#define EBI2CS6_BASE                 (0x60000000)
#define EBI2CS5_BASE                 (0x94000000)
#define EBI2CS4_BASE                 (0x90000000)
#define EBI2CS3_BASE                 (0x8C000000)
#define EBI2CS2_BASE                 (0x88000000)
#define EBI2CS1_BASE                 (0x84000000)
#define EBI2CS0_BASE                 (0x80000000)
#define UART3_BASE                   (0xA9C00000)
#define   MDP_LCDC_CTL_POLARITY___M                                       0xFFFFFFFF
#define   MDP_LCDC_CTL_POLARITY___S                                                    0
#define UART3_UART_MR1                                                   (0xA9C00000)
#define   UART_MR1__AUTO_RFR_LEVEL1___M                                   0x0003FF00
#define   UART_MR1__AUTO_RFR_LEVEL1___S                                                8
#define   UART_MR1__RX_RDY_CTL___M                                        0x00000080
#define   UART_MR1__RX_RDY_CTL___S                                                     7
#define   UART_MR1__CTS_CTL___M                                           0x00000040
#define   UART_MR1__CTS_CTL___S                                                        6
#define   UART_MR1__AUTO_RFR_LEVEL0___M                                   0x0000003F
#define   UART_MR1__AUTO_RFR_LEVEL0___S                                                0
#define   UART_MR1___M                                                    0x0003FFFF
#define   UART_MR1___S                                                                 0
#define UART3_UART_MR2                                                   (0xA9C00004)
#define   UART_MR2__LOOPBACK___M                                          0x00000080
#define   UART_MR2__LOOPBACK___S                                                       7
#define   UART_MR2__ERROR_MODE___M                                        0x00000040
#define   UART_MR2__ERROR_MODE___S                                                     6
#define   UART_MR2__BITS_PER_CHAR___M                                     0x00000030
#define   UART_MR2__BITS_PER_CHAR___S                                                  4
#define   UART_MR2__BITS_PER_CHAR__5_BITS                                            0x0
#define   UART_MR2__BITS_PER_CHAR__6_BITS                                            0x1
#define   UART_MR2__BITS_PER_CHAR__7_BITS                                            0x2
#define   UART_MR2__BITS_PER_CHAR__8_BITS                                            0x3
#define   UART_MR2__STOP_BIT_LEN___M                                      0x0000000C
#define   UART_MR2__STOP_BIT_LEN___S                                                   2
#define   UART_MR2__STOP_BIT_LEN__0_563                                              0x0
#define   UART_MR2__STOP_BIT_LEN__1_000_BIT_TIME                                     0x1
#define   UART_MR2__STOP_BIT_LEN__1_563                                              0x2
#define   UART_MR2__STOP_BIT_LEN__2_000_BIT_TIMES                                    0x3
#define   UART_MR2__PARITY_MODE___M                                       0x00000003
#define   UART_MR2__PARITY_MODE___S                                                    0
#define   UART_MR2__PARITY_MODE__NO_PARITY                                           0x0
#define   UART_MR2__PARITY_MODE__ODD_PARITY                                          0x1
#define   UART_MR2__PARITY_MODE__EVEN_PARITY                                         0x2
#define   UART_MR2__PARITY_MODE__SPACE_PARITY                                        0x3
#define   UART_MR2___M                                                    0x000000FF
#define   UART_MR2___S                                                                 0
#define UART3_UART_CSR                                                   (0xA9C00008)
#define   UART_CSR__UART_RX_CLK_SEL___M                                   0x000000F0
#define   UART_CSR__UART_RX_CLK_SEL___S                                                4
#define   UART_CSR__UART_TX_CLK_SEL___M                                   0x0000000F
#define   UART_CSR__UART_TX_CLK_SEL___S                                                0
#define   UART_CSR___M                                                    0x000000FF
#define   UART_CSR___S                                                                 0
#define UART3_UART_TF                                                    (0xA9C0000C)
#define   UART_TF__DATA___M                                               0x000000FF
#define   UART_TF__DATA___S                                                            0
#define   UART_TF___M                                                     0x000000FF
#define   UART_TF___S                                                                  0
#define UART3_UART_CR                                                    (0xA9C00010)
#define   UART_CR__CHANNEL_COMMAND___M                                    0x000001F0
#define   UART_CR__CHANNEL_COMMAND___S                                                 4
#define   UART_CR__UART_TX_DISABLE___M                                    0x00000008
#define   UART_CR__UART_TX_DISABLE___S                                                 3
#define   UART_CR__UART_TX_EN___M                                         0x00000004
#define   UART_CR__UART_TX_EN___S                                                      2
#define   UART_CR__UART_RX_DISABLE___M                                    0x00000002
#define   UART_CR__UART_RX_DISABLE___S                                                 1
#define   UART_CR__UART_RX_EN___M                                         0x00000001
#define   UART_CR__UART_RX_EN___S                                                      0
#define   UART_CR___M                                                     0x000001FF
#define   UART_CR___S                                                                  0
#define UART3_UART_IMR                                                   (0xA9C00014)
#define   UART_IMR__TX_DONE___M                                           0x00000100
#define   UART_IMR__TX_DONE___S                                                        8
#define   UART_IMR__TX_ERROR___M                                          0x00000080
#define   UART_IMR__TX_ERROR___S                                                       7
#define   UART_IMR__CURRENT_CTS___M                                       0x00000040
#define   UART_IMR__CURRENT_CTS___S                                                    6
#define   UART_IMR__DELTA_CTS___M                                         0x00000020
#define   UART_IMR__DELTA_CTS___S                                                      5
#define   UART_IMR__RXLEV___M                                             0x00000010
#define   UART_IMR__RXLEV___S                                                          4
#define   UART_IMR__RXSTALE___M                                           0x00000008
#define   UART_IMR__RXSTALE___S                                                        3
#define   UART_IMR__RXBREAK___M                                           0x00000004
#define   UART_IMR__RXBREAK___S                                                        2
#define   UART_IMR__RXHUNT___M                                            0x00000002
#define   UART_IMR__RXHUNT___S                                                         1
#define   UART_IMR__TXLEV___M                                             0x00000001
#define   UART_IMR__TXLEV___S                                                          0
#define   UART_IMR___M                                                    0x000001FF
#define   UART_IMR___S                                                                 0
#define UART3_UART_IPR                                                   (0xA9C00018)
#define   UART_IPR__STALE_TIMEOUT_MSB___M                                 0x0003FF80
#define   UART_IPR__STALE_TIMEOUT_MSB___S                                              7
#define   UART_IPR__SAMPLE_DATA___M                                       0x00000040
#define   UART_IPR__SAMPLE_DATA___S                                                    6
#define   UART_IPR__RXSTALE_LAST___M                                      0x00000020
#define   UART_IPR__RXSTALE_LAST___S                                                   5
#define   UART_IPR__STALE_TIMEOUT_LSB___M                                 0x0000001F
#define   UART_IPR__STALE_TIMEOUT_LSB___S                                              0
#define   UART_IPR___M                                                    0x0003FFFF
#define   UART_IPR___S                                                                 0
#define UART3_UART_TFWR                                                  (0xA9C0001C)
#define   UART_TFWR__TFW___M                                              0x0003FFFF
#define   UART_TFWR__TFW___S                                                           0
#define   UART_TFWR___M                                                   0x0003FFFF
#define   UART_TFWR___S                                                                0
#define UART3_UART_RFWR                                                  (0xA9C00020)
#define   UART_RFWR__RFW___M                                              0x0003FFFF
#define   UART_RFWR__RFW___S                                                           0
#define   UART_RFWR___M                                                   0x0003FFFF
#define   UART_RFWR___S                                                                0
#define UART3_UART_HCR                                                   (0xA9C00024)
#define   UART_HCR__DATA___M                                              0x000000FF
#define   UART_HCR__DATA___S                                                           0
#define   UART_HCR___M                                                    0x000000FF
#define   UART_HCR___S                                                                 0
#define UART3_UART_MREG                                                  (0xA9C00028)
#define   UART_MREG__DATA___M                                             0x000000FF
#define   UART_MREG__DATA___S                                                          0
#define   UART_MREG___M                                                   0x000000FF
#define   UART_MREG___S                                                                0
#define UART3_UART_NREG                                                  (0xA9C0002C)
#define   UART_NREG__DATA___M                                             0x000000FF
#define   UART_NREG__DATA___S                                                          0
#define   UART_NREG___M                                                   0x000000FF
#define   UART_NREG___S                                                                0
#define UART3_UART_DREG                                                  (0xA9C00030)
#define   UART_DREG__DATA___M                                             0x000000FF
#define   UART_DREG__DATA___S                                                          0
#define   UART_DREG___M                                                   0x000000FF
#define   UART_DREG___S                                                                0
#define UART3_UART_MNDREG                                                (0xA9C00034)
#define   UART_MNDREG__MREG_LSB___M                                       0x00000020
#define   UART_MNDREG__MREG_LSB___S                                                    5
#define   UART_MNDREG__NREG_LSB___M                                       0x0000001C
#define   UART_MNDREG__NREG_LSB___S                                                    2
#define   UART_MNDREG__DREG_LSB___M                                       0x00000003
#define   UART_MNDREG__DREG_LSB___S                                                    0
#define   UART_MNDREG___M                                                 0x0000003F
#define   UART_MNDREG___S                                                              0
#define UART3_UART_IRDA                                                  (0xA9C00038)
#define   UART_IRDA__IRDA_LOOPBACK___M                                    0x00000008
#define   UART_IRDA__IRDA_LOOPBACK___S                                                 3
#define   UART_IRDA__INVERT_IRDA_TX___M                                   0x00000004
#define   UART_IRDA__INVERT_IRDA_TX___S                                                2
#define   UART_IRDA__INVERT_IRDA_RX___M                                   0x00000002
#define   UART_IRDA__INVERT_IRDA_RX___S                                                1
#define   UART_IRDA__IRDA_EN___M                                          0x00000001
#define   UART_IRDA__IRDA_EN___S                                                       0
#define   UART_IRDA___M                                                   0x0000000F
#define   UART_IRDA___S                                                                0
#define UART3_UART_SIM_CFG                                               (0xA9C0003C)
#define   UART_SIM_CFG__UIM_TX_MODE___M                                   0x00020000
#define   UART_SIM_CFG__UIM_TX_MODE___S                                               17
#define   UART_SIM_CFG__UIM_RX_MODE___M                                   0x00010000
#define   UART_SIM_CFG__UIM_RX_MODE___S                                               16
#define   UART_SIM_CFG__SIM_STOP_BIT_LEN___M                              0x0000FF00
#define   UART_SIM_CFG__SIM_STOP_BIT_LEN___S                                           8
#define   UART_SIM_CFG__SIM_STOP_BIT_LEN__1_BIT_TIMES                                0x1
#define   UART_SIM_CFG__SIM_STOP_BIT_LEN__2_BIT_TIMES                                0x2
#define   UART_SIM_CFG__SIM_CLK_ON___M                                    0x00000080
#define   UART_SIM_CFG__SIM_CLK_ON___S                                                 7
#define   UART_SIM_CFG__SIM_CLK_TD8_SEL___M                               0x00000040
#define   UART_SIM_CFG__SIM_CLK_TD8_SEL___S                                            6
#define   UART_SIM_CFG__SIM_CLK_TD8_SEL__TD8                                         0x1
#define   UART_SIM_CFG__SIM_CLK_TD8_SEL__TD4                                         0x0
#define   UART_SIM_CFG__SIM_CLK_STOP_HIGH___M                             0x00000020
#define   UART_SIM_CFG__SIM_CLK_STOP_HIGH___S                                          5
#define   UART_SIM_CFG__SIM_CLK_STOP_HIGH__HIGH                                      0x1
#define   UART_SIM_CFG__SIM_CLK_STOP_HIGH__LOW                                       0x0
#define   UART_SIM_CFG__SIM_CLK_SEL___M                                   0x00000010
#define   UART_SIM_CFG__SIM_CLK_SEL___S                                                4
#define   UART_SIM_CFG__MASK_RX___M                                       0x00000008
#define   UART_SIM_CFG__MASK_RX___S                                                    3
#define   UART_SIM_CFG__SWAP_D___M                                        0x00000004
#define   UART_SIM_CFG__SWAP_D___S                                                     2
#define   UART_SIM_CFG__INV_D___M                                         0x00000002
#define   UART_SIM_CFG__INV_D___S                                                      1
#define   UART_SIM_CFG__SIM_SEL___M                                       0x00000001
#define   UART_SIM_CFG__SIM_SEL___S                                                    0
#define   UART_SIM_CFG___M                                                0x0003FFFF
#define   UART_SIM_CFG___S                                                             0
#define UART3_UART_MISR_MODE                                             (0xA9C00040)
#define   UART_MISR_MODE__MODE___M                                        0x00000003
#define   UART_MISR_MODE__MODE___S                                                     0
#define   UART_MISR_MODE__MODE__DISABLED                                             0x0
#define   UART_MISR_MODE__MODE__ENABLED_TX_TEST                                      0x1
#define   UART_MISR_MODE__MODE__ENABLED_RX_TEST                                      0x2
#define   UART_MISR_MODE___M                                              0x00000003
#define   UART_MISR_MODE___S                                                           0
#define UART3_UART_MISR_RESET                                            (0xA9C00044)
#define   UART_MISR_RESET__RESET___M                                      0x00000001
#define   UART_MISR_RESET__RESET___S                                                   0
#define   UART_MISR_RESET___M                                             0x00000001
#define   UART_MISR_RESET___S                                                          0
#define UART3_UART_MISR_EXPORT                                           (0xA9C00048)
#define   UART_MISR_EXPORT__EXPORT___M                                    0x00000001
#define   UART_MISR_EXPORT__EXPORT___S                                                 0
#define   UART_MISR_EXPORT___M                                            0x00000001
#define   UART_MISR_EXPORT___S                                                         0
#define UART3_UART_MISR_VAL                                              (0xA9C0004C)
#define   UART_MISR_VAL__VAL___M                                          0x000003FF
#define   UART_MISR_VAL__VAL___S                                                       0
#define   UART_MISR_VAL___M                                               0x000003FF
#define   UART_MISR_VAL___S                                                            0
#define UART3_UART_TEST_CTRL                                             (0xA9C00050)
#define   UART_TEST_CTRL__TEST_EN___M                                     0x00000010
#define   UART_TEST_CTRL__TEST_EN___S                                                  4
#define   UART_TEST_CTRL__TEST_SEL___M                                    0x0000000F
#define   UART_TEST_CTRL__TEST_SEL___S                                                 0
#define   UART_TEST_CTRL___M                                              0x0000001F
#define   UART_TEST_CTRL___S                                                           0
#define UART3_UART_TEST_WR_ADDR                                          (0xA9C00054)
#define   UART_TEST_WR_ADDR__TEST_WR_ADDR___M                             0x0003FFFF
#define   UART_TEST_WR_ADDR__TEST_WR_ADDR___S                                          0
#define   UART_TEST_WR_ADDR___M                                           0x0003FFFF
#define   UART_TEST_WR_ADDR___S                                                        0
#define UART3_UART_TEST_WR_DATA                                          (0xA9C00058)
#define   UART_TEST_WR_DATA__TEST_WR_DATA___M                             0x0003FFFF
#define   UART_TEST_WR_DATA__TEST_WR_DATA___S                                          0
#define   UART_TEST_WR_DATA___M                                           0x0003FFFF
#define   UART_TEST_WR_DATA___S                                                        0
#define UART3_UART_TEST_RD_ADDR                                          (0xA9C0005C)
#define   UART_TEST_RD_ADDR__TEST_RD_ADDR___M                             0x0003FFFF
#define   UART_TEST_RD_ADDR__TEST_RD_ADDR___S                                          0
#define   UART_TEST_RD_ADDR___M                                           0x0003FFFF
#define   UART_TEST_RD_ADDR___S                                                        0
#define UART3_UART_SR                                                    (0xA9C00008)
#define   UART_SR__HUNT_CHAR___M                                          0x00000080
#define   UART_SR__HUNT_CHAR___S                                                       7
#define   UART_SR__RX_BREAK___M                                           0x00000040
#define   UART_SR__RX_BREAK___S                                                        6
#define   UART_SR__PAR_FRAME_ERR___M                                      0x00000020
#define   UART_SR__PAR_FRAME_ERR___S                                                   5
#define   UART_SR__UART_OVERRUN___M                                       0x00000010
#define   UART_SR__UART_OVERRUN___S                                                    4
#define   UART_SR__TXEMT___M                                              0x00000008
#define   UART_SR__TXEMT___S                                                           3
#define   UART_SR__TXRDY___M                                              0x00000004
#define   UART_SR__TXRDY___S                                                           2
#define   UART_SR__RXFULL___M                                             0x00000002
#define   UART_SR__RXFULL___S                                                          1
#define   UART_SR__RXRDY___M                                              0x00000001
#define   UART_SR__RXRDY___S                                                           0
#define   UART_SR___M                                                     0x000000FF
#define   UART_SR___S                                                                  0
#define UART3_UART_RF                                                    (0xA9C0000C)
#define   UART_RF__DATA___M                                               0x000000FF
#define   UART_RF__DATA___S                                                            0
#define   UART_RF___M                                                     0x000000FF
#define   UART_RF___S                                                                  0
#define UART3_UART_MISR                                                  (0xA9C00010)
#define   UART_MISR__UART_MISR___M                                        0x000001FF
#define   UART_MISR__UART_MISR___S                                                     0
#define   UART_MISR___M                                                   0x000001FF
#define   UART_MISR___S                                                                0
#define UART3_UART_ISR                                                   (0xA9C00014)
#define   UART_ISR__TX_DONE___M                                           0x00000100
#define   UART_ISR__TX_DONE___S                                                        8
#define   UART_ISR__TX_ERROR___M                                          0x00000080
#define   UART_ISR__TX_ERROR___S                                                       7
#define   UART_ISR__CURRENT_CTS___M                                       0x00000040
#define   UART_ISR__CURRENT_CTS___S                                                    6
#define   UART_ISR__DELTA_CTS___M                                         0x00000020
#define   UART_ISR__DELTA_CTS___S                                                      5
#define   UART_ISR__RXLEV___M                                             0x00000010
#define   UART_ISR__RXLEV___S                                                          4
#define   UART_ISR__RXSTALE___M                                           0x00000008
#define   UART_ISR__RXSTALE___S                                                        3
#define   UART_ISR__RXBREAK___M                                           0x00000004
#define   UART_ISR__RXBREAK___S                                                        2
#define   UART_ISR__RXHUNT___M                                            0x00000002
#define   UART_ISR__RXHUNT___S                                                         1
#define   UART_ISR__TXLEV___M                                             0x00000001
#define   UART_ISR__TXLEV___S                                                          0
#define   UART_ISR___M                                                    0x000001FF
#define   UART_ISR___S                                                                 0
#define UART3_UART_TEST_RD_DATA                                          (0xA9C00060)
#define   UART_TEST_RD_DATA__TEST_RD_DATA___M                             0x0003FFFF
#define   UART_TEST_RD_DATA__TEST_RD_DATA___S                                          0
#define UART2_BASE                   (0xA9B00000)
#define   UART_TEST_RD_DATA___M                                           0x0003FFFF
#define   UART_TEST_RD_DATA___S                                                        0
#define UART2_UART_MR1                                                   (0xA9B00000)
#define   UART_MR1__AUTO_RFR_LEVEL1___M                                   0x0003FF00
#define   UART_MR1__AUTO_RFR_LEVEL1___S                                                8
#define   UART_MR1__RX_RDY_CTL___M                                        0x00000080
#define   UART_MR1__RX_RDY_CTL___S                                                     7
#define   UART_MR1__CTS_CTL___M                                           0x00000040
#define   UART_MR1__CTS_CTL___S                                                        6
#define   UART_MR1__AUTO_RFR_LEVEL0___M                                   0x0000003F
#define   UART_MR1__AUTO_RFR_LEVEL0___S                                                0
#define   UART_MR1___M                                                    0x0003FFFF
#define   UART_MR1___S                                                                 0
#define UART2_UART_MR2                                                   (0xA9B00004)
#define   UART_MR2__LOOPBACK___M                                          0x00000080
#define   UART_MR2__LOOPBACK___S                                                       7
#define   UART_MR2__ERROR_MODE___M                                        0x00000040
#define   UART_MR2__ERROR_MODE___S                                                     6
#define   UART_MR2__BITS_PER_CHAR___M                                     0x00000030
#define   UART_MR2__BITS_PER_CHAR___S                                                  4
#define   UART_MR2__BITS_PER_CHAR__5_BITS                                            0x0
#define   UART_MR2__BITS_PER_CHAR__6_BITS                                            0x1
#define   UART_MR2__BITS_PER_CHAR__7_BITS                                            0x2
#define   UART_MR2__BITS_PER_CHAR__8_BITS                                            0x3
#define   UART_MR2__STOP_BIT_LEN___M                                      0x0000000C
#define   UART_MR2__STOP_BIT_LEN___S                                                   2
#define   UART_MR2__STOP_BIT_LEN__0_563                                              0x0
#define   UART_MR2__STOP_BIT_LEN__1_000_BIT_TIME                                     0x1
#define   UART_MR2__STOP_BIT_LEN__1_563                                              0x2
#define   UART_MR2__STOP_BIT_LEN__2_000_BIT_TIMES                                    0x3
#define   UART_MR2__PARITY_MODE___M                                       0x00000003
#define   UART_MR2__PARITY_MODE___S                                                    0
#define   UART_MR2__PARITY_MODE__NO_PARITY                                           0x0
#define   UART_MR2__PARITY_MODE__ODD_PARITY                                          0x1
#define   UART_MR2__PARITY_MODE__EVEN_PARITY                                         0x2
#define   UART_MR2__PARITY_MODE__SPACE_PARITY                                        0x3
#define   UART_MR2___M                                                    0x000000FF
#define   UART_MR2___S                                                                 0
#define UART2_UART_CSR                                                   (0xA9B00008)
#define   UART_CSR__UART_RX_CLK_SEL___M                                   0x000000F0
#define   UART_CSR__UART_RX_CLK_SEL___S                                                4
#define   UART_CSR__UART_TX_CLK_SEL___M                                   0x0000000F
#define   UART_CSR__UART_TX_CLK_SEL___S                                                0
#define   UART_CSR___M                                                    0x000000FF
#define   UART_CSR___S                                                                 0
#define UART2_UART_TF                                                    (0xA9B0000C)
#define   UART_TF__DATA___M                                               0x000000FF
#define   UART_TF__DATA___S                                                            0
#define   UART_TF___M                                                     0x000000FF
#define   UART_TF___S                                                                  0
#define UART2_UART_CR                                                    (0xA9B00010)
#define   UART_CR__CHANNEL_COMMAND___M                                    0x000001F0
#define   UART_CR__CHANNEL_COMMAND___S                                                 4
#define   UART_CR__UART_TX_DISABLE___M                                    0x00000008
#define   UART_CR__UART_TX_DISABLE___S                                                 3
#define   UART_CR__UART_TX_EN___M                                         0x00000004
#define   UART_CR__UART_TX_EN___S                                                      2
#define   UART_CR__UART_RX_DISABLE___M                                    0x00000002
#define   UART_CR__UART_RX_DISABLE___S                                                 1
#define   UART_CR__UART_RX_EN___M                                         0x00000001
#define   UART_CR__UART_RX_EN___S                                                      0
#define   UART_CR___M                                                     0x000001FF
#define   UART_CR___S                                                                  0
#define UART2_UART_IMR                                                   (0xA9B00014)
#define   UART_IMR__TX_DONE___M                                           0x00000100
#define   UART_IMR__TX_DONE___S                                                        8
#define   UART_IMR__TX_ERROR___M                                          0x00000080
#define   UART_IMR__TX_ERROR___S                                                       7
#define   UART_IMR__CURRENT_CTS___M                                       0x00000040
#define   UART_IMR__CURRENT_CTS___S                                                    6
#define   UART_IMR__DELTA_CTS___M                                         0x00000020
#define   UART_IMR__DELTA_CTS___S                                                      5
#define   UART_IMR__RXLEV___M                                             0x00000010
#define   UART_IMR__RXLEV___S                                                          4
#define   UART_IMR__RXSTALE___M                                           0x00000008
#define   UART_IMR__RXSTALE___S                                                        3
#define   UART_IMR__RXBREAK___M                                           0x00000004
#define   UART_IMR__RXBREAK___S                                                        2
#define   UART_IMR__RXHUNT___M                                            0x00000002
#define   UART_IMR__RXHUNT___S                                                         1
#define   UART_IMR__TXLEV___M                                             0x00000001
#define   UART_IMR__TXLEV___S                                                          0
#define   UART_IMR___M                                                    0x000001FF
#define   UART_IMR___S                                                                 0
#define UART2_UART_IPR                                                   (0xA9B00018)
#define   UART_IPR__STALE_TIMEOUT_MSB___M                                 0x0003FF80
#define   UART_IPR__STALE_TIMEOUT_MSB___S                                              7
#define   UART_IPR__SAMPLE_DATA___M                                       0x00000040
#define   UART_IPR__SAMPLE_DATA___S                                                    6
#define   UART_IPR__RXSTALE_LAST___M                                      0x00000020
#define   UART_IPR__RXSTALE_LAST___S                                                   5
#define   UART_IPR__STALE_TIMEOUT_LSB___M                                 0x0000001F
#define   UART_IPR__STALE_TIMEOUT_LSB___S                                              0
#define   UART_IPR___M                                                    0x0003FFFF
#define   UART_IPR___S                                                                 0
#define UART2_UART_TFWR                                                  (0xA9B0001C)
#define   UART_TFWR__TFW___M                                              0x0003FFFF
#define   UART_TFWR__TFW___S                                                           0
#define   UART_TFWR___M                                                   0x0003FFFF
#define   UART_TFWR___S                                                                0
#define UART2_UART_RFWR                                                  (0xA9B00020)
#define   UART_RFWR__RFW___M                                              0x0003FFFF
#define   UART_RFWR__RFW___S                                                           0
#define   UART_RFWR___M                                                   0x0003FFFF
#define   UART_RFWR___S                                                                0
#define UART2_UART_HCR                                                   (0xA9B00024)
#define   UART_HCR__DATA___M                                              0x000000FF
#define   UART_HCR__DATA___S                                                           0
#define   UART_HCR___M                                                    0x000000FF
#define   UART_HCR___S                                                                 0
#define UART2_UART_MREG                                                  (0xA9B00028)
#define   UART_MREG__DATA___M                                             0x000000FF
#define   UART_MREG__DATA___S                                                          0
#define   UART_MREG___M                                                   0x000000FF
#define   UART_MREG___S                                                                0
#define UART2_UART_NREG                                                  (0xA9B0002C)
#define   UART_NREG__DATA___M                                             0x000000FF
#define   UART_NREG__DATA___S                                                          0
#define   UART_NREG___M                                                   0x000000FF
#define   UART_NREG___S                                                                0
#define UART2_UART_DREG                                                  (0xA9B00030)
#define   UART_DREG__DATA___M                                             0x000000FF
#define   UART_DREG__DATA___S                                                          0
#define   UART_DREG___M                                                   0x000000FF
#define   UART_DREG___S                                                                0
#define UART2_UART_MNDREG                                                (0xA9B00034)
#define   UART_MNDREG__MREG_LSB___M                                       0x00000020
#define   UART_MNDREG__MREG_LSB___S                                                    5
#define   UART_MNDREG__NREG_LSB___M                                       0x0000001C
#define   UART_MNDREG__NREG_LSB___S                                                    2
#define   UART_MNDREG__DREG_LSB___M                                       0x00000003
#define   UART_MNDREG__DREG_LSB___S                                                    0
#define   UART_MNDREG___M                                                 0x0000003F
#define   UART_MNDREG___S                                                              0
#define UART2_UART_IRDA                                                  (0xA9B00038)
#define   UART_IRDA__IRDA_LOOPBACK___M                                    0x00000008
#define   UART_IRDA__IRDA_LOOPBACK___S                                                 3
#define   UART_IRDA__INVERT_IRDA_TX___M                                   0x00000004
#define   UART_IRDA__INVERT_IRDA_TX___S                                                2
#define   UART_IRDA__INVERT_IRDA_RX___M                                   0x00000002
#define   UART_IRDA__INVERT_IRDA_RX___S                                                1
#define   UART_IRDA__IRDA_EN___M                                          0x00000001
#define   UART_IRDA__IRDA_EN___S                                                       0
#define   UART_IRDA___M                                                   0x0000000F
#define   UART_IRDA___S                                                                0
#define UART2_UART_SIM_CFG                                               (0xA9B0003C)
#define   UART_SIM_CFG__UIM_TX_MODE___M                                   0x00020000
#define   UART_SIM_CFG__UIM_TX_MODE___S                                               17
#define   UART_SIM_CFG__UIM_RX_MODE___M                                   0x00010000
#define   UART_SIM_CFG__UIM_RX_MODE___S                                               16
#define   UART_SIM_CFG__SIM_STOP_BIT_LEN___M                              0x0000FF00
#define   UART_SIM_CFG__SIM_STOP_BIT_LEN___S                                           8
#define   UART_SIM_CFG__SIM_STOP_BIT_LEN__1_BIT_TIMES                                0x1
#define   UART_SIM_CFG__SIM_STOP_BIT_LEN__2_BIT_TIMES                                0x2
#define   UART_SIM_CFG__SIM_CLK_ON___M                                    0x00000080
#define   UART_SIM_CFG__SIM_CLK_ON___S                                                 7
#define   UART_SIM_CFG__SIM_CLK_TD8_SEL___M                               0x00000040
#define   UART_SIM_CFG__SIM_CLK_TD8_SEL___S                                            6
#define   UART_SIM_CFG__SIM_CLK_TD8_SEL__TD8                                         0x1
#define   UART_SIM_CFG__SIM_CLK_TD8_SEL__TD4                                         0x0
#define   UART_SIM_CFG__SIM_CLK_STOP_HIGH___M                             0x00000020
#define   UART_SIM_CFG__SIM_CLK_STOP_HIGH___S                                          5
#define   UART_SIM_CFG__SIM_CLK_STOP_HIGH__HIGH                                      0x1
#define   UART_SIM_CFG__SIM_CLK_STOP_HIGH__LOW                                       0x0
#define   UART_SIM_CFG__SIM_CLK_SEL___M                                   0x00000010
#define   UART_SIM_CFG__SIM_CLK_SEL___S                                                4
#define   UART_SIM_CFG__MASK_RX___M                                       0x00000008
#define   UART_SIM_CFG__MASK_RX___S                                                    3
#define   UART_SIM_CFG__SWAP_D___M                                        0x00000004
#define   UART_SIM_CFG__SWAP_D___S                                                     2
#define   UART_SIM_CFG__INV_D___M                                         0x00000002
#define   UART_SIM_CFG__INV_D___S                                                      1
#define   UART_SIM_CFG__SIM_SEL___M                                       0x00000001
#define   UART_SIM_CFG__SIM_SEL___S                                                    0
#define   UART_SIM_CFG___M                                                0x0003FFFF
#define   UART_SIM_CFG___S                                                             0
#define UART2_UART_MISR_MODE                                             (0xA9B00040)
#define   UART_MISR_MODE__MODE___M                                        0x00000003
#define   UART_MISR_MODE__MODE___S                                                     0
#define   UART_MISR_MODE__MODE__DISABLED                                             0x0
#define   UART_MISR_MODE__MODE__ENABLED_TX_TEST                                      0x1
#define   UART_MISR_MODE__MODE__ENABLED_RX_TEST                                      0x2
#define   UART_MISR_MODE___M                                              0x00000003
#define   UART_MISR_MODE___S                                                           0
#define UART2_UART_MISR_RESET                                            (0xA9B00044)
#define   UART_MISR_RESET__RESET___M                                      0x00000001
#define   UART_MISR_RESET__RESET___S                                                   0
#define   UART_MISR_RESET___M                                             0x00000001
#define   UART_MISR_RESET___S                                                          0
#define UART2_UART_MISR_EXPORT                                           (0xA9B00048)
#define   UART_MISR_EXPORT__EXPORT___M                                    0x00000001
#define   UART_MISR_EXPORT__EXPORT___S                                                 0
#define   UART_MISR_EXPORT___M                                            0x00000001
#define   UART_MISR_EXPORT___S                                                         0
#define UART2_UART_MISR_VAL                                              (0xA9B0004C)
#define   UART_MISR_VAL__VAL___M                                          0x000003FF
#define   UART_MISR_VAL__VAL___S                                                       0
#define   UART_MISR_VAL___M                                               0x000003FF
#define   UART_MISR_VAL___S                                                            0
#define UART2_UART_TEST_CTRL                                             (0xA9B00050)
#define   UART_TEST_CTRL__TEST_EN___M                                     0x00000010
#define   UART_TEST_CTRL__TEST_EN___S                                                  4
#define   UART_TEST_CTRL__TEST_SEL___M                                    0x0000000F
#define   UART_TEST_CTRL__TEST_SEL___S                                                 0
#define   UART_TEST_CTRL___M                                              0x0000001F
#define   UART_TEST_CTRL___S                                                           0
#define UART2_UART_TEST_WR_ADDR                                          (0xA9B00054)
#define   UART_TEST_WR_ADDR__TEST_WR_ADDR___M                             0x0003FFFF
#define   UART_TEST_WR_ADDR__TEST_WR_ADDR___S                                          0
#define   UART_TEST_WR_ADDR___M                                           0x0003FFFF
#define   UART_TEST_WR_ADDR___S                                                        0
#define UART2_UART_TEST_WR_DATA                                          (0xA9B00058)
#define   UART_TEST_WR_DATA__TEST_WR_DATA___M                             0x0003FFFF
#define   UART_TEST_WR_DATA__TEST_WR_DATA___S                                          0
#define   UART_TEST_WR_DATA___M                                           0x0003FFFF
#define   UART_TEST_WR_DATA___S                                                        0
#define UART2_UART_TEST_RD_ADDR                                          (0xA9B0005C)
#define   UART_TEST_RD_ADDR__TEST_RD_ADDR___M                             0x0003FFFF
#define   UART_TEST_RD_ADDR__TEST_RD_ADDR___S                                          0
#define   UART_TEST_RD_ADDR___M                                           0x0003FFFF
#define   UART_TEST_RD_ADDR___S                                                        0
#define UART2_UART_SR                                                    (0xA9B00008)
#define   UART_SR__HUNT_CHAR___M                                          0x00000080
#define   UART_SR__HUNT_CHAR___S                                                       7
#define   UART_SR__RX_BREAK___M                                           0x00000040
#define   UART_SR__RX_BREAK___S                                                        6
#define   UART_SR__PAR_FRAME_ERR___M                                      0x00000020
#define   UART_SR__PAR_FRAME_ERR___S                                                   5
#define   UART_SR__UART_OVERRUN___M                                       0x00000010
#define   UART_SR__UART_OVERRUN___S                                                    4
#define   UART_SR__TXEMT___M                                              0x00000008
#define   UART_SR__TXEMT___S                                                           3
#define   UART_SR__TXRDY___M                                              0x00000004
#define   UART_SR__TXRDY___S                                                           2
#define   UART_SR__RXFULL___M                                             0x00000002
#define   UART_SR__RXFULL___S                                                          1
#define   UART_SR__RXRDY___M                                              0x00000001
#define   UART_SR__RXRDY___S                                                           0
#define   UART_SR___M                                                     0x000000FF
#define   UART_SR___S                                                                  0
#define UART2_UART_RF                                                    (0xA9B0000C)
#define   UART_RF__DATA___M                                               0x000000FF
#define   UART_RF__DATA___S                                                            0
#define   UART_RF___M                                                     0x000000FF
#define   UART_RF___S                                                                  0
#define UART2_UART_MISR                                                  (0xA9B00010)
#define   UART_MISR__UART_MISR___M                                        0x000001FF
#define   UART_MISR__UART_MISR___S                                                     0
#define   UART_MISR___M                                                   0x000001FF
#define   UART_MISR___S                                                                0
#define UART2_UART_ISR                                                   (0xA9B00014)
#define   UART_ISR__TX_DONE___M                                           0x00000100
#define   UART_ISR__TX_DONE___S                                                        8
#define   UART_ISR__TX_ERROR___M                                          0x00000080
#define   UART_ISR__TX_ERROR___S                                                       7
#define   UART_ISR__CURRENT_CTS___M                                       0x00000040
#define   UART_ISR__CURRENT_CTS___S                                                    6
#define   UART_ISR__DELTA_CTS___M                                         0x00000020
#define   UART_ISR__DELTA_CTS___S                                                      5
#define   UART_ISR__RXLEV___M                                             0x00000010
#define   UART_ISR__RXLEV___S                                                          4
#define   UART_ISR__RXSTALE___M                                           0x00000008
#define   UART_ISR__RXSTALE___S                                                        3
#define   UART_ISR__RXBREAK___M                                           0x00000004
#define   UART_ISR__RXBREAK___S                                                        2
#define   UART_ISR__RXHUNT___M                                            0x00000002
#define   UART_ISR__RXHUNT___S                                                         1
#define   UART_ISR__TXLEV___M                                             0x00000001
#define   UART_ISR__TXLEV___S                                                          0
#define   UART_ISR___M                                                    0x000001FF
#define   UART_ISR___S                                                                 0
#define UART2_UART_TEST_RD_DATA                                          (0xA9B00060)
#define   UART_TEST_RD_DATA__TEST_RD_DATA___M                             0x0003FFFF
#define   UART_TEST_RD_DATA__TEST_RD_DATA___S                                          0
#define UART1_BASE                   (0xA9A00000)
#define   UART_TEST_RD_DATA___M                                           0x0003FFFF
#define   UART_TEST_RD_DATA___S                                                        0
#define UART1_UART_MR1                                                   (0xA9A00000)
#define   UART_MR1__AUTO_RFR_LEVEL1___M                                   0x0003FF00
#define   UART_MR1__AUTO_RFR_LEVEL1___S                                                8
#define   UART_MR1__RX_RDY_CTL___M                                        0x00000080
#define   UART_MR1__RX_RDY_CTL___S                                                     7
#define   UART_MR1__CTS_CTL___M                                           0x00000040
#define   UART_MR1__CTS_CTL___S                                                        6
#define   UART_MR1__AUTO_RFR_LEVEL0___M                                   0x0000003F
#define   UART_MR1__AUTO_RFR_LEVEL0___S                                                0
#define   UART_MR1___M                                                    0x0003FFFF
#define   UART_MR1___S                                                                 0
#define UART1_UART_MR2                                                   (0xA9A00004)
#define   UART_MR2__LOOPBACK___M                                          0x00000080
#define   UART_MR2__LOOPBACK___S                                                       7
#define   UART_MR2__ERROR_MODE___M                                        0x00000040
#define   UART_MR2__ERROR_MODE___S                                                     6
#define   UART_MR2__BITS_PER_CHAR___M                                     0x00000030
#define   UART_MR2__BITS_PER_CHAR___S                                                  4
#define   UART_MR2__BITS_PER_CHAR__5_BITS                                            0x0
#define   UART_MR2__BITS_PER_CHAR__6_BITS                                            0x1
#define   UART_MR2__BITS_PER_CHAR__7_BITS                                            0x2
#define   UART_MR2__BITS_PER_CHAR__8_BITS                                            0x3
#define   UART_MR2__STOP_BIT_LEN___M                                      0x0000000C
#define   UART_MR2__STOP_BIT_LEN___S                                                   2
#define   UART_MR2__STOP_BIT_LEN__0_563                                              0x0
#define   UART_MR2__STOP_BIT_LEN__1_000_BIT_TIME                                     0x1
#define   UART_MR2__STOP_BIT_LEN__1_563                                              0x2
#define   UART_MR2__STOP_BIT_LEN__2_000_BIT_TIMES                                    0x3
#define   UART_MR2__PARITY_MODE___M                                       0x00000003
#define   UART_MR2__PARITY_MODE___S                                                    0
#define   UART_MR2__PARITY_MODE__NO_PARITY                                           0x0
#define   UART_MR2__PARITY_MODE__ODD_PARITY                                          0x1
#define   UART_MR2__PARITY_MODE__EVEN_PARITY                                         0x2
#define   UART_MR2__PARITY_MODE__SPACE_PARITY                                        0x3
#define   UART_MR2___M                                                    0x000000FF
#define   UART_MR2___S                                                                 0
#define UART1_UART_CSR                                                   (0xA9A00008)
#define   UART_CSR__UART_RX_CLK_SEL___M                                   0x000000F0
#define   UART_CSR__UART_RX_CLK_SEL___S                                                4
#define   UART_CSR__UART_TX_CLK_SEL___M                                   0x0000000F
#define   UART_CSR__UART_TX_CLK_SEL___S                                                0
#define   UART_CSR___M                                                    0x000000FF
#define   UART_CSR___S                                                                 0
#define UART1_UART_TF                                                    (0xA9A0000C)
#define   UART_TF__DATA___M                                               0x000000FF
#define   UART_TF__DATA___S                                                            0
#define   UART_TF___M                                                     0x000000FF
#define   UART_TF___S                                                                  0
#define UART1_UART_CR                                                    (0xA9A00010)
#define   UART_CR__CHANNEL_COMMAND___M                                    0x000001F0
#define   UART_CR__CHANNEL_COMMAND___S                                                 4
#define   UART_CR__UART_TX_DISABLE___M                                    0x00000008
#define   UART_CR__UART_TX_DISABLE___S                                                 3
#define   UART_CR__UART_TX_EN___M                                         0x00000004
#define   UART_CR__UART_TX_EN___S                                                      2
#define   UART_CR__UART_RX_DISABLE___M                                    0x00000002
#define   UART_CR__UART_RX_DISABLE___S                                                 1
#define   UART_CR__UART_RX_EN___M                                         0x00000001
#define   UART_CR__UART_RX_EN___S                                                      0
#define   UART_CR___M                                                     0x000001FF
#define   UART_CR___S                                                                  0
#define UART1_UART_IMR                                                   (0xA9A00014)
#define   UART_IMR__TX_DONE___M                                           0x00000100
#define   UART_IMR__TX_DONE___S                                                        8
#define   UART_IMR__TX_ERROR___M                                          0x00000080
#define   UART_IMR__TX_ERROR___S                                                       7
#define   UART_IMR__CURRENT_CTS___M                                       0x00000040
#define   UART_IMR__CURRENT_CTS___S                                                    6
#define   UART_IMR__DELTA_CTS___M                                         0x00000020
#define   UART_IMR__DELTA_CTS___S                                                      5
#define   UART_IMR__RXLEV___M                                             0x00000010
#define   UART_IMR__RXLEV___S                                                          4
#define   UART_IMR__RXSTALE___M                                           0x00000008
#define   UART_IMR__RXSTALE___S                                                        3
#define   UART_IMR__RXBREAK___M                                           0x00000004
#define   UART_IMR__RXBREAK___S                                                        2
#define   UART_IMR__RXHUNT___M                                            0x00000002
#define   UART_IMR__RXHUNT___S                                                         1
#define   UART_IMR__TXLEV___M                                             0x00000001
#define   UART_IMR__TXLEV___S                                                          0
#define   UART_IMR___M                                                    0x000001FF
#define   UART_IMR___S                                                                 0
#define UART1_UART_IPR                                                   (0xA9A00018)
#define   UART_IPR__STALE_TIMEOUT_MSB___M                                 0x0003FF80
#define   UART_IPR__STALE_TIMEOUT_MSB___S                                              7
#define   UART_IPR__SAMPLE_DATA___M                                       0x00000040
#define   UART_IPR__SAMPLE_DATA___S                                                    6
#define   UART_IPR__RXSTALE_LAST___M                                      0x00000020
#define   UART_IPR__RXSTALE_LAST___S                                                   5
#define   UART_IPR__STALE_TIMEOUT_LSB___M                                 0x0000001F
#define   UART_IPR__STALE_TIMEOUT_LSB___S                                              0
#define   UART_IPR___M                                                    0x0003FFFF
#define   UART_IPR___S                                                                 0
#define UART1_UART_TFWR                                                  (0xA9A0001C)
#define   UART_TFWR__TFW___M                                              0x0003FFFF
#define   UART_TFWR__TFW___S                                                           0
#define   UART_TFWR___M                                                   0x0003FFFF
#define   UART_TFWR___S                                                                0
#define UART1_UART_RFWR                                                  (0xA9A00020)
#define   UART_RFWR__RFW___M                                              0x0003FFFF
#define   UART_RFWR__RFW___S                                                           0
#define   UART_RFWR___M                                                   0x0003FFFF
#define   UART_RFWR___S                                                                0
#define UART1_UART_HCR                                                   (0xA9A00024)
#define   UART_HCR__DATA___M                                              0x000000FF
#define   UART_HCR__DATA___S                                                           0
#define   UART_HCR___M                                                    0x000000FF
#define   UART_HCR___S                                                                 0
#define UART1_UART_MREG                                                  (0xA9A00028)
#define   UART_MREG__DATA___M                                             0x000000FF
#define   UART_MREG__DATA___S                                                          0
#define   UART_MREG___M                                                   0x000000FF
#define   UART_MREG___S                                                                0
#define UART1_UART_NREG                                                  (0xA9A0002C)
#define   UART_NREG__DATA___M                                             0x000000FF
#define   UART_NREG__DATA___S                                                          0
#define   UART_NREG___M                                                   0x000000FF
#define   UART_NREG___S                                                                0
#define UART1_UART_DREG                                                  (0xA9A00030)
#define   UART_DREG__DATA___M                                             0x000000FF
#define   UART_DREG__DATA___S                                                          0
#define   UART_DREG___M                                                   0x000000FF
#define   UART_DREG___S                                                                0
#define UART1_UART_MNDREG                                                (0xA9A00034)
#define   UART_MNDREG__MREG_LSB___M                                       0x00000020
#define   UART_MNDREG__MREG_LSB___S                                                    5
#define   UART_MNDREG__NREG_LSB___M                                       0x0000001C
#define   UART_MNDREG__NREG_LSB___S                                                    2
#define   UART_MNDREG__DREG_LSB___M                                       0x00000003
#define   UART_MNDREG__DREG_LSB___S                                                    0
#define   UART_MNDREG___M                                                 0x0000003F
#define   UART_MNDREG___S                                                              0
#define UART1_UART_IRDA                                                  (0xA9A00038)
#define   UART_IRDA__IRDA_LOOPBACK___M                                    0x00000008
#define   UART_IRDA__IRDA_LOOPBACK___S                                                 3
#define   UART_IRDA__INVERT_IRDA_TX___M                                   0x00000004
#define   UART_IRDA__INVERT_IRDA_TX___S                                                2
#define   UART_IRDA__INVERT_IRDA_RX___M                                   0x00000002
#define   UART_IRDA__INVERT_IRDA_RX___S                                                1
#define   UART_IRDA__IRDA_EN___M                                          0x00000001
#define   UART_IRDA__IRDA_EN___S                                                       0
#define   UART_IRDA___M                                                   0x0000000F
#define   UART_IRDA___S                                                                0
#define UART1_UART_SIM_CFG                                               (0xA9A0003C)
#define   UART_SIM_CFG__UIM_TX_MODE___M                                   0x00020000
#define   UART_SIM_CFG__UIM_TX_MODE___S                                               17
#define   UART_SIM_CFG__UIM_RX_MODE___M                                   0x00010000
#define   UART_SIM_CFG__UIM_RX_MODE___S                                               16
#define   UART_SIM_CFG__SIM_STOP_BIT_LEN___M                              0x0000FF00
#define   UART_SIM_CFG__SIM_STOP_BIT_LEN___S                                           8
#define   UART_SIM_CFG__SIM_STOP_BIT_LEN__1_BIT_TIMES                                0x1
#define   UART_SIM_CFG__SIM_STOP_BIT_LEN__2_BIT_TIMES                                0x2
#define   UART_SIM_CFG__SIM_CLK_ON___M                                    0x00000080
#define   UART_SIM_CFG__SIM_CLK_ON___S                                                 7
#define   UART_SIM_CFG__SIM_CLK_TD8_SEL___M                               0x00000040
#define   UART_SIM_CFG__SIM_CLK_TD8_SEL___S                                            6
#define   UART_SIM_CFG__SIM_CLK_TD8_SEL__TD8                                         0x1
#define   UART_SIM_CFG__SIM_CLK_TD8_SEL__TD4                                         0x0
#define   UART_SIM_CFG__SIM_CLK_STOP_HIGH___M                             0x00000020
#define   UART_SIM_CFG__SIM_CLK_STOP_HIGH___S                                          5
#define   UART_SIM_CFG__SIM_CLK_STOP_HIGH__HIGH                                      0x1
#define   UART_SIM_CFG__SIM_CLK_STOP_HIGH__LOW                                       0x0
#define   UART_SIM_CFG__SIM_CLK_SEL___M                                   0x00000010
#define   UART_SIM_CFG__SIM_CLK_SEL___S                                                4
#define   UART_SIM_CFG__MASK_RX___M                                       0x00000008
#define   UART_SIM_CFG__MASK_RX___S                                                    3
#define   UART_SIM_CFG__SWAP_D___M                                        0x00000004
#define   UART_SIM_CFG__SWAP_D___S                                                     2
#define   UART_SIM_CFG__INV_D___M                                         0x00000002
#define   UART_SIM_CFG__INV_D___S                                                      1
#define   UART_SIM_CFG__SIM_SEL___M                                       0x00000001
#define   UART_SIM_CFG__SIM_SEL___S                                                    0
#define   UART_SIM_CFG___M                                                0x0003FFFF
#define   UART_SIM_CFG___S                                                             0
#define UART1_UART_MISR_MODE                                             (0xA9A00040)
#define   UART_MISR_MODE__MODE___M                                        0x00000003
#define   UART_MISR_MODE__MODE___S                                                     0
#define   UART_MISR_MODE__MODE__DISABLED                                             0x0
#define   UART_MISR_MODE__MODE__ENABLED_TX_TEST                                      0x1
#define   UART_MISR_MODE__MODE__ENABLED_RX_TEST                                      0x2
#define   UART_MISR_MODE___M                                              0x00000003
#define   UART_MISR_MODE___S                                                           0
#define UART1_UART_MISR_RESET                                            (0xA9A00044)
#define   UART_MISR_RESET__RESET___M                                      0x00000001
#define   UART_MISR_RESET__RESET___S                                                   0
#define   UART_MISR_RESET___M                                             0x00000001
#define   UART_MISR_RESET___S                                                          0
#define UART1_UART_MISR_EXPORT                                           (0xA9A00048)
#define   UART_MISR_EXPORT__EXPORT___M                                    0x00000001
#define   UART_MISR_EXPORT__EXPORT___S                                                 0
#define   UART_MISR_EXPORT___M                                            0x00000001
#define   UART_MISR_EXPORT___S                                                         0
#define UART1_UART_MISR_VAL                                              (0xA9A0004C)
#define   UART_MISR_VAL__VAL___M                                          0x000003FF
#define   UART_MISR_VAL__VAL___S                                                       0
#define   UART_MISR_VAL___M                                               0x000003FF
#define   UART_MISR_VAL___S                                                            0
#define UART1_UART_TEST_CTRL                                             (0xA9A00050)
#define   UART_TEST_CTRL__TEST_EN___M                                     0x00000010
#define   UART_TEST_CTRL__TEST_EN___S                                                  4
#define   UART_TEST_CTRL__TEST_SEL___M                                    0x0000000F
#define   UART_TEST_CTRL__TEST_SEL___S                                                 0
#define   UART_TEST_CTRL___M                                              0x0000001F
#define   UART_TEST_CTRL___S                                                           0
#define UART1_UART_TEST_WR_ADDR                                          (0xA9A00054)
#define   UART_TEST_WR_ADDR__TEST_WR_ADDR___M                             0x0003FFFF
#define   UART_TEST_WR_ADDR__TEST_WR_ADDR___S                                          0
#define   UART_TEST_WR_ADDR___M                                           0x0003FFFF
#define   UART_TEST_WR_ADDR___S                                                        0
#define UART1_UART_TEST_WR_DATA                                          (0xA9A00058)
#define   UART_TEST_WR_DATA__TEST_WR_DATA___M                             0x0003FFFF
#define   UART_TEST_WR_DATA__TEST_WR_DATA___S                                          0
#define   UART_TEST_WR_DATA___M                                           0x0003FFFF
#define   UART_TEST_WR_DATA___S                                                        0
#define UART1_UART_TEST_RD_ADDR                                          (0xA9A0005C)
#define   UART_TEST_RD_ADDR__TEST_RD_ADDR___M                             0x0003FFFF
#define   UART_TEST_RD_ADDR__TEST_RD_ADDR___S                                          0
#define   UART_TEST_RD_ADDR___M                                           0x0003FFFF
#define   UART_TEST_RD_ADDR___S                                                        0
#define UART1_UART_SR                                                    (0xA9A00008)
#define   UART_SR__HUNT_CHAR___M                                          0x00000080
#define   UART_SR__HUNT_CHAR___S                                                       7
#define   UART_SR__RX_BREAK___M                                           0x00000040
#define   UART_SR__RX_BREAK___S                                                        6
#define   UART_SR__PAR_FRAME_ERR___M                                      0x00000020
#define   UART_SR__PAR_FRAME_ERR___S                                                   5
#define   UART_SR__UART_OVERRUN___M                                       0x00000010
#define   UART_SR__UART_OVERRUN___S                                                    4
#define   UART_SR__TXEMT___M                                              0x00000008
#define   UART_SR__TXEMT___S                                                           3
#define   UART_SR__TXRDY___M                                              0x00000004
#define   UART_SR__TXRDY___S                                                           2
#define   UART_SR__RXFULL___M                                             0x00000002
#define   UART_SR__RXFULL___S                                                          1
#define   UART_SR__RXRDY___M                                              0x00000001
#define   UART_SR__RXRDY___S                                                           0
#define   UART_SR___M                                                     0x000000FF
#define   UART_SR___S                                                                  0
#define UART1_UART_RF                                                    (0xA9A0000C)
#define   UART_RF__DATA___M                                               0x000000FF
#define   UART_RF__DATA___S                                                            0
#define   UART_RF___M                                                     0x000000FF
#define   UART_RF___S                                                                  0
#define UART1_UART_MISR                                                  (0xA9A00010)
#define   UART_MISR__UART_MISR___M                                        0x000001FF
#define   UART_MISR__UART_MISR___S                                                     0
#define   UART_MISR___M                                                   0x000001FF
#define   UART_MISR___S                                                                0
#define UART1_UART_ISR                                                   (0xA9A00014)
#define   UART_ISR__TX_DONE___M                                           0x00000100
#define   UART_ISR__TX_DONE___S                                                        8
#define   UART_ISR__TX_ERROR___M                                          0x00000080
#define   UART_ISR__TX_ERROR___S                                                       7
#define   UART_ISR__CURRENT_CTS___M                                       0x00000040
#define   UART_ISR__CURRENT_CTS___S                                                    6
#define   UART_ISR__DELTA_CTS___M                                         0x00000020
#define   UART_ISR__DELTA_CTS___S                                                      5
#define   UART_ISR__RXLEV___M                                             0x00000010
#define   UART_ISR__RXLEV___S                                                          4
#define   UART_ISR__RXSTALE___M                                           0x00000008
#define   UART_ISR__RXSTALE___S                                                        3
#define   UART_ISR__RXBREAK___M                                           0x00000004
#define   UART_ISR__RXBREAK___S                                                        2
#define   UART_ISR__RXHUNT___M                                            0x00000002
#define   UART_ISR__RXHUNT___S                                                         1
#define   UART_ISR__TXLEV___M                                             0x00000001
#define   UART_ISR__TXLEV___S                                                          0
#define   UART_ISR___M                                                    0x000001FF
#define   UART_ISR___S                                                                 0
#define UART1_UART_TEST_RD_DATA                                          (0xA9A00060)
#define   UART_TEST_RD_DATA__TEST_RD_DATA___M                             0x0003FFFF
#define   UART_TEST_RD_DATA__TEST_RD_DATA___S                                          0
#define HI0_CHn_CMD_PTR_SD3(n)                                         (0xA9700C004*n)
#define   HI0_CHn_CMD_PTR_SD3_nMIN                        0
#define   HI0_CHn_CMD_PTR_SD3_nMAX                          15
#define   HI0_CHn_CMD_PTR_SD3_ELEM                        16
#define   HI0_CHn_CMD_PTR_SD3__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CHn_CMD_PTR_SD3__RESERVED_BITS31_29___S                                 29
#define   HI0_CHn_CMD_PTR_SD3__ADDR___M                                   0x1FFFFFFF
#define   HI0_CHn_CMD_PTR_SD3__ADDR___S                                                0
#define   HI0_CHn_CMD_PTR_SD3___M                                         0xFFFFFFFF
#define   HI0_CHn_CMD_PTR_SD3___S                                                      0
#define HI0_CH0_CMD_PTR_SD3                                            (0xA9700C00)
#define   HI0_CH0_CMD_PTR_SD3__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH0_CMD_PTR_SD3__RESERVED_BITS31_29___S                                  2
#define   HI0_CH0_CMD_PTR_SD3__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH0_CMD_PTR_SD3__ADDR___S                                                2
#define HI0_CH1_CMD_PTR_SD3                                            (0xA9700C04)
#define   HI0_CH1_CMD_PTR_SD3__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH1_CMD_PTR_SD3__RESERVED_BITS31_29___S                                  2
#define   HI0_CH1_CMD_PTR_SD3__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH1_CMD_PTR_SD3__ADDR___S                                                2
#define HI0_CH2_CMD_PTR_SD3                                            (0xA9700C08)
#define   HI0_CH2_CMD_PTR_SD3__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH2_CMD_PTR_SD3__RESERVED_BITS31_29___S                                  2
#define   HI0_CH2_CMD_PTR_SD3__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH2_CMD_PTR_SD3__ADDR___S                                                2
#define HI0_CH3_CMD_PTR_SD3                                            (0xA9700C0C)
#define   HI0_CH3_CMD_PTR_SD3__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH3_CMD_PTR_SD3__RESERVED_BITS31_29___S                                  2
#define   HI0_CH3_CMD_PTR_SD3__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH3_CMD_PTR_SD3__ADDR___S                                                2
#define HI0_CH4_CMD_PTR_SD3                                            (0xA9700C10)
#define   HI0_CH4_CMD_PTR_SD3__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH4_CMD_PTR_SD3__RESERVED_BITS31_29___S                                  2
#define   HI0_CH4_CMD_PTR_SD3__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH4_CMD_PTR_SD3__ADDR___S                                                2
#define HI0_CH5_CMD_PTR_SD3                                            (0xA9700C14)
#define   HI0_CH5_CMD_PTR_SD3__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH5_CMD_PTR_SD3__RESERVED_BITS31_29___S                                  2
#define   HI0_CH5_CMD_PTR_SD3__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH5_CMD_PTR_SD3__ADDR___S                                                2
#define HI0_CH6_CMD_PTR_SD3                                            (0xA9700C18)
#define   HI0_CH6_CMD_PTR_SD3__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH6_CMD_PTR_SD3__RESERVED_BITS31_29___S                                  2
#define   HI0_CH6_CMD_PTR_SD3__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH6_CMD_PTR_SD3__ADDR___S                                                2
#define HI0_CH7_CMD_PTR_SD3                                            (0xA9700C1C)
#define   HI0_CH7_CMD_PTR_SD3__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH7_CMD_PTR_SD3__RESERVED_BITS31_29___S                                  2
#define   HI0_CH7_CMD_PTR_SD3__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH7_CMD_PTR_SD3__ADDR___S                                                2
#define HI0_CH8_CMD_PTR_SD3                                            (0xA9700C20)
#define   HI0_CH8_CMD_PTR_SD3__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH8_CMD_PTR_SD3__RESERVED_BITS31_29___S                                  2
#define   HI0_CH8_CMD_PTR_SD3__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH8_CMD_PTR_SD3__ADDR___S                                                2
#define HI0_CH9_CMD_PTR_SD3                                            (0xA9700C24)
#define   HI0_CH9_CMD_PTR_SD3__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH9_CMD_PTR_SD3__RESERVED_BITS31_29___S                                  2
#define   HI0_CH9_CMD_PTR_SD3__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH9_CMD_PTR_SD3__ADDR___S                                                2
#define HI0_CH10_CMD_PTR_SD3                                           (0xA9700C28)
#define   HI0_CH10_CMD_PTR_SD3__RESERVED_BITS31_29___M                    0xE0000000
#define   HI0_CH10_CMD_PTR_SD3__RESERVED_BITS31_29___S                                 2
#define   HI0_CH10_CMD_PTR_SD3__ADDR___M                                  0x1FFFFFFF
#define   HI0_CH10_CMD_PTR_SD3__ADDR___S                                               2
#define HI0_CH11_CMD_PTR_SD3                                           (0xA9700C2C)
#define   HI0_CH11_CMD_PTR_SD3__RESERVED_BITS31_29___M                    0xE0000000
#define   HI0_CH11_CMD_PTR_SD3__RESERVED_BITS31_29___S                                 2
#define   HI0_CH11_CMD_PTR_SD3__ADDR___M                                  0x1FFFFFFF
#define   HI0_CH11_CMD_PTR_SD3__ADDR___S                                               2
#define HI0_CH12_CMD_PTR_SD3                                           (0xA9700C30)
#define   HI0_CH12_CMD_PTR_SD3__RESERVED_BITS31_29___M                    0xE0000000
#define   HI0_CH12_CMD_PTR_SD3__RESERVED_BITS31_29___S                                 2
#define   HI0_CH12_CMD_PTR_SD3__ADDR___M                                  0x1FFFFFFF
#define   HI0_CH12_CMD_PTR_SD3__ADDR___S                                               2
#define HI0_CH13_CMD_PTR_SD3                                           (0xA9700C34)
#define   HI0_CH13_CMD_PTR_SD3__RESERVED_BITS31_29___M                    0xE0000000
#define   HI0_CH13_CMD_PTR_SD3__RESERVED_BITS31_29___S                                 2
#define   HI0_CH13_CMD_PTR_SD3__ADDR___M                                  0x1FFFFFFF
#define   HI0_CH13_CMD_PTR_SD3__ADDR___S                                               2
#define HI0_CH14_CMD_PTR_SD3                                           (0xA9700C38)
#define   HI0_CH14_CMD_PTR_SD3__RESERVED_BITS31_29___M                    0xE0000000
#define   HI0_CH14_CMD_PTR_SD3__RESERVED_BITS31_29___S                                 2
#define   HI0_CH14_CMD_PTR_SD3__ADDR___M                                  0x1FFFFFFF
#define   HI0_CH14_CMD_PTR_SD3__ADDR___S                                               2
#define HI0_CH15_CMD_PTR_SD3                                           (0xA9700C3C)
#define   HI0_CH15_CMD_PTR_SD3__RESERVED_BITS31_29___M                    0xE0000000
#define   HI0_CH15_CMD_PTR_SD3__RESERVED_BITS31_29___S                                 2
#define   HI0_CH15_CMD_PTR_SD3__ADDR___M                                  0x1FFFFFFF
#define   HI0_CH15_CMD_PTR_SD3__ADDR___S                                               2
#define HI0_CHn_RSLT_SD3(n)                                            (0xA9700C404*n)
#define   HI0_CHn_RSLT_SD3_nMIN                           0
#define   HI0_CHn_RSLT_SD3_nMAX                             15
#define   HI0_CHn_RSLT_SD3_ELEM                           16
#define   HI0_CHn_RSLT_SD3__V___M                                         0x80000000
#define   HI0_CHn_RSLT_SD3__V___S                                                     31
#define   HI0_CHn_RSLT_SD3__ERR___M                                       0x00000008
#define   HI0_CHn_RSLT_SD3__ERR___S                                                    3
#define   HI0_CHn_RSLT_SD3__F___M                                         0x00000004
#define   HI0_CHn_RSLT_SD3__F___S                                                      2
#define   HI0_CHn_RSLT_SD3__TPD___M                                       0x00000002
#define   HI0_CHn_RSLT_SD3__TPD___S                                                    1
#define   HI0_CHn_RSLT_SD3__RESERVED_BIT0___M                             0x00000001
#define   HI0_CHn_RSLT_SD3__RESERVED_BIT0___S                                          0
#define   HI0_CHn_RSLT_SD3___M                                            0xFFFFFFFF
#define   HI0_CHn_RSLT_SD3___S                                                         0
#define HI0_CH0_RSLT_SD3                                               (0xA9700C40)
#define   HI0_CH0_RSLT_SD3__V___M                                         0x80000000
#define   HI0_CH0_RSLT_SD3__V___S                                                      0
#define   HI0_CH0_RSLT_SD3__ERR___M                                       0x00000008
#define   HI0_CH0_RSLT_SD3__ERR___S                                                    0
#define   HI0_CH0_RSLT_SD3__F___M                                         0x00000004
#define   HI0_CH0_RSLT_SD3__F___S                                                      0
#define   HI0_CH0_RSLT_SD3__TPD___M                                       0x00000002
#define   HI0_CH0_RSLT_SD3__TPD___S                                                    0
#define   HI0_CH0_RSLT_SD3__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH0_RSLT_SD3__RESERVED_BIT0___S                                          0
#define HI0_CH1_RSLT_SD3                                               (0xA9700C44)
#define   HI0_CH1_RSLT_SD3__V___M                                         0x80000000
#define   HI0_CH1_RSLT_SD3__V___S                                                      0
#define   HI0_CH1_RSLT_SD3__ERR___M                                       0x00000008
#define   HI0_CH1_RSLT_SD3__ERR___S                                                    0
#define   HI0_CH1_RSLT_SD3__F___M                                         0x00000004
#define   HI0_CH1_RSLT_SD3__F___S                                                      0
#define   HI0_CH1_RSLT_SD3__TPD___M                                       0x00000002
#define   HI0_CH1_RSLT_SD3__TPD___S                                                    0
#define   HI0_CH1_RSLT_SD3__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH1_RSLT_SD3__RESERVED_BIT0___S                                          0
#define HI0_CH2_RSLT_SD3                                               (0xA9700C48)
#define   HI0_CH2_RSLT_SD3__V___M                                         0x80000000
#define   HI0_CH2_RSLT_SD3__V___S                                                      0
#define   HI0_CH2_RSLT_SD3__ERR___M                                       0x00000008
#define   HI0_CH2_RSLT_SD3__ERR___S                                                    0
#define   HI0_CH2_RSLT_SD3__F___M                                         0x00000004
#define   HI0_CH2_RSLT_SD3__F___S                                                      0
#define   HI0_CH2_RSLT_SD3__TPD___M                                       0x00000002
#define   HI0_CH2_RSLT_SD3__TPD___S                                                    0
#define   HI0_CH2_RSLT_SD3__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH2_RSLT_SD3__RESERVED_BIT0___S                                          0
#define HI0_CH3_RSLT_SD3                                               (0xA9700C4C)
#define   HI0_CH3_RSLT_SD3__V___M                                         0x80000000
#define   HI0_CH3_RSLT_SD3__V___S                                                      0
#define   HI0_CH3_RSLT_SD3__ERR___M                                       0x00000008
#define   HI0_CH3_RSLT_SD3__ERR___S                                                    0
#define   HI0_CH3_RSLT_SD3__F___M                                         0x00000004
#define   HI0_CH3_RSLT_SD3__F___S                                                      0
#define   HI0_CH3_RSLT_SD3__TPD___M                                       0x00000002
#define   HI0_CH3_RSLT_SD3__TPD___S                                                    0
#define   HI0_CH3_RSLT_SD3__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH3_RSLT_SD3__RESERVED_BIT0___S                                          0
#define HI0_CH4_RSLT_SD3                                               (0xA9700C50)
#define   HI0_CH4_RSLT_SD3__V___M                                         0x80000000
#define   HI0_CH4_RSLT_SD3__V___S                                                      0
#define   HI0_CH4_RSLT_SD3__ERR___M                                       0x00000008
#define   HI0_CH4_RSLT_SD3__ERR___S                                                    0
#define   HI0_CH4_RSLT_SD3__F___M                                         0x00000004
#define   HI0_CH4_RSLT_SD3__F___S                                                      0
#define   HI0_CH4_RSLT_SD3__TPD___M                                       0x00000002
#define   HI0_CH4_RSLT_SD3__TPD___S                                                    0
#define   HI0_CH4_RSLT_SD3__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH4_RSLT_SD3__RESERVED_BIT0___S                                          0
#define HI0_CH5_RSLT_SD3                                               (0xA9700C54)
#define   HI0_CH5_RSLT_SD3__V___M                                         0x80000000
#define   HI0_CH5_RSLT_SD3__V___S                                                      0
#define   HI0_CH5_RSLT_SD3__ERR___M                                       0x00000008
#define   HI0_CH5_RSLT_SD3__ERR___S                                                    0
#define   HI0_CH5_RSLT_SD3__F___M                                         0x00000004
#define   HI0_CH5_RSLT_SD3__F___S                                                      0
#define   HI0_CH5_RSLT_SD3__TPD___M                                       0x00000002
#define   HI0_CH5_RSLT_SD3__TPD___S                                                    0
#define   HI0_CH5_RSLT_SD3__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH5_RSLT_SD3__RESERVED_BIT0___S                                          0
#define HI0_CH6_RSLT_SD3                                               (0xA9700C58)
#define   HI0_CH6_RSLT_SD3__V___M                                         0x80000000
#define   HI0_CH6_RSLT_SD3__V___S                                                      0
#define   HI0_CH6_RSLT_SD3__ERR___M                                       0x00000008
#define   HI0_CH6_RSLT_SD3__ERR___S                                                    0
#define   HI0_CH6_RSLT_SD3__F___M                                         0x00000004
#define   HI0_CH6_RSLT_SD3__F___S                                                      0
#define   HI0_CH6_RSLT_SD3__TPD___M                                       0x00000002
#define   HI0_CH6_RSLT_SD3__TPD___S                                                    0
#define   HI0_CH6_RSLT_SD3__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH6_RSLT_SD3__RESERVED_BIT0___S                                          0
#define HI0_CH7_RSLT_SD3                                               (0xA9700C5C)
#define   HI0_CH7_RSLT_SD3__V___M                                         0x80000000
#define   HI0_CH7_RSLT_SD3__V___S                                                      0
#define   HI0_CH7_RSLT_SD3__ERR___M                                       0x00000008
#define   HI0_CH7_RSLT_SD3__ERR___S                                                    0
#define   HI0_CH7_RSLT_SD3__F___M                                         0x00000004
#define   HI0_CH7_RSLT_SD3__F___S                                                      0
#define   HI0_CH7_RSLT_SD3__TPD___M                                       0x00000002
#define   HI0_CH7_RSLT_SD3__TPD___S                                                    0
#define   HI0_CH7_RSLT_SD3__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH7_RSLT_SD3__RESERVED_BIT0___S                                          0
#define HI0_CH8_RSLT_SD3                                               (0xA9700C60)
#define   HI0_CH8_RSLT_SD3__V___M                                         0x80000000
#define   HI0_CH8_RSLT_SD3__V___S                                                      0
#define   HI0_CH8_RSLT_SD3__ERR___M                                       0x00000008
#define   HI0_CH8_RSLT_SD3__ERR___S                                                    0
#define   HI0_CH8_RSLT_SD3__F___M                                         0x00000004
#define   HI0_CH8_RSLT_SD3__F___S                                                      0
#define   HI0_CH8_RSLT_SD3__TPD___M                                       0x00000002
#define   HI0_CH8_RSLT_SD3__TPD___S                                                    0
#define   HI0_CH8_RSLT_SD3__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH8_RSLT_SD3__RESERVED_BIT0___S                                          0
#define HI0_CH9_RSLT_SD3                                               (0xA9700C64)
#define   HI0_CH9_RSLT_SD3__V___M                                         0x80000000
#define   HI0_CH9_RSLT_SD3__V___S                                                      0
#define   HI0_CH9_RSLT_SD3__ERR___M                                       0x00000008
#define   HI0_CH9_RSLT_SD3__ERR___S                                                    0
#define   HI0_CH9_RSLT_SD3__F___M                                         0x00000004
#define   HI0_CH9_RSLT_SD3__F___S                                                      0
#define   HI0_CH9_RSLT_SD3__TPD___M                                       0x00000002
#define   HI0_CH9_RSLT_SD3__TPD___S                                                    0
#define   HI0_CH9_RSLT_SD3__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH9_RSLT_SD3__RESERVED_BIT0___S                                          0
#define HI0_CH10_RSLT_SD3                                              (0xA9700C68)
#define   HI0_CH10_RSLT_SD3__V___M                                        0x80000000
#define   HI0_CH10_RSLT_SD3__V___S                                                     0
#define   HI0_CH10_RSLT_SD3__ERR___M                                      0x00000008
#define   HI0_CH10_RSLT_SD3__ERR___S                                                   0
#define   HI0_CH10_RSLT_SD3__F___M                                        0x00000004
#define   HI0_CH10_RSLT_SD3__F___S                                                     0
#define   HI0_CH10_RSLT_SD3__TPD___M                                      0x00000002
#define   HI0_CH10_RSLT_SD3__TPD___S                                                   0
#define   HI0_CH10_RSLT_SD3__RESERVED_BIT0___M                            0x00000001
#define   HI0_CH10_RSLT_SD3__RESERVED_BIT0___S                                         0
#define HI0_CH11_RSLT_SD3                                              (0xA9700C6C)
#define   HI0_CH11_RSLT_SD3__V___M                                        0x80000000
#define   HI0_CH11_RSLT_SD3__V___S                                                     0
#define   HI0_CH11_RSLT_SD3__ERR___M                                      0x00000008
#define   HI0_CH11_RSLT_SD3__ERR___S                                                   0
#define   HI0_CH11_RSLT_SD3__F___M                                        0x00000004
#define   HI0_CH11_RSLT_SD3__F___S                                                     0
#define   HI0_CH11_RSLT_SD3__TPD___M                                      0x00000002
#define   HI0_CH11_RSLT_SD3__TPD___S                                                   0
#define   HI0_CH11_RSLT_SD3__RESERVED_BIT0___M                            0x00000001
#define   HI0_CH11_RSLT_SD3__RESERVED_BIT0___S                                         0
#define HI0_CH12_RSLT_SD3                                              (0xA9700C70)
#define   HI0_CH12_RSLT_SD3__V___M                                        0x80000000
#define   HI0_CH12_RSLT_SD3__V___S                                                     0
#define   HI0_CH12_RSLT_SD3__ERR___M                                      0x00000008
#define   HI0_CH12_RSLT_SD3__ERR___S                                                   0
#define   HI0_CH12_RSLT_SD3__F___M                                        0x00000004
#define   HI0_CH12_RSLT_SD3__F___S                                                     0
#define   HI0_CH12_RSLT_SD3__TPD___M                                      0x00000002
#define   HI0_CH12_RSLT_SD3__TPD___S                                                   0
#define   HI0_CH12_RSLT_SD3__RESERVED_BIT0___M                            0x00000001
#define   HI0_CH12_RSLT_SD3__RESERVED_BIT0___S                                         0
#define HI0_CH13_RSLT_SD3                                              (0xA9700C74)
#define   HI0_CH13_RSLT_SD3__V___M                                        0x80000000
#define   HI0_CH13_RSLT_SD3__V___S                                                     0
#define   HI0_CH13_RSLT_SD3__ERR___M                                      0x00000008
#define   HI0_CH13_RSLT_SD3__ERR___S                                                   0
#define   HI0_CH13_RSLT_SD3__F___M                                        0x00000004
#define   HI0_CH13_RSLT_SD3__F___S                                                     0
#define   HI0_CH13_RSLT_SD3__TPD___M                                      0x00000002
#define   HI0_CH13_RSLT_SD3__TPD___S                                                   0
#define   HI0_CH13_RSLT_SD3__RESERVED_BIT0___M                            0x00000001
#define   HI0_CH13_RSLT_SD3__RESERVED_BIT0___S                                         0
#define HI0_CH14_RSLT_SD3                                              (0xA9700C78)
#define   HI0_CH14_RSLT_SD3__V___M                                        0x80000000
#define   HI0_CH14_RSLT_SD3__V___S                                                     0
#define   HI0_CH14_RSLT_SD3__ERR___M                                      0x00000008
#define   HI0_CH14_RSLT_SD3__ERR___S                                                   0
#define   HI0_CH14_RSLT_SD3__F___M                                        0x00000004
#define   HI0_CH14_RSLT_SD3__F___S                                                     0
#define   HI0_CH14_RSLT_SD3__TPD___M                                      0x00000002
#define   HI0_CH14_RSLT_SD3__TPD___S                                                   0
#define   HI0_CH14_RSLT_SD3__RESERVED_BIT0___M                            0x00000001
#define   HI0_CH14_RSLT_SD3__RESERVED_BIT0___S                                         0
#define HI0_CH15_RSLT_SD3                                              (0xA9700C7C)
#define   HI0_CH15_RSLT_SD3__V___M                                        0x80000000
#define   HI0_CH15_RSLT_SD3__V___S                                                     0
#define   HI0_CH15_RSLT_SD3__ERR___M                                      0x00000008
#define   HI0_CH15_RSLT_SD3__ERR___S                                                   0
#define   HI0_CH15_RSLT_SD3__F___M                                        0x00000004
#define   HI0_CH15_RSLT_SD3__F___S                                                     0
#define   HI0_CH15_RSLT_SD3__TPD___M                                      0x00000002
#define   HI0_CH15_RSLT_SD3__TPD___S                                                   0
#define   HI0_CH15_RSLT_SD3__RESERVED_BIT0___M                            0x00000001
#define   HI0_CH15_RSLT_SD3__RESERVED_BIT0___S                                         0
#define HI0_CHn_FLUSH_STATE0_SD3(n)                                    (0xA9700C804*n)
#define   HI0_CHn_FLUSH_STATE0_SD3_nMIN                   0
#define   HI0_CHn_FLUSH_STATE0_SD3_nMAX                     15
#define   HI0_CHn_FLUSH_STATE0_SD3_ELEM                   16
#define   HI0_CHn_FLUSH_STATE0_SD3__FLUSH_TYPE___M                        0x80000000
#define   HI0_CHn_FLUSH_STATE0_SD3__FLUSH_TYPE___S                                    31
#define   HI0_CHn_FLUSH_STATE0_SD3__FLUSH_TYPE__FLUSH_SHOULD_DISCARD_ANY_DATA_ALR    0x0
#define   HI0_CHn_FLUSH_STATE0_SD3__FLUSH_TYPE__FLUSH_SHOULD_WRITE_ALL_INB_DATA_R    0x1
#define   HI0_CHn_FLUSH_STATE0_SD3__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CHn_FLUSH_STATE0_SD3__RESERVED_BITS30_21___S                            21
#define   HI0_CHn_FLUSH_STATE0_SD3__CMD_ERR___M                           0x00100000
#define   HI0_CHn_FLUSH_STATE0_SD3__CMD_ERR___S                                       20
#define   HI0_CHn_FLUSH_STATE0_SD3__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CHn_FLUSH_STATE0_SD3__LAST_CPLE_MPU___S                                 19
#define   HI0_CHn_FLUSH_STATE0_SD3__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CHn_FLUSH_STATE0_SD3__NO_OTB_INSTR___S                                  18
#define   HI0_CHn_FLUSH_STATE0_SD3__NO_INB_INSTR___M                      0x00020000
#define   HI0_CHn_FLUSH_STATE0_SD3__NO_INB_INSTR___S                                  17
#define   HI0_CHn_FLUSH_STATE0_SD3__NO_DATA_XFER___M                      0x00010000
#define   HI0_CHn_FLUSH_STATE0_SD3__NO_DATA_XFER___S                                  16
#define   HI0_CHn_FLUSH_STATE0_SD3__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CHn_FLUSH_STATE0_SD3__DPH_CMD_TYPE___S                                  14
#define   HI0_CHn_FLUSH_STATE0_SD3__DPH_CMD_TYPE__SINGLE                             0x0
#define   HI0_CHn_FLUSH_STATE0_SD3__DPH_CMD_TYPE__SCATTER_GATHER                     0x1
#define   HI0_CHn_FLUSH_STATE0_SD3__DPH_CMD_TYPE__RESERVED_PROGRAMMING               0x2
#define   HI0_CHn_FLUSH_STATE0_SD3__DPH_CMD_TYPE__BOX                                0x3
#define   HI0_CHn_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CHn_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___S                                13
#define   HI0_CHn_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CHn_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___S                              12
#define   HI0_CHn_FLUSH_STATE0_SD3__LEN_ERROR___M                         0x00000800
#define   HI0_CHn_FLUSH_STATE0_SD3__LEN_ERROR___S                                     11
#define   HI0_CHn_FLUSH_STATE0_SD3__MPU_ERROR___M                         0x00000400
#define   HI0_CHn_FLUSH_STATE0_SD3__MPU_ERROR___S                                     10
#define   HI0_CHn_FLUSH_STATE0_SD3__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CHn_FLUSH_STATE0_SD3__DPH_BUS_ERROR___S                                  9
#define   HI0_CHn_FLUSH_STATE0_SD3__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CHn_FLUSH_STATE0_SD3__CPH_BUS_ERROR___S                                  8
#define   HI0_CHn_FLUSH_STATE0_SD3__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CHn_FLUSH_STATE0_SD3__RESERVED_BITS7_3___S                               3
#define   HI0_CHn_FLUSH_STATE0_SD3__CH_STATE___M                          0x00000006
#define   HI0_CHn_FLUSH_STATE0_SD3__CH_STATE___S                                       1
#define   HI0_CHn_FLUSH_STATE0_SD3__CH_STATE__IDLE                                   0x0
#define   HI0_CHn_FLUSH_STATE0_SD3__CH_STATE__PROCESS                                0x1
#define   HI0_CHn_FLUSH_STATE0_SD3__CH_STATE__FLUSH_WAIT                             0x3
#define   HI0_CHn_FLUSH_STATE0_SD3__V___M                                 0x00000001
#define   HI0_CHn_FLUSH_STATE0_SD3__V___S                                              0
#define   HI0_CHn_FLUSH_STATE0_SD3___M                                    0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE0_SD3___S                                                 0
#define HI0_CH0_FLUSH_STATE0_SD3                                       (0xA9700C80)
#define   HI0_CH0_FLUSH_STATE0_SD3__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH0_FLUSH_STATE0_SD3__FLUSH_TYPE___S                                     0
#define   HI0_CH0_FLUSH_STATE0_SD3__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH0_FLUSH_STATE0_SD3__RESERVED_BITS30_21___S                             0
#define   HI0_CH0_FLUSH_STATE0_SD3__CMD_ERR___M                           0x00100000
#define   HI0_CH0_FLUSH_STATE0_SD3__CMD_ERR___S                                        0
#define   HI0_CH0_FLUSH_STATE0_SD3__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH0_FLUSH_STATE0_SD3__LAST_CPLE_MPU___S                                  0
#define   HI0_CH0_FLUSH_STATE0_SD3__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH0_FLUSH_STATE0_SD3__NO_OTB_INSTR___S                                   0
#define   HI0_CH0_FLUSH_STATE0_SD3__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH0_FLUSH_STATE0_SD3__NO_INB_INSTR___S                                   0
#define   HI0_CH0_FLUSH_STATE0_SD3__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH0_FLUSH_STATE0_SD3__NO_DATA_XFER___S                                   0
#define   HI0_CH0_FLUSH_STATE0_SD3__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH0_FLUSH_STATE0_SD3__DPH_CMD_TYPE___S                                   0
#define   HI0_CH0_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH0_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH0_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH0_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH0_FLUSH_STATE0_SD3__LEN_ERROR___M                         0x00000800
#define   HI0_CH0_FLUSH_STATE0_SD3__LEN_ERROR___S                                      0
#define   HI0_CH0_FLUSH_STATE0_SD3__MPU_ERROR___M                         0x00000400
#define   HI0_CH0_FLUSH_STATE0_SD3__MPU_ERROR___S                                      0
#define   HI0_CH0_FLUSH_STATE0_SD3__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH0_FLUSH_STATE0_SD3__DPH_BUS_ERROR___S                                  0
#define   HI0_CH0_FLUSH_STATE0_SD3__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH0_FLUSH_STATE0_SD3__CPH_BUS_ERROR___S                                  0
#define   HI0_CH0_FLUSH_STATE0_SD3__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH0_FLUSH_STATE0_SD3__RESERVED_BITS7_3___S                               0
#define   HI0_CH0_FLUSH_STATE0_SD3__CH_STATE___M                          0x00000006
#define   HI0_CH0_FLUSH_STATE0_SD3__CH_STATE___S                                       0
#define   HI0_CH0_FLUSH_STATE0_SD3__V___M                                 0x00000001
#define   HI0_CH0_FLUSH_STATE0_SD3__V___S                                              0
#define HI0_CH1_FLUSH_STATE0_SD3                                       (0xA9700C84)
#define   HI0_CH1_FLUSH_STATE0_SD3__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH1_FLUSH_STATE0_SD3__FLUSH_TYPE___S                                     0
#define   HI0_CH1_FLUSH_STATE0_SD3__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH1_FLUSH_STATE0_SD3__RESERVED_BITS30_21___S                             0
#define   HI0_CH1_FLUSH_STATE0_SD3__CMD_ERR___M                           0x00100000
#define   HI0_CH1_FLUSH_STATE0_SD3__CMD_ERR___S                                        0
#define   HI0_CH1_FLUSH_STATE0_SD3__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH1_FLUSH_STATE0_SD3__LAST_CPLE_MPU___S                                  0
#define   HI0_CH1_FLUSH_STATE0_SD3__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH1_FLUSH_STATE0_SD3__NO_OTB_INSTR___S                                   0
#define   HI0_CH1_FLUSH_STATE0_SD3__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH1_FLUSH_STATE0_SD3__NO_INB_INSTR___S                                   0
#define   HI0_CH1_FLUSH_STATE0_SD3__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH1_FLUSH_STATE0_SD3__NO_DATA_XFER___S                                   0
#define   HI0_CH1_FLUSH_STATE0_SD3__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH1_FLUSH_STATE0_SD3__DPH_CMD_TYPE___S                                   0
#define   HI0_CH1_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH1_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH1_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH1_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH1_FLUSH_STATE0_SD3__LEN_ERROR___M                         0x00000800
#define   HI0_CH1_FLUSH_STATE0_SD3__LEN_ERROR___S                                      0
#define   HI0_CH1_FLUSH_STATE0_SD3__MPU_ERROR___M                         0x00000400
#define   HI0_CH1_FLUSH_STATE0_SD3__MPU_ERROR___S                                      0
#define   HI0_CH1_FLUSH_STATE0_SD3__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH1_FLUSH_STATE0_SD3__DPH_BUS_ERROR___S                                  0
#define   HI0_CH1_FLUSH_STATE0_SD3__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH1_FLUSH_STATE0_SD3__CPH_BUS_ERROR___S                                  0
#define   HI0_CH1_FLUSH_STATE0_SD3__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH1_FLUSH_STATE0_SD3__RESERVED_BITS7_3___S                               0
#define   HI0_CH1_FLUSH_STATE0_SD3__CH_STATE___M                          0x00000006
#define   HI0_CH1_FLUSH_STATE0_SD3__CH_STATE___S                                       0
#define   HI0_CH1_FLUSH_STATE0_SD3__V___M                                 0x00000001
#define   HI0_CH1_FLUSH_STATE0_SD3__V___S                                              0
#define HI0_CH2_FLUSH_STATE0_SD3                                       (0xA9700C88)
#define   HI0_CH2_FLUSH_STATE0_SD3__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH2_FLUSH_STATE0_SD3__FLUSH_TYPE___S                                     0
#define   HI0_CH2_FLUSH_STATE0_SD3__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH2_FLUSH_STATE0_SD3__RESERVED_BITS30_21___S                             0
#define   HI0_CH2_FLUSH_STATE0_SD3__CMD_ERR___M                           0x00100000
#define   HI0_CH2_FLUSH_STATE0_SD3__CMD_ERR___S                                        0
#define   HI0_CH2_FLUSH_STATE0_SD3__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH2_FLUSH_STATE0_SD3__LAST_CPLE_MPU___S                                  0
#define   HI0_CH2_FLUSH_STATE0_SD3__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH2_FLUSH_STATE0_SD3__NO_OTB_INSTR___S                                   0
#define   HI0_CH2_FLUSH_STATE0_SD3__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH2_FLUSH_STATE0_SD3__NO_INB_INSTR___S                                   0
#define   HI0_CH2_FLUSH_STATE0_SD3__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH2_FLUSH_STATE0_SD3__NO_DATA_XFER___S                                   0
#define   HI0_CH2_FLUSH_STATE0_SD3__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH2_FLUSH_STATE0_SD3__DPH_CMD_TYPE___S                                   0
#define   HI0_CH2_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH2_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH2_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH2_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH2_FLUSH_STATE0_SD3__LEN_ERROR___M                         0x00000800
#define   HI0_CH2_FLUSH_STATE0_SD3__LEN_ERROR___S                                      0
#define   HI0_CH2_FLUSH_STATE0_SD3__MPU_ERROR___M                         0x00000400
#define   HI0_CH2_FLUSH_STATE0_SD3__MPU_ERROR___S                                      0
#define   HI0_CH2_FLUSH_STATE0_SD3__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH2_FLUSH_STATE0_SD3__DPH_BUS_ERROR___S                                  0
#define   HI0_CH2_FLUSH_STATE0_SD3__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH2_FLUSH_STATE0_SD3__CPH_BUS_ERROR___S                                  0
#define   HI0_CH2_FLUSH_STATE0_SD3__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH2_FLUSH_STATE0_SD3__RESERVED_BITS7_3___S                               0
#define   HI0_CH2_FLUSH_STATE0_SD3__CH_STATE___M                          0x00000006
#define   HI0_CH2_FLUSH_STATE0_SD3__CH_STATE___S                                       0
#define   HI0_CH2_FLUSH_STATE0_SD3__V___M                                 0x00000001
#define   HI0_CH2_FLUSH_STATE0_SD3__V___S                                              0
#define HI0_CH3_FLUSH_STATE0_SD3                                       (0xA9700C8C)
#define   HI0_CH3_FLUSH_STATE0_SD3__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH3_FLUSH_STATE0_SD3__FLUSH_TYPE___S                                     0
#define   HI0_CH3_FLUSH_STATE0_SD3__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH3_FLUSH_STATE0_SD3__RESERVED_BITS30_21___S                             0
#define   HI0_CH3_FLUSH_STATE0_SD3__CMD_ERR___M                           0x00100000
#define   HI0_CH3_FLUSH_STATE0_SD3__CMD_ERR___S                                        0
#define   HI0_CH3_FLUSH_STATE0_SD3__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH3_FLUSH_STATE0_SD3__LAST_CPLE_MPU___S                                  0
#define   HI0_CH3_FLUSH_STATE0_SD3__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH3_FLUSH_STATE0_SD3__NO_OTB_INSTR___S                                   0
#define   HI0_CH3_FLUSH_STATE0_SD3__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH3_FLUSH_STATE0_SD3__NO_INB_INSTR___S                                   0
#define   HI0_CH3_FLUSH_STATE0_SD3__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH3_FLUSH_STATE0_SD3__NO_DATA_XFER___S                                   0
#define   HI0_CH3_FLUSH_STATE0_SD3__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH3_FLUSH_STATE0_SD3__DPH_CMD_TYPE___S                                   0
#define   HI0_CH3_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH3_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH3_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH3_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH3_FLUSH_STATE0_SD3__LEN_ERROR___M                         0x00000800
#define   HI0_CH3_FLUSH_STATE0_SD3__LEN_ERROR___S                                      0
#define   HI0_CH3_FLUSH_STATE0_SD3__MPU_ERROR___M                         0x00000400
#define   HI0_CH3_FLUSH_STATE0_SD3__MPU_ERROR___S                                      0
#define   HI0_CH3_FLUSH_STATE0_SD3__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH3_FLUSH_STATE0_SD3__DPH_BUS_ERROR___S                                  0
#define   HI0_CH3_FLUSH_STATE0_SD3__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH3_FLUSH_STATE0_SD3__CPH_BUS_ERROR___S                                  0
#define   HI0_CH3_FLUSH_STATE0_SD3__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH3_FLUSH_STATE0_SD3__RESERVED_BITS7_3___S                               0
#define   HI0_CH3_FLUSH_STATE0_SD3__CH_STATE___M                          0x00000006
#define   HI0_CH3_FLUSH_STATE0_SD3__CH_STATE___S                                       0
#define   HI0_CH3_FLUSH_STATE0_SD3__V___M                                 0x00000001
#define   HI0_CH3_FLUSH_STATE0_SD3__V___S                                              0
#define HI0_CH4_FLUSH_STATE0_SD3                                       (0xA9700C90)
#define   HI0_CH4_FLUSH_STATE0_SD3__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH4_FLUSH_STATE0_SD3__FLUSH_TYPE___S                                     0
#define   HI0_CH4_FLUSH_STATE0_SD3__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH4_FLUSH_STATE0_SD3__RESERVED_BITS30_21___S                             0
#define   HI0_CH4_FLUSH_STATE0_SD3__CMD_ERR___M                           0x00100000
#define   HI0_CH4_FLUSH_STATE0_SD3__CMD_ERR___S                                        0
#define   HI0_CH4_FLUSH_STATE0_SD3__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH4_FLUSH_STATE0_SD3__LAST_CPLE_MPU___S                                  0
#define   HI0_CH4_FLUSH_STATE0_SD3__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH4_FLUSH_STATE0_SD3__NO_OTB_INSTR___S                                   0
#define   HI0_CH4_FLUSH_STATE0_SD3__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH4_FLUSH_STATE0_SD3__NO_INB_INSTR___S                                   0
#define   HI0_CH4_FLUSH_STATE0_SD3__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH4_FLUSH_STATE0_SD3__NO_DATA_XFER___S                                   0
#define   HI0_CH4_FLUSH_STATE0_SD3__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH4_FLUSH_STATE0_SD3__DPH_CMD_TYPE___S                                   0
#define   HI0_CH4_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH4_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH4_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH4_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH4_FLUSH_STATE0_SD3__LEN_ERROR___M                         0x00000800
#define   HI0_CH4_FLUSH_STATE0_SD3__LEN_ERROR___S                                      0
#define   HI0_CH4_FLUSH_STATE0_SD3__MPU_ERROR___M                         0x00000400
#define   HI0_CH4_FLUSH_STATE0_SD3__MPU_ERROR___S                                      0
#define   HI0_CH4_FLUSH_STATE0_SD3__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH4_FLUSH_STATE0_SD3__DPH_BUS_ERROR___S                                  0
#define   HI0_CH4_FLUSH_STATE0_SD3__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH4_FLUSH_STATE0_SD3__CPH_BUS_ERROR___S                                  0
#define   HI0_CH4_FLUSH_STATE0_SD3__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH4_FLUSH_STATE0_SD3__RESERVED_BITS7_3___S                               0
#define   HI0_CH4_FLUSH_STATE0_SD3__CH_STATE___M                          0x00000006
#define   HI0_CH4_FLUSH_STATE0_SD3__CH_STATE___S                                       0
#define   HI0_CH4_FLUSH_STATE0_SD3__V___M                                 0x00000001
#define   HI0_CH4_FLUSH_STATE0_SD3__V___S                                              0
#define HI0_CH5_FLUSH_STATE0_SD3                                       (0xA9700C94)
#define   HI0_CH5_FLUSH_STATE0_SD3__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH5_FLUSH_STATE0_SD3__FLUSH_TYPE___S                                     0
#define   HI0_CH5_FLUSH_STATE0_SD3__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH5_FLUSH_STATE0_SD3__RESERVED_BITS30_21___S                             0
#define   HI0_CH5_FLUSH_STATE0_SD3__CMD_ERR___M                           0x00100000
#define   HI0_CH5_FLUSH_STATE0_SD3__CMD_ERR___S                                        0
#define   HI0_CH5_FLUSH_STATE0_SD3__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH5_FLUSH_STATE0_SD3__LAST_CPLE_MPU___S                                  0
#define   HI0_CH5_FLUSH_STATE0_SD3__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH5_FLUSH_STATE0_SD3__NO_OTB_INSTR___S                                   0
#define   HI0_CH5_FLUSH_STATE0_SD3__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH5_FLUSH_STATE0_SD3__NO_INB_INSTR___S                                   0
#define   HI0_CH5_FLUSH_STATE0_SD3__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH5_FLUSH_STATE0_SD3__NO_DATA_XFER___S                                   0
#define   HI0_CH5_FLUSH_STATE0_SD3__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH5_FLUSH_STATE0_SD3__DPH_CMD_TYPE___S                                   0
#define   HI0_CH5_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH5_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH5_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH5_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH5_FLUSH_STATE0_SD3__LEN_ERROR___M                         0x00000800
#define   HI0_CH5_FLUSH_STATE0_SD3__LEN_ERROR___S                                      0
#define   HI0_CH5_FLUSH_STATE0_SD3__MPU_ERROR___M                         0x00000400
#define   HI0_CH5_FLUSH_STATE0_SD3__MPU_ERROR___S                                      0
#define   HI0_CH5_FLUSH_STATE0_SD3__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH5_FLUSH_STATE0_SD3__DPH_BUS_ERROR___S                                  0
#define   HI0_CH5_FLUSH_STATE0_SD3__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH5_FLUSH_STATE0_SD3__CPH_BUS_ERROR___S                                  0
#define   HI0_CH5_FLUSH_STATE0_SD3__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH5_FLUSH_STATE0_SD3__RESERVED_BITS7_3___S                               0
#define   HI0_CH5_FLUSH_STATE0_SD3__CH_STATE___M                          0x00000006
#define   HI0_CH5_FLUSH_STATE0_SD3__CH_STATE___S                                       0
#define   HI0_CH5_FLUSH_STATE0_SD3__V___M                                 0x00000001
#define   HI0_CH5_FLUSH_STATE0_SD3__V___S                                              0
#define HI0_CH6_FLUSH_STATE0_SD3                                       (0xA9700C98)
#define   HI0_CH6_FLUSH_STATE0_SD3__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH6_FLUSH_STATE0_SD3__FLUSH_TYPE___S                                     0
#define   HI0_CH6_FLUSH_STATE0_SD3__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH6_FLUSH_STATE0_SD3__RESERVED_BITS30_21___S                             0
#define   HI0_CH6_FLUSH_STATE0_SD3__CMD_ERR___M                           0x00100000
#define   HI0_CH6_FLUSH_STATE0_SD3__CMD_ERR___S                                        0
#define   HI0_CH6_FLUSH_STATE0_SD3__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH6_FLUSH_STATE0_SD3__LAST_CPLE_MPU___S                                  0
#define   HI0_CH6_FLUSH_STATE0_SD3__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH6_FLUSH_STATE0_SD3__NO_OTB_INSTR___S                                   0
#define   HI0_CH6_FLUSH_STATE0_SD3__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH6_FLUSH_STATE0_SD3__NO_INB_INSTR___S                                   0
#define   HI0_CH6_FLUSH_STATE0_SD3__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH6_FLUSH_STATE0_SD3__NO_DATA_XFER___S                                   0
#define   HI0_CH6_FLUSH_STATE0_SD3__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH6_FLUSH_STATE0_SD3__DPH_CMD_TYPE___S                                   0
#define   HI0_CH6_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH6_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH6_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH6_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH6_FLUSH_STATE0_SD3__LEN_ERROR___M                         0x00000800
#define   HI0_CH6_FLUSH_STATE0_SD3__LEN_ERROR___S                                      0
#define   HI0_CH6_FLUSH_STATE0_SD3__MPU_ERROR___M                         0x00000400
#define   HI0_CH6_FLUSH_STATE0_SD3__MPU_ERROR___S                                      0
#define   HI0_CH6_FLUSH_STATE0_SD3__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH6_FLUSH_STATE0_SD3__DPH_BUS_ERROR___S                                  0
#define   HI0_CH6_FLUSH_STATE0_SD3__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH6_FLUSH_STATE0_SD3__CPH_BUS_ERROR___S                                  0
#define   HI0_CH6_FLUSH_STATE0_SD3__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH6_FLUSH_STATE0_SD3__RESERVED_BITS7_3___S                               0
#define   HI0_CH6_FLUSH_STATE0_SD3__CH_STATE___M                          0x00000006
#define   HI0_CH6_FLUSH_STATE0_SD3__CH_STATE___S                                       0
#define   HI0_CH6_FLUSH_STATE0_SD3__V___M                                 0x00000001
#define   HI0_CH6_FLUSH_STATE0_SD3__V___S                                              0
#define HI0_CH7_FLUSH_STATE0_SD3                                       (0xA9700C9C)
#define   HI0_CH7_FLUSH_STATE0_SD3__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH7_FLUSH_STATE0_SD3__FLUSH_TYPE___S                                     0
#define   HI0_CH7_FLUSH_STATE0_SD3__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH7_FLUSH_STATE0_SD3__RESERVED_BITS30_21___S                             0
#define   HI0_CH7_FLUSH_STATE0_SD3__CMD_ERR___M                           0x00100000
#define   HI0_CH7_FLUSH_STATE0_SD3__CMD_ERR___S                                        0
#define   HI0_CH7_FLUSH_STATE0_SD3__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH7_FLUSH_STATE0_SD3__LAST_CPLE_MPU___S                                  0
#define   HI0_CH7_FLUSH_STATE0_SD3__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH7_FLUSH_STATE0_SD3__NO_OTB_INSTR___S                                   0
#define   HI0_CH7_FLUSH_STATE0_SD3__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH7_FLUSH_STATE0_SD3__NO_INB_INSTR___S                                   0
#define   HI0_CH7_FLUSH_STATE0_SD3__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH7_FLUSH_STATE0_SD3__NO_DATA_XFER___S                                   0
#define   HI0_CH7_FLUSH_STATE0_SD3__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH7_FLUSH_STATE0_SD3__DPH_CMD_TYPE___S                                   0
#define   HI0_CH7_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH7_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH7_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH7_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH7_FLUSH_STATE0_SD3__LEN_ERROR___M                         0x00000800
#define   HI0_CH7_FLUSH_STATE0_SD3__LEN_ERROR___S                                      0
#define   HI0_CH7_FLUSH_STATE0_SD3__MPU_ERROR___M                         0x00000400
#define   HI0_CH7_FLUSH_STATE0_SD3__MPU_ERROR___S                                      0
#define   HI0_CH7_FLUSH_STATE0_SD3__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH7_FLUSH_STATE0_SD3__DPH_BUS_ERROR___S                                  0
#define   HI0_CH7_FLUSH_STATE0_SD3__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH7_FLUSH_STATE0_SD3__CPH_BUS_ERROR___S                                  0
#define   HI0_CH7_FLUSH_STATE0_SD3__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH7_FLUSH_STATE0_SD3__RESERVED_BITS7_3___S                               0
#define   HI0_CH7_FLUSH_STATE0_SD3__CH_STATE___M                          0x00000006
#define   HI0_CH7_FLUSH_STATE0_SD3__CH_STATE___S                                       0
#define   HI0_CH7_FLUSH_STATE0_SD3__V___M                                 0x00000001
#define   HI0_CH7_FLUSH_STATE0_SD3__V___S                                              0
#define HI0_CH8_FLUSH_STATE0_SD3                                       (0xA9700CA0)
#define   HI0_CH8_FLUSH_STATE0_SD3__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH8_FLUSH_STATE0_SD3__FLUSH_TYPE___S                                     0
#define   HI0_CH8_FLUSH_STATE0_SD3__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH8_FLUSH_STATE0_SD3__RESERVED_BITS30_21___S                             0
#define   HI0_CH8_FLUSH_STATE0_SD3__CMD_ERR___M                           0x00100000
#define   HI0_CH8_FLUSH_STATE0_SD3__CMD_ERR___S                                        0
#define   HI0_CH8_FLUSH_STATE0_SD3__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH8_FLUSH_STATE0_SD3__LAST_CPLE_MPU___S                                  0
#define   HI0_CH8_FLUSH_STATE0_SD3__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH8_FLUSH_STATE0_SD3__NO_OTB_INSTR___S                                   0
#define   HI0_CH8_FLUSH_STATE0_SD3__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH8_FLUSH_STATE0_SD3__NO_INB_INSTR___S                                   0
#define   HI0_CH8_FLUSH_STATE0_SD3__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH8_FLUSH_STATE0_SD3__NO_DATA_XFER___S                                   0
#define   HI0_CH8_FLUSH_STATE0_SD3__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH8_FLUSH_STATE0_SD3__DPH_CMD_TYPE___S                                   0
#define   HI0_CH8_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH8_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH8_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH8_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH8_FLUSH_STATE0_SD3__LEN_ERROR___M                         0x00000800
#define   HI0_CH8_FLUSH_STATE0_SD3__LEN_ERROR___S                                      0
#define   HI0_CH8_FLUSH_STATE0_SD3__MPU_ERROR___M                         0x00000400
#define   HI0_CH8_FLUSH_STATE0_SD3__MPU_ERROR___S                                      0
#define   HI0_CH8_FLUSH_STATE0_SD3__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH8_FLUSH_STATE0_SD3__DPH_BUS_ERROR___S                                  0
#define   HI0_CH8_FLUSH_STATE0_SD3__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH8_FLUSH_STATE0_SD3__CPH_BUS_ERROR___S                                  0
#define   HI0_CH8_FLUSH_STATE0_SD3__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH8_FLUSH_STATE0_SD3__RESERVED_BITS7_3___S                               0
#define   HI0_CH8_FLUSH_STATE0_SD3__CH_STATE___M                          0x00000006
#define   HI0_CH8_FLUSH_STATE0_SD3__CH_STATE___S                                       0
#define   HI0_CH8_FLUSH_STATE0_SD3__V___M                                 0x00000001
#define   HI0_CH8_FLUSH_STATE0_SD3__V___S                                              0
#define HI0_CH9_FLUSH_STATE0_SD3                                       (0xA9700CA4)
#define   HI0_CH9_FLUSH_STATE0_SD3__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH9_FLUSH_STATE0_SD3__FLUSH_TYPE___S                                     0
#define   HI0_CH9_FLUSH_STATE0_SD3__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH9_FLUSH_STATE0_SD3__RESERVED_BITS30_21___S                             0
#define   HI0_CH9_FLUSH_STATE0_SD3__CMD_ERR___M                           0x00100000
#define   HI0_CH9_FLUSH_STATE0_SD3__CMD_ERR___S                                        0
#define   HI0_CH9_FLUSH_STATE0_SD3__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH9_FLUSH_STATE0_SD3__LAST_CPLE_MPU___S                                  0
#define   HI0_CH9_FLUSH_STATE0_SD3__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH9_FLUSH_STATE0_SD3__NO_OTB_INSTR___S                                   0
#define   HI0_CH9_FLUSH_STATE0_SD3__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH9_FLUSH_STATE0_SD3__NO_INB_INSTR___S                                   0
#define   HI0_CH9_FLUSH_STATE0_SD3__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH9_FLUSH_STATE0_SD3__NO_DATA_XFER___S                                   0
#define   HI0_CH9_FLUSH_STATE0_SD3__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH9_FLUSH_STATE0_SD3__DPH_CMD_TYPE___S                                   0
#define   HI0_CH9_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH9_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH9_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH9_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH9_FLUSH_STATE0_SD3__LEN_ERROR___M                         0x00000800
#define   HI0_CH9_FLUSH_STATE0_SD3__LEN_ERROR___S                                      0
#define   HI0_CH9_FLUSH_STATE0_SD3__MPU_ERROR___M                         0x00000400
#define   HI0_CH9_FLUSH_STATE0_SD3__MPU_ERROR___S                                      0
#define   HI0_CH9_FLUSH_STATE0_SD3__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH9_FLUSH_STATE0_SD3__DPH_BUS_ERROR___S                                  0
#define   HI0_CH9_FLUSH_STATE0_SD3__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH9_FLUSH_STATE0_SD3__CPH_BUS_ERROR___S                                  0
#define   HI0_CH9_FLUSH_STATE0_SD3__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH9_FLUSH_STATE0_SD3__RESERVED_BITS7_3___S                               0
#define   HI0_CH9_FLUSH_STATE0_SD3__CH_STATE___M                          0x00000006
#define   HI0_CH9_FLUSH_STATE0_SD3__CH_STATE___S                                       0
#define   HI0_CH9_FLUSH_STATE0_SD3__V___M                                 0x00000001
#define   HI0_CH9_FLUSH_STATE0_SD3__V___S                                              0
#define HI0_CH10_FLUSH_STATE0_SD3                                      (0xA9700CA8)
#define   HI0_CH10_FLUSH_STATE0_SD3__FLUSH_TYPE___M                       0x80000000
#define   HI0_CH10_FLUSH_STATE0_SD3__FLUSH_TYPE___S                                    0
#define   HI0_CH10_FLUSH_STATE0_SD3__RESERVED_BITS30_21___M               0x7FE00000
#define   HI0_CH10_FLUSH_STATE0_SD3__RESERVED_BITS30_21___S                            0
#define   HI0_CH10_FLUSH_STATE0_SD3__CMD_ERR___M                          0x00100000
#define   HI0_CH10_FLUSH_STATE0_SD3__CMD_ERR___S                                       0
#define   HI0_CH10_FLUSH_STATE0_SD3__LAST_CPLE_MPU___M                    0x00080000
#define   HI0_CH10_FLUSH_STATE0_SD3__LAST_CPLE_MPU___S                                 0
#define   HI0_CH10_FLUSH_STATE0_SD3__NO_OTB_INSTR___M                     0x00040000
#define   HI0_CH10_FLUSH_STATE0_SD3__NO_OTB_INSTR___S                                  0
#define   HI0_CH10_FLUSH_STATE0_SD3__NO_INB_INSTR___M                     0x00020000
#define   HI0_CH10_FLUSH_STATE0_SD3__NO_INB_INSTR___S                                  0
#define   HI0_CH10_FLUSH_STATE0_SD3__NO_DATA_XFER___M                     0x00010000
#define   HI0_CH10_FLUSH_STATE0_SD3__NO_DATA_XFER___S                                  0
#define   HI0_CH10_FLUSH_STATE0_SD3__DPH_CMD_TYPE___M                     0x0000C000
#define   HI0_CH10_FLUSH_STATE0_SD3__DPH_CMD_TYPE___S                                  0
#define   HI0_CH10_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___M                   0x00002000
#define   HI0_CH10_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___S                                0
#define   HI0_CH10_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___M                 0x00001000
#define   HI0_CH10_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___S                              0
#define   HI0_CH10_FLUSH_STATE0_SD3__LEN_ERROR___M                        0x00000800
#define   HI0_CH10_FLUSH_STATE0_SD3__LEN_ERROR___S                                     0
#define   HI0_CH10_FLUSH_STATE0_SD3__MPU_ERROR___M                        0x00000400
#define   HI0_CH10_FLUSH_STATE0_SD3__MPU_ERROR___S                                     0
#define   HI0_CH10_FLUSH_STATE0_SD3__DPH_BUS_ERROR___M                    0x00000200
#define   HI0_CH10_FLUSH_STATE0_SD3__DPH_BUS_ERROR___S                                 0
#define   HI0_CH10_FLUSH_STATE0_SD3__CPH_BUS_ERROR___M                    0x00000100
#define   HI0_CH10_FLUSH_STATE0_SD3__CPH_BUS_ERROR___S                                 0
#define   HI0_CH10_FLUSH_STATE0_SD3__RESERVED_BITS7_3___M                 0x000000F8
#define   HI0_CH10_FLUSH_STATE0_SD3__RESERVED_BITS7_3___S                              0
#define   HI0_CH10_FLUSH_STATE0_SD3__CH_STATE___M                         0x00000006
#define   HI0_CH10_FLUSH_STATE0_SD3__CH_STATE___S                                      0
#define   HI0_CH10_FLUSH_STATE0_SD3__V___M                                0x00000001
#define   HI0_CH10_FLUSH_STATE0_SD3__V___S                                             0
#define HI0_CH11_FLUSH_STATE0_SD3                                      (0xA9700CAC)
#define   HI0_CH11_FLUSH_STATE0_SD3__FLUSH_TYPE___M                       0x80000000
#define   HI0_CH11_FLUSH_STATE0_SD3__FLUSH_TYPE___S                                    0
#define   HI0_CH11_FLUSH_STATE0_SD3__RESERVED_BITS30_21___M               0x7FE00000
#define   HI0_CH11_FLUSH_STATE0_SD3__RESERVED_BITS30_21___S                            0
#define   HI0_CH11_FLUSH_STATE0_SD3__CMD_ERR___M                          0x00100000
#define   HI0_CH11_FLUSH_STATE0_SD3__CMD_ERR___S                                       0
#define   HI0_CH11_FLUSH_STATE0_SD3__LAST_CPLE_MPU___M                    0x00080000
#define   HI0_CH11_FLUSH_STATE0_SD3__LAST_CPLE_MPU___S                                 0
#define   HI0_CH11_FLUSH_STATE0_SD3__NO_OTB_INSTR___M                     0x00040000
#define   HI0_CH11_FLUSH_STATE0_SD3__NO_OTB_INSTR___S                                  0
#define   HI0_CH11_FLUSH_STATE0_SD3__NO_INB_INSTR___M                     0x00020000
#define   HI0_CH11_FLUSH_STATE0_SD3__NO_INB_INSTR___S                                  0
#define   HI0_CH11_FLUSH_STATE0_SD3__NO_DATA_XFER___M                     0x00010000
#define   HI0_CH11_FLUSH_STATE0_SD3__NO_DATA_XFER___S                                  0
#define   HI0_CH11_FLUSH_STATE0_SD3__DPH_CMD_TYPE___M                     0x0000C000
#define   HI0_CH11_FLUSH_STATE0_SD3__DPH_CMD_TYPE___S                                  0
#define   HI0_CH11_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___M                   0x00002000
#define   HI0_CH11_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___S                                0
#define   HI0_CH11_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___M                 0x00001000
#define   HI0_CH11_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___S                              0
#define   HI0_CH11_FLUSH_STATE0_SD3__LEN_ERROR___M                        0x00000800
#define   HI0_CH11_FLUSH_STATE0_SD3__LEN_ERROR___S                                     0
#define   HI0_CH11_FLUSH_STATE0_SD3__MPU_ERROR___M                        0x00000400
#define   HI0_CH11_FLUSH_STATE0_SD3__MPU_ERROR___S                                     0
#define   HI0_CH11_FLUSH_STATE0_SD3__DPH_BUS_ERROR___M                    0x00000200
#define   HI0_CH11_FLUSH_STATE0_SD3__DPH_BUS_ERROR___S                                 0
#define   HI0_CH11_FLUSH_STATE0_SD3__CPH_BUS_ERROR___M                    0x00000100
#define   HI0_CH11_FLUSH_STATE0_SD3__CPH_BUS_ERROR___S                                 0
#define   HI0_CH11_FLUSH_STATE0_SD3__RESERVED_BITS7_3___M                 0x000000F8
#define   HI0_CH11_FLUSH_STATE0_SD3__RESERVED_BITS7_3___S                              0
#define   HI0_CH11_FLUSH_STATE0_SD3__CH_STATE___M                         0x00000006
#define   HI0_CH11_FLUSH_STATE0_SD3__CH_STATE___S                                      0
#define   HI0_CH11_FLUSH_STATE0_SD3__V___M                                0x00000001
#define   HI0_CH11_FLUSH_STATE0_SD3__V___S                                             0
#define HI0_CH12_FLUSH_STATE0_SD3                                      (0xA9700CB0)
#define   HI0_CH12_FLUSH_STATE0_SD3__FLUSH_TYPE___M                       0x80000000
#define   HI0_CH12_FLUSH_STATE0_SD3__FLUSH_TYPE___S                                    0
#define   HI0_CH12_FLUSH_STATE0_SD3__RESERVED_BITS30_21___M               0x7FE00000
#define   HI0_CH12_FLUSH_STATE0_SD3__RESERVED_BITS30_21___S                            0
#define   HI0_CH12_FLUSH_STATE0_SD3__CMD_ERR___M                          0x00100000
#define   HI0_CH12_FLUSH_STATE0_SD3__CMD_ERR___S                                       0
#define   HI0_CH12_FLUSH_STATE0_SD3__LAST_CPLE_MPU___M                    0x00080000
#define   HI0_CH12_FLUSH_STATE0_SD3__LAST_CPLE_MPU___S                                 0
#define   HI0_CH12_FLUSH_STATE0_SD3__NO_OTB_INSTR___M                     0x00040000
#define   HI0_CH12_FLUSH_STATE0_SD3__NO_OTB_INSTR___S                                  0
#define   HI0_CH12_FLUSH_STATE0_SD3__NO_INB_INSTR___M                     0x00020000
#define   HI0_CH12_FLUSH_STATE0_SD3__NO_INB_INSTR___S                                  0
#define   HI0_CH12_FLUSH_STATE0_SD3__NO_DATA_XFER___M                     0x00010000
#define   HI0_CH12_FLUSH_STATE0_SD3__NO_DATA_XFER___S                                  0
#define   HI0_CH12_FLUSH_STATE0_SD3__DPH_CMD_TYPE___M                     0x0000C000
#define   HI0_CH12_FLUSH_STATE0_SD3__DPH_CMD_TYPE___S                                  0
#define   HI0_CH12_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___M                   0x00002000
#define   HI0_CH12_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___S                                0
#define   HI0_CH12_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___M                 0x00001000
#define   HI0_CH12_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___S                              0
#define   HI0_CH12_FLUSH_STATE0_SD3__LEN_ERROR___M                        0x00000800
#define   HI0_CH12_FLUSH_STATE0_SD3__LEN_ERROR___S                                     0
#define   HI0_CH12_FLUSH_STATE0_SD3__MPU_ERROR___M                        0x00000400
#define   HI0_CH12_FLUSH_STATE0_SD3__MPU_ERROR___S                                     0
#define   HI0_CH12_FLUSH_STATE0_SD3__DPH_BUS_ERROR___M                    0x00000200
#define   HI0_CH12_FLUSH_STATE0_SD3__DPH_BUS_ERROR___S                                 0
#define   HI0_CH12_FLUSH_STATE0_SD3__CPH_BUS_ERROR___M                    0x00000100
#define   HI0_CH12_FLUSH_STATE0_SD3__CPH_BUS_ERROR___S                                 0
#define   HI0_CH12_FLUSH_STATE0_SD3__RESERVED_BITS7_3___M                 0x000000F8
#define   HI0_CH12_FLUSH_STATE0_SD3__RESERVED_BITS7_3___S                              0
#define   HI0_CH12_FLUSH_STATE0_SD3__CH_STATE___M                         0x00000006
#define   HI0_CH12_FLUSH_STATE0_SD3__CH_STATE___S                                      0
#define   HI0_CH12_FLUSH_STATE0_SD3__V___M                                0x00000001
#define   HI0_CH12_FLUSH_STATE0_SD3__V___S                                             0
#define HI0_CH13_FLUSH_STATE0_SD3                                      (0xA9700CB4)
#define   HI0_CH13_FLUSH_STATE0_SD3__FLUSH_TYPE___M                       0x80000000
#define   HI0_CH13_FLUSH_STATE0_SD3__FLUSH_TYPE___S                                    0
#define   HI0_CH13_FLUSH_STATE0_SD3__RESERVED_BITS30_21___M               0x7FE00000
#define   HI0_CH13_FLUSH_STATE0_SD3__RESERVED_BITS30_21___S                            0
#define   HI0_CH13_FLUSH_STATE0_SD3__CMD_ERR___M                          0x00100000
#define   HI0_CH13_FLUSH_STATE0_SD3__CMD_ERR___S                                       0
#define   HI0_CH13_FLUSH_STATE0_SD3__LAST_CPLE_MPU___M                    0x00080000
#define   HI0_CH13_FLUSH_STATE0_SD3__LAST_CPLE_MPU___S                                 0
#define   HI0_CH13_FLUSH_STATE0_SD3__NO_OTB_INSTR___M                     0x00040000
#define   HI0_CH13_FLUSH_STATE0_SD3__NO_OTB_INSTR___S                                  0
#define   HI0_CH13_FLUSH_STATE0_SD3__NO_INB_INSTR___M                     0x00020000
#define   HI0_CH13_FLUSH_STATE0_SD3__NO_INB_INSTR___S                                  0
#define   HI0_CH13_FLUSH_STATE0_SD3__NO_DATA_XFER___M                     0x00010000
#define   HI0_CH13_FLUSH_STATE0_SD3__NO_DATA_XFER___S                                  0
#define   HI0_CH13_FLUSH_STATE0_SD3__DPH_CMD_TYPE___M                     0x0000C000
#define   HI0_CH13_FLUSH_STATE0_SD3__DPH_CMD_TYPE___S                                  0
#define   HI0_CH13_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___M                   0x00002000
#define   HI0_CH13_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___S                                0
#define   HI0_CH13_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___M                 0x00001000
#define   HI0_CH13_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___S                              0
#define   HI0_CH13_FLUSH_STATE0_SD3__LEN_ERROR___M                        0x00000800
#define   HI0_CH13_FLUSH_STATE0_SD3__LEN_ERROR___S                                     0
#define   HI0_CH13_FLUSH_STATE0_SD3__MPU_ERROR___M                        0x00000400
#define   HI0_CH13_FLUSH_STATE0_SD3__MPU_ERROR___S                                     0
#define   HI0_CH13_FLUSH_STATE0_SD3__DPH_BUS_ERROR___M                    0x00000200
#define   HI0_CH13_FLUSH_STATE0_SD3__DPH_BUS_ERROR___S                                 0
#define   HI0_CH13_FLUSH_STATE0_SD3__CPH_BUS_ERROR___M                    0x00000100
#define   HI0_CH13_FLUSH_STATE0_SD3__CPH_BUS_ERROR___S                                 0
#define   HI0_CH13_FLUSH_STATE0_SD3__RESERVED_BITS7_3___M                 0x000000F8
#define   HI0_CH13_FLUSH_STATE0_SD3__RESERVED_BITS7_3___S                              0
#define   HI0_CH13_FLUSH_STATE0_SD3__CH_STATE___M                         0x00000006
#define   HI0_CH13_FLUSH_STATE0_SD3__CH_STATE___S                                      0
#define   HI0_CH13_FLUSH_STATE0_SD3__V___M                                0x00000001
#define   HI0_CH13_FLUSH_STATE0_SD3__V___S                                             0
#define HI0_CH14_FLUSH_STATE0_SD3                                      (0xA9700CB8)
#define   HI0_CH14_FLUSH_STATE0_SD3__FLUSH_TYPE___M                       0x80000000
#define   HI0_CH14_FLUSH_STATE0_SD3__FLUSH_TYPE___S                                    0
#define   HI0_CH14_FLUSH_STATE0_SD3__RESERVED_BITS30_21___M               0x7FE00000
#define   HI0_CH14_FLUSH_STATE0_SD3__RESERVED_BITS30_21___S                            0
#define   HI0_CH14_FLUSH_STATE0_SD3__CMD_ERR___M                          0x00100000
#define   HI0_CH14_FLUSH_STATE0_SD3__CMD_ERR___S                                       0
#define   HI0_CH14_FLUSH_STATE0_SD3__LAST_CPLE_MPU___M                    0x00080000
#define   HI0_CH14_FLUSH_STATE0_SD3__LAST_CPLE_MPU___S                                 0
#define   HI0_CH14_FLUSH_STATE0_SD3__NO_OTB_INSTR___M                     0x00040000
#define   HI0_CH14_FLUSH_STATE0_SD3__NO_OTB_INSTR___S                                  0
#define   HI0_CH14_FLUSH_STATE0_SD3__NO_INB_INSTR___M                     0x00020000
#define   HI0_CH14_FLUSH_STATE0_SD3__NO_INB_INSTR___S                                  0
#define   HI0_CH14_FLUSH_STATE0_SD3__NO_DATA_XFER___M                     0x00010000
#define   HI0_CH14_FLUSH_STATE0_SD3__NO_DATA_XFER___S                                  0
#define   HI0_CH14_FLUSH_STATE0_SD3__DPH_CMD_TYPE___M                     0x0000C000
#define   HI0_CH14_FLUSH_STATE0_SD3__DPH_CMD_TYPE___S                                  0
#define   HI0_CH14_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___M                   0x00002000
#define   HI0_CH14_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___S                                0
#define   HI0_CH14_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___M                 0x00001000
#define   HI0_CH14_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___S                              0
#define   HI0_CH14_FLUSH_STATE0_SD3__LEN_ERROR___M                        0x00000800
#define   HI0_CH14_FLUSH_STATE0_SD3__LEN_ERROR___S                                     0
#define   HI0_CH14_FLUSH_STATE0_SD3__MPU_ERROR___M                        0x00000400
#define   HI0_CH14_FLUSH_STATE0_SD3__MPU_ERROR___S                                     0
#define   HI0_CH14_FLUSH_STATE0_SD3__DPH_BUS_ERROR___M                    0x00000200
#define   HI0_CH14_FLUSH_STATE0_SD3__DPH_BUS_ERROR___S                                 0
#define   HI0_CH14_FLUSH_STATE0_SD3__CPH_BUS_ERROR___M                    0x00000100
#define   HI0_CH14_FLUSH_STATE0_SD3__CPH_BUS_ERROR___S                                 0
#define   HI0_CH14_FLUSH_STATE0_SD3__RESERVED_BITS7_3___M                 0x000000F8
#define   HI0_CH14_FLUSH_STATE0_SD3__RESERVED_BITS7_3___S                              0
#define   HI0_CH14_FLUSH_STATE0_SD3__CH_STATE___M                         0x00000006
#define   HI0_CH14_FLUSH_STATE0_SD3__CH_STATE___S                                      0
#define   HI0_CH14_FLUSH_STATE0_SD3__V___M                                0x00000001
#define   HI0_CH14_FLUSH_STATE0_SD3__V___S                                             0
#define HI0_CH15_FLUSH_STATE0_SD3                                      (0xA9700CBC)
#define   HI0_CH15_FLUSH_STATE0_SD3__FLUSH_TYPE___M                       0x80000000
#define   HI0_CH15_FLUSH_STATE0_SD3__FLUSH_TYPE___S                                    0
#define   HI0_CH15_FLUSH_STATE0_SD3__RESERVED_BITS30_21___M               0x7FE00000
#define   HI0_CH15_FLUSH_STATE0_SD3__RESERVED_BITS30_21___S                            0
#define   HI0_CH15_FLUSH_STATE0_SD3__CMD_ERR___M                          0x00100000
#define   HI0_CH15_FLUSH_STATE0_SD3__CMD_ERR___S                                       0
#define   HI0_CH15_FLUSH_STATE0_SD3__LAST_CPLE_MPU___M                    0x00080000
#define   HI0_CH15_FLUSH_STATE0_SD3__LAST_CPLE_MPU___S                                 0
#define   HI0_CH15_FLUSH_STATE0_SD3__NO_OTB_INSTR___M                     0x00040000
#define   HI0_CH15_FLUSH_STATE0_SD3__NO_OTB_INSTR___S                                  0
#define   HI0_CH15_FLUSH_STATE0_SD3__NO_INB_INSTR___M                     0x00020000
#define   HI0_CH15_FLUSH_STATE0_SD3__NO_INB_INSTR___S                                  0
#define   HI0_CH15_FLUSH_STATE0_SD3__NO_DATA_XFER___M                     0x00010000
#define   HI0_CH15_FLUSH_STATE0_SD3__NO_DATA_XFER___S                                  0
#define   HI0_CH15_FLUSH_STATE0_SD3__DPH_CMD_TYPE___M                     0x0000C000
#define   HI0_CH15_FLUSH_STATE0_SD3__DPH_CMD_TYPE___S                                  0
#define   HI0_CH15_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___M                   0x00002000
#define   HI0_CH15_FLUSH_STATE0_SD3__PTR_NUM_OVRFLW___S                                0
#define   HI0_CH15_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___M                 0x00001000
#define   HI0_CH15_FLUSH_STATE0_SD3__DSCR_INDX_OVRFLW___S                              0
#define   HI0_CH15_FLUSH_STATE0_SD3__LEN_ERROR___M                        0x00000800
#define   HI0_CH15_FLUSH_STATE0_SD3__LEN_ERROR___S                                     0
#define   HI0_CH15_FLUSH_STATE0_SD3__MPU_ERROR___M                        0x00000400
#define   HI0_CH15_FLUSH_STATE0_SD3__MPU_ERROR___S                                     0
#define   HI0_CH15_FLUSH_STATE0_SD3__DPH_BUS_ERROR___M                    0x00000200
#define   HI0_CH15_FLUSH_STATE0_SD3__DPH_BUS_ERROR___S                                 0
#define   HI0_CH15_FLUSH_STATE0_SD3__CPH_BUS_ERROR___M                    0x00000100
#define   HI0_CH15_FLUSH_STATE0_SD3__CPH_BUS_ERROR___S                                 0
#define   HI0_CH15_FLUSH_STATE0_SD3__RESERVED_BITS7_3___M                 0x000000F8
#define   HI0_CH15_FLUSH_STATE0_SD3__RESERVED_BITS7_3___S                              0
#define   HI0_CH15_FLUSH_STATE0_SD3__CH_STATE___M                         0x00000006
#define   HI0_CH15_FLUSH_STATE0_SD3__CH_STATE___S                                      0
#define   HI0_CH15_FLUSH_STATE0_SD3__V___M                                0x00000001
#define   HI0_CH15_FLUSH_STATE0_SD3__V___S                                             0
#define HI0_CHn_FLUSH_STATE1_SD3(n)                                    (0xA9700CC04*n)
#define   HI0_CHn_FLUSH_STATE1_SD3_nMIN                   0
#define   HI0_CHn_FLUSH_STATE1_SD3_nMAX                     15
#define   HI0_CHn_FLUSH_STATE1_SD3_ELEM                   16
#define   HI0_CHn_FLUSH_STATE1_SD3__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE1_SD3__CMD_ADDR___S                                       0
#define   HI0_CHn_FLUSH_STATE1_SD3___M                                    0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE1_SD3___S                                                 0
#define HI0_CH0_FLUSH_STATE1_SD3                                       (0xA9700CC0)
#define   HI0_CH0_FLUSH_STATE1_SD3__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH0_FLUSH_STATE1_SD3__CMD_ADDR___S                                       0
#define HI0_CH1_FLUSH_STATE1_SD3                                       (0xA9700CC4)
#define   HI0_CH1_FLUSH_STATE1_SD3__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH1_FLUSH_STATE1_SD3__CMD_ADDR___S                                       0
#define HI0_CH2_FLUSH_STATE1_SD3                                       (0xA9700CC8)
#define   HI0_CH2_FLUSH_STATE1_SD3__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH2_FLUSH_STATE1_SD3__CMD_ADDR___S                                       0
#define HI0_CH3_FLUSH_STATE1_SD3                                       (0xA9700CCC)
#define   HI0_CH3_FLUSH_STATE1_SD3__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH3_FLUSH_STATE1_SD3__CMD_ADDR___S                                       0
#define HI0_CH4_FLUSH_STATE1_SD3                                       (0xA9700CD0)
#define   HI0_CH4_FLUSH_STATE1_SD3__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH4_FLUSH_STATE1_SD3__CMD_ADDR___S                                       0
#define HI0_CH5_FLUSH_STATE1_SD3                                       (0xA9700CD4)
#define   HI0_CH5_FLUSH_STATE1_SD3__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH5_FLUSH_STATE1_SD3__CMD_ADDR___S                                       0
#define HI0_CH6_FLUSH_STATE1_SD3                                       (0xA9700CD8)
#define   HI0_CH6_FLUSH_STATE1_SD3__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH6_FLUSH_STATE1_SD3__CMD_ADDR___S                                       0
#define HI0_CH7_FLUSH_STATE1_SD3                                       (0xA9700CDC)
#define   HI0_CH7_FLUSH_STATE1_SD3__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH7_FLUSH_STATE1_SD3__CMD_ADDR___S                                       0
#define HI0_CH8_FLUSH_STATE1_SD3                                       (0xA9700CE0)
#define   HI0_CH8_FLUSH_STATE1_SD3__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH8_FLUSH_STATE1_SD3__CMD_ADDR___S                                       0
#define HI0_CH9_FLUSH_STATE1_SD3                                       (0xA9700CE4)
#define   HI0_CH9_FLUSH_STATE1_SD3__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH9_FLUSH_STATE1_SD3__CMD_ADDR___S                                       0
#define HI0_CH10_FLUSH_STATE1_SD3                                      (0xA9700CE8)
#define   HI0_CH10_FLUSH_STATE1_SD3__CMD_ADDR___M                         0xFFFFFFFF
#define   HI0_CH10_FLUSH_STATE1_SD3__CMD_ADDR___S                                      0
#define HI0_CH11_FLUSH_STATE1_SD3                                      (0xA9700CEC)
#define   HI0_CH11_FLUSH_STATE1_SD3__CMD_ADDR___M                         0xFFFFFFFF
#define   HI0_CH11_FLUSH_STATE1_SD3__CMD_ADDR___S                                      0
#define HI0_CH12_FLUSH_STATE1_SD3                                      (0xA9700CF0)
#define   HI0_CH12_FLUSH_STATE1_SD3__CMD_ADDR___M                         0xFFFFFFFF
#define   HI0_CH12_FLUSH_STATE1_SD3__CMD_ADDR___S                                      0
#define HI0_CH13_FLUSH_STATE1_SD3                                      (0xA9700CF4)
#define   HI0_CH13_FLUSH_STATE1_SD3__CMD_ADDR___M                         0xFFFFFFFF
#define   HI0_CH13_FLUSH_STATE1_SD3__CMD_ADDR___S                                      0
#define HI0_CH14_FLUSH_STATE1_SD3                                      (0xA9700CF8)
#define   HI0_CH14_FLUSH_STATE1_SD3__CMD_ADDR___M                         0xFFFFFFFF
#define   HI0_CH14_FLUSH_STATE1_SD3__CMD_ADDR___S                                      0
#define HI0_CH15_FLUSH_STATE1_SD3                                      (0xA9700CFC)
#define   HI0_CH15_FLUSH_STATE1_SD3__CMD_ADDR___M                         0xFFFFFFFF
#define   HI0_CH15_FLUSH_STATE1_SD3__CMD_ADDR___S                                      0
#define HI0_CHn_FLUSH_STATE2_SD3(n)                                    (0xA9700D004*n)
#define   HI0_CHn_FLUSH_STATE2_SD3_nMIN                   0
#define   HI0_CHn_FLUSH_STATE2_SD3_nMAX                     15
#define   HI0_CHn_FLUSH_STATE2_SD3_ELEM                   16
#define   HI0_CHn_FLUSH_STATE2_SD3__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE2_SD3__RESERVED_BITS31_0___S                              0
#define   HI0_CHn_FLUSH_STATE2_SD3___M                                    0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE2_SD3___S                                                 0
#define HI0_CH0_FLUSH_STATE2_SD3                                       (0xA9700D00)
#define   HI0_CH0_FLUSH_STATE2_SD3__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH0_FLUSH_STATE2_SD3__RESERVED_BITS31_0___S                              0
#define HI0_CH1_FLUSH_STATE2_SD3                                       (0xA9700D04)
#define   HI0_CH1_FLUSH_STATE2_SD3__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH1_FLUSH_STATE2_SD3__RESERVED_BITS31_0___S                              0
#define HI0_CH2_FLUSH_STATE2_SD3                                       (0xA9700D08)
#define   HI0_CH2_FLUSH_STATE2_SD3__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH2_FLUSH_STATE2_SD3__RESERVED_BITS31_0___S                              0
#define HI0_CH3_FLUSH_STATE2_SD3                                       (0xA9700D0C)
#define   HI0_CH3_FLUSH_STATE2_SD3__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH3_FLUSH_STATE2_SD3__RESERVED_BITS31_0___S                              0
#define HI0_CH4_FLUSH_STATE2_SD3                                       (0xA9700D10)
#define   HI0_CH4_FLUSH_STATE2_SD3__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH4_FLUSH_STATE2_SD3__RESERVED_BITS31_0___S                              0
#define HI0_CH5_FLUSH_STATE2_SD3                                       (0xA9700D14)
#define   HI0_CH5_FLUSH_STATE2_SD3__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH5_FLUSH_STATE2_SD3__RESERVED_BITS31_0___S                              0
#define HI0_CH6_FLUSH_STATE2_SD3                                       (0xA9700D18)
#define   HI0_CH6_FLUSH_STATE2_SD3__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH6_FLUSH_STATE2_SD3__RESERVED_BITS31_0___S                              0
#define HI0_CH7_FLUSH_STATE2_SD3                                       (0xA9700D1C)
#define   HI0_CH7_FLUSH_STATE2_SD3__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH7_FLUSH_STATE2_SD3__RESERVED_BITS31_0___S                              0
#define HI0_CH8_FLUSH_STATE2_SD3                                       (0xA9700D20)
#define   HI0_CH8_FLUSH_STATE2_SD3__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH8_FLUSH_STATE2_SD3__RESERVED_BITS31_0___S                              0
#define HI0_CH9_FLUSH_STATE2_SD3                                       (0xA9700D24)
#define   HI0_CH9_FLUSH_STATE2_SD3__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH9_FLUSH_STATE2_SD3__RESERVED_BITS31_0___S                              0
#define HI0_CH10_FLUSH_STATE2_SD3                                      (0xA9700D28)
#define   HI0_CH10_FLUSH_STATE2_SD3__RESERVED_BITS31_0___M                0xFFFFFFFF
#define   HI0_CH10_FLUSH_STATE2_SD3__RESERVED_BITS31_0___S                             0
#define HI0_CH11_FLUSH_STATE2_SD3                                      (0xA9700D2C)
#define   HI0_CH11_FLUSH_STATE2_SD3__RESERVED_BITS31_0___M                0xFFFFFFFF
#define   HI0_CH11_FLUSH_STATE2_SD3__RESERVED_BITS31_0___S                             0
#define HI0_CH12_FLUSH_STATE2_SD3                                      (0xA9700D30)
#define   HI0_CH12_FLUSH_STATE2_SD3__RESERVED_BITS31_0___M                0xFFFFFFFF
#define   HI0_CH12_FLUSH_STATE2_SD3__RESERVED_BITS31_0___S                             0
#define HI0_CH13_FLUSH_STATE2_SD3                                      (0xA9700D34)
#define   HI0_CH13_FLUSH_STATE2_SD3__RESERVED_BITS31_0___M                0xFFFFFFFF
#define   HI0_CH13_FLUSH_STATE2_SD3__RESERVED_BITS31_0___S                             0
#define HI0_CH14_FLUSH_STATE2_SD3                                      (0xA9700D38)
#define   HI0_CH14_FLUSH_STATE2_SD3__RESERVED_BITS31_0___M                0xFFFFFFFF
#define   HI0_CH14_FLUSH_STATE2_SD3__RESERVED_BITS31_0___S                             0
#define HI0_CH15_FLUSH_STATE2_SD3                                      (0xA9700D3C)
#define   HI0_CH15_FLUSH_STATE2_SD3__RESERVED_BITS31_0___M                0xFFFFFFFF
#define   HI0_CH15_FLUSH_STATE2_SD3__RESERVED_BITS31_0___S                             0
#define HI0_CHn_FLUSH_STATE3_SD3(n)                                    (0xA9700D404*n)
#define   HI0_CHn_FLUSH_STATE3_SD3_nMIN                   0
#define   HI0_CHn_FLUSH_STATE3_SD3_nMAX                     15
#define   HI0_CHn_FLUSH_STATE3_SD3_ELEM                   16
#define   HI0_CHn_FLUSH_STATE3_SD3__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CHn_FLUSH_STATE3_SD3__DST_REM_LEN___S                                   16
#define   HI0_CHn_FLUSH_STATE3_SD3__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CHn_FLUSH_STATE3_SD3__SRC_REM_LEN___S                                    0
#define   HI0_CHn_FLUSH_STATE3_SD3___M                                    0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE3_SD3___S                                                 0
#define HI0_CH0_FLUSH_STATE3_SD3                                       (0xA9700D40)
#define   HI0_CH0_FLUSH_STATE3_SD3__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH0_FLUSH_STATE3_SD3__DST_REM_LEN___S                                    0
#define   HI0_CH0_FLUSH_STATE3_SD3__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH0_FLUSH_STATE3_SD3__SRC_REM_LEN___S                                    0
#define HI0_CH1_FLUSH_STATE3_SD3                                       (0xA9700D44)
#define   HI0_CH1_FLUSH_STATE3_SD3__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH1_FLUSH_STATE3_SD3__DST_REM_LEN___S                                    0
#define   HI0_CH1_FLUSH_STATE3_SD3__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH1_FLUSH_STATE3_SD3__SRC_REM_LEN___S                                    0
#define HI0_CH2_FLUSH_STATE3_SD3                                       (0xA9700D48)
#define   HI0_CH2_FLUSH_STATE3_SD3__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH2_FLUSH_STATE3_SD3__DST_REM_LEN___S                                    0
#define   HI0_CH2_FLUSH_STATE3_SD3__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH2_FLUSH_STATE3_SD3__SRC_REM_LEN___S                                    0
#define HI0_CH3_FLUSH_STATE3_SD3                                       (0xA9700D4C)
#define   HI0_CH3_FLUSH_STATE3_SD3__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH3_FLUSH_STATE3_SD3__DST_REM_LEN___S                                    0
#define   HI0_CH3_FLUSH_STATE3_SD3__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH3_FLUSH_STATE3_SD3__SRC_REM_LEN___S                                    0
#define HI0_CH4_FLUSH_STATE3_SD3                                       (0xA9700D50)
#define   HI0_CH4_FLUSH_STATE3_SD3__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH4_FLUSH_STATE3_SD3__DST_REM_LEN___S                                    0
#define   HI0_CH4_FLUSH_STATE3_SD3__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH4_FLUSH_STATE3_SD3__SRC_REM_LEN___S                                    0
#define HI0_CH5_FLUSH_STATE3_SD3                                       (0xA9700D54)
#define   HI0_CH5_FLUSH_STATE3_SD3__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH5_FLUSH_STATE3_SD3__DST_REM_LEN___S                                    0
#define   HI0_CH5_FLUSH_STATE3_SD3__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH5_FLUSH_STATE3_SD3__SRC_REM_LEN___S                                    0
#define HI0_CH6_FLUSH_STATE3_SD3                                       (0xA9700D58)
#define   HI0_CH6_FLUSH_STATE3_SD3__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH6_FLUSH_STATE3_SD3__DST_REM_LEN___S                                    0
#define   HI0_CH6_FLUSH_STATE3_SD3__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH6_FLUSH_STATE3_SD3__SRC_REM_LEN___S                                    0
#define HI0_CH7_FLUSH_STATE3_SD3                                       (0xA9700D5C)
#define   HI0_CH7_FLUSH_STATE3_SD3__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH7_FLUSH_STATE3_SD3__DST_REM_LEN___S                                    0
#define   HI0_CH7_FLUSH_STATE3_SD3__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH7_FLUSH_STATE3_SD3__SRC_REM_LEN___S                                    0
#define HI0_CH8_FLUSH_STATE3_SD3                                       (0xA9700D60)
#define   HI0_CH8_FLUSH_STATE3_SD3__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH8_FLUSH_STATE3_SD3__DST_REM_LEN___S                                    0
#define   HI0_CH8_FLUSH_STATE3_SD3__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH8_FLUSH_STATE3_SD3__SRC_REM_LEN___S                                    0
#define HI0_CH9_FLUSH_STATE3_SD3                                       (0xA9700D64)
#define   HI0_CH9_FLUSH_STATE3_SD3__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH9_FLUSH_STATE3_SD3__DST_REM_LEN___S                                    0
#define   HI0_CH9_FLUSH_STATE3_SD3__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH9_FLUSH_STATE3_SD3__SRC_REM_LEN___S                                    0
#define HI0_CH10_FLUSH_STATE3_SD3                                      (0xA9700D68)
#define   HI0_CH10_FLUSH_STATE3_SD3__DST_REM_LEN___M                      0xFFFF0000
#define   HI0_CH10_FLUSH_STATE3_SD3__DST_REM_LEN___S                                   0
#define   HI0_CH10_FLUSH_STATE3_SD3__SRC_REM_LEN___M                      0x0000FFFF
#define   HI0_CH10_FLUSH_STATE3_SD3__SRC_REM_LEN___S                                   0
#define HI0_CH11_FLUSH_STATE3_SD3                                      (0xA9700D6C)
#define   HI0_CH11_FLUSH_STATE3_SD3__DST_REM_LEN___M                      0xFFFF0000
#define   HI0_CH11_FLUSH_STATE3_SD3__DST_REM_LEN___S                                   0
#define   HI0_CH11_FLUSH_STATE3_SD3__SRC_REM_LEN___M                      0x0000FFFF
#define   HI0_CH11_FLUSH_STATE3_SD3__SRC_REM_LEN___S                                   0
#define HI0_CH12_FLUSH_STATE3_SD3                                      (0xA9700D70)
#define   HI0_CH12_FLUSH_STATE3_SD3__DST_REM_LEN___M                      0xFFFF0000
#define   HI0_CH12_FLUSH_STATE3_SD3__DST_REM_LEN___S                                   0
#define   HI0_CH12_FLUSH_STATE3_SD3__SRC_REM_LEN___M                      0x0000FFFF
#define   HI0_CH12_FLUSH_STATE3_SD3__SRC_REM_LEN___S                                   0
#define HI0_CH13_FLUSH_STATE3_SD3                                      (0xA9700D74)
#define   HI0_CH13_FLUSH_STATE3_SD3__DST_REM_LEN___M                      0xFFFF0000
#define   HI0_CH13_FLUSH_STATE3_SD3__DST_REM_LEN___S                                   0
#define   HI0_CH13_FLUSH_STATE3_SD3__SRC_REM_LEN___M                      0x0000FFFF
#define   HI0_CH13_FLUSH_STATE3_SD3__SRC_REM_LEN___S                                   0
#define HI0_CH14_FLUSH_STATE3_SD3                                      (0xA9700D78)
#define   HI0_CH14_FLUSH_STATE3_SD3__DST_REM_LEN___M                      0xFFFF0000
#define   HI0_CH14_FLUSH_STATE3_SD3__DST_REM_LEN___S                                   0
#define   HI0_CH14_FLUSH_STATE3_SD3__SRC_REM_LEN___M                      0x0000FFFF
#define   HI0_CH14_FLUSH_STATE3_SD3__SRC_REM_LEN___S                                   0
#define HI0_CH15_FLUSH_STATE3_SD3                                      (0xA9700D7C)
#define   HI0_CH15_FLUSH_STATE3_SD3__DST_REM_LEN___M                      0xFFFF0000
#define   HI0_CH15_FLUSH_STATE3_SD3__DST_REM_LEN___S                                   0
#define   HI0_CH15_FLUSH_STATE3_SD3__SRC_REM_LEN___M                      0x0000FFFF
#define   HI0_CH15_FLUSH_STATE3_SD3__SRC_REM_LEN___S                                   0
#define HI0_CHn_FLUSH_STATE4_SD3(n)                                    (0xA9700D804*n)
#define   HI0_CHn_FLUSH_STATE4_SD3_nMIN                   0
#define   HI0_CHn_FLUSH_STATE4_SD3_nMAX                     15
#define   HI0_CHn_FLUSH_STATE4_SD3_ELEM                   16
#define   HI0_CHn_FLUSH_STATE4_SD3__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CHn_FLUSH_STATE4_SD3__DST_DSCR_NUM___S                                  16
#define   HI0_CHn_FLUSH_STATE4_SD3__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CHn_FLUSH_STATE4_SD3__SRC_DSCR_NUM___S                                   0
#define   HI0_CHn_FLUSH_STATE4_SD3___M                                    0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE4_SD3___S                                                 0
#define HI0_CH0_FLUSH_STATE4_SD3                                       (0xA9700D80)
#define   HI0_CH0_FLUSH_STATE4_SD3__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH0_FLUSH_STATE4_SD3__DST_DSCR_NUM___S                                   0
#define   HI0_CH0_FLUSH_STATE4_SD3__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH0_FLUSH_STATE4_SD3__SRC_DSCR_NUM___S                                   0
#define HI0_CH1_FLUSH_STATE4_SD3                                       (0xA9700D84)
#define   HI0_CH1_FLUSH_STATE4_SD3__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH1_FLUSH_STATE4_SD3__DST_DSCR_NUM___S                                   0
#define   HI0_CH1_FLUSH_STATE4_SD3__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH1_FLUSH_STATE4_SD3__SRC_DSCR_NUM___S                                   0
#define HI0_CH2_FLUSH_STATE4_SD3                                       (0xA9700D88)
#define   HI0_CH2_FLUSH_STATE4_SD3__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH2_FLUSH_STATE4_SD3__DST_DSCR_NUM___S                                   0
#define   HI0_CH2_FLUSH_STATE4_SD3__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH2_FLUSH_STATE4_SD3__SRC_DSCR_NUM___S                                   0
#define HI0_CH3_FLUSH_STATE4_SD3                                       (0xA9700D8C)
#define   HI0_CH3_FLUSH_STATE4_SD3__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH3_FLUSH_STATE4_SD3__DST_DSCR_NUM___S                                   0
#define   HI0_CH3_FLUSH_STATE4_SD3__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH3_FLUSH_STATE4_SD3__SRC_DSCR_NUM___S                                   0
#define HI0_CH4_FLUSH_STATE4_SD3                                       (0xA9700D90)
#define   HI0_CH4_FLUSH_STATE4_SD3__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH4_FLUSH_STATE4_SD3__DST_DSCR_NUM___S                                   0
#define   HI0_CH4_FLUSH_STATE4_SD3__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH4_FLUSH_STATE4_SD3__SRC_DSCR_NUM___S                                   0
#define HI0_CH5_FLUSH_STATE4_SD3                                       (0xA9700D94)
#define   HI0_CH5_FLUSH_STATE4_SD3__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH5_FLUSH_STATE4_SD3__DST_DSCR_NUM___S                                   0
#define   HI0_CH5_FLUSH_STATE4_SD3__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH5_FLUSH_STATE4_SD3__SRC_DSCR_NUM___S                                   0
#define HI0_CH6_FLUSH_STATE4_SD3                                       (0xA9700D98)
#define   HI0_CH6_FLUSH_STATE4_SD3__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH6_FLUSH_STATE4_SD3__DST_DSCR_NUM___S                                   0
#define   HI0_CH6_FLUSH_STATE4_SD3__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH6_FLUSH_STATE4_SD3__SRC_DSCR_NUM___S                                   0
#define HI0_CH7_FLUSH_STATE4_SD3                                       (0xA9700D9C)
#define   HI0_CH7_FLUSH_STATE4_SD3__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH7_FLUSH_STATE4_SD3__DST_DSCR_NUM___S                                   0
#define   HI0_CH7_FLUSH_STATE4_SD3__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH7_FLUSH_STATE4_SD3__SRC_DSCR_NUM___S                                   0
#define HI0_CH8_FLUSH_STATE4_SD3                                       (0xA9700DA0)
#define   HI0_CH8_FLUSH_STATE4_SD3__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH8_FLUSH_STATE4_SD3__DST_DSCR_NUM___S                                   0
#define   HI0_CH8_FLUSH_STATE4_SD3__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH8_FLUSH_STATE4_SD3__SRC_DSCR_NUM___S                                   0
#define HI0_CH9_FLUSH_STATE4_SD3                                       (0xA9700DA4)
#define   HI0_CH9_FLUSH_STATE4_SD3__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH9_FLUSH_STATE4_SD3__DST_DSCR_NUM___S                                   0
#define   HI0_CH9_FLUSH_STATE4_SD3__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH9_FLUSH_STATE4_SD3__SRC_DSCR_NUM___S                                   0
#define HI0_CH10_FLUSH_STATE4_SD3                                      (0xA9700DA8)
#define   HI0_CH10_FLUSH_STATE4_SD3__DST_DSCR_NUM___M                     0xFFFF0000
#define   HI0_CH10_FLUSH_STATE4_SD3__DST_DSCR_NUM___S                                  0
#define   HI0_CH10_FLUSH_STATE4_SD3__SRC_DSCR_NUM___M                     0x0000FFFF
#define   HI0_CH10_FLUSH_STATE4_SD3__SRC_DSCR_NUM___S                                  0
#define HI0_CH11_FLUSH_STATE4_SD3                                      (0xA9700DAC)
#define   HI0_CH11_FLUSH_STATE4_SD3__DST_DSCR_NUM___M                     0xFFFF0000
#define   HI0_CH11_FLUSH_STATE4_SD3__DST_DSCR_NUM___S                                  0
#define   HI0_CH11_FLUSH_STATE4_SD3__SRC_DSCR_NUM___M                     0x0000FFFF
#define   HI0_CH11_FLUSH_STATE4_SD3__SRC_DSCR_NUM___S                                  0
#define HI0_CH12_FLUSH_STATE4_SD3                                      (0xA9700DB0)
#define   HI0_CH12_FLUSH_STATE4_SD3__DST_DSCR_NUM___M                     0xFFFF0000
#define   HI0_CH12_FLUSH_STATE4_SD3__DST_DSCR_NUM___S                                  0
#define   HI0_CH12_FLUSH_STATE4_SD3__SRC_DSCR_NUM___M                     0x0000FFFF
#define   HI0_CH12_FLUSH_STATE4_SD3__SRC_DSCR_NUM___S                                  0
#define HI0_CH13_FLUSH_STATE4_SD3                                      (0xA9700DB4)
#define   HI0_CH13_FLUSH_STATE4_SD3__DST_DSCR_NUM___M                     0xFFFF0000
#define   HI0_CH13_FLUSH_STATE4_SD3__DST_DSCR_NUM___S                                  0
#define   HI0_CH13_FLUSH_STATE4_SD3__SRC_DSCR_NUM___M                     0x0000FFFF
#define   HI0_CH13_FLUSH_STATE4_SD3__SRC_DSCR_NUM___S                                  0
#define HI0_CH14_FLUSH_STATE4_SD3                                      (0xA9700DB8)
#define   HI0_CH14_FLUSH_STATE4_SD3__DST_DSCR_NUM___M                     0xFFFF0000
#define   HI0_CH14_FLUSH_STATE4_SD3__DST_DSCR_NUM___S                                  0
#define   HI0_CH14_FLUSH_STATE4_SD3__SRC_DSCR_NUM___M                     0x0000FFFF
#define   HI0_CH14_FLUSH_STATE4_SD3__SRC_DSCR_NUM___S                                  0
#define HI0_CH15_FLUSH_STATE4_SD3                                      (0xA9700DBC)
#define   HI0_CH15_FLUSH_STATE4_SD3__DST_DSCR_NUM___M                     0xFFFF0000
#define   HI0_CH15_FLUSH_STATE4_SD3__DST_DSCR_NUM___S                                  0
#define   HI0_CH15_FLUSH_STATE4_SD3__SRC_DSCR_NUM___M                     0x0000FFFF
#define   HI0_CH15_FLUSH_STATE4_SD3__SRC_DSCR_NUM___S                                  0
#define HI0_CHn_FLUSH_STATE5_SD3(n)                                    (0xA9700DC04*n)
#define   HI0_CHn_FLUSH_STATE5_SD3_nMIN                   0
#define   HI0_CHn_FLUSH_STATE5_SD3_nMAX                     15
#define   HI0_CHn_FLUSH_STATE5_SD3_ELEM                   16
#define   HI0_CHn_FLUSH_STATE5_SD3__PTR_NUM___M                           0xFF000000
#define   HI0_CHn_FLUSH_STATE5_SD3__PTR_NUM___S                                       24
#define   HI0_CHn_FLUSH_STATE5_SD3__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CHn_FLUSH_STATE5_SD3__DSCR_INDX_NUM___S                                 16
#define   HI0_CHn_FLUSH_STATE5_SD3__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CHn_FLUSH_STATE5_SD3__BUFFERED_LEN___S                                   8
#define   HI0_CHn_FLUSH_STATE5_SD3__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CHn_FLUSH_STATE5_SD3__RESERVED_BITS2_0___S                               0
#define   HI0_CHn_FLUSH_STATE5_SD3___M                                    0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE5_SD3___S                                                 0
#define HI0_CH0_FLUSH_STATE5_SD3                                       (0xA9700DC0)
#define   HI0_CH0_FLUSH_STATE5_SD3__PTR_NUM___M                           0xFF000000
#define   HI0_CH0_FLUSH_STATE5_SD3__PTR_NUM___S                                        0
#define   HI0_CH0_FLUSH_STATE5_SD3__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH0_FLUSH_STATE5_SD3__DSCR_INDX_NUM___S                                  0
#define   HI0_CH0_FLUSH_STATE5_SD3__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH0_FLUSH_STATE5_SD3__BUFFERED_LEN___S                                   0
#define   HI0_CH0_FLUSH_STATE5_SD3__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH0_FLUSH_STATE5_SD3__RESERVED_BITS2_0___S                               0
#define HI0_CH1_FLUSH_STATE5_SD3                                       (0xA9700DC4)
#define   HI0_CH1_FLUSH_STATE5_SD3__PTR_NUM___M                           0xFF000000
#define   HI0_CH1_FLUSH_STATE5_SD3__PTR_NUM___S                                        0
#define   HI0_CH1_FLUSH_STATE5_SD3__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH1_FLUSH_STATE5_SD3__DSCR_INDX_NUM___S                                  0
#define   HI0_CH1_FLUSH_STATE5_SD3__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH1_FLUSH_STATE5_SD3__BUFFERED_LEN___S                                   0
#define   HI0_CH1_FLUSH_STATE5_SD3__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH1_FLUSH_STATE5_SD3__RESERVED_BITS2_0___S                               0
#define HI0_CH2_FLUSH_STATE5_SD3                                       (0xA9700DC8)
#define   HI0_CH2_FLUSH_STATE5_SD3__PTR_NUM___M                           0xFF000000
#define   HI0_CH2_FLUSH_STATE5_SD3__PTR_NUM___S                                        0
#define   HI0_CH2_FLUSH_STATE5_SD3__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH2_FLUSH_STATE5_SD3__DSCR_INDX_NUM___S                                  0
#define   HI0_CH2_FLUSH_STATE5_SD3__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH2_FLUSH_STATE5_SD3__BUFFERED_LEN___S                                   0
#define   HI0_CH2_FLUSH_STATE5_SD3__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH2_FLUSH_STATE5_SD3__RESERVED_BITS2_0___S                               0
#define HI0_CH3_FLUSH_STATE5_SD3                                       (0xA9700DCC)
#define   HI0_CH3_FLUSH_STATE5_SD3__PTR_NUM___M                           0xFF000000
#define   HI0_CH3_FLUSH_STATE5_SD3__PTR_NUM___S                                        0
#define   HI0_CH3_FLUSH_STATE5_SD3__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH3_FLUSH_STATE5_SD3__DSCR_INDX_NUM___S                                  0
#define   HI0_CH3_FLUSH_STATE5_SD3__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH3_FLUSH_STATE5_SD3__BUFFERED_LEN___S                                   0
#define   HI0_CH3_FLUSH_STATE5_SD3__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH3_FLUSH_STATE5_SD3__RESERVED_BITS2_0___S                               0
#define HI0_CH4_FLUSH_STATE5_SD3                                       (0xA9700DD0)
#define   HI0_CH4_FLUSH_STATE5_SD3__PTR_NUM___M                           0xFF000000
#define   HI0_CH4_FLUSH_STATE5_SD3__PTR_NUM___S                                        0
#define   HI0_CH4_FLUSH_STATE5_SD3__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH4_FLUSH_STATE5_SD3__DSCR_INDX_NUM___S                                  0
#define   HI0_CH4_FLUSH_STATE5_SD3__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH4_FLUSH_STATE5_SD3__BUFFERED_LEN___S                                   0
#define   HI0_CH4_FLUSH_STATE5_SD3__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH4_FLUSH_STATE5_SD3__RESERVED_BITS2_0___S                               0
#define HI0_CH5_FLUSH_STATE5_SD3                                       (0xA9700DD4)
#define   HI0_CH5_FLUSH_STATE5_SD3__PTR_NUM___M                           0xFF000000
#define   HI0_CH5_FLUSH_STATE5_SD3__PTR_NUM___S                                        0
#define   HI0_CH5_FLUSH_STATE5_SD3__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH5_FLUSH_STATE5_SD3__DSCR_INDX_NUM___S                                  0
#define   HI0_CH5_FLUSH_STATE5_SD3__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH5_FLUSH_STATE5_SD3__BUFFERED_LEN___S                                   0
#define   HI0_CH5_FLUSH_STATE5_SD3__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH5_FLUSH_STATE5_SD3__RESERVED_BITS2_0___S                               0
#define HI0_CH6_FLUSH_STATE5_SD3                                       (0xA9700DD8)
#define   HI0_CH6_FLUSH_STATE5_SD3__PTR_NUM___M                           0xFF000000
#define   HI0_CH6_FLUSH_STATE5_SD3__PTR_NUM___S                                        0
#define   HI0_CH6_FLUSH_STATE5_SD3__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH6_FLUSH_STATE5_SD3__DSCR_INDX_NUM___S                                  0
#define   HI0_CH6_FLUSH_STATE5_SD3__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH6_FLUSH_STATE5_SD3__BUFFERED_LEN___S                                   0
#define   HI0_CH6_FLUSH_STATE5_SD3__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH6_FLUSH_STATE5_SD3__RESERVED_BITS2_0___S                               0
#define HI0_CH7_FLUSH_STATE5_SD3                                       (0xA9700DDC)
#define   HI0_CH7_FLUSH_STATE5_SD3__PTR_NUM___M                           0xFF000000
#define   HI0_CH7_FLUSH_STATE5_SD3__PTR_NUM___S                                        0
#define   HI0_CH7_FLUSH_STATE5_SD3__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH7_FLUSH_STATE5_SD3__DSCR_INDX_NUM___S                                  0
#define   HI0_CH7_FLUSH_STATE5_SD3__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH7_FLUSH_STATE5_SD3__BUFFERED_LEN___S                                   0
#define   HI0_CH7_FLUSH_STATE5_SD3__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH7_FLUSH_STATE5_SD3__RESERVED_BITS2_0___S                               0
#define HI0_CH8_FLUSH_STATE5_SD3                                       (0xA9700DE0)
#define   HI0_CH8_FLUSH_STATE5_SD3__PTR_NUM___M                           0xFF000000
#define   HI0_CH8_FLUSH_STATE5_SD3__PTR_NUM___S                                        0
#define   HI0_CH8_FLUSH_STATE5_SD3__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH8_FLUSH_STATE5_SD3__DSCR_INDX_NUM___S                                  0
#define   HI0_CH8_FLUSH_STATE5_SD3__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH8_FLUSH_STATE5_SD3__BUFFERED_LEN___S                                   0
#define   HI0_CH8_FLUSH_STATE5_SD3__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH8_FLUSH_STATE5_SD3__RESERVED_BITS2_0___S                               0
#define HI0_CH9_FLUSH_STATE5_SD3                                       (0xA9700DE4)
#define   HI0_CH9_FLUSH_STATE5_SD3__PTR_NUM___M                           0xFF000000
#define   HI0_CH9_FLUSH_STATE5_SD3__PTR_NUM___S                                        0
#define   HI0_CH9_FLUSH_STATE5_SD3__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH9_FLUSH_STATE5_SD3__DSCR_INDX_NUM___S                                  0
#define   HI0_CH9_FLUSH_STATE5_SD3__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH9_FLUSH_STATE5_SD3__BUFFERED_LEN___S                                   0
#define   HI0_CH9_FLUSH_STATE5_SD3__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH9_FLUSH_STATE5_SD3__RESERVED_BITS2_0___S                               0
#define HI0_CH10_FLUSH_STATE5_SD3                                      (0xA9700DE8)
#define   HI0_CH10_FLUSH_STATE5_SD3__PTR_NUM___M                          0xFF000000
#define   HI0_CH10_FLUSH_STATE5_SD3__PTR_NUM___S                                       0
#define   HI0_CH10_FLUSH_STATE5_SD3__DSCR_INDX_NUM___M                    0x00FF0000
#define   HI0_CH10_FLUSH_STATE5_SD3__DSCR_INDX_NUM___S                                 0
#define   HI0_CH10_FLUSH_STATE5_SD3__BUFFERED_LEN___M                     0x0000FF00
#define   HI0_CH10_FLUSH_STATE5_SD3__BUFFERED_LEN___S                                  0
#define   HI0_CH10_FLUSH_STATE5_SD3__RESERVED_BITS2_0___M                 0x00000007
#define   HI0_CH10_FLUSH_STATE5_SD3__RESERVED_BITS2_0___S                              0
#define HI0_CH11_FLUSH_STATE5_SD3                                      (0xA9700DEC)
#define   HI0_CH11_FLUSH_STATE5_SD3__PTR_NUM___M                          0xFF000000
#define   HI0_CH11_FLUSH_STATE5_SD3__PTR_NUM___S                                       0
#define   HI0_CH11_FLUSH_STATE5_SD3__DSCR_INDX_NUM___M                    0x00FF0000
#define   HI0_CH11_FLUSH_STATE5_SD3__DSCR_INDX_NUM___S                                 0
#define   HI0_CH11_FLUSH_STATE5_SD3__BUFFERED_LEN___M                     0x0000FF00
#define   HI0_CH11_FLUSH_STATE5_SD3__BUFFERED_LEN___S                                  0
#define   HI0_CH11_FLUSH_STATE5_SD3__RESERVED_BITS2_0___M                 0x00000007
#define   HI0_CH11_FLUSH_STATE5_SD3__RESERVED_BITS2_0___S                              0
#define HI0_CH12_FLUSH_STATE5_SD3                                      (0xA9700DF0)
#define   HI0_CH12_FLUSH_STATE5_SD3__PTR_NUM___M                          0xFF000000
#define   HI0_CH12_FLUSH_STATE5_SD3__PTR_NUM___S                                       0
#define   HI0_CH12_FLUSH_STATE5_SD3__DSCR_INDX_NUM___M                    0x00FF0000
#define   HI0_CH12_FLUSH_STATE5_SD3__DSCR_INDX_NUM___S                                 0
#define   HI0_CH12_FLUSH_STATE5_SD3__BUFFERED_LEN___M                     0x0000FF00
#define   HI0_CH12_FLUSH_STATE5_SD3__BUFFERED_LEN___S                                  0
#define   HI0_CH12_FLUSH_STATE5_SD3__RESERVED_BITS2_0___M                 0x00000007
#define   HI0_CH12_FLUSH_STATE5_SD3__RESERVED_BITS2_0___S                              0
#define HI0_CH13_FLUSH_STATE5_SD3                                      (0xA9700DF4)
#define   HI0_CH13_FLUSH_STATE5_SD3__PTR_NUM___M                          0xFF000000
#define   HI0_CH13_FLUSH_STATE5_SD3__PTR_NUM___S                                       0
#define   HI0_CH13_FLUSH_STATE5_SD3__DSCR_INDX_NUM___M                    0x00FF0000
#define   HI0_CH13_FLUSH_STATE5_SD3__DSCR_INDX_NUM___S                                 0
#define   HI0_CH13_FLUSH_STATE5_SD3__BUFFERED_LEN___M                     0x0000FF00
#define   HI0_CH13_FLUSH_STATE5_SD3__BUFFERED_LEN___S                                  0
#define   HI0_CH13_FLUSH_STATE5_SD3__RESERVED_BITS2_0___M                 0x00000007
#define   HI0_CH13_FLUSH_STATE5_SD3__RESERVED_BITS2_0___S                              0
#define HI0_CH14_FLUSH_STATE5_SD3                                      (0xA9700DF8)
#define   HI0_CH14_FLUSH_STATE5_SD3__PTR_NUM___M                          0xFF000000
#define   HI0_CH14_FLUSH_STATE5_SD3__PTR_NUM___S                                       0
#define   HI0_CH14_FLUSH_STATE5_SD3__DSCR_INDX_NUM___M                    0x00FF0000
#define   HI0_CH14_FLUSH_STATE5_SD3__DSCR_INDX_NUM___S                                 0
#define   HI0_CH14_FLUSH_STATE5_SD3__BUFFERED_LEN___M                     0x0000FF00
#define   HI0_CH14_FLUSH_STATE5_SD3__BUFFERED_LEN___S                                  0
#define   HI0_CH14_FLUSH_STATE5_SD3__RESERVED_BITS2_0___M                 0x00000007
#define   HI0_CH14_FLUSH_STATE5_SD3__RESERVED_BITS2_0___S                              0
#define HI0_CH15_FLUSH_STATE5_SD3                                      (0xA9700DFC)
#define   HI0_CH15_FLUSH_STATE5_SD3__PTR_NUM___M                          0xFF000000
#define   HI0_CH15_FLUSH_STATE5_SD3__PTR_NUM___S                                       0
#define   HI0_CH15_FLUSH_STATE5_SD3__DSCR_INDX_NUM___M                    0x00FF0000
#define   HI0_CH15_FLUSH_STATE5_SD3__DSCR_INDX_NUM___S                                 0
#define   HI0_CH15_FLUSH_STATE5_SD3__BUFFERED_LEN___M                     0x0000FF00
#define   HI0_CH15_FLUSH_STATE5_SD3__BUFFERED_LEN___S                                  0
#define   HI0_CH15_FLUSH_STATE5_SD3__RESERVED_BITS2_0___M                 0x00000007
#define   HI0_CH15_FLUSH_STATE5_SD3__RESERVED_BITS2_0___S                              0
#define HI0_SEC_DOMAIN_IRQ_STATUS_SD3                                  (0xA9700F80)
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_15_IRQ___M                    0x00008000
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_15_IRQ___S                                15
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_14_IRQ___M                    0x00004000
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_14_IRQ___S                                14
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_13_IRQ___M                    0x00002000
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_13_IRQ___S                                13
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_12_IRQ___M                    0x00001000
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_12_IRQ___S                                12
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_11_IRQ___M                    0x00000800
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_11_IRQ___S                                11
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_10_IRQ___M                    0x00000400
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_10_IRQ___S                                10
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_9_IRQ___M                     0x00000200
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_9_IRQ___S                                  9
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_8_IRQ___M                     0x00000100
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_8_IRQ___S                                  8
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_7_IRQ___M                     0x00000080
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_7_IRQ___S                                  7
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_6_IRQ___M                     0x00000040
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_6_IRQ___S                                  6
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_5_IRQ___M                     0x00000020
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_5_IRQ___S                                  5
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_4_IRQ___M                     0x00000010
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_4_IRQ___S                                  4
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_3_IRQ___M                     0x00000008
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_3_IRQ___S                                  3
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_2_IRQ___M                     0x00000004
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_2_IRQ___S                                  2
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_1_IRQ___M                     0x00000002
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_1_IRQ___S                                  1
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_0_IRQ___M                     0x00000001
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3__CH_0_IRQ___S                                  0
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3___M                               0x0000FFFF
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD3___S                                            0
#define HI0_CHn_RSLT_CONF_SD3(n)                                       (0xA9700F004*n)
#define   HI0_CHn_RSLT_CONF_SD3_nMIN                      0
#define   HI0_CHn_RSLT_CONF_SD3_nMAX                        15
#define   HI0_CHn_RSLT_CONF_SD3_ELEM                      16
#define   HI0_CHn_RSLT_CONF_SD3__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CHn_RSLT_CONF_SD3__RESERVED_BITS31_2___S                                 2
#define   HI0_CHn_RSLT_CONF_SD3__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CHn_RSLT_CONF_SD3__FLUSH_RSLT_EN___S                                     1
#define   HI0_CHn_RSLT_CONF_SD3__IRQ_EN___M                               0x00000001
#define   HI0_CHn_RSLT_CONF_SD3__IRQ_EN___S                                            0
#define   HI0_CHn_RSLT_CONF_SD3___M                                       0xFFFFFFFF
#define   HI0_CHn_RSLT_CONF_SD3___S                                                    0
#define HI0_CH0_RSLT_CONF_SD3                                          (0xA9700F00)
#define   HI0_CH0_RSLT_CONF_SD3__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH0_RSLT_CONF_SD3__RESERVED_BITS31_2___S                                 0
#define   HI0_CH0_RSLT_CONF_SD3__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH0_RSLT_CONF_SD3__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH0_RSLT_CONF_SD3__IRQ_EN___M                               0x00000001
#define   HI0_CH0_RSLT_CONF_SD3__IRQ_EN___S                                            0
#define HI0_CH1_RSLT_CONF_SD3                                          (0xA9700F04)
#define   HI0_CH1_RSLT_CONF_SD3__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH1_RSLT_CONF_SD3__RESERVED_BITS31_2___S                                 0
#define   HI0_CH1_RSLT_CONF_SD3__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH1_RSLT_CONF_SD3__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH1_RSLT_CONF_SD3__IRQ_EN___M                               0x00000001
#define   HI0_CH1_RSLT_CONF_SD3__IRQ_EN___S                                            0
#define HI0_CH2_RSLT_CONF_SD3                                          (0xA9700F08)
#define   HI0_CH2_RSLT_CONF_SD3__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH2_RSLT_CONF_SD3__RESERVED_BITS31_2___S                                 0
#define   HI0_CH2_RSLT_CONF_SD3__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH2_RSLT_CONF_SD3__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH2_RSLT_CONF_SD3__IRQ_EN___M                               0x00000001
#define   HI0_CH2_RSLT_CONF_SD3__IRQ_EN___S                                            0
#define HI0_CH3_RSLT_CONF_SD3                                          (0xA9700F0C)
#define   HI0_CH3_RSLT_CONF_SD3__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH3_RSLT_CONF_SD3__RESERVED_BITS31_2___S                                 0
#define   HI0_CH3_RSLT_CONF_SD3__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH3_RSLT_CONF_SD3__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH3_RSLT_CONF_SD3__IRQ_EN___M                               0x00000001
#define   HI0_CH3_RSLT_CONF_SD3__IRQ_EN___S                                            0
#define HI0_CH4_RSLT_CONF_SD3                                          (0xA9700F10)
#define   HI0_CH4_RSLT_CONF_SD3__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH4_RSLT_CONF_SD3__RESERVED_BITS31_2___S                                 0
#define   HI0_CH4_RSLT_CONF_SD3__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH4_RSLT_CONF_SD3__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH4_RSLT_CONF_SD3__IRQ_EN___M                               0x00000001
#define   HI0_CH4_RSLT_CONF_SD3__IRQ_EN___S                                            0
#define HI0_CH5_RSLT_CONF_SD3                                          (0xA9700F14)
#define   HI0_CH5_RSLT_CONF_SD3__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH5_RSLT_CONF_SD3__RESERVED_BITS31_2___S                                 0
#define   HI0_CH5_RSLT_CONF_SD3__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH5_RSLT_CONF_SD3__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH5_RSLT_CONF_SD3__IRQ_EN___M                               0x00000001
#define   HI0_CH5_RSLT_CONF_SD3__IRQ_EN___S                                            0
#define HI0_CH6_RSLT_CONF_SD3                                          (0xA9700F18)
#define   HI0_CH6_RSLT_CONF_SD3__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH6_RSLT_CONF_SD3__RESERVED_BITS31_2___S                                 0
#define   HI0_CH6_RSLT_CONF_SD3__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH6_RSLT_CONF_SD3__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH6_RSLT_CONF_SD3__IRQ_EN___M                               0x00000001
#define   HI0_CH6_RSLT_CONF_SD3__IRQ_EN___S                                            0
#define HI0_CH7_RSLT_CONF_SD3                                          (0xA9700F1C)
#define   HI0_CH7_RSLT_CONF_SD3__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH7_RSLT_CONF_SD3__RESERVED_BITS31_2___S                                 0
#define   HI0_CH7_RSLT_CONF_SD3__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH7_RSLT_CONF_SD3__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH7_RSLT_CONF_SD3__IRQ_EN___M                               0x00000001
#define   HI0_CH7_RSLT_CONF_SD3__IRQ_EN___S                                            0
#define HI0_CH8_RSLT_CONF_SD3                                          (0xA9700F20)
#define   HI0_CH8_RSLT_CONF_SD3__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH8_RSLT_CONF_SD3__RESERVED_BITS31_2___S                                 0
#define   HI0_CH8_RSLT_CONF_SD3__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH8_RSLT_CONF_SD3__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH8_RSLT_CONF_SD3__IRQ_EN___M                               0x00000001
#define   HI0_CH8_RSLT_CONF_SD3__IRQ_EN___S                                            0
#define HI0_CH9_RSLT_CONF_SD3                                          (0xA9700F24)
#define   HI0_CH9_RSLT_CONF_SD3__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH9_RSLT_CONF_SD3__RESERVED_BITS31_2___S                                 0
#define   HI0_CH9_RSLT_CONF_SD3__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH9_RSLT_CONF_SD3__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH9_RSLT_CONF_SD3__IRQ_EN___M                               0x00000001
#define   HI0_CH9_RSLT_CONF_SD3__IRQ_EN___S                                            0
#define HI0_CH10_RSLT_CONF_SD3                                         (0xA9700F28)
#define   HI0_CH10_RSLT_CONF_SD3__RESERVED_BITS31_2___M                   0xFFFFFFFC
#define   HI0_CH10_RSLT_CONF_SD3__RESERVED_BITS31_2___S                                0
#define   HI0_CH10_RSLT_CONF_SD3__FLUSH_RSLT_EN___M                       0x00000002
#define   HI0_CH10_RSLT_CONF_SD3__FLUSH_RSLT_EN___S                                    0
#define   HI0_CH10_RSLT_CONF_SD3__IRQ_EN___M                              0x00000001
#define   HI0_CH10_RSLT_CONF_SD3__IRQ_EN___S                                           0
#define HI0_CH11_RSLT_CONF_SD3                                         (0xA9700F2C)
#define   HI0_CH11_RSLT_CONF_SD3__RESERVED_BITS31_2___M                   0xFFFFFFFC
#define   HI0_CH11_RSLT_CONF_SD3__RESERVED_BITS31_2___S                                0
#define   HI0_CH11_RSLT_CONF_SD3__FLUSH_RSLT_EN___M                       0x00000002
#define   HI0_CH11_RSLT_CONF_SD3__FLUSH_RSLT_EN___S                                    0
#define   HI0_CH11_RSLT_CONF_SD3__IRQ_EN___M                              0x00000001
#define   HI0_CH11_RSLT_CONF_SD3__IRQ_EN___S                                           0
#define HI0_CH12_RSLT_CONF_SD3                                         (0xA9700F30)
#define   HI0_CH12_RSLT_CONF_SD3__RESERVED_BITS31_2___M                   0xFFFFFFFC
#define   HI0_CH12_RSLT_CONF_SD3__RESERVED_BITS31_2___S                                0
#define   HI0_CH12_RSLT_CONF_SD3__FLUSH_RSLT_EN___M                       0x00000002
#define   HI0_CH12_RSLT_CONF_SD3__FLUSH_RSLT_EN___S                                    0
#define   HI0_CH12_RSLT_CONF_SD3__IRQ_EN___M                              0x00000001
#define   HI0_CH12_RSLT_CONF_SD3__IRQ_EN___S                                           0
#define HI0_CH13_RSLT_CONF_SD3                                         (0xA9700F34)
#define   HI0_CH13_RSLT_CONF_SD3__RESERVED_BITS31_2___M                   0xFFFFFFFC
#define   HI0_CH13_RSLT_CONF_SD3__RESERVED_BITS31_2___S                                0
#define   HI0_CH13_RSLT_CONF_SD3__FLUSH_RSLT_EN___M                       0x00000002
#define   HI0_CH13_RSLT_CONF_SD3__FLUSH_RSLT_EN___S                                    0
#define   HI0_CH13_RSLT_CONF_SD3__IRQ_EN___M                              0x00000001
#define   HI0_CH13_RSLT_CONF_SD3__IRQ_EN___S                                           0
#define HI0_CH14_RSLT_CONF_SD3                                         (0xA9700F38)
#define   HI0_CH14_RSLT_CONF_SD3__RESERVED_BITS31_2___M                   0xFFFFFFFC
#define   HI0_CH14_RSLT_CONF_SD3__RESERVED_BITS31_2___S                                0
#define   HI0_CH14_RSLT_CONF_SD3__FLUSH_RSLT_EN___M                       0x00000002
#define   HI0_CH14_RSLT_CONF_SD3__FLUSH_RSLT_EN___S                                    0
#define   HI0_CH14_RSLT_CONF_SD3__IRQ_EN___M                              0x00000001
#define   HI0_CH14_RSLT_CONF_SD3__IRQ_EN___S                                           0
#define HI0_CH15_RSLT_CONF_SD3                                         (0xA9700F3C)
#define   HI0_CH15_RSLT_CONF_SD3__RESERVED_BITS31_2___M                   0xFFFFFFFC
#define   HI0_CH15_RSLT_CONF_SD3__RESERVED_BITS31_2___S                                0
#define   HI0_CH15_RSLT_CONF_SD3__FLUSH_RSLT_EN___M                       0x00000002
#define   HI0_CH15_RSLT_CONF_SD3__FLUSH_RSLT_EN___S                                    0
#define   HI0_CH15_RSLT_CONF_SD3__IRQ_EN___M                              0x00000001
#define   HI0_CH15_RSLT_CONF_SD3__IRQ_EN___S                                           0
#define HI0_CHn_STATUS_SD3(n)                                          (0xA9700E004*n)
#define   HI0_CHn_STATUS_SD3_nMIN                         0
#define   HI0_CHn_STATUS_SD3_nMAX                           15
#define   HI0_CHn_STATUS_SD3_ELEM                         16
#define   HI0_CHn_STATUS_SD3__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CHn_STATUS_SD3__RSLT_FIFO_CNTR___S                                      29
#define   HI0_CHn_STATUS_SD3__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CHn_STATUS_SD3__CMD_PTR_FIFO_CNTR___S                                   27
#define   HI0_CHn_STATUS_SD3__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CHn_STATUS_SD3__CMD_IN_PROGRESS___S                                     26
#define   HI0_CHn_STATUS_SD3__RSLT_VLD___M                                0x00000002
#define   HI0_CHn_STATUS_SD3__RSLT_VLD___S                                             1
#define   HI0_CHn_STATUS_SD3__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CHn_STATUS_SD3__CMD_PTR_RDY___S                                          0
#define ADMH02_BASE                  (0xA9600800)
#define   HI0_CHn_STATUS_SD3___M                                          0xFFFFFFFF
#define   HI0_CHn_STATUS_SD3___S                                                       0
#define HI0_CH0_STATUS_SD3                                             (0xA9700E00)
#define   HI0_CH0_STATUS_SD3__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH0_STATUS_SD3__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH0_STATUS_SD3__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH0_STATUS_SD3__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH0_STATUS_SD3__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH0_STATUS_SD3__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH0_STATUS_SD3__RSLT_VLD___M                                0x00000002
#define   HI0_CH0_STATUS_SD3__RSLT_VLD___S                                             0
#define   HI0_CH0_STATUS_SD3__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH0_STATUS_SD3__CMD_PTR_RDY___S                                          0
#define HI0_CH1_STATUS_SD3                                             (0xA9700E04)
#define   HI0_CH1_STATUS_SD3__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH1_STATUS_SD3__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH1_STATUS_SD3__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH1_STATUS_SD3__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH1_STATUS_SD3__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH1_STATUS_SD3__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH1_STATUS_SD3__RSLT_VLD___M                                0x00000002
#define   HI0_CH1_STATUS_SD3__RSLT_VLD___S                                             0
#define   HI0_CH1_STATUS_SD3__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH1_STATUS_SD3__CMD_PTR_RDY___S                                          0
#define HI0_CH2_STATUS_SD3                                             (0xA9700E08)
#define   HI0_CH2_STATUS_SD3__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH2_STATUS_SD3__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH2_STATUS_SD3__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH2_STATUS_SD3__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH2_STATUS_SD3__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH2_STATUS_SD3__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH2_STATUS_SD3__RSLT_VLD___M                                0x00000002
#define   HI0_CH2_STATUS_SD3__RSLT_VLD___S                                             0
#define   HI0_CH2_STATUS_SD3__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH2_STATUS_SD3__CMD_PTR_RDY___S                                          0
#define HI0_CH3_STATUS_SD3                                             (0xA9700E0C)
#define   HI0_CH3_STATUS_SD3__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH3_STATUS_SD3__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH3_STATUS_SD3__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH3_STATUS_SD3__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH3_STATUS_SD3__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH3_STATUS_SD3__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH3_STATUS_SD3__RSLT_VLD___M                                0x00000002
#define   HI0_CH3_STATUS_SD3__RSLT_VLD___S                                             0
#define   HI0_CH3_STATUS_SD3__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH3_STATUS_SD3__CMD_PTR_RDY___S                                          0
#define HI0_CH4_STATUS_SD3                                             (0xA9700E10)
#define   HI0_CH4_STATUS_SD3__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH4_STATUS_SD3__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH4_STATUS_SD3__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH4_STATUS_SD3__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH4_STATUS_SD3__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH4_STATUS_SD3__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH4_STATUS_SD3__RSLT_VLD___M                                0x00000002
#define   HI0_CH4_STATUS_SD3__RSLT_VLD___S                                             0
#define   HI0_CH4_STATUS_SD3__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH4_STATUS_SD3__CMD_PTR_RDY___S                                          0
#define HI0_CH5_STATUS_SD3                                             (0xA9700E14)
#define   HI0_CH5_STATUS_SD3__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH5_STATUS_SD3__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH5_STATUS_SD3__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH5_STATUS_SD3__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH5_STATUS_SD3__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH5_STATUS_SD3__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH5_STATUS_SD3__RSLT_VLD___M                                0x00000002
#define   HI0_CH5_STATUS_SD3__RSLT_VLD___S                                             0
#define   HI0_CH5_STATUS_SD3__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH5_STATUS_SD3__CMD_PTR_RDY___S                                          0
#define HI0_CH6_STATUS_SD3                                             (0xA9700E18)
#define   HI0_CH6_STATUS_SD3__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH6_STATUS_SD3__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH6_STATUS_SD3__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH6_STATUS_SD3__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH6_STATUS_SD3__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH6_STATUS_SD3__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH6_STATUS_SD3__RSLT_VLD___M                                0x00000002
#define   HI0_CH6_STATUS_SD3__RSLT_VLD___S                                             0
#define   HI0_CH6_STATUS_SD3__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH6_STATUS_SD3__CMD_PTR_RDY___S                                          0
#define HI0_CH7_STATUS_SD3                                             (0xA9700E1C)
#define   HI0_CH7_STATUS_SD3__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH7_STATUS_SD3__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH7_STATUS_SD3__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH7_STATUS_SD3__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH7_STATUS_SD3__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH7_STATUS_SD3__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH7_STATUS_SD3__RSLT_VLD___M                                0x00000002
#define   HI0_CH7_STATUS_SD3__RSLT_VLD___S                                             0
#define   HI0_CH7_STATUS_SD3__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH7_STATUS_SD3__CMD_PTR_RDY___S                                          0
#define HI0_CH8_STATUS_SD3                                             (0xA9700E20)
#define   HI0_CH8_STATUS_SD3__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH8_STATUS_SD3__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH8_STATUS_SD3__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH8_STATUS_SD3__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH8_STATUS_SD3__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH8_STATUS_SD3__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH8_STATUS_SD3__RSLT_VLD___M                                0x00000002
#define   HI0_CH8_STATUS_SD3__RSLT_VLD___S                                             0
#define   HI0_CH8_STATUS_SD3__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH8_STATUS_SD3__CMD_PTR_RDY___S                                          0
#define HI0_CH9_STATUS_SD3                                             (0xA9700E24)
#define   HI0_CH9_STATUS_SD3__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH9_STATUS_SD3__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH9_STATUS_SD3__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH9_STATUS_SD3__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH9_STATUS_SD3__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH9_STATUS_SD3__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH9_STATUS_SD3__RSLT_VLD___M                                0x00000002
#define   HI0_CH9_STATUS_SD3__RSLT_VLD___S                                             0
#define   HI0_CH9_STATUS_SD3__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH9_STATUS_SD3__CMD_PTR_RDY___S                                          0
#define HI0_CH10_STATUS_SD3                                            (0xA9700E28)
#define   HI0_CH10_STATUS_SD3__RSLT_FIFO_CNTR___M                         0xE0000000
#define   HI0_CH10_STATUS_SD3__RSLT_FIFO_CNTR___S                                      0
#define   HI0_CH10_STATUS_SD3__CMD_PTR_FIFO_CNTR___M                      0x18000000
#define   HI0_CH10_STATUS_SD3__CMD_PTR_FIFO_CNTR___S                                   0
#define   HI0_CH10_STATUS_SD3__CMD_IN_PROGRESS___M                        0x04000000
#define   HI0_CH10_STATUS_SD3__CMD_IN_PROGRESS___S                                     0
#define   HI0_CH10_STATUS_SD3__RSLT_VLD___M                               0x00000002
#define   HI0_CH10_STATUS_SD3__RSLT_VLD___S                                            0
#define   HI0_CH10_STATUS_SD3__CMD_PTR_RDY___M                            0x00000001
#define   HI0_CH10_STATUS_SD3__CMD_PTR_RDY___S                                         0
#define HI0_CH11_STATUS_SD3                                            (0xA9700E2C)
#define   HI0_CH11_STATUS_SD3__RSLT_FIFO_CNTR___M                         0xE0000000
#define   HI0_CH11_STATUS_SD3__RSLT_FIFO_CNTR___S                                      0
#define   HI0_CH11_STATUS_SD3__CMD_PTR_FIFO_CNTR___M                      0x18000000
#define   HI0_CH11_STATUS_SD3__CMD_PTR_FIFO_CNTR___S                                   0
#define   HI0_CH11_STATUS_SD3__CMD_IN_PROGRESS___M                        0x04000000
#define   HI0_CH11_STATUS_SD3__CMD_IN_PROGRESS___S                                     0
#define   HI0_CH11_STATUS_SD3__RSLT_VLD___M                               0x00000002
#define   HI0_CH11_STATUS_SD3__RSLT_VLD___S                                            0
#define   HI0_CH11_STATUS_SD3__CMD_PTR_RDY___M                            0x00000001
#define   HI0_CH11_STATUS_SD3__CMD_PTR_RDY___S                                         0
#define HI0_CH12_STATUS_SD3                                            (0xA9700E30)
#define   HI0_CH12_STATUS_SD3__RSLT_FIFO_CNTR___M                         0xE0000000
#define   HI0_CH12_STATUS_SD3__RSLT_FIFO_CNTR___S                                      0
#define   HI0_CH12_STATUS_SD3__CMD_PTR_FIFO_CNTR___M                      0x18000000
#define   HI0_CH12_STATUS_SD3__CMD_PTR_FIFO_CNTR___S                                   0
#define   HI0_CH12_STATUS_SD3__CMD_IN_PROGRESS___M                        0x04000000
#define   HI0_CH12_STATUS_SD3__CMD_IN_PROGRESS___S                                     0
#define   HI0_CH12_STATUS_SD3__RSLT_VLD___M                               0x00000002
#define   HI0_CH12_STATUS_SD3__RSLT_VLD___S                                            0
#define   HI0_CH12_STATUS_SD3__CMD_PTR_RDY___M                            0x00000001
#define   HI0_CH12_STATUS_SD3__CMD_PTR_RDY___S                                         0
#define HI0_CH13_STATUS_SD3                                            (0xA9700E34)
#define   HI0_CH13_STATUS_SD3__RSLT_FIFO_CNTR___M                         0xE0000000
#define   HI0_CH13_STATUS_SD3__RSLT_FIFO_CNTR___S                                      0
#define   HI0_CH13_STATUS_SD3__CMD_PTR_FIFO_CNTR___M                      0x18000000
#define   HI0_CH13_STATUS_SD3__CMD_PTR_FIFO_CNTR___S                                   0
#define   HI0_CH13_STATUS_SD3__CMD_IN_PROGRESS___M                        0x04000000
#define   HI0_CH13_STATUS_SD3__CMD_IN_PROGRESS___S                                     0
#define   HI0_CH13_STATUS_SD3__RSLT_VLD___M                               0x00000002
#define   HI0_CH13_STATUS_SD3__RSLT_VLD___S                                            0
#define   HI0_CH13_STATUS_SD3__CMD_PTR_RDY___M                            0x00000001
#define   HI0_CH13_STATUS_SD3__CMD_PTR_RDY___S                                         0
#define HI0_CH14_STATUS_SD3                                            (0xA9700E38)
#define   HI0_CH14_STATUS_SD3__RSLT_FIFO_CNTR___M                         0xE0000000
#define   HI0_CH14_STATUS_SD3__RSLT_FIFO_CNTR___S                                      0
#define   HI0_CH14_STATUS_SD3__CMD_PTR_FIFO_CNTR___M                      0x18000000
#define   HI0_CH14_STATUS_SD3__CMD_PTR_FIFO_CNTR___S                                   0
#define   HI0_CH14_STATUS_SD3__CMD_IN_PROGRESS___M                        0x04000000
#define   HI0_CH14_STATUS_SD3__CMD_IN_PROGRESS___S                                     0
#define   HI0_CH14_STATUS_SD3__RSLT_VLD___M                               0x00000002
#define   HI0_CH14_STATUS_SD3__RSLT_VLD___S                                            0
#define   HI0_CH14_STATUS_SD3__CMD_PTR_RDY___M                            0x00000001
#define   HI0_CH14_STATUS_SD3__CMD_PTR_RDY___S                                         0
#define HI0_CH15_STATUS_SD3                                            (0xA9700E3C)
#define   HI0_CH15_STATUS_SD3__RSLT_FIFO_CNTR___M                         0xE0000000
#define   HI0_CH15_STATUS_SD3__RSLT_FIFO_CNTR___S                                      0
#define   HI0_CH15_STATUS_SD3__CMD_PTR_FIFO_CNTR___M                      0x18000000
#define   HI0_CH15_STATUS_SD3__CMD_PTR_FIFO_CNTR___S                                   0
#define   HI0_CH15_STATUS_SD3__CMD_IN_PROGRESS___M                        0x04000000
#define   HI0_CH15_STATUS_SD3__CMD_IN_PROGRESS___S                                     0
#define   HI0_CH15_STATUS_SD3__RSLT_VLD___M                               0x00000002
#define   HI0_CH15_STATUS_SD3__RSLT_VLD___S                                            0
#define   HI0_CH15_STATUS_SD3__CMD_PTR_RDY___M                            0x00000001
#define   HI0_CH15_STATUS_SD3__CMD_PTR_RDY___S                                         0
#define HI0_CHn_CMD_PTR_SD2(n)                                         (0xA96008004*n)
#define   HI0_CHn_CMD_PTR_SD2_nMIN                        0
#define   HI0_CHn_CMD_PTR_SD2_nMAX                          15
#define   HI0_CHn_CMD_PTR_SD2_ELEM                        16
#define   HI0_CHn_CMD_PTR_SD2__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CHn_CMD_PTR_SD2__RESERVED_BITS31_29___S                                 29
#define   HI0_CHn_CMD_PTR_SD2__ADDR___M                                   0x1FFFFFFF
#define   HI0_CHn_CMD_PTR_SD2__ADDR___S                                                0
#define   HI0_CHn_CMD_PTR_SD2___M                                         0xFFFFFFFF
#define   HI0_CHn_CMD_PTR_SD2___S                                                      0
#define HI0_CH0_CMD_PTR_SD2                                            (0xA9600800)
#define   HI0_CH0_CMD_PTR_SD2__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH0_CMD_PTR_SD2__RESERVED_BITS31_29___S                                  2
#define   HI0_CH0_CMD_PTR_SD2__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH0_CMD_PTR_SD2__ADDR___S                                                2
#define HI0_CH1_CMD_PTR_SD2                                            (0xA9600804)
#define   HI0_CH1_CMD_PTR_SD2__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH1_CMD_PTR_SD2__RESERVED_BITS31_29___S                                  2
#define   HI0_CH1_CMD_PTR_SD2__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH1_CMD_PTR_SD2__ADDR___S                                                2
#define HI0_CH2_CMD_PTR_SD2                                            (0xA9600808)
#define   HI0_CH2_CMD_PTR_SD2__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH2_CMD_PTR_SD2__RESERVED_BITS31_29___S                                  2
#define   HI0_CH2_CMD_PTR_SD2__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH2_CMD_PTR_SD2__ADDR___S                                                2
#define HI0_CH3_CMD_PTR_SD2                                            (0xA960080C)
#define   HI0_CH3_CMD_PTR_SD2__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH3_CMD_PTR_SD2__RESERVED_BITS31_29___S                                  2
#define   HI0_CH3_CMD_PTR_SD2__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH3_CMD_PTR_SD2__ADDR___S                                                2
#define HI0_CH4_CMD_PTR_SD2                                            (0xA9600810)
#define   HI0_CH4_CMD_PTR_SD2__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH4_CMD_PTR_SD2__RESERVED_BITS31_29___S                                  2
#define   HI0_CH4_CMD_PTR_SD2__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH4_CMD_PTR_SD2__ADDR___S                                                2
#define HI0_CH5_CMD_PTR_SD2                                            (0xA9600814)
#define   HI0_CH5_CMD_PTR_SD2__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH5_CMD_PTR_SD2__RESERVED_BITS31_29___S                                  2
#define   HI0_CH5_CMD_PTR_SD2__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH5_CMD_PTR_SD2__ADDR___S                                                2
#define HI0_CH6_CMD_PTR_SD2                                            (0xA9600818)
#define   HI0_CH6_CMD_PTR_SD2__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH6_CMD_PTR_SD2__RESERVED_BITS31_29___S                                  2
#define   HI0_CH6_CMD_PTR_SD2__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH6_CMD_PTR_SD2__ADDR___S                                                2
#define HI0_CH7_CMD_PTR_SD2                                            (0xA960081C)
#define   HI0_CH7_CMD_PTR_SD2__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH7_CMD_PTR_SD2__RESERVED_BITS31_29___S                                  2
#define   HI0_CH7_CMD_PTR_SD2__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH7_CMD_PTR_SD2__ADDR___S                                                2
#define HI0_CH8_CMD_PTR_SD2                                            (0xA9600820)
#define   HI0_CH8_CMD_PTR_SD2__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH8_CMD_PTR_SD2__RESERVED_BITS31_29___S                                  2
#define   HI0_CH8_CMD_PTR_SD2__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH8_CMD_PTR_SD2__ADDR___S                                                2
#define HI0_CH9_CMD_PTR_SD2                                            (0xA9600824)
#define   HI0_CH9_CMD_PTR_SD2__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH9_CMD_PTR_SD2__RESERVED_BITS31_29___S                                  2
#define   HI0_CH9_CMD_PTR_SD2__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH9_CMD_PTR_SD2__ADDR___S                                                2
#define HI0_CH10_CMD_PTR_SD2                                           (0xA9600828)
#define   HI0_CH10_CMD_PTR_SD2__RESERVED_BITS31_29___M                    0xE0000000
#define   HI0_CH10_CMD_PTR_SD2__RESERVED_BITS31_29___S                                 2
#define   HI0_CH10_CMD_PTR_SD2__ADDR___M                                  0x1FFFFFFF
#define   HI0_CH10_CMD_PTR_SD2__ADDR___S                                               2
#define HI0_CH11_CMD_PTR_SD2                                           (0xA960082C)
#define   HI0_CH11_CMD_PTR_SD2__RESERVED_BITS31_29___M                    0xE0000000
#define   HI0_CH11_CMD_PTR_SD2__RESERVED_BITS31_29___S                                 2
#define   HI0_CH11_CMD_PTR_SD2__ADDR___M                                  0x1FFFFFFF
#define   HI0_CH11_CMD_PTR_SD2__ADDR___S                                               2
#define HI0_CH12_CMD_PTR_SD2                                           (0xA9600830)
#define   HI0_CH12_CMD_PTR_SD2__RESERVED_BITS31_29___M                    0xE0000000
#define   HI0_CH12_CMD_PTR_SD2__RESERVED_BITS31_29___S                                 2
#define   HI0_CH12_CMD_PTR_SD2__ADDR___M                                  0x1FFFFFFF
#define   HI0_CH12_CMD_PTR_SD2__ADDR___S                                               2
#define HI0_CH13_CMD_PTR_SD2                                           (0xA9600834)
#define   HI0_CH13_CMD_PTR_SD2__RESERVED_BITS31_29___M                    0xE0000000
#define   HI0_CH13_CMD_PTR_SD2__RESERVED_BITS31_29___S                                 2
#define   HI0_CH13_CMD_PTR_SD2__ADDR___M                                  0x1FFFFFFF
#define   HI0_CH13_CMD_PTR_SD2__ADDR___S                                               2
#define HI0_CH14_CMD_PTR_SD2                                           (0xA9600838)
#define   HI0_CH14_CMD_PTR_SD2__RESERVED_BITS31_29___M                    0xE0000000
#define   HI0_CH14_CMD_PTR_SD2__RESERVED_BITS31_29___S                                 2
#define   HI0_CH14_CMD_PTR_SD2__ADDR___M                                  0x1FFFFFFF
#define   HI0_CH14_CMD_PTR_SD2__ADDR___S                                               2
#define HI0_CH15_CMD_PTR_SD2                                           (0xA960083C)
#define   HI0_CH15_CMD_PTR_SD2__RESERVED_BITS31_29___M                    0xE0000000
#define   HI0_CH15_CMD_PTR_SD2__RESERVED_BITS31_29___S                                 2
#define   HI0_CH15_CMD_PTR_SD2__ADDR___M                                  0x1FFFFFFF
#define   HI0_CH15_CMD_PTR_SD2__ADDR___S                                               2
#define HI0_CHn_RSLT_SD2(n)                                            (0xA96008404*n)
#define   HI0_CHn_RSLT_SD2_nMIN                           0
#define   HI0_CHn_RSLT_SD2_nMAX                             15
#define   HI0_CHn_RSLT_SD2_ELEM                           16
#define   HI0_CHn_RSLT_SD2__V___M                                         0x80000000
#define   HI0_CHn_RSLT_SD2__V___S                                                     31
#define   HI0_CHn_RSLT_SD2__ERR___M                                       0x00000008
#define   HI0_CHn_RSLT_SD2__ERR___S                                                    3
#define   HI0_CHn_RSLT_SD2__F___M                                         0x00000004
#define   HI0_CHn_RSLT_SD2__F___S                                                      2
#define   HI0_CHn_RSLT_SD2__TPD___M                                       0x00000002
#define   HI0_CHn_RSLT_SD2__TPD___S                                                    1
#define   HI0_CHn_RSLT_SD2__RESERVED_BIT0___M                             0x00000001
#define   HI0_CHn_RSLT_SD2__RESERVED_BIT0___S                                          0
#define   HI0_CHn_RSLT_SD2___M                                            0xFFFFFFFF
#define   HI0_CHn_RSLT_SD2___S                                                         0
#define HI0_CH0_RSLT_SD2                                               (0xA9600840)
#define   HI0_CH0_RSLT_SD2__V___M                                         0x80000000
#define   HI0_CH0_RSLT_SD2__V___S                                                      0
#define   HI0_CH0_RSLT_SD2__ERR___M                                       0x00000008
#define   HI0_CH0_RSLT_SD2__ERR___S                                                    0
#define   HI0_CH0_RSLT_SD2__F___M                                         0x00000004
#define   HI0_CH0_RSLT_SD2__F___S                                                      0
#define   HI0_CH0_RSLT_SD2__TPD___M                                       0x00000002
#define   HI0_CH0_RSLT_SD2__TPD___S                                                    0
#define   HI0_CH0_RSLT_SD2__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH0_RSLT_SD2__RESERVED_BIT0___S                                          0
#define HI0_CH1_RSLT_SD2                                               (0xA9600844)
#define   HI0_CH1_RSLT_SD2__V___M                                         0x80000000
#define   HI0_CH1_RSLT_SD2__V___S                                                      0
#define   HI0_CH1_RSLT_SD2__ERR___M                                       0x00000008
#define   HI0_CH1_RSLT_SD2__ERR___S                                                    0
#define   HI0_CH1_RSLT_SD2__F___M                                         0x00000004
#define   HI0_CH1_RSLT_SD2__F___S                                                      0
#define   HI0_CH1_RSLT_SD2__TPD___M                                       0x00000002
#define   HI0_CH1_RSLT_SD2__TPD___S                                                    0
#define   HI0_CH1_RSLT_SD2__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH1_RSLT_SD2__RESERVED_BIT0___S                                          0
#define HI0_CH2_RSLT_SD2                                               (0xA9600848)
#define   HI0_CH2_RSLT_SD2__V___M                                         0x80000000
#define   HI0_CH2_RSLT_SD2__V___S                                                      0
#define   HI0_CH2_RSLT_SD2__ERR___M                                       0x00000008
#define   HI0_CH2_RSLT_SD2__ERR___S                                                    0
#define   HI0_CH2_RSLT_SD2__F___M                                         0x00000004
#define   HI0_CH2_RSLT_SD2__F___S                                                      0
#define   HI0_CH2_RSLT_SD2__TPD___M                                       0x00000002
#define   HI0_CH2_RSLT_SD2__TPD___S                                                    0
#define   HI0_CH2_RSLT_SD2__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH2_RSLT_SD2__RESERVED_BIT0___S                                          0
#define HI0_CH3_RSLT_SD2                                               (0xA960084C)
#define   HI0_CH3_RSLT_SD2__V___M                                         0x80000000
#define   HI0_CH3_RSLT_SD2__V___S                                                      0
#define   HI0_CH3_RSLT_SD2__ERR___M                                       0x00000008
#define   HI0_CH3_RSLT_SD2__ERR___S                                                    0
#define   HI0_CH3_RSLT_SD2__F___M                                         0x00000004
#define   HI0_CH3_RSLT_SD2__F___S                                                      0
#define   HI0_CH3_RSLT_SD2__TPD___M                                       0x00000002
#define   HI0_CH3_RSLT_SD2__TPD___S                                                    0
#define   HI0_CH3_RSLT_SD2__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH3_RSLT_SD2__RESERVED_BIT0___S                                          0
#define HI0_CH4_RSLT_SD2                                               (0xA9600850)
#define   HI0_CH4_RSLT_SD2__V___M                                         0x80000000
#define   HI0_CH4_RSLT_SD2__V___S                                                      0
#define   HI0_CH4_RSLT_SD2__ERR___M                                       0x00000008
#define   HI0_CH4_RSLT_SD2__ERR___S                                                    0
#define   HI0_CH4_RSLT_SD2__F___M                                         0x00000004
#define   HI0_CH4_RSLT_SD2__F___S                                                      0
#define   HI0_CH4_RSLT_SD2__TPD___M                                       0x00000002
#define   HI0_CH4_RSLT_SD2__TPD___S                                                    0
#define   HI0_CH4_RSLT_SD2__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH4_RSLT_SD2__RESERVED_BIT0___S                                          0
#define HI0_CH5_RSLT_SD2                                               (0xA9600854)
#define   HI0_CH5_RSLT_SD2__V___M                                         0x80000000
#define   HI0_CH5_RSLT_SD2__V___S                                                      0
#define   HI0_CH5_RSLT_SD2__ERR___M                                       0x00000008
#define   HI0_CH5_RSLT_SD2__ERR___S                                                    0
#define   HI0_CH5_RSLT_SD2__F___M                                         0x00000004
#define   HI0_CH5_RSLT_SD2__F___S                                                      0
#define   HI0_CH5_RSLT_SD2__TPD___M                                       0x00000002
#define   HI0_CH5_RSLT_SD2__TPD___S                                                    0
#define   HI0_CH5_RSLT_SD2__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH5_RSLT_SD2__RESERVED_BIT0___S                                          0
#define HI0_CH6_RSLT_SD2                                               (0xA9600858)
#define   HI0_CH6_RSLT_SD2__V___M                                         0x80000000
#define   HI0_CH6_RSLT_SD2__V___S                                                      0
#define   HI0_CH6_RSLT_SD2__ERR___M                                       0x00000008
#define   HI0_CH6_RSLT_SD2__ERR___S                                                    0
#define   HI0_CH6_RSLT_SD2__F___M                                         0x00000004
#define   HI0_CH6_RSLT_SD2__F___S                                                      0
#define   HI0_CH6_RSLT_SD2__TPD___M                                       0x00000002
#define   HI0_CH6_RSLT_SD2__TPD___S                                                    0
#define   HI0_CH6_RSLT_SD2__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH6_RSLT_SD2__RESERVED_BIT0___S                                          0
#define HI0_CH7_RSLT_SD2                                               (0xA960085C)
#define   HI0_CH7_RSLT_SD2__V___M                                         0x80000000
#define   HI0_CH7_RSLT_SD2__V___S                                                      0
#define   HI0_CH7_RSLT_SD2__ERR___M                                       0x00000008
#define   HI0_CH7_RSLT_SD2__ERR___S                                                    0
#define   HI0_CH7_RSLT_SD2__F___M                                         0x00000004
#define   HI0_CH7_RSLT_SD2__F___S                                                      0
#define   HI0_CH7_RSLT_SD2__TPD___M                                       0x00000002
#define   HI0_CH7_RSLT_SD2__TPD___S                                                    0
#define   HI0_CH7_RSLT_SD2__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH7_RSLT_SD2__RESERVED_BIT0___S                                          0
#define HI0_CH8_RSLT_SD2                                               (0xA9600860)
#define   HI0_CH8_RSLT_SD2__V___M                                         0x80000000
#define   HI0_CH8_RSLT_SD2__V___S                                                      0
#define   HI0_CH8_RSLT_SD2__ERR___M                                       0x00000008
#define   HI0_CH8_RSLT_SD2__ERR___S                                                    0
#define   HI0_CH8_RSLT_SD2__F___M                                         0x00000004
#define   HI0_CH8_RSLT_SD2__F___S                                                      0
#define   HI0_CH8_RSLT_SD2__TPD___M                                       0x00000002
#define   HI0_CH8_RSLT_SD2__TPD___S                                                    0
#define   HI0_CH8_RSLT_SD2__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH8_RSLT_SD2__RESERVED_BIT0___S                                          0
#define HI0_CH9_RSLT_SD2                                               (0xA9600864)
#define   HI0_CH9_RSLT_SD2__V___M                                         0x80000000
#define   HI0_CH9_RSLT_SD2__V___S                                                      0
#define   HI0_CH9_RSLT_SD2__ERR___M                                       0x00000008
#define   HI0_CH9_RSLT_SD2__ERR___S                                                    0
#define   HI0_CH9_RSLT_SD2__F___M                                         0x00000004
#define   HI0_CH9_RSLT_SD2__F___S                                                      0
#define   HI0_CH9_RSLT_SD2__TPD___M                                       0x00000002
#define   HI0_CH9_RSLT_SD2__TPD___S                                                    0
#define   HI0_CH9_RSLT_SD2__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH9_RSLT_SD2__RESERVED_BIT0___S                                          0
#define HI0_CH10_RSLT_SD2                                              (0xA9600868)
#define   HI0_CH10_RSLT_SD2__V___M                                        0x80000000
#define   HI0_CH10_RSLT_SD2__V___S                                                     0
#define   HI0_CH10_RSLT_SD2__ERR___M                                      0x00000008
#define   HI0_CH10_RSLT_SD2__ERR___S                                                   0
#define   HI0_CH10_RSLT_SD2__F___M                                        0x00000004
#define   HI0_CH10_RSLT_SD2__F___S                                                     0
#define   HI0_CH10_RSLT_SD2__TPD___M                                      0x00000002
#define   HI0_CH10_RSLT_SD2__TPD___S                                                   0
#define   HI0_CH10_RSLT_SD2__RESERVED_BIT0___M                            0x00000001
#define   HI0_CH10_RSLT_SD2__RESERVED_BIT0___S                                         0
#define HI0_CH11_RSLT_SD2                                              (0xA960086C)
#define   HI0_CH11_RSLT_SD2__V___M                                        0x80000000
#define   HI0_CH11_RSLT_SD2__V___S                                                     0
#define   HI0_CH11_RSLT_SD2__ERR___M                                      0x00000008
#define   HI0_CH11_RSLT_SD2__ERR___S                                                   0
#define   HI0_CH11_RSLT_SD2__F___M                                        0x00000004
#define   HI0_CH11_RSLT_SD2__F___S                                                     0
#define   HI0_CH11_RSLT_SD2__TPD___M                                      0x00000002
#define   HI0_CH11_RSLT_SD2__TPD___S                                                   0
#define   HI0_CH11_RSLT_SD2__RESERVED_BIT0___M                            0x00000001
#define   HI0_CH11_RSLT_SD2__RESERVED_BIT0___S                                         0
#define HI0_CH12_RSLT_SD2                                              (0xA9600870)
#define   HI0_CH12_RSLT_SD2__V___M                                        0x80000000
#define   HI0_CH12_RSLT_SD2__V___S                                                     0
#define   HI0_CH12_RSLT_SD2__ERR___M                                      0x00000008
#define   HI0_CH12_RSLT_SD2__ERR___S                                                   0
#define   HI0_CH12_RSLT_SD2__F___M                                        0x00000004
#define   HI0_CH12_RSLT_SD2__F___S                                                     0
#define   HI0_CH12_RSLT_SD2__TPD___M                                      0x00000002
#define   HI0_CH12_RSLT_SD2__TPD___S                                                   0
#define   HI0_CH12_RSLT_SD2__RESERVED_BIT0___M                            0x00000001
#define   HI0_CH12_RSLT_SD2__RESERVED_BIT0___S                                         0
#define HI0_CH13_RSLT_SD2                                              (0xA9600874)
#define   HI0_CH13_RSLT_SD2__V___M                                        0x80000000
#define   HI0_CH13_RSLT_SD2__V___S                                                     0
#define   HI0_CH13_RSLT_SD2__ERR___M                                      0x00000008
#define   HI0_CH13_RSLT_SD2__ERR___S                                                   0
#define   HI0_CH13_RSLT_SD2__F___M                                        0x00000004
#define   HI0_CH13_RSLT_SD2__F___S                                                     0
#define   HI0_CH13_RSLT_SD2__TPD___M                                      0x00000002
#define   HI0_CH13_RSLT_SD2__TPD___S                                                   0
#define   HI0_CH13_RSLT_SD2__RESERVED_BIT0___M                            0x00000001
#define   HI0_CH13_RSLT_SD2__RESERVED_BIT0___S                                         0
#define HI0_CH14_RSLT_SD2                                              (0xA9600878)
#define   HI0_CH14_RSLT_SD2__V___M                                        0x80000000
#define   HI0_CH14_RSLT_SD2__V___S                                                     0
#define   HI0_CH14_RSLT_SD2__ERR___M                                      0x00000008
#define   HI0_CH14_RSLT_SD2__ERR___S                                                   0
#define   HI0_CH14_RSLT_SD2__F___M                                        0x00000004
#define   HI0_CH14_RSLT_SD2__F___S                                                     0
#define   HI0_CH14_RSLT_SD2__TPD___M                                      0x00000002
#define   HI0_CH14_RSLT_SD2__TPD___S                                                   0
#define   HI0_CH14_RSLT_SD2__RESERVED_BIT0___M                            0x00000001
#define   HI0_CH14_RSLT_SD2__RESERVED_BIT0___S                                         0
#define HI0_CH15_RSLT_SD2                                              (0xA960087C)
#define   HI0_CH15_RSLT_SD2__V___M                                        0x80000000
#define   HI0_CH15_RSLT_SD2__V___S                                                     0
#define   HI0_CH15_RSLT_SD2__ERR___M                                      0x00000008
#define   HI0_CH15_RSLT_SD2__ERR___S                                                   0
#define   HI0_CH15_RSLT_SD2__F___M                                        0x00000004
#define   HI0_CH15_RSLT_SD2__F___S                                                     0
#define   HI0_CH15_RSLT_SD2__TPD___M                                      0x00000002
#define   HI0_CH15_RSLT_SD2__TPD___S                                                   0
#define   HI0_CH15_RSLT_SD2__RESERVED_BIT0___M                            0x00000001
#define   HI0_CH15_RSLT_SD2__RESERVED_BIT0___S                                         0
#define HI0_CHn_FLUSH_STATE0_SD2(n)                                    (0xA96008804*n)
#define   HI0_CHn_FLUSH_STATE0_SD2_nMIN                   0
#define   HI0_CHn_FLUSH_STATE0_SD2_nMAX                     15
#define   HI0_CHn_FLUSH_STATE0_SD2_ELEM                   16
#define   HI0_CHn_FLUSH_STATE0_SD2__FLUSH_TYPE___M                        0x80000000
#define   HI0_CHn_FLUSH_STATE0_SD2__FLUSH_TYPE___S                                    31
#define   HI0_CHn_FLUSH_STATE0_SD2__FLUSH_TYPE__FLUSH_SHOULD_DISCARD_ANY_DATA_ALR    0x0
#define   HI0_CHn_FLUSH_STATE0_SD2__FLUSH_TYPE__FLUSH_SHOULD_WRITE_ALL_INB_DATA_R    0x1
#define   HI0_CHn_FLUSH_STATE0_SD2__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CHn_FLUSH_STATE0_SD2__RESERVED_BITS30_21___S                            21
#define   HI0_CHn_FLUSH_STATE0_SD2__CMD_ERR___M                           0x00100000
#define   HI0_CHn_FLUSH_STATE0_SD2__CMD_ERR___S                                       20
#define   HI0_CHn_FLUSH_STATE0_SD2__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CHn_FLUSH_STATE0_SD2__LAST_CPLE_MPU___S                                 19
#define   HI0_CHn_FLUSH_STATE0_SD2__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CHn_FLUSH_STATE0_SD2__NO_OTB_INSTR___S                                  18
#define   HI0_CHn_FLUSH_STATE0_SD2__NO_INB_INSTR___M                      0x00020000
#define   HI0_CHn_FLUSH_STATE0_SD2__NO_INB_INSTR___S                                  17
#define   HI0_CHn_FLUSH_STATE0_SD2__NO_DATA_XFER___M                      0x00010000
#define   HI0_CHn_FLUSH_STATE0_SD2__NO_DATA_XFER___S                                  16
#define   HI0_CHn_FLUSH_STATE0_SD2__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CHn_FLUSH_STATE0_SD2__DPH_CMD_TYPE___S                                  14
#define   HI0_CHn_FLUSH_STATE0_SD2__DPH_CMD_TYPE__SINGLE                             0x0
#define   HI0_CHn_FLUSH_STATE0_SD2__DPH_CMD_TYPE__SCATTER_GATHER                     0x1
#define   HI0_CHn_FLUSH_STATE0_SD2__DPH_CMD_TYPE__RESERVED_PROGRAMMING               0x2
#define   HI0_CHn_FLUSH_STATE0_SD2__DPH_CMD_TYPE__BOX                                0x3
#define   HI0_CHn_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CHn_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___S                                13
#define   HI0_CHn_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CHn_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___S                              12
#define   HI0_CHn_FLUSH_STATE0_SD2__LEN_ERROR___M                         0x00000800
#define   HI0_CHn_FLUSH_STATE0_SD2__LEN_ERROR___S                                     11
#define   HI0_CHn_FLUSH_STATE0_SD2__MPU_ERROR___M                         0x00000400
#define   HI0_CHn_FLUSH_STATE0_SD2__MPU_ERROR___S                                     10
#define   HI0_CHn_FLUSH_STATE0_SD2__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CHn_FLUSH_STATE0_SD2__DPH_BUS_ERROR___S                                  9
#define   HI0_CHn_FLUSH_STATE0_SD2__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CHn_FLUSH_STATE0_SD2__CPH_BUS_ERROR___S                                  8
#define   HI0_CHn_FLUSH_STATE0_SD2__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CHn_FLUSH_STATE0_SD2__RESERVED_BITS7_3___S                               3
#define   HI0_CHn_FLUSH_STATE0_SD2__CH_STATE___M                          0x00000006
#define   HI0_CHn_FLUSH_STATE0_SD2__CH_STATE___S                                       1
#define   HI0_CHn_FLUSH_STATE0_SD2__CH_STATE__IDLE                                   0x0
#define   HI0_CHn_FLUSH_STATE0_SD2__CH_STATE__PROCESS                                0x1
#define   HI0_CHn_FLUSH_STATE0_SD2__CH_STATE__FLUSH_WAIT                             0x3
#define   HI0_CHn_FLUSH_STATE0_SD2__V___M                                 0x00000001
#define   HI0_CHn_FLUSH_STATE0_SD2__V___S                                              0
#define   HI0_CHn_FLUSH_STATE0_SD2___M                                    0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE0_SD2___S                                                 0
#define HI0_CH0_FLUSH_STATE0_SD2                                       (0xA9600880)
#define   HI0_CH0_FLUSH_STATE0_SD2__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH0_FLUSH_STATE0_SD2__FLUSH_TYPE___S                                     0
#define   HI0_CH0_FLUSH_STATE0_SD2__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH0_FLUSH_STATE0_SD2__RESERVED_BITS30_21___S                             0
#define   HI0_CH0_FLUSH_STATE0_SD2__CMD_ERR___M                           0x00100000
#define   HI0_CH0_FLUSH_STATE0_SD2__CMD_ERR___S                                        0
#define   HI0_CH0_FLUSH_STATE0_SD2__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH0_FLUSH_STATE0_SD2__LAST_CPLE_MPU___S                                  0
#define   HI0_CH0_FLUSH_STATE0_SD2__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH0_FLUSH_STATE0_SD2__NO_OTB_INSTR___S                                   0
#define   HI0_CH0_FLUSH_STATE0_SD2__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH0_FLUSH_STATE0_SD2__NO_INB_INSTR___S                                   0
#define   HI0_CH0_FLUSH_STATE0_SD2__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH0_FLUSH_STATE0_SD2__NO_DATA_XFER___S                                   0
#define   HI0_CH0_FLUSH_STATE0_SD2__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH0_FLUSH_STATE0_SD2__DPH_CMD_TYPE___S                                   0
#define   HI0_CH0_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH0_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH0_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH0_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH0_FLUSH_STATE0_SD2__LEN_ERROR___M                         0x00000800
#define   HI0_CH0_FLUSH_STATE0_SD2__LEN_ERROR___S                                      0
#define   HI0_CH0_FLUSH_STATE0_SD2__MPU_ERROR___M                         0x00000400
#define   HI0_CH0_FLUSH_STATE0_SD2__MPU_ERROR___S                                      0
#define   HI0_CH0_FLUSH_STATE0_SD2__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH0_FLUSH_STATE0_SD2__DPH_BUS_ERROR___S                                  0
#define   HI0_CH0_FLUSH_STATE0_SD2__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH0_FLUSH_STATE0_SD2__CPH_BUS_ERROR___S                                  0
#define   HI0_CH0_FLUSH_STATE0_SD2__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH0_FLUSH_STATE0_SD2__RESERVED_BITS7_3___S                               0
#define   HI0_CH0_FLUSH_STATE0_SD2__CH_STATE___M                          0x00000006
#define   HI0_CH0_FLUSH_STATE0_SD2__CH_STATE___S                                       0
#define   HI0_CH0_FLUSH_STATE0_SD2__V___M                                 0x00000001
#define   HI0_CH0_FLUSH_STATE0_SD2__V___S                                              0
#define HI0_CH1_FLUSH_STATE0_SD2                                       (0xA9600884)
#define   HI0_CH1_FLUSH_STATE0_SD2__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH1_FLUSH_STATE0_SD2__FLUSH_TYPE___S                                     0
#define   HI0_CH1_FLUSH_STATE0_SD2__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH1_FLUSH_STATE0_SD2__RESERVED_BITS30_21___S                             0
#define   HI0_CH1_FLUSH_STATE0_SD2__CMD_ERR___M                           0x00100000
#define   HI0_CH1_FLUSH_STATE0_SD2__CMD_ERR___S                                        0
#define   HI0_CH1_FLUSH_STATE0_SD2__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH1_FLUSH_STATE0_SD2__LAST_CPLE_MPU___S                                  0
#define   HI0_CH1_FLUSH_STATE0_SD2__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH1_FLUSH_STATE0_SD2__NO_OTB_INSTR___S                                   0
#define   HI0_CH1_FLUSH_STATE0_SD2__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH1_FLUSH_STATE0_SD2__NO_INB_INSTR___S                                   0
#define   HI0_CH1_FLUSH_STATE0_SD2__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH1_FLUSH_STATE0_SD2__NO_DATA_XFER___S                                   0
#define   HI0_CH1_FLUSH_STATE0_SD2__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH1_FLUSH_STATE0_SD2__DPH_CMD_TYPE___S                                   0
#define   HI0_CH1_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH1_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH1_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH1_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH1_FLUSH_STATE0_SD2__LEN_ERROR___M                         0x00000800
#define   HI0_CH1_FLUSH_STATE0_SD2__LEN_ERROR___S                                      0
#define   HI0_CH1_FLUSH_STATE0_SD2__MPU_ERROR___M                         0x00000400
#define   HI0_CH1_FLUSH_STATE0_SD2__MPU_ERROR___S                                      0
#define   HI0_CH1_FLUSH_STATE0_SD2__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH1_FLUSH_STATE0_SD2__DPH_BUS_ERROR___S                                  0
#define   HI0_CH1_FLUSH_STATE0_SD2__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH1_FLUSH_STATE0_SD2__CPH_BUS_ERROR___S                                  0
#define   HI0_CH1_FLUSH_STATE0_SD2__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH1_FLUSH_STATE0_SD2__RESERVED_BITS7_3___S                               0
#define   HI0_CH1_FLUSH_STATE0_SD2__CH_STATE___M                          0x00000006
#define   HI0_CH1_FLUSH_STATE0_SD2__CH_STATE___S                                       0
#define   HI0_CH1_FLUSH_STATE0_SD2__V___M                                 0x00000001
#define   HI0_CH1_FLUSH_STATE0_SD2__V___S                                              0
#define HI0_CH2_FLUSH_STATE0_SD2                                       (0xA9600888)
#define   HI0_CH2_FLUSH_STATE0_SD2__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH2_FLUSH_STATE0_SD2__FLUSH_TYPE___S                                     0
#define   HI0_CH2_FLUSH_STATE0_SD2__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH2_FLUSH_STATE0_SD2__RESERVED_BITS30_21___S                             0
#define   HI0_CH2_FLUSH_STATE0_SD2__CMD_ERR___M                           0x00100000
#define   HI0_CH2_FLUSH_STATE0_SD2__CMD_ERR___S                                        0
#define   HI0_CH2_FLUSH_STATE0_SD2__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH2_FLUSH_STATE0_SD2__LAST_CPLE_MPU___S                                  0
#define   HI0_CH2_FLUSH_STATE0_SD2__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH2_FLUSH_STATE0_SD2__NO_OTB_INSTR___S                                   0
#define   HI0_CH2_FLUSH_STATE0_SD2__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH2_FLUSH_STATE0_SD2__NO_INB_INSTR___S                                   0
#define   HI0_CH2_FLUSH_STATE0_SD2__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH2_FLUSH_STATE0_SD2__NO_DATA_XFER___S                                   0
#define   HI0_CH2_FLUSH_STATE0_SD2__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH2_FLUSH_STATE0_SD2__DPH_CMD_TYPE___S                                   0
#define   HI0_CH2_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH2_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH2_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH2_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH2_FLUSH_STATE0_SD2__LEN_ERROR___M                         0x00000800
#define   HI0_CH2_FLUSH_STATE0_SD2__LEN_ERROR___S                                      0
#define   HI0_CH2_FLUSH_STATE0_SD2__MPU_ERROR___M                         0x00000400
#define   HI0_CH2_FLUSH_STATE0_SD2__MPU_ERROR___S                                      0
#define   HI0_CH2_FLUSH_STATE0_SD2__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH2_FLUSH_STATE0_SD2__DPH_BUS_ERROR___S                                  0
#define   HI0_CH2_FLUSH_STATE0_SD2__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH2_FLUSH_STATE0_SD2__CPH_BUS_ERROR___S                                  0
#define   HI0_CH2_FLUSH_STATE0_SD2__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH2_FLUSH_STATE0_SD2__RESERVED_BITS7_3___S                               0
#define   HI0_CH2_FLUSH_STATE0_SD2__CH_STATE___M                          0x00000006
#define   HI0_CH2_FLUSH_STATE0_SD2__CH_STATE___S                                       0
#define   HI0_CH2_FLUSH_STATE0_SD2__V___M                                 0x00000001
#define   HI0_CH2_FLUSH_STATE0_SD2__V___S                                              0
#define HI0_CH3_FLUSH_STATE0_SD2                                       (0xA960088C)
#define   HI0_CH3_FLUSH_STATE0_SD2__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH3_FLUSH_STATE0_SD2__FLUSH_TYPE___S                                     0
#define   HI0_CH3_FLUSH_STATE0_SD2__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH3_FLUSH_STATE0_SD2__RESERVED_BITS30_21___S                             0
#define   HI0_CH3_FLUSH_STATE0_SD2__CMD_ERR___M                           0x00100000
#define   HI0_CH3_FLUSH_STATE0_SD2__CMD_ERR___S                                        0
#define   HI0_CH3_FLUSH_STATE0_SD2__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH3_FLUSH_STATE0_SD2__LAST_CPLE_MPU___S                                  0
#define   HI0_CH3_FLUSH_STATE0_SD2__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH3_FLUSH_STATE0_SD2__NO_OTB_INSTR___S                                   0
#define   HI0_CH3_FLUSH_STATE0_SD2__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH3_FLUSH_STATE0_SD2__NO_INB_INSTR___S                                   0
#define   HI0_CH3_FLUSH_STATE0_SD2__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH3_FLUSH_STATE0_SD2__NO_DATA_XFER___S                                   0
#define   HI0_CH3_FLUSH_STATE0_SD2__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH3_FLUSH_STATE0_SD2__DPH_CMD_TYPE___S                                   0
#define   HI0_CH3_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH3_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH3_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH3_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH3_FLUSH_STATE0_SD2__LEN_ERROR___M                         0x00000800
#define   HI0_CH3_FLUSH_STATE0_SD2__LEN_ERROR___S                                      0
#define   HI0_CH3_FLUSH_STATE0_SD2__MPU_ERROR___M                         0x00000400
#define   HI0_CH3_FLUSH_STATE0_SD2__MPU_ERROR___S                                      0
#define   HI0_CH3_FLUSH_STATE0_SD2__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH3_FLUSH_STATE0_SD2__DPH_BUS_ERROR___S                                  0
#define   HI0_CH3_FLUSH_STATE0_SD2__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH3_FLUSH_STATE0_SD2__CPH_BUS_ERROR___S                                  0
#define   HI0_CH3_FLUSH_STATE0_SD2__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH3_FLUSH_STATE0_SD2__RESERVED_BITS7_3___S                               0
#define   HI0_CH3_FLUSH_STATE0_SD2__CH_STATE___M                          0x00000006
#define   HI0_CH3_FLUSH_STATE0_SD2__CH_STATE___S                                       0
#define   HI0_CH3_FLUSH_STATE0_SD2__V___M                                 0x00000001
#define   HI0_CH3_FLUSH_STATE0_SD2__V___S                                              0
#define HI0_CH4_FLUSH_STATE0_SD2                                       (0xA9600890)
#define   HI0_CH4_FLUSH_STATE0_SD2__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH4_FLUSH_STATE0_SD2__FLUSH_TYPE___S                                     0
#define   HI0_CH4_FLUSH_STATE0_SD2__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH4_FLUSH_STATE0_SD2__RESERVED_BITS30_21___S                             0
#define   HI0_CH4_FLUSH_STATE0_SD2__CMD_ERR___M                           0x00100000
#define   HI0_CH4_FLUSH_STATE0_SD2__CMD_ERR___S                                        0
#define   HI0_CH4_FLUSH_STATE0_SD2__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH4_FLUSH_STATE0_SD2__LAST_CPLE_MPU___S                                  0
#define   HI0_CH4_FLUSH_STATE0_SD2__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH4_FLUSH_STATE0_SD2__NO_OTB_INSTR___S                                   0
#define   HI0_CH4_FLUSH_STATE0_SD2__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH4_FLUSH_STATE0_SD2__NO_INB_INSTR___S                                   0
#define   HI0_CH4_FLUSH_STATE0_SD2__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH4_FLUSH_STATE0_SD2__NO_DATA_XFER___S                                   0
#define   HI0_CH4_FLUSH_STATE0_SD2__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH4_FLUSH_STATE0_SD2__DPH_CMD_TYPE___S                                   0
#define   HI0_CH4_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH4_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH4_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH4_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH4_FLUSH_STATE0_SD2__LEN_ERROR___M                         0x00000800
#define   HI0_CH4_FLUSH_STATE0_SD2__LEN_ERROR___S                                      0
#define   HI0_CH4_FLUSH_STATE0_SD2__MPU_ERROR___M                         0x00000400
#define   HI0_CH4_FLUSH_STATE0_SD2__MPU_ERROR___S                                      0
#define   HI0_CH4_FLUSH_STATE0_SD2__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH4_FLUSH_STATE0_SD2__DPH_BUS_ERROR___S                                  0
#define   HI0_CH4_FLUSH_STATE0_SD2__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH4_FLUSH_STATE0_SD2__CPH_BUS_ERROR___S                                  0
#define   HI0_CH4_FLUSH_STATE0_SD2__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH4_FLUSH_STATE0_SD2__RESERVED_BITS7_3___S                               0
#define   HI0_CH4_FLUSH_STATE0_SD2__CH_STATE___M                          0x00000006
#define   HI0_CH4_FLUSH_STATE0_SD2__CH_STATE___S                                       0
#define   HI0_CH4_FLUSH_STATE0_SD2__V___M                                 0x00000001
#define   HI0_CH4_FLUSH_STATE0_SD2__V___S                                              0
#define HI0_CH5_FLUSH_STATE0_SD2                                       (0xA9600894)
#define   HI0_CH5_FLUSH_STATE0_SD2__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH5_FLUSH_STATE0_SD2__FLUSH_TYPE___S                                     0
#define   HI0_CH5_FLUSH_STATE0_SD2__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH5_FLUSH_STATE0_SD2__RESERVED_BITS30_21___S                             0
#define   HI0_CH5_FLUSH_STATE0_SD2__CMD_ERR___M                           0x00100000
#define   HI0_CH5_FLUSH_STATE0_SD2__CMD_ERR___S                                        0
#define   HI0_CH5_FLUSH_STATE0_SD2__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH5_FLUSH_STATE0_SD2__LAST_CPLE_MPU___S                                  0
#define   HI0_CH5_FLUSH_STATE0_SD2__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH5_FLUSH_STATE0_SD2__NO_OTB_INSTR___S                                   0
#define   HI0_CH5_FLUSH_STATE0_SD2__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH5_FLUSH_STATE0_SD2__NO_INB_INSTR___S                                   0
#define   HI0_CH5_FLUSH_STATE0_SD2__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH5_FLUSH_STATE0_SD2__NO_DATA_XFER___S                                   0
#define   HI0_CH5_FLUSH_STATE0_SD2__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH5_FLUSH_STATE0_SD2__DPH_CMD_TYPE___S                                   0
#define   HI0_CH5_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH5_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH5_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH5_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH5_FLUSH_STATE0_SD2__LEN_ERROR___M                         0x00000800
#define   HI0_CH5_FLUSH_STATE0_SD2__LEN_ERROR___S                                      0
#define   HI0_CH5_FLUSH_STATE0_SD2__MPU_ERROR___M                         0x00000400
#define   HI0_CH5_FLUSH_STATE0_SD2__MPU_ERROR___S                                      0
#define   HI0_CH5_FLUSH_STATE0_SD2__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH5_FLUSH_STATE0_SD2__DPH_BUS_ERROR___S                                  0
#define   HI0_CH5_FLUSH_STATE0_SD2__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH5_FLUSH_STATE0_SD2__CPH_BUS_ERROR___S                                  0
#define   HI0_CH5_FLUSH_STATE0_SD2__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH5_FLUSH_STATE0_SD2__RESERVED_BITS7_3___S                               0
#define   HI0_CH5_FLUSH_STATE0_SD2__CH_STATE___M                          0x00000006
#define   HI0_CH5_FLUSH_STATE0_SD2__CH_STATE___S                                       0
#define   HI0_CH5_FLUSH_STATE0_SD2__V___M                                 0x00000001
#define   HI0_CH5_FLUSH_STATE0_SD2__V___S                                              0
#define HI0_CH6_FLUSH_STATE0_SD2                                       (0xA9600898)
#define   HI0_CH6_FLUSH_STATE0_SD2__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH6_FLUSH_STATE0_SD2__FLUSH_TYPE___S                                     0
#define   HI0_CH6_FLUSH_STATE0_SD2__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH6_FLUSH_STATE0_SD2__RESERVED_BITS30_21___S                             0
#define   HI0_CH6_FLUSH_STATE0_SD2__CMD_ERR___M                           0x00100000
#define   HI0_CH6_FLUSH_STATE0_SD2__CMD_ERR___S                                        0
#define   HI0_CH6_FLUSH_STATE0_SD2__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH6_FLUSH_STATE0_SD2__LAST_CPLE_MPU___S                                  0
#define   HI0_CH6_FLUSH_STATE0_SD2__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH6_FLUSH_STATE0_SD2__NO_OTB_INSTR___S                                   0
#define   HI0_CH6_FLUSH_STATE0_SD2__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH6_FLUSH_STATE0_SD2__NO_INB_INSTR___S                                   0
#define   HI0_CH6_FLUSH_STATE0_SD2__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH6_FLUSH_STATE0_SD2__NO_DATA_XFER___S                                   0
#define   HI0_CH6_FLUSH_STATE0_SD2__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH6_FLUSH_STATE0_SD2__DPH_CMD_TYPE___S                                   0
#define   HI0_CH6_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH6_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH6_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH6_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH6_FLUSH_STATE0_SD2__LEN_ERROR___M                         0x00000800
#define   HI0_CH6_FLUSH_STATE0_SD2__LEN_ERROR___S                                      0
#define   HI0_CH6_FLUSH_STATE0_SD2__MPU_ERROR___M                         0x00000400
#define   HI0_CH6_FLUSH_STATE0_SD2__MPU_ERROR___S                                      0
#define   HI0_CH6_FLUSH_STATE0_SD2__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH6_FLUSH_STATE0_SD2__DPH_BUS_ERROR___S                                  0
#define   HI0_CH6_FLUSH_STATE0_SD2__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH6_FLUSH_STATE0_SD2__CPH_BUS_ERROR___S                                  0
#define   HI0_CH6_FLUSH_STATE0_SD2__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH6_FLUSH_STATE0_SD2__RESERVED_BITS7_3___S                               0
#define   HI0_CH6_FLUSH_STATE0_SD2__CH_STATE___M                          0x00000006
#define   HI0_CH6_FLUSH_STATE0_SD2__CH_STATE___S                                       0
#define   HI0_CH6_FLUSH_STATE0_SD2__V___M                                 0x00000001
#define   HI0_CH6_FLUSH_STATE0_SD2__V___S                                              0
#define HI0_CH7_FLUSH_STATE0_SD2                                       (0xA960089C)
#define   HI0_CH7_FLUSH_STATE0_SD2__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH7_FLUSH_STATE0_SD2__FLUSH_TYPE___S                                     0
#define   HI0_CH7_FLUSH_STATE0_SD2__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH7_FLUSH_STATE0_SD2__RESERVED_BITS30_21___S                             0
#define   HI0_CH7_FLUSH_STATE0_SD2__CMD_ERR___M                           0x00100000
#define   HI0_CH7_FLUSH_STATE0_SD2__CMD_ERR___S                                        0
#define   HI0_CH7_FLUSH_STATE0_SD2__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH7_FLUSH_STATE0_SD2__LAST_CPLE_MPU___S                                  0
#define   HI0_CH7_FLUSH_STATE0_SD2__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH7_FLUSH_STATE0_SD2__NO_OTB_INSTR___S                                   0
#define   HI0_CH7_FLUSH_STATE0_SD2__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH7_FLUSH_STATE0_SD2__NO_INB_INSTR___S                                   0
#define   HI0_CH7_FLUSH_STATE0_SD2__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH7_FLUSH_STATE0_SD2__NO_DATA_XFER___S                                   0
#define   HI0_CH7_FLUSH_STATE0_SD2__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH7_FLUSH_STATE0_SD2__DPH_CMD_TYPE___S                                   0
#define   HI0_CH7_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH7_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH7_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH7_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH7_FLUSH_STATE0_SD2__LEN_ERROR___M                         0x00000800
#define   HI0_CH7_FLUSH_STATE0_SD2__LEN_ERROR___S                                      0
#define   HI0_CH7_FLUSH_STATE0_SD2__MPU_ERROR___M                         0x00000400
#define   HI0_CH7_FLUSH_STATE0_SD2__MPU_ERROR___S                                      0
#define   HI0_CH7_FLUSH_STATE0_SD2__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH7_FLUSH_STATE0_SD2__DPH_BUS_ERROR___S                                  0
#define   HI0_CH7_FLUSH_STATE0_SD2__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH7_FLUSH_STATE0_SD2__CPH_BUS_ERROR___S                                  0
#define   HI0_CH7_FLUSH_STATE0_SD2__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH7_FLUSH_STATE0_SD2__RESERVED_BITS7_3___S                               0
#define   HI0_CH7_FLUSH_STATE0_SD2__CH_STATE___M                          0x00000006
#define   HI0_CH7_FLUSH_STATE0_SD2__CH_STATE___S                                       0
#define   HI0_CH7_FLUSH_STATE0_SD2__V___M                                 0x00000001
#define   HI0_CH7_FLUSH_STATE0_SD2__V___S                                              0
#define HI0_CH8_FLUSH_STATE0_SD2                                       (0xA96008A0)
#define   HI0_CH8_FLUSH_STATE0_SD2__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH8_FLUSH_STATE0_SD2__FLUSH_TYPE___S                                     0
#define   HI0_CH8_FLUSH_STATE0_SD2__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH8_FLUSH_STATE0_SD2__RESERVED_BITS30_21___S                             0
#define   HI0_CH8_FLUSH_STATE0_SD2__CMD_ERR___M                           0x00100000
#define   HI0_CH8_FLUSH_STATE0_SD2__CMD_ERR___S                                        0
#define   HI0_CH8_FLUSH_STATE0_SD2__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH8_FLUSH_STATE0_SD2__LAST_CPLE_MPU___S                                  0
#define   HI0_CH8_FLUSH_STATE0_SD2__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH8_FLUSH_STATE0_SD2__NO_OTB_INSTR___S                                   0
#define   HI0_CH8_FLUSH_STATE0_SD2__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH8_FLUSH_STATE0_SD2__NO_INB_INSTR___S                                   0
#define   HI0_CH8_FLUSH_STATE0_SD2__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH8_FLUSH_STATE0_SD2__NO_DATA_XFER___S                                   0
#define   HI0_CH8_FLUSH_STATE0_SD2__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH8_FLUSH_STATE0_SD2__DPH_CMD_TYPE___S                                   0
#define   HI0_CH8_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH8_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH8_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH8_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH8_FLUSH_STATE0_SD2__LEN_ERROR___M                         0x00000800
#define   HI0_CH8_FLUSH_STATE0_SD2__LEN_ERROR___S                                      0
#define   HI0_CH8_FLUSH_STATE0_SD2__MPU_ERROR___M                         0x00000400
#define   HI0_CH8_FLUSH_STATE0_SD2__MPU_ERROR___S                                      0
#define   HI0_CH8_FLUSH_STATE0_SD2__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH8_FLUSH_STATE0_SD2__DPH_BUS_ERROR___S                                  0
#define   HI0_CH8_FLUSH_STATE0_SD2__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH8_FLUSH_STATE0_SD2__CPH_BUS_ERROR___S                                  0
#define   HI0_CH8_FLUSH_STATE0_SD2__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH8_FLUSH_STATE0_SD2__RESERVED_BITS7_3___S                               0
#define   HI0_CH8_FLUSH_STATE0_SD2__CH_STATE___M                          0x00000006
#define   HI0_CH8_FLUSH_STATE0_SD2__CH_STATE___S                                       0
#define   HI0_CH8_FLUSH_STATE0_SD2__V___M                                 0x00000001
#define   HI0_CH8_FLUSH_STATE0_SD2__V___S                                              0
#define HI0_CH9_FLUSH_STATE0_SD2                                       (0xA96008A4)
#define   HI0_CH9_FLUSH_STATE0_SD2__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH9_FLUSH_STATE0_SD2__FLUSH_TYPE___S                                     0
#define   HI0_CH9_FLUSH_STATE0_SD2__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH9_FLUSH_STATE0_SD2__RESERVED_BITS30_21___S                             0
#define   HI0_CH9_FLUSH_STATE0_SD2__CMD_ERR___M                           0x00100000
#define   HI0_CH9_FLUSH_STATE0_SD2__CMD_ERR___S                                        0
#define   HI0_CH9_FLUSH_STATE0_SD2__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH9_FLUSH_STATE0_SD2__LAST_CPLE_MPU___S                                  0
#define   HI0_CH9_FLUSH_STATE0_SD2__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH9_FLUSH_STATE0_SD2__NO_OTB_INSTR___S                                   0
#define   HI0_CH9_FLUSH_STATE0_SD2__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH9_FLUSH_STATE0_SD2__NO_INB_INSTR___S                                   0
#define   HI0_CH9_FLUSH_STATE0_SD2__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH9_FLUSH_STATE0_SD2__NO_DATA_XFER___S                                   0
#define   HI0_CH9_FLUSH_STATE0_SD2__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH9_FLUSH_STATE0_SD2__DPH_CMD_TYPE___S                                   0
#define   HI0_CH9_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH9_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH9_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH9_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH9_FLUSH_STATE0_SD2__LEN_ERROR___M                         0x00000800
#define   HI0_CH9_FLUSH_STATE0_SD2__LEN_ERROR___S                                      0
#define   HI0_CH9_FLUSH_STATE0_SD2__MPU_ERROR___M                         0x00000400
#define   HI0_CH9_FLUSH_STATE0_SD2__MPU_ERROR___S                                      0
#define   HI0_CH9_FLUSH_STATE0_SD2__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH9_FLUSH_STATE0_SD2__DPH_BUS_ERROR___S                                  0
#define   HI0_CH9_FLUSH_STATE0_SD2__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH9_FLUSH_STATE0_SD2__CPH_BUS_ERROR___S                                  0
#define   HI0_CH9_FLUSH_STATE0_SD2__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH9_FLUSH_STATE0_SD2__RESERVED_BITS7_3___S                               0
#define   HI0_CH9_FLUSH_STATE0_SD2__CH_STATE___M                          0x00000006
#define   HI0_CH9_FLUSH_STATE0_SD2__CH_STATE___S                                       0
#define   HI0_CH9_FLUSH_STATE0_SD2__V___M                                 0x00000001
#define   HI0_CH9_FLUSH_STATE0_SD2__V___S                                              0
#define HI0_CH10_FLUSH_STATE0_SD2                                      (0xA96008A8)
#define   HI0_CH10_FLUSH_STATE0_SD2__FLUSH_TYPE___M                       0x80000000
#define   HI0_CH10_FLUSH_STATE0_SD2__FLUSH_TYPE___S                                    0
#define   HI0_CH10_FLUSH_STATE0_SD2__RESERVED_BITS30_21___M               0x7FE00000
#define   HI0_CH10_FLUSH_STATE0_SD2__RESERVED_BITS30_21___S                            0
#define   HI0_CH10_FLUSH_STATE0_SD2__CMD_ERR___M                          0x00100000
#define   HI0_CH10_FLUSH_STATE0_SD2__CMD_ERR___S                                       0
#define   HI0_CH10_FLUSH_STATE0_SD2__LAST_CPLE_MPU___M                    0x00080000
#define   HI0_CH10_FLUSH_STATE0_SD2__LAST_CPLE_MPU___S                                 0
#define   HI0_CH10_FLUSH_STATE0_SD2__NO_OTB_INSTR___M                     0x00040000
#define   HI0_CH10_FLUSH_STATE0_SD2__NO_OTB_INSTR___S                                  0
#define   HI0_CH10_FLUSH_STATE0_SD2__NO_INB_INSTR___M                     0x00020000
#define   HI0_CH10_FLUSH_STATE0_SD2__NO_INB_INSTR___S                                  0
#define   HI0_CH10_FLUSH_STATE0_SD2__NO_DATA_XFER___M                     0x00010000
#define   HI0_CH10_FLUSH_STATE0_SD2__NO_DATA_XFER___S                                  0
#define   HI0_CH10_FLUSH_STATE0_SD2__DPH_CMD_TYPE___M                     0x0000C000
#define   HI0_CH10_FLUSH_STATE0_SD2__DPH_CMD_TYPE___S                                  0
#define   HI0_CH10_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___M                   0x00002000
#define   HI0_CH10_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___S                                0
#define   HI0_CH10_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___M                 0x00001000
#define   HI0_CH10_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___S                              0
#define   HI0_CH10_FLUSH_STATE0_SD2__LEN_ERROR___M                        0x00000800
#define   HI0_CH10_FLUSH_STATE0_SD2__LEN_ERROR___S                                     0
#define   HI0_CH10_FLUSH_STATE0_SD2__MPU_ERROR___M                        0x00000400
#define   HI0_CH10_FLUSH_STATE0_SD2__MPU_ERROR___S                                     0
#define   HI0_CH10_FLUSH_STATE0_SD2__DPH_BUS_ERROR___M                    0x00000200
#define   HI0_CH10_FLUSH_STATE0_SD2__DPH_BUS_ERROR___S                                 0
#define   HI0_CH10_FLUSH_STATE0_SD2__CPH_BUS_ERROR___M                    0x00000100
#define   HI0_CH10_FLUSH_STATE0_SD2__CPH_BUS_ERROR___S                                 0
#define   HI0_CH10_FLUSH_STATE0_SD2__RESERVED_BITS7_3___M                 0x000000F8
#define   HI0_CH10_FLUSH_STATE0_SD2__RESERVED_BITS7_3___S                              0
#define   HI0_CH10_FLUSH_STATE0_SD2__CH_STATE___M                         0x00000006
#define   HI0_CH10_FLUSH_STATE0_SD2__CH_STATE___S                                      0
#define   HI0_CH10_FLUSH_STATE0_SD2__V___M                                0x00000001
#define   HI0_CH10_FLUSH_STATE0_SD2__V___S                                             0
#define HI0_CH11_FLUSH_STATE0_SD2                                      (0xA96008AC)
#define   HI0_CH11_FLUSH_STATE0_SD2__FLUSH_TYPE___M                       0x80000000
#define   HI0_CH11_FLUSH_STATE0_SD2__FLUSH_TYPE___S                                    0
#define   HI0_CH11_FLUSH_STATE0_SD2__RESERVED_BITS30_21___M               0x7FE00000
#define   HI0_CH11_FLUSH_STATE0_SD2__RESERVED_BITS30_21___S                            0
#define   HI0_CH11_FLUSH_STATE0_SD2__CMD_ERR___M                          0x00100000
#define   HI0_CH11_FLUSH_STATE0_SD2__CMD_ERR___S                                       0
#define   HI0_CH11_FLUSH_STATE0_SD2__LAST_CPLE_MPU___M                    0x00080000
#define   HI0_CH11_FLUSH_STATE0_SD2__LAST_CPLE_MPU___S                                 0
#define   HI0_CH11_FLUSH_STATE0_SD2__NO_OTB_INSTR___M                     0x00040000
#define   HI0_CH11_FLUSH_STATE0_SD2__NO_OTB_INSTR___S                                  0
#define   HI0_CH11_FLUSH_STATE0_SD2__NO_INB_INSTR___M                     0x00020000
#define   HI0_CH11_FLUSH_STATE0_SD2__NO_INB_INSTR___S                                  0
#define   HI0_CH11_FLUSH_STATE0_SD2__NO_DATA_XFER___M                     0x00010000
#define   HI0_CH11_FLUSH_STATE0_SD2__NO_DATA_XFER___S                                  0
#define   HI0_CH11_FLUSH_STATE0_SD2__DPH_CMD_TYPE___M                     0x0000C000
#define   HI0_CH11_FLUSH_STATE0_SD2__DPH_CMD_TYPE___S                                  0
#define   HI0_CH11_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___M                   0x00002000
#define   HI0_CH11_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___S                                0
#define   HI0_CH11_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___M                 0x00001000
#define   HI0_CH11_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___S                              0
#define   HI0_CH11_FLUSH_STATE0_SD2__LEN_ERROR___M                        0x00000800
#define   HI0_CH11_FLUSH_STATE0_SD2__LEN_ERROR___S                                     0
#define   HI0_CH11_FLUSH_STATE0_SD2__MPU_ERROR___M                        0x00000400
#define   HI0_CH11_FLUSH_STATE0_SD2__MPU_ERROR___S                                     0
#define   HI0_CH11_FLUSH_STATE0_SD2__DPH_BUS_ERROR___M                    0x00000200
#define   HI0_CH11_FLUSH_STATE0_SD2__DPH_BUS_ERROR___S                                 0
#define   HI0_CH11_FLUSH_STATE0_SD2__CPH_BUS_ERROR___M                    0x00000100
#define   HI0_CH11_FLUSH_STATE0_SD2__CPH_BUS_ERROR___S                                 0
#define   HI0_CH11_FLUSH_STATE0_SD2__RESERVED_BITS7_3___M                 0x000000F8
#define   HI0_CH11_FLUSH_STATE0_SD2__RESERVED_BITS7_3___S                              0
#define   HI0_CH11_FLUSH_STATE0_SD2__CH_STATE___M                         0x00000006
#define   HI0_CH11_FLUSH_STATE0_SD2__CH_STATE___S                                      0
#define   HI0_CH11_FLUSH_STATE0_SD2__V___M                                0x00000001
#define   HI0_CH11_FLUSH_STATE0_SD2__V___S                                             0
#define HI0_CH12_FLUSH_STATE0_SD2                                      (0xA96008B0)
#define   HI0_CH12_FLUSH_STATE0_SD2__FLUSH_TYPE___M                       0x80000000
#define   HI0_CH12_FLUSH_STATE0_SD2__FLUSH_TYPE___S                                    0
#define   HI0_CH12_FLUSH_STATE0_SD2__RESERVED_BITS30_21___M               0x7FE00000
#define   HI0_CH12_FLUSH_STATE0_SD2__RESERVED_BITS30_21___S                            0
#define   HI0_CH12_FLUSH_STATE0_SD2__CMD_ERR___M                          0x00100000
#define   HI0_CH12_FLUSH_STATE0_SD2__CMD_ERR___S                                       0
#define   HI0_CH12_FLUSH_STATE0_SD2__LAST_CPLE_MPU___M                    0x00080000
#define   HI0_CH12_FLUSH_STATE0_SD2__LAST_CPLE_MPU___S                                 0
#define   HI0_CH12_FLUSH_STATE0_SD2__NO_OTB_INSTR___M                     0x00040000
#define   HI0_CH12_FLUSH_STATE0_SD2__NO_OTB_INSTR___S                                  0
#define   HI0_CH12_FLUSH_STATE0_SD2__NO_INB_INSTR___M                     0x00020000
#define   HI0_CH12_FLUSH_STATE0_SD2__NO_INB_INSTR___S                                  0
#define   HI0_CH12_FLUSH_STATE0_SD2__NO_DATA_XFER___M                     0x00010000
#define   HI0_CH12_FLUSH_STATE0_SD2__NO_DATA_XFER___S                                  0
#define   HI0_CH12_FLUSH_STATE0_SD2__DPH_CMD_TYPE___M                     0x0000C000
#define   HI0_CH12_FLUSH_STATE0_SD2__DPH_CMD_TYPE___S                                  0
#define   HI0_CH12_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___M                   0x00002000
#define   HI0_CH12_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___S                                0
#define   HI0_CH12_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___M                 0x00001000
#define   HI0_CH12_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___S                              0
#define   HI0_CH12_FLUSH_STATE0_SD2__LEN_ERROR___M                        0x00000800
#define   HI0_CH12_FLUSH_STATE0_SD2__LEN_ERROR___S                                     0
#define   HI0_CH12_FLUSH_STATE0_SD2__MPU_ERROR___M                        0x00000400
#define   HI0_CH12_FLUSH_STATE0_SD2__MPU_ERROR___S                                     0
#define   HI0_CH12_FLUSH_STATE0_SD2__DPH_BUS_ERROR___M                    0x00000200
#define   HI0_CH12_FLUSH_STATE0_SD2__DPH_BUS_ERROR___S                                 0
#define   HI0_CH12_FLUSH_STATE0_SD2__CPH_BUS_ERROR___M                    0x00000100
#define   HI0_CH12_FLUSH_STATE0_SD2__CPH_BUS_ERROR___S                                 0
#define   HI0_CH12_FLUSH_STATE0_SD2__RESERVED_BITS7_3___M                 0x000000F8
#define   HI0_CH12_FLUSH_STATE0_SD2__RESERVED_BITS7_3___S                              0
#define   HI0_CH12_FLUSH_STATE0_SD2__CH_STATE___M                         0x00000006
#define   HI0_CH12_FLUSH_STATE0_SD2__CH_STATE___S                                      0
#define   HI0_CH12_FLUSH_STATE0_SD2__V___M                                0x00000001
#define   HI0_CH12_FLUSH_STATE0_SD2__V___S                                             0
#define HI0_CH13_FLUSH_STATE0_SD2                                      (0xA96008B4)
#define   HI0_CH13_FLUSH_STATE0_SD2__FLUSH_TYPE___M                       0x80000000
#define   HI0_CH13_FLUSH_STATE0_SD2__FLUSH_TYPE___S                                    0
#define   HI0_CH13_FLUSH_STATE0_SD2__RESERVED_BITS30_21___M               0x7FE00000
#define   HI0_CH13_FLUSH_STATE0_SD2__RESERVED_BITS30_21___S                            0
#define   HI0_CH13_FLUSH_STATE0_SD2__CMD_ERR___M                          0x00100000
#define   HI0_CH13_FLUSH_STATE0_SD2__CMD_ERR___S                                       0
#define   HI0_CH13_FLUSH_STATE0_SD2__LAST_CPLE_MPU___M                    0x00080000
#define   HI0_CH13_FLUSH_STATE0_SD2__LAST_CPLE_MPU___S                                 0
#define   HI0_CH13_FLUSH_STATE0_SD2__NO_OTB_INSTR___M                     0x00040000
#define   HI0_CH13_FLUSH_STATE0_SD2__NO_OTB_INSTR___S                                  0
#define   HI0_CH13_FLUSH_STATE0_SD2__NO_INB_INSTR___M                     0x00020000
#define   HI0_CH13_FLUSH_STATE0_SD2__NO_INB_INSTR___S                                  0
#define   HI0_CH13_FLUSH_STATE0_SD2__NO_DATA_XFER___M                     0x00010000
#define   HI0_CH13_FLUSH_STATE0_SD2__NO_DATA_XFER___S                                  0
#define   HI0_CH13_FLUSH_STATE0_SD2__DPH_CMD_TYPE___M                     0x0000C000
#define   HI0_CH13_FLUSH_STATE0_SD2__DPH_CMD_TYPE___S                                  0
#define   HI0_CH13_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___M                   0x00002000
#define   HI0_CH13_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___S                                0
#define   HI0_CH13_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___M                 0x00001000
#define   HI0_CH13_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___S                              0
#define   HI0_CH13_FLUSH_STATE0_SD2__LEN_ERROR___M                        0x00000800
#define   HI0_CH13_FLUSH_STATE0_SD2__LEN_ERROR___S                                     0
#define   HI0_CH13_FLUSH_STATE0_SD2__MPU_ERROR___M                        0x00000400
#define   HI0_CH13_FLUSH_STATE0_SD2__MPU_ERROR___S                                     0
#define   HI0_CH13_FLUSH_STATE0_SD2__DPH_BUS_ERROR___M                    0x00000200
#define   HI0_CH13_FLUSH_STATE0_SD2__DPH_BUS_ERROR___S                                 0
#define   HI0_CH13_FLUSH_STATE0_SD2__CPH_BUS_ERROR___M                    0x00000100
#define   HI0_CH13_FLUSH_STATE0_SD2__CPH_BUS_ERROR___S                                 0
#define   HI0_CH13_FLUSH_STATE0_SD2__RESERVED_BITS7_3___M                 0x000000F8
#define   HI0_CH13_FLUSH_STATE0_SD2__RESERVED_BITS7_3___S                              0
#define   HI0_CH13_FLUSH_STATE0_SD2__CH_STATE___M                         0x00000006
#define   HI0_CH13_FLUSH_STATE0_SD2__CH_STATE___S                                      0
#define   HI0_CH13_FLUSH_STATE0_SD2__V___M                                0x00000001
#define   HI0_CH13_FLUSH_STATE0_SD2__V___S                                             0
#define HI0_CH14_FLUSH_STATE0_SD2                                      (0xA96008B8)
#define   HI0_CH14_FLUSH_STATE0_SD2__FLUSH_TYPE___M                       0x80000000
#define   HI0_CH14_FLUSH_STATE0_SD2__FLUSH_TYPE___S                                    0
#define   HI0_CH14_FLUSH_STATE0_SD2__RESERVED_BITS30_21___M               0x7FE00000
#define   HI0_CH14_FLUSH_STATE0_SD2__RESERVED_BITS30_21___S                            0
#define   HI0_CH14_FLUSH_STATE0_SD2__CMD_ERR___M                          0x00100000
#define   HI0_CH14_FLUSH_STATE0_SD2__CMD_ERR___S                                       0
#define   HI0_CH14_FLUSH_STATE0_SD2__LAST_CPLE_MPU___M                    0x00080000
#define   HI0_CH14_FLUSH_STATE0_SD2__LAST_CPLE_MPU___S                                 0
#define   HI0_CH14_FLUSH_STATE0_SD2__NO_OTB_INSTR___M                     0x00040000
#define   HI0_CH14_FLUSH_STATE0_SD2__NO_OTB_INSTR___S                                  0
#define   HI0_CH14_FLUSH_STATE0_SD2__NO_INB_INSTR___M                     0x00020000
#define   HI0_CH14_FLUSH_STATE0_SD2__NO_INB_INSTR___S                                  0
#define   HI0_CH14_FLUSH_STATE0_SD2__NO_DATA_XFER___M                     0x00010000
#define   HI0_CH14_FLUSH_STATE0_SD2__NO_DATA_XFER___S                                  0
#define   HI0_CH14_FLUSH_STATE0_SD2__DPH_CMD_TYPE___M                     0x0000C000
#define   HI0_CH14_FLUSH_STATE0_SD2__DPH_CMD_TYPE___S                                  0
#define   HI0_CH14_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___M                   0x00002000
#define   HI0_CH14_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___S                                0
#define   HI0_CH14_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___M                 0x00001000
#define   HI0_CH14_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___S                              0
#define   HI0_CH14_FLUSH_STATE0_SD2__LEN_ERROR___M                        0x00000800
#define   HI0_CH14_FLUSH_STATE0_SD2__LEN_ERROR___S                                     0
#define   HI0_CH14_FLUSH_STATE0_SD2__MPU_ERROR___M                        0x00000400
#define   HI0_CH14_FLUSH_STATE0_SD2__MPU_ERROR___S                                     0
#define   HI0_CH14_FLUSH_STATE0_SD2__DPH_BUS_ERROR___M                    0x00000200
#define   HI0_CH14_FLUSH_STATE0_SD2__DPH_BUS_ERROR___S                                 0
#define   HI0_CH14_FLUSH_STATE0_SD2__CPH_BUS_ERROR___M                    0x00000100
#define   HI0_CH14_FLUSH_STATE0_SD2__CPH_BUS_ERROR___S                                 0
#define   HI0_CH14_FLUSH_STATE0_SD2__RESERVED_BITS7_3___M                 0x000000F8
#define   HI0_CH14_FLUSH_STATE0_SD2__RESERVED_BITS7_3___S                              0
#define   HI0_CH14_FLUSH_STATE0_SD2__CH_STATE___M                         0x00000006
#define   HI0_CH14_FLUSH_STATE0_SD2__CH_STATE___S                                      0
#define   HI0_CH14_FLUSH_STATE0_SD2__V___M                                0x00000001
#define   HI0_CH14_FLUSH_STATE0_SD2__V___S                                             0
#define HI0_CH15_FLUSH_STATE0_SD2                                      (0xA96008BC)
#define   HI0_CH15_FLUSH_STATE0_SD2__FLUSH_TYPE___M                       0x80000000
#define   HI0_CH15_FLUSH_STATE0_SD2__FLUSH_TYPE___S                                    0
#define   HI0_CH15_FLUSH_STATE0_SD2__RESERVED_BITS30_21___M               0x7FE00000
#define   HI0_CH15_FLUSH_STATE0_SD2__RESERVED_BITS30_21___S                            0
#define   HI0_CH15_FLUSH_STATE0_SD2__CMD_ERR___M                          0x00100000
#define   HI0_CH15_FLUSH_STATE0_SD2__CMD_ERR___S                                       0
#define   HI0_CH15_FLUSH_STATE0_SD2__LAST_CPLE_MPU___M                    0x00080000
#define   HI0_CH15_FLUSH_STATE0_SD2__LAST_CPLE_MPU___S                                 0
#define   HI0_CH15_FLUSH_STATE0_SD2__NO_OTB_INSTR___M                     0x00040000
#define   HI0_CH15_FLUSH_STATE0_SD2__NO_OTB_INSTR___S                                  0
#define   HI0_CH15_FLUSH_STATE0_SD2__NO_INB_INSTR___M                     0x00020000
#define   HI0_CH15_FLUSH_STATE0_SD2__NO_INB_INSTR___S                                  0
#define   HI0_CH15_FLUSH_STATE0_SD2__NO_DATA_XFER___M                     0x00010000
#define   HI0_CH15_FLUSH_STATE0_SD2__NO_DATA_XFER___S                                  0
#define   HI0_CH15_FLUSH_STATE0_SD2__DPH_CMD_TYPE___M                     0x0000C000
#define   HI0_CH15_FLUSH_STATE0_SD2__DPH_CMD_TYPE___S                                  0
#define   HI0_CH15_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___M                   0x00002000
#define   HI0_CH15_FLUSH_STATE0_SD2__PTR_NUM_OVRFLW___S                                0
#define   HI0_CH15_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___M                 0x00001000
#define   HI0_CH15_FLUSH_STATE0_SD2__DSCR_INDX_OVRFLW___S                              0
#define   HI0_CH15_FLUSH_STATE0_SD2__LEN_ERROR___M                        0x00000800
#define   HI0_CH15_FLUSH_STATE0_SD2__LEN_ERROR___S                                     0
#define   HI0_CH15_FLUSH_STATE0_SD2__MPU_ERROR___M                        0x00000400
#define   HI0_CH15_FLUSH_STATE0_SD2__MPU_ERROR___S                                     0
#define   HI0_CH15_FLUSH_STATE0_SD2__DPH_BUS_ERROR___M                    0x00000200
#define   HI0_CH15_FLUSH_STATE0_SD2__DPH_BUS_ERROR___S                                 0
#define   HI0_CH15_FLUSH_STATE0_SD2__CPH_BUS_ERROR___M                    0x00000100
#define   HI0_CH15_FLUSH_STATE0_SD2__CPH_BUS_ERROR___S                                 0
#define   HI0_CH15_FLUSH_STATE0_SD2__RESERVED_BITS7_3___M                 0x000000F8
#define   HI0_CH15_FLUSH_STATE0_SD2__RESERVED_BITS7_3___S                              0
#define   HI0_CH15_FLUSH_STATE0_SD2__CH_STATE___M                         0x00000006
#define   HI0_CH15_FLUSH_STATE0_SD2__CH_STATE___S                                      0
#define   HI0_CH15_FLUSH_STATE0_SD2__V___M                                0x00000001
#define   HI0_CH15_FLUSH_STATE0_SD2__V___S                                             0
#define HI0_CHn_FLUSH_STATE1_SD2(n)                                    (0xA96008C04*n)
#define   HI0_CHn_FLUSH_STATE1_SD2_nMIN                   0
#define   HI0_CHn_FLUSH_STATE1_SD2_nMAX                     15
#define   HI0_CHn_FLUSH_STATE1_SD2_ELEM                   16
#define   HI0_CHn_FLUSH_STATE1_SD2__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE1_SD2__CMD_ADDR___S                                       0
#define   HI0_CHn_FLUSH_STATE1_SD2___M                                    0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE1_SD2___S                                                 0
#define HI0_CH0_FLUSH_STATE1_SD2                                       (0xA96008C0)
#define   HI0_CH0_FLUSH_STATE1_SD2__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH0_FLUSH_STATE1_SD2__CMD_ADDR___S                                       0
#define HI0_CH1_FLUSH_STATE1_SD2                                       (0xA96008C4)
#define   HI0_CH1_FLUSH_STATE1_SD2__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH1_FLUSH_STATE1_SD2__CMD_ADDR___S                                       0
#define HI0_CH2_FLUSH_STATE1_SD2                                       (0xA96008C8)
#define   HI0_CH2_FLUSH_STATE1_SD2__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH2_FLUSH_STATE1_SD2__CMD_ADDR___S                                       0
#define HI0_CH3_FLUSH_STATE1_SD2                                       (0xA96008CC)
#define   HI0_CH3_FLUSH_STATE1_SD2__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH3_FLUSH_STATE1_SD2__CMD_ADDR___S                                       0
#define HI0_CH4_FLUSH_STATE1_SD2                                       (0xA96008D0)
#define   HI0_CH4_FLUSH_STATE1_SD2__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH4_FLUSH_STATE1_SD2__CMD_ADDR___S                                       0
#define HI0_CH5_FLUSH_STATE1_SD2                                       (0xA96008D4)
#define   HI0_CH5_FLUSH_STATE1_SD2__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH5_FLUSH_STATE1_SD2__CMD_ADDR___S                                       0
#define HI0_CH6_FLUSH_STATE1_SD2                                       (0xA96008D8)
#define   HI0_CH6_FLUSH_STATE1_SD2__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH6_FLUSH_STATE1_SD2__CMD_ADDR___S                                       0
#define HI0_CH7_FLUSH_STATE1_SD2                                       (0xA96008DC)
#define   HI0_CH7_FLUSH_STATE1_SD2__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH7_FLUSH_STATE1_SD2__CMD_ADDR___S                                       0
#define HI0_CH8_FLUSH_STATE1_SD2                                       (0xA96008E0)
#define   HI0_CH8_FLUSH_STATE1_SD2__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH8_FLUSH_STATE1_SD2__CMD_ADDR___S                                       0
#define HI0_CH9_FLUSH_STATE1_SD2                                       (0xA96008E4)
#define   HI0_CH9_FLUSH_STATE1_SD2__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH9_FLUSH_STATE1_SD2__CMD_ADDR___S                                       0
#define HI0_CH10_FLUSH_STATE1_SD2                                      (0xA96008E8)
#define   HI0_CH10_FLUSH_STATE1_SD2__CMD_ADDR___M                         0xFFFFFFFF
#define   HI0_CH10_FLUSH_STATE1_SD2__CMD_ADDR___S                                      0
#define HI0_CH11_FLUSH_STATE1_SD2                                      (0xA96008EC)
#define   HI0_CH11_FLUSH_STATE1_SD2__CMD_ADDR___M                         0xFFFFFFFF
#define   HI0_CH11_FLUSH_STATE1_SD2__CMD_ADDR___S                                      0
#define HI0_CH12_FLUSH_STATE1_SD2                                      (0xA96008F0)
#define   HI0_CH12_FLUSH_STATE1_SD2__CMD_ADDR___M                         0xFFFFFFFF
#define   HI0_CH12_FLUSH_STATE1_SD2__CMD_ADDR___S                                      0
#define HI0_CH13_FLUSH_STATE1_SD2                                      (0xA96008F4)
#define   HI0_CH13_FLUSH_STATE1_SD2__CMD_ADDR___M                         0xFFFFFFFF
#define   HI0_CH13_FLUSH_STATE1_SD2__CMD_ADDR___S                                      0
#define HI0_CH14_FLUSH_STATE1_SD2                                      (0xA96008F8)
#define   HI0_CH14_FLUSH_STATE1_SD2__CMD_ADDR___M                         0xFFFFFFFF
#define   HI0_CH14_FLUSH_STATE1_SD2__CMD_ADDR___S                                      0
#define HI0_CH15_FLUSH_STATE1_SD2                                      (0xA96008FC)
#define   HI0_CH15_FLUSH_STATE1_SD2__CMD_ADDR___M                         0xFFFFFFFF
#define   HI0_CH15_FLUSH_STATE1_SD2__CMD_ADDR___S                                      0
#define HI0_CHn_FLUSH_STATE2_SD2(n)                                    (0xA96009004*n)
#define   HI0_CHn_FLUSH_STATE2_SD2_nMIN                   0
#define   HI0_CHn_FLUSH_STATE2_SD2_nMAX                     15
#define   HI0_CHn_FLUSH_STATE2_SD2_ELEM                   16
#define   HI0_CHn_FLUSH_STATE2_SD2__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE2_SD2__RESERVED_BITS31_0___S                              0
#define   HI0_CHn_FLUSH_STATE2_SD2___M                                    0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE2_SD2___S                                                 0
#define HI0_CH0_FLUSH_STATE2_SD2                                       (0xA9600900)
#define   HI0_CH0_FLUSH_STATE2_SD2__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH0_FLUSH_STATE2_SD2__RESERVED_BITS31_0___S                              0
#define HI0_CH1_FLUSH_STATE2_SD2                                       (0xA9600904)
#define   HI0_CH1_FLUSH_STATE2_SD2__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH1_FLUSH_STATE2_SD2__RESERVED_BITS31_0___S                              0
#define HI0_CH2_FLUSH_STATE2_SD2                                       (0xA9600908)
#define   HI0_CH2_FLUSH_STATE2_SD2__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH2_FLUSH_STATE2_SD2__RESERVED_BITS31_0___S                              0
#define HI0_CH3_FLUSH_STATE2_SD2                                       (0xA960090C)
#define   HI0_CH3_FLUSH_STATE2_SD2__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH3_FLUSH_STATE2_SD2__RESERVED_BITS31_0___S                              0
#define HI0_CH4_FLUSH_STATE2_SD2                                       (0xA9600910)
#define   HI0_CH4_FLUSH_STATE2_SD2__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH4_FLUSH_STATE2_SD2__RESERVED_BITS31_0___S                              0
#define HI0_CH5_FLUSH_STATE2_SD2                                       (0xA9600914)
#define   HI0_CH5_FLUSH_STATE2_SD2__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH5_FLUSH_STATE2_SD2__RESERVED_BITS31_0___S                              0
#define HI0_CH6_FLUSH_STATE2_SD2                                       (0xA9600918)
#define   HI0_CH6_FLUSH_STATE2_SD2__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH6_FLUSH_STATE2_SD2__RESERVED_BITS31_0___S                              0
#define HI0_CH7_FLUSH_STATE2_SD2                                       (0xA960091C)
#define   HI0_CH7_FLUSH_STATE2_SD2__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH7_FLUSH_STATE2_SD2__RESERVED_BITS31_0___S                              0
#define HI0_CH8_FLUSH_STATE2_SD2                                       (0xA9600920)
#define   HI0_CH8_FLUSH_STATE2_SD2__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH8_FLUSH_STATE2_SD2__RESERVED_BITS31_0___S                              0
#define HI0_CH9_FLUSH_STATE2_SD2                                       (0xA9600924)
#define   HI0_CH9_FLUSH_STATE2_SD2__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH9_FLUSH_STATE2_SD2__RESERVED_BITS31_0___S                              0
#define HI0_CH10_FLUSH_STATE2_SD2                                      (0xA9600928)
#define   HI0_CH10_FLUSH_STATE2_SD2__RESERVED_BITS31_0___M                0xFFFFFFFF
#define   HI0_CH10_FLUSH_STATE2_SD2__RESERVED_BITS31_0___S                             0
#define HI0_CH11_FLUSH_STATE2_SD2                                      (0xA960092C)
#define   HI0_CH11_FLUSH_STATE2_SD2__RESERVED_BITS31_0___M                0xFFFFFFFF
#define   HI0_CH11_FLUSH_STATE2_SD2__RESERVED_BITS31_0___S                             0
#define HI0_CH12_FLUSH_STATE2_SD2                                      (0xA9600930)
#define   HI0_CH12_FLUSH_STATE2_SD2__RESERVED_BITS31_0___M                0xFFFFFFFF
#define   HI0_CH12_FLUSH_STATE2_SD2__RESERVED_BITS31_0___S                             0
#define HI0_CH13_FLUSH_STATE2_SD2                                      (0xA9600934)
#define   HI0_CH13_FLUSH_STATE2_SD2__RESERVED_BITS31_0___M                0xFFFFFFFF
#define   HI0_CH13_FLUSH_STATE2_SD2__RESERVED_BITS31_0___S                             0
#define HI0_CH14_FLUSH_STATE2_SD2                                      (0xA9600938)
#define   HI0_CH14_FLUSH_STATE2_SD2__RESERVED_BITS31_0___M                0xFFFFFFFF
#define   HI0_CH14_FLUSH_STATE2_SD2__RESERVED_BITS31_0___S                             0
#define HI0_CH15_FLUSH_STATE2_SD2                                      (0xA960093C)
#define   HI0_CH15_FLUSH_STATE2_SD2__RESERVED_BITS31_0___M                0xFFFFFFFF
#define   HI0_CH15_FLUSH_STATE2_SD2__RESERVED_BITS31_0___S                             0
#define HI0_CHn_FLUSH_STATE3_SD2(n)                                    (0xA96009404*n)
#define   HI0_CHn_FLUSH_STATE3_SD2_nMIN                   0
#define   HI0_CHn_FLUSH_STATE3_SD2_nMAX                     15
#define   HI0_CHn_FLUSH_STATE3_SD2_ELEM                   16
#define   HI0_CHn_FLUSH_STATE3_SD2__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CHn_FLUSH_STATE3_SD2__DST_REM_LEN___S                                   16
#define   HI0_CHn_FLUSH_STATE3_SD2__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CHn_FLUSH_STATE3_SD2__SRC_REM_LEN___S                                    0
#define   HI0_CHn_FLUSH_STATE3_SD2___M                                    0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE3_SD2___S                                                 0
#define HI0_CH0_FLUSH_STATE3_SD2                                       (0xA9600940)
#define   HI0_CH0_FLUSH_STATE3_SD2__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH0_FLUSH_STATE3_SD2__DST_REM_LEN___S                                    0
#define   HI0_CH0_FLUSH_STATE3_SD2__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH0_FLUSH_STATE3_SD2__SRC_REM_LEN___S                                    0
#define HI0_CH1_FLUSH_STATE3_SD2                                       (0xA9600944)
#define   HI0_CH1_FLUSH_STATE3_SD2__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH1_FLUSH_STATE3_SD2__DST_REM_LEN___S                                    0
#define   HI0_CH1_FLUSH_STATE3_SD2__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH1_FLUSH_STATE3_SD2__SRC_REM_LEN___S                                    0
#define HI0_CH2_FLUSH_STATE3_SD2                                       (0xA9600948)
#define   HI0_CH2_FLUSH_STATE3_SD2__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH2_FLUSH_STATE3_SD2__DST_REM_LEN___S                                    0
#define   HI0_CH2_FLUSH_STATE3_SD2__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH2_FLUSH_STATE3_SD2__SRC_REM_LEN___S                                    0
#define HI0_CH3_FLUSH_STATE3_SD2                                       (0xA960094C)
#define   HI0_CH3_FLUSH_STATE3_SD2__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH3_FLUSH_STATE3_SD2__DST_REM_LEN___S                                    0
#define   HI0_CH3_FLUSH_STATE3_SD2__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH3_FLUSH_STATE3_SD2__SRC_REM_LEN___S                                    0
#define HI0_CH4_FLUSH_STATE3_SD2                                       (0xA9600950)
#define   HI0_CH4_FLUSH_STATE3_SD2__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH4_FLUSH_STATE3_SD2__DST_REM_LEN___S                                    0
#define   HI0_CH4_FLUSH_STATE3_SD2__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH4_FLUSH_STATE3_SD2__SRC_REM_LEN___S                                    0
#define HI0_CH5_FLUSH_STATE3_SD2                                       (0xA9600954)
#define   HI0_CH5_FLUSH_STATE3_SD2__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH5_FLUSH_STATE3_SD2__DST_REM_LEN___S                                    0
#define   HI0_CH5_FLUSH_STATE3_SD2__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH5_FLUSH_STATE3_SD2__SRC_REM_LEN___S                                    0
#define HI0_CH6_FLUSH_STATE3_SD2                                       (0xA9600958)
#define   HI0_CH6_FLUSH_STATE3_SD2__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH6_FLUSH_STATE3_SD2__DST_REM_LEN___S                                    0
#define   HI0_CH6_FLUSH_STATE3_SD2__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH6_FLUSH_STATE3_SD2__SRC_REM_LEN___S                                    0
#define HI0_CH7_FLUSH_STATE3_SD2                                       (0xA960095C)
#define   HI0_CH7_FLUSH_STATE3_SD2__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH7_FLUSH_STATE3_SD2__DST_REM_LEN___S                                    0
#define   HI0_CH7_FLUSH_STATE3_SD2__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH7_FLUSH_STATE3_SD2__SRC_REM_LEN___S                                    0
#define HI0_CH8_FLUSH_STATE3_SD2                                       (0xA9600960)
#define   HI0_CH8_FLUSH_STATE3_SD2__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH8_FLUSH_STATE3_SD2__DST_REM_LEN___S                                    0
#define   HI0_CH8_FLUSH_STATE3_SD2__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH8_FLUSH_STATE3_SD2__SRC_REM_LEN___S                                    0
#define HI0_CH9_FLUSH_STATE3_SD2                                       (0xA9600964)
#define   HI0_CH9_FLUSH_STATE3_SD2__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH9_FLUSH_STATE3_SD2__DST_REM_LEN___S                                    0
#define   HI0_CH9_FLUSH_STATE3_SD2__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH9_FLUSH_STATE3_SD2__SRC_REM_LEN___S                                    0
#define HI0_CH10_FLUSH_STATE3_SD2                                      (0xA9600968)
#define   HI0_CH10_FLUSH_STATE3_SD2__DST_REM_LEN___M                      0xFFFF0000
#define   HI0_CH10_FLUSH_STATE3_SD2__DST_REM_LEN___S                                   0
#define   HI0_CH10_FLUSH_STATE3_SD2__SRC_REM_LEN___M                      0x0000FFFF
#define   HI0_CH10_FLUSH_STATE3_SD2__SRC_REM_LEN___S                                   0
#define HI0_CH11_FLUSH_STATE3_SD2                                      (0xA960096C)
#define   HI0_CH11_FLUSH_STATE3_SD2__DST_REM_LEN___M                      0xFFFF0000
#define   HI0_CH11_FLUSH_STATE3_SD2__DST_REM_LEN___S                                   0
#define   HI0_CH11_FLUSH_STATE3_SD2__SRC_REM_LEN___M                      0x0000FFFF
#define   HI0_CH11_FLUSH_STATE3_SD2__SRC_REM_LEN___S                                   0
#define HI0_CH12_FLUSH_STATE3_SD2                                      (0xA9600970)
#define   HI0_CH12_FLUSH_STATE3_SD2__DST_REM_LEN___M                      0xFFFF0000
#define   HI0_CH12_FLUSH_STATE3_SD2__DST_REM_LEN___S                                   0
#define   HI0_CH12_FLUSH_STATE3_SD2__SRC_REM_LEN___M                      0x0000FFFF
#define   HI0_CH12_FLUSH_STATE3_SD2__SRC_REM_LEN___S                                   0
#define HI0_CH13_FLUSH_STATE3_SD2                                      (0xA9600974)
#define   HI0_CH13_FLUSH_STATE3_SD2__DST_REM_LEN___M                      0xFFFF0000
#define   HI0_CH13_FLUSH_STATE3_SD2__DST_REM_LEN___S                                   0
#define   HI0_CH13_FLUSH_STATE3_SD2__SRC_REM_LEN___M                      0x0000FFFF
#define   HI0_CH13_FLUSH_STATE3_SD2__SRC_REM_LEN___S                                   0
#define HI0_CH14_FLUSH_STATE3_SD2                                      (0xA9600978)
#define   HI0_CH14_FLUSH_STATE3_SD2__DST_REM_LEN___M                      0xFFFF0000
#define   HI0_CH14_FLUSH_STATE3_SD2__DST_REM_LEN___S                                   0
#define   HI0_CH14_FLUSH_STATE3_SD2__SRC_REM_LEN___M                      0x0000FFFF
#define   HI0_CH14_FLUSH_STATE3_SD2__SRC_REM_LEN___S                                   0
#define HI0_CH15_FLUSH_STATE3_SD2                                      (0xA960097C)
#define   HI0_CH15_FLUSH_STATE3_SD2__DST_REM_LEN___M                      0xFFFF0000
#define   HI0_CH15_FLUSH_STATE3_SD2__DST_REM_LEN___S                                   0
#define   HI0_CH15_FLUSH_STATE3_SD2__SRC_REM_LEN___M                      0x0000FFFF
#define   HI0_CH15_FLUSH_STATE3_SD2__SRC_REM_LEN___S                                   0
#define HI0_CHn_FLUSH_STATE4_SD2(n)                                    (0xA96009804*n)
#define   HI0_CHn_FLUSH_STATE4_SD2_nMIN                   0
#define   HI0_CHn_FLUSH_STATE4_SD2_nMAX                     15
#define   HI0_CHn_FLUSH_STATE4_SD2_ELEM                   16
#define   HI0_CHn_FLUSH_STATE4_SD2__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CHn_FLUSH_STATE4_SD2__DST_DSCR_NUM___S                                  16
#define   HI0_CHn_FLUSH_STATE4_SD2__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CHn_FLUSH_STATE4_SD2__SRC_DSCR_NUM___S                                   0
#define   HI0_CHn_FLUSH_STATE4_SD2___M                                    0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE4_SD2___S                                                 0
#define HI0_CH0_FLUSH_STATE4_SD2                                       (0xA9600980)
#define   HI0_CH0_FLUSH_STATE4_SD2__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH0_FLUSH_STATE4_SD2__DST_DSCR_NUM___S                                   0
#define   HI0_CH0_FLUSH_STATE4_SD2__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH0_FLUSH_STATE4_SD2__SRC_DSCR_NUM___S                                   0
#define HI0_CH1_FLUSH_STATE4_SD2                                       (0xA9600984)
#define   HI0_CH1_FLUSH_STATE4_SD2__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH1_FLUSH_STATE4_SD2__DST_DSCR_NUM___S                                   0
#define   HI0_CH1_FLUSH_STATE4_SD2__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH1_FLUSH_STATE4_SD2__SRC_DSCR_NUM___S                                   0
#define HI0_CH2_FLUSH_STATE4_SD2                                       (0xA9600988)
#define   HI0_CH2_FLUSH_STATE4_SD2__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH2_FLUSH_STATE4_SD2__DST_DSCR_NUM___S                                   0
#define   HI0_CH2_FLUSH_STATE4_SD2__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH2_FLUSH_STATE4_SD2__SRC_DSCR_NUM___S                                   0
#define HI0_CH3_FLUSH_STATE4_SD2                                       (0xA960098C)
#define   HI0_CH3_FLUSH_STATE4_SD2__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH3_FLUSH_STATE4_SD2__DST_DSCR_NUM___S                                   0
#define   HI0_CH3_FLUSH_STATE4_SD2__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH3_FLUSH_STATE4_SD2__SRC_DSCR_NUM___S                                   0
#define HI0_CH4_FLUSH_STATE4_SD2                                       (0xA9600990)
#define   HI0_CH4_FLUSH_STATE4_SD2__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH4_FLUSH_STATE4_SD2__DST_DSCR_NUM___S                                   0
#define   HI0_CH4_FLUSH_STATE4_SD2__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH4_FLUSH_STATE4_SD2__SRC_DSCR_NUM___S                                   0
#define HI0_CH5_FLUSH_STATE4_SD2                                       (0xA9600994)
#define   HI0_CH5_FLUSH_STATE4_SD2__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH5_FLUSH_STATE4_SD2__DST_DSCR_NUM___S                                   0
#define   HI0_CH5_FLUSH_STATE4_SD2__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH5_FLUSH_STATE4_SD2__SRC_DSCR_NUM___S                                   0
#define HI0_CH6_FLUSH_STATE4_SD2                                       (0xA9600998)
#define   HI0_CH6_FLUSH_STATE4_SD2__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH6_FLUSH_STATE4_SD2__DST_DSCR_NUM___S                                   0
#define   HI0_CH6_FLUSH_STATE4_SD2__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH6_FLUSH_STATE4_SD2__SRC_DSCR_NUM___S                                   0
#define HI0_CH7_FLUSH_STATE4_SD2                                       (0xA960099C)
#define   HI0_CH7_FLUSH_STATE4_SD2__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH7_FLUSH_STATE4_SD2__DST_DSCR_NUM___S                                   0
#define   HI0_CH7_FLUSH_STATE4_SD2__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH7_FLUSH_STATE4_SD2__SRC_DSCR_NUM___S                                   0
#define HI0_CH8_FLUSH_STATE4_SD2                                       (0xA96009A0)
#define   HI0_CH8_FLUSH_STATE4_SD2__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH8_FLUSH_STATE4_SD2__DST_DSCR_NUM___S                                   0
#define   HI0_CH8_FLUSH_STATE4_SD2__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH8_FLUSH_STATE4_SD2__SRC_DSCR_NUM___S                                   0
#define HI0_CH9_FLUSH_STATE4_SD2                                       (0xA96009A4)
#define   HI0_CH9_FLUSH_STATE4_SD2__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH9_FLUSH_STATE4_SD2__DST_DSCR_NUM___S                                   0
#define   HI0_CH9_FLUSH_STATE4_SD2__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH9_FLUSH_STATE4_SD2__SRC_DSCR_NUM___S                                   0
#define HI0_CH10_FLUSH_STATE4_SD2                                      (0xA96009A8)
#define   HI0_CH10_FLUSH_STATE4_SD2__DST_DSCR_NUM___M                     0xFFFF0000
#define   HI0_CH10_FLUSH_STATE4_SD2__DST_DSCR_NUM___S                                  0
#define   HI0_CH10_FLUSH_STATE4_SD2__SRC_DSCR_NUM___M                     0x0000FFFF
#define   HI0_CH10_FLUSH_STATE4_SD2__SRC_DSCR_NUM___S                                  0
#define HI0_CH11_FLUSH_STATE4_SD2                                      (0xA96009AC)
#define   HI0_CH11_FLUSH_STATE4_SD2__DST_DSCR_NUM___M                     0xFFFF0000
#define   HI0_CH11_FLUSH_STATE4_SD2__DST_DSCR_NUM___S                                  0
#define   HI0_CH11_FLUSH_STATE4_SD2__SRC_DSCR_NUM___M                     0x0000FFFF
#define   HI0_CH11_FLUSH_STATE4_SD2__SRC_DSCR_NUM___S                                  0
#define HI0_CH12_FLUSH_STATE4_SD2                                      (0xA96009B0)
#define   HI0_CH12_FLUSH_STATE4_SD2__DST_DSCR_NUM___M                     0xFFFF0000
#define   HI0_CH12_FLUSH_STATE4_SD2__DST_DSCR_NUM___S                                  0
#define   HI0_CH12_FLUSH_STATE4_SD2__SRC_DSCR_NUM___M                     0x0000FFFF
#define   HI0_CH12_FLUSH_STATE4_SD2__SRC_DSCR_NUM___S                                  0
#define HI0_CH13_FLUSH_STATE4_SD2                                      (0xA96009B4)
#define   HI0_CH13_FLUSH_STATE4_SD2__DST_DSCR_NUM___M                     0xFFFF0000
#define   HI0_CH13_FLUSH_STATE4_SD2__DST_DSCR_NUM___S                                  0
#define   HI0_CH13_FLUSH_STATE4_SD2__SRC_DSCR_NUM___M                     0x0000FFFF
#define   HI0_CH13_FLUSH_STATE4_SD2__SRC_DSCR_NUM___S                                  0
#define HI0_CH14_FLUSH_STATE4_SD2                                      (0xA96009B8)
#define   HI0_CH14_FLUSH_STATE4_SD2__DST_DSCR_NUM___M                     0xFFFF0000
#define   HI0_CH14_FLUSH_STATE4_SD2__DST_DSCR_NUM___S                                  0
#define   HI0_CH14_FLUSH_STATE4_SD2__SRC_DSCR_NUM___M                     0x0000FFFF
#define   HI0_CH14_FLUSH_STATE4_SD2__SRC_DSCR_NUM___S                                  0
#define HI0_CH15_FLUSH_STATE4_SD2                                      (0xA96009BC)
#define   HI0_CH15_FLUSH_STATE4_SD2__DST_DSCR_NUM___M                     0xFFFF0000
#define   HI0_CH15_FLUSH_STATE4_SD2__DST_DSCR_NUM___S                                  0
#define   HI0_CH15_FLUSH_STATE4_SD2__SRC_DSCR_NUM___M                     0x0000FFFF
#define   HI0_CH15_FLUSH_STATE4_SD2__SRC_DSCR_NUM___S                                  0
#define HI0_CHn_FLUSH_STATE5_SD2(n)                                    (0xA96009C04*n)
#define   HI0_CHn_FLUSH_STATE5_SD2_nMIN                   0
#define   HI0_CHn_FLUSH_STATE5_SD2_nMAX                     15
#define   HI0_CHn_FLUSH_STATE5_SD2_ELEM                   16
#define   HI0_CHn_FLUSH_STATE5_SD2__PTR_NUM___M                           0xFF000000
#define   HI0_CHn_FLUSH_STATE5_SD2__PTR_NUM___S                                       24
#define   HI0_CHn_FLUSH_STATE5_SD2__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CHn_FLUSH_STATE5_SD2__DSCR_INDX_NUM___S                                 16
#define   HI0_CHn_FLUSH_STATE5_SD2__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CHn_FLUSH_STATE5_SD2__BUFFERED_LEN___S                                   8
#define   HI0_CHn_FLUSH_STATE5_SD2__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CHn_FLUSH_STATE5_SD2__RESERVED_BITS2_0___S                               0
#define   HI0_CHn_FLUSH_STATE5_SD2___M                                    0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE5_SD2___S                                                 0
#define HI0_CH0_FLUSH_STATE5_SD2                                       (0xA96009C0)
#define   HI0_CH0_FLUSH_STATE5_SD2__PTR_NUM___M                           0xFF000000
#define   HI0_CH0_FLUSH_STATE5_SD2__PTR_NUM___S                                        0
#define   HI0_CH0_FLUSH_STATE5_SD2__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH0_FLUSH_STATE5_SD2__DSCR_INDX_NUM___S                                  0
#define   HI0_CH0_FLUSH_STATE5_SD2__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH0_FLUSH_STATE5_SD2__BUFFERED_LEN___S                                   0
#define   HI0_CH0_FLUSH_STATE5_SD2__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH0_FLUSH_STATE5_SD2__RESERVED_BITS2_0___S                               0
#define HI0_CH1_FLUSH_STATE5_SD2                                       (0xA96009C4)
#define   HI0_CH1_FLUSH_STATE5_SD2__PTR_NUM___M                           0xFF000000
#define   HI0_CH1_FLUSH_STATE5_SD2__PTR_NUM___S                                        0
#define   HI0_CH1_FLUSH_STATE5_SD2__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH1_FLUSH_STATE5_SD2__DSCR_INDX_NUM___S                                  0
#define   HI0_CH1_FLUSH_STATE5_SD2__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH1_FLUSH_STATE5_SD2__BUFFERED_LEN___S                                   0
#define   HI0_CH1_FLUSH_STATE5_SD2__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH1_FLUSH_STATE5_SD2__RESERVED_BITS2_0___S                               0
#define HI0_CH2_FLUSH_STATE5_SD2                                       (0xA96009C8)
#define   HI0_CH2_FLUSH_STATE5_SD2__PTR_NUM___M                           0xFF000000
#define   HI0_CH2_FLUSH_STATE5_SD2__PTR_NUM___S                                        0
#define   HI0_CH2_FLUSH_STATE5_SD2__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH2_FLUSH_STATE5_SD2__DSCR_INDX_NUM___S                                  0
#define   HI0_CH2_FLUSH_STATE5_SD2__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH2_FLUSH_STATE5_SD2__BUFFERED_LEN___S                                   0
#define   HI0_CH2_FLUSH_STATE5_SD2__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH2_FLUSH_STATE5_SD2__RESERVED_BITS2_0___S                               0
#define HI0_CH3_FLUSH_STATE5_SD2                                       (0xA96009CC)
#define   HI0_CH3_FLUSH_STATE5_SD2__PTR_NUM___M                           0xFF000000
#define   HI0_CH3_FLUSH_STATE5_SD2__PTR_NUM___S                                        0
#define   HI0_CH3_FLUSH_STATE5_SD2__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH3_FLUSH_STATE5_SD2__DSCR_INDX_NUM___S                                  0
#define   HI0_CH3_FLUSH_STATE5_SD2__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH3_FLUSH_STATE5_SD2__BUFFERED_LEN___S                                   0
#define   HI0_CH3_FLUSH_STATE5_SD2__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH3_FLUSH_STATE5_SD2__RESERVED_BITS2_0___S                               0
#define HI0_CH4_FLUSH_STATE5_SD2                                       (0xA96009D0)
#define   HI0_CH4_FLUSH_STATE5_SD2__PTR_NUM___M                           0xFF000000
#define   HI0_CH4_FLUSH_STATE5_SD2__PTR_NUM___S                                        0
#define   HI0_CH4_FLUSH_STATE5_SD2__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH4_FLUSH_STATE5_SD2__DSCR_INDX_NUM___S                                  0
#define   HI0_CH4_FLUSH_STATE5_SD2__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH4_FLUSH_STATE5_SD2__BUFFERED_LEN___S                                   0
#define   HI0_CH4_FLUSH_STATE5_SD2__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH4_FLUSH_STATE5_SD2__RESERVED_BITS2_0___S                               0
#define HI0_CH5_FLUSH_STATE5_SD2                                       (0xA96009D4)
#define   HI0_CH5_FLUSH_STATE5_SD2__PTR_NUM___M                           0xFF000000
#define   HI0_CH5_FLUSH_STATE5_SD2__PTR_NUM___S                                        0
#define   HI0_CH5_FLUSH_STATE5_SD2__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH5_FLUSH_STATE5_SD2__DSCR_INDX_NUM___S                                  0
#define   HI0_CH5_FLUSH_STATE5_SD2__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH5_FLUSH_STATE5_SD2__BUFFERED_LEN___S                                   0
#define   HI0_CH5_FLUSH_STATE5_SD2__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH5_FLUSH_STATE5_SD2__RESERVED_BITS2_0___S                               0
#define HI0_CH6_FLUSH_STATE5_SD2                                       (0xA96009D8)
#define   HI0_CH6_FLUSH_STATE5_SD2__PTR_NUM___M                           0xFF000000
#define   HI0_CH6_FLUSH_STATE5_SD2__PTR_NUM___S                                        0
#define   HI0_CH6_FLUSH_STATE5_SD2__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH6_FLUSH_STATE5_SD2__DSCR_INDX_NUM___S                                  0
#define   HI0_CH6_FLUSH_STATE5_SD2__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH6_FLUSH_STATE5_SD2__BUFFERED_LEN___S                                   0
#define   HI0_CH6_FLUSH_STATE5_SD2__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH6_FLUSH_STATE5_SD2__RESERVED_BITS2_0___S                               0
#define HI0_CH7_FLUSH_STATE5_SD2                                       (0xA96009DC)
#define   HI0_CH7_FLUSH_STATE5_SD2__PTR_NUM___M                           0xFF000000
#define   HI0_CH7_FLUSH_STATE5_SD2__PTR_NUM___S                                        0
#define   HI0_CH7_FLUSH_STATE5_SD2__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH7_FLUSH_STATE5_SD2__DSCR_INDX_NUM___S                                  0
#define   HI0_CH7_FLUSH_STATE5_SD2__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH7_FLUSH_STATE5_SD2__BUFFERED_LEN___S                                   0
#define   HI0_CH7_FLUSH_STATE5_SD2__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH7_FLUSH_STATE5_SD2__RESERVED_BITS2_0___S                               0
#define HI0_CH8_FLUSH_STATE5_SD2                                       (0xA96009E0)
#define   HI0_CH8_FLUSH_STATE5_SD2__PTR_NUM___M                           0xFF000000
#define   HI0_CH8_FLUSH_STATE5_SD2__PTR_NUM___S                                        0
#define   HI0_CH8_FLUSH_STATE5_SD2__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH8_FLUSH_STATE5_SD2__DSCR_INDX_NUM___S                                  0
#define   HI0_CH8_FLUSH_STATE5_SD2__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH8_FLUSH_STATE5_SD2__BUFFERED_LEN___S                                   0
#define   HI0_CH8_FLUSH_STATE5_SD2__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH8_FLUSH_STATE5_SD2__RESERVED_BITS2_0___S                               0
#define HI0_CH9_FLUSH_STATE5_SD2                                       (0xA96009E4)
#define   HI0_CH9_FLUSH_STATE5_SD2__PTR_NUM___M                           0xFF000000
#define   HI0_CH9_FLUSH_STATE5_SD2__PTR_NUM___S                                        0
#define   HI0_CH9_FLUSH_STATE5_SD2__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH9_FLUSH_STATE5_SD2__DSCR_INDX_NUM___S                                  0
#define   HI0_CH9_FLUSH_STATE5_SD2__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH9_FLUSH_STATE5_SD2__BUFFERED_LEN___S                                   0
#define   HI0_CH9_FLUSH_STATE5_SD2__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH9_FLUSH_STATE5_SD2__RESERVED_BITS2_0___S                               0
#define HI0_CH10_FLUSH_STATE5_SD2                                      (0xA96009E8)
#define   HI0_CH10_FLUSH_STATE5_SD2__PTR_NUM___M                          0xFF000000
#define   HI0_CH10_FLUSH_STATE5_SD2__PTR_NUM___S                                       0
#define   HI0_CH10_FLUSH_STATE5_SD2__DSCR_INDX_NUM___M                    0x00FF0000
#define   HI0_CH10_FLUSH_STATE5_SD2__DSCR_INDX_NUM___S                                 0
#define   HI0_CH10_FLUSH_STATE5_SD2__BUFFERED_LEN___M                     0x0000FF00
#define   HI0_CH10_FLUSH_STATE5_SD2__BUFFERED_LEN___S                                  0
#define   HI0_CH10_FLUSH_STATE5_SD2__RESERVED_BITS2_0___M                 0x00000007
#define   HI0_CH10_FLUSH_STATE5_SD2__RESERVED_BITS2_0___S                              0
#define HI0_CH11_FLUSH_STATE5_SD2                                      (0xA96009EC)
#define   HI0_CH11_FLUSH_STATE5_SD2__PTR_NUM___M                          0xFF000000
#define   HI0_CH11_FLUSH_STATE5_SD2__PTR_NUM___S                                       0
#define   HI0_CH11_FLUSH_STATE5_SD2__DSCR_INDX_NUM___M                    0x00FF0000
#define   HI0_CH11_FLUSH_STATE5_SD2__DSCR_INDX_NUM___S                                 0
#define   HI0_CH11_FLUSH_STATE5_SD2__BUFFERED_LEN___M                     0x0000FF00
#define   HI0_CH11_FLUSH_STATE5_SD2__BUFFERED_LEN___S                                  0
#define   HI0_CH11_FLUSH_STATE5_SD2__RESERVED_BITS2_0___M                 0x00000007
#define   HI0_CH11_FLUSH_STATE5_SD2__RESERVED_BITS2_0___S                              0
#define HI0_CH12_FLUSH_STATE5_SD2                                      (0xA96009F0)
#define   HI0_CH12_FLUSH_STATE5_SD2__PTR_NUM___M                          0xFF000000
#define   HI0_CH12_FLUSH_STATE5_SD2__PTR_NUM___S                                       0
#define   HI0_CH12_FLUSH_STATE5_SD2__DSCR_INDX_NUM___M                    0x00FF0000
#define   HI0_CH12_FLUSH_STATE5_SD2__DSCR_INDX_NUM___S                                 0
#define   HI0_CH12_FLUSH_STATE5_SD2__BUFFERED_LEN___M                     0x0000FF00
#define   HI0_CH12_FLUSH_STATE5_SD2__BUFFERED_LEN___S                                  0
#define   HI0_CH12_FLUSH_STATE5_SD2__RESERVED_BITS2_0___M                 0x00000007
#define   HI0_CH12_FLUSH_STATE5_SD2__RESERVED_BITS2_0___S                              0
#define HI0_CH13_FLUSH_STATE5_SD2                                      (0xA96009F4)
#define   HI0_CH13_FLUSH_STATE5_SD2__PTR_NUM___M                          0xFF000000
#define   HI0_CH13_FLUSH_STATE5_SD2__PTR_NUM___S                                       0
#define   HI0_CH13_FLUSH_STATE5_SD2__DSCR_INDX_NUM___M                    0x00FF0000
#define   HI0_CH13_FLUSH_STATE5_SD2__DSCR_INDX_NUM___S                                 0
#define   HI0_CH13_FLUSH_STATE5_SD2__BUFFERED_LEN___M                     0x0000FF00
#define   HI0_CH13_FLUSH_STATE5_SD2__BUFFERED_LEN___S                                  0
#define   HI0_CH13_FLUSH_STATE5_SD2__RESERVED_BITS2_0___M                 0x00000007
#define   HI0_CH13_FLUSH_STATE5_SD2__RESERVED_BITS2_0___S                              0
#define HI0_CH14_FLUSH_STATE5_SD2                                      (0xA96009F8)
#define   HI0_CH14_FLUSH_STATE5_SD2__PTR_NUM___M                          0xFF000000
#define   HI0_CH14_FLUSH_STATE5_SD2__PTR_NUM___S                                       0
#define   HI0_CH14_FLUSH_STATE5_SD2__DSCR_INDX_NUM___M                    0x00FF0000
#define   HI0_CH14_FLUSH_STATE5_SD2__DSCR_INDX_NUM___S                                 0
#define   HI0_CH14_FLUSH_STATE5_SD2__BUFFERED_LEN___M                     0x0000FF00
#define   HI0_CH14_FLUSH_STATE5_SD2__BUFFERED_LEN___S                                  0
#define   HI0_CH14_FLUSH_STATE5_SD2__RESERVED_BITS2_0___M                 0x00000007
#define   HI0_CH14_FLUSH_STATE5_SD2__RESERVED_BITS2_0___S                              0
#define HI0_CH15_FLUSH_STATE5_SD2                                      (0xA96009FC)
#define   HI0_CH15_FLUSH_STATE5_SD2__PTR_NUM___M                          0xFF000000
#define   HI0_CH15_FLUSH_STATE5_SD2__PTR_NUM___S                                       0
#define   HI0_CH15_FLUSH_STATE5_SD2__DSCR_INDX_NUM___M                    0x00FF0000
#define   HI0_CH15_FLUSH_STATE5_SD2__DSCR_INDX_NUM___S                                 0
#define   HI0_CH15_FLUSH_STATE5_SD2__BUFFERED_LEN___M                     0x0000FF00
#define   HI0_CH15_FLUSH_STATE5_SD2__BUFFERED_LEN___S                                  0
#define   HI0_CH15_FLUSH_STATE5_SD2__RESERVED_BITS2_0___M                 0x00000007
#define   HI0_CH15_FLUSH_STATE5_SD2__RESERVED_BITS2_0___S                              0
#define HI0_SEC_DOMAIN_IRQ_STATUS_SD2                                  (0xA9600B80)
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_15_IRQ___M                    0x00008000
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_15_IRQ___S                                15
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_14_IRQ___M                    0x00004000
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_14_IRQ___S                                14
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_13_IRQ___M                    0x00002000
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_13_IRQ___S                                13
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_12_IRQ___M                    0x00001000
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_12_IRQ___S                                12
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_11_IRQ___M                    0x00000800
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_11_IRQ___S                                11
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_10_IRQ___M                    0x00000400
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_10_IRQ___S                                10
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_9_IRQ___M                     0x00000200
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_9_IRQ___S                                  9
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_8_IRQ___M                     0x00000100
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_8_IRQ___S                                  8
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_7_IRQ___M                     0x00000080
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_7_IRQ___S                                  7
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_6_IRQ___M                     0x00000040
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_6_IRQ___S                                  6
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_5_IRQ___M                     0x00000020
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_5_IRQ___S                                  5
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_4_IRQ___M                     0x00000010
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_4_IRQ___S                                  4
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_3_IRQ___M                     0x00000008
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_3_IRQ___S                                  3
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_2_IRQ___M                     0x00000004
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_2_IRQ___S                                  2
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_1_IRQ___M                     0x00000002
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_1_IRQ___S                                  1
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_0_IRQ___M                     0x00000001
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2__CH_0_IRQ___S                                  0
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2___M                               0x0000FFFF
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD2___S                                            0
#define HI0_CHn_RSLT_CONF_SD2(n)                                       (0xA9600B004*n)
#define   HI0_CHn_RSLT_CONF_SD2_nMIN                      0
#define   HI0_CHn_RSLT_CONF_SD2_nMAX                        15
#define   HI0_CHn_RSLT_CONF_SD2_ELEM                      16
#define   HI0_CHn_RSLT_CONF_SD2__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CHn_RSLT_CONF_SD2__RESERVED_BITS31_2___S                                 2
#define   HI0_CHn_RSLT_CONF_SD2__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CHn_RSLT_CONF_SD2__FLUSH_RSLT_EN___S                                     1
#define   HI0_CHn_RSLT_CONF_SD2__IRQ_EN___M                               0x00000001
#define   HI0_CHn_RSLT_CONF_SD2__IRQ_EN___S                                            0
#define   HI0_CHn_RSLT_CONF_SD2___M                                       0xFFFFFFFF
#define   HI0_CHn_RSLT_CONF_SD2___S                                                    0
#define HI0_CH0_RSLT_CONF_SD2                                          (0xA9600B00)
#define   HI0_CH0_RSLT_CONF_SD2__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH0_RSLT_CONF_SD2__RESERVED_BITS31_2___S                                 0
#define   HI0_CH0_RSLT_CONF_SD2__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH0_RSLT_CONF_SD2__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH0_RSLT_CONF_SD2__IRQ_EN___M                               0x00000001
#define   HI0_CH0_RSLT_CONF_SD2__IRQ_EN___S                                            0
#define HI0_CH1_RSLT_CONF_SD2                                          (0xA9600B04)
#define   HI0_CH1_RSLT_CONF_SD2__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH1_RSLT_CONF_SD2__RESERVED_BITS31_2___S                                 0
#define   HI0_CH1_RSLT_CONF_SD2__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH1_RSLT_CONF_SD2__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH1_RSLT_CONF_SD2__IRQ_EN___M                               0x00000001
#define   HI0_CH1_RSLT_CONF_SD2__IRQ_EN___S                                            0
#define HI0_CH2_RSLT_CONF_SD2                                          (0xA9600B08)
#define   HI0_CH2_RSLT_CONF_SD2__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH2_RSLT_CONF_SD2__RESERVED_BITS31_2___S                                 0
#define   HI0_CH2_RSLT_CONF_SD2__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH2_RSLT_CONF_SD2__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH2_RSLT_CONF_SD2__IRQ_EN___M                               0x00000001
#define   HI0_CH2_RSLT_CONF_SD2__IRQ_EN___S                                            0
#define HI0_CH3_RSLT_CONF_SD2                                          (0xA9600B0C)
#define   HI0_CH3_RSLT_CONF_SD2__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH3_RSLT_CONF_SD2__RESERVED_BITS31_2___S                                 0
#define   HI0_CH3_RSLT_CONF_SD2__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH3_RSLT_CONF_SD2__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH3_RSLT_CONF_SD2__IRQ_EN___M                               0x00000001
#define   HI0_CH3_RSLT_CONF_SD2__IRQ_EN___S                                            0
#define HI0_CH4_RSLT_CONF_SD2                                          (0xA9600B10)
#define   HI0_CH4_RSLT_CONF_SD2__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH4_RSLT_CONF_SD2__RESERVED_BITS31_2___S                                 0
#define   HI0_CH4_RSLT_CONF_SD2__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH4_RSLT_CONF_SD2__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH4_RSLT_CONF_SD2__IRQ_EN___M                               0x00000001
#define   HI0_CH4_RSLT_CONF_SD2__IRQ_EN___S                                            0
#define HI0_CH5_RSLT_CONF_SD2                                          (0xA9600B14)
#define   HI0_CH5_RSLT_CONF_SD2__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH5_RSLT_CONF_SD2__RESERVED_BITS31_2___S                                 0
#define   HI0_CH5_RSLT_CONF_SD2__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH5_RSLT_CONF_SD2__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH5_RSLT_CONF_SD2__IRQ_EN___M                               0x00000001
#define   HI0_CH5_RSLT_CONF_SD2__IRQ_EN___S                                            0
#define HI0_CH6_RSLT_CONF_SD2                                          (0xA9600B18)
#define   HI0_CH6_RSLT_CONF_SD2__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH6_RSLT_CONF_SD2__RESERVED_BITS31_2___S                                 0
#define   HI0_CH6_RSLT_CONF_SD2__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH6_RSLT_CONF_SD2__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH6_RSLT_CONF_SD2__IRQ_EN___M                               0x00000001
#define   HI0_CH6_RSLT_CONF_SD2__IRQ_EN___S                                            0
#define HI0_CH7_RSLT_CONF_SD2                                          (0xA9600B1C)
#define   HI0_CH7_RSLT_CONF_SD2__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH7_RSLT_CONF_SD2__RESERVED_BITS31_2___S                                 0
#define   HI0_CH7_RSLT_CONF_SD2__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH7_RSLT_CONF_SD2__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH7_RSLT_CONF_SD2__IRQ_EN___M                               0x00000001
#define   HI0_CH7_RSLT_CONF_SD2__IRQ_EN___S                                            0
#define HI0_CH8_RSLT_CONF_SD2                                          (0xA9600B20)
#define   HI0_CH8_RSLT_CONF_SD2__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH8_RSLT_CONF_SD2__RESERVED_BITS31_2___S                                 0
#define   HI0_CH8_RSLT_CONF_SD2__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH8_RSLT_CONF_SD2__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH8_RSLT_CONF_SD2__IRQ_EN___M                               0x00000001
#define   HI0_CH8_RSLT_CONF_SD2__IRQ_EN___S                                            0
#define HI0_CH9_RSLT_CONF_SD2                                          (0xA9600B24)
#define   HI0_CH9_RSLT_CONF_SD2__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH9_RSLT_CONF_SD2__RESERVED_BITS31_2___S                                 0
#define   HI0_CH9_RSLT_CONF_SD2__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH9_RSLT_CONF_SD2__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH9_RSLT_CONF_SD2__IRQ_EN___M                               0x00000001
#define   HI0_CH9_RSLT_CONF_SD2__IRQ_EN___S                                            0
#define HI0_CH10_RSLT_CONF_SD2                                         (0xA9600B28)
#define   HI0_CH10_RSLT_CONF_SD2__RESERVED_BITS31_2___M                   0xFFFFFFFC
#define   HI0_CH10_RSLT_CONF_SD2__RESERVED_BITS31_2___S                                0
#define   HI0_CH10_RSLT_CONF_SD2__FLUSH_RSLT_EN___M                       0x00000002
#define   HI0_CH10_RSLT_CONF_SD2__FLUSH_RSLT_EN___S                                    0
#define   HI0_CH10_RSLT_CONF_SD2__IRQ_EN___M                              0x00000001
#define   HI0_CH10_RSLT_CONF_SD2__IRQ_EN___S                                           0
#define HI0_CH11_RSLT_CONF_SD2                                         (0xA9600B2C)
#define   HI0_CH11_RSLT_CONF_SD2__RESERVED_BITS31_2___M                   0xFFFFFFFC
#define   HI0_CH11_RSLT_CONF_SD2__RESERVED_BITS31_2___S                                0
#define   HI0_CH11_RSLT_CONF_SD2__FLUSH_RSLT_EN___M                       0x00000002
#define   HI0_CH11_RSLT_CONF_SD2__FLUSH_RSLT_EN___S                                    0
#define   HI0_CH11_RSLT_CONF_SD2__IRQ_EN___M                              0x00000001
#define   HI0_CH11_RSLT_CONF_SD2__IRQ_EN___S                                           0
#define HI0_CH12_RSLT_CONF_SD2                                         (0xA9600B30)
#define   HI0_CH12_RSLT_CONF_SD2__RESERVED_BITS31_2___M                   0xFFFFFFFC
#define   HI0_CH12_RSLT_CONF_SD2__RESERVED_BITS31_2___S                                0
#define   HI0_CH12_RSLT_CONF_SD2__FLUSH_RSLT_EN___M                       0x00000002
#define   HI0_CH12_RSLT_CONF_SD2__FLUSH_RSLT_EN___S                                    0
#define   HI0_CH12_RSLT_CONF_SD2__IRQ_EN___M                              0x00000001
#define   HI0_CH12_RSLT_CONF_SD2__IRQ_EN___S                                           0
#define HI0_CH13_RSLT_CONF_SD2                                         (0xA9600B34)
#define   HI0_CH13_RSLT_CONF_SD2__RESERVED_BITS31_2___M                   0xFFFFFFFC
#define   HI0_CH13_RSLT_CONF_SD2__RESERVED_BITS31_2___S                                0
#define   HI0_CH13_RSLT_CONF_SD2__FLUSH_RSLT_EN___M                       0x00000002
#define   HI0_CH13_RSLT_CONF_SD2__FLUSH_RSLT_EN___S                                    0
#define   HI0_CH13_RSLT_CONF_SD2__IRQ_EN___M                              0x00000001
#define   HI0_CH13_RSLT_CONF_SD2__IRQ_EN___S                                           0
#define HI0_CH14_RSLT_CONF_SD2                                         (0xA9600B38)
#define   HI0_CH14_RSLT_CONF_SD2__RESERVED_BITS31_2___M                   0xFFFFFFFC
#define   HI0_CH14_RSLT_CONF_SD2__RESERVED_BITS31_2___S                                0
#define   HI0_CH14_RSLT_CONF_SD2__FLUSH_RSLT_EN___M                       0x00000002
#define   HI0_CH14_RSLT_CONF_SD2__FLUSH_RSLT_EN___S                                    0
#define   HI0_CH14_RSLT_CONF_SD2__IRQ_EN___M                              0x00000001
#define   HI0_CH14_RSLT_CONF_SD2__IRQ_EN___S                                           0
#define HI0_CH15_RSLT_CONF_SD2                                         (0xA9600B3C)
#define   HI0_CH15_RSLT_CONF_SD2__RESERVED_BITS31_2___M                   0xFFFFFFFC
#define   HI0_CH15_RSLT_CONF_SD2__RESERVED_BITS31_2___S                                0
#define   HI0_CH15_RSLT_CONF_SD2__FLUSH_RSLT_EN___M                       0x00000002
#define   HI0_CH15_RSLT_CONF_SD2__FLUSH_RSLT_EN___S                                    0
#define   HI0_CH15_RSLT_CONF_SD2__IRQ_EN___M                              0x00000001
#define   HI0_CH15_RSLT_CONF_SD2__IRQ_EN___S                                           0
#define HI0_CHn_STATUS_SD2(n)                                          (0xA9600A004*n)
#define   HI0_CHn_STATUS_SD2_nMIN                         0
#define   HI0_CHn_STATUS_SD2_nMAX                           15
#define   HI0_CHn_STATUS_SD2_ELEM                         16
#define   HI0_CHn_STATUS_SD2__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CHn_STATUS_SD2__RSLT_FIFO_CNTR___S                                      29
#define   HI0_CHn_STATUS_SD2__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CHn_STATUS_SD2__CMD_PTR_FIFO_CNTR___S                                   27
#define   HI0_CHn_STATUS_SD2__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CHn_STATUS_SD2__CMD_IN_PROGRESS___S                                     26
#define   HI0_CHn_STATUS_SD2__RSLT_VLD___M                                0x00000002
#define   HI0_CHn_STATUS_SD2__RSLT_VLD___S                                             1
#define   HI0_CHn_STATUS_SD2__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CHn_STATUS_SD2__CMD_PTR_RDY___S                                          0
#define ADMH01_BASE                  (0xA9500400)
#define   HI0_CHn_STATUS_SD2___M                                          0xFFFFFFFF
#define   HI0_CHn_STATUS_SD2___S                                                       0
#define HI0_CH0_STATUS_SD2                                             (0xA9600A00)
#define   HI0_CH0_STATUS_SD2__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH0_STATUS_SD2__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH0_STATUS_SD2__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH0_STATUS_SD2__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH0_STATUS_SD2__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH0_STATUS_SD2__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH0_STATUS_SD2__RSLT_VLD___M                                0x00000002
#define   HI0_CH0_STATUS_SD2__RSLT_VLD___S                                             0
#define   HI0_CH0_STATUS_SD2__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH0_STATUS_SD2__CMD_PTR_RDY___S                                          0
#define HI0_CH1_STATUS_SD2                                             (0xA9600A04)
#define   HI0_CH1_STATUS_SD2__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH1_STATUS_SD2__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH1_STATUS_SD2__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH1_STATUS_SD2__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH1_STATUS_SD2__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH1_STATUS_SD2__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH1_STATUS_SD2__RSLT_VLD___M                                0x00000002
#define   HI0_CH1_STATUS_SD2__RSLT_VLD___S                                             0
#define   HI0_CH1_STATUS_SD2__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH1_STATUS_SD2__CMD_PTR_RDY___S                                          0
#define HI0_CH2_STATUS_SD2                                             (0xA9600A08)
#define   HI0_CH2_STATUS_SD2__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH2_STATUS_SD2__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH2_STATUS_SD2__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH2_STATUS_SD2__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH2_STATUS_SD2__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH2_STATUS_SD2__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH2_STATUS_SD2__RSLT_VLD___M                                0x00000002
#define   HI0_CH2_STATUS_SD2__RSLT_VLD___S                                             0
#define   HI0_CH2_STATUS_SD2__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH2_STATUS_SD2__CMD_PTR_RDY___S                                          0
#define HI0_CH3_STATUS_SD2                                             (0xA9600A0C)
#define   HI0_CH3_STATUS_SD2__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH3_STATUS_SD2__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH3_STATUS_SD2__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH3_STATUS_SD2__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH3_STATUS_SD2__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH3_STATUS_SD2__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH3_STATUS_SD2__RSLT_VLD___M                                0x00000002
#define   HI0_CH3_STATUS_SD2__RSLT_VLD___S                                             0
#define   HI0_CH3_STATUS_SD2__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH3_STATUS_SD2__CMD_PTR_RDY___S                                          0
#define HI0_CH4_STATUS_SD2                                             (0xA9600A10)
#define   HI0_CH4_STATUS_SD2__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH4_STATUS_SD2__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH4_STATUS_SD2__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH4_STATUS_SD2__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH4_STATUS_SD2__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH4_STATUS_SD2__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH4_STATUS_SD2__RSLT_VLD___M                                0x00000002
#define   HI0_CH4_STATUS_SD2__RSLT_VLD___S                                             0
#define   HI0_CH4_STATUS_SD2__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH4_STATUS_SD2__CMD_PTR_RDY___S                                          0
#define HI0_CH5_STATUS_SD2                                             (0xA9600A14)
#define   HI0_CH5_STATUS_SD2__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH5_STATUS_SD2__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH5_STATUS_SD2__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH5_STATUS_SD2__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH5_STATUS_SD2__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH5_STATUS_SD2__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH5_STATUS_SD2__RSLT_VLD___M                                0x00000002
#define   HI0_CH5_STATUS_SD2__RSLT_VLD___S                                             0
#define   HI0_CH5_STATUS_SD2__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH5_STATUS_SD2__CMD_PTR_RDY___S                                          0
#define HI0_CH6_STATUS_SD2                                             (0xA9600A18)
#define   HI0_CH6_STATUS_SD2__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH6_STATUS_SD2__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH6_STATUS_SD2__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH6_STATUS_SD2__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH6_STATUS_SD2__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH6_STATUS_SD2__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH6_STATUS_SD2__RSLT_VLD___M                                0x00000002
#define   HI0_CH6_STATUS_SD2__RSLT_VLD___S                                             0
#define   HI0_CH6_STATUS_SD2__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH6_STATUS_SD2__CMD_PTR_RDY___S                                          0
#define HI0_CH7_STATUS_SD2                                             (0xA9600A1C)
#define   HI0_CH7_STATUS_SD2__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH7_STATUS_SD2__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH7_STATUS_SD2__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH7_STATUS_SD2__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH7_STATUS_SD2__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH7_STATUS_SD2__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH7_STATUS_SD2__RSLT_VLD___M                                0x00000002
#define   HI0_CH7_STATUS_SD2__RSLT_VLD___S                                             0
#define   HI0_CH7_STATUS_SD2__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH7_STATUS_SD2__CMD_PTR_RDY___S                                          0
#define HI0_CH8_STATUS_SD2                                             (0xA9600A20)
#define   HI0_CH8_STATUS_SD2__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH8_STATUS_SD2__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH8_STATUS_SD2__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH8_STATUS_SD2__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH8_STATUS_SD2__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH8_STATUS_SD2__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH8_STATUS_SD2__RSLT_VLD___M                                0x00000002
#define   HI0_CH8_STATUS_SD2__RSLT_VLD___S                                             0
#define   HI0_CH8_STATUS_SD2__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH8_STATUS_SD2__CMD_PTR_RDY___S                                          0
#define HI0_CH9_STATUS_SD2                                             (0xA9600A24)
#define   HI0_CH9_STATUS_SD2__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH9_STATUS_SD2__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH9_STATUS_SD2__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH9_STATUS_SD2__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH9_STATUS_SD2__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH9_STATUS_SD2__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH9_STATUS_SD2__RSLT_VLD___M                                0x00000002
#define   HI0_CH9_STATUS_SD2__RSLT_VLD___S                                             0
#define   HI0_CH9_STATUS_SD2__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH9_STATUS_SD2__CMD_PTR_RDY___S                                          0
#define HI0_CH10_STATUS_SD2                                            (0xA9600A28)
#define   HI0_CH10_STATUS_SD2__RSLT_FIFO_CNTR___M                         0xE0000000
#define   HI0_CH10_STATUS_SD2__RSLT_FIFO_CNTR___S                                      0
#define   HI0_CH10_STATUS_SD2__CMD_PTR_FIFO_CNTR___M                      0x18000000
#define   HI0_CH10_STATUS_SD2__CMD_PTR_FIFO_CNTR___S                                   0
#define   HI0_CH10_STATUS_SD2__CMD_IN_PROGRESS___M                        0x04000000
#define   HI0_CH10_STATUS_SD2__CMD_IN_PROGRESS___S                                     0
#define   HI0_CH10_STATUS_SD2__RSLT_VLD___M                               0x00000002
#define   HI0_CH10_STATUS_SD2__RSLT_VLD___S                                            0
#define   HI0_CH10_STATUS_SD2__CMD_PTR_RDY___M                            0x00000001
#define   HI0_CH10_STATUS_SD2__CMD_PTR_RDY___S                                         0
#define HI0_CH11_STATUS_SD2                                            (0xA9600A2C)
#define   HI0_CH11_STATUS_SD2__RSLT_FIFO_CNTR___M                         0xE0000000
#define   HI0_CH11_STATUS_SD2__RSLT_FIFO_CNTR___S                                      0
#define   HI0_CH11_STATUS_SD2__CMD_PTR_FIFO_CNTR___M                      0x18000000
#define   HI0_CH11_STATUS_SD2__CMD_PTR_FIFO_CNTR___S                                   0
#define   HI0_CH11_STATUS_SD2__CMD_IN_PROGRESS___M                        0x04000000
#define   HI0_CH11_STATUS_SD2__CMD_IN_PROGRESS___S                                     0
#define   HI0_CH11_STATUS_SD2__RSLT_VLD___M                               0x00000002
#define   HI0_CH11_STATUS_SD2__RSLT_VLD___S                                            0
#define   HI0_CH11_STATUS_SD2__CMD_PTR_RDY___M                            0x00000001
#define   HI0_CH11_STATUS_SD2__CMD_PTR_RDY___S                                         0
#define HI0_CH12_STATUS_SD2                                            (0xA9600A30)
#define   HI0_CH12_STATUS_SD2__RSLT_FIFO_CNTR___M                         0xE0000000
#define   HI0_CH12_STATUS_SD2__RSLT_FIFO_CNTR___S                                      0
#define   HI0_CH12_STATUS_SD2__CMD_PTR_FIFO_CNTR___M                      0x18000000
#define   HI0_CH12_STATUS_SD2__CMD_PTR_FIFO_CNTR___S                                   0
#define   HI0_CH12_STATUS_SD2__CMD_IN_PROGRESS___M                        0x04000000
#define   HI0_CH12_STATUS_SD2__CMD_IN_PROGRESS___S                                     0
#define   HI0_CH12_STATUS_SD2__RSLT_VLD___M                               0x00000002
#define   HI0_CH12_STATUS_SD2__RSLT_VLD___S                                            0
#define   HI0_CH12_STATUS_SD2__CMD_PTR_RDY___M                            0x00000001
#define   HI0_CH12_STATUS_SD2__CMD_PTR_RDY___S                                         0
#define HI0_CH13_STATUS_SD2                                            (0xA9600A34)
#define   HI0_CH13_STATUS_SD2__RSLT_FIFO_CNTR___M                         0xE0000000
#define   HI0_CH13_STATUS_SD2__RSLT_FIFO_CNTR___S                                      0
#define   HI0_CH13_STATUS_SD2__CMD_PTR_FIFO_CNTR___M                      0x18000000
#define   HI0_CH13_STATUS_SD2__CMD_PTR_FIFO_CNTR___S                                   0
#define   HI0_CH13_STATUS_SD2__CMD_IN_PROGRESS___M                        0x04000000
#define   HI0_CH13_STATUS_SD2__CMD_IN_PROGRESS___S                                     0
#define   HI0_CH13_STATUS_SD2__RSLT_VLD___M                               0x00000002
#define   HI0_CH13_STATUS_SD2__RSLT_VLD___S                                            0
#define   HI0_CH13_STATUS_SD2__CMD_PTR_RDY___M                            0x00000001
#define   HI0_CH13_STATUS_SD2__CMD_PTR_RDY___S                                         0
#define HI0_CH14_STATUS_SD2                                            (0xA9600A38)
#define   HI0_CH14_STATUS_SD2__RSLT_FIFO_CNTR___M                         0xE0000000
#define   HI0_CH14_STATUS_SD2__RSLT_FIFO_CNTR___S                                      0
#define   HI0_CH14_STATUS_SD2__CMD_PTR_FIFO_CNTR___M                      0x18000000
#define   HI0_CH14_STATUS_SD2__CMD_PTR_FIFO_CNTR___S                                   0
#define   HI0_CH14_STATUS_SD2__CMD_IN_PROGRESS___M                        0x04000000
#define   HI0_CH14_STATUS_SD2__CMD_IN_PROGRESS___S                                     0
#define   HI0_CH14_STATUS_SD2__RSLT_VLD___M                               0x00000002
#define   HI0_CH14_STATUS_SD2__RSLT_VLD___S                                            0
#define   HI0_CH14_STATUS_SD2__CMD_PTR_RDY___M                            0x00000001
#define   HI0_CH14_STATUS_SD2__CMD_PTR_RDY___S                                         0
#define HI0_CH15_STATUS_SD2                                            (0xA9600A3C)
#define   HI0_CH15_STATUS_SD2__RSLT_FIFO_CNTR___M                         0xE0000000
#define   HI0_CH15_STATUS_SD2__RSLT_FIFO_CNTR___S                                      0
#define   HI0_CH15_STATUS_SD2__CMD_PTR_FIFO_CNTR___M                      0x18000000
#define   HI0_CH15_STATUS_SD2__CMD_PTR_FIFO_CNTR___S                                   0
#define   HI0_CH15_STATUS_SD2__CMD_IN_PROGRESS___M                        0x04000000
#define   HI0_CH15_STATUS_SD2__CMD_IN_PROGRESS___S                                     0
#define   HI0_CH15_STATUS_SD2__RSLT_VLD___M                               0x00000002
#define   HI0_CH15_STATUS_SD2__RSLT_VLD___S                                            0
#define   HI0_CH15_STATUS_SD2__CMD_PTR_RDY___M                            0x00000001
#define   HI0_CH15_STATUS_SD2__CMD_PTR_RDY___S                                         0
#define HI0_CHn_CMD_PTR_SD1(n)                                         (0xA95004004*n)
#define   HI0_CHn_CMD_PTR_SD1_nMIN                        0
#define   HI0_CHn_CMD_PTR_SD1_nMAX                          15
#define   HI0_CHn_CMD_PTR_SD1_ELEM                        16
#define   HI0_CHn_CMD_PTR_SD1__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CHn_CMD_PTR_SD1__RESERVED_BITS31_29___S                                 29
#define   HI0_CHn_CMD_PTR_SD1__ADDR___M                                   0x1FFFFFFF
#define   HI0_CHn_CMD_PTR_SD1__ADDR___S                                                0
#define   HI0_CHn_CMD_PTR_SD1___M                                         0xFFFFFFFF
#define   HI0_CHn_CMD_PTR_SD1___S                                                      0
#define HI0_CH0_CMD_PTR_SD1                                            (0xA9500400)
#define   HI0_CH0_CMD_PTR_SD1__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH0_CMD_PTR_SD1__RESERVED_BITS31_29___S                                  2
#define   HI0_CH0_CMD_PTR_SD1__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH0_CMD_PTR_SD1__ADDR___S                                                2
#define HI0_CH1_CMD_PTR_SD1                                            (0xA9500404)
#define   HI0_CH1_CMD_PTR_SD1__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH1_CMD_PTR_SD1__RESERVED_BITS31_29___S                                  2
#define   HI0_CH1_CMD_PTR_SD1__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH1_CMD_PTR_SD1__ADDR___S                                                2
#define HI0_CH2_CMD_PTR_SD1                                            (0xA9500408)
#define   HI0_CH2_CMD_PTR_SD1__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH2_CMD_PTR_SD1__RESERVED_BITS31_29___S                                  2
#define   HI0_CH2_CMD_PTR_SD1__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH2_CMD_PTR_SD1__ADDR___S                                                2
#define HI0_CH3_CMD_PTR_SD1                                            (0xA950040C)
#define   HI0_CH3_CMD_PTR_SD1__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH3_CMD_PTR_SD1__RESERVED_BITS31_29___S                                  2
#define   HI0_CH3_CMD_PTR_SD1__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH3_CMD_PTR_SD1__ADDR___S                                                2
#define HI0_CH4_CMD_PTR_SD1                                            (0xA9500410)
#define   HI0_CH4_CMD_PTR_SD1__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH4_CMD_PTR_SD1__RESERVED_BITS31_29___S                                  2
#define   HI0_CH4_CMD_PTR_SD1__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH4_CMD_PTR_SD1__ADDR___S                                                2
#define HI0_CH5_CMD_PTR_SD1                                            (0xA9500414)
#define   HI0_CH5_CMD_PTR_SD1__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH5_CMD_PTR_SD1__RESERVED_BITS31_29___S                                  2
#define   HI0_CH5_CMD_PTR_SD1__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH5_CMD_PTR_SD1__ADDR___S                                                2
#define HI0_CH6_CMD_PTR_SD1                                            (0xA9500418)
#define   HI0_CH6_CMD_PTR_SD1__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH6_CMD_PTR_SD1__RESERVED_BITS31_29___S                                  2
#define   HI0_CH6_CMD_PTR_SD1__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH6_CMD_PTR_SD1__ADDR___S                                                2
#define HI0_CH7_CMD_PTR_SD1                                            (0xA950041C)
#define   HI0_CH7_CMD_PTR_SD1__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH7_CMD_PTR_SD1__RESERVED_BITS31_29___S                                  2
#define   HI0_CH7_CMD_PTR_SD1__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH7_CMD_PTR_SD1__ADDR___S                                                2
#define HI0_CH8_CMD_PTR_SD1                                            (0xA9500420)
#define   HI0_CH8_CMD_PTR_SD1__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH8_CMD_PTR_SD1__RESERVED_BITS31_29___S                                  2
#define   HI0_CH8_CMD_PTR_SD1__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH8_CMD_PTR_SD1__ADDR___S                                                2
#define HI0_CH9_CMD_PTR_SD1                                            (0xA9500424)
#define   HI0_CH9_CMD_PTR_SD1__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH9_CMD_PTR_SD1__RESERVED_BITS31_29___S                                  2
#define   HI0_CH9_CMD_PTR_SD1__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH9_CMD_PTR_SD1__ADDR___S                                                2
#define HI0_CH10_CMD_PTR_SD1                                           (0xA9500428)
#define   HI0_CH10_CMD_PTR_SD1__RESERVED_BITS31_29___M                    0xE0000000
#define   HI0_CH10_CMD_PTR_SD1__RESERVED_BITS31_29___S                                 2
#define   HI0_CH10_CMD_PTR_SD1__ADDR___M                                  0x1FFFFFFF
#define   HI0_CH10_CMD_PTR_SD1__ADDR___S                                               2
#define HI0_CH11_CMD_PTR_SD1                                           (0xA950042C)
#define   HI0_CH11_CMD_PTR_SD1__RESERVED_BITS31_29___M                    0xE0000000
#define   HI0_CH11_CMD_PTR_SD1__RESERVED_BITS31_29___S                                 2
#define   HI0_CH11_CMD_PTR_SD1__ADDR___M                                  0x1FFFFFFF
#define   HI0_CH11_CMD_PTR_SD1__ADDR___S                                               2
#define HI0_CH12_CMD_PTR_SD1                                           (0xA9500430)
#define   HI0_CH12_CMD_PTR_SD1__RESERVED_BITS31_29___M                    0xE0000000
#define   HI0_CH12_CMD_PTR_SD1__RESERVED_BITS31_29___S                                 2
#define   HI0_CH12_CMD_PTR_SD1__ADDR___M                                  0x1FFFFFFF
#define   HI0_CH12_CMD_PTR_SD1__ADDR___S                                               2
#define HI0_CH13_CMD_PTR_SD1                                           (0xA9500434)
#define   HI0_CH13_CMD_PTR_SD1__RESERVED_BITS31_29___M                    0xE0000000
#define   HI0_CH13_CMD_PTR_SD1__RESERVED_BITS31_29___S                                 2
#define   HI0_CH13_CMD_PTR_SD1__ADDR___M                                  0x1FFFFFFF
#define   HI0_CH13_CMD_PTR_SD1__ADDR___S                                               2
#define HI0_CH14_CMD_PTR_SD1                                           (0xA9500438)
#define   HI0_CH14_CMD_PTR_SD1__RESERVED_BITS31_29___M                    0xE0000000
#define   HI0_CH14_CMD_PTR_SD1__RESERVED_BITS31_29___S                                 2
#define   HI0_CH14_CMD_PTR_SD1__ADDR___M                                  0x1FFFFFFF
#define   HI0_CH14_CMD_PTR_SD1__ADDR___S                                               2
#define HI0_CH15_CMD_PTR_SD1                                           (0xA950043C)
#define   HI0_CH15_CMD_PTR_SD1__RESERVED_BITS31_29___M                    0xE0000000
#define   HI0_CH15_CMD_PTR_SD1__RESERVED_BITS31_29___S                                 2
#define   HI0_CH15_CMD_PTR_SD1__ADDR___M                                  0x1FFFFFFF
#define   HI0_CH15_CMD_PTR_SD1__ADDR___S                                               2
#define HI0_CHn_RSLT_SD1(n)                                            (0xA95004404*n)
#define   HI0_CHn_RSLT_SD1_nMIN                           0
#define   HI0_CHn_RSLT_SD1_nMAX                             15
#define   HI0_CHn_RSLT_SD1_ELEM                           16
#define   HI0_CHn_RSLT_SD1__V___M                                         0x80000000
#define   HI0_CHn_RSLT_SD1__V___S                                                     31
#define   HI0_CHn_RSLT_SD1__ERR___M                                       0x00000008
#define   HI0_CHn_RSLT_SD1__ERR___S                                                    3
#define   HI0_CHn_RSLT_SD1__F___M                                         0x00000004
#define   HI0_CHn_RSLT_SD1__F___S                                                      2
#define   HI0_CHn_RSLT_SD1__TPD___M                                       0x00000002
#define   HI0_CHn_RSLT_SD1__TPD___S                                                    1
#define   HI0_CHn_RSLT_SD1__RESERVED_BIT0___M                             0x00000001
#define   HI0_CHn_RSLT_SD1__RESERVED_BIT0___S                                          0
#define   HI0_CHn_RSLT_SD1___M                                            0xFFFFFFFF
#define   HI0_CHn_RSLT_SD1___S                                                         0
#define HI0_CH0_RSLT_SD1                                               (0xA9500440)
#define   HI0_CH0_RSLT_SD1__V___M                                         0x80000000
#define   HI0_CH0_RSLT_SD1__V___S                                                      0
#define   HI0_CH0_RSLT_SD1__ERR___M                                       0x00000008
#define   HI0_CH0_RSLT_SD1__ERR___S                                                    0
#define   HI0_CH0_RSLT_SD1__F___M                                         0x00000004
#define   HI0_CH0_RSLT_SD1__F___S                                                      0
#define   HI0_CH0_RSLT_SD1__TPD___M                                       0x00000002
#define   HI0_CH0_RSLT_SD1__TPD___S                                                    0
#define   HI0_CH0_RSLT_SD1__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH0_RSLT_SD1__RESERVED_BIT0___S                                          0
#define HI0_CH1_RSLT_SD1                                               (0xA9500444)
#define   HI0_CH1_RSLT_SD1__V___M                                         0x80000000
#define   HI0_CH1_RSLT_SD1__V___S                                                      0
#define   HI0_CH1_RSLT_SD1__ERR___M                                       0x00000008
#define   HI0_CH1_RSLT_SD1__ERR___S                                                    0
#define   HI0_CH1_RSLT_SD1__F___M                                         0x00000004
#define   HI0_CH1_RSLT_SD1__F___S                                                      0
#define   HI0_CH1_RSLT_SD1__TPD___M                                       0x00000002
#define   HI0_CH1_RSLT_SD1__TPD___S                                                    0
#define   HI0_CH1_RSLT_SD1__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH1_RSLT_SD1__RESERVED_BIT0___S                                          0
#define HI0_CH2_RSLT_SD1                                               (0xA9500448)
#define   HI0_CH2_RSLT_SD1__V___M                                         0x80000000
#define   HI0_CH2_RSLT_SD1__V___S                                                      0
#define   HI0_CH2_RSLT_SD1__ERR___M                                       0x00000008
#define   HI0_CH2_RSLT_SD1__ERR___S                                                    0
#define   HI0_CH2_RSLT_SD1__F___M                                         0x00000004
#define   HI0_CH2_RSLT_SD1__F___S                                                      0
#define   HI0_CH2_RSLT_SD1__TPD___M                                       0x00000002
#define   HI0_CH2_RSLT_SD1__TPD___S                                                    0
#define   HI0_CH2_RSLT_SD1__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH2_RSLT_SD1__RESERVED_BIT0___S                                          0
#define HI0_CH3_RSLT_SD1                                               (0xA950044C)
#define   HI0_CH3_RSLT_SD1__V___M                                         0x80000000
#define   HI0_CH3_RSLT_SD1__V___S                                                      0
#define   HI0_CH3_RSLT_SD1__ERR___M                                       0x00000008
#define   HI0_CH3_RSLT_SD1__ERR___S                                                    0
#define   HI0_CH3_RSLT_SD1__F___M                                         0x00000004
#define   HI0_CH3_RSLT_SD1__F___S                                                      0
#define   HI0_CH3_RSLT_SD1__TPD___M                                       0x00000002
#define   HI0_CH3_RSLT_SD1__TPD___S                                                    0
#define   HI0_CH3_RSLT_SD1__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH3_RSLT_SD1__RESERVED_BIT0___S                                          0
#define HI0_CH4_RSLT_SD1                                               (0xA9500450)
#define   HI0_CH4_RSLT_SD1__V___M                                         0x80000000
#define   HI0_CH4_RSLT_SD1__V___S                                                      0
#define   HI0_CH4_RSLT_SD1__ERR___M                                       0x00000008
#define   HI0_CH4_RSLT_SD1__ERR___S                                                    0
#define   HI0_CH4_RSLT_SD1__F___M                                         0x00000004
#define   HI0_CH4_RSLT_SD1__F___S                                                      0
#define   HI0_CH4_RSLT_SD1__TPD___M                                       0x00000002
#define   HI0_CH4_RSLT_SD1__TPD___S                                                    0
#define   HI0_CH4_RSLT_SD1__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH4_RSLT_SD1__RESERVED_BIT0___S                                          0
#define HI0_CH5_RSLT_SD1                                               (0xA9500454)
#define   HI0_CH5_RSLT_SD1__V___M                                         0x80000000
#define   HI0_CH5_RSLT_SD1__V___S                                                      0
#define   HI0_CH5_RSLT_SD1__ERR___M                                       0x00000008
#define   HI0_CH5_RSLT_SD1__ERR___S                                                    0
#define   HI0_CH5_RSLT_SD1__F___M                                         0x00000004
#define   HI0_CH5_RSLT_SD1__F___S                                                      0
#define   HI0_CH5_RSLT_SD1__TPD___M                                       0x00000002
#define   HI0_CH5_RSLT_SD1__TPD___S                                                    0
#define   HI0_CH5_RSLT_SD1__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH5_RSLT_SD1__RESERVED_BIT0___S                                          0
#define HI0_CH6_RSLT_SD1                                               (0xA9500458)
#define   HI0_CH6_RSLT_SD1__V___M                                         0x80000000
#define   HI0_CH6_RSLT_SD1__V___S                                                      0
#define   HI0_CH6_RSLT_SD1__ERR___M                                       0x00000008
#define   HI0_CH6_RSLT_SD1__ERR___S                                                    0
#define   HI0_CH6_RSLT_SD1__F___M                                         0x00000004
#define   HI0_CH6_RSLT_SD1__F___S                                                      0
#define   HI0_CH6_RSLT_SD1__TPD___M                                       0x00000002
#define   HI0_CH6_RSLT_SD1__TPD___S                                                    0
#define   HI0_CH6_RSLT_SD1__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH6_RSLT_SD1__RESERVED_BIT0___S                                          0
#define HI0_CH7_RSLT_SD1                                               (0xA950045C)
#define   HI0_CH7_RSLT_SD1__V___M                                         0x80000000
#define   HI0_CH7_RSLT_SD1__V___S                                                      0
#define   HI0_CH7_RSLT_SD1__ERR___M                                       0x00000008
#define   HI0_CH7_RSLT_SD1__ERR___S                                                    0
#define   HI0_CH7_RSLT_SD1__F___M                                         0x00000004
#define   HI0_CH7_RSLT_SD1__F___S                                                      0
#define   HI0_CH7_RSLT_SD1__TPD___M                                       0x00000002
#define   HI0_CH7_RSLT_SD1__TPD___S                                                    0
#define   HI0_CH7_RSLT_SD1__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH7_RSLT_SD1__RESERVED_BIT0___S                                          0
#define HI0_CH8_RSLT_SD1                                               (0xA9500460)
#define   HI0_CH8_RSLT_SD1__V___M                                         0x80000000
#define   HI0_CH8_RSLT_SD1__V___S                                                      0
#define   HI0_CH8_RSLT_SD1__ERR___M                                       0x00000008
#define   HI0_CH8_RSLT_SD1__ERR___S                                                    0
#define   HI0_CH8_RSLT_SD1__F___M                                         0x00000004
#define   HI0_CH8_RSLT_SD1__F___S                                                      0
#define   HI0_CH8_RSLT_SD1__TPD___M                                       0x00000002
#define   HI0_CH8_RSLT_SD1__TPD___S                                                    0
#define   HI0_CH8_RSLT_SD1__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH8_RSLT_SD1__RESERVED_BIT0___S                                          0
#define HI0_CH9_RSLT_SD1                                               (0xA9500464)
#define   HI0_CH9_RSLT_SD1__V___M                                         0x80000000
#define   HI0_CH9_RSLT_SD1__V___S                                                      0
#define   HI0_CH9_RSLT_SD1__ERR___M                                       0x00000008
#define   HI0_CH9_RSLT_SD1__ERR___S                                                    0
#define   HI0_CH9_RSLT_SD1__F___M                                         0x00000004
#define   HI0_CH9_RSLT_SD1__F___S                                                      0
#define   HI0_CH9_RSLT_SD1__TPD___M                                       0x00000002
#define   HI0_CH9_RSLT_SD1__TPD___S                                                    0
#define   HI0_CH9_RSLT_SD1__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH9_RSLT_SD1__RESERVED_BIT0___S                                          0
#define HI0_CH10_RSLT_SD1                                              (0xA9500468)
#define   HI0_CH10_RSLT_SD1__V___M                                        0x80000000
#define   HI0_CH10_RSLT_SD1__V___S                                                     0
#define   HI0_CH10_RSLT_SD1__ERR___M                                      0x00000008
#define   HI0_CH10_RSLT_SD1__ERR___S                                                   0
#define   HI0_CH10_RSLT_SD1__F___M                                        0x00000004
#define   HI0_CH10_RSLT_SD1__F___S                                                     0
#define   HI0_CH10_RSLT_SD1__TPD___M                                      0x00000002
#define   HI0_CH10_RSLT_SD1__TPD___S                                                   0
#define   HI0_CH10_RSLT_SD1__RESERVED_BIT0___M                            0x00000001
#define   HI0_CH10_RSLT_SD1__RESERVED_BIT0___S                                         0
#define HI0_CH11_RSLT_SD1                                              (0xA950046C)
#define   HI0_CH11_RSLT_SD1__V___M                                        0x80000000
#define   HI0_CH11_RSLT_SD1__V___S                                                     0
#define   HI0_CH11_RSLT_SD1__ERR___M                                      0x00000008
#define   HI0_CH11_RSLT_SD1__ERR___S                                                   0
#define   HI0_CH11_RSLT_SD1__F___M                                        0x00000004
#define   HI0_CH11_RSLT_SD1__F___S                                                     0
#define   HI0_CH11_RSLT_SD1__TPD___M                                      0x00000002
#define   HI0_CH11_RSLT_SD1__TPD___S                                                   0
#define   HI0_CH11_RSLT_SD1__RESERVED_BIT0___M                            0x00000001
#define   HI0_CH11_RSLT_SD1__RESERVED_BIT0___S                                         0
#define HI0_CH12_RSLT_SD1                                              (0xA9500470)
#define   HI0_CH12_RSLT_SD1__V___M                                        0x80000000
#define   HI0_CH12_RSLT_SD1__V___S                                                     0
#define   HI0_CH12_RSLT_SD1__ERR___M                                      0x00000008
#define   HI0_CH12_RSLT_SD1__ERR___S                                                   0
#define   HI0_CH12_RSLT_SD1__F___M                                        0x00000004
#define   HI0_CH12_RSLT_SD1__F___S                                                     0
#define   HI0_CH12_RSLT_SD1__TPD___M                                      0x00000002
#define   HI0_CH12_RSLT_SD1__TPD___S                                                   0
#define   HI0_CH12_RSLT_SD1__RESERVED_BIT0___M                            0x00000001
#define   HI0_CH12_RSLT_SD1__RESERVED_BIT0___S                                         0
#define HI0_CH13_RSLT_SD1                                              (0xA9500474)
#define   HI0_CH13_RSLT_SD1__V___M                                        0x80000000
#define   HI0_CH13_RSLT_SD1__V___S                                                     0
#define   HI0_CH13_RSLT_SD1__ERR___M                                      0x00000008
#define   HI0_CH13_RSLT_SD1__ERR___S                                                   0
#define   HI0_CH13_RSLT_SD1__F___M                                        0x00000004
#define   HI0_CH13_RSLT_SD1__F___S                                                     0
#define   HI0_CH13_RSLT_SD1__TPD___M                                      0x00000002
#define   HI0_CH13_RSLT_SD1__TPD___S                                                   0
#define   HI0_CH13_RSLT_SD1__RESERVED_BIT0___M                            0x00000001
#define   HI0_CH13_RSLT_SD1__RESERVED_BIT0___S                                         0
#define HI0_CH14_RSLT_SD1                                              (0xA9500478)
#define   HI0_CH14_RSLT_SD1__V___M                                        0x80000000
#define   HI0_CH14_RSLT_SD1__V___S                                                     0
#define   HI0_CH14_RSLT_SD1__ERR___M                                      0x00000008
#define   HI0_CH14_RSLT_SD1__ERR___S                                                   0
#define   HI0_CH14_RSLT_SD1__F___M                                        0x00000004
#define   HI0_CH14_RSLT_SD1__F___S                                                     0
#define   HI0_CH14_RSLT_SD1__TPD___M                                      0x00000002
#define   HI0_CH14_RSLT_SD1__TPD___S                                                   0
#define   HI0_CH14_RSLT_SD1__RESERVED_BIT0___M                            0x00000001
#define   HI0_CH14_RSLT_SD1__RESERVED_BIT0___S                                         0
#define HI0_CH15_RSLT_SD1                                              (0xA950047C)
#define   HI0_CH15_RSLT_SD1__V___M                                        0x80000000
#define   HI0_CH15_RSLT_SD1__V___S                                                     0
#define   HI0_CH15_RSLT_SD1__ERR___M                                      0x00000008
#define   HI0_CH15_RSLT_SD1__ERR___S                                                   0
#define   HI0_CH15_RSLT_SD1__F___M                                        0x00000004
#define   HI0_CH15_RSLT_SD1__F___S                                                     0
#define   HI0_CH15_RSLT_SD1__TPD___M                                      0x00000002
#define   HI0_CH15_RSLT_SD1__TPD___S                                                   0
#define   HI0_CH15_RSLT_SD1__RESERVED_BIT0___M                            0x00000001
#define   HI0_CH15_RSLT_SD1__RESERVED_BIT0___S                                         0
#define HI0_CHn_FLUSH_STATE0_SD1(n)                                    (0xA95004804*n)
#define   HI0_CHn_FLUSH_STATE0_SD1_nMIN                   0
#define   HI0_CHn_FLUSH_STATE0_SD1_nMAX                     15
#define   HI0_CHn_FLUSH_STATE0_SD1_ELEM                   16
#define   HI0_CHn_FLUSH_STATE0_SD1__FLUSH_TYPE___M                        0x80000000
#define   HI0_CHn_FLUSH_STATE0_SD1__FLUSH_TYPE___S                                    31
#define   HI0_CHn_FLUSH_STATE0_SD1__FLUSH_TYPE__FLUSH_SHOULD_DISCARD_ANY_DATA_ALR    0x0
#define   HI0_CHn_FLUSH_STATE0_SD1__FLUSH_TYPE__FLUSH_SHOULD_WRITE_ALL_INB_DATA_R    0x1
#define   HI0_CHn_FLUSH_STATE0_SD1__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CHn_FLUSH_STATE0_SD1__RESERVED_BITS30_21___S                            21
#define   HI0_CHn_FLUSH_STATE0_SD1__CMD_ERR___M                           0x00100000
#define   HI0_CHn_FLUSH_STATE0_SD1__CMD_ERR___S                                       20
#define   HI0_CHn_FLUSH_STATE0_SD1__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CHn_FLUSH_STATE0_SD1__LAST_CPLE_MPU___S                                 19
#define   HI0_CHn_FLUSH_STATE0_SD1__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CHn_FLUSH_STATE0_SD1__NO_OTB_INSTR___S                                  18
#define   HI0_CHn_FLUSH_STATE0_SD1__NO_INB_INSTR___M                      0x00020000
#define   HI0_CHn_FLUSH_STATE0_SD1__NO_INB_INSTR___S                                  17
#define   HI0_CHn_FLUSH_STATE0_SD1__NO_DATA_XFER___M                      0x00010000
#define   HI0_CHn_FLUSH_STATE0_SD1__NO_DATA_XFER___S                                  16
#define   HI0_CHn_FLUSH_STATE0_SD1__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CHn_FLUSH_STATE0_SD1__DPH_CMD_TYPE___S                                  14
#define   HI0_CHn_FLUSH_STATE0_SD1__DPH_CMD_TYPE__SINGLE                             0x0
#define   HI0_CHn_FLUSH_STATE0_SD1__DPH_CMD_TYPE__SCATTER_GATHER                     0x1
#define   HI0_CHn_FLUSH_STATE0_SD1__DPH_CMD_TYPE__RESERVED_PROGRAMMING               0x2
#define   HI0_CHn_FLUSH_STATE0_SD1__DPH_CMD_TYPE__BOX                                0x3
#define   HI0_CHn_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CHn_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___S                                13
#define   HI0_CHn_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CHn_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___S                              12
#define   HI0_CHn_FLUSH_STATE0_SD1__LEN_ERROR___M                         0x00000800
#define   HI0_CHn_FLUSH_STATE0_SD1__LEN_ERROR___S                                     11
#define   HI0_CHn_FLUSH_STATE0_SD1__MPU_ERROR___M                         0x00000400
#define   HI0_CHn_FLUSH_STATE0_SD1__MPU_ERROR___S                                     10
#define   HI0_CHn_FLUSH_STATE0_SD1__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CHn_FLUSH_STATE0_SD1__DPH_BUS_ERROR___S                                  9
#define   HI0_CHn_FLUSH_STATE0_SD1__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CHn_FLUSH_STATE0_SD1__CPH_BUS_ERROR___S                                  8
#define   HI0_CHn_FLUSH_STATE0_SD1__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CHn_FLUSH_STATE0_SD1__RESERVED_BITS7_3___S                               3
#define   HI0_CHn_FLUSH_STATE0_SD1__CH_STATE___M                          0x00000006
#define   HI0_CHn_FLUSH_STATE0_SD1__CH_STATE___S                                       1
#define   HI0_CHn_FLUSH_STATE0_SD1__CH_STATE__IDLE                                   0x0
#define   HI0_CHn_FLUSH_STATE0_SD1__CH_STATE__PROCESS                                0x1
#define   HI0_CHn_FLUSH_STATE0_SD1__CH_STATE__FLUSH_WAIT                             0x3
#define   HI0_CHn_FLUSH_STATE0_SD1__V___M                                 0x00000001
#define   HI0_CHn_FLUSH_STATE0_SD1__V___S                                              0
#define   HI0_CHn_FLUSH_STATE0_SD1___M                                    0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE0_SD1___S                                                 0
#define HI0_CH0_FLUSH_STATE0_SD1                                       (0xA9500480)
#define   HI0_CH0_FLUSH_STATE0_SD1__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH0_FLUSH_STATE0_SD1__FLUSH_TYPE___S                                     0
#define   HI0_CH0_FLUSH_STATE0_SD1__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH0_FLUSH_STATE0_SD1__RESERVED_BITS30_21___S                             0
#define   HI0_CH0_FLUSH_STATE0_SD1__CMD_ERR___M                           0x00100000
#define   HI0_CH0_FLUSH_STATE0_SD1__CMD_ERR___S                                        0
#define   HI0_CH0_FLUSH_STATE0_SD1__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH0_FLUSH_STATE0_SD1__LAST_CPLE_MPU___S                                  0
#define   HI0_CH0_FLUSH_STATE0_SD1__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH0_FLUSH_STATE0_SD1__NO_OTB_INSTR___S                                   0
#define   HI0_CH0_FLUSH_STATE0_SD1__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH0_FLUSH_STATE0_SD1__NO_INB_INSTR___S                                   0
#define   HI0_CH0_FLUSH_STATE0_SD1__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH0_FLUSH_STATE0_SD1__NO_DATA_XFER___S                                   0
#define   HI0_CH0_FLUSH_STATE0_SD1__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH0_FLUSH_STATE0_SD1__DPH_CMD_TYPE___S                                   0
#define   HI0_CH0_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH0_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH0_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH0_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH0_FLUSH_STATE0_SD1__LEN_ERROR___M                         0x00000800
#define   HI0_CH0_FLUSH_STATE0_SD1__LEN_ERROR___S                                      0
#define   HI0_CH0_FLUSH_STATE0_SD1__MPU_ERROR___M                         0x00000400
#define   HI0_CH0_FLUSH_STATE0_SD1__MPU_ERROR___S                                      0
#define   HI0_CH0_FLUSH_STATE0_SD1__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH0_FLUSH_STATE0_SD1__DPH_BUS_ERROR___S                                  0
#define   HI0_CH0_FLUSH_STATE0_SD1__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH0_FLUSH_STATE0_SD1__CPH_BUS_ERROR___S                                  0
#define   HI0_CH0_FLUSH_STATE0_SD1__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH0_FLUSH_STATE0_SD1__RESERVED_BITS7_3___S                               0
#define   HI0_CH0_FLUSH_STATE0_SD1__CH_STATE___M                          0x00000006
#define   HI0_CH0_FLUSH_STATE0_SD1__CH_STATE___S                                       0
#define   HI0_CH0_FLUSH_STATE0_SD1__V___M                                 0x00000001
#define   HI0_CH0_FLUSH_STATE0_SD1__V___S                                              0
#define HI0_CH1_FLUSH_STATE0_SD1                                       (0xA9500484)
#define   HI0_CH1_FLUSH_STATE0_SD1__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH1_FLUSH_STATE0_SD1__FLUSH_TYPE___S                                     0
#define   HI0_CH1_FLUSH_STATE0_SD1__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH1_FLUSH_STATE0_SD1__RESERVED_BITS30_21___S                             0
#define   HI0_CH1_FLUSH_STATE0_SD1__CMD_ERR___M                           0x00100000
#define   HI0_CH1_FLUSH_STATE0_SD1__CMD_ERR___S                                        0
#define   HI0_CH1_FLUSH_STATE0_SD1__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH1_FLUSH_STATE0_SD1__LAST_CPLE_MPU___S                                  0
#define   HI0_CH1_FLUSH_STATE0_SD1__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH1_FLUSH_STATE0_SD1__NO_OTB_INSTR___S                                   0
#define   HI0_CH1_FLUSH_STATE0_SD1__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH1_FLUSH_STATE0_SD1__NO_INB_INSTR___S                                   0
#define   HI0_CH1_FLUSH_STATE0_SD1__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH1_FLUSH_STATE0_SD1__NO_DATA_XFER___S                                   0
#define   HI0_CH1_FLUSH_STATE0_SD1__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH1_FLUSH_STATE0_SD1__DPH_CMD_TYPE___S                                   0
#define   HI0_CH1_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH1_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH1_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH1_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH1_FLUSH_STATE0_SD1__LEN_ERROR___M                         0x00000800
#define   HI0_CH1_FLUSH_STATE0_SD1__LEN_ERROR___S                                      0
#define   HI0_CH1_FLUSH_STATE0_SD1__MPU_ERROR___M                         0x00000400
#define   HI0_CH1_FLUSH_STATE0_SD1__MPU_ERROR___S                                      0
#define   HI0_CH1_FLUSH_STATE0_SD1__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH1_FLUSH_STATE0_SD1__DPH_BUS_ERROR___S                                  0
#define   HI0_CH1_FLUSH_STATE0_SD1__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH1_FLUSH_STATE0_SD1__CPH_BUS_ERROR___S                                  0
#define   HI0_CH1_FLUSH_STATE0_SD1__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH1_FLUSH_STATE0_SD1__RESERVED_BITS7_3___S                               0
#define   HI0_CH1_FLUSH_STATE0_SD1__CH_STATE___M                          0x00000006
#define   HI0_CH1_FLUSH_STATE0_SD1__CH_STATE___S                                       0
#define   HI0_CH1_FLUSH_STATE0_SD1__V___M                                 0x00000001
#define   HI0_CH1_FLUSH_STATE0_SD1__V___S                                              0
#define HI0_CH2_FLUSH_STATE0_SD1                                       (0xA9500488)
#define   HI0_CH2_FLUSH_STATE0_SD1__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH2_FLUSH_STATE0_SD1__FLUSH_TYPE___S                                     0
#define   HI0_CH2_FLUSH_STATE0_SD1__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH2_FLUSH_STATE0_SD1__RESERVED_BITS30_21___S                             0
#define   HI0_CH2_FLUSH_STATE0_SD1__CMD_ERR___M                           0x00100000
#define   HI0_CH2_FLUSH_STATE0_SD1__CMD_ERR___S                                        0
#define   HI0_CH2_FLUSH_STATE0_SD1__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH2_FLUSH_STATE0_SD1__LAST_CPLE_MPU___S                                  0
#define   HI0_CH2_FLUSH_STATE0_SD1__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH2_FLUSH_STATE0_SD1__NO_OTB_INSTR___S                                   0
#define   HI0_CH2_FLUSH_STATE0_SD1__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH2_FLUSH_STATE0_SD1__NO_INB_INSTR___S                                   0
#define   HI0_CH2_FLUSH_STATE0_SD1__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH2_FLUSH_STATE0_SD1__NO_DATA_XFER___S                                   0
#define   HI0_CH2_FLUSH_STATE0_SD1__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH2_FLUSH_STATE0_SD1__DPH_CMD_TYPE___S                                   0
#define   HI0_CH2_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH2_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH2_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH2_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH2_FLUSH_STATE0_SD1__LEN_ERROR___M                         0x00000800
#define   HI0_CH2_FLUSH_STATE0_SD1__LEN_ERROR___S                                      0
#define   HI0_CH2_FLUSH_STATE0_SD1__MPU_ERROR___M                         0x00000400
#define   HI0_CH2_FLUSH_STATE0_SD1__MPU_ERROR___S                                      0
#define   HI0_CH2_FLUSH_STATE0_SD1__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH2_FLUSH_STATE0_SD1__DPH_BUS_ERROR___S                                  0
#define   HI0_CH2_FLUSH_STATE0_SD1__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH2_FLUSH_STATE0_SD1__CPH_BUS_ERROR___S                                  0
#define   HI0_CH2_FLUSH_STATE0_SD1__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH2_FLUSH_STATE0_SD1__RESERVED_BITS7_3___S                               0
#define   HI0_CH2_FLUSH_STATE0_SD1__CH_STATE___M                          0x00000006
#define   HI0_CH2_FLUSH_STATE0_SD1__CH_STATE___S                                       0
#define   HI0_CH2_FLUSH_STATE0_SD1__V___M                                 0x00000001
#define   HI0_CH2_FLUSH_STATE0_SD1__V___S                                              0
#define HI0_CH3_FLUSH_STATE0_SD1                                       (0xA950048C)
#define   HI0_CH3_FLUSH_STATE0_SD1__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH3_FLUSH_STATE0_SD1__FLUSH_TYPE___S                                     0
#define   HI0_CH3_FLUSH_STATE0_SD1__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH3_FLUSH_STATE0_SD1__RESERVED_BITS30_21___S                             0
#define   HI0_CH3_FLUSH_STATE0_SD1__CMD_ERR___M                           0x00100000
#define   HI0_CH3_FLUSH_STATE0_SD1__CMD_ERR___S                                        0
#define   HI0_CH3_FLUSH_STATE0_SD1__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH3_FLUSH_STATE0_SD1__LAST_CPLE_MPU___S                                  0
#define   HI0_CH3_FLUSH_STATE0_SD1__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH3_FLUSH_STATE0_SD1__NO_OTB_INSTR___S                                   0
#define   HI0_CH3_FLUSH_STATE0_SD1__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH3_FLUSH_STATE0_SD1__NO_INB_INSTR___S                                   0
#define   HI0_CH3_FLUSH_STATE0_SD1__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH3_FLUSH_STATE0_SD1__NO_DATA_XFER___S                                   0
#define   HI0_CH3_FLUSH_STATE0_SD1__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH3_FLUSH_STATE0_SD1__DPH_CMD_TYPE___S                                   0
#define   HI0_CH3_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH3_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH3_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH3_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH3_FLUSH_STATE0_SD1__LEN_ERROR___M                         0x00000800
#define   HI0_CH3_FLUSH_STATE0_SD1__LEN_ERROR___S                                      0
#define   HI0_CH3_FLUSH_STATE0_SD1__MPU_ERROR___M                         0x00000400
#define   HI0_CH3_FLUSH_STATE0_SD1__MPU_ERROR___S                                      0
#define   HI0_CH3_FLUSH_STATE0_SD1__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH3_FLUSH_STATE0_SD1__DPH_BUS_ERROR___S                                  0
#define   HI0_CH3_FLUSH_STATE0_SD1__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH3_FLUSH_STATE0_SD1__CPH_BUS_ERROR___S                                  0
#define   HI0_CH3_FLUSH_STATE0_SD1__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH3_FLUSH_STATE0_SD1__RESERVED_BITS7_3___S                               0
#define   HI0_CH3_FLUSH_STATE0_SD1__CH_STATE___M                          0x00000006
#define   HI0_CH3_FLUSH_STATE0_SD1__CH_STATE___S                                       0
#define   HI0_CH3_FLUSH_STATE0_SD1__V___M                                 0x00000001
#define   HI0_CH3_FLUSH_STATE0_SD1__V___S                                              0
#define HI0_CH4_FLUSH_STATE0_SD1                                       (0xA9500490)
#define   HI0_CH4_FLUSH_STATE0_SD1__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH4_FLUSH_STATE0_SD1__FLUSH_TYPE___S                                     0
#define   HI0_CH4_FLUSH_STATE0_SD1__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH4_FLUSH_STATE0_SD1__RESERVED_BITS30_21___S                             0
#define   HI0_CH4_FLUSH_STATE0_SD1__CMD_ERR___M                           0x00100000
#define   HI0_CH4_FLUSH_STATE0_SD1__CMD_ERR___S                                        0
#define   HI0_CH4_FLUSH_STATE0_SD1__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH4_FLUSH_STATE0_SD1__LAST_CPLE_MPU___S                                  0
#define   HI0_CH4_FLUSH_STATE0_SD1__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH4_FLUSH_STATE0_SD1__NO_OTB_INSTR___S                                   0
#define   HI0_CH4_FLUSH_STATE0_SD1__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH4_FLUSH_STATE0_SD1__NO_INB_INSTR___S                                   0
#define   HI0_CH4_FLUSH_STATE0_SD1__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH4_FLUSH_STATE0_SD1__NO_DATA_XFER___S                                   0
#define   HI0_CH4_FLUSH_STATE0_SD1__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH4_FLUSH_STATE0_SD1__DPH_CMD_TYPE___S                                   0
#define   HI0_CH4_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH4_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH4_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH4_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH4_FLUSH_STATE0_SD1__LEN_ERROR___M                         0x00000800
#define   HI0_CH4_FLUSH_STATE0_SD1__LEN_ERROR___S                                      0
#define   HI0_CH4_FLUSH_STATE0_SD1__MPU_ERROR___M                         0x00000400
#define   HI0_CH4_FLUSH_STATE0_SD1__MPU_ERROR___S                                      0
#define   HI0_CH4_FLUSH_STATE0_SD1__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH4_FLUSH_STATE0_SD1__DPH_BUS_ERROR___S                                  0
#define   HI0_CH4_FLUSH_STATE0_SD1__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH4_FLUSH_STATE0_SD1__CPH_BUS_ERROR___S                                  0
#define   HI0_CH4_FLUSH_STATE0_SD1__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH4_FLUSH_STATE0_SD1__RESERVED_BITS7_3___S                               0
#define   HI0_CH4_FLUSH_STATE0_SD1__CH_STATE___M                          0x00000006
#define   HI0_CH4_FLUSH_STATE0_SD1__CH_STATE___S                                       0
#define   HI0_CH4_FLUSH_STATE0_SD1__V___M                                 0x00000001
#define   HI0_CH4_FLUSH_STATE0_SD1__V___S                                              0
#define HI0_CH5_FLUSH_STATE0_SD1                                       (0xA9500494)
#define   HI0_CH5_FLUSH_STATE0_SD1__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH5_FLUSH_STATE0_SD1__FLUSH_TYPE___S                                     0
#define   HI0_CH5_FLUSH_STATE0_SD1__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH5_FLUSH_STATE0_SD1__RESERVED_BITS30_21___S                             0
#define   HI0_CH5_FLUSH_STATE0_SD1__CMD_ERR___M                           0x00100000
#define   HI0_CH5_FLUSH_STATE0_SD1__CMD_ERR___S                                        0
#define   HI0_CH5_FLUSH_STATE0_SD1__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH5_FLUSH_STATE0_SD1__LAST_CPLE_MPU___S                                  0
#define   HI0_CH5_FLUSH_STATE0_SD1__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH5_FLUSH_STATE0_SD1__NO_OTB_INSTR___S                                   0
#define   HI0_CH5_FLUSH_STATE0_SD1__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH5_FLUSH_STATE0_SD1__NO_INB_INSTR___S                                   0
#define   HI0_CH5_FLUSH_STATE0_SD1__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH5_FLUSH_STATE0_SD1__NO_DATA_XFER___S                                   0
#define   HI0_CH5_FLUSH_STATE0_SD1__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH5_FLUSH_STATE0_SD1__DPH_CMD_TYPE___S                                   0
#define   HI0_CH5_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH5_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH5_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH5_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH5_FLUSH_STATE0_SD1__LEN_ERROR___M                         0x00000800
#define   HI0_CH5_FLUSH_STATE0_SD1__LEN_ERROR___S                                      0
#define   HI0_CH5_FLUSH_STATE0_SD1__MPU_ERROR___M                         0x00000400
#define   HI0_CH5_FLUSH_STATE0_SD1__MPU_ERROR___S                                      0
#define   HI0_CH5_FLUSH_STATE0_SD1__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH5_FLUSH_STATE0_SD1__DPH_BUS_ERROR___S                                  0
#define   HI0_CH5_FLUSH_STATE0_SD1__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH5_FLUSH_STATE0_SD1__CPH_BUS_ERROR___S                                  0
#define   HI0_CH5_FLUSH_STATE0_SD1__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH5_FLUSH_STATE0_SD1__RESERVED_BITS7_3___S                               0
#define   HI0_CH5_FLUSH_STATE0_SD1__CH_STATE___M                          0x00000006
#define   HI0_CH5_FLUSH_STATE0_SD1__CH_STATE___S                                       0
#define   HI0_CH5_FLUSH_STATE0_SD1__V___M                                 0x00000001
#define   HI0_CH5_FLUSH_STATE0_SD1__V___S                                              0
#define HI0_CH6_FLUSH_STATE0_SD1                                       (0xA9500498)
#define   HI0_CH6_FLUSH_STATE0_SD1__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH6_FLUSH_STATE0_SD1__FLUSH_TYPE___S                                     0
#define   HI0_CH6_FLUSH_STATE0_SD1__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH6_FLUSH_STATE0_SD1__RESERVED_BITS30_21___S                             0
#define   HI0_CH6_FLUSH_STATE0_SD1__CMD_ERR___M                           0x00100000
#define   HI0_CH6_FLUSH_STATE0_SD1__CMD_ERR___S                                        0
#define   HI0_CH6_FLUSH_STATE0_SD1__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH6_FLUSH_STATE0_SD1__LAST_CPLE_MPU___S                                  0
#define   HI0_CH6_FLUSH_STATE0_SD1__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH6_FLUSH_STATE0_SD1__NO_OTB_INSTR___S                                   0
#define   HI0_CH6_FLUSH_STATE0_SD1__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH6_FLUSH_STATE0_SD1__NO_INB_INSTR___S                                   0
#define   HI0_CH6_FLUSH_STATE0_SD1__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH6_FLUSH_STATE0_SD1__NO_DATA_XFER___S                                   0
#define   HI0_CH6_FLUSH_STATE0_SD1__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH6_FLUSH_STATE0_SD1__DPH_CMD_TYPE___S                                   0
#define   HI0_CH6_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH6_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH6_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH6_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH6_FLUSH_STATE0_SD1__LEN_ERROR___M                         0x00000800
#define   HI0_CH6_FLUSH_STATE0_SD1__LEN_ERROR___S                                      0
#define   HI0_CH6_FLUSH_STATE0_SD1__MPU_ERROR___M                         0x00000400
#define   HI0_CH6_FLUSH_STATE0_SD1__MPU_ERROR___S                                      0
#define   HI0_CH6_FLUSH_STATE0_SD1__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH6_FLUSH_STATE0_SD1__DPH_BUS_ERROR___S                                  0
#define   HI0_CH6_FLUSH_STATE0_SD1__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH6_FLUSH_STATE0_SD1__CPH_BUS_ERROR___S                                  0
#define   HI0_CH6_FLUSH_STATE0_SD1__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH6_FLUSH_STATE0_SD1__RESERVED_BITS7_3___S                               0
#define   HI0_CH6_FLUSH_STATE0_SD1__CH_STATE___M                          0x00000006
#define   HI0_CH6_FLUSH_STATE0_SD1__CH_STATE___S                                       0
#define   HI0_CH6_FLUSH_STATE0_SD1__V___M                                 0x00000001
#define   HI0_CH6_FLUSH_STATE0_SD1__V___S                                              0
#define HI0_CH7_FLUSH_STATE0_SD1                                       (0xA950049C)
#define   HI0_CH7_FLUSH_STATE0_SD1__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH7_FLUSH_STATE0_SD1__FLUSH_TYPE___S                                     0
#define   HI0_CH7_FLUSH_STATE0_SD1__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH7_FLUSH_STATE0_SD1__RESERVED_BITS30_21___S                             0
#define   HI0_CH7_FLUSH_STATE0_SD1__CMD_ERR___M                           0x00100000
#define   HI0_CH7_FLUSH_STATE0_SD1__CMD_ERR___S                                        0
#define   HI0_CH7_FLUSH_STATE0_SD1__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH7_FLUSH_STATE0_SD1__LAST_CPLE_MPU___S                                  0
#define   HI0_CH7_FLUSH_STATE0_SD1__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH7_FLUSH_STATE0_SD1__NO_OTB_INSTR___S                                   0
#define   HI0_CH7_FLUSH_STATE0_SD1__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH7_FLUSH_STATE0_SD1__NO_INB_INSTR___S                                   0
#define   HI0_CH7_FLUSH_STATE0_SD1__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH7_FLUSH_STATE0_SD1__NO_DATA_XFER___S                                   0
#define   HI0_CH7_FLUSH_STATE0_SD1__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH7_FLUSH_STATE0_SD1__DPH_CMD_TYPE___S                                   0
#define   HI0_CH7_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH7_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH7_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH7_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH7_FLUSH_STATE0_SD1__LEN_ERROR___M                         0x00000800
#define   HI0_CH7_FLUSH_STATE0_SD1__LEN_ERROR___S                                      0
#define   HI0_CH7_FLUSH_STATE0_SD1__MPU_ERROR___M                         0x00000400
#define   HI0_CH7_FLUSH_STATE0_SD1__MPU_ERROR___S                                      0
#define   HI0_CH7_FLUSH_STATE0_SD1__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH7_FLUSH_STATE0_SD1__DPH_BUS_ERROR___S                                  0
#define   HI0_CH7_FLUSH_STATE0_SD1__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH7_FLUSH_STATE0_SD1__CPH_BUS_ERROR___S                                  0
#define   HI0_CH7_FLUSH_STATE0_SD1__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH7_FLUSH_STATE0_SD1__RESERVED_BITS7_3___S                               0
#define   HI0_CH7_FLUSH_STATE0_SD1__CH_STATE___M                          0x00000006
#define   HI0_CH7_FLUSH_STATE0_SD1__CH_STATE___S                                       0
#define   HI0_CH7_FLUSH_STATE0_SD1__V___M                                 0x00000001
#define   HI0_CH7_FLUSH_STATE0_SD1__V___S                                              0
#define HI0_CH8_FLUSH_STATE0_SD1                                       (0xA95004A0)
#define   HI0_CH8_FLUSH_STATE0_SD1__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH8_FLUSH_STATE0_SD1__FLUSH_TYPE___S                                     0
#define   HI0_CH8_FLUSH_STATE0_SD1__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH8_FLUSH_STATE0_SD1__RESERVED_BITS30_21___S                             0
#define   HI0_CH8_FLUSH_STATE0_SD1__CMD_ERR___M                           0x00100000
#define   HI0_CH8_FLUSH_STATE0_SD1__CMD_ERR___S                                        0
#define   HI0_CH8_FLUSH_STATE0_SD1__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH8_FLUSH_STATE0_SD1__LAST_CPLE_MPU___S                                  0
#define   HI0_CH8_FLUSH_STATE0_SD1__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH8_FLUSH_STATE0_SD1__NO_OTB_INSTR___S                                   0
#define   HI0_CH8_FLUSH_STATE0_SD1__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH8_FLUSH_STATE0_SD1__NO_INB_INSTR___S                                   0
#define   HI0_CH8_FLUSH_STATE0_SD1__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH8_FLUSH_STATE0_SD1__NO_DATA_XFER___S                                   0
#define   HI0_CH8_FLUSH_STATE0_SD1__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH8_FLUSH_STATE0_SD1__DPH_CMD_TYPE___S                                   0
#define   HI0_CH8_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH8_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH8_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH8_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH8_FLUSH_STATE0_SD1__LEN_ERROR___M                         0x00000800
#define   HI0_CH8_FLUSH_STATE0_SD1__LEN_ERROR___S                                      0
#define   HI0_CH8_FLUSH_STATE0_SD1__MPU_ERROR___M                         0x00000400
#define   HI0_CH8_FLUSH_STATE0_SD1__MPU_ERROR___S                                      0
#define   HI0_CH8_FLUSH_STATE0_SD1__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH8_FLUSH_STATE0_SD1__DPH_BUS_ERROR___S                                  0
#define   HI0_CH8_FLUSH_STATE0_SD1__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH8_FLUSH_STATE0_SD1__CPH_BUS_ERROR___S                                  0
#define   HI0_CH8_FLUSH_STATE0_SD1__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH8_FLUSH_STATE0_SD1__RESERVED_BITS7_3___S                               0
#define   HI0_CH8_FLUSH_STATE0_SD1__CH_STATE___M                          0x00000006
#define   HI0_CH8_FLUSH_STATE0_SD1__CH_STATE___S                                       0
#define   HI0_CH8_FLUSH_STATE0_SD1__V___M                                 0x00000001
#define   HI0_CH8_FLUSH_STATE0_SD1__V___S                                              0
#define HI0_CH9_FLUSH_STATE0_SD1                                       (0xA95004A4)
#define   HI0_CH9_FLUSH_STATE0_SD1__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH9_FLUSH_STATE0_SD1__FLUSH_TYPE___S                                     0
#define   HI0_CH9_FLUSH_STATE0_SD1__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH9_FLUSH_STATE0_SD1__RESERVED_BITS30_21___S                             0
#define   HI0_CH9_FLUSH_STATE0_SD1__CMD_ERR___M                           0x00100000
#define   HI0_CH9_FLUSH_STATE0_SD1__CMD_ERR___S                                        0
#define   HI0_CH9_FLUSH_STATE0_SD1__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH9_FLUSH_STATE0_SD1__LAST_CPLE_MPU___S                                  0
#define   HI0_CH9_FLUSH_STATE0_SD1__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH9_FLUSH_STATE0_SD1__NO_OTB_INSTR___S                                   0
#define   HI0_CH9_FLUSH_STATE0_SD1__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH9_FLUSH_STATE0_SD1__NO_INB_INSTR___S                                   0
#define   HI0_CH9_FLUSH_STATE0_SD1__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH9_FLUSH_STATE0_SD1__NO_DATA_XFER___S                                   0
#define   HI0_CH9_FLUSH_STATE0_SD1__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH9_FLUSH_STATE0_SD1__DPH_CMD_TYPE___S                                   0
#define   HI0_CH9_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH9_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH9_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH9_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH9_FLUSH_STATE0_SD1__LEN_ERROR___M                         0x00000800
#define   HI0_CH9_FLUSH_STATE0_SD1__LEN_ERROR___S                                      0
#define   HI0_CH9_FLUSH_STATE0_SD1__MPU_ERROR___M                         0x00000400
#define   HI0_CH9_FLUSH_STATE0_SD1__MPU_ERROR___S                                      0
#define   HI0_CH9_FLUSH_STATE0_SD1__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH9_FLUSH_STATE0_SD1__DPH_BUS_ERROR___S                                  0
#define   HI0_CH9_FLUSH_STATE0_SD1__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH9_FLUSH_STATE0_SD1__CPH_BUS_ERROR___S                                  0
#define   HI0_CH9_FLUSH_STATE0_SD1__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH9_FLUSH_STATE0_SD1__RESERVED_BITS7_3___S                               0
#define   HI0_CH9_FLUSH_STATE0_SD1__CH_STATE___M                          0x00000006
#define   HI0_CH9_FLUSH_STATE0_SD1__CH_STATE___S                                       0
#define   HI0_CH9_FLUSH_STATE0_SD1__V___M                                 0x00000001
#define   HI0_CH9_FLUSH_STATE0_SD1__V___S                                              0
#define HI0_CH10_FLUSH_STATE0_SD1                                      (0xA95004A8)
#define   HI0_CH10_FLUSH_STATE0_SD1__FLUSH_TYPE___M                       0x80000000
#define   HI0_CH10_FLUSH_STATE0_SD1__FLUSH_TYPE___S                                    0
#define   HI0_CH10_FLUSH_STATE0_SD1__RESERVED_BITS30_21___M               0x7FE00000
#define   HI0_CH10_FLUSH_STATE0_SD1__RESERVED_BITS30_21___S                            0
#define   HI0_CH10_FLUSH_STATE0_SD1__CMD_ERR___M                          0x00100000
#define   HI0_CH10_FLUSH_STATE0_SD1__CMD_ERR___S                                       0
#define   HI0_CH10_FLUSH_STATE0_SD1__LAST_CPLE_MPU___M                    0x00080000
#define   HI0_CH10_FLUSH_STATE0_SD1__LAST_CPLE_MPU___S                                 0
#define   HI0_CH10_FLUSH_STATE0_SD1__NO_OTB_INSTR___M                     0x00040000
#define   HI0_CH10_FLUSH_STATE0_SD1__NO_OTB_INSTR___S                                  0
#define   HI0_CH10_FLUSH_STATE0_SD1__NO_INB_INSTR___M                     0x00020000
#define   HI0_CH10_FLUSH_STATE0_SD1__NO_INB_INSTR___S                                  0
#define   HI0_CH10_FLUSH_STATE0_SD1__NO_DATA_XFER___M                     0x00010000
#define   HI0_CH10_FLUSH_STATE0_SD1__NO_DATA_XFER___S                                  0
#define   HI0_CH10_FLUSH_STATE0_SD1__DPH_CMD_TYPE___M                     0x0000C000
#define   HI0_CH10_FLUSH_STATE0_SD1__DPH_CMD_TYPE___S                                  0
#define   HI0_CH10_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___M                   0x00002000
#define   HI0_CH10_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___S                                0
#define   HI0_CH10_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___M                 0x00001000
#define   HI0_CH10_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___S                              0
#define   HI0_CH10_FLUSH_STATE0_SD1__LEN_ERROR___M                        0x00000800
#define   HI0_CH10_FLUSH_STATE0_SD1__LEN_ERROR___S                                     0
#define   HI0_CH10_FLUSH_STATE0_SD1__MPU_ERROR___M                        0x00000400
#define   HI0_CH10_FLUSH_STATE0_SD1__MPU_ERROR___S                                     0
#define   HI0_CH10_FLUSH_STATE0_SD1__DPH_BUS_ERROR___M                    0x00000200
#define   HI0_CH10_FLUSH_STATE0_SD1__DPH_BUS_ERROR___S                                 0
#define   HI0_CH10_FLUSH_STATE0_SD1__CPH_BUS_ERROR___M                    0x00000100
#define   HI0_CH10_FLUSH_STATE0_SD1__CPH_BUS_ERROR___S                                 0
#define   HI0_CH10_FLUSH_STATE0_SD1__RESERVED_BITS7_3___M                 0x000000F8
#define   HI0_CH10_FLUSH_STATE0_SD1__RESERVED_BITS7_3___S                              0
#define   HI0_CH10_FLUSH_STATE0_SD1__CH_STATE___M                         0x00000006
#define   HI0_CH10_FLUSH_STATE0_SD1__CH_STATE___S                                      0
#define   HI0_CH10_FLUSH_STATE0_SD1__V___M                                0x00000001
#define   HI0_CH10_FLUSH_STATE0_SD1__V___S                                             0
#define HI0_CH11_FLUSH_STATE0_SD1                                      (0xA95004AC)
#define   HI0_CH11_FLUSH_STATE0_SD1__FLUSH_TYPE___M                       0x80000000
#define   HI0_CH11_FLUSH_STATE0_SD1__FLUSH_TYPE___S                                    0
#define   HI0_CH11_FLUSH_STATE0_SD1__RESERVED_BITS30_21___M               0x7FE00000
#define   HI0_CH11_FLUSH_STATE0_SD1__RESERVED_BITS30_21___S                            0
#define   HI0_CH11_FLUSH_STATE0_SD1__CMD_ERR___M                          0x00100000
#define   HI0_CH11_FLUSH_STATE0_SD1__CMD_ERR___S                                       0
#define   HI0_CH11_FLUSH_STATE0_SD1__LAST_CPLE_MPU___M                    0x00080000
#define   HI0_CH11_FLUSH_STATE0_SD1__LAST_CPLE_MPU___S                                 0
#define   HI0_CH11_FLUSH_STATE0_SD1__NO_OTB_INSTR___M                     0x00040000
#define   HI0_CH11_FLUSH_STATE0_SD1__NO_OTB_INSTR___S                                  0
#define   HI0_CH11_FLUSH_STATE0_SD1__NO_INB_INSTR___M                     0x00020000
#define   HI0_CH11_FLUSH_STATE0_SD1__NO_INB_INSTR___S                                  0
#define   HI0_CH11_FLUSH_STATE0_SD1__NO_DATA_XFER___M                     0x00010000
#define   HI0_CH11_FLUSH_STATE0_SD1__NO_DATA_XFER___S                                  0
#define   HI0_CH11_FLUSH_STATE0_SD1__DPH_CMD_TYPE___M                     0x0000C000
#define   HI0_CH11_FLUSH_STATE0_SD1__DPH_CMD_TYPE___S                                  0
#define   HI0_CH11_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___M                   0x00002000
#define   HI0_CH11_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___S                                0
#define   HI0_CH11_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___M                 0x00001000
#define   HI0_CH11_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___S                              0
#define   HI0_CH11_FLUSH_STATE0_SD1__LEN_ERROR___M                        0x00000800
#define   HI0_CH11_FLUSH_STATE0_SD1__LEN_ERROR___S                                     0
#define   HI0_CH11_FLUSH_STATE0_SD1__MPU_ERROR___M                        0x00000400
#define   HI0_CH11_FLUSH_STATE0_SD1__MPU_ERROR___S                                     0
#define   HI0_CH11_FLUSH_STATE0_SD1__DPH_BUS_ERROR___M                    0x00000200
#define   HI0_CH11_FLUSH_STATE0_SD1__DPH_BUS_ERROR___S                                 0
#define   HI0_CH11_FLUSH_STATE0_SD1__CPH_BUS_ERROR___M                    0x00000100
#define   HI0_CH11_FLUSH_STATE0_SD1__CPH_BUS_ERROR___S                                 0
#define   HI0_CH11_FLUSH_STATE0_SD1__RESERVED_BITS7_3___M                 0x000000F8
#define   HI0_CH11_FLUSH_STATE0_SD1__RESERVED_BITS7_3___S                              0
#define   HI0_CH11_FLUSH_STATE0_SD1__CH_STATE___M                         0x00000006
#define   HI0_CH11_FLUSH_STATE0_SD1__CH_STATE___S                                      0
#define   HI0_CH11_FLUSH_STATE0_SD1__V___M                                0x00000001
#define   HI0_CH11_FLUSH_STATE0_SD1__V___S                                             0
#define HI0_CH12_FLUSH_STATE0_SD1                                      (0xA95004B0)
#define   HI0_CH12_FLUSH_STATE0_SD1__FLUSH_TYPE___M                       0x80000000
#define   HI0_CH12_FLUSH_STATE0_SD1__FLUSH_TYPE___S                                    0
#define   HI0_CH12_FLUSH_STATE0_SD1__RESERVED_BITS30_21___M               0x7FE00000
#define   HI0_CH12_FLUSH_STATE0_SD1__RESERVED_BITS30_21___S                            0
#define   HI0_CH12_FLUSH_STATE0_SD1__CMD_ERR___M                          0x00100000
#define   HI0_CH12_FLUSH_STATE0_SD1__CMD_ERR___S                                       0
#define   HI0_CH12_FLUSH_STATE0_SD1__LAST_CPLE_MPU___M                    0x00080000
#define   HI0_CH12_FLUSH_STATE0_SD1__LAST_CPLE_MPU___S                                 0
#define   HI0_CH12_FLUSH_STATE0_SD1__NO_OTB_INSTR___M                     0x00040000
#define   HI0_CH12_FLUSH_STATE0_SD1__NO_OTB_INSTR___S                                  0
#define   HI0_CH12_FLUSH_STATE0_SD1__NO_INB_INSTR___M                     0x00020000
#define   HI0_CH12_FLUSH_STATE0_SD1__NO_INB_INSTR___S                                  0
#define   HI0_CH12_FLUSH_STATE0_SD1__NO_DATA_XFER___M                     0x00010000
#define   HI0_CH12_FLUSH_STATE0_SD1__NO_DATA_XFER___S                                  0
#define   HI0_CH12_FLUSH_STATE0_SD1__DPH_CMD_TYPE___M                     0x0000C000
#define   HI0_CH12_FLUSH_STATE0_SD1__DPH_CMD_TYPE___S                                  0
#define   HI0_CH12_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___M                   0x00002000
#define   HI0_CH12_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___S                                0
#define   HI0_CH12_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___M                 0x00001000
#define   HI0_CH12_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___S                              0
#define   HI0_CH12_FLUSH_STATE0_SD1__LEN_ERROR___M                        0x00000800
#define   HI0_CH12_FLUSH_STATE0_SD1__LEN_ERROR___S                                     0
#define   HI0_CH12_FLUSH_STATE0_SD1__MPU_ERROR___M                        0x00000400
#define   HI0_CH12_FLUSH_STATE0_SD1__MPU_ERROR___S                                     0
#define   HI0_CH12_FLUSH_STATE0_SD1__DPH_BUS_ERROR___M                    0x00000200
#define   HI0_CH12_FLUSH_STATE0_SD1__DPH_BUS_ERROR___S                                 0
#define   HI0_CH12_FLUSH_STATE0_SD1__CPH_BUS_ERROR___M                    0x00000100
#define   HI0_CH12_FLUSH_STATE0_SD1__CPH_BUS_ERROR___S                                 0
#define   HI0_CH12_FLUSH_STATE0_SD1__RESERVED_BITS7_3___M                 0x000000F8
#define   HI0_CH12_FLUSH_STATE0_SD1__RESERVED_BITS7_3___S                              0
#define   HI0_CH12_FLUSH_STATE0_SD1__CH_STATE___M                         0x00000006
#define   HI0_CH12_FLUSH_STATE0_SD1__CH_STATE___S                                      0
#define   HI0_CH12_FLUSH_STATE0_SD1__V___M                                0x00000001
#define   HI0_CH12_FLUSH_STATE0_SD1__V___S                                             0
#define HI0_CH13_FLUSH_STATE0_SD1                                      (0xA95004B4)
#define   HI0_CH13_FLUSH_STATE0_SD1__FLUSH_TYPE___M                       0x80000000
#define   HI0_CH13_FLUSH_STATE0_SD1__FLUSH_TYPE___S                                    0
#define   HI0_CH13_FLUSH_STATE0_SD1__RESERVED_BITS30_21___M               0x7FE00000
#define   HI0_CH13_FLUSH_STATE0_SD1__RESERVED_BITS30_21___S                            0
#define   HI0_CH13_FLUSH_STATE0_SD1__CMD_ERR___M                          0x00100000
#define   HI0_CH13_FLUSH_STATE0_SD1__CMD_ERR___S                                       0
#define   HI0_CH13_FLUSH_STATE0_SD1__LAST_CPLE_MPU___M                    0x00080000
#define   HI0_CH13_FLUSH_STATE0_SD1__LAST_CPLE_MPU___S                                 0
#define   HI0_CH13_FLUSH_STATE0_SD1__NO_OTB_INSTR___M                     0x00040000
#define   HI0_CH13_FLUSH_STATE0_SD1__NO_OTB_INSTR___S                                  0
#define   HI0_CH13_FLUSH_STATE0_SD1__NO_INB_INSTR___M                     0x00020000
#define   HI0_CH13_FLUSH_STATE0_SD1__NO_INB_INSTR___S                                  0
#define   HI0_CH13_FLUSH_STATE0_SD1__NO_DATA_XFER___M                     0x00010000
#define   HI0_CH13_FLUSH_STATE0_SD1__NO_DATA_XFER___S                                  0
#define   HI0_CH13_FLUSH_STATE0_SD1__DPH_CMD_TYPE___M                     0x0000C000
#define   HI0_CH13_FLUSH_STATE0_SD1__DPH_CMD_TYPE___S                                  0
#define   HI0_CH13_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___M                   0x00002000
#define   HI0_CH13_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___S                                0
#define   HI0_CH13_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___M                 0x00001000
#define   HI0_CH13_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___S                              0
#define   HI0_CH13_FLUSH_STATE0_SD1__LEN_ERROR___M                        0x00000800
#define   HI0_CH13_FLUSH_STATE0_SD1__LEN_ERROR___S                                     0
#define   HI0_CH13_FLUSH_STATE0_SD1__MPU_ERROR___M                        0x00000400
#define   HI0_CH13_FLUSH_STATE0_SD1__MPU_ERROR___S                                     0
#define   HI0_CH13_FLUSH_STATE0_SD1__DPH_BUS_ERROR___M                    0x00000200
#define   HI0_CH13_FLUSH_STATE0_SD1__DPH_BUS_ERROR___S                                 0
#define   HI0_CH13_FLUSH_STATE0_SD1__CPH_BUS_ERROR___M                    0x00000100
#define   HI0_CH13_FLUSH_STATE0_SD1__CPH_BUS_ERROR___S                                 0
#define   HI0_CH13_FLUSH_STATE0_SD1__RESERVED_BITS7_3___M                 0x000000F8
#define   HI0_CH13_FLUSH_STATE0_SD1__RESERVED_BITS7_3___S                              0
#define   HI0_CH13_FLUSH_STATE0_SD1__CH_STATE___M                         0x00000006
#define   HI0_CH13_FLUSH_STATE0_SD1__CH_STATE___S                                      0
#define   HI0_CH13_FLUSH_STATE0_SD1__V___M                                0x00000001
#define   HI0_CH13_FLUSH_STATE0_SD1__V___S                                             0
#define HI0_CH14_FLUSH_STATE0_SD1                                      (0xA95004B8)
#define   HI0_CH14_FLUSH_STATE0_SD1__FLUSH_TYPE___M                       0x80000000
#define   HI0_CH14_FLUSH_STATE0_SD1__FLUSH_TYPE___S                                    0
#define   HI0_CH14_FLUSH_STATE0_SD1__RESERVED_BITS30_21___M               0x7FE00000
#define   HI0_CH14_FLUSH_STATE0_SD1__RESERVED_BITS30_21___S                            0
#define   HI0_CH14_FLUSH_STATE0_SD1__CMD_ERR___M                          0x00100000
#define   HI0_CH14_FLUSH_STATE0_SD1__CMD_ERR___S                                       0
#define   HI0_CH14_FLUSH_STATE0_SD1__LAST_CPLE_MPU___M                    0x00080000
#define   HI0_CH14_FLUSH_STATE0_SD1__LAST_CPLE_MPU___S                                 0
#define   HI0_CH14_FLUSH_STATE0_SD1__NO_OTB_INSTR___M                     0x00040000
#define   HI0_CH14_FLUSH_STATE0_SD1__NO_OTB_INSTR___S                                  0
#define   HI0_CH14_FLUSH_STATE0_SD1__NO_INB_INSTR___M                     0x00020000
#define   HI0_CH14_FLUSH_STATE0_SD1__NO_INB_INSTR___S                                  0
#define   HI0_CH14_FLUSH_STATE0_SD1__NO_DATA_XFER___M                     0x00010000
#define   HI0_CH14_FLUSH_STATE0_SD1__NO_DATA_XFER___S                                  0
#define   HI0_CH14_FLUSH_STATE0_SD1__DPH_CMD_TYPE___M                     0x0000C000
#define   HI0_CH14_FLUSH_STATE0_SD1__DPH_CMD_TYPE___S                                  0
#define   HI0_CH14_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___M                   0x00002000
#define   HI0_CH14_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___S                                0
#define   HI0_CH14_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___M                 0x00001000
#define   HI0_CH14_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___S                              0
#define   HI0_CH14_FLUSH_STATE0_SD1__LEN_ERROR___M                        0x00000800
#define   HI0_CH14_FLUSH_STATE0_SD1__LEN_ERROR___S                                     0
#define   HI0_CH14_FLUSH_STATE0_SD1__MPU_ERROR___M                        0x00000400
#define   HI0_CH14_FLUSH_STATE0_SD1__MPU_ERROR___S                                     0
#define   HI0_CH14_FLUSH_STATE0_SD1__DPH_BUS_ERROR___M                    0x00000200
#define   HI0_CH14_FLUSH_STATE0_SD1__DPH_BUS_ERROR___S                                 0
#define   HI0_CH14_FLUSH_STATE0_SD1__CPH_BUS_ERROR___M                    0x00000100
#define   HI0_CH14_FLUSH_STATE0_SD1__CPH_BUS_ERROR___S                                 0
#define   HI0_CH14_FLUSH_STATE0_SD1__RESERVED_BITS7_3___M                 0x000000F8
#define   HI0_CH14_FLUSH_STATE0_SD1__RESERVED_BITS7_3___S                              0
#define   HI0_CH14_FLUSH_STATE0_SD1__CH_STATE___M                         0x00000006
#define   HI0_CH14_FLUSH_STATE0_SD1__CH_STATE___S                                      0
#define   HI0_CH14_FLUSH_STATE0_SD1__V___M                                0x00000001
#define   HI0_CH14_FLUSH_STATE0_SD1__V___S                                             0
#define HI0_CH15_FLUSH_STATE0_SD1                                      (0xA95004BC)
#define   HI0_CH15_FLUSH_STATE0_SD1__FLUSH_TYPE___M                       0x80000000
#define   HI0_CH15_FLUSH_STATE0_SD1__FLUSH_TYPE___S                                    0
#define   HI0_CH15_FLUSH_STATE0_SD1__RESERVED_BITS30_21___M               0x7FE00000
#define   HI0_CH15_FLUSH_STATE0_SD1__RESERVED_BITS30_21___S                            0
#define   HI0_CH15_FLUSH_STATE0_SD1__CMD_ERR___M                          0x00100000
#define   HI0_CH15_FLUSH_STATE0_SD1__CMD_ERR___S                                       0
#define   HI0_CH15_FLUSH_STATE0_SD1__LAST_CPLE_MPU___M                    0x00080000
#define   HI0_CH15_FLUSH_STATE0_SD1__LAST_CPLE_MPU___S                                 0
#define   HI0_CH15_FLUSH_STATE0_SD1__NO_OTB_INSTR___M                     0x00040000
#define   HI0_CH15_FLUSH_STATE0_SD1__NO_OTB_INSTR___S                                  0
#define   HI0_CH15_FLUSH_STATE0_SD1__NO_INB_INSTR___M                     0x00020000
#define   HI0_CH15_FLUSH_STATE0_SD1__NO_INB_INSTR___S                                  0
#define   HI0_CH15_FLUSH_STATE0_SD1__NO_DATA_XFER___M                     0x00010000
#define   HI0_CH15_FLUSH_STATE0_SD1__NO_DATA_XFER___S                                  0
#define   HI0_CH15_FLUSH_STATE0_SD1__DPH_CMD_TYPE___M                     0x0000C000
#define   HI0_CH15_FLUSH_STATE0_SD1__DPH_CMD_TYPE___S                                  0
#define   HI0_CH15_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___M                   0x00002000
#define   HI0_CH15_FLUSH_STATE0_SD1__PTR_NUM_OVRFLW___S                                0
#define   HI0_CH15_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___M                 0x00001000
#define   HI0_CH15_FLUSH_STATE0_SD1__DSCR_INDX_OVRFLW___S                              0
#define   HI0_CH15_FLUSH_STATE0_SD1__LEN_ERROR___M                        0x00000800
#define   HI0_CH15_FLUSH_STATE0_SD1__LEN_ERROR___S                                     0
#define   HI0_CH15_FLUSH_STATE0_SD1__MPU_ERROR___M                        0x00000400
#define   HI0_CH15_FLUSH_STATE0_SD1__MPU_ERROR___S                                     0
#define   HI0_CH15_FLUSH_STATE0_SD1__DPH_BUS_ERROR___M                    0x00000200
#define   HI0_CH15_FLUSH_STATE0_SD1__DPH_BUS_ERROR___S                                 0
#define   HI0_CH15_FLUSH_STATE0_SD1__CPH_BUS_ERROR___M                    0x00000100
#define   HI0_CH15_FLUSH_STATE0_SD1__CPH_BUS_ERROR___S                                 0
#define   HI0_CH15_FLUSH_STATE0_SD1__RESERVED_BITS7_3___M                 0x000000F8
#define   HI0_CH15_FLUSH_STATE0_SD1__RESERVED_BITS7_3___S                              0
#define   HI0_CH15_FLUSH_STATE0_SD1__CH_STATE___M                         0x00000006
#define   HI0_CH15_FLUSH_STATE0_SD1__CH_STATE___S                                      0
#define   HI0_CH15_FLUSH_STATE0_SD1__V___M                                0x00000001
#define   HI0_CH15_FLUSH_STATE0_SD1__V___S                                             0
#define HI0_CHn_FLUSH_STATE1_SD1(n)                                    (0xA95004C04*n)
#define   HI0_CHn_FLUSH_STATE1_SD1_nMIN                   0
#define   HI0_CHn_FLUSH_STATE1_SD1_nMAX                     15
#define   HI0_CHn_FLUSH_STATE1_SD1_ELEM                   16
#define   HI0_CHn_FLUSH_STATE1_SD1__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE1_SD1__CMD_ADDR___S                                       0
#define   HI0_CHn_FLUSH_STATE1_SD1___M                                    0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE1_SD1___S                                                 0
#define HI0_CH0_FLUSH_STATE1_SD1                                       (0xA95004C0)
#define   HI0_CH0_FLUSH_STATE1_SD1__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH0_FLUSH_STATE1_SD1__CMD_ADDR___S                                       0
#define HI0_CH1_FLUSH_STATE1_SD1                                       (0xA95004C4)
#define   HI0_CH1_FLUSH_STATE1_SD1__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH1_FLUSH_STATE1_SD1__CMD_ADDR___S                                       0
#define HI0_CH2_FLUSH_STATE1_SD1                                       (0xA95004C8)
#define   HI0_CH2_FLUSH_STATE1_SD1__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH2_FLUSH_STATE1_SD1__CMD_ADDR___S                                       0
#define HI0_CH3_FLUSH_STATE1_SD1                                       (0xA95004CC)
#define   HI0_CH3_FLUSH_STATE1_SD1__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH3_FLUSH_STATE1_SD1__CMD_ADDR___S                                       0
#define HI0_CH4_FLUSH_STATE1_SD1                                       (0xA95004D0)
#define   HI0_CH4_FLUSH_STATE1_SD1__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH4_FLUSH_STATE1_SD1__CMD_ADDR___S                                       0
#define HI0_CH5_FLUSH_STATE1_SD1                                       (0xA95004D4)
#define   HI0_CH5_FLUSH_STATE1_SD1__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH5_FLUSH_STATE1_SD1__CMD_ADDR___S                                       0
#define HI0_CH6_FLUSH_STATE1_SD1                                       (0xA95004D8)
#define   HI0_CH6_FLUSH_STATE1_SD1__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH6_FLUSH_STATE1_SD1__CMD_ADDR___S                                       0
#define HI0_CH7_FLUSH_STATE1_SD1                                       (0xA95004DC)
#define   HI0_CH7_FLUSH_STATE1_SD1__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH7_FLUSH_STATE1_SD1__CMD_ADDR___S                                       0
#define HI0_CH8_FLUSH_STATE1_SD1                                       (0xA95004E0)
#define   HI0_CH8_FLUSH_STATE1_SD1__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH8_FLUSH_STATE1_SD1__CMD_ADDR___S                                       0
#define HI0_CH9_FLUSH_STATE1_SD1                                       (0xA95004E4)
#define   HI0_CH9_FLUSH_STATE1_SD1__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH9_FLUSH_STATE1_SD1__CMD_ADDR___S                                       0
#define HI0_CH10_FLUSH_STATE1_SD1                                      (0xA95004E8)
#define   HI0_CH10_FLUSH_STATE1_SD1__CMD_ADDR___M                         0xFFFFFFFF
#define   HI0_CH10_FLUSH_STATE1_SD1__CMD_ADDR___S                                      0
#define HI0_CH11_FLUSH_STATE1_SD1                                      (0xA95004EC)
#define   HI0_CH11_FLUSH_STATE1_SD1__CMD_ADDR___M                         0xFFFFFFFF
#define   HI0_CH11_FLUSH_STATE1_SD1__CMD_ADDR___S                                      0
#define HI0_CH12_FLUSH_STATE1_SD1                                      (0xA95004F0)
#define   HI0_CH12_FLUSH_STATE1_SD1__CMD_ADDR___M                         0xFFFFFFFF
#define   HI0_CH12_FLUSH_STATE1_SD1__CMD_ADDR___S                                      0
#define HI0_CH13_FLUSH_STATE1_SD1                                      (0xA95004F4)
#define   HI0_CH13_FLUSH_STATE1_SD1__CMD_ADDR___M                         0xFFFFFFFF
#define   HI0_CH13_FLUSH_STATE1_SD1__CMD_ADDR___S                                      0
#define HI0_CH14_FLUSH_STATE1_SD1                                      (0xA95004F8)
#define   HI0_CH14_FLUSH_STATE1_SD1__CMD_ADDR___M                         0xFFFFFFFF
#define   HI0_CH14_FLUSH_STATE1_SD1__CMD_ADDR___S                                      0
#define HI0_CH15_FLUSH_STATE1_SD1                                      (0xA95004FC)
#define   HI0_CH15_FLUSH_STATE1_SD1__CMD_ADDR___M                         0xFFFFFFFF
#define   HI0_CH15_FLUSH_STATE1_SD1__CMD_ADDR___S                                      0
#define HI0_CHn_FLUSH_STATE2_SD1(n)                                    (0xA95005004*n)
#define   HI0_CHn_FLUSH_STATE2_SD1_nMIN                   0
#define   HI0_CHn_FLUSH_STATE2_SD1_nMAX                     15
#define   HI0_CHn_FLUSH_STATE2_SD1_ELEM                   16
#define   HI0_CHn_FLUSH_STATE2_SD1__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE2_SD1__RESERVED_BITS31_0___S                              0
#define   HI0_CHn_FLUSH_STATE2_SD1___M                                    0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE2_SD1___S                                                 0
#define HI0_CH0_FLUSH_STATE2_SD1                                       (0xA9500500)
#define   HI0_CH0_FLUSH_STATE2_SD1__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH0_FLUSH_STATE2_SD1__RESERVED_BITS31_0___S                              0
#define HI0_CH1_FLUSH_STATE2_SD1                                       (0xA9500504)
#define   HI0_CH1_FLUSH_STATE2_SD1__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH1_FLUSH_STATE2_SD1__RESERVED_BITS31_0___S                              0
#define HI0_CH2_FLUSH_STATE2_SD1                                       (0xA9500508)
#define   HI0_CH2_FLUSH_STATE2_SD1__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH2_FLUSH_STATE2_SD1__RESERVED_BITS31_0___S                              0
#define HI0_CH3_FLUSH_STATE2_SD1                                       (0xA950050C)
#define   HI0_CH3_FLUSH_STATE2_SD1__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH3_FLUSH_STATE2_SD1__RESERVED_BITS31_0___S                              0
#define HI0_CH4_FLUSH_STATE2_SD1                                       (0xA9500510)
#define   HI0_CH4_FLUSH_STATE2_SD1__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH4_FLUSH_STATE2_SD1__RESERVED_BITS31_0___S                              0
#define HI0_CH5_FLUSH_STATE2_SD1                                       (0xA9500514)
#define   HI0_CH5_FLUSH_STATE2_SD1__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH5_FLUSH_STATE2_SD1__RESERVED_BITS31_0___S                              0
#define HI0_CH6_FLUSH_STATE2_SD1                                       (0xA9500518)
#define   HI0_CH6_FLUSH_STATE2_SD1__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH6_FLUSH_STATE2_SD1__RESERVED_BITS31_0___S                              0
#define HI0_CH7_FLUSH_STATE2_SD1                                       (0xA950051C)
#define   HI0_CH7_FLUSH_STATE2_SD1__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH7_FLUSH_STATE2_SD1__RESERVED_BITS31_0___S                              0
#define HI0_CH8_FLUSH_STATE2_SD1                                       (0xA9500520)
#define   HI0_CH8_FLUSH_STATE2_SD1__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH8_FLUSH_STATE2_SD1__RESERVED_BITS31_0___S                              0
#define HI0_CH9_FLUSH_STATE2_SD1                                       (0xA9500524)
#define   HI0_CH9_FLUSH_STATE2_SD1__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH9_FLUSH_STATE2_SD1__RESERVED_BITS31_0___S                              0
#define HI0_CH10_FLUSH_STATE2_SD1                                      (0xA9500528)
#define   HI0_CH10_FLUSH_STATE2_SD1__RESERVED_BITS31_0___M                0xFFFFFFFF
#define   HI0_CH10_FLUSH_STATE2_SD1__RESERVED_BITS31_0___S                             0
#define HI0_CH11_FLUSH_STATE2_SD1                                      (0xA950052C)
#define   HI0_CH11_FLUSH_STATE2_SD1__RESERVED_BITS31_0___M                0xFFFFFFFF
#define   HI0_CH11_FLUSH_STATE2_SD1__RESERVED_BITS31_0___S                             0
#define HI0_CH12_FLUSH_STATE2_SD1                                      (0xA9500530)
#define   HI0_CH12_FLUSH_STATE2_SD1__RESERVED_BITS31_0___M                0xFFFFFFFF
#define   HI0_CH12_FLUSH_STATE2_SD1__RESERVED_BITS31_0___S                             0
#define HI0_CH13_FLUSH_STATE2_SD1                                      (0xA9500534)
#define   HI0_CH13_FLUSH_STATE2_SD1__RESERVED_BITS31_0___M                0xFFFFFFFF
#define   HI0_CH13_FLUSH_STATE2_SD1__RESERVED_BITS31_0___S                             0
#define HI0_CH14_FLUSH_STATE2_SD1                                      (0xA9500538)
#define   HI0_CH14_FLUSH_STATE2_SD1__RESERVED_BITS31_0___M                0xFFFFFFFF
#define   HI0_CH14_FLUSH_STATE2_SD1__RESERVED_BITS31_0___S                             0
#define HI0_CH15_FLUSH_STATE2_SD1                                      (0xA950053C)
#define   HI0_CH15_FLUSH_STATE2_SD1__RESERVED_BITS31_0___M                0xFFFFFFFF
#define   HI0_CH15_FLUSH_STATE2_SD1__RESERVED_BITS31_0___S                             0
#define HI0_CHn_FLUSH_STATE3_SD1(n)                                    (0xA95005404*n)
#define   HI0_CHn_FLUSH_STATE3_SD1_nMIN                   0
#define   HI0_CHn_FLUSH_STATE3_SD1_nMAX                     15
#define   HI0_CHn_FLUSH_STATE3_SD1_ELEM                   16
#define   HI0_CHn_FLUSH_STATE3_SD1__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CHn_FLUSH_STATE3_SD1__DST_REM_LEN___S                                   16
#define   HI0_CHn_FLUSH_STATE3_SD1__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CHn_FLUSH_STATE3_SD1__SRC_REM_LEN___S                                    0
#define   HI0_CHn_FLUSH_STATE3_SD1___M                                    0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE3_SD1___S                                                 0
#define HI0_CH0_FLUSH_STATE3_SD1                                       (0xA9500540)
#define   HI0_CH0_FLUSH_STATE3_SD1__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH0_FLUSH_STATE3_SD1__DST_REM_LEN___S                                    0
#define   HI0_CH0_FLUSH_STATE3_SD1__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH0_FLUSH_STATE3_SD1__SRC_REM_LEN___S                                    0
#define HI0_CH1_FLUSH_STATE3_SD1                                       (0xA9500544)
#define   HI0_CH1_FLUSH_STATE3_SD1__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH1_FLUSH_STATE3_SD1__DST_REM_LEN___S                                    0
#define   HI0_CH1_FLUSH_STATE3_SD1__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH1_FLUSH_STATE3_SD1__SRC_REM_LEN___S                                    0
#define HI0_CH2_FLUSH_STATE3_SD1                                       (0xA9500548)
#define   HI0_CH2_FLUSH_STATE3_SD1__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH2_FLUSH_STATE3_SD1__DST_REM_LEN___S                                    0
#define   HI0_CH2_FLUSH_STATE3_SD1__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH2_FLUSH_STATE3_SD1__SRC_REM_LEN___S                                    0
#define HI0_CH3_FLUSH_STATE3_SD1                                       (0xA950054C)
#define   HI0_CH3_FLUSH_STATE3_SD1__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH3_FLUSH_STATE3_SD1__DST_REM_LEN___S                                    0
#define   HI0_CH3_FLUSH_STATE3_SD1__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH3_FLUSH_STATE3_SD1__SRC_REM_LEN___S                                    0
#define HI0_CH4_FLUSH_STATE3_SD1                                       (0xA9500550)
#define   HI0_CH4_FLUSH_STATE3_SD1__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH4_FLUSH_STATE3_SD1__DST_REM_LEN___S                                    0
#define   HI0_CH4_FLUSH_STATE3_SD1__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH4_FLUSH_STATE3_SD1__SRC_REM_LEN___S                                    0
#define HI0_CH5_FLUSH_STATE3_SD1                                       (0xA9500554)
#define   HI0_CH5_FLUSH_STATE3_SD1__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH5_FLUSH_STATE3_SD1__DST_REM_LEN___S                                    0
#define   HI0_CH5_FLUSH_STATE3_SD1__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH5_FLUSH_STATE3_SD1__SRC_REM_LEN___S                                    0
#define HI0_CH6_FLUSH_STATE3_SD1                                       (0xA9500558)
#define   HI0_CH6_FLUSH_STATE3_SD1__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH6_FLUSH_STATE3_SD1__DST_REM_LEN___S                                    0
#define   HI0_CH6_FLUSH_STATE3_SD1__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH6_FLUSH_STATE3_SD1__SRC_REM_LEN___S                                    0
#define HI0_CH7_FLUSH_STATE3_SD1                                       (0xA950055C)
#define   HI0_CH7_FLUSH_STATE3_SD1__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH7_FLUSH_STATE3_SD1__DST_REM_LEN___S                                    0
#define   HI0_CH7_FLUSH_STATE3_SD1__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH7_FLUSH_STATE3_SD1__SRC_REM_LEN___S                                    0
#define HI0_CH8_FLUSH_STATE3_SD1                                       (0xA9500560)
#define   HI0_CH8_FLUSH_STATE3_SD1__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH8_FLUSH_STATE3_SD1__DST_REM_LEN___S                                    0
#define   HI0_CH8_FLUSH_STATE3_SD1__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH8_FLUSH_STATE3_SD1__SRC_REM_LEN___S                                    0
#define HI0_CH9_FLUSH_STATE3_SD1                                       (0xA9500564)
#define   HI0_CH9_FLUSH_STATE3_SD1__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH9_FLUSH_STATE3_SD1__DST_REM_LEN___S                                    0
#define   HI0_CH9_FLUSH_STATE3_SD1__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH9_FLUSH_STATE3_SD1__SRC_REM_LEN___S                                    0
#define HI0_CH10_FLUSH_STATE3_SD1                                      (0xA9500568)
#define   HI0_CH10_FLUSH_STATE3_SD1__DST_REM_LEN___M                      0xFFFF0000
#define   HI0_CH10_FLUSH_STATE3_SD1__DST_REM_LEN___S                                   0
#define   HI0_CH10_FLUSH_STATE3_SD1__SRC_REM_LEN___M                      0x0000FFFF
#define   HI0_CH10_FLUSH_STATE3_SD1__SRC_REM_LEN___S                                   0
#define HI0_CH11_FLUSH_STATE3_SD1                                      (0xA950056C)
#define   HI0_CH11_FLUSH_STATE3_SD1__DST_REM_LEN___M                      0xFFFF0000
#define   HI0_CH11_FLUSH_STATE3_SD1__DST_REM_LEN___S                                   0
#define   HI0_CH11_FLUSH_STATE3_SD1__SRC_REM_LEN___M                      0x0000FFFF
#define   HI0_CH11_FLUSH_STATE3_SD1__SRC_REM_LEN___S                                   0
#define HI0_CH12_FLUSH_STATE3_SD1                                      (0xA9500570)
#define   HI0_CH12_FLUSH_STATE3_SD1__DST_REM_LEN___M                      0xFFFF0000
#define   HI0_CH12_FLUSH_STATE3_SD1__DST_REM_LEN___S                                   0
#define   HI0_CH12_FLUSH_STATE3_SD1__SRC_REM_LEN___M                      0x0000FFFF
#define   HI0_CH12_FLUSH_STATE3_SD1__SRC_REM_LEN___S                                   0
#define HI0_CH13_FLUSH_STATE3_SD1                                      (0xA9500574)
#define   HI0_CH13_FLUSH_STATE3_SD1__DST_REM_LEN___M                      0xFFFF0000
#define   HI0_CH13_FLUSH_STATE3_SD1__DST_REM_LEN___S                                   0
#define   HI0_CH13_FLUSH_STATE3_SD1__SRC_REM_LEN___M                      0x0000FFFF
#define   HI0_CH13_FLUSH_STATE3_SD1__SRC_REM_LEN___S                                   0
#define HI0_CH14_FLUSH_STATE3_SD1                                      (0xA9500578)
#define   HI0_CH14_FLUSH_STATE3_SD1__DST_REM_LEN___M                      0xFFFF0000
#define   HI0_CH14_FLUSH_STATE3_SD1__DST_REM_LEN___S                                   0
#define   HI0_CH14_FLUSH_STATE3_SD1__SRC_REM_LEN___M                      0x0000FFFF
#define   HI0_CH14_FLUSH_STATE3_SD1__SRC_REM_LEN___S                                   0
#define HI0_CH15_FLUSH_STATE3_SD1                                      (0xA950057C)
#define   HI0_CH15_FLUSH_STATE3_SD1__DST_REM_LEN___M                      0xFFFF0000
#define   HI0_CH15_FLUSH_STATE3_SD1__DST_REM_LEN___S                                   0
#define   HI0_CH15_FLUSH_STATE3_SD1__SRC_REM_LEN___M                      0x0000FFFF
#define   HI0_CH15_FLUSH_STATE3_SD1__SRC_REM_LEN___S                                   0
#define HI0_CHn_FLUSH_STATE4_SD1(n)                                    (0xA95005804*n)
#define   HI0_CHn_FLUSH_STATE4_SD1_nMIN                   0
#define   HI0_CHn_FLUSH_STATE4_SD1_nMAX                     15
#define   HI0_CHn_FLUSH_STATE4_SD1_ELEM                   16
#define   HI0_CHn_FLUSH_STATE4_SD1__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CHn_FLUSH_STATE4_SD1__DST_DSCR_NUM___S                                  16
#define   HI0_CHn_FLUSH_STATE4_SD1__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CHn_FLUSH_STATE4_SD1__SRC_DSCR_NUM___S                                   0
#define   HI0_CHn_FLUSH_STATE4_SD1___M                                    0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE4_SD1___S                                                 0
#define HI0_CH0_FLUSH_STATE4_SD1                                       (0xA9500580)
#define   HI0_CH0_FLUSH_STATE4_SD1__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH0_FLUSH_STATE4_SD1__DST_DSCR_NUM___S                                   0
#define   HI0_CH0_FLUSH_STATE4_SD1__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH0_FLUSH_STATE4_SD1__SRC_DSCR_NUM___S                                   0
#define HI0_CH1_FLUSH_STATE4_SD1                                       (0xA9500584)
#define   HI0_CH1_FLUSH_STATE4_SD1__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH1_FLUSH_STATE4_SD1__DST_DSCR_NUM___S                                   0
#define   HI0_CH1_FLUSH_STATE4_SD1__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH1_FLUSH_STATE4_SD1__SRC_DSCR_NUM___S                                   0
#define HI0_CH2_FLUSH_STATE4_SD1                                       (0xA9500588)
#define   HI0_CH2_FLUSH_STATE4_SD1__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH2_FLUSH_STATE4_SD1__DST_DSCR_NUM___S                                   0
#define   HI0_CH2_FLUSH_STATE4_SD1__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH2_FLUSH_STATE4_SD1__SRC_DSCR_NUM___S                                   0
#define HI0_CH3_FLUSH_STATE4_SD1                                       (0xA950058C)
#define   HI0_CH3_FLUSH_STATE4_SD1__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH3_FLUSH_STATE4_SD1__DST_DSCR_NUM___S                                   0
#define   HI0_CH3_FLUSH_STATE4_SD1__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH3_FLUSH_STATE4_SD1__SRC_DSCR_NUM___S                                   0
#define HI0_CH4_FLUSH_STATE4_SD1                                       (0xA9500590)
#define   HI0_CH4_FLUSH_STATE4_SD1__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH4_FLUSH_STATE4_SD1__DST_DSCR_NUM___S                                   0
#define   HI0_CH4_FLUSH_STATE4_SD1__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH4_FLUSH_STATE4_SD1__SRC_DSCR_NUM___S                                   0
#define HI0_CH5_FLUSH_STATE4_SD1                                       (0xA9500594)
#define   HI0_CH5_FLUSH_STATE4_SD1__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH5_FLUSH_STATE4_SD1__DST_DSCR_NUM___S                                   0
#define   HI0_CH5_FLUSH_STATE4_SD1__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH5_FLUSH_STATE4_SD1__SRC_DSCR_NUM___S                                   0
#define HI0_CH6_FLUSH_STATE4_SD1                                       (0xA9500598)
#define   HI0_CH6_FLUSH_STATE4_SD1__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH6_FLUSH_STATE4_SD1__DST_DSCR_NUM___S                                   0
#define   HI0_CH6_FLUSH_STATE4_SD1__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH6_FLUSH_STATE4_SD1__SRC_DSCR_NUM___S                                   0
#define HI0_CH7_FLUSH_STATE4_SD1                                       (0xA950059C)
#define   HI0_CH7_FLUSH_STATE4_SD1__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH7_FLUSH_STATE4_SD1__DST_DSCR_NUM___S                                   0
#define   HI0_CH7_FLUSH_STATE4_SD1__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH7_FLUSH_STATE4_SD1__SRC_DSCR_NUM___S                                   0
#define HI0_CH8_FLUSH_STATE4_SD1                                       (0xA95005A0)
#define   HI0_CH8_FLUSH_STATE4_SD1__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH8_FLUSH_STATE4_SD1__DST_DSCR_NUM___S                                   0
#define   HI0_CH8_FLUSH_STATE4_SD1__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH8_FLUSH_STATE4_SD1__SRC_DSCR_NUM___S                                   0
#define HI0_CH9_FLUSH_STATE4_SD1                                       (0xA95005A4)
#define   HI0_CH9_FLUSH_STATE4_SD1__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH9_FLUSH_STATE4_SD1__DST_DSCR_NUM___S                                   0
#define   HI0_CH9_FLUSH_STATE4_SD1__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH9_FLUSH_STATE4_SD1__SRC_DSCR_NUM___S                                   0
#define HI0_CH10_FLUSH_STATE4_SD1                                      (0xA95005A8)
#define   HI0_CH10_FLUSH_STATE4_SD1__DST_DSCR_NUM___M                     0xFFFF0000
#define   HI0_CH10_FLUSH_STATE4_SD1__DST_DSCR_NUM___S                                  0
#define   HI0_CH10_FLUSH_STATE4_SD1__SRC_DSCR_NUM___M                     0x0000FFFF
#define   HI0_CH10_FLUSH_STATE4_SD1__SRC_DSCR_NUM___S                                  0
#define HI0_CH11_FLUSH_STATE4_SD1                                      (0xA95005AC)
#define   HI0_CH11_FLUSH_STATE4_SD1__DST_DSCR_NUM___M                     0xFFFF0000
#define   HI0_CH11_FLUSH_STATE4_SD1__DST_DSCR_NUM___S                                  0
#define   HI0_CH11_FLUSH_STATE4_SD1__SRC_DSCR_NUM___M                     0x0000FFFF
#define   HI0_CH11_FLUSH_STATE4_SD1__SRC_DSCR_NUM___S                                  0
#define HI0_CH12_FLUSH_STATE4_SD1                                      (0xA95005B0)
#define   HI0_CH12_FLUSH_STATE4_SD1__DST_DSCR_NUM___M                     0xFFFF0000
#define   HI0_CH12_FLUSH_STATE4_SD1__DST_DSCR_NUM___S                                  0
#define   HI0_CH12_FLUSH_STATE4_SD1__SRC_DSCR_NUM___M                     0x0000FFFF
#define   HI0_CH12_FLUSH_STATE4_SD1__SRC_DSCR_NUM___S                                  0
#define HI0_CH13_FLUSH_STATE4_SD1                                      (0xA95005B4)
#define   HI0_CH13_FLUSH_STATE4_SD1__DST_DSCR_NUM___M                     0xFFFF0000
#define   HI0_CH13_FLUSH_STATE4_SD1__DST_DSCR_NUM___S                                  0
#define   HI0_CH13_FLUSH_STATE4_SD1__SRC_DSCR_NUM___M                     0x0000FFFF
#define   HI0_CH13_FLUSH_STATE4_SD1__SRC_DSCR_NUM___S                                  0
#define HI0_CH14_FLUSH_STATE4_SD1                                      (0xA95005B8)
#define   HI0_CH14_FLUSH_STATE4_SD1__DST_DSCR_NUM___M                     0xFFFF0000
#define   HI0_CH14_FLUSH_STATE4_SD1__DST_DSCR_NUM___S                                  0
#define   HI0_CH14_FLUSH_STATE4_SD1__SRC_DSCR_NUM___M                     0x0000FFFF
#define   HI0_CH14_FLUSH_STATE4_SD1__SRC_DSCR_NUM___S                                  0
#define HI0_CH15_FLUSH_STATE4_SD1                                      (0xA95005BC)
#define   HI0_CH15_FLUSH_STATE4_SD1__DST_DSCR_NUM___M                     0xFFFF0000
#define   HI0_CH15_FLUSH_STATE4_SD1__DST_DSCR_NUM___S                                  0
#define   HI0_CH15_FLUSH_STATE4_SD1__SRC_DSCR_NUM___M                     0x0000FFFF
#define   HI0_CH15_FLUSH_STATE4_SD1__SRC_DSCR_NUM___S                                  0
#define HI0_CHn_FLUSH_STATE5_SD1(n)                                    (0xA95005C04*n)
#define   HI0_CHn_FLUSH_STATE5_SD1_nMIN                   0
#define   HI0_CHn_FLUSH_STATE5_SD1_nMAX                     15
#define   HI0_CHn_FLUSH_STATE5_SD1_ELEM                   16
#define   HI0_CHn_FLUSH_STATE5_SD1__PTR_NUM___M                           0xFF000000
#define   HI0_CHn_FLUSH_STATE5_SD1__PTR_NUM___S                                       24
#define   HI0_CHn_FLUSH_STATE5_SD1__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CHn_FLUSH_STATE5_SD1__DSCR_INDX_NUM___S                                 16
#define   HI0_CHn_FLUSH_STATE5_SD1__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CHn_FLUSH_STATE5_SD1__BUFFERED_LEN___S                                   8
#define   HI0_CHn_FLUSH_STATE5_SD1__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CHn_FLUSH_STATE5_SD1__RESERVED_BITS2_0___S                               0
#define   HI0_CHn_FLUSH_STATE5_SD1___M                                    0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE5_SD1___S                                                 0
#define HI0_CH0_FLUSH_STATE5_SD1                                       (0xA95005C0)
#define   HI0_CH0_FLUSH_STATE5_SD1__PTR_NUM___M                           0xFF000000
#define   HI0_CH0_FLUSH_STATE5_SD1__PTR_NUM___S                                        0
#define   HI0_CH0_FLUSH_STATE5_SD1__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH0_FLUSH_STATE5_SD1__DSCR_INDX_NUM___S                                  0
#define   HI0_CH0_FLUSH_STATE5_SD1__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH0_FLUSH_STATE5_SD1__BUFFERED_LEN___S                                   0
#define   HI0_CH0_FLUSH_STATE5_SD1__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH0_FLUSH_STATE5_SD1__RESERVED_BITS2_0___S                               0
#define HI0_CH1_FLUSH_STATE5_SD1                                       (0xA95005C4)
#define   HI0_CH1_FLUSH_STATE5_SD1__PTR_NUM___M                           0xFF000000
#define   HI0_CH1_FLUSH_STATE5_SD1__PTR_NUM___S                                        0
#define   HI0_CH1_FLUSH_STATE5_SD1__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH1_FLUSH_STATE5_SD1__DSCR_INDX_NUM___S                                  0
#define   HI0_CH1_FLUSH_STATE5_SD1__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH1_FLUSH_STATE5_SD1__BUFFERED_LEN___S                                   0
#define   HI0_CH1_FLUSH_STATE5_SD1__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH1_FLUSH_STATE5_SD1__RESERVED_BITS2_0___S                               0
#define HI0_CH2_FLUSH_STATE5_SD1                                       (0xA95005C8)
#define   HI0_CH2_FLUSH_STATE5_SD1__PTR_NUM___M                           0xFF000000
#define   HI0_CH2_FLUSH_STATE5_SD1__PTR_NUM___S                                        0
#define   HI0_CH2_FLUSH_STATE5_SD1__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH2_FLUSH_STATE5_SD1__DSCR_INDX_NUM___S                                  0
#define   HI0_CH2_FLUSH_STATE5_SD1__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH2_FLUSH_STATE5_SD1__BUFFERED_LEN___S                                   0
#define   HI0_CH2_FLUSH_STATE5_SD1__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH2_FLUSH_STATE5_SD1__RESERVED_BITS2_0___S                               0
#define HI0_CH3_FLUSH_STATE5_SD1                                       (0xA95005CC)
#define   HI0_CH3_FLUSH_STATE5_SD1__PTR_NUM___M                           0xFF000000
#define   HI0_CH3_FLUSH_STATE5_SD1__PTR_NUM___S                                        0
#define   HI0_CH3_FLUSH_STATE5_SD1__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH3_FLUSH_STATE5_SD1__DSCR_INDX_NUM___S                                  0
#define   HI0_CH3_FLUSH_STATE5_SD1__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH3_FLUSH_STATE5_SD1__BUFFERED_LEN___S                                   0
#define   HI0_CH3_FLUSH_STATE5_SD1__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH3_FLUSH_STATE5_SD1__RESERVED_BITS2_0___S                               0
#define HI0_CH4_FLUSH_STATE5_SD1                                       (0xA95005D0)
#define   HI0_CH4_FLUSH_STATE5_SD1__PTR_NUM___M                           0xFF000000
#define   HI0_CH4_FLUSH_STATE5_SD1__PTR_NUM___S                                        0
#define   HI0_CH4_FLUSH_STATE5_SD1__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH4_FLUSH_STATE5_SD1__DSCR_INDX_NUM___S                                  0
#define   HI0_CH4_FLUSH_STATE5_SD1__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH4_FLUSH_STATE5_SD1__BUFFERED_LEN___S                                   0
#define   HI0_CH4_FLUSH_STATE5_SD1__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH4_FLUSH_STATE5_SD1__RESERVED_BITS2_0___S                               0
#define HI0_CH5_FLUSH_STATE5_SD1                                       (0xA95005D4)
#define   HI0_CH5_FLUSH_STATE5_SD1__PTR_NUM___M                           0xFF000000
#define   HI0_CH5_FLUSH_STATE5_SD1__PTR_NUM___S                                        0
#define   HI0_CH5_FLUSH_STATE5_SD1__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH5_FLUSH_STATE5_SD1__DSCR_INDX_NUM___S                                  0
#define   HI0_CH5_FLUSH_STATE5_SD1__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH5_FLUSH_STATE5_SD1__BUFFERED_LEN___S                                   0
#define   HI0_CH5_FLUSH_STATE5_SD1__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH5_FLUSH_STATE5_SD1__RESERVED_BITS2_0___S                               0
#define HI0_CH6_FLUSH_STATE5_SD1                                       (0xA95005D8)
#define   HI0_CH6_FLUSH_STATE5_SD1__PTR_NUM___M                           0xFF000000
#define   HI0_CH6_FLUSH_STATE5_SD1__PTR_NUM___S                                        0
#define   HI0_CH6_FLUSH_STATE5_SD1__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH6_FLUSH_STATE5_SD1__DSCR_INDX_NUM___S                                  0
#define   HI0_CH6_FLUSH_STATE5_SD1__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH6_FLUSH_STATE5_SD1__BUFFERED_LEN___S                                   0
#define   HI0_CH6_FLUSH_STATE5_SD1__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH6_FLUSH_STATE5_SD1__RESERVED_BITS2_0___S                               0
#define HI0_CH7_FLUSH_STATE5_SD1                                       (0xA95005DC)
#define   HI0_CH7_FLUSH_STATE5_SD1__PTR_NUM___M                           0xFF000000
#define   HI0_CH7_FLUSH_STATE5_SD1__PTR_NUM___S                                        0
#define   HI0_CH7_FLUSH_STATE5_SD1__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH7_FLUSH_STATE5_SD1__DSCR_INDX_NUM___S                                  0
#define   HI0_CH7_FLUSH_STATE5_SD1__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH7_FLUSH_STATE5_SD1__BUFFERED_LEN___S                                   0
#define   HI0_CH7_FLUSH_STATE5_SD1__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH7_FLUSH_STATE5_SD1__RESERVED_BITS2_0___S                               0
#define HI0_CH8_FLUSH_STATE5_SD1                                       (0xA95005E0)
#define   HI0_CH8_FLUSH_STATE5_SD1__PTR_NUM___M                           0xFF000000
#define   HI0_CH8_FLUSH_STATE5_SD1__PTR_NUM___S                                        0
#define   HI0_CH8_FLUSH_STATE5_SD1__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH8_FLUSH_STATE5_SD1__DSCR_INDX_NUM___S                                  0
#define   HI0_CH8_FLUSH_STATE5_SD1__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH8_FLUSH_STATE5_SD1__BUFFERED_LEN___S                                   0
#define   HI0_CH8_FLUSH_STATE5_SD1__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH8_FLUSH_STATE5_SD1__RESERVED_BITS2_0___S                               0
#define HI0_CH9_FLUSH_STATE5_SD1                                       (0xA95005E4)
#define   HI0_CH9_FLUSH_STATE5_SD1__PTR_NUM___M                           0xFF000000
#define   HI0_CH9_FLUSH_STATE5_SD1__PTR_NUM___S                                        0
#define   HI0_CH9_FLUSH_STATE5_SD1__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH9_FLUSH_STATE5_SD1__DSCR_INDX_NUM___S                                  0
#define   HI0_CH9_FLUSH_STATE5_SD1__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH9_FLUSH_STATE5_SD1__BUFFERED_LEN___S                                   0
#define   HI0_CH9_FLUSH_STATE5_SD1__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH9_FLUSH_STATE5_SD1__RESERVED_BITS2_0___S                               0
#define HI0_CH10_FLUSH_STATE5_SD1                                      (0xA95005E8)
#define   HI0_CH10_FLUSH_STATE5_SD1__PTR_NUM___M                          0xFF000000
#define   HI0_CH10_FLUSH_STATE5_SD1__PTR_NUM___S                                       0
#define   HI0_CH10_FLUSH_STATE5_SD1__DSCR_INDX_NUM___M                    0x00FF0000
#define   HI0_CH10_FLUSH_STATE5_SD1__DSCR_INDX_NUM___S                                 0
#define   HI0_CH10_FLUSH_STATE5_SD1__BUFFERED_LEN___M                     0x0000FF00
#define   HI0_CH10_FLUSH_STATE5_SD1__BUFFERED_LEN___S                                  0
#define   HI0_CH10_FLUSH_STATE5_SD1__RESERVED_BITS2_0___M                 0x00000007
#define   HI0_CH10_FLUSH_STATE5_SD1__RESERVED_BITS2_0___S                              0
#define HI0_CH11_FLUSH_STATE5_SD1                                      (0xA95005EC)
#define   HI0_CH11_FLUSH_STATE5_SD1__PTR_NUM___M                          0xFF000000
#define   HI0_CH11_FLUSH_STATE5_SD1__PTR_NUM___S                                       0
#define   HI0_CH11_FLUSH_STATE5_SD1__DSCR_INDX_NUM___M                    0x00FF0000
#define   HI0_CH11_FLUSH_STATE5_SD1__DSCR_INDX_NUM___S                                 0
#define   HI0_CH11_FLUSH_STATE5_SD1__BUFFERED_LEN___M                     0x0000FF00
#define   HI0_CH11_FLUSH_STATE5_SD1__BUFFERED_LEN___S                                  0
#define   HI0_CH11_FLUSH_STATE5_SD1__RESERVED_BITS2_0___M                 0x00000007
#define   HI0_CH11_FLUSH_STATE5_SD1__RESERVED_BITS2_0___S                              0
#define HI0_CH12_FLUSH_STATE5_SD1                                      (0xA95005F0)
#define   HI0_CH12_FLUSH_STATE5_SD1__PTR_NUM___M                          0xFF000000
#define   HI0_CH12_FLUSH_STATE5_SD1__PTR_NUM___S                                       0
#define   HI0_CH12_FLUSH_STATE5_SD1__DSCR_INDX_NUM___M                    0x00FF0000
#define   HI0_CH12_FLUSH_STATE5_SD1__DSCR_INDX_NUM___S                                 0
#define   HI0_CH12_FLUSH_STATE5_SD1__BUFFERED_LEN___M                     0x0000FF00
#define   HI0_CH12_FLUSH_STATE5_SD1__BUFFERED_LEN___S                                  0
#define   HI0_CH12_FLUSH_STATE5_SD1__RESERVED_BITS2_0___M                 0x00000007
#define   HI0_CH12_FLUSH_STATE5_SD1__RESERVED_BITS2_0___S                              0
#define HI0_CH13_FLUSH_STATE5_SD1                                      (0xA95005F4)
#define   HI0_CH13_FLUSH_STATE5_SD1__PTR_NUM___M                          0xFF000000
#define   HI0_CH13_FLUSH_STATE5_SD1__PTR_NUM___S                                       0
#define   HI0_CH13_FLUSH_STATE5_SD1__DSCR_INDX_NUM___M                    0x00FF0000
#define   HI0_CH13_FLUSH_STATE5_SD1__DSCR_INDX_NUM___S                                 0
#define   HI0_CH13_FLUSH_STATE5_SD1__BUFFERED_LEN___M                     0x0000FF00
#define   HI0_CH13_FLUSH_STATE5_SD1__BUFFERED_LEN___S                                  0
#define   HI0_CH13_FLUSH_STATE5_SD1__RESERVED_BITS2_0___M                 0x00000007
#define   HI0_CH13_FLUSH_STATE5_SD1__RESERVED_BITS2_0___S                              0
#define HI0_CH14_FLUSH_STATE5_SD1                                      (0xA95005F8)
#define   HI0_CH14_FLUSH_STATE5_SD1__PTR_NUM___M                          0xFF000000
#define   HI0_CH14_FLUSH_STATE5_SD1__PTR_NUM___S                                       0
#define   HI0_CH14_FLUSH_STATE5_SD1__DSCR_INDX_NUM___M                    0x00FF0000
#define   HI0_CH14_FLUSH_STATE5_SD1__DSCR_INDX_NUM___S                                 0
#define   HI0_CH14_FLUSH_STATE5_SD1__BUFFERED_LEN___M                     0x0000FF00
#define   HI0_CH14_FLUSH_STATE5_SD1__BUFFERED_LEN___S                                  0
#define   HI0_CH14_FLUSH_STATE5_SD1__RESERVED_BITS2_0___M                 0x00000007
#define   HI0_CH14_FLUSH_STATE5_SD1__RESERVED_BITS2_0___S                              0
#define HI0_CH15_FLUSH_STATE5_SD1                                      (0xA95005FC)
#define   HI0_CH15_FLUSH_STATE5_SD1__PTR_NUM___M                          0xFF000000
#define   HI0_CH15_FLUSH_STATE5_SD1__PTR_NUM___S                                       0
#define   HI0_CH15_FLUSH_STATE5_SD1__DSCR_INDX_NUM___M                    0x00FF0000
#define   HI0_CH15_FLUSH_STATE5_SD1__DSCR_INDX_NUM___S                                 0
#define   HI0_CH15_FLUSH_STATE5_SD1__BUFFERED_LEN___M                     0x0000FF00
#define   HI0_CH15_FLUSH_STATE5_SD1__BUFFERED_LEN___S                                  0
#define   HI0_CH15_FLUSH_STATE5_SD1__RESERVED_BITS2_0___M                 0x00000007
#define   HI0_CH15_FLUSH_STATE5_SD1__RESERVED_BITS2_0___S                              0
#define HI0_SEC_DOMAIN_IRQ_STATUS_SD1                                  (0xA9500780)
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_15_IRQ___M                    0x00008000
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_15_IRQ___S                                15
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_14_IRQ___M                    0x00004000
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_14_IRQ___S                                14
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_13_IRQ___M                    0x00002000
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_13_IRQ___S                                13
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_12_IRQ___M                    0x00001000
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_12_IRQ___S                                12
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_11_IRQ___M                    0x00000800
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_11_IRQ___S                                11
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_10_IRQ___M                    0x00000400
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_10_IRQ___S                                10
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_9_IRQ___M                     0x00000200
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_9_IRQ___S                                  9
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_8_IRQ___M                     0x00000100
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_8_IRQ___S                                  8
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_7_IRQ___M                     0x00000080
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_7_IRQ___S                                  7
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_6_IRQ___M                     0x00000040
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_6_IRQ___S                                  6
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_5_IRQ___M                     0x00000020
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_5_IRQ___S                                  5
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_4_IRQ___M                     0x00000010
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_4_IRQ___S                                  4
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_3_IRQ___M                     0x00000008
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_3_IRQ___S                                  3
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_2_IRQ___M                     0x00000004
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_2_IRQ___S                                  2
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_1_IRQ___M                     0x00000002
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_1_IRQ___S                                  1
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_0_IRQ___M                     0x00000001
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1__CH_0_IRQ___S                                  0
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1___M                               0x0000FFFF
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD1___S                                            0
#define HI0_CHn_RSLT_CONF_SD1(n)                                       (0xA95007004*n)
#define   HI0_CHn_RSLT_CONF_SD1_nMIN                      0
#define   HI0_CHn_RSLT_CONF_SD1_nMAX                        15
#define   HI0_CHn_RSLT_CONF_SD1_ELEM                      16
#define   HI0_CHn_RSLT_CONF_SD1__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CHn_RSLT_CONF_SD1__RESERVED_BITS31_2___S                                 2
#define   HI0_CHn_RSLT_CONF_SD1__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CHn_RSLT_CONF_SD1__FLUSH_RSLT_EN___S                                     1
#define   HI0_CHn_RSLT_CONF_SD1__IRQ_EN___M                               0x00000001
#define   HI0_CHn_RSLT_CONF_SD1__IRQ_EN___S                                            0
#define   HI0_CHn_RSLT_CONF_SD1___M                                       0xFFFFFFFF
#define   HI0_CHn_RSLT_CONF_SD1___S                                                    0
#define HI0_CH0_RSLT_CONF_SD1                                          (0xA9500700)
#define   HI0_CH0_RSLT_CONF_SD1__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH0_RSLT_CONF_SD1__RESERVED_BITS31_2___S                                 0
#define   HI0_CH0_RSLT_CONF_SD1__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH0_RSLT_CONF_SD1__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH0_RSLT_CONF_SD1__IRQ_EN___M                               0x00000001
#define   HI0_CH0_RSLT_CONF_SD1__IRQ_EN___S                                            0
#define HI0_CH1_RSLT_CONF_SD1                                          (0xA9500704)
#define   HI0_CH1_RSLT_CONF_SD1__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH1_RSLT_CONF_SD1__RESERVED_BITS31_2___S                                 0
#define   HI0_CH1_RSLT_CONF_SD1__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH1_RSLT_CONF_SD1__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH1_RSLT_CONF_SD1__IRQ_EN___M                               0x00000001
#define   HI0_CH1_RSLT_CONF_SD1__IRQ_EN___S                                            0
#define HI0_CH2_RSLT_CONF_SD1                                          (0xA9500708)
#define   HI0_CH2_RSLT_CONF_SD1__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH2_RSLT_CONF_SD1__RESERVED_BITS31_2___S                                 0
#define   HI0_CH2_RSLT_CONF_SD1__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH2_RSLT_CONF_SD1__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH2_RSLT_CONF_SD1__IRQ_EN___M                               0x00000001
#define   HI0_CH2_RSLT_CONF_SD1__IRQ_EN___S                                            0
#define HI0_CH3_RSLT_CONF_SD1                                          (0xA950070C)
#define   HI0_CH3_RSLT_CONF_SD1__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH3_RSLT_CONF_SD1__RESERVED_BITS31_2___S                                 0
#define   HI0_CH3_RSLT_CONF_SD1__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH3_RSLT_CONF_SD1__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH3_RSLT_CONF_SD1__IRQ_EN___M                               0x00000001
#define   HI0_CH3_RSLT_CONF_SD1__IRQ_EN___S                                            0
#define HI0_CH4_RSLT_CONF_SD1                                          (0xA9500710)
#define   HI0_CH4_RSLT_CONF_SD1__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH4_RSLT_CONF_SD1__RESERVED_BITS31_2___S                                 0
#define   HI0_CH4_RSLT_CONF_SD1__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH4_RSLT_CONF_SD1__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH4_RSLT_CONF_SD1__IRQ_EN___M                               0x00000001
#define   HI0_CH4_RSLT_CONF_SD1__IRQ_EN___S                                            0
#define HI0_CH5_RSLT_CONF_SD1                                          (0xA9500714)
#define   HI0_CH5_RSLT_CONF_SD1__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH5_RSLT_CONF_SD1__RESERVED_BITS31_2___S                                 0
#define   HI0_CH5_RSLT_CONF_SD1__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH5_RSLT_CONF_SD1__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH5_RSLT_CONF_SD1__IRQ_EN___M                               0x00000001
#define   HI0_CH5_RSLT_CONF_SD1__IRQ_EN___S                                            0
#define HI0_CH6_RSLT_CONF_SD1                                          (0xA9500718)
#define   HI0_CH6_RSLT_CONF_SD1__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH6_RSLT_CONF_SD1__RESERVED_BITS31_2___S                                 0
#define   HI0_CH6_RSLT_CONF_SD1__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH6_RSLT_CONF_SD1__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH6_RSLT_CONF_SD1__IRQ_EN___M                               0x00000001
#define   HI0_CH6_RSLT_CONF_SD1__IRQ_EN___S                                            0
#define HI0_CH7_RSLT_CONF_SD1                                          (0xA950071C)
#define   HI0_CH7_RSLT_CONF_SD1__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH7_RSLT_CONF_SD1__RESERVED_BITS31_2___S                                 0
#define   HI0_CH7_RSLT_CONF_SD1__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH7_RSLT_CONF_SD1__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH7_RSLT_CONF_SD1__IRQ_EN___M                               0x00000001
#define   HI0_CH7_RSLT_CONF_SD1__IRQ_EN___S                                            0
#define HI0_CH8_RSLT_CONF_SD1                                          (0xA9500720)
#define   HI0_CH8_RSLT_CONF_SD1__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH8_RSLT_CONF_SD1__RESERVED_BITS31_2___S                                 0
#define   HI0_CH8_RSLT_CONF_SD1__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH8_RSLT_CONF_SD1__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH8_RSLT_CONF_SD1__IRQ_EN___M                               0x00000001
#define   HI0_CH8_RSLT_CONF_SD1__IRQ_EN___S                                            0
#define HI0_CH9_RSLT_CONF_SD1                                          (0xA9500724)
#define   HI0_CH9_RSLT_CONF_SD1__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH9_RSLT_CONF_SD1__RESERVED_BITS31_2___S                                 0
#define   HI0_CH9_RSLT_CONF_SD1__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH9_RSLT_CONF_SD1__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH9_RSLT_CONF_SD1__IRQ_EN___M                               0x00000001
#define   HI0_CH9_RSLT_CONF_SD1__IRQ_EN___S                                            0
#define HI0_CH10_RSLT_CONF_SD1                                         (0xA9500728)
#define   HI0_CH10_RSLT_CONF_SD1__RESERVED_BITS31_2___M                   0xFFFFFFFC
#define   HI0_CH10_RSLT_CONF_SD1__RESERVED_BITS31_2___S                                0
#define   HI0_CH10_RSLT_CONF_SD1__FLUSH_RSLT_EN___M                       0x00000002
#define   HI0_CH10_RSLT_CONF_SD1__FLUSH_RSLT_EN___S                                    0
#define   HI0_CH10_RSLT_CONF_SD1__IRQ_EN___M                              0x00000001
#define   HI0_CH10_RSLT_CONF_SD1__IRQ_EN___S                                           0
#define HI0_CH11_RSLT_CONF_SD1                                         (0xA950072C)
#define   HI0_CH11_RSLT_CONF_SD1__RESERVED_BITS31_2___M                   0xFFFFFFFC
#define   HI0_CH11_RSLT_CONF_SD1__RESERVED_BITS31_2___S                                0
#define   HI0_CH11_RSLT_CONF_SD1__FLUSH_RSLT_EN___M                       0x00000002
#define   HI0_CH11_RSLT_CONF_SD1__FLUSH_RSLT_EN___S                                    0
#define   HI0_CH11_RSLT_CONF_SD1__IRQ_EN___M                              0x00000001
#define   HI0_CH11_RSLT_CONF_SD1__IRQ_EN___S                                           0
#define HI0_CH12_RSLT_CONF_SD1                                         (0xA9500730)
#define   HI0_CH12_RSLT_CONF_SD1__RESERVED_BITS31_2___M                   0xFFFFFFFC
#define   HI0_CH12_RSLT_CONF_SD1__RESERVED_BITS31_2___S                                0
#define   HI0_CH12_RSLT_CONF_SD1__FLUSH_RSLT_EN___M                       0x00000002
#define   HI0_CH12_RSLT_CONF_SD1__FLUSH_RSLT_EN___S                                    0
#define   HI0_CH12_RSLT_CONF_SD1__IRQ_EN___M                              0x00000001
#define   HI0_CH12_RSLT_CONF_SD1__IRQ_EN___S                                           0
#define HI0_CH13_RSLT_CONF_SD1                                         (0xA9500734)
#define   HI0_CH13_RSLT_CONF_SD1__RESERVED_BITS31_2___M                   0xFFFFFFFC
#define   HI0_CH13_RSLT_CONF_SD1__RESERVED_BITS31_2___S                                0
#define   HI0_CH13_RSLT_CONF_SD1__FLUSH_RSLT_EN___M                       0x00000002
#define   HI0_CH13_RSLT_CONF_SD1__FLUSH_RSLT_EN___S                                    0
#define   HI0_CH13_RSLT_CONF_SD1__IRQ_EN___M                              0x00000001
#define   HI0_CH13_RSLT_CONF_SD1__IRQ_EN___S                                           0
#define HI0_CH14_RSLT_CONF_SD1                                         (0xA9500738)
#define   HI0_CH14_RSLT_CONF_SD1__RESERVED_BITS31_2___M                   0xFFFFFFFC
#define   HI0_CH14_RSLT_CONF_SD1__RESERVED_BITS31_2___S                                0
#define   HI0_CH14_RSLT_CONF_SD1__FLUSH_RSLT_EN___M                       0x00000002
#define   HI0_CH14_RSLT_CONF_SD1__FLUSH_RSLT_EN___S                                    0
#define   HI0_CH14_RSLT_CONF_SD1__IRQ_EN___M                              0x00000001
#define   HI0_CH14_RSLT_CONF_SD1__IRQ_EN___S                                           0
#define HI0_CH15_RSLT_CONF_SD1                                         (0xA950073C)
#define   HI0_CH15_RSLT_CONF_SD1__RESERVED_BITS31_2___M                   0xFFFFFFFC
#define   HI0_CH15_RSLT_CONF_SD1__RESERVED_BITS31_2___S                                0
#define   HI0_CH15_RSLT_CONF_SD1__FLUSH_RSLT_EN___M                       0x00000002
#define   HI0_CH15_RSLT_CONF_SD1__FLUSH_RSLT_EN___S                                    0
#define   HI0_CH15_RSLT_CONF_SD1__IRQ_EN___M                              0x00000001
#define   HI0_CH15_RSLT_CONF_SD1__IRQ_EN___S                                           0
#define HI0_CHn_STATUS_SD1(n)                                          (0xA95006004*n)
#define   HI0_CHn_STATUS_SD1_nMIN                         0
#define   HI0_CHn_STATUS_SD1_nMAX                           15
#define   HI0_CHn_STATUS_SD1_ELEM                         16
#define   HI0_CHn_STATUS_SD1__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CHn_STATUS_SD1__RSLT_FIFO_CNTR___S                                      29
#define   HI0_CHn_STATUS_SD1__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CHn_STATUS_SD1__CMD_PTR_FIFO_CNTR___S                                   27
#define   HI0_CHn_STATUS_SD1__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CHn_STATUS_SD1__CMD_IN_PROGRESS___S                                     26
#define   HI0_CHn_STATUS_SD1__RSLT_VLD___M                                0x00000002
#define   HI0_CHn_STATUS_SD1__RSLT_VLD___S                                             1
#define   HI0_CHn_STATUS_SD1__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CHn_STATUS_SD1__CMD_PTR_RDY___S                                          0
#define ADMH00_BASE                  (0xA9400000)
#define   HI0_CHn_STATUS_SD1___M                                          0xFFFFFFFF
#define   HI0_CHn_STATUS_SD1___S                                                       0
#define HI0_CH0_STATUS_SD1                                             (0xA9500600)
#define   HI0_CH0_STATUS_SD1__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH0_STATUS_SD1__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH0_STATUS_SD1__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH0_STATUS_SD1__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH0_STATUS_SD1__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH0_STATUS_SD1__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH0_STATUS_SD1__RSLT_VLD___M                                0x00000002
#define   HI0_CH0_STATUS_SD1__RSLT_VLD___S                                             0
#define   HI0_CH0_STATUS_SD1__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH0_STATUS_SD1__CMD_PTR_RDY___S                                          0
#define HI0_CH1_STATUS_SD1                                             (0xA9500604)
#define   HI0_CH1_STATUS_SD1__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH1_STATUS_SD1__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH1_STATUS_SD1__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH1_STATUS_SD1__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH1_STATUS_SD1__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH1_STATUS_SD1__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH1_STATUS_SD1__RSLT_VLD___M                                0x00000002
#define   HI0_CH1_STATUS_SD1__RSLT_VLD___S                                             0
#define   HI0_CH1_STATUS_SD1__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH1_STATUS_SD1__CMD_PTR_RDY___S                                          0
#define HI0_CH2_STATUS_SD1                                             (0xA9500608)
#define   HI0_CH2_STATUS_SD1__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH2_STATUS_SD1__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH2_STATUS_SD1__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH2_STATUS_SD1__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH2_STATUS_SD1__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH2_STATUS_SD1__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH2_STATUS_SD1__RSLT_VLD___M                                0x00000002
#define   HI0_CH2_STATUS_SD1__RSLT_VLD___S                                             0
#define   HI0_CH2_STATUS_SD1__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH2_STATUS_SD1__CMD_PTR_RDY___S                                          0
#define HI0_CH3_STATUS_SD1                                             (0xA950060C)
#define   HI0_CH3_STATUS_SD1__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH3_STATUS_SD1__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH3_STATUS_SD1__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH3_STATUS_SD1__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH3_STATUS_SD1__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH3_STATUS_SD1__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH3_STATUS_SD1__RSLT_VLD___M                                0x00000002
#define   HI0_CH3_STATUS_SD1__RSLT_VLD___S                                             0
#define   HI0_CH3_STATUS_SD1__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH3_STATUS_SD1__CMD_PTR_RDY___S                                          0
#define HI0_CH4_STATUS_SD1                                             (0xA9500610)
#define   HI0_CH4_STATUS_SD1__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH4_STATUS_SD1__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH4_STATUS_SD1__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH4_STATUS_SD1__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH4_STATUS_SD1__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH4_STATUS_SD1__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH4_STATUS_SD1__RSLT_VLD___M                                0x00000002
#define   HI0_CH4_STATUS_SD1__RSLT_VLD___S                                             0
#define   HI0_CH4_STATUS_SD1__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH4_STATUS_SD1__CMD_PTR_RDY___S                                          0
#define HI0_CH5_STATUS_SD1                                             (0xA9500614)
#define   HI0_CH5_STATUS_SD1__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH5_STATUS_SD1__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH5_STATUS_SD1__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH5_STATUS_SD1__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH5_STATUS_SD1__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH5_STATUS_SD1__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH5_STATUS_SD1__RSLT_VLD___M                                0x00000002
#define   HI0_CH5_STATUS_SD1__RSLT_VLD___S                                             0
#define   HI0_CH5_STATUS_SD1__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH5_STATUS_SD1__CMD_PTR_RDY___S                                          0
#define HI0_CH6_STATUS_SD1                                             (0xA9500618)
#define   HI0_CH6_STATUS_SD1__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH6_STATUS_SD1__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH6_STATUS_SD1__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH6_STATUS_SD1__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH6_STATUS_SD1__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH6_STATUS_SD1__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH6_STATUS_SD1__RSLT_VLD___M                                0x00000002
#define   HI0_CH6_STATUS_SD1__RSLT_VLD___S                                             0
#define   HI0_CH6_STATUS_SD1__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH6_STATUS_SD1__CMD_PTR_RDY___S                                          0
#define HI0_CH7_STATUS_SD1                                             (0xA950061C)
#define   HI0_CH7_STATUS_SD1__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH7_STATUS_SD1__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH7_STATUS_SD1__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH7_STATUS_SD1__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH7_STATUS_SD1__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH7_STATUS_SD1__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH7_STATUS_SD1__RSLT_VLD___M                                0x00000002
#define   HI0_CH7_STATUS_SD1__RSLT_VLD___S                                             0
#define   HI0_CH7_STATUS_SD1__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH7_STATUS_SD1__CMD_PTR_RDY___S                                          0
#define HI0_CH8_STATUS_SD1                                             (0xA9500620)
#define   HI0_CH8_STATUS_SD1__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH8_STATUS_SD1__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH8_STATUS_SD1__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH8_STATUS_SD1__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH8_STATUS_SD1__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH8_STATUS_SD1__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH8_STATUS_SD1__RSLT_VLD___M                                0x00000002
#define   HI0_CH8_STATUS_SD1__RSLT_VLD___S                                             0
#define   HI0_CH8_STATUS_SD1__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH8_STATUS_SD1__CMD_PTR_RDY___S                                          0
#define HI0_CH9_STATUS_SD1                                             (0xA9500624)
#define   HI0_CH9_STATUS_SD1__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH9_STATUS_SD1__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH9_STATUS_SD1__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH9_STATUS_SD1__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH9_STATUS_SD1__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH9_STATUS_SD1__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH9_STATUS_SD1__RSLT_VLD___M                                0x00000002
#define   HI0_CH9_STATUS_SD1__RSLT_VLD___S                                             0
#define   HI0_CH9_STATUS_SD1__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH9_STATUS_SD1__CMD_PTR_RDY___S                                          0
#define HI0_CH10_STATUS_SD1                                            (0xA9500628)
#define   HI0_CH10_STATUS_SD1__RSLT_FIFO_CNTR___M                         0xE0000000
#define   HI0_CH10_STATUS_SD1__RSLT_FIFO_CNTR___S                                      0
#define   HI0_CH10_STATUS_SD1__CMD_PTR_FIFO_CNTR___M                      0x18000000
#define   HI0_CH10_STATUS_SD1__CMD_PTR_FIFO_CNTR___S                                   0
#define   HI0_CH10_STATUS_SD1__CMD_IN_PROGRESS___M                        0x04000000
#define   HI0_CH10_STATUS_SD1__CMD_IN_PROGRESS___S                                     0
#define   HI0_CH10_STATUS_SD1__RSLT_VLD___M                               0x00000002
#define   HI0_CH10_STATUS_SD1__RSLT_VLD___S                                            0
#define   HI0_CH10_STATUS_SD1__CMD_PTR_RDY___M                            0x00000001
#define   HI0_CH10_STATUS_SD1__CMD_PTR_RDY___S                                         0
#define HI0_CH11_STATUS_SD1                                            (0xA950062C)
#define   HI0_CH11_STATUS_SD1__RSLT_FIFO_CNTR___M                         0xE0000000
#define   HI0_CH11_STATUS_SD1__RSLT_FIFO_CNTR___S                                      0
#define   HI0_CH11_STATUS_SD1__CMD_PTR_FIFO_CNTR___M                      0x18000000
#define   HI0_CH11_STATUS_SD1__CMD_PTR_FIFO_CNTR___S                                   0
#define   HI0_CH11_STATUS_SD1__CMD_IN_PROGRESS___M                        0x04000000
#define   HI0_CH11_STATUS_SD1__CMD_IN_PROGRESS___S                                     0
#define   HI0_CH11_STATUS_SD1__RSLT_VLD___M                               0x00000002
#define   HI0_CH11_STATUS_SD1__RSLT_VLD___S                                            0
#define   HI0_CH11_STATUS_SD1__CMD_PTR_RDY___M                            0x00000001
#define   HI0_CH11_STATUS_SD1__CMD_PTR_RDY___S                                         0
#define HI0_CH12_STATUS_SD1                                            (0xA9500630)
#define   HI0_CH12_STATUS_SD1__RSLT_FIFO_CNTR___M                         0xE0000000
#define   HI0_CH12_STATUS_SD1__RSLT_FIFO_CNTR___S                                      0
#define   HI0_CH12_STATUS_SD1__CMD_PTR_FIFO_CNTR___M                      0x18000000
#define   HI0_CH12_STATUS_SD1__CMD_PTR_FIFO_CNTR___S                                   0
#define   HI0_CH12_STATUS_SD1__CMD_IN_PROGRESS___M                        0x04000000
#define   HI0_CH12_STATUS_SD1__CMD_IN_PROGRESS___S                                     0
#define   HI0_CH12_STATUS_SD1__RSLT_VLD___M                               0x00000002
#define   HI0_CH12_STATUS_SD1__RSLT_VLD___S                                            0
#define   HI0_CH12_STATUS_SD1__CMD_PTR_RDY___M                            0x00000001
#define   HI0_CH12_STATUS_SD1__CMD_PTR_RDY___S                                         0
#define HI0_CH13_STATUS_SD1                                            (0xA9500634)
#define   HI0_CH13_STATUS_SD1__RSLT_FIFO_CNTR___M                         0xE0000000
#define   HI0_CH13_STATUS_SD1__RSLT_FIFO_CNTR___S                                      0
#define   HI0_CH13_STATUS_SD1__CMD_PTR_FIFO_CNTR___M                      0x18000000
#define   HI0_CH13_STATUS_SD1__CMD_PTR_FIFO_CNTR___S                                   0
#define   HI0_CH13_STATUS_SD1__CMD_IN_PROGRESS___M                        0x04000000
#define   HI0_CH13_STATUS_SD1__CMD_IN_PROGRESS___S                                     0
#define   HI0_CH13_STATUS_SD1__RSLT_VLD___M                               0x00000002
#define   HI0_CH13_STATUS_SD1__RSLT_VLD___S                                            0
#define   HI0_CH13_STATUS_SD1__CMD_PTR_RDY___M                            0x00000001
#define   HI0_CH13_STATUS_SD1__CMD_PTR_RDY___S                                         0
#define HI0_CH14_STATUS_SD1                                            (0xA9500638)
#define   HI0_CH14_STATUS_SD1__RSLT_FIFO_CNTR___M                         0xE0000000
#define   HI0_CH14_STATUS_SD1__RSLT_FIFO_CNTR___S                                      0
#define   HI0_CH14_STATUS_SD1__CMD_PTR_FIFO_CNTR___M                      0x18000000
#define   HI0_CH14_STATUS_SD1__CMD_PTR_FIFO_CNTR___S                                   0
#define   HI0_CH14_STATUS_SD1__CMD_IN_PROGRESS___M                        0x04000000
#define   HI0_CH14_STATUS_SD1__CMD_IN_PROGRESS___S                                     0
#define   HI0_CH14_STATUS_SD1__RSLT_VLD___M                               0x00000002
#define   HI0_CH14_STATUS_SD1__RSLT_VLD___S                                            0
#define   HI0_CH14_STATUS_SD1__CMD_PTR_RDY___M                            0x00000001
#define   HI0_CH14_STATUS_SD1__CMD_PTR_RDY___S                                         0
#define HI0_CH15_STATUS_SD1                                            (0xA950063C)
#define   HI0_CH15_STATUS_SD1__RSLT_FIFO_CNTR___M                         0xE0000000
#define   HI0_CH15_STATUS_SD1__RSLT_FIFO_CNTR___S                                      0
#define   HI0_CH15_STATUS_SD1__CMD_PTR_FIFO_CNTR___M                      0x18000000
#define   HI0_CH15_STATUS_SD1__CMD_PTR_FIFO_CNTR___S                                   0
#define   HI0_CH15_STATUS_SD1__CMD_IN_PROGRESS___M                        0x04000000
#define   HI0_CH15_STATUS_SD1__CMD_IN_PROGRESS___S                                     0
#define   HI0_CH15_STATUS_SD1__RSLT_VLD___M                               0x00000002
#define   HI0_CH15_STATUS_SD1__RSLT_VLD___S                                            0
#define   HI0_CH15_STATUS_SD1__CMD_PTR_RDY___M                            0x00000001
#define   HI0_CH15_STATUS_SD1__CMD_PTR_RDY___S                                         0
#define HI0_CHn_CMD_PTR_SD0(n)                                         (0xA94000004*n)
#define   HI0_CHn_CMD_PTR_SD0_nMIN                        0
#define   HI0_CHn_CMD_PTR_SD0_nMAX                          15
#define   HI0_CHn_CMD_PTR_SD0_ELEM                        16
#define   HI0_CHn_CMD_PTR_SD0__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CHn_CMD_PTR_SD0__RESERVED_BITS31_29___S                                 29
#define   HI0_CHn_CMD_PTR_SD0__ADDR___M                                   0x1FFFFFFF
#define   HI0_CHn_CMD_PTR_SD0__ADDR___S                                                0
#define   HI0_CHn_CMD_PTR_SD0___M                                         0xFFFFFFFF
#define   HI0_CHn_CMD_PTR_SD0___S                                                      0
#define HI0_CH0_CMD_PTR_SD0                                            (0xA9400000)
#define   HI0_CH0_CMD_PTR_SD0__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH0_CMD_PTR_SD0__RESERVED_BITS31_29___S                                  2
#define   HI0_CH0_CMD_PTR_SD0__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH0_CMD_PTR_SD0__ADDR___S                                                2
#define HI0_CH1_CMD_PTR_SD0                                            (0xA9400004)
#define   HI0_CH1_CMD_PTR_SD0__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH1_CMD_PTR_SD0__RESERVED_BITS31_29___S                                  2
#define   HI0_CH1_CMD_PTR_SD0__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH1_CMD_PTR_SD0__ADDR___S                                                2
#define HI0_CH2_CMD_PTR_SD0                                            (0xA9400008)
#define   HI0_CH2_CMD_PTR_SD0__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH2_CMD_PTR_SD0__RESERVED_BITS31_29___S                                  2
#define   HI0_CH2_CMD_PTR_SD0__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH2_CMD_PTR_SD0__ADDR___S                                                2
#define HI0_CH3_CMD_PTR_SD0                                            (0xA940000C)
#define   HI0_CH3_CMD_PTR_SD0__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH3_CMD_PTR_SD0__RESERVED_BITS31_29___S                                  2
#define   HI0_CH3_CMD_PTR_SD0__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH3_CMD_PTR_SD0__ADDR___S                                                2
#define HI0_CH4_CMD_PTR_SD0                                            (0xA9400010)
#define   HI0_CH4_CMD_PTR_SD0__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH4_CMD_PTR_SD0__RESERVED_BITS31_29___S                                  2
#define   HI0_CH4_CMD_PTR_SD0__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH4_CMD_PTR_SD0__ADDR___S                                                2
#define HI0_CH5_CMD_PTR_SD0                                            (0xA9400014)
#define   HI0_CH5_CMD_PTR_SD0__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH5_CMD_PTR_SD0__RESERVED_BITS31_29___S                                  2
#define   HI0_CH5_CMD_PTR_SD0__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH5_CMD_PTR_SD0__ADDR___S                                                2
#define HI0_CH6_CMD_PTR_SD0                                            (0xA9400018)
#define   HI0_CH6_CMD_PTR_SD0__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH6_CMD_PTR_SD0__RESERVED_BITS31_29___S                                  2
#define   HI0_CH6_CMD_PTR_SD0__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH6_CMD_PTR_SD0__ADDR___S                                                2
#define HI0_CH7_CMD_PTR_SD0                                            (0xA940001C)
#define   HI0_CH7_CMD_PTR_SD0__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH7_CMD_PTR_SD0__RESERVED_BITS31_29___S                                  2
#define   HI0_CH7_CMD_PTR_SD0__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH7_CMD_PTR_SD0__ADDR___S                                                2
#define HI0_CH8_CMD_PTR_SD0                                            (0xA9400020)
#define   HI0_CH8_CMD_PTR_SD0__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH8_CMD_PTR_SD0__RESERVED_BITS31_29___S                                  2
#define   HI0_CH8_CMD_PTR_SD0__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH8_CMD_PTR_SD0__ADDR___S                                                2
#define HI0_CH9_CMD_PTR_SD0                                            (0xA9400024)
#define   HI0_CH9_CMD_PTR_SD0__RESERVED_BITS31_29___M                     0xE0000000
#define   HI0_CH9_CMD_PTR_SD0__RESERVED_BITS31_29___S                                  2
#define   HI0_CH9_CMD_PTR_SD0__ADDR___M                                   0x1FFFFFFF
#define   HI0_CH9_CMD_PTR_SD0__ADDR___S                                                2
#define HI0_CH10_CMD_PTR_SD0                                           (0xA9400028)
#define   HI0_CH10_CMD_PTR_SD0__RESERVED_BITS31_29___M                    0xE0000000
#define   HI0_CH10_CMD_PTR_SD0__RESERVED_BITS31_29___S                                 2
#define   HI0_CH10_CMD_PTR_SD0__ADDR___M                                  0x1FFFFFFF
#define   HI0_CH10_CMD_PTR_SD0__ADDR___S                                               2
#define HI0_CH11_CMD_PTR_SD0                                           (0xA940002C)
#define   HI0_CH11_CMD_PTR_SD0__RESERVED_BITS31_29___M                    0xE0000000
#define   HI0_CH11_CMD_PTR_SD0__RESERVED_BITS31_29___S                                 2
#define   HI0_CH11_CMD_PTR_SD0__ADDR___M                                  0x1FFFFFFF
#define   HI0_CH11_CMD_PTR_SD0__ADDR___S                                               2
#define HI0_CH12_CMD_PTR_SD0                                           (0xA9400030)
#define   HI0_CH12_CMD_PTR_SD0__RESERVED_BITS31_29___M                    0xE0000000
#define   HI0_CH12_CMD_PTR_SD0__RESERVED_BITS31_29___S                                 2
#define   HI0_CH12_CMD_PTR_SD0__ADDR___M                                  0x1FFFFFFF
#define   HI0_CH12_CMD_PTR_SD0__ADDR___S                                               2
#define HI0_CH13_CMD_PTR_SD0                                           (0xA9400034)
#define   HI0_CH13_CMD_PTR_SD0__RESERVED_BITS31_29___M                    0xE0000000
#define   HI0_CH13_CMD_PTR_SD0__RESERVED_BITS31_29___S                                 2
#define   HI0_CH13_CMD_PTR_SD0__ADDR___M                                  0x1FFFFFFF
#define   HI0_CH13_CMD_PTR_SD0__ADDR___S                                               2
#define HI0_CH14_CMD_PTR_SD0                                           (0xA9400038)
#define   HI0_CH14_CMD_PTR_SD0__RESERVED_BITS31_29___M                    0xE0000000
#define   HI0_CH14_CMD_PTR_SD0__RESERVED_BITS31_29___S                                 2
#define   HI0_CH14_CMD_PTR_SD0__ADDR___M                                  0x1FFFFFFF
#define   HI0_CH14_CMD_PTR_SD0__ADDR___S                                               2
#define HI0_CH15_CMD_PTR_SD0                                           (0xA940003C)
#define   HI0_CH15_CMD_PTR_SD0__RESERVED_BITS31_29___M                    0xE0000000
#define   HI0_CH15_CMD_PTR_SD0__RESERVED_BITS31_29___S                                 2
#define   HI0_CH15_CMD_PTR_SD0__ADDR___M                                  0x1FFFFFFF
#define   HI0_CH15_CMD_PTR_SD0__ADDR___S                                               2
#define HI0_CHn_RSLT_SD0(n)                                            (0xA94000404*n)
#define   HI0_CHn_RSLT_SD0_nMIN                           0
#define   HI0_CHn_RSLT_SD0_nMAX                             15
#define   HI0_CHn_RSLT_SD0_ELEM                           16
#define   HI0_CHn_RSLT_SD0__V___M                                         0x80000000
#define   HI0_CHn_RSLT_SD0__V___S                                                     31
#define   HI0_CHn_RSLT_SD0__ERR___M                                       0x00000008
#define   HI0_CHn_RSLT_SD0__ERR___S                                                    3
#define   HI0_CHn_RSLT_SD0__F___M                                         0x00000004
#define   HI0_CHn_RSLT_SD0__F___S                                                      2
#define   HI0_CHn_RSLT_SD0__TPD___M                                       0x00000002
#define   HI0_CHn_RSLT_SD0__TPD___S                                                    1
#define   HI0_CHn_RSLT_SD0__RESERVED_BIT0___M                             0x00000001
#define   HI0_CHn_RSLT_SD0__RESERVED_BIT0___S                                          0
#define   HI0_CHn_RSLT_SD0___M                                            0xFFFFFFFF
#define   HI0_CHn_RSLT_SD0___S                                                         0
#define HI0_CH0_RSLT_SD0                                               (0xA9400040)
#define   HI0_CH0_RSLT_SD0__V___M                                         0x80000000
#define   HI0_CH0_RSLT_SD0__V___S                                                      0
#define   HI0_CH0_RSLT_SD0__ERR___M                                       0x00000008
#define   HI0_CH0_RSLT_SD0__ERR___S                                                    0
#define   HI0_CH0_RSLT_SD0__F___M                                         0x00000004
#define   HI0_CH0_RSLT_SD0__F___S                                                      0
#define   HI0_CH0_RSLT_SD0__TPD___M                                       0x00000002
#define   HI0_CH0_RSLT_SD0__TPD___S                                                    0
#define   HI0_CH0_RSLT_SD0__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH0_RSLT_SD0__RESERVED_BIT0___S                                          0
#define HI0_CH1_RSLT_SD0                                               (0xA9400044)
#define   HI0_CH1_RSLT_SD0__V___M                                         0x80000000
#define   HI0_CH1_RSLT_SD0__V___S                                                      0
#define   HI0_CH1_RSLT_SD0__ERR___M                                       0x00000008
#define   HI0_CH1_RSLT_SD0__ERR___S                                                    0
#define   HI0_CH1_RSLT_SD0__F___M                                         0x00000004
#define   HI0_CH1_RSLT_SD0__F___S                                                      0
#define   HI0_CH1_RSLT_SD0__TPD___M                                       0x00000002
#define   HI0_CH1_RSLT_SD0__TPD___S                                                    0
#define   HI0_CH1_RSLT_SD0__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH1_RSLT_SD0__RESERVED_BIT0___S                                          0
#define HI0_CH2_RSLT_SD0                                               (0xA9400048)
#define   HI0_CH2_RSLT_SD0__V___M                                         0x80000000
#define   HI0_CH2_RSLT_SD0__V___S                                                      0
#define   HI0_CH2_RSLT_SD0__ERR___M                                       0x00000008
#define   HI0_CH2_RSLT_SD0__ERR___S                                                    0
#define   HI0_CH2_RSLT_SD0__F___M                                         0x00000004
#define   HI0_CH2_RSLT_SD0__F___S                                                      0
#define   HI0_CH2_RSLT_SD0__TPD___M                                       0x00000002
#define   HI0_CH2_RSLT_SD0__TPD___S                                                    0
#define   HI0_CH2_RSLT_SD0__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH2_RSLT_SD0__RESERVED_BIT0___S                                          0
#define HI0_CH3_RSLT_SD0                                               (0xA940004C)
#define   HI0_CH3_RSLT_SD0__V___M                                         0x80000000
#define   HI0_CH3_RSLT_SD0__V___S                                                      0
#define   HI0_CH3_RSLT_SD0__ERR___M                                       0x00000008
#define   HI0_CH3_RSLT_SD0__ERR___S                                                    0
#define   HI0_CH3_RSLT_SD0__F___M                                         0x00000004
#define   HI0_CH3_RSLT_SD0__F___S                                                      0
#define   HI0_CH3_RSLT_SD0__TPD___M                                       0x00000002
#define   HI0_CH3_RSLT_SD0__TPD___S                                                    0
#define   HI0_CH3_RSLT_SD0__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH3_RSLT_SD0__RESERVED_BIT0___S                                          0
#define HI0_CH4_RSLT_SD0                                               (0xA9400050)
#define   HI0_CH4_RSLT_SD0__V___M                                         0x80000000
#define   HI0_CH4_RSLT_SD0__V___S                                                      0
#define   HI0_CH4_RSLT_SD0__ERR___M                                       0x00000008
#define   HI0_CH4_RSLT_SD0__ERR___S                                                    0
#define   HI0_CH4_RSLT_SD0__F___M                                         0x00000004
#define   HI0_CH4_RSLT_SD0__F___S                                                      0
#define   HI0_CH4_RSLT_SD0__TPD___M                                       0x00000002
#define   HI0_CH4_RSLT_SD0__TPD___S                                                    0
#define   HI0_CH4_RSLT_SD0__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH4_RSLT_SD0__RESERVED_BIT0___S                                          0
#define HI0_CH5_RSLT_SD0                                               (0xA9400054)
#define   HI0_CH5_RSLT_SD0__V___M                                         0x80000000
#define   HI0_CH5_RSLT_SD0__V___S                                                      0
#define   HI0_CH5_RSLT_SD0__ERR___M                                       0x00000008
#define   HI0_CH5_RSLT_SD0__ERR___S                                                    0
#define   HI0_CH5_RSLT_SD0__F___M                                         0x00000004
#define   HI0_CH5_RSLT_SD0__F___S                                                      0
#define   HI0_CH5_RSLT_SD0__TPD___M                                       0x00000002
#define   HI0_CH5_RSLT_SD0__TPD___S                                                    0
#define   HI0_CH5_RSLT_SD0__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH5_RSLT_SD0__RESERVED_BIT0___S                                          0
#define HI0_CH6_RSLT_SD0                                               (0xA9400058)
#define   HI0_CH6_RSLT_SD0__V___M                                         0x80000000
#define   HI0_CH6_RSLT_SD0__V___S                                                      0
#define   HI0_CH6_RSLT_SD0__ERR___M                                       0x00000008
#define   HI0_CH6_RSLT_SD0__ERR___S                                                    0
#define   HI0_CH6_RSLT_SD0__F___M                                         0x00000004
#define   HI0_CH6_RSLT_SD0__F___S                                                      0
#define   HI0_CH6_RSLT_SD0__TPD___M                                       0x00000002
#define   HI0_CH6_RSLT_SD0__TPD___S                                                    0
#define   HI0_CH6_RSLT_SD0__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH6_RSLT_SD0__RESERVED_BIT0___S                                          0
#define HI0_CH7_RSLT_SD0                                               (0xA940005C)
#define   HI0_CH7_RSLT_SD0__V___M                                         0x80000000
#define   HI0_CH7_RSLT_SD0__V___S                                                      0
#define   HI0_CH7_RSLT_SD0__ERR___M                                       0x00000008
#define   HI0_CH7_RSLT_SD0__ERR___S                                                    0
#define   HI0_CH7_RSLT_SD0__F___M                                         0x00000004
#define   HI0_CH7_RSLT_SD0__F___S                                                      0
#define   HI0_CH7_RSLT_SD0__TPD___M                                       0x00000002
#define   HI0_CH7_RSLT_SD0__TPD___S                                                    0
#define   HI0_CH7_RSLT_SD0__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH7_RSLT_SD0__RESERVED_BIT0___S                                          0
#define HI0_CH8_RSLT_SD0                                               (0xA9400060)
#define   HI0_CH8_RSLT_SD0__V___M                                         0x80000000
#define   HI0_CH8_RSLT_SD0__V___S                                                      0
#define   HI0_CH8_RSLT_SD0__ERR___M                                       0x00000008
#define   HI0_CH8_RSLT_SD0__ERR___S                                                    0
#define   HI0_CH8_RSLT_SD0__F___M                                         0x00000004
#define   HI0_CH8_RSLT_SD0__F___S                                                      0
#define   HI0_CH8_RSLT_SD0__TPD___M                                       0x00000002
#define   HI0_CH8_RSLT_SD0__TPD___S                                                    0
#define   HI0_CH8_RSLT_SD0__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH8_RSLT_SD0__RESERVED_BIT0___S                                          0
#define HI0_CH9_RSLT_SD0                                               (0xA9400064)
#define   HI0_CH9_RSLT_SD0__V___M                                         0x80000000
#define   HI0_CH9_RSLT_SD0__V___S                                                      0
#define   HI0_CH9_RSLT_SD0__ERR___M                                       0x00000008
#define   HI0_CH9_RSLT_SD0__ERR___S                                                    0
#define   HI0_CH9_RSLT_SD0__F___M                                         0x00000004
#define   HI0_CH9_RSLT_SD0__F___S                                                      0
#define   HI0_CH9_RSLT_SD0__TPD___M                                       0x00000002
#define   HI0_CH9_RSLT_SD0__TPD___S                                                    0
#define   HI0_CH9_RSLT_SD0__RESERVED_BIT0___M                             0x00000001
#define   HI0_CH9_RSLT_SD0__RESERVED_BIT0___S                                          0
#define HI0_CH10_RSLT_SD0                                              (0xA9400068)
#define   HI0_CH10_RSLT_SD0__V___M                                        0x80000000
#define   HI0_CH10_RSLT_SD0__V___S                                                     0
#define   HI0_CH10_RSLT_SD0__ERR___M                                      0x00000008
#define   HI0_CH10_RSLT_SD0__ERR___S                                                   0
#define   HI0_CH10_RSLT_SD0__F___M                                        0x00000004
#define   HI0_CH10_RSLT_SD0__F___S                                                     0
#define   HI0_CH10_RSLT_SD0__TPD___M                                      0x00000002
#define   HI0_CH10_RSLT_SD0__TPD___S                                                   0
#define   HI0_CH10_RSLT_SD0__RESERVED_BIT0___M                            0x00000001
#define   HI0_CH10_RSLT_SD0__RESERVED_BIT0___S                                         0
#define HI0_CH11_RSLT_SD0                                              (0xA940006C)
#define   HI0_CH11_RSLT_SD0__V___M                                        0x80000000
#define   HI0_CH11_RSLT_SD0__V___S                                                     0
#define   HI0_CH11_RSLT_SD0__ERR___M                                      0x00000008
#define   HI0_CH11_RSLT_SD0__ERR___S                                                   0
#define   HI0_CH11_RSLT_SD0__F___M                                        0x00000004
#define   HI0_CH11_RSLT_SD0__F___S                                                     0
#define   HI0_CH11_RSLT_SD0__TPD___M                                      0x00000002
#define   HI0_CH11_RSLT_SD0__TPD___S                                                   0
#define   HI0_CH11_RSLT_SD0__RESERVED_BIT0___M                            0x00000001
#define   HI0_CH11_RSLT_SD0__RESERVED_BIT0___S                                         0
#define HI0_CH12_RSLT_SD0                                              (0xA9400070)
#define   HI0_CH12_RSLT_SD0__V___M                                        0x80000000
#define   HI0_CH12_RSLT_SD0__V___S                                                     0
#define   HI0_CH12_RSLT_SD0__ERR___M                                      0x00000008
#define   HI0_CH12_RSLT_SD0__ERR___S                                                   0
#define   HI0_CH12_RSLT_SD0__F___M                                        0x00000004
#define   HI0_CH12_RSLT_SD0__F___S                                                     0
#define   HI0_CH12_RSLT_SD0__TPD___M                                      0x00000002
#define   HI0_CH12_RSLT_SD0__TPD___S                                                   0
#define   HI0_CH12_RSLT_SD0__RESERVED_BIT0___M                            0x00000001
#define   HI0_CH12_RSLT_SD0__RESERVED_BIT0___S                                         0
#define HI0_CH13_RSLT_SD0                                              (0xA9400074)
#define   HI0_CH13_RSLT_SD0__V___M                                        0x80000000
#define   HI0_CH13_RSLT_SD0__V___S                                                     0
#define   HI0_CH13_RSLT_SD0__ERR___M                                      0x00000008
#define   HI0_CH13_RSLT_SD0__ERR___S                                                   0
#define   HI0_CH13_RSLT_SD0__F___M                                        0x00000004
#define   HI0_CH13_RSLT_SD0__F___S                                                     0
#define   HI0_CH13_RSLT_SD0__TPD___M                                      0x00000002
#define   HI0_CH13_RSLT_SD0__TPD___S                                                   0
#define   HI0_CH13_RSLT_SD0__RESERVED_BIT0___M                            0x00000001
#define   HI0_CH13_RSLT_SD0__RESERVED_BIT0___S                                         0
#define HI0_CH14_RSLT_SD0                                              (0xA9400078)
#define   HI0_CH14_RSLT_SD0__V___M                                        0x80000000
#define   HI0_CH14_RSLT_SD0__V___S                                                     0
#define   HI0_CH14_RSLT_SD0__ERR___M                                      0x00000008
#define   HI0_CH14_RSLT_SD0__ERR___S                                                   0
#define   HI0_CH14_RSLT_SD0__F___M                                        0x00000004
#define   HI0_CH14_RSLT_SD0__F___S                                                     0
#define   HI0_CH14_RSLT_SD0__TPD___M                                      0x00000002
#define   HI0_CH14_RSLT_SD0__TPD___S                                                   0
#define   HI0_CH14_RSLT_SD0__RESERVED_BIT0___M                            0x00000001
#define   HI0_CH14_RSLT_SD0__RESERVED_BIT0___S                                         0
#define HI0_CH15_RSLT_SD0                                              (0xA940007C)
#define   HI0_CH15_RSLT_SD0__V___M                                        0x80000000
#define   HI0_CH15_RSLT_SD0__V___S                                                     0
#define   HI0_CH15_RSLT_SD0__ERR___M                                      0x00000008
#define   HI0_CH15_RSLT_SD0__ERR___S                                                   0
#define   HI0_CH15_RSLT_SD0__F___M                                        0x00000004
#define   HI0_CH15_RSLT_SD0__F___S                                                     0
#define   HI0_CH15_RSLT_SD0__TPD___M                                      0x00000002
#define   HI0_CH15_RSLT_SD0__TPD___S                                                   0
#define   HI0_CH15_RSLT_SD0__RESERVED_BIT0___M                            0x00000001
#define   HI0_CH15_RSLT_SD0__RESERVED_BIT0___S                                         0
#define HI0_CHn_FLUSH_STATE0_SD0(n)                                    (0xA94000804*n)
#define   HI0_CHn_FLUSH_STATE0_SD0_nMIN                   0
#define   HI0_CHn_FLUSH_STATE0_SD0_nMAX                     15
#define   HI0_CHn_FLUSH_STATE0_SD0_ELEM                   16
#define   HI0_CHn_FLUSH_STATE0_SD0__FLUSH_TYPE___M                        0x80000000
#define   HI0_CHn_FLUSH_STATE0_SD0__FLUSH_TYPE___S                                    31
#define   HI0_CHn_FLUSH_STATE0_SD0__FLUSH_TYPE__FLUSH_SHOULD_DISCARD_ANY_DATA_ALR    0x0
#define   HI0_CHn_FLUSH_STATE0_SD0__FLUSH_TYPE__FLUSH_SHOULD_WRITE_ALL_INB_DATA_R    0x1
#define   HI0_CHn_FLUSH_STATE0_SD0__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CHn_FLUSH_STATE0_SD0__RESERVED_BITS30_21___S                            21
#define   HI0_CHn_FLUSH_STATE0_SD0__CMD_ERR___M                           0x00100000
#define   HI0_CHn_FLUSH_STATE0_SD0__CMD_ERR___S                                       20
#define   HI0_CHn_FLUSH_STATE0_SD0__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CHn_FLUSH_STATE0_SD0__LAST_CPLE_MPU___S                                 19
#define   HI0_CHn_FLUSH_STATE0_SD0__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CHn_FLUSH_STATE0_SD0__NO_OTB_INSTR___S                                  18
#define   HI0_CHn_FLUSH_STATE0_SD0__NO_INB_INSTR___M                      0x00020000
#define   HI0_CHn_FLUSH_STATE0_SD0__NO_INB_INSTR___S                                  17
#define   HI0_CHn_FLUSH_STATE0_SD0__NO_DATA_XFER___M                      0x00010000
#define   HI0_CHn_FLUSH_STATE0_SD0__NO_DATA_XFER___S                                  16
#define   HI0_CHn_FLUSH_STATE0_SD0__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CHn_FLUSH_STATE0_SD0__DPH_CMD_TYPE___S                                  14
#define   HI0_CHn_FLUSH_STATE0_SD0__DPH_CMD_TYPE__SINGLE                             0x0
#define   HI0_CHn_FLUSH_STATE0_SD0__DPH_CMD_TYPE__SCATTER_GATHER                     0x1
#define   HI0_CHn_FLUSH_STATE0_SD0__DPH_CMD_TYPE__RESERVED_PROGRAMMING               0x2
#define   HI0_CHn_FLUSH_STATE0_SD0__DPH_CMD_TYPE__BOX                                0x3
#define   HI0_CHn_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CHn_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___S                                13
#define   HI0_CHn_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CHn_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___S                              12
#define   HI0_CHn_FLUSH_STATE0_SD0__LEN_ERROR___M                         0x00000800
#define   HI0_CHn_FLUSH_STATE0_SD0__LEN_ERROR___S                                     11
#define   HI0_CHn_FLUSH_STATE0_SD0__MPU_ERROR___M                         0x00000400
#define   HI0_CHn_FLUSH_STATE0_SD0__MPU_ERROR___S                                     10
#define   HI0_CHn_FLUSH_STATE0_SD0__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CHn_FLUSH_STATE0_SD0__DPH_BUS_ERROR___S                                  9
#define   HI0_CHn_FLUSH_STATE0_SD0__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CHn_FLUSH_STATE0_SD0__CPH_BUS_ERROR___S                                  8
#define   HI0_CHn_FLUSH_STATE0_SD0__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CHn_FLUSH_STATE0_SD0__RESERVED_BITS7_3___S                               3
#define   HI0_CHn_FLUSH_STATE0_SD0__CH_STATE___M                          0x00000006
#define   HI0_CHn_FLUSH_STATE0_SD0__CH_STATE___S                                       1
#define   HI0_CHn_FLUSH_STATE0_SD0__CH_STATE__IDLE                                   0x0
#define   HI0_CHn_FLUSH_STATE0_SD0__CH_STATE__PROCESS                                0x1
#define   HI0_CHn_FLUSH_STATE0_SD0__CH_STATE__FLUSH_WAIT                             0x3
#define   HI0_CHn_FLUSH_STATE0_SD0__V___M                                 0x00000001
#define   HI0_CHn_FLUSH_STATE0_SD0__V___S                                              0
#define   HI0_CHn_FLUSH_STATE0_SD0___M                                    0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE0_SD0___S                                                 0
#define HI0_CH0_FLUSH_STATE0_SD0                                       (0xA9400080)
#define   HI0_CH0_FLUSH_STATE0_SD0__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH0_FLUSH_STATE0_SD0__FLUSH_TYPE___S                                     0
#define   HI0_CH0_FLUSH_STATE0_SD0__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH0_FLUSH_STATE0_SD0__RESERVED_BITS30_21___S                             0
#define   HI0_CH0_FLUSH_STATE0_SD0__CMD_ERR___M                           0x00100000
#define   HI0_CH0_FLUSH_STATE0_SD0__CMD_ERR___S                                        0
#define   HI0_CH0_FLUSH_STATE0_SD0__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH0_FLUSH_STATE0_SD0__LAST_CPLE_MPU___S                                  0
#define   HI0_CH0_FLUSH_STATE0_SD0__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH0_FLUSH_STATE0_SD0__NO_OTB_INSTR___S                                   0
#define   HI0_CH0_FLUSH_STATE0_SD0__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH0_FLUSH_STATE0_SD0__NO_INB_INSTR___S                                   0
#define   HI0_CH0_FLUSH_STATE0_SD0__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH0_FLUSH_STATE0_SD0__NO_DATA_XFER___S                                   0
#define   HI0_CH0_FLUSH_STATE0_SD0__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH0_FLUSH_STATE0_SD0__DPH_CMD_TYPE___S                                   0
#define   HI0_CH0_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH0_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH0_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH0_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH0_FLUSH_STATE0_SD0__LEN_ERROR___M                         0x00000800
#define   HI0_CH0_FLUSH_STATE0_SD0__LEN_ERROR___S                                      0
#define   HI0_CH0_FLUSH_STATE0_SD0__MPU_ERROR___M                         0x00000400
#define   HI0_CH0_FLUSH_STATE0_SD0__MPU_ERROR___S                                      0
#define   HI0_CH0_FLUSH_STATE0_SD0__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH0_FLUSH_STATE0_SD0__DPH_BUS_ERROR___S                                  0
#define   HI0_CH0_FLUSH_STATE0_SD0__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH0_FLUSH_STATE0_SD0__CPH_BUS_ERROR___S                                  0
#define   HI0_CH0_FLUSH_STATE0_SD0__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH0_FLUSH_STATE0_SD0__RESERVED_BITS7_3___S                               0
#define   HI0_CH0_FLUSH_STATE0_SD0__CH_STATE___M                          0x00000006
#define   HI0_CH0_FLUSH_STATE0_SD0__CH_STATE___S                                       0
#define   HI0_CH0_FLUSH_STATE0_SD0__V___M                                 0x00000001
#define   HI0_CH0_FLUSH_STATE0_SD0__V___S                                              0
#define HI0_CH1_FLUSH_STATE0_SD0                                       (0xA9400084)
#define   HI0_CH1_FLUSH_STATE0_SD0__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH1_FLUSH_STATE0_SD0__FLUSH_TYPE___S                                     0
#define   HI0_CH1_FLUSH_STATE0_SD0__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH1_FLUSH_STATE0_SD0__RESERVED_BITS30_21___S                             0
#define   HI0_CH1_FLUSH_STATE0_SD0__CMD_ERR___M                           0x00100000
#define   HI0_CH1_FLUSH_STATE0_SD0__CMD_ERR___S                                        0
#define   HI0_CH1_FLUSH_STATE0_SD0__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH1_FLUSH_STATE0_SD0__LAST_CPLE_MPU___S                                  0
#define   HI0_CH1_FLUSH_STATE0_SD0__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH1_FLUSH_STATE0_SD0__NO_OTB_INSTR___S                                   0
#define   HI0_CH1_FLUSH_STATE0_SD0__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH1_FLUSH_STATE0_SD0__NO_INB_INSTR___S                                   0
#define   HI0_CH1_FLUSH_STATE0_SD0__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH1_FLUSH_STATE0_SD0__NO_DATA_XFER___S                                   0
#define   HI0_CH1_FLUSH_STATE0_SD0__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH1_FLUSH_STATE0_SD0__DPH_CMD_TYPE___S                                   0
#define   HI0_CH1_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH1_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH1_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH1_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH1_FLUSH_STATE0_SD0__LEN_ERROR___M                         0x00000800
#define   HI0_CH1_FLUSH_STATE0_SD0__LEN_ERROR___S                                      0
#define   HI0_CH1_FLUSH_STATE0_SD0__MPU_ERROR___M                         0x00000400
#define   HI0_CH1_FLUSH_STATE0_SD0__MPU_ERROR___S                                      0
#define   HI0_CH1_FLUSH_STATE0_SD0__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH1_FLUSH_STATE0_SD0__DPH_BUS_ERROR___S                                  0
#define   HI0_CH1_FLUSH_STATE0_SD0__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH1_FLUSH_STATE0_SD0__CPH_BUS_ERROR___S                                  0
#define   HI0_CH1_FLUSH_STATE0_SD0__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH1_FLUSH_STATE0_SD0__RESERVED_BITS7_3___S                               0
#define   HI0_CH1_FLUSH_STATE0_SD0__CH_STATE___M                          0x00000006
#define   HI0_CH1_FLUSH_STATE0_SD0__CH_STATE___S                                       0
#define   HI0_CH1_FLUSH_STATE0_SD0__V___M                                 0x00000001
#define   HI0_CH1_FLUSH_STATE0_SD0__V___S                                              0
#define HI0_CH2_FLUSH_STATE0_SD0                                       (0xA9400088)
#define   HI0_CH2_FLUSH_STATE0_SD0__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH2_FLUSH_STATE0_SD0__FLUSH_TYPE___S                                     0
#define   HI0_CH2_FLUSH_STATE0_SD0__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH2_FLUSH_STATE0_SD0__RESERVED_BITS30_21___S                             0
#define   HI0_CH2_FLUSH_STATE0_SD0__CMD_ERR___M                           0x00100000
#define   HI0_CH2_FLUSH_STATE0_SD0__CMD_ERR___S                                        0
#define   HI0_CH2_FLUSH_STATE0_SD0__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH2_FLUSH_STATE0_SD0__LAST_CPLE_MPU___S                                  0
#define   HI0_CH2_FLUSH_STATE0_SD0__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH2_FLUSH_STATE0_SD0__NO_OTB_INSTR___S                                   0
#define   HI0_CH2_FLUSH_STATE0_SD0__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH2_FLUSH_STATE0_SD0__NO_INB_INSTR___S                                   0
#define   HI0_CH2_FLUSH_STATE0_SD0__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH2_FLUSH_STATE0_SD0__NO_DATA_XFER___S                                   0
#define   HI0_CH2_FLUSH_STATE0_SD0__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH2_FLUSH_STATE0_SD0__DPH_CMD_TYPE___S                                   0
#define   HI0_CH2_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH2_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH2_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH2_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH2_FLUSH_STATE0_SD0__LEN_ERROR___M                         0x00000800
#define   HI0_CH2_FLUSH_STATE0_SD0__LEN_ERROR___S                                      0
#define   HI0_CH2_FLUSH_STATE0_SD0__MPU_ERROR___M                         0x00000400
#define   HI0_CH2_FLUSH_STATE0_SD0__MPU_ERROR___S                                      0
#define   HI0_CH2_FLUSH_STATE0_SD0__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH2_FLUSH_STATE0_SD0__DPH_BUS_ERROR___S                                  0
#define   HI0_CH2_FLUSH_STATE0_SD0__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH2_FLUSH_STATE0_SD0__CPH_BUS_ERROR___S                                  0
#define   HI0_CH2_FLUSH_STATE0_SD0__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH2_FLUSH_STATE0_SD0__RESERVED_BITS7_3___S                               0
#define   HI0_CH2_FLUSH_STATE0_SD0__CH_STATE___M                          0x00000006
#define   HI0_CH2_FLUSH_STATE0_SD0__CH_STATE___S                                       0
#define   HI0_CH2_FLUSH_STATE0_SD0__V___M                                 0x00000001
#define   HI0_CH2_FLUSH_STATE0_SD0__V___S                                              0
#define HI0_CH3_FLUSH_STATE0_SD0                                       (0xA940008C)
#define   HI0_CH3_FLUSH_STATE0_SD0__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH3_FLUSH_STATE0_SD0__FLUSH_TYPE___S                                     0
#define   HI0_CH3_FLUSH_STATE0_SD0__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH3_FLUSH_STATE0_SD0__RESERVED_BITS30_21___S                             0
#define   HI0_CH3_FLUSH_STATE0_SD0__CMD_ERR___M                           0x00100000
#define   HI0_CH3_FLUSH_STATE0_SD0__CMD_ERR___S                                        0
#define   HI0_CH3_FLUSH_STATE0_SD0__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH3_FLUSH_STATE0_SD0__LAST_CPLE_MPU___S                                  0
#define   HI0_CH3_FLUSH_STATE0_SD0__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH3_FLUSH_STATE0_SD0__NO_OTB_INSTR___S                                   0
#define   HI0_CH3_FLUSH_STATE0_SD0__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH3_FLUSH_STATE0_SD0__NO_INB_INSTR___S                                   0
#define   HI0_CH3_FLUSH_STATE0_SD0__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH3_FLUSH_STATE0_SD0__NO_DATA_XFER___S                                   0
#define   HI0_CH3_FLUSH_STATE0_SD0__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH3_FLUSH_STATE0_SD0__DPH_CMD_TYPE___S                                   0
#define   HI0_CH3_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH3_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH3_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH3_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH3_FLUSH_STATE0_SD0__LEN_ERROR___M                         0x00000800
#define   HI0_CH3_FLUSH_STATE0_SD0__LEN_ERROR___S                                      0
#define   HI0_CH3_FLUSH_STATE0_SD0__MPU_ERROR___M                         0x00000400
#define   HI0_CH3_FLUSH_STATE0_SD0__MPU_ERROR___S                                      0
#define   HI0_CH3_FLUSH_STATE0_SD0__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH3_FLUSH_STATE0_SD0__DPH_BUS_ERROR___S                                  0
#define   HI0_CH3_FLUSH_STATE0_SD0__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH3_FLUSH_STATE0_SD0__CPH_BUS_ERROR___S                                  0
#define   HI0_CH3_FLUSH_STATE0_SD0__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH3_FLUSH_STATE0_SD0__RESERVED_BITS7_3___S                               0
#define   HI0_CH3_FLUSH_STATE0_SD0__CH_STATE___M                          0x00000006
#define   HI0_CH3_FLUSH_STATE0_SD0__CH_STATE___S                                       0
#define   HI0_CH3_FLUSH_STATE0_SD0__V___M                                 0x00000001
#define   HI0_CH3_FLUSH_STATE0_SD0__V___S                                              0
#define HI0_CH4_FLUSH_STATE0_SD0                                       (0xA9400090)
#define   HI0_CH4_FLUSH_STATE0_SD0__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH4_FLUSH_STATE0_SD0__FLUSH_TYPE___S                                     0
#define   HI0_CH4_FLUSH_STATE0_SD0__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH4_FLUSH_STATE0_SD0__RESERVED_BITS30_21___S                             0
#define   HI0_CH4_FLUSH_STATE0_SD0__CMD_ERR___M                           0x00100000
#define   HI0_CH4_FLUSH_STATE0_SD0__CMD_ERR___S                                        0
#define   HI0_CH4_FLUSH_STATE0_SD0__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH4_FLUSH_STATE0_SD0__LAST_CPLE_MPU___S                                  0
#define   HI0_CH4_FLUSH_STATE0_SD0__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH4_FLUSH_STATE0_SD0__NO_OTB_INSTR___S                                   0
#define   HI0_CH4_FLUSH_STATE0_SD0__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH4_FLUSH_STATE0_SD0__NO_INB_INSTR___S                                   0
#define   HI0_CH4_FLUSH_STATE0_SD0__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH4_FLUSH_STATE0_SD0__NO_DATA_XFER___S                                   0
#define   HI0_CH4_FLUSH_STATE0_SD0__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH4_FLUSH_STATE0_SD0__DPH_CMD_TYPE___S                                   0
#define   HI0_CH4_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH4_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH4_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH4_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH4_FLUSH_STATE0_SD0__LEN_ERROR___M                         0x00000800
#define   HI0_CH4_FLUSH_STATE0_SD0__LEN_ERROR___S                                      0
#define   HI0_CH4_FLUSH_STATE0_SD0__MPU_ERROR___M                         0x00000400
#define   HI0_CH4_FLUSH_STATE0_SD0__MPU_ERROR___S                                      0
#define   HI0_CH4_FLUSH_STATE0_SD0__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH4_FLUSH_STATE0_SD0__DPH_BUS_ERROR___S                                  0
#define   HI0_CH4_FLUSH_STATE0_SD0__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH4_FLUSH_STATE0_SD0__CPH_BUS_ERROR___S                                  0
#define   HI0_CH4_FLUSH_STATE0_SD0__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH4_FLUSH_STATE0_SD0__RESERVED_BITS7_3___S                               0
#define   HI0_CH4_FLUSH_STATE0_SD0__CH_STATE___M                          0x00000006
#define   HI0_CH4_FLUSH_STATE0_SD0__CH_STATE___S                                       0
#define   HI0_CH4_FLUSH_STATE0_SD0__V___M                                 0x00000001
#define   HI0_CH4_FLUSH_STATE0_SD0__V___S                                              0
#define HI0_CH5_FLUSH_STATE0_SD0                                       (0xA9400094)
#define   HI0_CH5_FLUSH_STATE0_SD0__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH5_FLUSH_STATE0_SD0__FLUSH_TYPE___S                                     0
#define   HI0_CH5_FLUSH_STATE0_SD0__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH5_FLUSH_STATE0_SD0__RESERVED_BITS30_21___S                             0
#define   HI0_CH5_FLUSH_STATE0_SD0__CMD_ERR___M                           0x00100000
#define   HI0_CH5_FLUSH_STATE0_SD0__CMD_ERR___S                                        0
#define   HI0_CH5_FLUSH_STATE0_SD0__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH5_FLUSH_STATE0_SD0__LAST_CPLE_MPU___S                                  0
#define   HI0_CH5_FLUSH_STATE0_SD0__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH5_FLUSH_STATE0_SD0__NO_OTB_INSTR___S                                   0
#define   HI0_CH5_FLUSH_STATE0_SD0__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH5_FLUSH_STATE0_SD0__NO_INB_INSTR___S                                   0
#define   HI0_CH5_FLUSH_STATE0_SD0__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH5_FLUSH_STATE0_SD0__NO_DATA_XFER___S                                   0
#define   HI0_CH5_FLUSH_STATE0_SD0__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH5_FLUSH_STATE0_SD0__DPH_CMD_TYPE___S                                   0
#define   HI0_CH5_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH5_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH5_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH5_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH5_FLUSH_STATE0_SD0__LEN_ERROR___M                         0x00000800
#define   HI0_CH5_FLUSH_STATE0_SD0__LEN_ERROR___S                                      0
#define   HI0_CH5_FLUSH_STATE0_SD0__MPU_ERROR___M                         0x00000400
#define   HI0_CH5_FLUSH_STATE0_SD0__MPU_ERROR___S                                      0
#define   HI0_CH5_FLUSH_STATE0_SD0__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH5_FLUSH_STATE0_SD0__DPH_BUS_ERROR___S                                  0
#define   HI0_CH5_FLUSH_STATE0_SD0__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH5_FLUSH_STATE0_SD0__CPH_BUS_ERROR___S                                  0
#define   HI0_CH5_FLUSH_STATE0_SD0__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH5_FLUSH_STATE0_SD0__RESERVED_BITS7_3___S                               0
#define   HI0_CH5_FLUSH_STATE0_SD0__CH_STATE___M                          0x00000006
#define   HI0_CH5_FLUSH_STATE0_SD0__CH_STATE___S                                       0
#define   HI0_CH5_FLUSH_STATE0_SD0__V___M                                 0x00000001
#define   HI0_CH5_FLUSH_STATE0_SD0__V___S                                              0
#define HI0_CH6_FLUSH_STATE0_SD0                                       (0xA9400098)
#define   HI0_CH6_FLUSH_STATE0_SD0__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH6_FLUSH_STATE0_SD0__FLUSH_TYPE___S                                     0
#define   HI0_CH6_FLUSH_STATE0_SD0__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH6_FLUSH_STATE0_SD0__RESERVED_BITS30_21___S                             0
#define   HI0_CH6_FLUSH_STATE0_SD0__CMD_ERR___M                           0x00100000
#define   HI0_CH6_FLUSH_STATE0_SD0__CMD_ERR___S                                        0
#define   HI0_CH6_FLUSH_STATE0_SD0__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH6_FLUSH_STATE0_SD0__LAST_CPLE_MPU___S                                  0
#define   HI0_CH6_FLUSH_STATE0_SD0__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH6_FLUSH_STATE0_SD0__NO_OTB_INSTR___S                                   0
#define   HI0_CH6_FLUSH_STATE0_SD0__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH6_FLUSH_STATE0_SD0__NO_INB_INSTR___S                                   0
#define   HI0_CH6_FLUSH_STATE0_SD0__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH6_FLUSH_STATE0_SD0__NO_DATA_XFER___S                                   0
#define   HI0_CH6_FLUSH_STATE0_SD0__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH6_FLUSH_STATE0_SD0__DPH_CMD_TYPE___S                                   0
#define   HI0_CH6_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH6_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH6_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH6_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH6_FLUSH_STATE0_SD0__LEN_ERROR___M                         0x00000800
#define   HI0_CH6_FLUSH_STATE0_SD0__LEN_ERROR___S                                      0
#define   HI0_CH6_FLUSH_STATE0_SD0__MPU_ERROR___M                         0x00000400
#define   HI0_CH6_FLUSH_STATE0_SD0__MPU_ERROR___S                                      0
#define   HI0_CH6_FLUSH_STATE0_SD0__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH6_FLUSH_STATE0_SD0__DPH_BUS_ERROR___S                                  0
#define   HI0_CH6_FLUSH_STATE0_SD0__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH6_FLUSH_STATE0_SD0__CPH_BUS_ERROR___S                                  0
#define   HI0_CH6_FLUSH_STATE0_SD0__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH6_FLUSH_STATE0_SD0__RESERVED_BITS7_3___S                               0
#define   HI0_CH6_FLUSH_STATE0_SD0__CH_STATE___M                          0x00000006
#define   HI0_CH6_FLUSH_STATE0_SD0__CH_STATE___S                                       0
#define   HI0_CH6_FLUSH_STATE0_SD0__V___M                                 0x00000001
#define   HI0_CH6_FLUSH_STATE0_SD0__V___S                                              0
#define HI0_CH7_FLUSH_STATE0_SD0                                       (0xA940009C)
#define   HI0_CH7_FLUSH_STATE0_SD0__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH7_FLUSH_STATE0_SD0__FLUSH_TYPE___S                                     0
#define   HI0_CH7_FLUSH_STATE0_SD0__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH7_FLUSH_STATE0_SD0__RESERVED_BITS30_21___S                             0
#define   HI0_CH7_FLUSH_STATE0_SD0__CMD_ERR___M                           0x00100000
#define   HI0_CH7_FLUSH_STATE0_SD0__CMD_ERR___S                                        0
#define   HI0_CH7_FLUSH_STATE0_SD0__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH7_FLUSH_STATE0_SD0__LAST_CPLE_MPU___S                                  0
#define   HI0_CH7_FLUSH_STATE0_SD0__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH7_FLUSH_STATE0_SD0__NO_OTB_INSTR___S                                   0
#define   HI0_CH7_FLUSH_STATE0_SD0__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH7_FLUSH_STATE0_SD0__NO_INB_INSTR___S                                   0
#define   HI0_CH7_FLUSH_STATE0_SD0__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH7_FLUSH_STATE0_SD0__NO_DATA_XFER___S                                   0
#define   HI0_CH7_FLUSH_STATE0_SD0__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH7_FLUSH_STATE0_SD0__DPH_CMD_TYPE___S                                   0
#define   HI0_CH7_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH7_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH7_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH7_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH7_FLUSH_STATE0_SD0__LEN_ERROR___M                         0x00000800
#define   HI0_CH7_FLUSH_STATE0_SD0__LEN_ERROR___S                                      0
#define   HI0_CH7_FLUSH_STATE0_SD0__MPU_ERROR___M                         0x00000400
#define   HI0_CH7_FLUSH_STATE0_SD0__MPU_ERROR___S                                      0
#define   HI0_CH7_FLUSH_STATE0_SD0__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH7_FLUSH_STATE0_SD0__DPH_BUS_ERROR___S                                  0
#define   HI0_CH7_FLUSH_STATE0_SD0__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH7_FLUSH_STATE0_SD0__CPH_BUS_ERROR___S                                  0
#define   HI0_CH7_FLUSH_STATE0_SD0__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH7_FLUSH_STATE0_SD0__RESERVED_BITS7_3___S                               0
#define   HI0_CH7_FLUSH_STATE0_SD0__CH_STATE___M                          0x00000006
#define   HI0_CH7_FLUSH_STATE0_SD0__CH_STATE___S                                       0
#define   HI0_CH7_FLUSH_STATE0_SD0__V___M                                 0x00000001
#define   HI0_CH7_FLUSH_STATE0_SD0__V___S                                              0
#define HI0_CH8_FLUSH_STATE0_SD0                                       (0xA94000A0)
#define   HI0_CH8_FLUSH_STATE0_SD0__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH8_FLUSH_STATE0_SD0__FLUSH_TYPE___S                                     0
#define   HI0_CH8_FLUSH_STATE0_SD0__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH8_FLUSH_STATE0_SD0__RESERVED_BITS30_21___S                             0
#define   HI0_CH8_FLUSH_STATE0_SD0__CMD_ERR___M                           0x00100000
#define   HI0_CH8_FLUSH_STATE0_SD0__CMD_ERR___S                                        0
#define   HI0_CH8_FLUSH_STATE0_SD0__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH8_FLUSH_STATE0_SD0__LAST_CPLE_MPU___S                                  0
#define   HI0_CH8_FLUSH_STATE0_SD0__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH8_FLUSH_STATE0_SD0__NO_OTB_INSTR___S                                   0
#define   HI0_CH8_FLUSH_STATE0_SD0__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH8_FLUSH_STATE0_SD0__NO_INB_INSTR___S                                   0
#define   HI0_CH8_FLUSH_STATE0_SD0__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH8_FLUSH_STATE0_SD0__NO_DATA_XFER___S                                   0
#define   HI0_CH8_FLUSH_STATE0_SD0__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH8_FLUSH_STATE0_SD0__DPH_CMD_TYPE___S                                   0
#define   HI0_CH8_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH8_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH8_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH8_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH8_FLUSH_STATE0_SD0__LEN_ERROR___M                         0x00000800
#define   HI0_CH8_FLUSH_STATE0_SD0__LEN_ERROR___S                                      0
#define   HI0_CH8_FLUSH_STATE0_SD0__MPU_ERROR___M                         0x00000400
#define   HI0_CH8_FLUSH_STATE0_SD0__MPU_ERROR___S                                      0
#define   HI0_CH8_FLUSH_STATE0_SD0__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH8_FLUSH_STATE0_SD0__DPH_BUS_ERROR___S                                  0
#define   HI0_CH8_FLUSH_STATE0_SD0__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH8_FLUSH_STATE0_SD0__CPH_BUS_ERROR___S                                  0
#define   HI0_CH8_FLUSH_STATE0_SD0__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH8_FLUSH_STATE0_SD0__RESERVED_BITS7_3___S                               0
#define   HI0_CH8_FLUSH_STATE0_SD0__CH_STATE___M                          0x00000006
#define   HI0_CH8_FLUSH_STATE0_SD0__CH_STATE___S                                       0
#define   HI0_CH8_FLUSH_STATE0_SD0__V___M                                 0x00000001
#define   HI0_CH8_FLUSH_STATE0_SD0__V___S                                              0
#define HI0_CH9_FLUSH_STATE0_SD0                                       (0xA94000A4)
#define   HI0_CH9_FLUSH_STATE0_SD0__FLUSH_TYPE___M                        0x80000000
#define   HI0_CH9_FLUSH_STATE0_SD0__FLUSH_TYPE___S                                     0
#define   HI0_CH9_FLUSH_STATE0_SD0__RESERVED_BITS30_21___M                0x7FE00000
#define   HI0_CH9_FLUSH_STATE0_SD0__RESERVED_BITS30_21___S                             0
#define   HI0_CH9_FLUSH_STATE0_SD0__CMD_ERR___M                           0x00100000
#define   HI0_CH9_FLUSH_STATE0_SD0__CMD_ERR___S                                        0
#define   HI0_CH9_FLUSH_STATE0_SD0__LAST_CPLE_MPU___M                     0x00080000
#define   HI0_CH9_FLUSH_STATE0_SD0__LAST_CPLE_MPU___S                                  0
#define   HI0_CH9_FLUSH_STATE0_SD0__NO_OTB_INSTR___M                      0x00040000
#define   HI0_CH9_FLUSH_STATE0_SD0__NO_OTB_INSTR___S                                   0
#define   HI0_CH9_FLUSH_STATE0_SD0__NO_INB_INSTR___M                      0x00020000
#define   HI0_CH9_FLUSH_STATE0_SD0__NO_INB_INSTR___S                                   0
#define   HI0_CH9_FLUSH_STATE0_SD0__NO_DATA_XFER___M                      0x00010000
#define   HI0_CH9_FLUSH_STATE0_SD0__NO_DATA_XFER___S                                   0
#define   HI0_CH9_FLUSH_STATE0_SD0__DPH_CMD_TYPE___M                      0x0000C000
#define   HI0_CH9_FLUSH_STATE0_SD0__DPH_CMD_TYPE___S                                   0
#define   HI0_CH9_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___M                    0x00002000
#define   HI0_CH9_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___S                                 0
#define   HI0_CH9_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___M                  0x00001000
#define   HI0_CH9_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___S                               0
#define   HI0_CH9_FLUSH_STATE0_SD0__LEN_ERROR___M                         0x00000800
#define   HI0_CH9_FLUSH_STATE0_SD0__LEN_ERROR___S                                      0
#define   HI0_CH9_FLUSH_STATE0_SD0__MPU_ERROR___M                         0x00000400
#define   HI0_CH9_FLUSH_STATE0_SD0__MPU_ERROR___S                                      0
#define   HI0_CH9_FLUSH_STATE0_SD0__DPH_BUS_ERROR___M                     0x00000200
#define   HI0_CH9_FLUSH_STATE0_SD0__DPH_BUS_ERROR___S                                  0
#define   HI0_CH9_FLUSH_STATE0_SD0__CPH_BUS_ERROR___M                     0x00000100
#define   HI0_CH9_FLUSH_STATE0_SD0__CPH_BUS_ERROR___S                                  0
#define   HI0_CH9_FLUSH_STATE0_SD0__RESERVED_BITS7_3___M                  0x000000F8
#define   HI0_CH9_FLUSH_STATE0_SD0__RESERVED_BITS7_3___S                               0
#define   HI0_CH9_FLUSH_STATE0_SD0__CH_STATE___M                          0x00000006
#define   HI0_CH9_FLUSH_STATE0_SD0__CH_STATE___S                                       0
#define   HI0_CH9_FLUSH_STATE0_SD0__V___M                                 0x00000001
#define   HI0_CH9_FLUSH_STATE0_SD0__V___S                                              0
#define HI0_CH10_FLUSH_STATE0_SD0                                      (0xA94000A8)
#define   HI0_CH10_FLUSH_STATE0_SD0__FLUSH_TYPE___M                       0x80000000
#define   HI0_CH10_FLUSH_STATE0_SD0__FLUSH_TYPE___S                                    0
#define   HI0_CH10_FLUSH_STATE0_SD0__RESERVED_BITS30_21___M               0x7FE00000
#define   HI0_CH10_FLUSH_STATE0_SD0__RESERVED_BITS30_21___S                            0
#define   HI0_CH10_FLUSH_STATE0_SD0__CMD_ERR___M                          0x00100000
#define   HI0_CH10_FLUSH_STATE0_SD0__CMD_ERR___S                                       0
#define   HI0_CH10_FLUSH_STATE0_SD0__LAST_CPLE_MPU___M                    0x00080000
#define   HI0_CH10_FLUSH_STATE0_SD0__LAST_CPLE_MPU___S                                 0
#define   HI0_CH10_FLUSH_STATE0_SD0__NO_OTB_INSTR___M                     0x00040000
#define   HI0_CH10_FLUSH_STATE0_SD0__NO_OTB_INSTR___S                                  0
#define   HI0_CH10_FLUSH_STATE0_SD0__NO_INB_INSTR___M                     0x00020000
#define   HI0_CH10_FLUSH_STATE0_SD0__NO_INB_INSTR___S                                  0
#define   HI0_CH10_FLUSH_STATE0_SD0__NO_DATA_XFER___M                     0x00010000
#define   HI0_CH10_FLUSH_STATE0_SD0__NO_DATA_XFER___S                                  0
#define   HI0_CH10_FLUSH_STATE0_SD0__DPH_CMD_TYPE___M                     0x0000C000
#define   HI0_CH10_FLUSH_STATE0_SD0__DPH_CMD_TYPE___S                                  0
#define   HI0_CH10_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___M                   0x00002000
#define   HI0_CH10_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___S                                0
#define   HI0_CH10_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___M                 0x00001000
#define   HI0_CH10_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___S                              0
#define   HI0_CH10_FLUSH_STATE0_SD0__LEN_ERROR___M                        0x00000800
#define   HI0_CH10_FLUSH_STATE0_SD0__LEN_ERROR___S                                     0
#define   HI0_CH10_FLUSH_STATE0_SD0__MPU_ERROR___M                        0x00000400
#define   HI0_CH10_FLUSH_STATE0_SD0__MPU_ERROR___S                                     0
#define   HI0_CH10_FLUSH_STATE0_SD0__DPH_BUS_ERROR___M                    0x00000200
#define   HI0_CH10_FLUSH_STATE0_SD0__DPH_BUS_ERROR___S                                 0
#define   HI0_CH10_FLUSH_STATE0_SD0__CPH_BUS_ERROR___M                    0x00000100
#define   HI0_CH10_FLUSH_STATE0_SD0__CPH_BUS_ERROR___S                                 0
#define   HI0_CH10_FLUSH_STATE0_SD0__RESERVED_BITS7_3___M                 0x000000F8
#define   HI0_CH10_FLUSH_STATE0_SD0__RESERVED_BITS7_3___S                              0
#define   HI0_CH10_FLUSH_STATE0_SD0__CH_STATE___M                         0x00000006
#define   HI0_CH10_FLUSH_STATE0_SD0__CH_STATE___S                                      0
#define   HI0_CH10_FLUSH_STATE0_SD0__V___M                                0x00000001
#define   HI0_CH10_FLUSH_STATE0_SD0__V___S                                             0
#define HI0_CH11_FLUSH_STATE0_SD0                                      (0xA94000AC)
#define   HI0_CH11_FLUSH_STATE0_SD0__FLUSH_TYPE___M                       0x80000000
#define   HI0_CH11_FLUSH_STATE0_SD0__FLUSH_TYPE___S                                    0
#define   HI0_CH11_FLUSH_STATE0_SD0__RESERVED_BITS30_21___M               0x7FE00000
#define   HI0_CH11_FLUSH_STATE0_SD0__RESERVED_BITS30_21___S                            0
#define   HI0_CH11_FLUSH_STATE0_SD0__CMD_ERR___M                          0x00100000
#define   HI0_CH11_FLUSH_STATE0_SD0__CMD_ERR___S                                       0
#define   HI0_CH11_FLUSH_STATE0_SD0__LAST_CPLE_MPU___M                    0x00080000
#define   HI0_CH11_FLUSH_STATE0_SD0__LAST_CPLE_MPU___S                                 0
#define   HI0_CH11_FLUSH_STATE0_SD0__NO_OTB_INSTR___M                     0x00040000
#define   HI0_CH11_FLUSH_STATE0_SD0__NO_OTB_INSTR___S                                  0
#define   HI0_CH11_FLUSH_STATE0_SD0__NO_INB_INSTR___M                     0x00020000
#define   HI0_CH11_FLUSH_STATE0_SD0__NO_INB_INSTR___S                                  0
#define   HI0_CH11_FLUSH_STATE0_SD0__NO_DATA_XFER___M                     0x00010000
#define   HI0_CH11_FLUSH_STATE0_SD0__NO_DATA_XFER___S                                  0
#define   HI0_CH11_FLUSH_STATE0_SD0__DPH_CMD_TYPE___M                     0x0000C000
#define   HI0_CH11_FLUSH_STATE0_SD0__DPH_CMD_TYPE___S                                  0
#define   HI0_CH11_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___M                   0x00002000
#define   HI0_CH11_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___S                                0
#define   HI0_CH11_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___M                 0x00001000
#define   HI0_CH11_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___S                              0
#define   HI0_CH11_FLUSH_STATE0_SD0__LEN_ERROR___M                        0x00000800
#define   HI0_CH11_FLUSH_STATE0_SD0__LEN_ERROR___S                                     0
#define   HI0_CH11_FLUSH_STATE0_SD0__MPU_ERROR___M                        0x00000400
#define   HI0_CH11_FLUSH_STATE0_SD0__MPU_ERROR___S                                     0
#define   HI0_CH11_FLUSH_STATE0_SD0__DPH_BUS_ERROR___M                    0x00000200
#define   HI0_CH11_FLUSH_STATE0_SD0__DPH_BUS_ERROR___S                                 0
#define   HI0_CH11_FLUSH_STATE0_SD0__CPH_BUS_ERROR___M                    0x00000100
#define   HI0_CH11_FLUSH_STATE0_SD0__CPH_BUS_ERROR___S                                 0
#define   HI0_CH11_FLUSH_STATE0_SD0__RESERVED_BITS7_3___M                 0x000000F8
#define   HI0_CH11_FLUSH_STATE0_SD0__RESERVED_BITS7_3___S                              0
#define   HI0_CH11_FLUSH_STATE0_SD0__CH_STATE___M                         0x00000006
#define   HI0_CH11_FLUSH_STATE0_SD0__CH_STATE___S                                      0
#define   HI0_CH11_FLUSH_STATE0_SD0__V___M                                0x00000001
#define   HI0_CH11_FLUSH_STATE0_SD0__V___S                                             0
#define HI0_CH12_FLUSH_STATE0_SD0                                      (0xA94000B0)
#define   HI0_CH12_FLUSH_STATE0_SD0__FLUSH_TYPE___M                       0x80000000
#define   HI0_CH12_FLUSH_STATE0_SD0__FLUSH_TYPE___S                                    0
#define   HI0_CH12_FLUSH_STATE0_SD0__RESERVED_BITS30_21___M               0x7FE00000
#define   HI0_CH12_FLUSH_STATE0_SD0__RESERVED_BITS30_21___S                            0
#define   HI0_CH12_FLUSH_STATE0_SD0__CMD_ERR___M                          0x00100000
#define   HI0_CH12_FLUSH_STATE0_SD0__CMD_ERR___S                                       0
#define   HI0_CH12_FLUSH_STATE0_SD0__LAST_CPLE_MPU___M                    0x00080000
#define   HI0_CH12_FLUSH_STATE0_SD0__LAST_CPLE_MPU___S                                 0
#define   HI0_CH12_FLUSH_STATE0_SD0__NO_OTB_INSTR___M                     0x00040000
#define   HI0_CH12_FLUSH_STATE0_SD0__NO_OTB_INSTR___S                                  0
#define   HI0_CH12_FLUSH_STATE0_SD0__NO_INB_INSTR___M                     0x00020000
#define   HI0_CH12_FLUSH_STATE0_SD0__NO_INB_INSTR___S                                  0
#define   HI0_CH12_FLUSH_STATE0_SD0__NO_DATA_XFER___M                     0x00010000
#define   HI0_CH12_FLUSH_STATE0_SD0__NO_DATA_XFER___S                                  0
#define   HI0_CH12_FLUSH_STATE0_SD0__DPH_CMD_TYPE___M                     0x0000C000
#define   HI0_CH12_FLUSH_STATE0_SD0__DPH_CMD_TYPE___S                                  0
#define   HI0_CH12_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___M                   0x00002000
#define   HI0_CH12_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___S                                0
#define   HI0_CH12_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___M                 0x00001000
#define   HI0_CH12_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___S                              0
#define   HI0_CH12_FLUSH_STATE0_SD0__LEN_ERROR___M                        0x00000800
#define   HI0_CH12_FLUSH_STATE0_SD0__LEN_ERROR___S                                     0
#define   HI0_CH12_FLUSH_STATE0_SD0__MPU_ERROR___M                        0x00000400
#define   HI0_CH12_FLUSH_STATE0_SD0__MPU_ERROR___S                                     0
#define   HI0_CH12_FLUSH_STATE0_SD0__DPH_BUS_ERROR___M                    0x00000200
#define   HI0_CH12_FLUSH_STATE0_SD0__DPH_BUS_ERROR___S                                 0
#define   HI0_CH12_FLUSH_STATE0_SD0__CPH_BUS_ERROR___M                    0x00000100
#define   HI0_CH12_FLUSH_STATE0_SD0__CPH_BUS_ERROR___S                                 0
#define   HI0_CH12_FLUSH_STATE0_SD0__RESERVED_BITS7_3___M                 0x000000F8
#define   HI0_CH12_FLUSH_STATE0_SD0__RESERVED_BITS7_3___S                              0
#define   HI0_CH12_FLUSH_STATE0_SD0__CH_STATE___M                         0x00000006
#define   HI0_CH12_FLUSH_STATE0_SD0__CH_STATE___S                                      0
#define   HI0_CH12_FLUSH_STATE0_SD0__V___M                                0x00000001
#define   HI0_CH12_FLUSH_STATE0_SD0__V___S                                             0
#define HI0_CH13_FLUSH_STATE0_SD0                                      (0xA94000B4)
#define   HI0_CH13_FLUSH_STATE0_SD0__FLUSH_TYPE___M                       0x80000000
#define   HI0_CH13_FLUSH_STATE0_SD0__FLUSH_TYPE___S                                    0
#define   HI0_CH13_FLUSH_STATE0_SD0__RESERVED_BITS30_21___M               0x7FE00000
#define   HI0_CH13_FLUSH_STATE0_SD0__RESERVED_BITS30_21___S                            0
#define   HI0_CH13_FLUSH_STATE0_SD0__CMD_ERR___M                          0x00100000
#define   HI0_CH13_FLUSH_STATE0_SD0__CMD_ERR___S                                       0
#define   HI0_CH13_FLUSH_STATE0_SD0__LAST_CPLE_MPU___M                    0x00080000
#define   HI0_CH13_FLUSH_STATE0_SD0__LAST_CPLE_MPU___S                                 0
#define   HI0_CH13_FLUSH_STATE0_SD0__NO_OTB_INSTR___M                     0x00040000
#define   HI0_CH13_FLUSH_STATE0_SD0__NO_OTB_INSTR___S                                  0
#define   HI0_CH13_FLUSH_STATE0_SD0__NO_INB_INSTR___M                     0x00020000
#define   HI0_CH13_FLUSH_STATE0_SD0__NO_INB_INSTR___S                                  0
#define   HI0_CH13_FLUSH_STATE0_SD0__NO_DATA_XFER___M                     0x00010000
#define   HI0_CH13_FLUSH_STATE0_SD0__NO_DATA_XFER___S                                  0
#define   HI0_CH13_FLUSH_STATE0_SD0__DPH_CMD_TYPE___M                     0x0000C000
#define   HI0_CH13_FLUSH_STATE0_SD0__DPH_CMD_TYPE___S                                  0
#define   HI0_CH13_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___M                   0x00002000
#define   HI0_CH13_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___S                                0
#define   HI0_CH13_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___M                 0x00001000
#define   HI0_CH13_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___S                              0
#define   HI0_CH13_FLUSH_STATE0_SD0__LEN_ERROR___M                        0x00000800
#define   HI0_CH13_FLUSH_STATE0_SD0__LEN_ERROR___S                                     0
#define   HI0_CH13_FLUSH_STATE0_SD0__MPU_ERROR___M                        0x00000400
#define   HI0_CH13_FLUSH_STATE0_SD0__MPU_ERROR___S                                     0
#define   HI0_CH13_FLUSH_STATE0_SD0__DPH_BUS_ERROR___M                    0x00000200
#define   HI0_CH13_FLUSH_STATE0_SD0__DPH_BUS_ERROR___S                                 0
#define   HI0_CH13_FLUSH_STATE0_SD0__CPH_BUS_ERROR___M                    0x00000100
#define   HI0_CH13_FLUSH_STATE0_SD0__CPH_BUS_ERROR___S                                 0
#define   HI0_CH13_FLUSH_STATE0_SD0__RESERVED_BITS7_3___M                 0x000000F8
#define   HI0_CH13_FLUSH_STATE0_SD0__RESERVED_BITS7_3___S                              0
#define   HI0_CH13_FLUSH_STATE0_SD0__CH_STATE___M                         0x00000006
#define   HI0_CH13_FLUSH_STATE0_SD0__CH_STATE___S                                      0
#define   HI0_CH13_FLUSH_STATE0_SD0__V___M                                0x00000001
#define   HI0_CH13_FLUSH_STATE0_SD0__V___S                                             0
#define HI0_CH14_FLUSH_STATE0_SD0                                      (0xA94000B8)
#define   HI0_CH14_FLUSH_STATE0_SD0__FLUSH_TYPE___M                       0x80000000
#define   HI0_CH14_FLUSH_STATE0_SD0__FLUSH_TYPE___S                                    0
#define   HI0_CH14_FLUSH_STATE0_SD0__RESERVED_BITS30_21___M               0x7FE00000
#define   HI0_CH14_FLUSH_STATE0_SD0__RESERVED_BITS30_21___S                            0
#define   HI0_CH14_FLUSH_STATE0_SD0__CMD_ERR___M                          0x00100000
#define   HI0_CH14_FLUSH_STATE0_SD0__CMD_ERR___S                                       0
#define   HI0_CH14_FLUSH_STATE0_SD0__LAST_CPLE_MPU___M                    0x00080000
#define   HI0_CH14_FLUSH_STATE0_SD0__LAST_CPLE_MPU___S                                 0
#define   HI0_CH14_FLUSH_STATE0_SD0__NO_OTB_INSTR___M                     0x00040000
#define   HI0_CH14_FLUSH_STATE0_SD0__NO_OTB_INSTR___S                                  0
#define   HI0_CH14_FLUSH_STATE0_SD0__NO_INB_INSTR___M                     0x00020000
#define   HI0_CH14_FLUSH_STATE0_SD0__NO_INB_INSTR___S                                  0
#define   HI0_CH14_FLUSH_STATE0_SD0__NO_DATA_XFER___M                     0x00010000
#define   HI0_CH14_FLUSH_STATE0_SD0__NO_DATA_XFER___S                                  0
#define   HI0_CH14_FLUSH_STATE0_SD0__DPH_CMD_TYPE___M                     0x0000C000
#define   HI0_CH14_FLUSH_STATE0_SD0__DPH_CMD_TYPE___S                                  0
#define   HI0_CH14_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___M                   0x00002000
#define   HI0_CH14_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___S                                0
#define   HI0_CH14_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___M                 0x00001000
#define   HI0_CH14_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___S                              0
#define   HI0_CH14_FLUSH_STATE0_SD0__LEN_ERROR___M                        0x00000800
#define   HI0_CH14_FLUSH_STATE0_SD0__LEN_ERROR___S                                     0
#define   HI0_CH14_FLUSH_STATE0_SD0__MPU_ERROR___M                        0x00000400
#define   HI0_CH14_FLUSH_STATE0_SD0__MPU_ERROR___S                                     0
#define   HI0_CH14_FLUSH_STATE0_SD0__DPH_BUS_ERROR___M                    0x00000200
#define   HI0_CH14_FLUSH_STATE0_SD0__DPH_BUS_ERROR___S                                 0
#define   HI0_CH14_FLUSH_STATE0_SD0__CPH_BUS_ERROR___M                    0x00000100
#define   HI0_CH14_FLUSH_STATE0_SD0__CPH_BUS_ERROR___S                                 0
#define   HI0_CH14_FLUSH_STATE0_SD0__RESERVED_BITS7_3___M                 0x000000F8
#define   HI0_CH14_FLUSH_STATE0_SD0__RESERVED_BITS7_3___S                              0
#define   HI0_CH14_FLUSH_STATE0_SD0__CH_STATE___M                         0x00000006
#define   HI0_CH14_FLUSH_STATE0_SD0__CH_STATE___S                                      0
#define   HI0_CH14_FLUSH_STATE0_SD0__V___M                                0x00000001
#define   HI0_CH14_FLUSH_STATE0_SD0__V___S                                             0
#define HI0_CH15_FLUSH_STATE0_SD0                                      (0xA94000BC)
#define   HI0_CH15_FLUSH_STATE0_SD0__FLUSH_TYPE___M                       0x80000000
#define   HI0_CH15_FLUSH_STATE0_SD0__FLUSH_TYPE___S                                    0
#define   HI0_CH15_FLUSH_STATE0_SD0__RESERVED_BITS30_21___M               0x7FE00000
#define   HI0_CH15_FLUSH_STATE0_SD0__RESERVED_BITS30_21___S                            0
#define   HI0_CH15_FLUSH_STATE0_SD0__CMD_ERR___M                          0x00100000
#define   HI0_CH15_FLUSH_STATE0_SD0__CMD_ERR___S                                       0
#define   HI0_CH15_FLUSH_STATE0_SD0__LAST_CPLE_MPU___M                    0x00080000
#define   HI0_CH15_FLUSH_STATE0_SD0__LAST_CPLE_MPU___S                                 0
#define   HI0_CH15_FLUSH_STATE0_SD0__NO_OTB_INSTR___M                     0x00040000
#define   HI0_CH15_FLUSH_STATE0_SD0__NO_OTB_INSTR___S                                  0
#define   HI0_CH15_FLUSH_STATE0_SD0__NO_INB_INSTR___M                     0x00020000
#define   HI0_CH15_FLUSH_STATE0_SD0__NO_INB_INSTR___S                                  0
#define   HI0_CH15_FLUSH_STATE0_SD0__NO_DATA_XFER___M                     0x00010000
#define   HI0_CH15_FLUSH_STATE0_SD0__NO_DATA_XFER___S                                  0
#define   HI0_CH15_FLUSH_STATE0_SD0__DPH_CMD_TYPE___M                     0x0000C000
#define   HI0_CH15_FLUSH_STATE0_SD0__DPH_CMD_TYPE___S                                  0
#define   HI0_CH15_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___M                   0x00002000
#define   HI0_CH15_FLUSH_STATE0_SD0__PTR_NUM_OVRFLW___S                                0
#define   HI0_CH15_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___M                 0x00001000
#define   HI0_CH15_FLUSH_STATE0_SD0__DSCR_INDX_OVRFLW___S                              0
#define   HI0_CH15_FLUSH_STATE0_SD0__LEN_ERROR___M                        0x00000800
#define   HI0_CH15_FLUSH_STATE0_SD0__LEN_ERROR___S                                     0
#define   HI0_CH15_FLUSH_STATE0_SD0__MPU_ERROR___M                        0x00000400
#define   HI0_CH15_FLUSH_STATE0_SD0__MPU_ERROR___S                                     0
#define   HI0_CH15_FLUSH_STATE0_SD0__DPH_BUS_ERROR___M                    0x00000200
#define   HI0_CH15_FLUSH_STATE0_SD0__DPH_BUS_ERROR___S                                 0
#define   HI0_CH15_FLUSH_STATE0_SD0__CPH_BUS_ERROR___M                    0x00000100
#define   HI0_CH15_FLUSH_STATE0_SD0__CPH_BUS_ERROR___S                                 0
#define   HI0_CH15_FLUSH_STATE0_SD0__RESERVED_BITS7_3___M                 0x000000F8
#define   HI0_CH15_FLUSH_STATE0_SD0__RESERVED_BITS7_3___S                              0
#define   HI0_CH15_FLUSH_STATE0_SD0__CH_STATE___M                         0x00000006
#define   HI0_CH15_FLUSH_STATE0_SD0__CH_STATE___S                                      0
#define   HI0_CH15_FLUSH_STATE0_SD0__V___M                                0x00000001
#define   HI0_CH15_FLUSH_STATE0_SD0__V___S                                             0
#define HI0_CHn_FLUSH_STATE1_SD0(n)                                    (0xA94000C04*n)
#define   HI0_CHn_FLUSH_STATE1_SD0_nMIN                   0
#define   HI0_CHn_FLUSH_STATE1_SD0_nMAX                     15
#define   HI0_CHn_FLUSH_STATE1_SD0_ELEM                   16
#define   HI0_CHn_FLUSH_STATE1_SD0__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE1_SD0__CMD_ADDR___S                                       0
#define   HI0_CHn_FLUSH_STATE1_SD0___M                                    0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE1_SD0___S                                                 0
#define HI0_CH0_FLUSH_STATE1_SD0                                       (0xA94000C0)
#define   HI0_CH0_FLUSH_STATE1_SD0__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH0_FLUSH_STATE1_SD0__CMD_ADDR___S                                       0
#define HI0_CH1_FLUSH_STATE1_SD0                                       (0xA94000C4)
#define   HI0_CH1_FLUSH_STATE1_SD0__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH1_FLUSH_STATE1_SD0__CMD_ADDR___S                                       0
#define HI0_CH2_FLUSH_STATE1_SD0                                       (0xA94000C8)
#define   HI0_CH2_FLUSH_STATE1_SD0__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH2_FLUSH_STATE1_SD0__CMD_ADDR___S                                       0
#define HI0_CH3_FLUSH_STATE1_SD0                                       (0xA94000CC)
#define   HI0_CH3_FLUSH_STATE1_SD0__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH3_FLUSH_STATE1_SD0__CMD_ADDR___S                                       0
#define HI0_CH4_FLUSH_STATE1_SD0                                       (0xA94000D0)
#define   HI0_CH4_FLUSH_STATE1_SD0__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH4_FLUSH_STATE1_SD0__CMD_ADDR___S                                       0
#define HI0_CH5_FLUSH_STATE1_SD0                                       (0xA94000D4)
#define   HI0_CH5_FLUSH_STATE1_SD0__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH5_FLUSH_STATE1_SD0__CMD_ADDR___S                                       0
#define HI0_CH6_FLUSH_STATE1_SD0                                       (0xA94000D8)
#define   HI0_CH6_FLUSH_STATE1_SD0__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH6_FLUSH_STATE1_SD0__CMD_ADDR___S                                       0
#define HI0_CH7_FLUSH_STATE1_SD0                                       (0xA94000DC)
#define   HI0_CH7_FLUSH_STATE1_SD0__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH7_FLUSH_STATE1_SD0__CMD_ADDR___S                                       0
#define HI0_CH8_FLUSH_STATE1_SD0                                       (0xA94000E0)
#define   HI0_CH8_FLUSH_STATE1_SD0__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH8_FLUSH_STATE1_SD0__CMD_ADDR___S                                       0
#define HI0_CH9_FLUSH_STATE1_SD0                                       (0xA94000E4)
#define   HI0_CH9_FLUSH_STATE1_SD0__CMD_ADDR___M                          0xFFFFFFFF
#define   HI0_CH9_FLUSH_STATE1_SD0__CMD_ADDR___S                                       0
#define HI0_CH10_FLUSH_STATE1_SD0                                      (0xA94000E8)
#define   HI0_CH10_FLUSH_STATE1_SD0__CMD_ADDR___M                         0xFFFFFFFF
#define   HI0_CH10_FLUSH_STATE1_SD0__CMD_ADDR___S                                      0
#define HI0_CH11_FLUSH_STATE1_SD0                                      (0xA94000EC)
#define   HI0_CH11_FLUSH_STATE1_SD0__CMD_ADDR___M                         0xFFFFFFFF
#define   HI0_CH11_FLUSH_STATE1_SD0__CMD_ADDR___S                                      0
#define HI0_CH12_FLUSH_STATE1_SD0                                      (0xA94000F0)
#define   HI0_CH12_FLUSH_STATE1_SD0__CMD_ADDR___M                         0xFFFFFFFF
#define   HI0_CH12_FLUSH_STATE1_SD0__CMD_ADDR___S                                      0
#define HI0_CH13_FLUSH_STATE1_SD0                                      (0xA94000F4)
#define   HI0_CH13_FLUSH_STATE1_SD0__CMD_ADDR___M                         0xFFFFFFFF
#define   HI0_CH13_FLUSH_STATE1_SD0__CMD_ADDR___S                                      0
#define HI0_CH14_FLUSH_STATE1_SD0                                      (0xA94000F8)
#define   HI0_CH14_FLUSH_STATE1_SD0__CMD_ADDR___M                         0xFFFFFFFF
#define   HI0_CH14_FLUSH_STATE1_SD0__CMD_ADDR___S                                      0
#define HI0_CH15_FLUSH_STATE1_SD0                                      (0xA94000FC)
#define   HI0_CH15_FLUSH_STATE1_SD0__CMD_ADDR___M                         0xFFFFFFFF
#define   HI0_CH15_FLUSH_STATE1_SD0__CMD_ADDR___S                                      0
#define HI0_CHn_FLUSH_STATE2_SD0(n)                                    (0xA94001004*n)
#define   HI0_CHn_FLUSH_STATE2_SD0_nMIN                   0
#define   HI0_CHn_FLUSH_STATE2_SD0_nMAX                     15
#define   HI0_CHn_FLUSH_STATE2_SD0_ELEM                   16
#define   HI0_CHn_FLUSH_STATE2_SD0__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE2_SD0__RESERVED_BITS31_0___S                              0
#define   HI0_CHn_FLUSH_STATE2_SD0___M                                    0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE2_SD0___S                                                 0
#define HI0_CH0_FLUSH_STATE2_SD0                                       (0xA9400100)
#define   HI0_CH0_FLUSH_STATE2_SD0__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH0_FLUSH_STATE2_SD0__RESERVED_BITS31_0___S                              0
#define HI0_CH1_FLUSH_STATE2_SD0                                       (0xA9400104)
#define   HI0_CH1_FLUSH_STATE2_SD0__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH1_FLUSH_STATE2_SD0__RESERVED_BITS31_0___S                              0
#define HI0_CH2_FLUSH_STATE2_SD0                                       (0xA9400108)
#define   HI0_CH2_FLUSH_STATE2_SD0__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH2_FLUSH_STATE2_SD0__RESERVED_BITS31_0___S                              0
#define HI0_CH3_FLUSH_STATE2_SD0                                       (0xA940010C)
#define   HI0_CH3_FLUSH_STATE2_SD0__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH3_FLUSH_STATE2_SD0__RESERVED_BITS31_0___S                              0
#define HI0_CH4_FLUSH_STATE2_SD0                                       (0xA9400110)
#define   HI0_CH4_FLUSH_STATE2_SD0__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH4_FLUSH_STATE2_SD0__RESERVED_BITS31_0___S                              0
#define HI0_CH5_FLUSH_STATE2_SD0                                       (0xA9400114)
#define   HI0_CH5_FLUSH_STATE2_SD0__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH5_FLUSH_STATE2_SD0__RESERVED_BITS31_0___S                              0
#define HI0_CH6_FLUSH_STATE2_SD0                                       (0xA9400118)
#define   HI0_CH6_FLUSH_STATE2_SD0__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH6_FLUSH_STATE2_SD0__RESERVED_BITS31_0___S                              0
#define HI0_CH7_FLUSH_STATE2_SD0                                       (0xA940011C)
#define   HI0_CH7_FLUSH_STATE2_SD0__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH7_FLUSH_STATE2_SD0__RESERVED_BITS31_0___S                              0
#define HI0_CH8_FLUSH_STATE2_SD0                                       (0xA9400120)
#define   HI0_CH8_FLUSH_STATE2_SD0__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH8_FLUSH_STATE2_SD0__RESERVED_BITS31_0___S                              0
#define HI0_CH9_FLUSH_STATE2_SD0                                       (0xA9400124)
#define   HI0_CH9_FLUSH_STATE2_SD0__RESERVED_BITS31_0___M                 0xFFFFFFFF
#define   HI0_CH9_FLUSH_STATE2_SD0__RESERVED_BITS31_0___S                              0
#define HI0_CH10_FLUSH_STATE2_SD0                                      (0xA9400128)
#define   HI0_CH10_FLUSH_STATE2_SD0__RESERVED_BITS31_0___M                0xFFFFFFFF
#define   HI0_CH10_FLUSH_STATE2_SD0__RESERVED_BITS31_0___S                             0
#define HI0_CH11_FLUSH_STATE2_SD0                                      (0xA940012C)
#define   HI0_CH11_FLUSH_STATE2_SD0__RESERVED_BITS31_0___M                0xFFFFFFFF
#define   HI0_CH11_FLUSH_STATE2_SD0__RESERVED_BITS31_0___S                             0
#define HI0_CH12_FLUSH_STATE2_SD0                                      (0xA9400130)
#define   HI0_CH12_FLUSH_STATE2_SD0__RESERVED_BITS31_0___M                0xFFFFFFFF
#define   HI0_CH12_FLUSH_STATE2_SD0__RESERVED_BITS31_0___S                             0
#define HI0_CH13_FLUSH_STATE2_SD0                                      (0xA9400134)
#define   HI0_CH13_FLUSH_STATE2_SD0__RESERVED_BITS31_0___M                0xFFFFFFFF
#define   HI0_CH13_FLUSH_STATE2_SD0__RESERVED_BITS31_0___S                             0
#define HI0_CH14_FLUSH_STATE2_SD0                                      (0xA9400138)
#define   HI0_CH14_FLUSH_STATE2_SD0__RESERVED_BITS31_0___M                0xFFFFFFFF
#define   HI0_CH14_FLUSH_STATE2_SD0__RESERVED_BITS31_0___S                             0
#define HI0_CH15_FLUSH_STATE2_SD0                                      (0xA940013C)
#define   HI0_CH15_FLUSH_STATE2_SD0__RESERVED_BITS31_0___M                0xFFFFFFFF
#define   HI0_CH15_FLUSH_STATE2_SD0__RESERVED_BITS31_0___S                             0
#define HI0_CHn_FLUSH_STATE3_SD0(n)                                    (0xA94001404*n)
#define   HI0_CHn_FLUSH_STATE3_SD0_nMIN                   0
#define   HI0_CHn_FLUSH_STATE3_SD0_nMAX                     15
#define   HI0_CHn_FLUSH_STATE3_SD0_ELEM                   16
#define   HI0_CHn_FLUSH_STATE3_SD0__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CHn_FLUSH_STATE3_SD0__DST_REM_LEN___S                                   16
#define   HI0_CHn_FLUSH_STATE3_SD0__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CHn_FLUSH_STATE3_SD0__SRC_REM_LEN___S                                    0
#define   HI0_CHn_FLUSH_STATE3_SD0___M                                    0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE3_SD0___S                                                 0
#define HI0_CH0_FLUSH_STATE3_SD0                                       (0xA9400140)
#define   HI0_CH0_FLUSH_STATE3_SD0__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH0_FLUSH_STATE3_SD0__DST_REM_LEN___S                                    0
#define   HI0_CH0_FLUSH_STATE3_SD0__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH0_FLUSH_STATE3_SD0__SRC_REM_LEN___S                                    0
#define HI0_CH1_FLUSH_STATE3_SD0                                       (0xA9400144)
#define   HI0_CH1_FLUSH_STATE3_SD0__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH1_FLUSH_STATE3_SD0__DST_REM_LEN___S                                    0
#define   HI0_CH1_FLUSH_STATE3_SD0__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH1_FLUSH_STATE3_SD0__SRC_REM_LEN___S                                    0
#define HI0_CH2_FLUSH_STATE3_SD0                                       (0xA9400148)
#define   HI0_CH2_FLUSH_STATE3_SD0__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH2_FLUSH_STATE3_SD0__DST_REM_LEN___S                                    0
#define   HI0_CH2_FLUSH_STATE3_SD0__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH2_FLUSH_STATE3_SD0__SRC_REM_LEN___S                                    0
#define HI0_CH3_FLUSH_STATE3_SD0                                       (0xA940014C)
#define   HI0_CH3_FLUSH_STATE3_SD0__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH3_FLUSH_STATE3_SD0__DST_REM_LEN___S                                    0
#define   HI0_CH3_FLUSH_STATE3_SD0__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH3_FLUSH_STATE3_SD0__SRC_REM_LEN___S                                    0
#define HI0_CH4_FLUSH_STATE3_SD0                                       (0xA9400150)
#define   HI0_CH4_FLUSH_STATE3_SD0__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH4_FLUSH_STATE3_SD0__DST_REM_LEN___S                                    0
#define   HI0_CH4_FLUSH_STATE3_SD0__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH4_FLUSH_STATE3_SD0__SRC_REM_LEN___S                                    0
#define HI0_CH5_FLUSH_STATE3_SD0                                       (0xA9400154)
#define   HI0_CH5_FLUSH_STATE3_SD0__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH5_FLUSH_STATE3_SD0__DST_REM_LEN___S                                    0
#define   HI0_CH5_FLUSH_STATE3_SD0__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH5_FLUSH_STATE3_SD0__SRC_REM_LEN___S                                    0
#define HI0_CH6_FLUSH_STATE3_SD0                                       (0xA9400158)
#define   HI0_CH6_FLUSH_STATE3_SD0__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH6_FLUSH_STATE3_SD0__DST_REM_LEN___S                                    0
#define   HI0_CH6_FLUSH_STATE3_SD0__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH6_FLUSH_STATE3_SD0__SRC_REM_LEN___S                                    0
#define HI0_CH7_FLUSH_STATE3_SD0                                       (0xA940015C)
#define   HI0_CH7_FLUSH_STATE3_SD0__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH7_FLUSH_STATE3_SD0__DST_REM_LEN___S                                    0
#define   HI0_CH7_FLUSH_STATE3_SD0__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH7_FLUSH_STATE3_SD0__SRC_REM_LEN___S                                    0
#define HI0_CH8_FLUSH_STATE3_SD0                                       (0xA9400160)
#define   HI0_CH8_FLUSH_STATE3_SD0__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH8_FLUSH_STATE3_SD0__DST_REM_LEN___S                                    0
#define   HI0_CH8_FLUSH_STATE3_SD0__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH8_FLUSH_STATE3_SD0__SRC_REM_LEN___S                                    0
#define HI0_CH9_FLUSH_STATE3_SD0                                       (0xA9400164)
#define   HI0_CH9_FLUSH_STATE3_SD0__DST_REM_LEN___M                       0xFFFF0000
#define   HI0_CH9_FLUSH_STATE3_SD0__DST_REM_LEN___S                                    0
#define   HI0_CH9_FLUSH_STATE3_SD0__SRC_REM_LEN___M                       0x0000FFFF
#define   HI0_CH9_FLUSH_STATE3_SD0__SRC_REM_LEN___S                                    0
#define HI0_CH10_FLUSH_STATE3_SD0                                      (0xA9400168)
#define   HI0_CH10_FLUSH_STATE3_SD0__DST_REM_LEN___M                      0xFFFF0000
#define   HI0_CH10_FLUSH_STATE3_SD0__DST_REM_LEN___S                                   0
#define   HI0_CH10_FLUSH_STATE3_SD0__SRC_REM_LEN___M                      0x0000FFFF
#define   HI0_CH10_FLUSH_STATE3_SD0__SRC_REM_LEN___S                                   0
#define HI0_CH11_FLUSH_STATE3_SD0                                      (0xA940016C)
#define   HI0_CH11_FLUSH_STATE3_SD0__DST_REM_LEN___M                      0xFFFF0000
#define   HI0_CH11_FLUSH_STATE3_SD0__DST_REM_LEN___S                                   0
#define   HI0_CH11_FLUSH_STATE3_SD0__SRC_REM_LEN___M                      0x0000FFFF
#define   HI0_CH11_FLUSH_STATE3_SD0__SRC_REM_LEN___S                                   0
#define HI0_CH12_FLUSH_STATE3_SD0                                      (0xA9400170)
#define   HI0_CH12_FLUSH_STATE3_SD0__DST_REM_LEN___M                      0xFFFF0000
#define   HI0_CH12_FLUSH_STATE3_SD0__DST_REM_LEN___S                                   0
#define   HI0_CH12_FLUSH_STATE3_SD0__SRC_REM_LEN___M                      0x0000FFFF
#define   HI0_CH12_FLUSH_STATE3_SD0__SRC_REM_LEN___S                                   0
#define HI0_CH13_FLUSH_STATE3_SD0                                      (0xA9400174)
#define   HI0_CH13_FLUSH_STATE3_SD0__DST_REM_LEN___M                      0xFFFF0000
#define   HI0_CH13_FLUSH_STATE3_SD0__DST_REM_LEN___S                                   0
#define   HI0_CH13_FLUSH_STATE3_SD0__SRC_REM_LEN___M                      0x0000FFFF
#define   HI0_CH13_FLUSH_STATE3_SD0__SRC_REM_LEN___S                                   0
#define HI0_CH14_FLUSH_STATE3_SD0                                      (0xA9400178)
#define   HI0_CH14_FLUSH_STATE3_SD0__DST_REM_LEN___M                      0xFFFF0000
#define   HI0_CH14_FLUSH_STATE3_SD0__DST_REM_LEN___S                                   0
#define   HI0_CH14_FLUSH_STATE3_SD0__SRC_REM_LEN___M                      0x0000FFFF
#define   HI0_CH14_FLUSH_STATE3_SD0__SRC_REM_LEN___S                                   0
#define HI0_CH15_FLUSH_STATE3_SD0                                      (0xA940017C)
#define   HI0_CH15_FLUSH_STATE3_SD0__DST_REM_LEN___M                      0xFFFF0000
#define   HI0_CH15_FLUSH_STATE3_SD0__DST_REM_LEN___S                                   0
#define   HI0_CH15_FLUSH_STATE3_SD0__SRC_REM_LEN___M                      0x0000FFFF
#define   HI0_CH15_FLUSH_STATE3_SD0__SRC_REM_LEN___S                                   0
#define HI0_CHn_FLUSH_STATE4_SD0(n)                                    (0xA94001804*n)
#define   HI0_CHn_FLUSH_STATE4_SD0_nMIN                   0
#define   HI0_CHn_FLUSH_STATE4_SD0_nMAX                     15
#define   HI0_CHn_FLUSH_STATE4_SD0_ELEM                   16
#define   HI0_CHn_FLUSH_STATE4_SD0__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CHn_FLUSH_STATE4_SD0__DST_DSCR_NUM___S                                  16
#define   HI0_CHn_FLUSH_STATE4_SD0__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CHn_FLUSH_STATE4_SD0__SRC_DSCR_NUM___S                                   0
#define   HI0_CHn_FLUSH_STATE4_SD0___M                                    0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE4_SD0___S                                                 0
#define HI0_CH0_FLUSH_STATE4_SD0                                       (0xA9400180)
#define   HI0_CH0_FLUSH_STATE4_SD0__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH0_FLUSH_STATE4_SD0__DST_DSCR_NUM___S                                   0
#define   HI0_CH0_FLUSH_STATE4_SD0__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH0_FLUSH_STATE4_SD0__SRC_DSCR_NUM___S                                   0
#define HI0_CH1_FLUSH_STATE4_SD0                                       (0xA9400184)
#define   HI0_CH1_FLUSH_STATE4_SD0__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH1_FLUSH_STATE4_SD0__DST_DSCR_NUM___S                                   0
#define   HI0_CH1_FLUSH_STATE4_SD0__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH1_FLUSH_STATE4_SD0__SRC_DSCR_NUM___S                                   0
#define HI0_CH2_FLUSH_STATE4_SD0                                       (0xA9400188)
#define   HI0_CH2_FLUSH_STATE4_SD0__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH2_FLUSH_STATE4_SD0__DST_DSCR_NUM___S                                   0
#define   HI0_CH2_FLUSH_STATE4_SD0__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH2_FLUSH_STATE4_SD0__SRC_DSCR_NUM___S                                   0
#define HI0_CH3_FLUSH_STATE4_SD0                                       (0xA940018C)
#define   HI0_CH3_FLUSH_STATE4_SD0__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH3_FLUSH_STATE4_SD0__DST_DSCR_NUM___S                                   0
#define   HI0_CH3_FLUSH_STATE4_SD0__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH3_FLUSH_STATE4_SD0__SRC_DSCR_NUM___S                                   0
#define HI0_CH4_FLUSH_STATE4_SD0                                       (0xA9400190)
#define   HI0_CH4_FLUSH_STATE4_SD0__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH4_FLUSH_STATE4_SD0__DST_DSCR_NUM___S                                   0
#define   HI0_CH4_FLUSH_STATE4_SD0__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH4_FLUSH_STATE4_SD0__SRC_DSCR_NUM___S                                   0
#define HI0_CH5_FLUSH_STATE4_SD0                                       (0xA9400194)
#define   HI0_CH5_FLUSH_STATE4_SD0__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH5_FLUSH_STATE4_SD0__DST_DSCR_NUM___S                                   0
#define   HI0_CH5_FLUSH_STATE4_SD0__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH5_FLUSH_STATE4_SD0__SRC_DSCR_NUM___S                                   0
#define HI0_CH6_FLUSH_STATE4_SD0                                       (0xA9400198)
#define   HI0_CH6_FLUSH_STATE4_SD0__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH6_FLUSH_STATE4_SD0__DST_DSCR_NUM___S                                   0
#define   HI0_CH6_FLUSH_STATE4_SD0__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH6_FLUSH_STATE4_SD0__SRC_DSCR_NUM___S                                   0
#define HI0_CH7_FLUSH_STATE4_SD0                                       (0xA940019C)
#define   HI0_CH7_FLUSH_STATE4_SD0__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH7_FLUSH_STATE4_SD0__DST_DSCR_NUM___S                                   0
#define   HI0_CH7_FLUSH_STATE4_SD0__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH7_FLUSH_STATE4_SD0__SRC_DSCR_NUM___S                                   0
#define HI0_CH8_FLUSH_STATE4_SD0                                       (0xA94001A0)
#define   HI0_CH8_FLUSH_STATE4_SD0__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH8_FLUSH_STATE4_SD0__DST_DSCR_NUM___S                                   0
#define   HI0_CH8_FLUSH_STATE4_SD0__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH8_FLUSH_STATE4_SD0__SRC_DSCR_NUM___S                                   0
#define HI0_CH9_FLUSH_STATE4_SD0                                       (0xA94001A4)
#define   HI0_CH9_FLUSH_STATE4_SD0__DST_DSCR_NUM___M                      0xFFFF0000
#define   HI0_CH9_FLUSH_STATE4_SD0__DST_DSCR_NUM___S                                   0
#define   HI0_CH9_FLUSH_STATE4_SD0__SRC_DSCR_NUM___M                      0x0000FFFF
#define   HI0_CH9_FLUSH_STATE4_SD0__SRC_DSCR_NUM___S                                   0
#define HI0_CH10_FLUSH_STATE4_SD0                                      (0xA94001A8)
#define   HI0_CH10_FLUSH_STATE4_SD0__DST_DSCR_NUM___M                     0xFFFF0000
#define   HI0_CH10_FLUSH_STATE4_SD0__DST_DSCR_NUM___S                                  0
#define   HI0_CH10_FLUSH_STATE4_SD0__SRC_DSCR_NUM___M                     0x0000FFFF
#define   HI0_CH10_FLUSH_STATE4_SD0__SRC_DSCR_NUM___S                                  0
#define HI0_CH11_FLUSH_STATE4_SD0                                      (0xA94001AC)
#define   HI0_CH11_FLUSH_STATE4_SD0__DST_DSCR_NUM___M                     0xFFFF0000
#define   HI0_CH11_FLUSH_STATE4_SD0__DST_DSCR_NUM___S                                  0
#define   HI0_CH11_FLUSH_STATE4_SD0__SRC_DSCR_NUM___M                     0x0000FFFF
#define   HI0_CH11_FLUSH_STATE4_SD0__SRC_DSCR_NUM___S                                  0
#define HI0_CH12_FLUSH_STATE4_SD0                                      (0xA94001B0)
#define   HI0_CH12_FLUSH_STATE4_SD0__DST_DSCR_NUM___M                     0xFFFF0000
#define   HI0_CH12_FLUSH_STATE4_SD0__DST_DSCR_NUM___S                                  0
#define   HI0_CH12_FLUSH_STATE4_SD0__SRC_DSCR_NUM___M                     0x0000FFFF
#define   HI0_CH12_FLUSH_STATE4_SD0__SRC_DSCR_NUM___S                                  0
#define HI0_CH13_FLUSH_STATE4_SD0                                      (0xA94001B4)
#define   HI0_CH13_FLUSH_STATE4_SD0__DST_DSCR_NUM___M                     0xFFFF0000
#define   HI0_CH13_FLUSH_STATE4_SD0__DST_DSCR_NUM___S                                  0
#define   HI0_CH13_FLUSH_STATE4_SD0__SRC_DSCR_NUM___M                     0x0000FFFF
#define   HI0_CH13_FLUSH_STATE4_SD0__SRC_DSCR_NUM___S                                  0
#define HI0_CH14_FLUSH_STATE4_SD0                                      (0xA94001B8)
#define   HI0_CH14_FLUSH_STATE4_SD0__DST_DSCR_NUM___M                     0xFFFF0000
#define   HI0_CH14_FLUSH_STATE4_SD0__DST_DSCR_NUM___S                                  0
#define   HI0_CH14_FLUSH_STATE4_SD0__SRC_DSCR_NUM___M                     0x0000FFFF
#define   HI0_CH14_FLUSH_STATE4_SD0__SRC_DSCR_NUM___S                                  0
#define HI0_CH15_FLUSH_STATE4_SD0                                      (0xA94001BC)
#define   HI0_CH15_FLUSH_STATE4_SD0__DST_DSCR_NUM___M                     0xFFFF0000
#define   HI0_CH15_FLUSH_STATE4_SD0__DST_DSCR_NUM___S                                  0
#define   HI0_CH15_FLUSH_STATE4_SD0__SRC_DSCR_NUM___M                     0x0000FFFF
#define   HI0_CH15_FLUSH_STATE4_SD0__SRC_DSCR_NUM___S                                  0
#define HI0_CHn_FLUSH_STATE5_SD0(n)                                    (0xA94001C04*n)
#define   HI0_CHn_FLUSH_STATE5_SD0_nMIN                   0
#define   HI0_CHn_FLUSH_STATE5_SD0_nMAX                     15
#define   HI0_CHn_FLUSH_STATE5_SD0_ELEM                   16
#define   HI0_CHn_FLUSH_STATE5_SD0__PTR_NUM___M                           0xFF000000
#define   HI0_CHn_FLUSH_STATE5_SD0__PTR_NUM___S                                       24
#define   HI0_CHn_FLUSH_STATE5_SD0__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CHn_FLUSH_STATE5_SD0__DSCR_INDX_NUM___S                                 16
#define   HI0_CHn_FLUSH_STATE5_SD0__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CHn_FLUSH_STATE5_SD0__BUFFERED_LEN___S                                   8
#define   HI0_CHn_FLUSH_STATE5_SD0__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CHn_FLUSH_STATE5_SD0__RESERVED_BITS2_0___S                               0
#define   HI0_CHn_FLUSH_STATE5_SD0___M                                    0xFFFFFFFF
#define   HI0_CHn_FLUSH_STATE5_SD0___S                                                 0
#define HI0_CH0_FLUSH_STATE5_SD0                                       (0xA94001C0)
#define   HI0_CH0_FLUSH_STATE5_SD0__PTR_NUM___M                           0xFF000000
#define   HI0_CH0_FLUSH_STATE5_SD0__PTR_NUM___S                                        0
#define   HI0_CH0_FLUSH_STATE5_SD0__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH0_FLUSH_STATE5_SD0__DSCR_INDX_NUM___S                                  0
#define   HI0_CH0_FLUSH_STATE5_SD0__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH0_FLUSH_STATE5_SD0__BUFFERED_LEN___S                                   0
#define   HI0_CH0_FLUSH_STATE5_SD0__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH0_FLUSH_STATE5_SD0__RESERVED_BITS2_0___S                               0
#define HI0_CH1_FLUSH_STATE5_SD0                                       (0xA94001C4)
#define   HI0_CH1_FLUSH_STATE5_SD0__PTR_NUM___M                           0xFF000000
#define   HI0_CH1_FLUSH_STATE5_SD0__PTR_NUM___S                                        0
#define   HI0_CH1_FLUSH_STATE5_SD0__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH1_FLUSH_STATE5_SD0__DSCR_INDX_NUM___S                                  0
#define   HI0_CH1_FLUSH_STATE5_SD0__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH1_FLUSH_STATE5_SD0__BUFFERED_LEN___S                                   0
#define   HI0_CH1_FLUSH_STATE5_SD0__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH1_FLUSH_STATE5_SD0__RESERVED_BITS2_0___S                               0
#define HI0_CH2_FLUSH_STATE5_SD0                                       (0xA94001C8)
#define   HI0_CH2_FLUSH_STATE5_SD0__PTR_NUM___M                           0xFF000000
#define   HI0_CH2_FLUSH_STATE5_SD0__PTR_NUM___S                                        0
#define   HI0_CH2_FLUSH_STATE5_SD0__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH2_FLUSH_STATE5_SD0__DSCR_INDX_NUM___S                                  0
#define   HI0_CH2_FLUSH_STATE5_SD0__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH2_FLUSH_STATE5_SD0__BUFFERED_LEN___S                                   0
#define   HI0_CH2_FLUSH_STATE5_SD0__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH2_FLUSH_STATE5_SD0__RESERVED_BITS2_0___S                               0
#define HI0_CH3_FLUSH_STATE5_SD0                                       (0xA94001CC)
#define   HI0_CH3_FLUSH_STATE5_SD0__PTR_NUM___M                           0xFF000000
#define   HI0_CH3_FLUSH_STATE5_SD0__PTR_NUM___S                                        0
#define   HI0_CH3_FLUSH_STATE5_SD0__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH3_FLUSH_STATE5_SD0__DSCR_INDX_NUM___S                                  0
#define   HI0_CH3_FLUSH_STATE5_SD0__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH3_FLUSH_STATE5_SD0__BUFFERED_LEN___S                                   0
#define   HI0_CH3_FLUSH_STATE5_SD0__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH3_FLUSH_STATE5_SD0__RESERVED_BITS2_0___S                               0
#define HI0_CH4_FLUSH_STATE5_SD0                                       (0xA94001D0)
#define   HI0_CH4_FLUSH_STATE5_SD0__PTR_NUM___M                           0xFF000000
#define   HI0_CH4_FLUSH_STATE5_SD0__PTR_NUM___S                                        0
#define   HI0_CH4_FLUSH_STATE5_SD0__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH4_FLUSH_STATE5_SD0__DSCR_INDX_NUM___S                                  0
#define   HI0_CH4_FLUSH_STATE5_SD0__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH4_FLUSH_STATE5_SD0__BUFFERED_LEN___S                                   0
#define   HI0_CH4_FLUSH_STATE5_SD0__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH4_FLUSH_STATE5_SD0__RESERVED_BITS2_0___S                               0
#define HI0_CH5_FLUSH_STATE5_SD0                                       (0xA94001D4)
#define   HI0_CH5_FLUSH_STATE5_SD0__PTR_NUM___M                           0xFF000000
#define   HI0_CH5_FLUSH_STATE5_SD0__PTR_NUM___S                                        0
#define   HI0_CH5_FLUSH_STATE5_SD0__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH5_FLUSH_STATE5_SD0__DSCR_INDX_NUM___S                                  0
#define   HI0_CH5_FLUSH_STATE5_SD0__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH5_FLUSH_STATE5_SD0__BUFFERED_LEN___S                                   0
#define   HI0_CH5_FLUSH_STATE5_SD0__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH5_FLUSH_STATE5_SD0__RESERVED_BITS2_0___S                               0
#define HI0_CH6_FLUSH_STATE5_SD0                                       (0xA94001D8)
#define   HI0_CH6_FLUSH_STATE5_SD0__PTR_NUM___M                           0xFF000000
#define   HI0_CH6_FLUSH_STATE5_SD0__PTR_NUM___S                                        0
#define   HI0_CH6_FLUSH_STATE5_SD0__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH6_FLUSH_STATE5_SD0__DSCR_INDX_NUM___S                                  0
#define   HI0_CH6_FLUSH_STATE5_SD0__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH6_FLUSH_STATE5_SD0__BUFFERED_LEN___S                                   0
#define   HI0_CH6_FLUSH_STATE5_SD0__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH6_FLUSH_STATE5_SD0__RESERVED_BITS2_0___S                               0
#define HI0_CH7_FLUSH_STATE5_SD0                                       (0xA94001DC)
#define   HI0_CH7_FLUSH_STATE5_SD0__PTR_NUM___M                           0xFF000000
#define   HI0_CH7_FLUSH_STATE5_SD0__PTR_NUM___S                                        0
#define   HI0_CH7_FLUSH_STATE5_SD0__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH7_FLUSH_STATE5_SD0__DSCR_INDX_NUM___S                                  0
#define   HI0_CH7_FLUSH_STATE5_SD0__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH7_FLUSH_STATE5_SD0__BUFFERED_LEN___S                                   0
#define   HI0_CH7_FLUSH_STATE5_SD0__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH7_FLUSH_STATE5_SD0__RESERVED_BITS2_0___S                               0
#define HI0_CH8_FLUSH_STATE5_SD0                                       (0xA94001E0)
#define   HI0_CH8_FLUSH_STATE5_SD0__PTR_NUM___M                           0xFF000000
#define   HI0_CH8_FLUSH_STATE5_SD0__PTR_NUM___S                                        0
#define   HI0_CH8_FLUSH_STATE5_SD0__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH8_FLUSH_STATE5_SD0__DSCR_INDX_NUM___S                                  0
#define   HI0_CH8_FLUSH_STATE5_SD0__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH8_FLUSH_STATE5_SD0__BUFFERED_LEN___S                                   0
#define   HI0_CH8_FLUSH_STATE5_SD0__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH8_FLUSH_STATE5_SD0__RESERVED_BITS2_0___S                               0
#define HI0_CH9_FLUSH_STATE5_SD0                                       (0xA94001E4)
#define   HI0_CH9_FLUSH_STATE5_SD0__PTR_NUM___M                           0xFF000000
#define   HI0_CH9_FLUSH_STATE5_SD0__PTR_NUM___S                                        0
#define   HI0_CH9_FLUSH_STATE5_SD0__DSCR_INDX_NUM___M                     0x00FF0000
#define   HI0_CH9_FLUSH_STATE5_SD0__DSCR_INDX_NUM___S                                  0
#define   HI0_CH9_FLUSH_STATE5_SD0__BUFFERED_LEN___M                      0x0000FF00
#define   HI0_CH9_FLUSH_STATE5_SD0__BUFFERED_LEN___S                                   0
#define   HI0_CH9_FLUSH_STATE5_SD0__RESERVED_BITS2_0___M                  0x00000007
#define   HI0_CH9_FLUSH_STATE5_SD0__RESERVED_BITS2_0___S                               0
#define HI0_CH10_FLUSH_STATE5_SD0                                      (0xA94001E8)
#define   HI0_CH10_FLUSH_STATE5_SD0__PTR_NUM___M                          0xFF000000
#define   HI0_CH10_FLUSH_STATE5_SD0__PTR_NUM___S                                       0
#define   HI0_CH10_FLUSH_STATE5_SD0__DSCR_INDX_NUM___M                    0x00FF0000
#define   HI0_CH10_FLUSH_STATE5_SD0__DSCR_INDX_NUM___S                                 0
#define   HI0_CH10_FLUSH_STATE5_SD0__BUFFERED_LEN___M                     0x0000FF00
#define   HI0_CH10_FLUSH_STATE5_SD0__BUFFERED_LEN___S                                  0
#define   HI0_CH10_FLUSH_STATE5_SD0__RESERVED_BITS2_0___M                 0x00000007
#define   HI0_CH10_FLUSH_STATE5_SD0__RESERVED_BITS2_0___S                              0
#define HI0_CH11_FLUSH_STATE5_SD0                                      (0xA94001EC)
#define   HI0_CH11_FLUSH_STATE5_SD0__PTR_NUM___M                          0xFF000000
#define   HI0_CH11_FLUSH_STATE5_SD0__PTR_NUM___S                                       0
#define   HI0_CH11_FLUSH_STATE5_SD0__DSCR_INDX_NUM___M                    0x00FF0000
#define   HI0_CH11_FLUSH_STATE5_SD0__DSCR_INDX_NUM___S                                 0
#define   HI0_CH11_FLUSH_STATE5_SD0__BUFFERED_LEN___M                     0x0000FF00
#define   HI0_CH11_FLUSH_STATE5_SD0__BUFFERED_LEN___S                                  0
#define   HI0_CH11_FLUSH_STATE5_SD0__RESERVED_BITS2_0___M                 0x00000007
#define   HI0_CH11_FLUSH_STATE5_SD0__RESERVED_BITS2_0___S                              0
#define HI0_CH12_FLUSH_STATE5_SD0                                      (0xA94001F0)
#define   HI0_CH12_FLUSH_STATE5_SD0__PTR_NUM___M                          0xFF000000
#define   HI0_CH12_FLUSH_STATE5_SD0__PTR_NUM___S                                       0
#define   HI0_CH12_FLUSH_STATE5_SD0__DSCR_INDX_NUM___M                    0x00FF0000
#define   HI0_CH12_FLUSH_STATE5_SD0__DSCR_INDX_NUM___S                                 0
#define   HI0_CH12_FLUSH_STATE5_SD0__BUFFERED_LEN___M                     0x0000FF00
#define   HI0_CH12_FLUSH_STATE5_SD0__BUFFERED_LEN___S                                  0
#define   HI0_CH12_FLUSH_STATE5_SD0__RESERVED_BITS2_0___M                 0x00000007
#define   HI0_CH12_FLUSH_STATE5_SD0__RESERVED_BITS2_0___S                              0
#define HI0_CH13_FLUSH_STATE5_SD0                                      (0xA94001F4)
#define   HI0_CH13_FLUSH_STATE5_SD0__PTR_NUM___M                          0xFF000000
#define   HI0_CH13_FLUSH_STATE5_SD0__PTR_NUM___S                                       0
#define   HI0_CH13_FLUSH_STATE5_SD0__DSCR_INDX_NUM___M                    0x00FF0000
#define   HI0_CH13_FLUSH_STATE5_SD0__DSCR_INDX_NUM___S                                 0
#define   HI0_CH13_FLUSH_STATE5_SD0__BUFFERED_LEN___M                     0x0000FF00
#define   HI0_CH13_FLUSH_STATE5_SD0__BUFFERED_LEN___S                                  0
#define   HI0_CH13_FLUSH_STATE5_SD0__RESERVED_BITS2_0___M                 0x00000007
#define   HI0_CH13_FLUSH_STATE5_SD0__RESERVED_BITS2_0___S                              0
#define HI0_CH14_FLUSH_STATE5_SD0                                      (0xA94001F8)
#define   HI0_CH14_FLUSH_STATE5_SD0__PTR_NUM___M                          0xFF000000
#define   HI0_CH14_FLUSH_STATE5_SD0__PTR_NUM___S                                       0
#define   HI0_CH14_FLUSH_STATE5_SD0__DSCR_INDX_NUM___M                    0x00FF0000
#define   HI0_CH14_FLUSH_STATE5_SD0__DSCR_INDX_NUM___S                                 0
#define   HI0_CH14_FLUSH_STATE5_SD0__BUFFERED_LEN___M                     0x0000FF00
#define   HI0_CH14_FLUSH_STATE5_SD0__BUFFERED_LEN___S                                  0
#define   HI0_CH14_FLUSH_STATE5_SD0__RESERVED_BITS2_0___M                 0x00000007
#define   HI0_CH14_FLUSH_STATE5_SD0__RESERVED_BITS2_0___S                              0
#define HI0_CH15_FLUSH_STATE5_SD0                                      (0xA94001FC)
#define   HI0_CH15_FLUSH_STATE5_SD0__PTR_NUM___M                          0xFF000000
#define   HI0_CH15_FLUSH_STATE5_SD0__PTR_NUM___S                                       0
#define   HI0_CH15_FLUSH_STATE5_SD0__DSCR_INDX_NUM___M                    0x00FF0000
#define   HI0_CH15_FLUSH_STATE5_SD0__DSCR_INDX_NUM___S                                 0
#define   HI0_CH15_FLUSH_STATE5_SD0__BUFFERED_LEN___M                     0x0000FF00
#define   HI0_CH15_FLUSH_STATE5_SD0__BUFFERED_LEN___S                                  0
#define   HI0_CH15_FLUSH_STATE5_SD0__RESERVED_BITS2_0___M                 0x00000007
#define   HI0_CH15_FLUSH_STATE5_SD0__RESERVED_BITS2_0___S                              0
#define HI0_SEC_DOMAIN_IRQ_STATUS_SD0                                  (0xA9400380)
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_15_IRQ___M                    0x00008000
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_15_IRQ___S                                15
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_14_IRQ___M                    0x00004000
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_14_IRQ___S                                14
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_13_IRQ___M                    0x00002000
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_13_IRQ___S                                13
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_12_IRQ___M                    0x00001000
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_12_IRQ___S                                12
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_11_IRQ___M                    0x00000800
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_11_IRQ___S                                11
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_10_IRQ___M                    0x00000400
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_10_IRQ___S                                10
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_9_IRQ___M                     0x00000200
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_9_IRQ___S                                  9
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_8_IRQ___M                     0x00000100
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_8_IRQ___S                                  8
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_7_IRQ___M                     0x00000080
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_7_IRQ___S                                  7
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_6_IRQ___M                     0x00000040
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_6_IRQ___S                                  6
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_5_IRQ___M                     0x00000020
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_5_IRQ___S                                  5
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_4_IRQ___M                     0x00000010
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_4_IRQ___S                                  4
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_3_IRQ___M                     0x00000008
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_3_IRQ___S                                  3
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_2_IRQ___M                     0x00000004
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_2_IRQ___S                                  2
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_1_IRQ___M                     0x00000002
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_1_IRQ___S                                  1
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_0_IRQ___M                     0x00000001
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0__CH_0_IRQ___S                                  0
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0___M                               0x0000FFFF
#define   HI0_SEC_DOMAIN_IRQ_STATUS_SD0___S                                            0
#define HI0_CHn_RSLT_CONF_SD0(n)                                       (0xA94003004*n)
#define   HI0_CHn_RSLT_CONF_SD0_nMIN                      0
#define   HI0_CHn_RSLT_CONF_SD0_nMAX                        15
#define   HI0_CHn_RSLT_CONF_SD0_ELEM                      16
#define   HI0_CHn_RSLT_CONF_SD0__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CHn_RSLT_CONF_SD0__RESERVED_BITS31_2___S                                 2
#define   HI0_CHn_RSLT_CONF_SD0__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CHn_RSLT_CONF_SD0__FLUSH_RSLT_EN___S                                     1
#define   HI0_CHn_RSLT_CONF_SD0__IRQ_EN___M                               0x00000001
#define   HI0_CHn_RSLT_CONF_SD0__IRQ_EN___S                                            0
#define   HI0_CHn_RSLT_CONF_SD0___M                                       0xFFFFFFFF
#define   HI0_CHn_RSLT_CONF_SD0___S                                                    0
#define HI0_CH0_RSLT_CONF_SD0                                          (0xA9400300)
#define   HI0_CH0_RSLT_CONF_SD0__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH0_RSLT_CONF_SD0__RESERVED_BITS31_2___S                                 0
#define   HI0_CH0_RSLT_CONF_SD0__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH0_RSLT_CONF_SD0__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH0_RSLT_CONF_SD0__IRQ_EN___M                               0x00000001
#define   HI0_CH0_RSLT_CONF_SD0__IRQ_EN___S                                            0
#define HI0_CH1_RSLT_CONF_SD0                                          (0xA9400304)
#define   HI0_CH1_RSLT_CONF_SD0__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH1_RSLT_CONF_SD0__RESERVED_BITS31_2___S                                 0
#define   HI0_CH1_RSLT_CONF_SD0__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH1_RSLT_CONF_SD0__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH1_RSLT_CONF_SD0__IRQ_EN___M                               0x00000001
#define   HI0_CH1_RSLT_CONF_SD0__IRQ_EN___S                                            0
#define HI0_CH2_RSLT_CONF_SD0                                          (0xA9400308)
#define   HI0_CH2_RSLT_CONF_SD0__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH2_RSLT_CONF_SD0__RESERVED_BITS31_2___S                                 0
#define   HI0_CH2_RSLT_CONF_SD0__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH2_RSLT_CONF_SD0__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH2_RSLT_CONF_SD0__IRQ_EN___M                               0x00000001
#define   HI0_CH2_RSLT_CONF_SD0__IRQ_EN___S                                            0
#define HI0_CH3_RSLT_CONF_SD0                                          (0xA940030C)
#define   HI0_CH3_RSLT_CONF_SD0__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH3_RSLT_CONF_SD0__RESERVED_BITS31_2___S                                 0
#define   HI0_CH3_RSLT_CONF_SD0__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH3_RSLT_CONF_SD0__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH3_RSLT_CONF_SD0__IRQ_EN___M                               0x00000001
#define   HI0_CH3_RSLT_CONF_SD0__IRQ_EN___S                                            0
#define HI0_CH4_RSLT_CONF_SD0                                          (0xA9400310)
#define   HI0_CH4_RSLT_CONF_SD0__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH4_RSLT_CONF_SD0__RESERVED_BITS31_2___S                                 0
#define   HI0_CH4_RSLT_CONF_SD0__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH4_RSLT_CONF_SD0__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH4_RSLT_CONF_SD0__IRQ_EN___M                               0x00000001
#define   HI0_CH4_RSLT_CONF_SD0__IRQ_EN___S                                            0
#define HI0_CH5_RSLT_CONF_SD0                                          (0xA9400314)
#define   HI0_CH5_RSLT_CONF_SD0__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH5_RSLT_CONF_SD0__RESERVED_BITS31_2___S                                 0
#define   HI0_CH5_RSLT_CONF_SD0__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH5_RSLT_CONF_SD0__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH5_RSLT_CONF_SD0__IRQ_EN___M                               0x00000001
#define   HI0_CH5_RSLT_CONF_SD0__IRQ_EN___S                                            0
#define HI0_CH6_RSLT_CONF_SD0                                          (0xA9400318)
#define   HI0_CH6_RSLT_CONF_SD0__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH6_RSLT_CONF_SD0__RESERVED_BITS31_2___S                                 0
#define   HI0_CH6_RSLT_CONF_SD0__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH6_RSLT_CONF_SD0__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH6_RSLT_CONF_SD0__IRQ_EN___M                               0x00000001
#define   HI0_CH6_RSLT_CONF_SD0__IRQ_EN___S                                            0
#define HI0_CH7_RSLT_CONF_SD0                                          (0xA940031C)
#define   HI0_CH7_RSLT_CONF_SD0__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH7_RSLT_CONF_SD0__RESERVED_BITS31_2___S                                 0
#define   HI0_CH7_RSLT_CONF_SD0__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH7_RSLT_CONF_SD0__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH7_RSLT_CONF_SD0__IRQ_EN___M                               0x00000001
#define   HI0_CH7_RSLT_CONF_SD0__IRQ_EN___S                                            0
#define HI0_CH8_RSLT_CONF_SD0                                          (0xA9400320)
#define   HI0_CH8_RSLT_CONF_SD0__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH8_RSLT_CONF_SD0__RESERVED_BITS31_2___S                                 0
#define   HI0_CH8_RSLT_CONF_SD0__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH8_RSLT_CONF_SD0__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH8_RSLT_CONF_SD0__IRQ_EN___M                               0x00000001
#define   HI0_CH8_RSLT_CONF_SD0__IRQ_EN___S                                            0
#define HI0_CH9_RSLT_CONF_SD0                                          (0xA9400324)
#define   HI0_CH9_RSLT_CONF_SD0__RESERVED_BITS31_2___M                    0xFFFFFFFC
#define   HI0_CH9_RSLT_CONF_SD0__RESERVED_BITS31_2___S                                 0
#define   HI0_CH9_RSLT_CONF_SD0__FLUSH_RSLT_EN___M                        0x00000002
#define   HI0_CH9_RSLT_CONF_SD0__FLUSH_RSLT_EN___S                                     0
#define   HI0_CH9_RSLT_CONF_SD0__IRQ_EN___M                               0x00000001
#define   HI0_CH9_RSLT_CONF_SD0__IRQ_EN___S                                            0
#define HI0_CH10_RSLT_CONF_SD0                                         (0xA9400328)
#define   HI0_CH10_RSLT_CONF_SD0__RESERVED_BITS31_2___M                   0xFFFFFFFC
#define   HI0_CH10_RSLT_CONF_SD0__RESERVED_BITS31_2___S                                0
#define   HI0_CH10_RSLT_CONF_SD0__FLUSH_RSLT_EN___M                       0x00000002
#define   HI0_CH10_RSLT_CONF_SD0__FLUSH_RSLT_EN___S                                    0
#define   HI0_CH10_RSLT_CONF_SD0__IRQ_EN___M                              0x00000001
#define   HI0_CH10_RSLT_CONF_SD0__IRQ_EN___S                                           0
#define HI0_CH11_RSLT_CONF_SD0                                         (0xA940032C)
#define   HI0_CH11_RSLT_CONF_SD0__RESERVED_BITS31_2___M                   0xFFFFFFFC
#define   HI0_CH11_RSLT_CONF_SD0__RESERVED_BITS31_2___S                                0
#define   HI0_CH11_RSLT_CONF_SD0__FLUSH_RSLT_EN___M                       0x00000002
#define   HI0_CH11_RSLT_CONF_SD0__FLUSH_RSLT_EN___S                                    0
#define   HI0_CH11_RSLT_CONF_SD0__IRQ_EN___M                              0x00000001
#define   HI0_CH11_RSLT_CONF_SD0__IRQ_EN___S                                           0
#define HI0_CH12_RSLT_CONF_SD0                                         (0xA9400330)
#define   HI0_CH12_RSLT_CONF_SD0__RESERVED_BITS31_2___M                   0xFFFFFFFC
#define   HI0_CH12_RSLT_CONF_SD0__RESERVED_BITS31_2___S                                0
#define   HI0_CH12_RSLT_CONF_SD0__FLUSH_RSLT_EN___M                       0x00000002
#define   HI0_CH12_RSLT_CONF_SD0__FLUSH_RSLT_EN___S                                    0
#define   HI0_CH12_RSLT_CONF_SD0__IRQ_EN___M                              0x00000001
#define   HI0_CH12_RSLT_CONF_SD0__IRQ_EN___S                                           0
#define HI0_CH13_RSLT_CONF_SD0                                         (0xA9400334)
#define   HI0_CH13_RSLT_CONF_SD0__RESERVED_BITS31_2___M                   0xFFFFFFFC
#define   HI0_CH13_RSLT_CONF_SD0__RESERVED_BITS31_2___S                                0
#define   HI0_CH13_RSLT_CONF_SD0__FLUSH_RSLT_EN___M                       0x00000002
#define   HI0_CH13_RSLT_CONF_SD0__FLUSH_RSLT_EN___S                                    0
#define   HI0_CH13_RSLT_CONF_SD0__IRQ_EN___M                              0x00000001
#define   HI0_CH13_RSLT_CONF_SD0__IRQ_EN___S                                           0
#define HI0_CH14_RSLT_CONF_SD0                                         (0xA9400338)
#define   HI0_CH14_RSLT_CONF_SD0__RESERVED_BITS31_2___M                   0xFFFFFFFC
#define   HI0_CH14_RSLT_CONF_SD0__RESERVED_BITS31_2___S                                0
#define   HI0_CH14_RSLT_CONF_SD0__FLUSH_RSLT_EN___M                       0x00000002
#define   HI0_CH14_RSLT_CONF_SD0__FLUSH_RSLT_EN___S                                    0
#define   HI0_CH14_RSLT_CONF_SD0__IRQ_EN___M                              0x00000001
#define   HI0_CH14_RSLT_CONF_SD0__IRQ_EN___S                                           0
#define HI0_CH15_RSLT_CONF_SD0                                         (0xA940033C)
#define   HI0_CH15_RSLT_CONF_SD0__RESERVED_BITS31_2___M                   0xFFFFFFFC
#define   HI0_CH15_RSLT_CONF_SD0__RESERVED_BITS31_2___S                                0
#define   HI0_CH15_RSLT_CONF_SD0__FLUSH_RSLT_EN___M                       0x00000002
#define   HI0_CH15_RSLT_CONF_SD0__FLUSH_RSLT_EN___S                                    0
#define   HI0_CH15_RSLT_CONF_SD0__IRQ_EN___M                              0x00000001
#define   HI0_CH15_RSLT_CONF_SD0__IRQ_EN___S                                           0
#define HI0_CHn_STATUS_SD0(n)                                          (0xA94002004*n)
#define   HI0_CHn_STATUS_SD0_nMIN                         0
#define   HI0_CHn_STATUS_SD0_nMAX                           15
#define   HI0_CHn_STATUS_SD0_ELEM                         16
#define   HI0_CHn_STATUS_SD0__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CHn_STATUS_SD0__RSLT_FIFO_CNTR___S                                      29
#define   HI0_CHn_STATUS_SD0__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CHn_STATUS_SD0__CMD_PTR_FIFO_CNTR___S                                   27
#define   HI0_CHn_STATUS_SD0__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CHn_STATUS_SD0__CMD_IN_PROGRESS___S                                     26
#define   HI0_CHn_STATUS_SD0__RSLT_VLD___M                                0x00000002
#define   HI0_CHn_STATUS_SD0__RSLT_VLD___S                                             1
#define   HI0_CHn_STATUS_SD0__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CHn_STATUS_SD0__CMD_PTR_RDY___S                                          0
#define   HI0_CHn_STATUS_SD0___M                                          0xFFFFFFFF
#define   HI0_CHn_STATUS_SD0___S                                                       0
#define HI0_CH0_STATUS_SD0                                             (0xA9400200)
#define   HI0_CH0_STATUS_SD0__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH0_STATUS_SD0__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH0_STATUS_SD0__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH0_STATUS_SD0__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH0_STATUS_SD0__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH0_STATUS_SD0__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH0_STATUS_SD0__RSLT_VLD___M                                0x00000002
#define   HI0_CH0_STATUS_SD0__RSLT_VLD___S                                             0
#define   HI0_CH0_STATUS_SD0__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH0_STATUS_SD0__CMD_PTR_RDY___S                                          0
#define HI0_CH1_STATUS_SD0                                             (0xA9400204)
#define   HI0_CH1_STATUS_SD0__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH1_STATUS_SD0__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH1_STATUS_SD0__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH1_STATUS_SD0__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH1_STATUS_SD0__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH1_STATUS_SD0__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH1_STATUS_SD0__RSLT_VLD___M                                0x00000002
#define   HI0_CH1_STATUS_SD0__RSLT_VLD___S                                             0
#define   HI0_CH1_STATUS_SD0__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH1_STATUS_SD0__CMD_PTR_RDY___S                                          0
#define HI0_CH2_STATUS_SD0                                             (0xA9400208)
#define   HI0_CH2_STATUS_SD0__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH2_STATUS_SD0__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH2_STATUS_SD0__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH2_STATUS_SD0__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH2_STATUS_SD0__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH2_STATUS_SD0__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH2_STATUS_SD0__RSLT_VLD___M                                0x00000002
#define   HI0_CH2_STATUS_SD0__RSLT_VLD___S                                             0
#define   HI0_CH2_STATUS_SD0__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH2_STATUS_SD0__CMD_PTR_RDY___S                                          0
#define HI0_CH3_STATUS_SD0                                             (0xA940020C)
#define   HI0_CH3_STATUS_SD0__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH3_STATUS_SD0__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH3_STATUS_SD0__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH3_STATUS_SD0__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH3_STATUS_SD0__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH3_STATUS_SD0__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH3_STATUS_SD0__RSLT_VLD___M                                0x00000002
#define   HI0_CH3_STATUS_SD0__RSLT_VLD___S                                             0
#define   HI0_CH3_STATUS_SD0__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH3_STATUS_SD0__CMD_PTR_RDY___S                                          0
#define HI0_CH4_STATUS_SD0                                             (0xA9400210)
#define   HI0_CH4_STATUS_SD0__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH4_STATUS_SD0__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH4_STATUS_SD0__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH4_STATUS_SD0__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH4_STATUS_SD0__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH4_STATUS_SD0__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH4_STATUS_SD0__RSLT_VLD___M                                0x00000002
#define   HI0_CH4_STATUS_SD0__RSLT_VLD___S                                             0
#define   HI0_CH4_STATUS_SD0__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH4_STATUS_SD0__CMD_PTR_RDY___S                                          0
#define HI0_CH5_STATUS_SD0                                             (0xA9400214)
#define   HI0_CH5_STATUS_SD0__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH5_STATUS_SD0__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH5_STATUS_SD0__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH5_STATUS_SD0__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH5_STATUS_SD0__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH5_STATUS_SD0__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH5_STATUS_SD0__RSLT_VLD___M                                0x00000002
#define   HI0_CH5_STATUS_SD0__RSLT_VLD___S                                             0
#define   HI0_CH5_STATUS_SD0__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH5_STATUS_SD0__CMD_PTR_RDY___S                                          0
#define HI0_CH6_STATUS_SD0                                             (0xA9400218)
#define   HI0_CH6_STATUS_SD0__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH6_STATUS_SD0__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH6_STATUS_SD0__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH6_STATUS_SD0__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH6_STATUS_SD0__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH6_STATUS_SD0__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH6_STATUS_SD0__RSLT_VLD___M                                0x00000002
#define   HI0_CH6_STATUS_SD0__RSLT_VLD___S                                             0
#define   HI0_CH6_STATUS_SD0__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH6_STATUS_SD0__CMD_PTR_RDY___S                                          0
#define HI0_CH7_STATUS_SD0                                             (0xA940021C)
#define   HI0_CH7_STATUS_SD0__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH7_STATUS_SD0__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH7_STATUS_SD0__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH7_STATUS_SD0__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH7_STATUS_SD0__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH7_STATUS_SD0__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH7_STATUS_SD0__RSLT_VLD___M                                0x00000002
#define   HI0_CH7_STATUS_SD0__RSLT_VLD___S                                             0
#define   HI0_CH7_STATUS_SD0__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH7_STATUS_SD0__CMD_PTR_RDY___S                                          0
#define HI0_CH8_STATUS_SD0                                             (0xA9400220)
#define   HI0_CH8_STATUS_SD0__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH8_STATUS_SD0__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH8_STATUS_SD0__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH8_STATUS_SD0__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH8_STATUS_SD0__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH8_STATUS_SD0__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH8_STATUS_SD0__RSLT_VLD___M                                0x00000002
#define   HI0_CH8_STATUS_SD0__RSLT_VLD___S                                             0
#define   HI0_CH8_STATUS_SD0__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH8_STATUS_SD0__CMD_PTR_RDY___S                                          0
#define HI0_CH9_STATUS_SD0                                             (0xA9400224)
#define   HI0_CH9_STATUS_SD0__RSLT_FIFO_CNTR___M                          0xE0000000
#define   HI0_CH9_STATUS_SD0__RSLT_FIFO_CNTR___S                                       0
#define   HI0_CH9_STATUS_SD0__CMD_PTR_FIFO_CNTR___M                       0x18000000
#define   HI0_CH9_STATUS_SD0__CMD_PTR_FIFO_CNTR___S                                    0
#define   HI0_CH9_STATUS_SD0__CMD_IN_PROGRESS___M                         0x04000000
#define   HI0_CH9_STATUS_SD0__CMD_IN_PROGRESS___S                                      0
#define   HI0_CH9_STATUS_SD0__RSLT_VLD___M                                0x00000002
#define   HI0_CH9_STATUS_SD0__RSLT_VLD___S                                             0
#define   HI0_CH9_STATUS_SD0__CMD_PTR_RDY___M                             0x00000001
#define   HI0_CH9_STATUS_SD0__CMD_PTR_RDY___S                                          0
#define HI0_CH10_STATUS_SD0                                            (0xA9400228)
#define   HI0_CH10_STATUS_SD0__RSLT_FIFO_CNTR___M                         0xE0000000
#define   HI0_CH10_STATUS_SD0__RSLT_FIFO_CNTR___S                                      0
#define   HI0_CH10_STATUS_SD0__CMD_PTR_FIFO_CNTR___M                      0x18000000
#define   HI0_CH10_STATUS_SD0__CMD_PTR_FIFO_CNTR___S                                   0
#define   HI0_CH10_STATUS_SD0__CMD_IN_PROGRESS___M                        0x04000000
#define   HI0_CH10_STATUS_SD0__CMD_IN_PROGRESS___S                                     0
#define   HI0_CH10_STATUS_SD0__RSLT_VLD___M                               0x00000002
#define   HI0_CH10_STATUS_SD0__RSLT_VLD___S                                            0
#define   HI0_CH10_STATUS_SD0__CMD_PTR_RDY___M                            0x00000001
#define   HI0_CH10_STATUS_SD0__CMD_PTR_RDY___S                                         0
#define HI0_CH11_STATUS_SD0                                            (0xA940022C)
#define   HI0_CH11_STATUS_SD0__RSLT_FIFO_CNTR___M                         0xE0000000
#define   HI0_CH11_STATUS_SD0__RSLT_FIFO_CNTR___S                                      0
#define   HI0_CH11_STATUS_SD0__CMD_PTR_FIFO_CNTR___M                      0x18000000
#define   HI0_CH11_STATUS_SD0__CMD_PTR_FIFO_CNTR___S                                   0
#define   HI0_CH11_STATUS_SD0__CMD_IN_PROGRESS___M                        0x04000000
#define   HI0_CH11_STATUS_SD0__CMD_IN_PROGRESS___S                                     0
#define   HI0_CH11_STATUS_SD0__RSLT_VLD___M                               0x00000002
#define   HI0_CH11_STATUS_SD0__RSLT_VLD___S                                            0
#define   HI0_CH11_STATUS_SD0__CMD_PTR_RDY___M                            0x00000001
#define   HI0_CH11_STATUS_SD0__CMD_PTR_RDY___S                                         0
#define HI0_CH12_STATUS_SD0                                            (0xA9400230)
#define   HI0_CH12_STATUS_SD0__RSLT_FIFO_CNTR___M                         0xE0000000
#define   HI0_CH12_STATUS_SD0__RSLT_FIFO_CNTR___S                                      0
#define   HI0_CH12_STATUS_SD0__CMD_PTR_FIFO_CNTR___M                      0x18000000
#define   HI0_CH12_STATUS_SD0__CMD_PTR_FIFO_CNTR___S                                   0
#define   HI0_CH12_STATUS_SD0__CMD_IN_PROGRESS___M                        0x04000000
#define   HI0_CH12_STATUS_SD0__CMD_IN_PROGRESS___S                                     0
#define   HI0_CH12_STATUS_SD0__RSLT_VLD___M                               0x00000002
#define   HI0_CH12_STATUS_SD0__RSLT_VLD___S                                            0
#define   HI0_CH12_STATUS_SD0__CMD_PTR_RDY___M                            0x00000001
#define   HI0_CH12_STATUS_SD0__CMD_PTR_RDY___S                                         0
#define HI0_CH13_STATUS_SD0                                            (0xA9400234)
#define   HI0_CH13_STATUS_SD0__RSLT_FIFO_CNTR___M                         0xE0000000
#define   HI0_CH13_STATUS_SD0__RSLT_FIFO_CNTR___S                                      0
#define   HI0_CH13_STATUS_SD0__CMD_PTR_FIFO_CNTR___M                      0x18000000
#define   HI0_CH13_STATUS_SD0__CMD_PTR_FIFO_CNTR___S                                   0
#define   HI0_CH13_STATUS_SD0__CMD_IN_PROGRESS___M                        0x04000000
#define   HI0_CH13_STATUS_SD0__CMD_IN_PROGRESS___S                                     0
#define   HI0_CH13_STATUS_SD0__RSLT_VLD___M                               0x00000002
#define   HI0_CH13_STATUS_SD0__RSLT_VLD___S                                            0
#define   HI0_CH13_STATUS_SD0__CMD_PTR_RDY___M                            0x00000001
#define   HI0_CH13_STATUS_SD0__CMD_PTR_RDY___S                                         0
#define HI0_CH14_STATUS_SD0                                            (0xA9400238)
#define   HI0_CH14_STATUS_SD0__RSLT_FIFO_CNTR___M                         0xE0000000
#define   HI0_CH14_STATUS_SD0__RSLT_FIFO_CNTR___S                                      0
#define   HI0_CH14_STATUS_SD0__CMD_PTR_FIFO_CNTR___M                      0x18000000
#define   HI0_CH14_STATUS_SD0__CMD_PTR_FIFO_CNTR___S                                   0
#define   HI0_CH14_STATUS_SD0__CMD_IN_PROGRESS___M                        0x04000000
#define   HI0_CH14_STATUS_SD0__CMD_IN_PROGRESS___S                                     0
#define   HI0_CH14_STATUS_SD0__RSLT_VLD___M                               0x00000002
#define   HI0_CH14_STATUS_SD0__RSLT_VLD___S                                            0
#define   HI0_CH14_STATUS_SD0__CMD_PTR_RDY___M                            0x00000001
#define   HI0_CH14_STATUS_SD0__CMD_PTR_RDY___S                                         0
#define HI0_CH15_STATUS_SD0                                            (0xA940023C)
#define   HI0_CH15_STATUS_SD0__RSLT_FIFO_CNTR___M                         0xE0000000
#define   HI0_CH15_STATUS_SD0__RSLT_FIFO_CNTR___S                                      0
#define   HI0_CH15_STATUS_SD0__CMD_PTR_FIFO_CNTR___M                      0x18000000
#define   HI0_CH15_STATUS_SD0__CMD_PTR_FIFO_CNTR___S                                   0
#define   HI0_CH15_STATUS_SD0__CMD_IN_PROGRESS___M                        0x04000000
#define   HI0_CH15_STATUS_SD0__CMD_IN_PROGRESS___S                                     0
#define   HI0_CH15_STATUS_SD0__RSLT_VLD___M                               0x00000002
#define   HI0_CH15_STATUS_SD0__RSLT_VLD___S                                            0
#define   HI0_CH15_STATUS_SD0__CMD_PTR_RDY___M                            0x00000001
#define   HI0_CH15_STATUS_SD0__CMD_PTR_RDY___S                                         0
#define HI0_CHn_CONF(n)                                                (0xA94002404*n)
#define   HI0_CHn_CONF_nMIN                               0
#define   HI0_CHn_CONF_nMAX                                 15
#define   HI0_CHn_CONF_ELEM                               16
#define   HI0_CHn_CONF__OTHER_CH_BLK_MASK___M                             0xFFFF0000
#define   HI0_CHn_CONF__OTHER_CH_BLK_MASK___S                                         16
#define   HI0_CHn_CONF__RSLT_CONF_SHADOW_EN___M                           0x00001000
#define   HI0_CHn_CONF__RSLT_CONF_SHADOW_EN___S                                       12
#define   HI0_CHn_CONF__MPU_DISABLE___M                                   0x00000800
#define   HI0_CHn_CONF__MPU_DISABLE___S                                               11
#define   HI0_CHn_CONF__RESERVED_BIT10___M                                0x00000400
#define   HI0_CHn_CONF__RESERVED_BIT10___S                                            10
#define   HI0_CHn_CONF__PERM_MPU_CONF___M                                 0x00000200
#define   HI0_CHn_CONF__PERM_MPU_CONF___S                                              9
#define   HI0_CHn_CONF__RESERVED_BIT8___M                                 0x00000100
#define   HI0_CHn_CONF__RESERVED_BIT8___S                                              8
#define   HI0_CHn_CONF__FLUSH_RSLT_EN___M                                 0x00000080
#define   HI0_CHn_CONF__FLUSH_RSLT_EN___S                                              7
#define   HI0_CHn_CONF__IRQ_EN___M                                        0x00000040
#define   HI0_CHn_CONF__IRQ_EN___S                                                     6
#define   HI0_CHn_CONF__SEC_DOMAIN___M                                    0x00000030
#define   HI0_CHn_CONF__SEC_DOMAIN___S                                                 4
#define   HI0_CHn_CONF__PRIORITY___M                                      0x0000000F
#define   HI0_CHn_CONF__PRIORITY___S                                                   0
#define   HI0_CHn_CONF___M                                                0xFFFFFFFF
#define   HI0_CHn_CONF___S                                                             0
#define HI0_CH0_CONF                                                   (0xA9400240)
#define   HI0_CH0_CONF__OTHER_CH_BLK_MASK___M                             0xFFFF0000
#define   HI0_CH0_CONF__OTHER_CH_BLK_MASK___S                                          0
#define   HI0_CH0_CONF__RSLT_CONF_SHADOW_EN___M                           0x00001000
#define   HI0_CH0_CONF__RSLT_CONF_SHADOW_EN___S                                        0
#define   HI0_CH0_CONF__MPU_DISABLE___M                                   0x00000800
#define   HI0_CH0_CONF__MPU_DISABLE___S                                                0
#define   HI0_CH0_CONF__RESERVED_BIT10___M                                0x00000400
#define   HI0_CH0_CONF__RESERVED_BIT10___S                                             0
#define   HI0_CH0_CONF__PERM_MPU_CONF___M                                 0x00000200
#define   HI0_CH0_CONF__PERM_MPU_CONF___S                                              0
#define   HI0_CH0_CONF__RESERVED_BIT8___M                                 0x00000100
#define   HI0_CH0_CONF__RESERVED_BIT8___S                                              0
#define   HI0_CH0_CONF__FLUSH_RSLT_EN___M                                 0x00000080
#define   HI0_CH0_CONF__FLUSH_RSLT_EN___S                                              0
#define   HI0_CH0_CONF__IRQ_EN___M                                        0x00000040
#define   HI0_CH0_CONF__IRQ_EN___S                                                     0
#define   HI0_CH0_CONF__SEC_DOMAIN___M                                    0x00000030
#define   HI0_CH0_CONF__SEC_DOMAIN___S                                                 0
#define   HI0_CH0_CONF__PRIORITY___M                                      0x0000000F
#define   HI0_CH0_CONF__PRIORITY___S                                                   0
#define HI0_CH1_CONF                                                   (0xA9400244)
#define   HI0_CH1_CONF__OTHER_CH_BLK_MASK___M                             0xFFFF0000
#define   HI0_CH1_CONF__OTHER_CH_BLK_MASK___S                                          0
#define   HI0_CH1_CONF__RSLT_CONF_SHADOW_EN___M                           0x00001000
#define   HI0_CH1_CONF__RSLT_CONF_SHADOW_EN___S                                        0
#define   HI0_CH1_CONF__MPU_DISABLE___M                                   0x00000800
#define   HI0_CH1_CONF__MPU_DISABLE___S                                                0
#define   HI0_CH1_CONF__RESERVED_BIT10___M                                0x00000400
#define   HI0_CH1_CONF__RESERVED_BIT10___S                                             0
#define   HI0_CH1_CONF__PERM_MPU_CONF___M                                 0x00000200
#define   HI0_CH1_CONF__PERM_MPU_CONF___S                                              0
#define   HI0_CH1_CONF__RESERVED_BIT8___M                                 0x00000100
#define   HI0_CH1_CONF__RESERVED_BIT8___S                                              0
#define   HI0_CH1_CONF__FLUSH_RSLT_EN___M                                 0x00000080
#define   HI0_CH1_CONF__FLUSH_RSLT_EN___S                                              0
#define   HI0_CH1_CONF__IRQ_EN___M                                        0x00000040
#define   HI0_CH1_CONF__IRQ_EN___S                                                     0
#define   HI0_CH1_CONF__SEC_DOMAIN___M                                    0x00000030
#define   HI0_CH1_CONF__SEC_DOMAIN___S                                                 0
#define   HI0_CH1_CONF__PRIORITY___M                                      0x0000000F
#define   HI0_CH1_CONF__PRIORITY___S                                                   0
#define HI0_CH2_CONF                                                   (0xA9400248)
#define   HI0_CH2_CONF__OTHER_CH_BLK_MASK___M                             0xFFFF0000
#define   HI0_CH2_CONF__OTHER_CH_BLK_MASK___S                                          0
#define   HI0_CH2_CONF__RSLT_CONF_SHADOW_EN___M                           0x00001000
#define   HI0_CH2_CONF__RSLT_CONF_SHADOW_EN___S                                        0
#define   HI0_CH2_CONF__MPU_DISABLE___M                                   0x00000800
#define   HI0_CH2_CONF__MPU_DISABLE___S                                                0
#define   HI0_CH2_CONF__RESERVED_BIT10___M                                0x00000400
#define   HI0_CH2_CONF__RESERVED_BIT10___S                                             0
#define   HI0_CH2_CONF__PERM_MPU_CONF___M                                 0x00000200
#define   HI0_CH2_CONF__PERM_MPU_CONF___S                                              0
#define   HI0_CH2_CONF__RESERVED_BIT8___M                                 0x00000100
#define   HI0_CH2_CONF__RESERVED_BIT8___S                                              0
#define   HI0_CH2_CONF__FLUSH_RSLT_EN___M                                 0x00000080
#define   HI0_CH2_CONF__FLUSH_RSLT_EN___S                                              0
#define   HI0_CH2_CONF__IRQ_EN___M                                        0x00000040
#define   HI0_CH2_CONF__IRQ_EN___S                                                     0
#define   HI0_CH2_CONF__SEC_DOMAIN___M                                    0x00000030
#define   HI0_CH2_CONF__SEC_DOMAIN___S                                                 0
#define   HI0_CH2_CONF__PRIORITY___M                                      0x0000000F
#define   HI0_CH2_CONF__PRIORITY___S                                                   0
#define HI0_CH3_CONF                                                   (0xA940024C)
#define   HI0_CH3_CONF__OTHER_CH_BLK_MASK___M                             0xFFFF0000
#define   HI0_CH3_CONF__OTHER_CH_BLK_MASK___S                                          0
#define   HI0_CH3_CONF__RSLT_CONF_SHADOW_EN___M                           0x00001000
#define   HI0_CH3_CONF__RSLT_CONF_SHADOW_EN___S                                        0
#define   HI0_CH3_CONF__MPU_DISABLE___M                                   0x00000800
#define   HI0_CH3_CONF__MPU_DISABLE___S                                                0
#define   HI0_CH3_CONF__RESERVED_BIT10___M                                0x00000400
#define   HI0_CH3_CONF__RESERVED_BIT10___S                                             0
#define   HI0_CH3_CONF__PERM_MPU_CONF___M                                 0x00000200
#define   HI0_CH3_CONF__PERM_MPU_CONF___S                                              0
#define   HI0_CH3_CONF__RESERVED_BIT8___M                                 0x00000100
#define   HI0_CH3_CONF__RESERVED_BIT8___S                                              0
#define   HI0_CH3_CONF__FLUSH_RSLT_EN___M                                 0x00000080
#define   HI0_CH3_CONF__FLUSH_RSLT_EN___S                                              0
#define   HI0_CH3_CONF__IRQ_EN___M                                        0x00000040
#define   HI0_CH3_CONF__IRQ_EN___S                                                     0
#define   HI0_CH3_CONF__SEC_DOMAIN___M                                    0x00000030
#define   HI0_CH3_CONF__SEC_DOMAIN___S                                                 0
#define   HI0_CH3_CONF__PRIORITY___M                                      0x0000000F
#define   HI0_CH3_CONF__PRIORITY___S                                                   0
#define HI0_CH4_CONF                                                   (0xA9400250)
#define   HI0_CH4_CONF__OTHER_CH_BLK_MASK___M                             0xFFFF0000
#define   HI0_CH4_CONF__OTHER_CH_BLK_MASK___S                                          0
#define   HI0_CH4_CONF__RSLT_CONF_SHADOW_EN___M                           0x00001000
#define   HI0_CH4_CONF__RSLT_CONF_SHADOW_EN___S                                        0
#define   HI0_CH4_CONF__MPU_DISABLE___M                                   0x00000800
#define   HI0_CH4_CONF__MPU_DISABLE___S                                                0
#define   HI0_CH4_CONF__RESERVED_BIT10___M                                0x00000400
#define   HI0_CH4_CONF__RESERVED_BIT10___S                                             0
#define   HI0_CH4_CONF__PERM_MPU_CONF___M                                 0x00000200
#define   HI0_CH4_CONF__PERM_MPU_CONF___S                                              0
#define   HI0_CH4_CONF__RESERVED_BIT8___M                                 0x00000100
#define   HI0_CH4_CONF__RESERVED_BIT8___S                                              0
#define   HI0_CH4_CONF__FLUSH_RSLT_EN___M                                 0x00000080
#define   HI0_CH4_CONF__FLUSH_RSLT_EN___S                                              0
#define   HI0_CH4_CONF__IRQ_EN___M                                        0x00000040
#define   HI0_CH4_CONF__IRQ_EN___S                                                     0
#define   HI0_CH4_CONF__SEC_DOMAIN___M                                    0x00000030
#define   HI0_CH4_CONF__SEC_DOMAIN___S                                                 0
#define   HI0_CH4_CONF__PRIORITY___M                                      0x0000000F
#define   HI0_CH4_CONF__PRIORITY___S                                                   0
#define HI0_CH5_CONF                                                   (0xA9400254)
#define   HI0_CH5_CONF__OTHER_CH_BLK_MASK___M                             0xFFFF0000
#define   HI0_CH5_CONF__OTHER_CH_BLK_MASK___S                                          0
#define   HI0_CH5_CONF__RSLT_CONF_SHADOW_EN___M                           0x00001000
#define   HI0_CH5_CONF__RSLT_CONF_SHADOW_EN___S                                        0
#define   HI0_CH5_CONF__MPU_DISABLE___M                                   0x00000800
#define   HI0_CH5_CONF__MPU_DISABLE___S                                                0
#define   HI0_CH5_CONF__RESERVED_BIT10___M                                0x00000400
#define   HI0_CH5_CONF__RESERVED_BIT10___S                                             0
#define   HI0_CH5_CONF__PERM_MPU_CONF___M                                 0x00000200
#define   HI0_CH5_CONF__PERM_MPU_CONF___S                                              0
#define   HI0_CH5_CONF__RESERVED_BIT8___M                                 0x00000100
#define   HI0_CH5_CONF__RESERVED_BIT8___S                                              0
#define   HI0_CH5_CONF__FLUSH_RSLT_EN___M                                 0x00000080
#define   HI0_CH5_CONF__FLUSH_RSLT_EN___S                                              0
#define   HI0_CH5_CONF__IRQ_EN___M                                        0x00000040
#define   HI0_CH5_CONF__IRQ_EN___S                                                     0
#define   HI0_CH5_CONF__SEC_DOMAIN___M                                    0x00000030
#define   HI0_CH5_CONF__SEC_DOMAIN___S                                                 0
#define   HI0_CH5_CONF__PRIORITY___M                                      0x0000000F
#define   HI0_CH5_CONF__PRIORITY___S                                                   0
#define HI0_CH6_CONF                                                   (0xA9400258)
#define   HI0_CH6_CONF__OTHER_CH_BLK_MASK___M                             0xFFFF0000
#define   HI0_CH6_CONF__OTHER_CH_BLK_MASK___S                                          0
#define   HI0_CH6_CONF__RSLT_CONF_SHADOW_EN___M                           0x00001000
#define   HI0_CH6_CONF__RSLT_CONF_SHADOW_EN___S                                        0
#define   HI0_CH6_CONF__MPU_DISABLE___M                                   0x00000800
#define   HI0_CH6_CONF__MPU_DISABLE___S                                                0
#define   HI0_CH6_CONF__RESERVED_BIT10___M                                0x00000400
#define   HI0_CH6_CONF__RESERVED_BIT10___S                                             0
#define   HI0_CH6_CONF__PERM_MPU_CONF___M                                 0x00000200
#define   HI0_CH6_CONF__PERM_MPU_CONF___S                                              0
#define   HI0_CH6_CONF__RESERVED_BIT8___M                                 0x00000100
#define   HI0_CH6_CONF__RESERVED_BIT8___S                                              0
#define   HI0_CH6_CONF__FLUSH_RSLT_EN___M                                 0x00000080
#define   HI0_CH6_CONF__FLUSH_RSLT_EN___S                                              0
#define   HI0_CH6_CONF__IRQ_EN___M                                        0x00000040
#define   HI0_CH6_CONF__IRQ_EN___S                                                     0
#define   HI0_CH6_CONF__SEC_DOMAIN___M                                    0x00000030
#define   HI0_CH6_CONF__SEC_DOMAIN___S                                                 0
#define   HI0_CH6_CONF__PRIORITY___M                                      0x0000000F
#define   HI0_CH6_CONF__PRIORITY___S                                                   0
#define HI0_CH7_CONF                                                   (0xA940025C)
#define   HI0_CH7_CONF__OTHER_CH_BLK_MASK___M                             0xFFFF0000
#define   HI0_CH7_CONF__OTHER_CH_BLK_MASK___S                                          0
#define   HI0_CH7_CONF__RSLT_CONF_SHADOW_EN___M                           0x00001000
#define   HI0_CH7_CONF__RSLT_CONF_SHADOW_EN___S                                        0
#define   HI0_CH7_CONF__MPU_DISABLE___M                                   0x00000800
#define   HI0_CH7_CONF__MPU_DISABLE___S                                                0
#define   HI0_CH7_CONF__RESERVED_BIT10___M                                0x00000400
#define   HI0_CH7_CONF__RESERVED_BIT10___S                                             0
#define   HI0_CH7_CONF__PERM_MPU_CONF___M                                 0x00000200
#define   HI0_CH7_CONF__PERM_MPU_CONF___S                                              0
#define   HI0_CH7_CONF__RESERVED_BIT8___M                                 0x00000100
#define   HI0_CH7_CONF__RESERVED_BIT8___S                                              0
#define   HI0_CH7_CONF__FLUSH_RSLT_EN___M                                 0x00000080
#define   HI0_CH7_CONF__FLUSH_RSLT_EN___S                                              0
#define   HI0_CH7_CONF__IRQ_EN___M                                        0x00000040
#define   HI0_CH7_CONF__IRQ_EN___S                                                     0
#define   HI0_CH7_CONF__SEC_DOMAIN___M                                    0x00000030
#define   HI0_CH7_CONF__SEC_DOMAIN___S                                                 0
#define   HI0_CH7_CONF__PRIORITY___M                                      0x0000000F
#define   HI0_CH7_CONF__PRIORITY___S                                                   0
#define HI0_CH8_CONF                                                   (0xA9400260)
#define   HI0_CH8_CONF__OTHER_CH_BLK_MASK___M                             0xFFFF0000
#define   HI0_CH8_CONF__OTHER_CH_BLK_MASK___S                                          0
#define   HI0_CH8_CONF__RSLT_CONF_SHADOW_EN___M                           0x00001000
#define   HI0_CH8_CONF__RSLT_CONF_SHADOW_EN___S                                        0
#define   HI0_CH8_CONF__MPU_DISABLE___M                                   0x00000800
#define   HI0_CH8_CONF__MPU_DISABLE___S                                                0
#define   HI0_CH8_CONF__RESERVED_BIT10___M                                0x00000400
#define   HI0_CH8_CONF__RESERVED_BIT10___S                                             0
#define   HI0_CH8_CONF__PERM_MPU_CONF___M                                 0x00000200
#define   HI0_CH8_CONF__PERM_MPU_CONF___S                                              0
#define   HI0_CH8_CONF__RESERVED_BIT8___M                                 0x00000100
#define   HI0_CH8_CONF__RESERVED_BIT8___S                                              0
#define   HI0_CH8_CONF__FLUSH_RSLT_EN___M                                 0x00000080
#define   HI0_CH8_CONF__FLUSH_RSLT_EN___S                                              0
#define   HI0_CH8_CONF__IRQ_EN___M                                        0x00000040
#define   HI0_CH8_CONF__IRQ_EN___S                                                     0
#define   HI0_CH8_CONF__SEC_DOMAIN___M                                    0x00000030
#define   HI0_CH8_CONF__SEC_DOMAIN___S                                                 0
#define   HI0_CH8_CONF__PRIORITY___M                                      0x0000000F
#define   HI0_CH8_CONF__PRIORITY___S                                                   0
#define HI0_CH9_CONF                                                   (0xA9400264)
#define   HI0_CH9_CONF__OTHER_CH_BLK_MASK___M                             0xFFFF0000
#define   HI0_CH9_CONF__OTHER_CH_BLK_MASK___S                                          0
#define   HI0_CH9_CONF__RSLT_CONF_SHADOW_EN___M                           0x00001000
#define   HI0_CH9_CONF__RSLT_CONF_SHADOW_EN___S                                        0
#define   HI0_CH9_CONF__MPU_DISABLE___M                                   0x00000800
#define   HI0_CH9_CONF__MPU_DISABLE___S                                                0
#define   HI0_CH9_CONF__RESERVED_BIT10___M                                0x00000400
#define   HI0_CH9_CONF__RESERVED_BIT10___S                                             0
#define   HI0_CH9_CONF__PERM_MPU_CONF___M                                 0x00000200
#define   HI0_CH9_CONF__PERM_MPU_CONF___S                                              0
#define   HI0_CH9_CONF__RESERVED_BIT8___M                                 0x00000100
#define   HI0_CH9_CONF__RESERVED_BIT8___S                                              0
#define   HI0_CH9_CONF__FLUSH_RSLT_EN___M                                 0x00000080
#define   HI0_CH9_CONF__FLUSH_RSLT_EN___S                                              0
#define   HI0_CH9_CONF__IRQ_EN___M                                        0x00000040
#define   HI0_CH9_CONF__IRQ_EN___S                                                     0
#define   HI0_CH9_CONF__SEC_DOMAIN___M                                    0x00000030
#define   HI0_CH9_CONF__SEC_DOMAIN___S                                                 0
#define   HI0_CH9_CONF__PRIORITY___M                                      0x0000000F
#define   HI0_CH9_CONF__PRIORITY___S                                                   0
#define HI0_CH10_CONF                                                  (0xA9400268)
#define   HI0_CH10_CONF__OTHER_CH_BLK_MASK___M                            0xFFFF0000
#define   HI0_CH10_CONF__OTHER_CH_BLK_MASK___S                                         0
#define   HI0_CH10_CONF__RSLT_CONF_SHADOW_EN___M                          0x00001000
#define   HI0_CH10_CONF__RSLT_CONF_SHADOW_EN___S                                       0
#define   HI0_CH10_CONF__MPU_DISABLE___M                                  0x00000800
#define   HI0_CH10_CONF__MPU_DISABLE___S                                               0
#define   HI0_CH10_CONF__RESERVED_BIT10___M                               0x00000400
#define   HI0_CH10_CONF__RESERVED_BIT10___S                                            0
#define   HI0_CH10_CONF__PERM_MPU_CONF___M                                0x00000200
#define   HI0_CH10_CONF__PERM_MPU_CONF___S                                             0
#define   HI0_CH10_CONF__RESERVED_BIT8___M                                0x00000100
#define   HI0_CH10_CONF__RESERVED_BIT8___S                                             0
#define   HI0_CH10_CONF__FLUSH_RSLT_EN___M                                0x00000080
#define   HI0_CH10_CONF__FLUSH_RSLT_EN___S                                             0
#define   HI0_CH10_CONF__IRQ_EN___M                                       0x00000040
#define   HI0_CH10_CONF__IRQ_EN___S                                                    0
#define   HI0_CH10_CONF__SEC_DOMAIN___M                                   0x00000030
#define   HI0_CH10_CONF__SEC_DOMAIN___S                                                0
#define   HI0_CH10_CONF__PRIORITY___M                                     0x0000000F
#define   HI0_CH10_CONF__PRIORITY___S                                                  0
#define HI0_CH11_CONF                                                  (0xA940026C)
#define   HI0_CH11_CONF__OTHER_CH_BLK_MASK___M                            0xFFFF0000
#define   HI0_CH11_CONF__OTHER_CH_BLK_MASK___S                                         0
#define   HI0_CH11_CONF__RSLT_CONF_SHADOW_EN___M                          0x00001000
#define   HI0_CH11_CONF__RSLT_CONF_SHADOW_EN___S                                       0
#define   HI0_CH11_CONF__MPU_DISABLE___M                                  0x00000800
#define   HI0_CH11_CONF__MPU_DISABLE___S                                               0
#define   HI0_CH11_CONF__RESERVED_BIT10___M                               0x00000400
#define   HI0_CH11_CONF__RESERVED_BIT10___S                                            0
#define   HI0_CH11_CONF__PERM_MPU_CONF___M                                0x00000200
#define   HI0_CH11_CONF__PERM_MPU_CONF___S                                             0
#define   HI0_CH11_CONF__RESERVED_BIT8___M                                0x00000100
#define   HI0_CH11_CONF__RESERVED_BIT8___S                                             0
#define   HI0_CH11_CONF__FLUSH_RSLT_EN___M                                0x00000080
#define   HI0_CH11_CONF__FLUSH_RSLT_EN___S                                             0
#define   HI0_CH11_CONF__IRQ_EN___M                                       0x00000040
#define   HI0_CH11_CONF__IRQ_EN___S                                                    0
#define   HI0_CH11_CONF__SEC_DOMAIN___M                                   0x00000030
#define   HI0_CH11_CONF__SEC_DOMAIN___S                                                0
#define   HI0_CH11_CONF__PRIORITY___M                                     0x0000000F
#define   HI0_CH11_CONF__PRIORITY___S                                                  0
#define HI0_CH12_CONF                                                  (0xA9400270)
#define   HI0_CH12_CONF__OTHER_CH_BLK_MASK___M                            0xFFFF0000
#define   HI0_CH12_CONF__OTHER_CH_BLK_MASK___S                                         0
#define   HI0_CH12_CONF__RSLT_CONF_SHADOW_EN___M                          0x00001000
#define   HI0_CH12_CONF__RSLT_CONF_SHADOW_EN___S                                       0
#define   HI0_CH12_CONF__MPU_DISABLE___M                                  0x00000800
#define   HI0_CH12_CONF__MPU_DISABLE___S                                               0
#define   HI0_CH12_CONF__RESERVED_BIT10___M                               0x00000400
#define   HI0_CH12_CONF__RESERVED_BIT10___S                                            0
#define   HI0_CH12_CONF__PERM_MPU_CONF___M                                0x00000200
#define   HI0_CH12_CONF__PERM_MPU_CONF___S                                             0
#define   HI0_CH12_CONF__RESERVED_BIT8___M                                0x00000100
#define   HI0_CH12_CONF__RESERVED_BIT8___S                                             0
#define   HI0_CH12_CONF__FLUSH_RSLT_EN___M                                0x00000080
#define   HI0_CH12_CONF__FLUSH_RSLT_EN___S                                             0
#define   HI0_CH12_CONF__IRQ_EN___M                                       0x00000040
#define   HI0_CH12_CONF__IRQ_EN___S                                                    0
#define   HI0_CH12_CONF__SEC_DOMAIN___M                                   0x00000030
#define   HI0_CH12_CONF__SEC_DOMAIN___S                                                0
#define   HI0_CH12_CONF__PRIORITY___M                                     0x0000000F
#define   HI0_CH12_CONF__PRIORITY___S                                                  0
#define HI0_CH13_CONF                                                  (0xA9400274)
#define   HI0_CH13_CONF__OTHER_CH_BLK_MASK___M                            0xFFFF0000
#define   HI0_CH13_CONF__OTHER_CH_BLK_MASK___S                                         0
#define   HI0_CH13_CONF__RSLT_CONF_SHADOW_EN___M                          0x00001000
#define   HI0_CH13_CONF__RSLT_CONF_SHADOW_EN___S                                       0
#define   HI0_CH13_CONF__MPU_DISABLE___M                                  0x00000800
#define   HI0_CH13_CONF__MPU_DISABLE___S                                               0
#define   HI0_CH13_CONF__RESERVED_BIT10___M                               0x00000400
#define   HI0_CH13_CONF__RESERVED_BIT10___S                                            0
#define   HI0_CH13_CONF__PERM_MPU_CONF___M                                0x00000200
#define   HI0_CH13_CONF__PERM_MPU_CONF___S                                             0
#define   HI0_CH13_CONF__RESERVED_BIT8___M                                0x00000100
#define   HI0_CH13_CONF__RESERVED_BIT8___S                                             0
#define   HI0_CH13_CONF__FLUSH_RSLT_EN___M                                0x00000080
#define   HI0_CH13_CONF__FLUSH_RSLT_EN___S                                             0
#define   HI0_CH13_CONF__IRQ_EN___M                                       0x00000040
#define   HI0_CH13_CONF__IRQ_EN___S                                                    0
#define   HI0_CH13_CONF__SEC_DOMAIN___M                                   0x00000030
#define   HI0_CH13_CONF__SEC_DOMAIN___S                                                0
#define   HI0_CH13_CONF__PRIORITY___M                                     0x0000000F
#define   HI0_CH13_CONF__PRIORITY___S                                                  0
#define HI0_CH14_CONF                                                  (0xA9400278)
#define   HI0_CH14_CONF__OTHER_CH_BLK_MASK___M                            0xFFFF0000
#define   HI0_CH14_CONF__OTHER_CH_BLK_MASK___S                                         0
#define   HI0_CH14_CONF__RSLT_CONF_SHADOW_EN___M                          0x00001000
#define   HI0_CH14_CONF__RSLT_CONF_SHADOW_EN___S                                       0
#define   HI0_CH14_CONF__MPU_DISABLE___M                                  0x00000800
#define   HI0_CH14_CONF__MPU_DISABLE___S                                               0
#define   HI0_CH14_CONF__RESERVED_BIT10___M                               0x00000400
#define   HI0_CH14_CONF__RESERVED_BIT10___S                                            0
#define   HI0_CH14_CONF__PERM_MPU_CONF___M                                0x00000200
#define   HI0_CH14_CONF__PERM_MPU_CONF___S                                             0
#define   HI0_CH14_CONF__RESERVED_BIT8___M                                0x00000100
#define   HI0_CH14_CONF__RESERVED_BIT8___S                                             0
#define   HI0_CH14_CONF__FLUSH_RSLT_EN___M                                0x00000080
#define   HI0_CH14_CONF__FLUSH_RSLT_EN___S                                             0
#define   HI0_CH14_CONF__IRQ_EN___M                                       0x00000040
#define   HI0_CH14_CONF__IRQ_EN___S                                                    0
#define   HI0_CH14_CONF__SEC_DOMAIN___M                                   0x00000030
#define   HI0_CH14_CONF__SEC_DOMAIN___S                                                0
#define   HI0_CH14_CONF__PRIORITY___M                                     0x0000000F
#define   HI0_CH14_CONF__PRIORITY___S                                                  0
#define HI0_CH15_CONF                                                  (0xA940027C)
#define   HI0_CH15_CONF__OTHER_CH_BLK_MASK___M                            0xFFFF0000
#define   HI0_CH15_CONF__OTHER_CH_BLK_MASK___S                                         0
#define   HI0_CH15_CONF__RSLT_CONF_SHADOW_EN___M                          0x00001000
#define   HI0_CH15_CONF__RSLT_CONF_SHADOW_EN___S                                       0
#define   HI0_CH15_CONF__MPU_DISABLE___M                                  0x00000800
#define   HI0_CH15_CONF__MPU_DISABLE___S                                               0
#define   HI0_CH15_CONF__RESERVED_BIT10___M                               0x00000400
#define   HI0_CH15_CONF__RESERVED_BIT10___S                                            0
#define   HI0_CH15_CONF__PERM_MPU_CONF___M                                0x00000200
#define   HI0_CH15_CONF__PERM_MPU_CONF___S                                             0
#define   HI0_CH15_CONF__RESERVED_BIT8___M                                0x00000100
#define   HI0_CH15_CONF__RESERVED_BIT8___S                                             0
#define   HI0_CH15_CONF__FLUSH_RSLT_EN___M                                0x00000080
#define   HI0_CH15_CONF__FLUSH_RSLT_EN___S                                             0
#define   HI0_CH15_CONF__IRQ_EN___M                                       0x00000040
#define   HI0_CH15_CONF__IRQ_EN___S                                                    0
#define   HI0_CH15_CONF__SEC_DOMAIN___M                                   0x00000030
#define   HI0_CH15_CONF__SEC_DOMAIN___S                                                0
#define   HI0_CH15_CONF__PRIORITY___M                                     0x0000000F
#define   HI0_CH15_CONF__PRIORITY___S                                                  0
#define HI0_CHn_DBG_0(n)                                               (0xA94002804*n)
#define   HI0_CHn_DBG_0_nMIN                              0
#define   HI0_CHn_DBG_0_nMAX                                15
#define   HI0_CHn_DBG_0_ELEM                              16
#define   HI0_CHn_DBG_0__REQ_ENG_HALT___M                                 0x00000008
#define   HI0_CHn_DBG_0__REQ_ENG_HALT___S                                              3
#define   HI0_CHn_DBG_0__CMD_ENG_HALT___M                                 0x00000004
#define   HI0_CHn_DBG_0__CMD_ENG_HALT___S                                              2
#define   HI0_CHn_DBG_0__CMD_PTR_FIFO_HALT___M                            0x00000002
#define   HI0_CHn_DBG_0__CMD_PTR_FIFO_HALT___S                                         1
#define   HI0_CHn_DBG_0__ERROR___M                                        0x00000001
#define   HI0_CHn_DBG_0__ERROR___S                                                     0
#define   HI0_CHn_DBG_0___M                                               0x0000000F
#define   HI0_CHn_DBG_0___S                                                            0
#define HI0_CH0_DBG_0                                                  (0xA9400280)
#define   HI0_CH0_DBG_0__REQ_ENG_HALT___M                                 0x00000008
#define   HI0_CH0_DBG_0__REQ_ENG_HALT___S                                              0
#define   HI0_CH0_DBG_0__CMD_ENG_HALT___M                                 0x00000004
#define   HI0_CH0_DBG_0__CMD_ENG_HALT___S                                              0
#define   HI0_CH0_DBG_0__CMD_PTR_FIFO_HALT___M                            0x00000002
#define   HI0_CH0_DBG_0__CMD_PTR_FIFO_HALT___S                                         0
#define   HI0_CH0_DBG_0__ERROR___M                                        0x00000001
#define   HI0_CH0_DBG_0__ERROR___S                                                     0
#define HI0_CH1_DBG_0                                                  (0xA9400284)
#define   HI0_CH1_DBG_0__REQ_ENG_HALT___M                                 0x00000008
#define   HI0_CH1_DBG_0__REQ_ENG_HALT___S                                              0
#define   HI0_CH1_DBG_0__CMD_ENG_HALT___M                                 0x00000004
#define   HI0_CH1_DBG_0__CMD_ENG_HALT___S                                              0
#define   HI0_CH1_DBG_0__CMD_PTR_FIFO_HALT___M                            0x00000002
#define   HI0_CH1_DBG_0__CMD_PTR_FIFO_HALT___S                                         0
#define   HI0_CH1_DBG_0__ERROR___M                                        0x00000001
#define   HI0_CH1_DBG_0__ERROR___S                                                     0
#define HI0_CH2_DBG_0                                                  (0xA9400288)
#define   HI0_CH2_DBG_0__REQ_ENG_HALT___M                                 0x00000008
#define   HI0_CH2_DBG_0__REQ_ENG_HALT___S                                              0
#define   HI0_CH2_DBG_0__CMD_ENG_HALT___M                                 0x00000004
#define   HI0_CH2_DBG_0__CMD_ENG_HALT___S                                              0
#define   HI0_CH2_DBG_0__CMD_PTR_FIFO_HALT___M                            0x00000002
#define   HI0_CH2_DBG_0__CMD_PTR_FIFO_HALT___S                                         0
#define   HI0_CH2_DBG_0__ERROR___M                                        0x00000001
#define   HI0_CH2_DBG_0__ERROR___S                                                     0
#define HI0_CH3_DBG_0                                                  (0xA940028C)
#define   HI0_CH3_DBG_0__REQ_ENG_HALT___M                                 0x00000008
#define   HI0_CH3_DBG_0__REQ_ENG_HALT___S                                              0
#define   HI0_CH3_DBG_0__CMD_ENG_HALT___M                                 0x00000004
#define   HI0_CH3_DBG_0__CMD_ENG_HALT___S                                              0
#define   HI0_CH3_DBG_0__CMD_PTR_FIFO_HALT___M                            0x00000002
#define   HI0_CH3_DBG_0__CMD_PTR_FIFO_HALT___S                                         0
#define   HI0_CH3_DBG_0__ERROR___M                                        0x00000001
#define   HI0_CH3_DBG_0__ERROR___S                                                     0
#define HI0_CH4_DBG_0                                                  (0xA9400290)
#define   HI0_CH4_DBG_0__REQ_ENG_HALT___M                                 0x00000008
#define   HI0_CH4_DBG_0__REQ_ENG_HALT___S                                              0
#define   HI0_CH4_DBG_0__CMD_ENG_HALT___M                                 0x00000004
#define   HI0_CH4_DBG_0__CMD_ENG_HALT___S                                              0
#define   HI0_CH4_DBG_0__CMD_PTR_FIFO_HALT___M                            0x00000002
#define   HI0_CH4_DBG_0__CMD_PTR_FIFO_HALT___S                                         0
#define   HI0_CH4_DBG_0__ERROR___M                                        0x00000001
#define   HI0_CH4_DBG_0__ERROR___S                                                     0
#define HI0_CH5_DBG_0                                                  (0xA9400294)
#define   HI0_CH5_DBG_0__REQ_ENG_HALT___M                                 0x00000008
#define   HI0_CH5_DBG_0__REQ_ENG_HALT___S                                              0
#define   HI0_CH5_DBG_0__CMD_ENG_HALT___M                                 0x00000004
#define   HI0_CH5_DBG_0__CMD_ENG_HALT___S                                              0
#define   HI0_CH5_DBG_0__CMD_PTR_FIFO_HALT___M                            0x00000002
#define   HI0_CH5_DBG_0__CMD_PTR_FIFO_HALT___S                                         0
#define   HI0_CH5_DBG_0__ERROR___M                                        0x00000001
#define   HI0_CH5_DBG_0__ERROR___S                                                     0
#define HI0_CH6_DBG_0                                                  (0xA9400298)
#define   HI0_CH6_DBG_0__REQ_ENG_HALT___M                                 0x00000008
#define   HI0_CH6_DBG_0__REQ_ENG_HALT___S                                              0
#define   HI0_CH6_DBG_0__CMD_ENG_HALT___M                                 0x00000004
#define   HI0_CH6_DBG_0__CMD_ENG_HALT___S                                              0
#define   HI0_CH6_DBG_0__CMD_PTR_FIFO_HALT___M                            0x00000002
#define   HI0_CH6_DBG_0__CMD_PTR_FIFO_HALT___S                                         0
#define   HI0_CH6_DBG_0__ERROR___M                                        0x00000001
#define   HI0_CH6_DBG_0__ERROR___S                                                     0
#define HI0_CH7_DBG_0                                                  (0xA940029C)
#define   HI0_CH7_DBG_0__REQ_ENG_HALT___M                                 0x00000008
#define   HI0_CH7_DBG_0__REQ_ENG_HALT___S                                              0
#define   HI0_CH7_DBG_0__CMD_ENG_HALT___M                                 0x00000004
#define   HI0_CH7_DBG_0__CMD_ENG_HALT___S                                              0
#define   HI0_CH7_DBG_0__CMD_PTR_FIFO_HALT___M                            0x00000002
#define   HI0_CH7_DBG_0__CMD_PTR_FIFO_HALT___S                                         0
#define   HI0_CH7_DBG_0__ERROR___M                                        0x00000001
#define   HI0_CH7_DBG_0__ERROR___S                                                     0
#define HI0_CH8_DBG_0                                                  (0xA94002A0)
#define   HI0_CH8_DBG_0__REQ_ENG_HALT___M                                 0x00000008
#define   HI0_CH8_DBG_0__REQ_ENG_HALT___S                                              0
#define   HI0_CH8_DBG_0__CMD_ENG_HALT___M                                 0x00000004
#define   HI0_CH8_DBG_0__CMD_ENG_HALT___S                                              0
#define   HI0_CH8_DBG_0__CMD_PTR_FIFO_HALT___M                            0x00000002
#define   HI0_CH8_DBG_0__CMD_PTR_FIFO_HALT___S                                         0
#define   HI0_CH8_DBG_0__ERROR___M                                        0x00000001
#define   HI0_CH8_DBG_0__ERROR___S                                                     0
#define HI0_CH9_DBG_0                                                  (0xA94002A4)
#define   HI0_CH9_DBG_0__REQ_ENG_HALT___M                                 0x00000008
#define   HI0_CH9_DBG_0__REQ_ENG_HALT___S                                              0
#define   HI0_CH9_DBG_0__CMD_ENG_HALT___M                                 0x00000004
#define   HI0_CH9_DBG_0__CMD_ENG_HALT___S                                              0
#define   HI0_CH9_DBG_0__CMD_PTR_FIFO_HALT___M                            0x00000002
#define   HI0_CH9_DBG_0__CMD_PTR_FIFO_HALT___S                                         0
#define   HI0_CH9_DBG_0__ERROR___M                                        0x00000001
#define   HI0_CH9_DBG_0__ERROR___S                                                     0
#define HI0_CH10_DBG_0                                                 (0xA94002A8)
#define   HI0_CH10_DBG_0__REQ_ENG_HALT___M                                0x00000008
#define   HI0_CH10_DBG_0__REQ_ENG_HALT___S                                             0
#define   HI0_CH10_DBG_0__CMD_ENG_HALT___M                                0x00000004
#define   HI0_CH10_DBG_0__CMD_ENG_HALT___S                                             0
#define   HI0_CH10_DBG_0__CMD_PTR_FIFO_HALT___M                           0x00000002
#define   HI0_CH10_DBG_0__CMD_PTR_FIFO_HALT___S                                        0
#define   HI0_CH10_DBG_0__ERROR___M                                       0x00000001
#define   HI0_CH10_DBG_0__ERROR___S                                                    0
#define HI0_CH11_DBG_0                                                 (0xA94002AC)
#define   HI0_CH11_DBG_0__REQ_ENG_HALT___M                                0x00000008
#define   HI0_CH11_DBG_0__REQ_ENG_HALT___S                                             0
#define   HI0_CH11_DBG_0__CMD_ENG_HALT___M                                0x00000004
#define   HI0_CH11_DBG_0__CMD_ENG_HALT___S                                             0
#define   HI0_CH11_DBG_0__CMD_PTR_FIFO_HALT___M                           0x00000002
#define   HI0_CH11_DBG_0__CMD_PTR_FIFO_HALT___S                                        0
#define   HI0_CH11_DBG_0__ERROR___M                                       0x00000001
#define   HI0_CH11_DBG_0__ERROR___S                                                    0
#define HI0_CH12_DBG_0                                                 (0xA94002B0)
#define   HI0_CH12_DBG_0__REQ_ENG_HALT___M                                0x00000008
#define   HI0_CH12_DBG_0__REQ_ENG_HALT___S                                             0
#define   HI0_CH12_DBG_0__CMD_ENG_HALT___M                                0x00000004
#define   HI0_CH12_DBG_0__CMD_ENG_HALT___S                                             0
#define   HI0_CH12_DBG_0__CMD_PTR_FIFO_HALT___M                           0x00000002
#define   HI0_CH12_DBG_0__CMD_PTR_FIFO_HALT___S                                        0
#define   HI0_CH12_DBG_0__ERROR___M                                       0x00000001
#define   HI0_CH12_DBG_0__ERROR___S                                                    0
#define HI0_CH13_DBG_0                                                 (0xA94002B4)
#define   HI0_CH13_DBG_0__REQ_ENG_HALT___M                                0x00000008
#define   HI0_CH13_DBG_0__REQ_ENG_HALT___S                                             0
#define   HI0_CH13_DBG_0__CMD_ENG_HALT___M                                0x00000004
#define   HI0_CH13_DBG_0__CMD_ENG_HALT___S                                             0
#define   HI0_CH13_DBG_0__CMD_PTR_FIFO_HALT___M                           0x00000002
#define   HI0_CH13_DBG_0__CMD_PTR_FIFO_HALT___S                                        0
#define   HI0_CH13_DBG_0__ERROR___M                                       0x00000001
#define   HI0_CH13_DBG_0__ERROR___S                                                    0
#define HI0_CH14_DBG_0                                                 (0xA94002B8)
#define   HI0_CH14_DBG_0__REQ_ENG_HALT___M                                0x00000008
#define   HI0_CH14_DBG_0__REQ_ENG_HALT___S                                             0
#define   HI0_CH14_DBG_0__CMD_ENG_HALT___M                                0x00000004
#define   HI0_CH14_DBG_0__CMD_ENG_HALT___S                                             0
#define   HI0_CH14_DBG_0__CMD_PTR_FIFO_HALT___M                           0x00000002
#define   HI0_CH14_DBG_0__CMD_PTR_FIFO_HALT___S                                        0
#define   HI0_CH14_DBG_0__ERROR___M                                       0x00000001
#define   HI0_CH14_DBG_0__ERROR___S                                                    0
#define HI0_CH15_DBG_0                                                 (0xA94002BC)
#define   HI0_CH15_DBG_0__REQ_ENG_HALT___M                                0x00000008
#define   HI0_CH15_DBG_0__REQ_ENG_HALT___S                                             0
#define   HI0_CH15_DBG_0__CMD_ENG_HALT___M                                0x00000004
#define   HI0_CH15_DBG_0__CMD_ENG_HALT___S                                             0
#define   HI0_CH15_DBG_0__CMD_PTR_FIFO_HALT___M                           0x00000002
#define   HI0_CH15_DBG_0__CMD_PTR_FIFO_HALT___S                                        0
#define   HI0_CH15_DBG_0__ERROR___M                                       0x00000001
#define   HI0_CH15_DBG_0__ERROR___S                                                    0
#define HI0_CHn_DBG_1(n)                                               (0xA94002C04*n)
#define   HI0_CHn_DBG_1_nMIN                              0
#define   HI0_CHn_DBG_1_nMAX                                15
#define   HI0_CHn_DBG_1_ELEM                              16
#define   HI0_CHn_DBG_1__DBG_STATE___M                                    0xFFFFFFFF
#define   HI0_CHn_DBG_1__DBG_STATE___S                                                 0
#define   HI0_CHn_DBG_1___M                                               0xFFFFFFFF
#define   HI0_CHn_DBG_1___S                                                            0
#define HI0_CH0_DBG_1                                                  (0xA94002C0)
#define   HI0_CH0_DBG_1__DBG_STATE___M                                    0xFFFFFFFF
#define   HI0_CH0_DBG_1__DBG_STATE___S                                                 0
#define HI0_CH1_DBG_1                                                  (0xA94002C4)
#define   HI0_CH1_DBG_1__DBG_STATE___M                                    0xFFFFFFFF
#define   HI0_CH1_DBG_1__DBG_STATE___S                                                 0
#define HI0_CH2_DBG_1                                                  (0xA94002C8)
#define   HI0_CH2_DBG_1__DBG_STATE___M                                    0xFFFFFFFF
#define   HI0_CH2_DBG_1__DBG_STATE___S                                                 0
#define HI0_CH3_DBG_1                                                  (0xA94002CC)
#define   HI0_CH3_DBG_1__DBG_STATE___M                                    0xFFFFFFFF
#define   HI0_CH3_DBG_1__DBG_STATE___S                                                 0
#define HI0_CH4_DBG_1                                                  (0xA94002D0)
#define   HI0_CH4_DBG_1__DBG_STATE___M                                    0xFFFFFFFF
#define   HI0_CH4_DBG_1__DBG_STATE___S                                                 0
#define HI0_CH5_DBG_1                                                  (0xA94002D4)
#define   HI0_CH5_DBG_1__DBG_STATE___M                                    0xFFFFFFFF
#define   HI0_CH5_DBG_1__DBG_STATE___S                                                 0
#define HI0_CH6_DBG_1                                                  (0xA94002D8)
#define   HI0_CH6_DBG_1__DBG_STATE___M                                    0xFFFFFFFF
#define   HI0_CH6_DBG_1__DBG_STATE___S                                                 0
#define HI0_CH7_DBG_1                                                  (0xA94002DC)
#define   HI0_CH7_DBG_1__DBG_STATE___M                                    0xFFFFFFFF
#define   HI0_CH7_DBG_1__DBG_STATE___S                                                 0
#define HI0_CH8_DBG_1                                                  (0xA94002E0)
#define   HI0_CH8_DBG_1__DBG_STATE___M                                    0xFFFFFFFF
#define   HI0_CH8_DBG_1__DBG_STATE___S                                                 0
#define HI0_CH9_DBG_1                                                  (0xA94002E4)
#define   HI0_CH9_DBG_1__DBG_STATE___M                                    0xFFFFFFFF
#define   HI0_CH9_DBG_1__DBG_STATE___S                                                 0
#define HI0_CH10_DBG_1                                                 (0xA94002E8)
#define   HI0_CH10_DBG_1__DBG_STATE___M                                   0xFFFFFFFF
#define   HI0_CH10_DBG_1__DBG_STATE___S                                                0
#define HI0_CH11_DBG_1                                                 (0xA94002EC)
#define   HI0_CH11_DBG_1__DBG_STATE___M                                   0xFFFFFFFF
#define   HI0_CH11_DBG_1__DBG_STATE___S                                                0
#define HI0_CH12_DBG_1                                                 (0xA94002F0)
#define   HI0_CH12_DBG_1__DBG_STATE___M                                   0xFFFFFFFF
#define   HI0_CH12_DBG_1__DBG_STATE___S                                                0
#define HI0_CH13_DBG_1                                                 (0xA94002F4)
#define   HI0_CH13_DBG_1__DBG_STATE___M                                   0xFFFFFFFF
#define   HI0_CH13_DBG_1__DBG_STATE___S                                                0
#define HI0_CH14_DBG_1                                                 (0xA94002F8)
#define   HI0_CH14_DBG_1__DBG_STATE___M                                   0xFFFFFFFF
#define   HI0_CH14_DBG_1__DBG_STATE___S                                                0
#define HI0_CH15_DBG_1                                                 (0xA94002FC)
#define   HI0_CH15_DBG_1__DBG_STATE___M                                   0xFFFFFFFF
#define   HI0_CH15_DBG_1__DBG_STATE___S                                                0
#define HI0_CIn_CONF(n)                                                (0xA94003904*n)
#define   HI0_CIn_CONF_nMIN                               0
#define   HI0_CIn_CONF_nMAX                                 3
#define   HI0_CIn_CONF_ELEM                               4
#define   HI0_CIn_CONF__RANGE_END___M                                     0xFF000000
#define   HI0_CIn_CONF__RANGE_END___S                                                 24
#define   HI0_CIn_CONF__RANGE_START___M                                   0x00FF0000
#define   HI0_CIn_CONF__RANGE_START___S                                               16
#define   HI0_CIn_CONF__CI_WEIGHT___M                                     0x00000030
#define   HI0_CIn_CONF__CI_WEIGHT___S                                                  4
#define   HI0_CIn_CONF__MAX_BURST_LEN___M                                 0x0000000F
#define   HI0_CIn_CONF__MAX_BURST_LEN___S                                              0
#define   HI0_CIn_CONF___M                                                0xFFFFFFFF
#define   HI0_CIn_CONF___S                                                             0
#define HI0_CI0_CONF                                                   (0xA9400390)
#define   HI0_CI0_CONF__RANGE_END___M                                     0xFF000000
#define   HI0_CI0_CONF__RANGE_END___S                                                  0
#define   HI0_CI0_CONF__RANGE_START___M                                   0x00FF0000
#define   HI0_CI0_CONF__RANGE_START___S                                                0
#define   HI0_CI0_CONF__CI_WEIGHT___M                                     0x00000030
#define   HI0_CI0_CONF__CI_WEIGHT___S                                                  0
#define   HI0_CI0_CONF__MAX_BURST_LEN___M                                 0x0000000F
#define   HI0_CI0_CONF__MAX_BURST_LEN___S                                              0
#define HI0_CI1_CONF                                                   (0xA9400394)
#define   HI0_CI1_CONF__RANGE_END___M                                     0xFF000000
#define   HI0_CI1_CONF__RANGE_END___S                                                  0
#define   HI0_CI1_CONF__RANGE_START___M                                   0x00FF0000
#define   HI0_CI1_CONF__RANGE_START___S                                                0
#define   HI0_CI1_CONF__CI_WEIGHT___M                                     0x00000030
#define   HI0_CI1_CONF__CI_WEIGHT___S                                                  0
#define   HI0_CI1_CONF__MAX_BURST_LEN___M                                 0x0000000F
#define   HI0_CI1_CONF__MAX_BURST_LEN___S                                              0
#define HI0_CI2_CONF                                                   (0xA9400398)
#define   HI0_CI2_CONF__RANGE_END___M                                     0xFF000000
#define   HI0_CI2_CONF__RANGE_END___S                                                  0
#define   HI0_CI2_CONF__RANGE_START___M                                   0x00FF0000
#define   HI0_CI2_CONF__RANGE_START___S                                                0
#define   HI0_CI2_CONF__CI_WEIGHT___M                                     0x00000030
#define   HI0_CI2_CONF__CI_WEIGHT___S                                                  0
#define   HI0_CI2_CONF__MAX_BURST_LEN___M                                 0x0000000F
#define   HI0_CI2_CONF__MAX_BURST_LEN___S                                              0
#define HI0_CI3_CONF                                                   (0xA940039C)
#define   HI0_CI3_CONF__RANGE_END___M                                     0xFF000000
#define   HI0_CI3_CONF__RANGE_END___S                                                  0
#define   HI0_CI3_CONF__RANGE_START___M                                   0x00FF0000
#define   HI0_CI3_CONF__RANGE_START___S                                                0
#define   HI0_CI3_CONF__CI_WEIGHT___M                                     0x00000030
#define   HI0_CI3_CONF__CI_WEIGHT___S                                                  0
#define   HI0_CI3_CONF__MAX_BURST_LEN___M                                 0x0000000F
#define   HI0_CI3_CONF__MAX_BURST_LEN___S                                              0
#define HI0_CIn_DBG_ERR(n)                                             (0xA94003B04*n)
#define   HI0_CIn_DBG_ERR_nMIN                            0
#define   HI0_CIn_DBG_ERR_nMAX                              3
#define   HI0_CIn_DBG_ERR_ELEM                            4
#define   HI0_CIn_DBG_ERR__DATA_BUS_ERR___M                               0xFFFF0000
#define   HI0_CIn_DBG_ERR__DATA_BUS_ERR___S                                           16
#define   HI0_CIn_DBG_ERR__CMD_BUS_ERR___M                                0x0000FFFF
#define   HI0_CIn_DBG_ERR__CMD_BUS_ERR___S                                             0
#define   HI0_CIn_DBG_ERR___M                                             0xFFFFFFFF
#define   HI0_CIn_DBG_ERR___S                                                          0
#define HI0_CI0_DBG_ERR                                                (0xA94003B0)
#define   HI0_CI0_DBG_ERR__DATA_BUS_ERR___M                               0xFFFF0000
#define   HI0_CI0_DBG_ERR__DATA_BUS_ERR___S                                            0
#define   HI0_CI0_DBG_ERR__CMD_BUS_ERR___M                                0x0000FFFF
#define   HI0_CI0_DBG_ERR__CMD_BUS_ERR___S                                             0
#define HI0_CI1_DBG_ERR                                                (0xA94003B4)
#define   HI0_CI1_DBG_ERR__DATA_BUS_ERR___M                               0xFFFF0000
#define   HI0_CI1_DBG_ERR__DATA_BUS_ERR___S                                            0
#define   HI0_CI1_DBG_ERR__CMD_BUS_ERR___M                                0x0000FFFF
#define   HI0_CI1_DBG_ERR__CMD_BUS_ERR___S                                             0
#define HI0_CI2_DBG_ERR                                                (0xA94003B8)
#define   HI0_CI2_DBG_ERR__DATA_BUS_ERR___M                               0xFFFF0000
#define   HI0_CI2_DBG_ERR__DATA_BUS_ERR___S                                            0
#define   HI0_CI2_DBG_ERR__CMD_BUS_ERR___M                                0x0000FFFF
#define   HI0_CI2_DBG_ERR__CMD_BUS_ERR___S                                             0
#define HI0_CI3_DBG_ERR                                                (0xA94003BC)
#define   HI0_CI3_DBG_ERR__DATA_BUS_ERR___M                               0xFFFF0000
#define   HI0_CI3_DBG_ERR__DATA_BUS_ERR___S                                            0
#define   HI0_CI3_DBG_ERR__CMD_BUS_ERR___M                                0x0000FFFF
#define   HI0_CI3_DBG_ERR__CMD_BUS_ERR___S                                             0
#define HI0_CRCI_DBG                                                   (0xA94003D0)
#define   HI0_CRCI_DBG__CRCI_RST___M                                      0x0000FFFF
#define   HI0_CRCI_DBG__CRCI_RST___S                                                   0
#define   HI0_CRCI_DBG___M                                                0x0000FFFF
#define   HI0_CRCI_DBG___S                                                             0
#define HI0_CRCI_STATUS                                                (0xA94003D4)
#define   HI0_CRCI_STATUS__CRCI_RDY___M                                   0x0000FFFF
#define   HI0_CRCI_STATUS__CRCI_RDY___S                                                0
#define   HI0_CRCI_STATUS___M                                             0x0000FFFF
#define   HI0_CRCI_STATUS___S                                                          0
#define HI0_GLBL_DBG_CMD_ENG                                           (0xA94003E0)
#define   HI0_GLBL_DBG_CMD_ENG__DBG_STATE___M                             0xFFFFFFFF
#define   HI0_GLBL_DBG_CMD_ENG__DBG_STATE___S                                          0
#define   HI0_GLBL_DBG_CMD_ENG___M                                        0xFFFFFFFF
#define   HI0_GLBL_DBG_CMD_ENG___S                                                     0
#define HI0_GLBL_DBG_REQ_ENG                                           (0xA94003E4)
#define   HI0_GLBL_DBG_REQ_ENG__DBG_STATE___M                             0xFFFFFFFF
#define   HI0_GLBL_DBG_REQ_ENG__DBG_STATE___S                                          0
#define   HI0_GLBL_DBG_REQ_ENG___M                                        0xFFFFFFFF
#define   HI0_GLBL_DBG_REQ_ENG___S                                                     0
#define HI0_GLBL_DBG_XFR_ENG                                           (0xA94003E8)
#define   HI0_GLBL_DBG_XFR_ENG__DBG_STATE___M                             0xFFFFFFFF
#define   HI0_GLBL_DBG_XFR_ENG__DBG_STATE___S                                          0
#define   HI0_GLBL_DBG_XFR_ENG___M                                        0xFFFFFFFF
#define   HI0_GLBL_DBG_XFR_ENG___S                                                     0
#define HI0_GLBL_DBG_CHAN_BLK                                          (0xA94003EC)
#define   HI0_GLBL_DBG_CHAN_BLK__CHAN_BLK_MASK___M                        0x0000FFFF
#define   HI0_GLBL_DBG_CHAN_BLK__CHAN_BLK_MASK___S                                     0
#define   HI0_GLBL_DBG_CHAN_BLK___M                                       0x0000FFFF
#define   HI0_GLBL_DBG_CHAN_BLK___S                                                    0
#define HI0_GLBL_DBG_CHAN_BLK_CLR                                      (0xA94003F0)
#define   HI0_GLBL_DBG_CHAN_BLK_CLR__CHAN_BLK_CLR_CHAN_NNUM___M           0x0000000F
#define   HI0_GLBL_DBG_CHAN_BLK_CLR__CHAN_BLK_CLR_CHAN_NNUM___S                        0
#define   HI0_GLBL_DBG_CHAN_BLK_CLR___M                                   0x0000000F
#define   HI0_GLBL_DBG_CHAN_BLK_CLR___S                                                0
#define HI0_GLBL_DBG_TEST_SEL                                          (0xA94003F4)
#define   HI0_GLBL_DBG_TEST_SEL__TEST_BUS_SEL___M                         0x0000003F
#define   HI0_GLBL_DBG_TEST_SEL__TEST_BUS_SEL___S                                      0
#define   HI0_GLBL_DBG_TEST_SEL__TEST_BUS_SEL__NONE                                  0x0
#define TLMMGPIO2SH2_BASE            (0xA9301400)
#define   HI0_GLBL_DBG_TEST_SEL___M                                       0x0000003F
#define   HI0_GLBL_DBG_TEST_SEL___S                                                    0
#define GPIO2SH2_OUT_1                                                 (0xA9301400)
#define   GPIO2SH2_OUT_1__GPIO_OUT___M                                    0x07FFFFFF
#define   GPIO2SH2_OUT_1__GPIO_OUT___S                                                 0
#define   GPIO2SH2_OUT_1___M                                              0x07FFFFFF
#define   GPIO2SH2_OUT_1___S                                                           0
#define GPIO2SH2_OE_1                                                  (0xA9301408)
#define   GPIO2SH2_OE_1__GPIO_OE___M                                      0x07FFFFFF
#define   GPIO2SH2_OE_1__GPIO_OE___S                                                   0
#define   GPIO2SH2_OE_1___M                                               0x07FFFFFF
#define   GPIO2SH2_OE_1___S                                                            0
#define GPIO2SH2_CFG                                                   (0xA9301414)
#define   GPIO2SH2_CFG__DRV_STRENGTH___M                                  0x000001C0
#define   GPIO2SH2_CFG__DRV_STRENGTH___S                                               6
#define   GPIO2SH2_CFG__DRV_STRENGTH__2_MA                                           0x0
#define   GPIO2SH2_CFG__DRV_STRENGTH__4_MA                                           0x1
#define   GPIO2SH2_CFG__DRV_STRENGTH__6_MA                                           0x2
#define   GPIO2SH2_CFG__DRV_STRENGTH__8_MA                                           0x3
#define   GPIO2SH2_CFG__DRV_STRENGTH__10_MA                                          0x4
#define   GPIO2SH2_CFG__DRV_STRENGTH__12_MA                                          0x5
#define   GPIO2SH2_CFG__DRV_STRENGTH__14_MA                                          0x6
#define   GPIO2SH2_CFG__DRV_STRENGTH__16_MA                                          0x7
#define   GPIO2SH2_CFG__FUNC_SEL___M                                      0x0000003C
#define   GPIO2SH2_CFG__FUNC_SEL___S                                                   2
#define   GPIO2SH2_CFG__GPIO_PULL___M                                     0x00000003
#define   GPIO2SH2_CFG__GPIO_PULL___S                                                  0
#define   GPIO2SH2_CFG__GPIO_PULL__NO_PULL                                           0x0
#define   GPIO2SH2_CFG__GPIO_PULL__PULL_DOWN                                         0x1
#define   GPIO2SH2_CFG__GPIO_PULL__KEEPER                                            0x2
#define   GPIO2SH2_CFG__GPIO_PULL__PULL_UP                                           0x3
#define   GPIO2SH2_CFG___M                                                0x000001FF
#define   GPIO2SH2_CFG___S                                                             0
#define GPIO2SH2_IN_1                                                  (0xA9301420)
#define   GPIO2SH2_IN_1__GPIO_IN___M                                      0x07FFFFFF
#define   GPIO2SH2_IN_1__GPIO_IN___S                                                   0
#define   GPIO2SH2_IN_1___M                                               0x07FFFFFF
#define   GPIO2SH2_IN_1___S                                                            0
#define GPIO2SH2_INT_DETECT_CTL_1                                      (0xA9301450)
#define   GPIO2SH2_INT_DETECT_CTL_1__GPIO_INT_CTL___M                     0x07FFFFFF
#define   GPIO2SH2_INT_DETECT_CTL_1__GPIO_INT_CTL___S                                  0
#define   GPIO2SH2_INT_DETECT_CTL_1___M                                   0x07FFFFFF
#define   GPIO2SH2_INT_DETECT_CTL_1___S                                                0
#define GPIO2SH2_INT_POLARITY_1                                        (0xA9301458)
#define   GPIO2SH2_INT_POLARITY_1__GPIO_POLARITY___M                      0x07FFFFFF
#define   GPIO2SH2_INT_POLARITY_1__GPIO_POLARITY___S                                   0
#define   GPIO2SH2_INT_POLARITY_1___M                                     0x07FFFFFF
#define   GPIO2SH2_INT_POLARITY_1___S                                                  0
#define GPIO2SH2_INT_EN_1                                              (0xA9301460)
#define   GPIO2SH2_INT_EN_1__GPIO_INT_EN___M                              0x07FFFFFF
#define   GPIO2SH2_INT_EN_1__GPIO_INT_EN___S                                           0
#define   GPIO2SH2_INT_EN_1___M                                           0x07FFFFFF
#define   GPIO2SH2_INT_EN_1___S                                                        0
#define GPIO2SH2_INT_CLEAR_1                                           (0xA9301468)
#define   GPIO2SH2_INT_CLEAR_1__GPIO___M                                  0x07FFFFFF
#define   GPIO2SH2_INT_CLEAR_1__GPIO___S                                               0
#define   GPIO2SH2_INT_CLEAR_1___M                                        0x07FFFFFF
#define   GPIO2SH2_INT_CLEAR_1___S                                                     0
#define GPIO2SH2_INT_STATUS_1                                          (0xA9301470)
#define   GPIO2SH2_INT_STATUS_1__GPIO___M                                 0x07FFFFFF
#define   GPIO2SH2_INT_STATUS_1__GPIO___S                                              0
#define TLMMGPIO1SH2_BASE            (0xA9201000)
#define   GPIO2SH2_INT_STATUS_1___M                                       0x07FFFFFF
#define   GPIO2SH2_INT_STATUS_1___S                                                    0
#define GPIO1SH2_OUT_0                                                 (0xA9201000)
#define   GPIO1SH2_OUT_0__GPIO_OUT___M                                    0x0000FFFF
#define   GPIO1SH2_OUT_0__GPIO_OUT___S                                                 0
#define   GPIO1SH2_OUT_0___M                                              0x0000FFFF
#define   GPIO1SH2_OUT_0___S                                                           0
#define GPIO1SH2_OUT_2                                                 (0xA9201004)
#define   GPIO1SH2_OUT_2__GPIO_OUT___M                                    0x01FFFFFF
#define   GPIO1SH2_OUT_2__GPIO_OUT___S                                                 0
#define   GPIO1SH2_OUT_2___M                                              0x01FFFFFF
#define   GPIO1SH2_OUT_2___S                                                           0
#define GPIO1SH2_OUT_3                                                 (0xA9201008)
#define   GPIO1SH2_OUT_3__GPIO_OUT___M                                    0x07FFFFFF
#define   GPIO1SH2_OUT_3__GPIO_OUT___S                                                 0
#define   GPIO1SH2_OUT_3___M                                              0x07FFFFFF
#define   GPIO1SH2_OUT_3___S                                                           0
#define GPIO1SH2_OUT_4                                                 (0xA920100C)
#define   GPIO1SH2_OUT_4__GPIO_OUT___M                                    0x000001FF
#define   GPIO1SH2_OUT_4__GPIO_OUT___S                                                 0
#define   GPIO1SH2_OUT_4___M                                              0x000001FF
#define   GPIO1SH2_OUT_4___S                                                           0
#define GPIO1SH2_OUT_5                                                 (0xA9201010)
#define   GPIO1SH2_OUT_5__GPIO_OUT___M                                    0x0003FFFF
#define   GPIO1SH2_OUT_5__GPIO_OUT___S                                                 0
#define   GPIO1SH2_OUT_5___M                                              0x0003FFFF
#define   GPIO1SH2_OUT_5___S                                                           0
#define GPIO1SH2_OUT_6                                                 (0xA9201014)
#define   GPIO1SH2_OUT_6__GPIO_OUT___M                                    0x7FFFFFFF
#define   GPIO1SH2_OUT_6__GPIO_OUT___S                                                 0
#define   GPIO1SH2_OUT_6___M                                              0x7FFFFFFF
#define   GPIO1SH2_OUT_6___S                                                           0
#define GPIO1SH2_OUT_7                                                 (0xA9201018)
#define   GPIO1SH2_OUT_7__GPIO_OUT___M                                    0x00000FFF
#define   GPIO1SH2_OUT_7__GPIO_OUT___S                                                 0
#define   GPIO1SH2_OUT_7___M                                              0x00000FFF
#define   GPIO1SH2_OUT_7___S                                                           0
#define GPIO1SH2_OE_0                                                  (0xA9201020)
#define   GPIO1SH2_OE_0__GPIO_OE___M                                      0x0000FFFF
#define   GPIO1SH2_OE_0__GPIO_OE___S                                                   0
#define   GPIO1SH2_OE_0___M                                               0x0000FFFF
#define   GPIO1SH2_OE_0___S                                                            0
#define GPIO1SH2_OE_2                                                  (0xA9201024)
#define   GPIO1SH2_OE_2__GPIO_OE___M                                      0x01FFFFFF
#define   GPIO1SH2_OE_2__GPIO_OE___S                                                   0
#define   GPIO1SH2_OE_2___M                                               0x01FFFFFF
#define   GPIO1SH2_OE_2___S                                                            0
#define GPIO1SH2_OE_3                                                  (0xA9201028)
#define   GPIO1SH2_OE_3__GPIO_OE___M                                      0x07FFFFFF
#define   GPIO1SH2_OE_3__GPIO_OE___S                                                   0
#define   GPIO1SH2_OE_3___M                                               0x07FFFFFF
#define   GPIO1SH2_OE_3___S                                                            0
#define GPIO1SH2_OE_4                                                  (0xA920102C)
#define   GPIO1SH2_OE_4__GPIO_OE___M                                      0x000001FF
#define   GPIO1SH2_OE_4__GPIO_OE___S                                                   0
#define   GPIO1SH2_OE_4___M                                               0x000001FF
#define   GPIO1SH2_OE_4___S                                                            0
#define GPIO1SH2_OE_5                                                  (0xA9201030)
#define   GPIO1SH2_OE_5__GPIO_OE___M                                      0x0003FFFF
#define   GPIO1SH2_OE_5__GPIO_OE___S                                                   0
#define   GPIO1SH2_OE_5___M                                               0x0003FFFF
#define   GPIO1SH2_OE_5___S                                                            0
#define GPIO1SH2_OE_6                                                  (0xA9201034)
#define   GPIO1SH2_OE_6__GPIO_OE___M                                      0x7FFFFFFF
#define   GPIO1SH2_OE_6__GPIO_OE___S                                                   0
#define   GPIO1SH2_OE_6___M                                               0x7FFFFFFF
#define   GPIO1SH2_OE_6___S                                                            0
#define GPIO1SH2_OE_7                                                  (0xA9201038)
#define   GPIO1SH2_OE_7__GPIO_OE___M                                      0x00000FFF
#define   GPIO1SH2_OE_7__GPIO_OE___S                                                   0
#define   GPIO1SH2_OE_7___M                                               0x00000FFF
#define   GPIO1SH2_OE_7___S                                                            0
#define GPIO1SH2_CFG                                                   (0xA9201044)
#define   GPIO1SH2_CFG__DRV_STRENGTH___M                                  0x000001C0
#define   GPIO1SH2_CFG__DRV_STRENGTH___S                                               6
#define   GPIO1SH2_CFG__DRV_STRENGTH__2_MA                                           0x0
#define   GPIO1SH2_CFG__DRV_STRENGTH__4_MA                                           0x1
#define   GPIO1SH2_CFG__DRV_STRENGTH__6_MA                                           0x2
#define   GPIO1SH2_CFG__DRV_STRENGTH__8_MA                                           0x3
#define   GPIO1SH2_CFG__DRV_STRENGTH__10_MA                                          0x4
#define   GPIO1SH2_CFG__DRV_STRENGTH__12_MA                                          0x5
#define   GPIO1SH2_CFG__DRV_STRENGTH__14_MA                                          0x6
#define   GPIO1SH2_CFG__DRV_STRENGTH__16_MA                                          0x7
#define   GPIO1SH2_CFG__FUNC_SEL___M                                      0x0000003C
#define   GPIO1SH2_CFG__FUNC_SEL___S                                                   2
#define   GPIO1SH2_CFG__GPIO_PULL___M                                     0x00000003
#define   GPIO1SH2_CFG__GPIO_PULL___S                                                  0
#define   GPIO1SH2_CFG__GPIO_PULL__NO_PULL                                           0x0
#define   GPIO1SH2_CFG__GPIO_PULL__PULL_DOWN                                         0x1
#define   GPIO1SH2_CFG__GPIO_PULL__KEEPER                                            0x2
#define   GPIO1SH2_CFG__GPIO_PULL__PULL_UP                                           0x3
#define   GPIO1SH2_CFG___M                                                0x000001FF
#define   GPIO1SH2_CFG___S                                                             0
#define GPIO1SH2_IN_0                                                  (0xA9201050)
#define   GPIO1SH2_IN_0__GPIO_IN___M                                      0x0000FFFF
#define   GPIO1SH2_IN_0__GPIO_IN___S                                                   0
#define   GPIO1SH2_IN_0___M                                               0x0000FFFF
#define   GPIO1SH2_IN_0___S                                                            0
#define GPIO1SH2_IN_2                                                  (0xA9201054)
#define   GPIO1SH2_IN_2__GPIO_IN___M                                      0x01FFFFFF
#define   GPIO1SH2_IN_2__GPIO_IN___S                                                   0
#define   GPIO1SH2_IN_2___M                                               0x01FFFFFF
#define   GPIO1SH2_IN_2___S                                                            0
#define GPIO1SH2_IN_3                                                  (0xA9201058)
#define   GPIO1SH2_IN_3__GPIO_IN___M                                      0x07FFFFFF
#define   GPIO1SH2_IN_3__GPIO_IN___S                                                   0
#define   GPIO1SH2_IN_3___M                                               0x07FFFFFF
#define   GPIO1SH2_IN_3___S                                                            0
#define GPIO1SH2_IN_4                                                  (0xA920105C)
#define   GPIO1SH2_IN_4__GPIO_IN___M                                      0x000001FF
#define   GPIO1SH2_IN_4__GPIO_IN___S                                                   0
#define   GPIO1SH2_IN_4___M                                               0x000001FF
#define   GPIO1SH2_IN_4___S                                                            0
#define GPIO1SH2_IN_5                                                  (0xA9201060)
#define   GPIO1SH2_IN_5__GPIO_IN___M                                      0x0003FFFF
#define   GPIO1SH2_IN_5__GPIO_IN___S                                                   0
#define   GPIO1SH2_IN_5___M                                               0x0003FFFF
#define   GPIO1SH2_IN_5___S                                                            0
#define GPIO1SH2_IN_6                                                  (0xA9201064)
#define   GPIO1SH2_IN_6__GPIO_IN___M                                      0x7FFFFFFF
#define   GPIO1SH2_IN_6__GPIO_IN___S                                                   0
#define   GPIO1SH2_IN_6___M                                               0x7FFFFFFF
#define   GPIO1SH2_IN_6___S                                                            0
#define GPIO1SH2_IN_7                                                  (0xA9201068)
#define   GPIO1SH2_IN_7__GPIO_IN___M                                      0x00000FFF
#define   GPIO1SH2_IN_7__GPIO_IN___S                                                   0
#define   GPIO1SH2_IN_7___M                                               0x00000FFF
#define   GPIO1SH2_IN_7___S                                                            0
#define GPIO1SH2_INT_DETECT_CTL_0                                      (0xA9201070)
#define   GPIO1SH2_INT_DETECT_CTL_0__GPIO_INT_CTL___M                     0x0000FFFF
#define   GPIO1SH2_INT_DETECT_CTL_0__GPIO_INT_CTL___S                                  0
#define   GPIO1SH2_INT_DETECT_CTL_0___M                                   0x0000FFFF
#define   GPIO1SH2_INT_DETECT_CTL_0___S                                                0
#define GPIO1SH2_INT_DETECT_CTL_2                                      (0xA9201074)
#define   GPIO1SH2_INT_DETECT_CTL_2__GPIO_INT_CTL___M                     0x01FFFFFF
#define   GPIO1SH2_INT_DETECT_CTL_2__GPIO_INT_CTL___S                                  0
#define   GPIO1SH2_INT_DETECT_CTL_2___M                                   0x01FFFFFF
#define   GPIO1SH2_INT_DETECT_CTL_2___S                                                0
#define GPIO1SH2_INT_DETECT_CTL_3                                      (0xA9201078)
#define   GPIO1SH2_INT_DETECT_CTL_3__GPIO_INT_CTL___M                     0x07FFFFFF
#define   GPIO1SH2_INT_DETECT_CTL_3__GPIO_INT_CTL___S                                  0
#define   GPIO1SH2_INT_DETECT_CTL_3___M                                   0x07FFFFFF
#define   GPIO1SH2_INT_DETECT_CTL_3___S                                                0
#define GPIO1SH2_INT_DETECT_CTL_4                                      (0xA920107C)
#define   GPIO1SH2_INT_DETECT_CTL_4__GPIO_INT_CTL___M                     0x000001FF
#define   GPIO1SH2_INT_DETECT_CTL_4__GPIO_INT_CTL___S                                  0
#define   GPIO1SH2_INT_DETECT_CTL_4___M                                   0x000001FF
#define   GPIO1SH2_INT_DETECT_CTL_4___S                                                0
#define GPIO1SH2_INT_DETECT_CTL_5                                      (0xA9201080)
#define   GPIO1SH2_INT_DETECT_CTL_5__GPIO_INT_CTL___M                     0x0003FFFF
#define   GPIO1SH2_INT_DETECT_CTL_5__GPIO_INT_CTL___S                                  0
#define   GPIO1SH2_INT_DETECT_CTL_5___M                                   0x0003FFFF
#define   GPIO1SH2_INT_DETECT_CTL_5___S                                                0
#define GPIO1SH2_INT_DETECT_CTL_6                                      (0xA9201084)
#define   GPIO1SH2_INT_DETECT_CTL_6__GPIO_INT_CTL___M                     0x7FFFFFFF
#define   GPIO1SH2_INT_DETECT_CTL_6__GPIO_INT_CTL___S                                  0
#define   GPIO1SH2_INT_DETECT_CTL_6___M                                   0x7FFFFFFF
#define   GPIO1SH2_INT_DETECT_CTL_6___S                                                0
#define GPIO1SH2_INT_DETECT_CTL_7                                      (0xA9201088)
#define   GPIO1SH2_INT_DETECT_CTL_7__GPIO_INT_CTL___M                     0x00000FFF
#define   GPIO1SH2_INT_DETECT_CTL_7__GPIO_INT_CTL___S                                  0
#define   GPIO1SH2_INT_DETECT_CTL_7___M                                   0x00000FFF
#define   GPIO1SH2_INT_DETECT_CTL_7___S                                                0
#define GPIO1SH2_INT_POLARITY_0                                        (0xA9201090)
#define   GPIO1SH2_INT_POLARITY_0__GPIO_POLARITY___M                      0x0000FFFF
#define   GPIO1SH2_INT_POLARITY_0__GPIO_POLARITY___S                                   0
#define   GPIO1SH2_INT_POLARITY_0___M                                     0x0000FFFF
#define   GPIO1SH2_INT_POLARITY_0___S                                                  0
#define GPIO1SH2_INT_POLARITY_2                                        (0xA9201094)
#define   GPIO1SH2_INT_POLARITY_2__GPIO_POLARITY___M                      0x01FFFFFF
#define   GPIO1SH2_INT_POLARITY_2__GPIO_POLARITY___S                                   0
#define   GPIO1SH2_INT_POLARITY_2___M                                     0x01FFFFFF
#define   GPIO1SH2_INT_POLARITY_2___S                                                  0
#define GPIO1SH2_INT_POLARITY_3                                        (0xA9201098)
#define   GPIO1SH2_INT_POLARITY_3__GPIO_POLARITY___M                      0x07FFFFFF
#define   GPIO1SH2_INT_POLARITY_3__GPIO_POLARITY___S                                   0
#define   GPIO1SH2_INT_POLARITY_3___M                                     0x07FFFFFF
#define   GPIO1SH2_INT_POLARITY_3___S                                                  0
#define GPIO1SH2_INT_POLARITY_4                                        (0xA920109C)
#define   GPIO1SH2_INT_POLARITY_4__GPIO_POLARITY___M                      0x000001FF
#define   GPIO1SH2_INT_POLARITY_4__GPIO_POLARITY___S                                   0
#define   GPIO1SH2_INT_POLARITY_4___M                                     0x000001FF
#define   GPIO1SH2_INT_POLARITY_4___S                                                  0
#define GPIO1SH2_INT_POLARITY_5                                        (0xA92010A0)
#define   GPIO1SH2_INT_POLARITY_5__GPIO_POLARITY___M                      0x0003FFFF
#define   GPIO1SH2_INT_POLARITY_5__GPIO_POLARITY___S                                   0
#define   GPIO1SH2_INT_POLARITY_5___M                                     0x0003FFFF
#define   GPIO1SH2_INT_POLARITY_5___S                                                  0
#define GPIO1SH2_INT_POLARITY_6                                        (0xA92010A4)
#define   GPIO1SH2_INT_POLARITY_6__GPIO_POLARITY___M                      0x7FFFFFFF
#define   GPIO1SH2_INT_POLARITY_6__GPIO_POLARITY___S                                   0
#define   GPIO1SH2_INT_POLARITY_6___M                                     0x7FFFFFFF
#define   GPIO1SH2_INT_POLARITY_6___S                                                  0
#define GPIO1SH2_INT_POLARITY_7                                        (0xA92010A8)
#define   GPIO1SH2_INT_POLARITY_7__GPIO_POLARITY___M                      0x00000FFF
#define   GPIO1SH2_INT_POLARITY_7__GPIO_POLARITY___S                                   0
#define   GPIO1SH2_INT_POLARITY_7___M                                     0x00000FFF
#define   GPIO1SH2_INT_POLARITY_7___S                                                  0
#define GPIO1SH2_INT_EN_0                                              (0xA92010B0)
#define   GPIO1SH2_INT_EN_0__GPIO_INT_EN___M                              0x0000FFFF
#define   GPIO1SH2_INT_EN_0__GPIO_INT_EN___S                                           0
#define   GPIO1SH2_INT_EN_0___M                                           0x0000FFFF
#define   GPIO1SH2_INT_EN_0___S                                                        0
#define GPIO1SH2_INT_EN_2                                              (0xA92010B4)
#define   GPIO1SH2_INT_EN_2__GPIO_INT_EN___M                              0x01FFFFFF
#define   GPIO1SH2_INT_EN_2__GPIO_INT_EN___S                                           0
#define   GPIO1SH2_INT_EN_2___M                                           0x01FFFFFF
#define   GPIO1SH2_INT_EN_2___S                                                        0
#define GPIO1SH2_INT_EN_3                                              (0xA92010B8)
#define   GPIO1SH2_INT_EN_3__GPIO_INT_EN___M                              0x07FFFFFF
#define   GPIO1SH2_INT_EN_3__GPIO_INT_EN___S                                           0
#define   GPIO1SH2_INT_EN_3___M                                           0x07FFFFFF
#define   GPIO1SH2_INT_EN_3___S                                                        0
#define GPIO1SH2_INT_EN_4                                              (0xA92010BC)
#define   GPIO1SH2_INT_EN_4__GPIO_INT_EN___M                              0x000001FF
#define   GPIO1SH2_INT_EN_4__GPIO_INT_EN___S                                           0
#define   GPIO1SH2_INT_EN_4___M                                           0x000001FF
#define   GPIO1SH2_INT_EN_4___S                                                        0
#define GPIO1SH2_INT_EN_5                                              (0xA92010C0)
#define   GPIO1SH2_INT_EN_5__GPIO_INT_EN___M                              0x0003FFFF
#define   GPIO1SH2_INT_EN_5__GPIO_INT_EN___S                                           0
#define   GPIO1SH2_INT_EN_5___M                                           0x0003FFFF
#define   GPIO1SH2_INT_EN_5___S                                                        0
#define GPIO1SH2_INT_EN_6                                              (0xA92010C4)
#define   GPIO1SH2_INT_EN_6__GPIO_INT_EN___M                              0x7FFFFFFF
#define   GPIO1SH2_INT_EN_6__GPIO_INT_EN___S                                           0
#define   GPIO1SH2_INT_EN_6___M                                           0x7FFFFFFF
#define   GPIO1SH2_INT_EN_6___S                                                        0
#define GPIO1SH2_INT_EN_7                                              (0xA92010C8)
#define   GPIO1SH2_INT_EN_7__GPIO_INT_EN___M                              0x00000FFF
#define   GPIO1SH2_INT_EN_7__GPIO_INT_EN___S                                           0
#define   GPIO1SH2_INT_EN_7___M                                           0x00000FFF
#define   GPIO1SH2_INT_EN_7___S                                                        0
#define GPIO1SH2_INT_CLEAR_0                                           (0xA92010D0)
#define   GPIO1SH2_INT_CLEAR_0__GPIO___M                                  0x0000FFFF
#define   GPIO1SH2_INT_CLEAR_0__GPIO___S                                               0
#define   GPIO1SH2_INT_CLEAR_0___M                                        0x0000FFFF
#define   GPIO1SH2_INT_CLEAR_0___S                                                     0
#define GPIO1SH2_INT_CLEAR_2                                           (0xA92010D4)
#define   GPIO1SH2_INT_CLEAR_2__GPIO___M                                  0x01FFFFFF
#define   GPIO1SH2_INT_CLEAR_2__GPIO___S                                               0
#define   GPIO1SH2_INT_CLEAR_2___M                                        0x01FFFFFF
#define   GPIO1SH2_INT_CLEAR_2___S                                                     0
#define GPIO1SH2_INT_CLEAR_3                                           (0xA92010D8)
#define   GPIO1SH2_INT_CLEAR_3__GPIO___M                                  0x07FFFFFF
#define   GPIO1SH2_INT_CLEAR_3__GPIO___S                                               0
#define   GPIO1SH2_INT_CLEAR_3___M                                        0x07FFFFFF
#define   GPIO1SH2_INT_CLEAR_3___S                                                     0
#define GPIO1SH2_INT_CLEAR_4                                           (0xA92010DC)
#define   GPIO1SH2_INT_CLEAR_4__GPIO___M                                  0x000001FF
#define   GPIO1SH2_INT_CLEAR_4__GPIO___S                                               0
#define   GPIO1SH2_INT_CLEAR_4___M                                        0x000001FF
#define   GPIO1SH2_INT_CLEAR_4___S                                                     0
#define GPIO1SH2_INT_CLEAR_5                                           (0xA92010E0)
#define   GPIO1SH2_INT_CLEAR_5__GPIO___M                                  0x0003FFFF
#define   GPIO1SH2_INT_CLEAR_5__GPIO___S                                               0
#define   GPIO1SH2_INT_CLEAR_5___M                                        0x0003FFFF
#define   GPIO1SH2_INT_CLEAR_5___S                                                     0
#define GPIO1SH2_INT_CLEAR_6                                           (0xA92010E4)
#define   GPIO1SH2_INT_CLEAR_6__GPIO___M                                  0x7FFFFFFF
#define   GPIO1SH2_INT_CLEAR_6__GPIO___S                                               0
#define   GPIO1SH2_INT_CLEAR_6___M                                        0x7FFFFFFF
#define   GPIO1SH2_INT_CLEAR_6___S                                                     0
#define GPIO1SH2_INT_CLEAR_7                                           (0xA92010E8)
#define   GPIO1SH2_INT_CLEAR_7__GPIO___M                                  0x00000FFF
#define   GPIO1SH2_INT_CLEAR_7__GPIO___S                                               0
#define   GPIO1SH2_INT_CLEAR_7___M                                        0x00000FFF
#define   GPIO1SH2_INT_CLEAR_7___S                                                     0
#define GPIO1SH2_INT_STATUS_0                                          (0xA92010F0)
#define   GPIO1SH2_INT_STATUS_0__GPIO___M                                 0x0000FFFF
#define   GPIO1SH2_INT_STATUS_0__GPIO___S                                              0
#define   GPIO1SH2_INT_STATUS_0___M                                       0x0000FFFF
#define   GPIO1SH2_INT_STATUS_0___S                                                    0
#define GPIO1SH2_INT_STATUS_2                                          (0xA92010F4)
#define   GPIO1SH2_INT_STATUS_2__GPIO___M                                 0x01FFFFFF
#define   GPIO1SH2_INT_STATUS_2__GPIO___S                                              0
#define   GPIO1SH2_INT_STATUS_2___M                                       0x01FFFFFF
#define   GPIO1SH2_INT_STATUS_2___S                                                    0
#define GPIO1SH2_INT_STATUS_3                                          (0xA92010F8)
#define   GPIO1SH2_INT_STATUS_3__GPIO___M                                 0x07FFFFFF
#define   GPIO1SH2_INT_STATUS_3__GPIO___S                                              0
#define   GPIO1SH2_INT_STATUS_3___M                                       0x07FFFFFF
#define   GPIO1SH2_INT_STATUS_3___S                                                    0
#define GPIO1SH2_INT_STATUS_4                                          (0xA92010FC)
#define   GPIO1SH2_INT_STATUS_4__GPIO___M                                 0x000001FF
#define   GPIO1SH2_INT_STATUS_4__GPIO___S                                              0
#define   GPIO1SH2_INT_STATUS_4___M                                       0x000001FF
#define   GPIO1SH2_INT_STATUS_4___S                                                    0
#define GPIO1SH2_INT_STATUS_5                                          (0xA9201100)
#define   GPIO1SH2_INT_STATUS_5__GPIO___M                                 0x0003FFFF
#define   GPIO1SH2_INT_STATUS_5__GPIO___S                                              0
#define   GPIO1SH2_INT_STATUS_5___M                                       0x0003FFFF
#define   GPIO1SH2_INT_STATUS_5___S                                                    0
#define GPIO1SH2_INT_STATUS_6                                          (0xA9201104)
#define   GPIO1SH2_INT_STATUS_6__GPIO___M                                 0x7FFFFFFF
#define   GPIO1SH2_INT_STATUS_6__GPIO___S                                              0
#define   GPIO1SH2_INT_STATUS_6___M                                       0x7FFFFFFF
#define   GPIO1SH2_INT_STATUS_6___S                                                    0
#define GPIO1SH2_INT_STATUS_7                                          (0xA9201108)
#define   GPIO1SH2_INT_STATUS_7__GPIO___M                                 0x00000FFF
#define   GPIO1SH2_INT_STATUS_7__GPIO___S                                              0
#define TLMMGPIO2SH1_BASE            (0xA9100C00)
#define   GPIO1SH2_INT_STATUS_7___M                                       0x00000FFF
#define   GPIO1SH2_INT_STATUS_7___S                                                    0
#define GPIO2SH1_OUT_1                                                 (0xA9100C00)
#define   GPIO2SH1_OUT_1__GPIO_OUT___M                                    0x07FFFFFF
#define   GPIO2SH1_OUT_1__GPIO_OUT___S                                                 0
#define   GPIO2SH1_OUT_1___M                                              0x07FFFFFF
#define   GPIO2SH1_OUT_1___S                                                           0
#define GPIO2SH1_OE_1                                                  (0xA9100C08)
#define   GPIO2SH1_OE_1__GPIO_OE___M                                      0x07FFFFFF
#define   GPIO2SH1_OE_1__GPIO_OE___S                                                   0
#define   GPIO2SH1_OE_1___M                                               0x07FFFFFF
#define   GPIO2SH1_OE_1___S                                                            0
#define GPIO2SH1_CFG                                                   (0xA9100C14)
#define   GPIO2SH1_CFG__DRV_STRENGTH___M                                  0x000001C0
#define   GPIO2SH1_CFG__DRV_STRENGTH___S                                               6
#define   GPIO2SH1_CFG__DRV_STRENGTH__2_MA                                           0x0
#define   GPIO2SH1_CFG__DRV_STRENGTH__4_MA                                           0x1
#define   GPIO2SH1_CFG__DRV_STRENGTH__6_MA                                           0x2
#define   GPIO2SH1_CFG__DRV_STRENGTH__8_MA                                           0x3
#define   GPIO2SH1_CFG__DRV_STRENGTH__10_MA                                          0x4
#define   GPIO2SH1_CFG__DRV_STRENGTH__12_MA                                          0x5
#define   GPIO2SH1_CFG__DRV_STRENGTH__14_MA                                          0x6
#define   GPIO2SH1_CFG__DRV_STRENGTH__16_MA                                          0x7
#define   GPIO2SH1_CFG__FUNC_SEL___M                                      0x0000003C
#define   GPIO2SH1_CFG__FUNC_SEL___S                                                   2
#define   GPIO2SH1_CFG__GPIO_PULL___M                                     0x00000003
#define   GPIO2SH1_CFG__GPIO_PULL___S                                                  0
#define   GPIO2SH1_CFG__GPIO_PULL__NO_PULL                                           0x0
#define   GPIO2SH1_CFG__GPIO_PULL__PULL_DOWN                                         0x1
#define   GPIO2SH1_CFG__GPIO_PULL__KEEPER                                            0x2
#define   GPIO2SH1_CFG__GPIO_PULL__PULL_UP                                           0x3
#define   GPIO2SH1_CFG___M                                                0x000001FF
#define   GPIO2SH1_CFG___S                                                             0
#define GPIO2SH1_IN_1                                                  (0xA9100C20)
#define   GPIO2SH1_IN_1__GPIO_IN___M                                      0x07FFFFFF
#define   GPIO2SH1_IN_1__GPIO_IN___S                                                   0
#define   GPIO2SH1_IN_1___M                                               0x07FFFFFF
#define   GPIO2SH1_IN_1___S                                                            0
#define GPIO2SH1_INT_DETECT_CTL_1                                      (0xA9100C50)
#define   GPIO2SH1_INT_DETECT_CTL_1__GPIO_INT_CTL___M                     0x07FFFFFF
#define   GPIO2SH1_INT_DETECT_CTL_1__GPIO_INT_CTL___S                                  0
#define   GPIO2SH1_INT_DETECT_CTL_1___M                                   0x07FFFFFF
#define   GPIO2SH1_INT_DETECT_CTL_1___S                                                0
#define GPIO2SH1_INT_POLARITY_1                                        (0xA9100C58)
#define   GPIO2SH1_INT_POLARITY_1__GPIO_POLARITY___M                      0x07FFFFFF
#define   GPIO2SH1_INT_POLARITY_1__GPIO_POLARITY___S                                   0
#define   GPIO2SH1_INT_POLARITY_1___M                                     0x07FFFFFF
#define   GPIO2SH1_INT_POLARITY_1___S                                                  0
#define GPIO2SH1_INT_EN_1                                              (0xA9100C60)
#define   GPIO2SH1_INT_EN_1__GPIO_INT_EN___M                              0x07FFFFFF
#define   GPIO2SH1_INT_EN_1__GPIO_INT_EN___S                                           0
#define   GPIO2SH1_INT_EN_1___M                                           0x07FFFFFF
#define   GPIO2SH1_INT_EN_1___S                                                        0
#define GPIO2SH1_INT_CLEAR_1                                           (0xA9100C68)
#define   GPIO2SH1_INT_CLEAR_1__GPIO___M                                  0x07FFFFFF
#define   GPIO2SH1_INT_CLEAR_1__GPIO___S                                               0
#define   GPIO2SH1_INT_CLEAR_1___M                                        0x07FFFFFF
#define   GPIO2SH1_INT_CLEAR_1___S                                                     0
#define GPIO2SH1_INT_STATUS_1                                          (0xA9100C70)
#define   GPIO2SH1_INT_STATUS_1__GPIO___M                                 0x07FFFFFF
#define   GPIO2SH1_INT_STATUS_1__GPIO___S                                              0
#define TLMMGPIO1SH1_BASE            (0xA9000800)
#define   GPIO2SH1_INT_STATUS_1___M                                       0x07FFFFFF
#define   GPIO2SH1_INT_STATUS_1___S                                                    0
#define GPIO1SH1_OUT_0                                                 (0xA9000800)
#define   GPIO1SH1_OUT_0__GPIO_OUT___M                                    0x0000FFFF
#define   GPIO1SH1_OUT_0__GPIO_OUT___S                                                 0
#define   GPIO1SH1_OUT_0___M                                              0x0000FFFF
#define   GPIO1SH1_OUT_0___S                                                           0
#define GPIO1SH1_OUT_2                                                 (0xA9000804)
#define   GPIO1SH1_OUT_2__GPIO_OUT___M                                    0x01FFFFFF
#define   GPIO1SH1_OUT_2__GPIO_OUT___S                                                 0
#define   GPIO1SH1_OUT_2___M                                              0x01FFFFFF
#define   GPIO1SH1_OUT_2___S                                                           0
#define GPIO1SH1_OUT_3                                                 (0xA9000808)
#define   GPIO1SH1_OUT_3__GPIO_OUT___M                                    0x07FFFFFF
#define   GPIO1SH1_OUT_3__GPIO_OUT___S                                                 0
#define   GPIO1SH1_OUT_3___M                                              0x07FFFFFF
#define   GPIO1SH1_OUT_3___S                                                           0
#define GPIO1SH1_OUT_4                                                 (0xA900080C)
#define   GPIO1SH1_OUT_4__GPIO_OUT___M                                    0x000001FF
#define   GPIO1SH1_OUT_4__GPIO_OUT___S                                                 0
#define   GPIO1SH1_OUT_4___M                                              0x000001FF
#define   GPIO1SH1_OUT_4___S                                                           0
#define GPIO1SH1_OUT_5                                                 (0xA9000810)
#define   GPIO1SH1_OUT_5__GPIO_OUT___M                                    0x0003FFFF
#define   GPIO1SH1_OUT_5__GPIO_OUT___S                                                 0
#define   GPIO1SH1_OUT_5___M                                              0x0003FFFF
#define   GPIO1SH1_OUT_5___S                                                           0
#define GPIO1SH1_OUT_6                                                 (0xA9000814)
#define   GPIO1SH1_OUT_6__GPIO_OUT___M                                    0x7FFFFFFF
#define   GPIO1SH1_OUT_6__GPIO_OUT___S                                                 0
#define   GPIO1SH1_OUT_6___M                                              0x7FFFFFFF
#define   GPIO1SH1_OUT_6___S                                                           0
#define GPIO1SH1_OUT_7                                                 (0xA9000818)
#define   GPIO1SH1_OUT_7__GPIO_OUT___M                                    0x00000FFF
#define   GPIO1SH1_OUT_7__GPIO_OUT___S                                                 0
#define   GPIO1SH1_OUT_7___M                                              0x00000FFF
#define   GPIO1SH1_OUT_7___S                                                           0
#define GPIO1SH1_OE_0                                                  (0xA9000820)
#define   GPIO1SH1_OE_0__GPIO_OE___M                                      0x0000FFFF
#define   GPIO1SH1_OE_0__GPIO_OE___S                                                   0
#define   GPIO1SH1_OE_0___M                                               0x0000FFFF
#define   GPIO1SH1_OE_0___S                                                            0
#define GPIO1SH1_OE_2                                                  (0xA9000824)
#define   GPIO1SH1_OE_2__GPIO_OE___M                                      0x01FFFFFF
#define   GPIO1SH1_OE_2__GPIO_OE___S                                                   0
#define   GPIO1SH1_OE_2___M                                               0x01FFFFFF
#define   GPIO1SH1_OE_2___S                                                            0
#define GPIO1SH1_OE_3                                                  (0xA9000828)
#define   GPIO1SH1_OE_3__GPIO_OE___M                                      0x07FFFFFF
#define   GPIO1SH1_OE_3__GPIO_OE___S                                                   0
#define   GPIO1SH1_OE_3___M                                               0x07FFFFFF
#define   GPIO1SH1_OE_3___S                                                            0
#define GPIO1SH1_OE_4                                                  (0xA900082C)
#define   GPIO1SH1_OE_4__GPIO_OE___M                                      0x000001FF
#define   GPIO1SH1_OE_4__GPIO_OE___S                                                   0
#define   GPIO1SH1_OE_4___M                                               0x000001FF
#define   GPIO1SH1_OE_4___S                                                            0
#define GPIO1SH1_OE_5                                                  (0xA9000830)
#define   GPIO1SH1_OE_5__GPIO_OE___M                                      0x0003FFFF
#define   GPIO1SH1_OE_5__GPIO_OE___S                                                   0
#define   GPIO1SH1_OE_5___M                                               0x0003FFFF
#define   GPIO1SH1_OE_5___S                                                            0
#define GPIO1SH1_OE_6                                                  (0xA9000834)
#define   GPIO1SH1_OE_6__GPIO_OE___M                                      0x7FFFFFFF
#define   GPIO1SH1_OE_6__GPIO_OE___S                                                   0
#define   GPIO1SH1_OE_6___M                                               0x7FFFFFFF
#define   GPIO1SH1_OE_6___S                                                            0
#define GPIO1SH1_OE_7                                                  (0xA9000838)
#define   GPIO1SH1_OE_7__GPIO_OE___M                                      0x00000FFF
#define   GPIO1SH1_OE_7__GPIO_OE___S                                                   0
#define   GPIO1SH1_OE_7___M                                               0x00000FFF
#define   GPIO1SH1_OE_7___S                                                            0
#define GPIO1SH1_CFG                                                   (0xA9000844)
#define   GPIO1SH1_CFG__DRV_STRENGTH___M                                  0x000001C0
#define   GPIO1SH1_CFG__DRV_STRENGTH___S                                               6
#define   GPIO1SH1_CFG__DRV_STRENGTH__2_MA                                           0x0
#define   GPIO1SH1_CFG__DRV_STRENGTH__4_MA                                           0x1
#define   GPIO1SH1_CFG__DRV_STRENGTH__6_MA                                           0x2
#define   GPIO1SH1_CFG__DRV_STRENGTH__8_MA                                           0x3
#define   GPIO1SH1_CFG__DRV_STRENGTH__10_MA                                          0x4
#define   GPIO1SH1_CFG__DRV_STRENGTH__12_MA                                          0x5
#define   GPIO1SH1_CFG__DRV_STRENGTH__14_MA                                          0x6
#define   GPIO1SH1_CFG__DRV_STRENGTH__16_MA                                          0x7
#define   GPIO1SH1_CFG__FUNC_SEL___M                                      0x0000003C
#define   GPIO1SH1_CFG__FUNC_SEL___S                                                   2
#define   GPIO1SH1_CFG__GPIO_PULL___M                                     0x00000003
#define   GPIO1SH1_CFG__GPIO_PULL___S                                                  0
#define   GPIO1SH1_CFG__GPIO_PULL__NO_PULL                                           0x0
#define   GPIO1SH1_CFG__GPIO_PULL__PULL_DOWN                                         0x1
#define   GPIO1SH1_CFG__GPIO_PULL__KEEPER                                            0x2
#define   GPIO1SH1_CFG__GPIO_PULL__PULL_UP                                           0x3
#define   GPIO1SH1_CFG___M                                                0x000001FF
#define   GPIO1SH1_CFG___S                                                             0
#define GPIO1SH1_IN_0                                                  (0xA9000850)
#define   GPIO1SH1_IN_0__GPIO_IN___M                                      0x0000FFFF
#define   GPIO1SH1_IN_0__GPIO_IN___S                                                   0
#define   GPIO1SH1_IN_0___M                                               0x0000FFFF
#define   GPIO1SH1_IN_0___S                                                            0
#define GPIO1SH1_IN_2                                                  (0xA9000854)
#define   GPIO1SH1_IN_2__GPIO_IN___M                                      0x01FFFFFF
#define   GPIO1SH1_IN_2__GPIO_IN___S                                                   0
#define   GPIO1SH1_IN_2___M                                               0x01FFFFFF
#define   GPIO1SH1_IN_2___S                                                            0
#define GPIO1SH1_IN_3                                                  (0xA9000858)
#define   GPIO1SH1_IN_3__GPIO_IN___M                                      0x07FFFFFF
#define   GPIO1SH1_IN_3__GPIO_IN___S                                                   0
#define   GPIO1SH1_IN_3___M                                               0x07FFFFFF
#define   GPIO1SH1_IN_3___S                                                            0
#define GPIO1SH1_IN_4                                                  (0xA900085C)
#define   GPIO1SH1_IN_4__GPIO_IN___M                                      0x000001FF
#define   GPIO1SH1_IN_4__GPIO_IN___S                                                   0
#define   GPIO1SH1_IN_4___M                                               0x000001FF
#define   GPIO1SH1_IN_4___S                                                            0
#define GPIO1SH1_IN_5                                                  (0xA9000860)
#define   GPIO1SH1_IN_5__GPIO_IN___M                                      0x0003FFFF
#define   GPIO1SH1_IN_5__GPIO_IN___S                                                   0
#define   GPIO1SH1_IN_5___M                                               0x0003FFFF
#define   GPIO1SH1_IN_5___S                                                            0
#define GPIO1SH1_IN_6                                                  (0xA9000864)
#define   GPIO1SH1_IN_6__GPIO_IN___M                                      0x7FFFFFFF
#define   GPIO1SH1_IN_6__GPIO_IN___S                                                   0
#define   GPIO1SH1_IN_6___M                                               0x7FFFFFFF
#define   GPIO1SH1_IN_6___S                                                            0
#define GPIO1SH1_IN_7                                                  (0xA9000868)
#define   GPIO1SH1_IN_7__GPIO_IN___M                                      0x00000FFF
#define   GPIO1SH1_IN_7__GPIO_IN___S                                                   0
#define   GPIO1SH1_IN_7___M                                               0x00000FFF
#define   GPIO1SH1_IN_7___S                                                            0
#define GPIO1SH1_INT_DETECT_CTL_0                                      (0xA9000870)
#define   GPIO1SH1_INT_DETECT_CTL_0__GPIO_INT_CTL___M                     0x0000FFFF
#define   GPIO1SH1_INT_DETECT_CTL_0__GPIO_INT_CTL___S                                  0
#define   GPIO1SH1_INT_DETECT_CTL_0___M                                   0x0000FFFF
#define   GPIO1SH1_INT_DETECT_CTL_0___S                                                0
#define GPIO1SH1_INT_DETECT_CTL_2                                      (0xA9000874)
#define   GPIO1SH1_INT_DETECT_CTL_2__GPIO_INT_CTL___M                     0x01FFFFFF
#define   GPIO1SH1_INT_DETECT_CTL_2__GPIO_INT_CTL___S                                  0
#define   GPIO1SH1_INT_DETECT_CTL_2___M                                   0x01FFFFFF
#define   GPIO1SH1_INT_DETECT_CTL_2___S                                                0
#define GPIO1SH1_INT_DETECT_CTL_3                                      (0xA9000878)
#define   GPIO1SH1_INT_DETECT_CTL_3__GPIO_INT_CTL___M                     0x07FFFFFF
#define   GPIO1SH1_INT_DETECT_CTL_3__GPIO_INT_CTL___S                                  0
#define   GPIO1SH1_INT_DETECT_CTL_3___M                                   0x07FFFFFF
#define   GPIO1SH1_INT_DETECT_CTL_3___S                                                0
#define GPIO1SH1_INT_DETECT_CTL_4                                      (0xA900087C)
#define   GPIO1SH1_INT_DETECT_CTL_4__GPIO_INT_CTL___M                     0x000001FF
#define   GPIO1SH1_INT_DETECT_CTL_4__GPIO_INT_CTL___S                                  0
#define   GPIO1SH1_INT_DETECT_CTL_4___M                                   0x000001FF
#define   GPIO1SH1_INT_DETECT_CTL_4___S                                                0
#define GPIO1SH1_INT_DETECT_CTL_5                                      (0xA9000880)
#define   GPIO1SH1_INT_DETECT_CTL_5__GPIO_INT_CTL___M                     0x0003FFFF
#define   GPIO1SH1_INT_DETECT_CTL_5__GPIO_INT_CTL___S                                  0
#define   GPIO1SH1_INT_DETECT_CTL_5___M                                   0x0003FFFF
#define   GPIO1SH1_INT_DETECT_CTL_5___S                                                0
#define GPIO1SH1_INT_DETECT_CTL_6                                      (0xA9000884)
#define   GPIO1SH1_INT_DETECT_CTL_6__GPIO_INT_CTL___M                     0x7FFFFFFF
#define   GPIO1SH1_INT_DETECT_CTL_6__GPIO_INT_CTL___S                                  0
#define   GPIO1SH1_INT_DETECT_CTL_6___M                                   0x7FFFFFFF
#define   GPIO1SH1_INT_DETECT_CTL_6___S                                                0
#define GPIO1SH1_INT_DETECT_CTL_7                                      (0xA9000888)
#define   GPIO1SH1_INT_DETECT_CTL_7__GPIO_INT_CTL___M                     0x00000FFF
#define   GPIO1SH1_INT_DETECT_CTL_7__GPIO_INT_CTL___S                                  0
#define   GPIO1SH1_INT_DETECT_CTL_7___M                                   0x00000FFF
#define   GPIO1SH1_INT_DETECT_CTL_7___S                                                0
#define GPIO1SH1_INT_POLARITY_0                                        (0xA9000890)
#define   GPIO1SH1_INT_POLARITY_0__GPIO_POLARITY___M                      0x0000FFFF
#define   GPIO1SH1_INT_POLARITY_0__GPIO_POLARITY___S                                   0
#define   GPIO1SH1_INT_POLARITY_0___M                                     0x0000FFFF
#define   GPIO1SH1_INT_POLARITY_0___S                                                  0
#define GPIO1SH1_INT_POLARITY_2                                        (0xA9000894)
#define   GPIO1SH1_INT_POLARITY_2__GPIO_POLARITY___M                      0x01FFFFFF
#define   GPIO1SH1_INT_POLARITY_2__GPIO_POLARITY___S                                   0
#define   GPIO1SH1_INT_POLARITY_2___M                                     0x01FFFFFF
#define   GPIO1SH1_INT_POLARITY_2___S                                                  0
#define GPIO1SH1_INT_POLARITY_3                                        (0xA9000898)
#define   GPIO1SH1_INT_POLARITY_3__GPIO_POLARITY___M                      0x07FFFFFF
#define   GPIO1SH1_INT_POLARITY_3__GPIO_POLARITY___S                                   0
#define   GPIO1SH1_INT_POLARITY_3___M                                     0x07FFFFFF
#define   GPIO1SH1_INT_POLARITY_3___S                                                  0
#define GPIO1SH1_INT_POLARITY_4                                        (0xA900089C)
#define   GPIO1SH1_INT_POLARITY_4__GPIO_POLARITY___M                      0x000001FF
#define   GPIO1SH1_INT_POLARITY_4__GPIO_POLARITY___S                                   0
#define   GPIO1SH1_INT_POLARITY_4___M                                     0x000001FF
#define   GPIO1SH1_INT_POLARITY_4___S                                                  0
#define GPIO1SH1_INT_POLARITY_5                                        (0xA90008A0)
#define   GPIO1SH1_INT_POLARITY_5__GPIO_POLARITY___M                      0x0003FFFF
#define   GPIO1SH1_INT_POLARITY_5__GPIO_POLARITY___S                                   0
#define   GPIO1SH1_INT_POLARITY_5___M                                     0x0003FFFF
#define   GPIO1SH1_INT_POLARITY_5___S                                                  0
#define GPIO1SH1_INT_POLARITY_6                                        (0xA90008A4)
#define   GPIO1SH1_INT_POLARITY_6__GPIO_POLARITY___M                      0x7FFFFFFF
#define   GPIO1SH1_INT_POLARITY_6__GPIO_POLARITY___S                                   0
#define   GPIO1SH1_INT_POLARITY_6___M                                     0x7FFFFFFF
#define   GPIO1SH1_INT_POLARITY_6___S                                                  0
#define GPIO1SH1_INT_POLARITY_7                                        (0xA90008A8)
#define   GPIO1SH1_INT_POLARITY_7__GPIO_POLARITY___M                      0x00000FFF
#define   GPIO1SH1_INT_POLARITY_7__GPIO_POLARITY___S                                   0
#define   GPIO1SH1_INT_POLARITY_7___M                                     0x00000FFF
#define   GPIO1SH1_INT_POLARITY_7___S                                                  0
#define GPIO1SH1_INT_EN_0                                              (0xA90008B0)
#define   GPIO1SH1_INT_EN_0__GPIO_INT_EN___M                              0x0000FFFF
#define   GPIO1SH1_INT_EN_0__GPIO_INT_EN___S                                           0
#define   GPIO1SH1_INT_EN_0___M                                           0x0000FFFF
#define   GPIO1SH1_INT_EN_0___S                                                        0
#define GPIO1SH1_INT_EN_2                                              (0xA90008B4)
#define   GPIO1SH1_INT_EN_2__GPIO_INT_EN___M                              0x01FFFFFF
#define   GPIO1SH1_INT_EN_2__GPIO_INT_EN___S                                           0
#define   GPIO1SH1_INT_EN_2___M                                           0x01FFFFFF
#define   GPIO1SH1_INT_EN_2___S                                                        0
#define GPIO1SH1_INT_EN_3                                              (0xA90008B8)
#define   GPIO1SH1_INT_EN_3__GPIO_INT_EN___M                              0x07FFFFFF
#define   GPIO1SH1_INT_EN_3__GPIO_INT_EN___S                                           0
#define   GPIO1SH1_INT_EN_3___M                                           0x07FFFFFF
#define   GPIO1SH1_INT_EN_3___S                                                        0
#define GPIO1SH1_INT_EN_4                                              (0xA90008BC)
#define   GPIO1SH1_INT_EN_4__GPIO_INT_EN___M                              0x000001FF
#define   GPIO1SH1_INT_EN_4__GPIO_INT_EN___S                                           0
#define   GPIO1SH1_INT_EN_4___M                                           0x000001FF
#define   GPIO1SH1_INT_EN_4___S                                                        0
#define GPIO1SH1_INT_EN_5                                              (0xA90008C0)
#define   GPIO1SH1_INT_EN_5__GPIO_INT_EN___M                              0x0003FFFF
#define   GPIO1SH1_INT_EN_5__GPIO_INT_EN___S                                           0
#define   GPIO1SH1_INT_EN_5___M                                           0x0003FFFF
#define   GPIO1SH1_INT_EN_5___S                                                        0
#define GPIO1SH1_INT_EN_6                                              (0xA90008C4)
#define   GPIO1SH1_INT_EN_6__GPIO_INT_EN___M                              0x7FFFFFFF
#define   GPIO1SH1_INT_EN_6__GPIO_INT_EN___S                                           0
#define   GPIO1SH1_INT_EN_6___M                                           0x7FFFFFFF
#define   GPIO1SH1_INT_EN_6___S                                                        0
#define GPIO1SH1_INT_EN_7                                              (0xA90008C8)
#define   GPIO1SH1_INT_EN_7__GPIO_INT_EN___M                              0x00000FFF
#define   GPIO1SH1_INT_EN_7__GPIO_INT_EN___S                                           0
#define   GPIO1SH1_INT_EN_7___M                                           0x00000FFF
#define   GPIO1SH1_INT_EN_7___S                                                        0
#define GPIO1SH1_INT_CLEAR_0                                           (0xA90008D0)
#define   GPIO1SH1_INT_CLEAR_0__GPIO___M                                  0x0000FFFF
#define   GPIO1SH1_INT_CLEAR_0__GPIO___S                                               0
#define   GPIO1SH1_INT_CLEAR_0___M                                        0x0000FFFF
#define   GPIO1SH1_INT_CLEAR_0___S                                                     0
#define GPIO1SH1_INT_CLEAR_2                                           (0xA90008D4)
#define   GPIO1SH1_INT_CLEAR_2__GPIO___M                                  0x01FFFFFF
#define   GPIO1SH1_INT_CLEAR_2__GPIO___S                                               0
#define   GPIO1SH1_INT_CLEAR_2___M                                        0x01FFFFFF
#define   GPIO1SH1_INT_CLEAR_2___S                                                     0
#define GPIO1SH1_INT_CLEAR_3                                           (0xA90008D8)
#define   GPIO1SH1_INT_CLEAR_3__GPIO___M                                  0x07FFFFFF
#define   GPIO1SH1_INT_CLEAR_3__GPIO___S                                               0
#define   GPIO1SH1_INT_CLEAR_3___M                                        0x07FFFFFF
#define   GPIO1SH1_INT_CLEAR_3___S                                                     0
#define GPIO1SH1_INT_CLEAR_4                                           (0xA90008DC)
#define   GPIO1SH1_INT_CLEAR_4__GPIO___M                                  0x000001FF
#define   GPIO1SH1_INT_CLEAR_4__GPIO___S                                               0
#define   GPIO1SH1_INT_CLEAR_4___M                                        0x000001FF
#define   GPIO1SH1_INT_CLEAR_4___S                                                     0
#define GPIO1SH1_INT_CLEAR_5                                           (0xA90008E0)
#define   GPIO1SH1_INT_CLEAR_5__GPIO___M                                  0x0003FFFF
#define   GPIO1SH1_INT_CLEAR_5__GPIO___S                                               0
#define   GPIO1SH1_INT_CLEAR_5___M                                        0x0003FFFF
#define   GPIO1SH1_INT_CLEAR_5___S                                                     0
#define GPIO1SH1_INT_CLEAR_6                                           (0xA90008E4)
#define   GPIO1SH1_INT_CLEAR_6__GPIO___M                                  0x7FFFFFFF
#define   GPIO1SH1_INT_CLEAR_6__GPIO___S                                               0
#define   GPIO1SH1_INT_CLEAR_6___M                                        0x7FFFFFFF
#define   GPIO1SH1_INT_CLEAR_6___S                                                     0
#define GPIO1SH1_INT_CLEAR_7                                           (0xA90008E8)
#define   GPIO1SH1_INT_CLEAR_7__GPIO___M                                  0x00000FFF
#define   GPIO1SH1_INT_CLEAR_7__GPIO___S                                               0
#define   GPIO1SH1_INT_CLEAR_7___M                                        0x00000FFF
#define   GPIO1SH1_INT_CLEAR_7___S                                                     0
#define GPIO1SH1_INT_STATUS_0                                          (0xA90008F0)
#define   GPIO1SH1_INT_STATUS_0__GPIO___M                                 0x0000FFFF
#define   GPIO1SH1_INT_STATUS_0__GPIO___S                                              0
#define   GPIO1SH1_INT_STATUS_0___M                                       0x0000FFFF
#define   GPIO1SH1_INT_STATUS_0___S                                                    0
#define GPIO1SH1_INT_STATUS_2                                          (0xA90008F4)
#define   GPIO1SH1_INT_STATUS_2__GPIO___M                                 0x01FFFFFF
#define   GPIO1SH1_INT_STATUS_2__GPIO___S                                              0
#define   GPIO1SH1_INT_STATUS_2___M                                       0x01FFFFFF
#define   GPIO1SH1_INT_STATUS_2___S                                                    0
#define GPIO1SH1_INT_STATUS_3                                          (0xA90008F8)
#define   GPIO1SH1_INT_STATUS_3__GPIO___M                                 0x07FFFFFF
#define   GPIO1SH1_INT_STATUS_3__GPIO___S                                              0
#define   GPIO1SH1_INT_STATUS_3___M                                       0x07FFFFFF
#define   GPIO1SH1_INT_STATUS_3___S                                                    0
#define GPIO1SH1_INT_STATUS_4                                          (0xA90008FC)
#define   GPIO1SH1_INT_STATUS_4__GPIO___M                                 0x000001FF
#define   GPIO1SH1_INT_STATUS_4__GPIO___S                                              0
#define   GPIO1SH1_INT_STATUS_4___M                                       0x000001FF
#define   GPIO1SH1_INT_STATUS_4___S                                                    0
#define GPIO1SH1_INT_STATUS_5                                          (0xA9000900)
#define   GPIO1SH1_INT_STATUS_5__GPIO___M                                 0x0003FFFF
#define   GPIO1SH1_INT_STATUS_5__GPIO___S                                              0
#define   GPIO1SH1_INT_STATUS_5___M                                       0x0003FFFF
#define   GPIO1SH1_INT_STATUS_5___S                                                    0
#define GPIO1SH1_INT_STATUS_6                                          (0xA9000904)
#define   GPIO1SH1_INT_STATUS_6__GPIO___M                                 0x7FFFFFFF
#define   GPIO1SH1_INT_STATUS_6__GPIO___S                                              0
#define   GPIO1SH1_INT_STATUS_6___M                                       0x7FFFFFFF
#define   GPIO1SH1_INT_STATUS_6___S                                                    0
#define GPIO1SH1_INT_STATUS_7                                          (0xA9000908)
#define   GPIO1SH1_INT_STATUS_7__GPIO___M                                 0x00000FFF
#define   GPIO1SH1_INT_STATUS_7__GPIO___S                                              0
#define TLMMGPIO2_BASE               (0xA8F00400)
#define   GPIO1SH1_INT_STATUS_7___M                                       0x00000FFF
#define   GPIO1SH1_INT_STATUS_7___S                                                    0
#define GPIO_OUT_1                                                     (0xA8F00400)
#define   GPIO_OUT_1__GPIO_OUT___M                                        0x07FFFFFF
#define   GPIO_OUT_1__GPIO_OUT___S                                                     0
#define   GPIO_OUT_1___M                                                  0x07FFFFFF
#define   GPIO_OUT_1___S                                                               0
#define GPIO_OE_1                                                      (0xA8F00408)
#define   GPIO_OE_1__GPIO_OE___M                                          0x07FFFFFF
#define   GPIO_OE_1__GPIO_OE___S                                                       0
#define   GPIO_OE_1___M                                                   0x07FFFFFF
#define   GPIO_OE_1___S                                                                0
#define GPIO2_PAGE                                                     (0xA8F00410)
#define   GPIO2_PAGE__DATA___M                                            0x000000FF
#define   GPIO2_PAGE__DATA___S                                                         0
#define   GPIO2_PAGE___M                                                  0x000000FF
#define   GPIO2_PAGE___S                                                               0
#define GPIO2_CFG                                                      (0xA8F00414)
#define   GPIO2_CFG__DRV_STRENGTH___M                                     0x000001C0
#define   GPIO2_CFG__DRV_STRENGTH___S                                                  6
#define   GPIO2_CFG__DRV_STRENGTH__2_MA                                              0x0
#define   GPIO2_CFG__DRV_STRENGTH__4_MA                                              0x1
#define   GPIO2_CFG__DRV_STRENGTH__6_MA                                              0x2
#define   GPIO2_CFG__DRV_STRENGTH__8_MA                                              0x3
#define   GPIO2_CFG__DRV_STRENGTH__10_MA                                             0x4
#define   GPIO2_CFG__DRV_STRENGTH__12_MA                                             0x5
#define   GPIO2_CFG__DRV_STRENGTH__14_MA                                             0x6
#define   GPIO2_CFG__DRV_STRENGTH__16_MA                                             0x7
#define   GPIO2_CFG__FUNC_SEL___M                                         0x0000003C
#define   GPIO2_CFG__FUNC_SEL___S                                                      2
#define   GPIO2_CFG__GPIO_PULL___M                                        0x00000003
#define   GPIO2_CFG__GPIO_PULL___S                                                     0
#define   GPIO2_CFG__GPIO_PULL__NO_PULL                                              0x0
#define   GPIO2_CFG__GPIO_PULL__PULL_DOWN                                            0x1
#define   GPIO2_CFG__GPIO_PULL__KEEPER                                               0x2
#define   GPIO2_CFG__GPIO_PULL__PULL_UP                                              0x3
#define   GPIO2_CFG___M                                                   0x000001FF
#define   GPIO2_CFG___S                                                                0
#define GPIO_IN_1                                                      (0xA8F00420)
#define   GPIO_IN_1__GPIO_IN___M                                          0x07FFFFFF
#define   GPIO_IN_1__GPIO_IN___S                                                       0
#define   GPIO_IN_1___M                                                   0x07FFFFFF
#define   GPIO_IN_1___S                                                                0
#define GPIO_INT_DETECT_CTL_1                                          (0xA8F00450)
#define   GPIO_INT_DETECT_CTL_1__GPIO_INT_CTL___M                         0x07FFFFFF
#define   GPIO_INT_DETECT_CTL_1__GPIO_INT_CTL___S                                      0
#define   GPIO_INT_DETECT_CTL_1___M                                       0x07FFFFFF
#define   GPIO_INT_DETECT_CTL_1___S                                                    0
#define GPIO_INT_POLARITY_1                                            (0xA8F00458)
#define   GPIO_INT_POLARITY_1__GPIO_POLARITY___M                          0x07FFFFFF
#define   GPIO_INT_POLARITY_1__GPIO_POLARITY___S                                       0
#define   GPIO_INT_POLARITY_1___M                                         0x07FFFFFF
#define   GPIO_INT_POLARITY_1___S                                                      0
#define GPIO_INT_EN_1                                                  (0xA8F00460)
#define   GPIO_INT_EN_1__GPIO_INT_EN___M                                  0x07FFFFFF
#define   GPIO_INT_EN_1__GPIO_INT_EN___S                                               0
#define   GPIO_INT_EN_1___M                                               0x07FFFFFF
#define   GPIO_INT_EN_1___S                                                            0
#define GPIO_INT_CLEAR_1                                               (0xA8F00468)
#define   GPIO_INT_CLEAR_1__GPIO___M                                      0x07FFFFFF
#define   GPIO_INT_CLEAR_1__GPIO___S                                                   0
#define   GPIO_INT_CLEAR_1___M                                            0x07FFFFFF
#define   GPIO_INT_CLEAR_1___S                                                         0
#define GPIO_INT_STATUS_1                                              (0xA8F00470)
#define   GPIO_INT_STATUS_1__GPIO___M                                     0x07FFFFFF
#define   GPIO_INT_STATUS_1__GPIO___S                                                  0
#define   GPIO_INT_STATUS_1___M                                           0x07FFFFFF
#define   GPIO_INT_STATUS_1___S                                                        0
#define GPIO_OWNER_1                                                   (0xA8F00504)
#define   GPIO_OWNER_1__GPIO_SHDW_OWNED___M                               0x07FFFFFF
#define   GPIO_OWNER_1__GPIO_SHDW_OWNED___S                                            0
#define   GPIO_OWNER_1___M                                                0x07FFFFFF
#define   GPIO_OWNER_1___S                                                             0
#define GPIO_SHDW_REGION_SEL_1                                         (0xA8F00508)
#define   GPIO_SHDW_REGION_SEL_1__GPIO_SHDW_REGION___M                    0x07FFFFFF
#define   GPIO_SHDW_REGION_SEL_1__GPIO_SHDW_REGION___S                                 0
#define TLMMGPIO1_BASE               (0xA8E00000)
#define   GPIO_SHDW_REGION_SEL_1___M                                      0x07FFFFFF
#define   GPIO_SHDW_REGION_SEL_1___S                                                   0
#define GPIO_OUT_0                                                     (0xA8E00000)
#define   GPIO_OUT_0__GPIO_OUT___M                                        0x0000FFFF
#define   GPIO_OUT_0__GPIO_OUT___S                                                     0
#define   GPIO_OUT_0___M                                                  0x0000FFFF
#define   GPIO_OUT_0___S                                                               0
#define GPIO_OUT_2                                                     (0xA8E00004)
#define   GPIO_OUT_2__GPIO_OUT___M                                        0x01FFFFFF
#define   GPIO_OUT_2__GPIO_OUT___S                                                     0
#define   GPIO_OUT_2___M                                                  0x01FFFFFF
#define   GPIO_OUT_2___S                                                               0
#define GPIO_OUT_3                                                     (0xA8E00008)
#define   GPIO_OUT_3__GPIO_OUT___M                                        0x07FFFFFF
#define   GPIO_OUT_3__GPIO_OUT___S                                                     0
#define   GPIO_OUT_3___M                                                  0x07FFFFFF
#define   GPIO_OUT_3___S                                                               0
#define GPIO_OUT_4                                                     (0xA8E0000C)
#define   GPIO_OUT_4__GPIO_OUT___M                                        0x000001FF
#define   GPIO_OUT_4__GPIO_OUT___S                                                     0
#define   GPIO_OUT_4___M                                                  0x000001FF
#define   GPIO_OUT_4___S                                                               0
#define GPIO_OUT_5                                                     (0xA8E00010)
#define   GPIO_OUT_5__GPIO_OUT___M                                        0x0003FFFF
#define   GPIO_OUT_5__GPIO_OUT___S                                                     0
#define   GPIO_OUT_5___M                                                  0x0003FFFF
#define   GPIO_OUT_5___S                                                               0
#define GPIO_OUT_6                                                     (0xA8E00014)
#define   GPIO_OUT_6__GPIO_OUT___M                                        0x7FFFFFFF
#define   GPIO_OUT_6__GPIO_OUT___S                                                     0
#define   GPIO_OUT_6___M                                                  0x7FFFFFFF
#define   GPIO_OUT_6___S                                                               0
#define GPIO_OUT_7                                                     (0xA8E00018)
#define   GPIO_OUT_7__GPIO_OUT___M                                        0x00000FFF
#define   GPIO_OUT_7__GPIO_OUT___S                                                     0
#define   GPIO_OUT_7___M                                                  0x00000FFF
#define   GPIO_OUT_7___S                                                               0
#define GPIO_OE_0                                                      (0xA8E00020)
#define   GPIO_OE_0__GPIO_OE___M                                          0x0000FFFF
#define   GPIO_OE_0__GPIO_OE___S                                                       0
#define   GPIO_OE_0___M                                                   0x0000FFFF
#define   GPIO_OE_0___S                                                                0
#define GPIO_OE_2                                                      (0xA8E00024)
#define   GPIO_OE_2__GPIO_OE___M                                          0x01FFFFFF
#define   GPIO_OE_2__GPIO_OE___S                                                       0
#define   GPIO_OE_2___M                                                   0x01FFFFFF
#define   GPIO_OE_2___S                                                                0
#define GPIO_OE_3                                                      (0xA8E00028)
#define   GPIO_OE_3__GPIO_OE___M                                          0x07FFFFFF
#define   GPIO_OE_3__GPIO_OE___S                                                       0
#define   GPIO_OE_3___M                                                   0x07FFFFFF
#define   GPIO_OE_3___S                                                                0
#define GPIO_OE_4                                                      (0xA8E0002C)
#define   GPIO_OE_4__GPIO_OE___M                                          0x000001FF
#define   GPIO_OE_4__GPIO_OE___S                                                       0
#define   GPIO_OE_4___M                                                   0x000001FF
#define   GPIO_OE_4___S                                                                0
#define GPIO_OE_5                                                      (0xA8E00030)
#define   GPIO_OE_5__GPIO_OE___M                                          0x0003FFFF
#define   GPIO_OE_5__GPIO_OE___S                                                       0
#define   GPIO_OE_5___M                                                   0x0003FFFF
#define   GPIO_OE_5___S                                                                0
#define GPIO_OE_6                                                      (0xA8E00034)
#define   GPIO_OE_6__GPIO_OE___M                                          0x7FFFFFFF
#define   GPIO_OE_6__GPIO_OE___S                                                       0
#define   GPIO_OE_6___M                                                   0x7FFFFFFF
#define   GPIO_OE_6___S                                                                0
#define GPIO_OE_7                                                      (0xA8E00038)
#define   GPIO_OE_7__GPIO_OE___M                                          0x00000FFF
#define   GPIO_OE_7__GPIO_OE___S                                                       0
#define   GPIO_OE_7___M                                                   0x00000FFF
#define   GPIO_OE_7___S                                                                0
#define GPIO1_PAGE                                                     (0xA8E00040)
#define   GPIO1_PAGE__DATA___M                                            0x000000FF
#define   GPIO1_PAGE__DATA___S                                                         0
#define   GPIO1_PAGE___M                                                  0x000000FF
#define   GPIO1_PAGE___S                                                               0
#define GPIO1_CFG                                                      (0xA8E00044)
#define   GPIO1_CFG__DRV_STRENGTH___M                                     0x000001C0
#define   GPIO1_CFG__DRV_STRENGTH___S                                                  6
#define   GPIO1_CFG__DRV_STRENGTH__2_MA                                              0x0
#define   GPIO1_CFG__DRV_STRENGTH__4_MA                                              0x1
#define   GPIO1_CFG__DRV_STRENGTH__6_MA                                              0x2
#define   GPIO1_CFG__DRV_STRENGTH__8_MA                                              0x3
#define   GPIO1_CFG__DRV_STRENGTH__10_MA                                             0x4
#define   GPIO1_CFG__DRV_STRENGTH__12_MA                                             0x5
#define   GPIO1_CFG__DRV_STRENGTH__14_MA                                             0x6
#define   GPIO1_CFG__DRV_STRENGTH__16_MA                                             0x7
#define   GPIO1_CFG__FUNC_SEL___M                                         0x0000003C
#define   GPIO1_CFG__FUNC_SEL___S                                                      2
#define   GPIO1_CFG__GPIO_PULL___M                                        0x00000003
#define   GPIO1_CFG__GPIO_PULL___S                                                     0
#define   GPIO1_CFG__GPIO_PULL__NO_PULL                                              0x0
#define   GPIO1_CFG__GPIO_PULL__PULL_DOWN                                            0x1
#define   GPIO1_CFG__GPIO_PULL__KEEPER                                               0x2
#define   GPIO1_CFG__GPIO_PULL__PULL_UP                                              0x3
#define   GPIO1_CFG___M                                                   0x000001FF
#define   GPIO1_CFG___S                                                                0
#define GPIO_IN_0                                                      (0xA8E00050)
#define   GPIO_IN_0__GPIO_IN___M                                          0x0000FFFF
#define   GPIO_IN_0__GPIO_IN___S                                                       0
#define   GPIO_IN_0___M                                                   0x0000FFFF
#define   GPIO_IN_0___S                                                                0
#define GPIO_IN_2                                                      (0xA8E00054)
#define   GPIO_IN_2__GPIO_IN___M                                          0x01FFFFFF
#define   GPIO_IN_2__GPIO_IN___S                                                       0
#define   GPIO_IN_2___M                                                   0x01FFFFFF
#define   GPIO_IN_2___S                                                                0
#define GPIO_IN_3                                                      (0xA8E00058)
#define   GPIO_IN_3__GPIO_IN___M                                          0x07FFFFFF
#define   GPIO_IN_3__GPIO_IN___S                                                       0
#define   GPIO_IN_3___M                                                   0x07FFFFFF
#define   GPIO_IN_3___S                                                                0
#define GPIO_IN_4                                                      (0xA8E0005C)
#define   GPIO_IN_4__GPIO_IN___M                                          0x000001FF
#define   GPIO_IN_4__GPIO_IN___S                                                       0
#define   GPIO_IN_4___M                                                   0x000001FF
#define   GPIO_IN_4___S                                                                0
#define GPIO_IN_5                                                      (0xA8E00060)
#define   GPIO_IN_5__GPIO_IN___M                                          0x0003FFFF
#define   GPIO_IN_5__GPIO_IN___S                                                       0
#define   GPIO_IN_5___M                                                   0x0003FFFF
#define   GPIO_IN_5___S                                                                0
#define GPIO_IN_6                                                      (0xA8E00064)
#define   GPIO_IN_6__GPIO_IN___M                                          0x7FFFFFFF
#define   GPIO_IN_6__GPIO_IN___S                                                       0
#define   GPIO_IN_6___M                                                   0x7FFFFFFF
#define   GPIO_IN_6___S                                                                0
#define GPIO_IN_7                                                      (0xA8E00068)
#define   GPIO_IN_7__GPIO_IN___M                                          0x00000FFF
#define   GPIO_IN_7__GPIO_IN___S                                                       0
#define   GPIO_IN_7___M                                                   0x00000FFF
#define   GPIO_IN_7___S                                                                0
#define GPIO_INT_DETECT_CTL_0                                          (0xA8E00070)
#define   GPIO_INT_DETECT_CTL_0__GPIO_INT_CTL___M                         0x0000FFFF
#define   GPIO_INT_DETECT_CTL_0__GPIO_INT_CTL___S                                      0
#define   GPIO_INT_DETECT_CTL_0___M                                       0x0000FFFF
#define   GPIO_INT_DETECT_CTL_0___S                                                    0
#define GPIO_INT_DETECT_CTL_2                                          (0xA8E00074)
#define   GPIO_INT_DETECT_CTL_2__GPIO_INT_CTL___M                         0x01FFFFFF
#define   GPIO_INT_DETECT_CTL_2__GPIO_INT_CTL___S                                      0
#define   GPIO_INT_DETECT_CTL_2___M                                       0x01FFFFFF
#define   GPIO_INT_DETECT_CTL_2___S                                                    0
#define GPIO_INT_DETECT_CTL_3                                          (0xA8E00078)
#define   GPIO_INT_DETECT_CTL_3__GPIO_INT_CTL___M                         0x07FFFFFF
#define   GPIO_INT_DETECT_CTL_3__GPIO_INT_CTL___S                                      0
#define   GPIO_INT_DETECT_CTL_3___M                                       0x07FFFFFF
#define   GPIO_INT_DETECT_CTL_3___S                                                    0
#define GPIO_INT_DETECT_CTL_4                                          (0xA8E0007C)
#define   GPIO_INT_DETECT_CTL_4__GPIO_INT_CTL___M                         0x000001FF
#define   GPIO_INT_DETECT_CTL_4__GPIO_INT_CTL___S                                      0
#define   GPIO_INT_DETECT_CTL_4___M                                       0x000001FF
#define   GPIO_INT_DETECT_CTL_4___S                                                    0
#define GPIO_INT_DETECT_CTL_5                                          (0xA8E00080)
#define   GPIO_INT_DETECT_CTL_5__GPIO_INT_CTL___M                         0x0003FFFF
#define   GPIO_INT_DETECT_CTL_5__GPIO_INT_CTL___S                                      0
#define   GPIO_INT_DETECT_CTL_5___M                                       0x0003FFFF
#define   GPIO_INT_DETECT_CTL_5___S                                                    0
#define GPIO_INT_DETECT_CTL_6                                          (0xA8E00084)
#define   GPIO_INT_DETECT_CTL_6__GPIO_INT_CTL___M                         0x7FFFFFFF
#define   GPIO_INT_DETECT_CTL_6__GPIO_INT_CTL___S                                      0
#define   GPIO_INT_DETECT_CTL_6___M                                       0x7FFFFFFF
#define   GPIO_INT_DETECT_CTL_6___S                                                    0
#define GPIO_INT_DETECT_CTL_7                                          (0xA8E00088)
#define   GPIO_INT_DETECT_CTL_7__GPIO_INT_CTL___M                         0x00000FFF
#define   GPIO_INT_DETECT_CTL_7__GPIO_INT_CTL___S                                      0
#define   GPIO_INT_DETECT_CTL_7___M                                       0x00000FFF
#define   GPIO_INT_DETECT_CTL_7___S                                                    0
#define GPIO_INT_POLARITY_0                                            (0xA8E00090)
#define   GPIO_INT_POLARITY_0__GPIO_POLARITY___M                          0x0000FFFF
#define   GPIO_INT_POLARITY_0__GPIO_POLARITY___S                                       0
#define   GPIO_INT_POLARITY_0___M                                         0x0000FFFF
#define   GPIO_INT_POLARITY_0___S                                                      0
#define GPIO_INT_POLARITY_2                                            (0xA8E00094)
#define   GPIO_INT_POLARITY_2__GPIO_POLARITY___M                          0x01FFFFFF
#define   GPIO_INT_POLARITY_2__GPIO_POLARITY___S                                       0
#define   GPIO_INT_POLARITY_2___M                                         0x01FFFFFF
#define   GPIO_INT_POLARITY_2___S                                                      0
#define GPIO_INT_POLARITY_3                                            (0xA8E00098)
#define   GPIO_INT_POLARITY_3__GPIO_POLARITY___M                          0x07FFFFFF
#define   GPIO_INT_POLARITY_3__GPIO_POLARITY___S                                       0
#define   GPIO_INT_POLARITY_3___M                                         0x07FFFFFF
#define   GPIO_INT_POLARITY_3___S                                                      0
#define GPIO_INT_POLARITY_4                                            (0xA8E0009C)
#define   GPIO_INT_POLARITY_4__GPIO_POLARITY___M                          0x000001FF
#define   GPIO_INT_POLARITY_4__GPIO_POLARITY___S                                       0
#define   GPIO_INT_POLARITY_4___M                                         0x000001FF
#define   GPIO_INT_POLARITY_4___S                                                      0
#define GPIO_INT_POLARITY_5                                            (0xA8E000A0)
#define   GPIO_INT_POLARITY_5__GPIO_POLARITY___M                          0x0003FFFF
#define   GPIO_INT_POLARITY_5__GPIO_POLARITY___S                                       0
#define   GPIO_INT_POLARITY_5___M                                         0x0003FFFF
#define   GPIO_INT_POLARITY_5___S                                                      0
#define GPIO_INT_POLARITY_6                                            (0xA8E000A4)
#define   GPIO_INT_POLARITY_6__GPIO_POLARITY___M                          0x7FFFFFFF
#define   GPIO_INT_POLARITY_6__GPIO_POLARITY___S                                       0
#define   GPIO_INT_POLARITY_6___M                                         0x7FFFFFFF
#define   GPIO_INT_POLARITY_6___S                                                      0
#define GPIO_INT_POLARITY_7                                            (0xA8E000A8)
#define   GPIO_INT_POLARITY_7__GPIO_POLARITY___M                          0x00000FFF
#define   GPIO_INT_POLARITY_7__GPIO_POLARITY___S                                       0
#define   GPIO_INT_POLARITY_7___M                                         0x00000FFF
#define   GPIO_INT_POLARITY_7___S                                                      0
#define GPIO_INT_EN_0                                                  (0xA8E000B0)
#define   GPIO_INT_EN_0__GPIO_INT_EN___M                                  0x0000FFFF
#define   GPIO_INT_EN_0__GPIO_INT_EN___S                                               0
#define   GPIO_INT_EN_0___M                                               0x0000FFFF
#define   GPIO_INT_EN_0___S                                                            0
#define GPIO_INT_EN_2                                                  (0xA8E000B4)
#define   GPIO_INT_EN_2__GPIO_INT_EN___M                                  0x01FFFFFF
#define   GPIO_INT_EN_2__GPIO_INT_EN___S                                               0
#define   GPIO_INT_EN_2___M                                               0x01FFFFFF
#define   GPIO_INT_EN_2___S                                                            0
#define GPIO_INT_EN_3                                                  (0xA8E000B8)
#define   GPIO_INT_EN_3__GPIO_INT_EN___M                                  0x07FFFFFF
#define   GPIO_INT_EN_3__GPIO_INT_EN___S                                               0
#define   GPIO_INT_EN_3___M                                               0x07FFFFFF
#define   GPIO_INT_EN_3___S                                                            0
#define GPIO_INT_EN_4                                                  (0xA8E000BC)
#define   GPIO_INT_EN_4__GPIO_INT_EN___M                                  0x000001FF
#define   GPIO_INT_EN_4__GPIO_INT_EN___S                                               0
#define   GPIO_INT_EN_4___M                                               0x000001FF
#define   GPIO_INT_EN_4___S                                                            0
#define GPIO_INT_EN_5                                                  (0xA8E000C0)
#define   GPIO_INT_EN_5__GPIO_INT_EN___M                                  0x0003FFFF
#define   GPIO_INT_EN_5__GPIO_INT_EN___S                                               0
#define   GPIO_INT_EN_5___M                                               0x0003FFFF
#define   GPIO_INT_EN_5___S                                                            0
#define GPIO_INT_EN_6                                                  (0xA8E000C4)
#define   GPIO_INT_EN_6__GPIO_INT_EN___M                                  0x7FFFFFFF
#define   GPIO_INT_EN_6__GPIO_INT_EN___S                                               0
#define   GPIO_INT_EN_6___M                                               0x7FFFFFFF
#define   GPIO_INT_EN_6___S                                                            0
#define GPIO_INT_EN_7                                                  (0xA8E000C8)
#define   GPIO_INT_EN_7__GPIO_INT_EN___M                                  0x00000FFF
#define   GPIO_INT_EN_7__GPIO_INT_EN___S                                               0
#define   GPIO_INT_EN_7___M                                               0x00000FFF
#define   GPIO_INT_EN_7___S                                                            0
#define GPIO_INT_CLEAR_0                                               (0xA8E000D0)
#define   GPIO_INT_CLEAR_0__GPIO___M                                      0x0000FFFF
#define   GPIO_INT_CLEAR_0__GPIO___S                                                   0
#define   GPIO_INT_CLEAR_0___M                                            0x0000FFFF
#define   GPIO_INT_CLEAR_0___S                                                         0
#define GPIO_INT_CLEAR_2                                               (0xA8E000D4)
#define   GPIO_INT_CLEAR_2__GPIO___M                                      0x01FFFFFF
#define   GPIO_INT_CLEAR_2__GPIO___S                                                   0
#define   GPIO_INT_CLEAR_2___M                                            0x01FFFFFF
#define   GPIO_INT_CLEAR_2___S                                                         0
#define GPIO_INT_CLEAR_3                                               (0xA8E000D8)
#define   GPIO_INT_CLEAR_3__GPIO___M                                      0x07FFFFFF
#define   GPIO_INT_CLEAR_3__GPIO___S                                                   0
#define   GPIO_INT_CLEAR_3___M                                            0x07FFFFFF
#define   GPIO_INT_CLEAR_3___S                                                         0
#define GPIO_INT_CLEAR_4                                               (0xA8E000DC)
#define   GPIO_INT_CLEAR_4__GPIO___M                                      0x000001FF
#define   GPIO_INT_CLEAR_4__GPIO___S                                                   0
#define   GPIO_INT_CLEAR_4___M                                            0x000001FF
#define   GPIO_INT_CLEAR_4___S                                                         0
#define GPIO_INT_CLEAR_5                                               (0xA8E000E0)
#define   GPIO_INT_CLEAR_5__GPIO___M                                      0x0003FFFF
#define   GPIO_INT_CLEAR_5__GPIO___S                                                   0
#define   GPIO_INT_CLEAR_5___M                                            0x0003FFFF
#define   GPIO_INT_CLEAR_5___S                                                         0
#define GPIO_INT_CLEAR_6                                               (0xA8E000E4)
#define   GPIO_INT_CLEAR_6__GPIO___M                                      0x7FFFFFFF
#define   GPIO_INT_CLEAR_6__GPIO___S                                                   0
#define   GPIO_INT_CLEAR_6___M                                            0x7FFFFFFF
#define   GPIO_INT_CLEAR_6___S                                                         0
#define GPIO_INT_CLEAR_7                                               (0xA8E000E8)
#define   GPIO_INT_CLEAR_7__GPIO___M                                      0x00000FFF
#define   GPIO_INT_CLEAR_7__GPIO___S                                                   0
#define   GPIO_INT_CLEAR_7___M                                            0x00000FFF
#define   GPIO_INT_CLEAR_7___S                                                         0
#define GPIO_INT_STATUS_0                                              (0xA8E000F0)
#define   GPIO_INT_STATUS_0__GPIO___M                                     0x0000FFFF
#define   GPIO_INT_STATUS_0__GPIO___S                                                  0
#define   GPIO_INT_STATUS_0___M                                           0x0000FFFF
#define   GPIO_INT_STATUS_0___S                                                        0
#define GPIO_INT_STATUS_2                                              (0xA8E000F4)
#define   GPIO_INT_STATUS_2__GPIO___M                                     0x01FFFFFF
#define   GPIO_INT_STATUS_2__GPIO___S                                                  0
#define   GPIO_INT_STATUS_2___M                                           0x01FFFFFF
#define   GPIO_INT_STATUS_2___S                                                        0
#define GPIO_INT_STATUS_3                                              (0xA8E000F8)
#define   GPIO_INT_STATUS_3__GPIO___M                                     0x07FFFFFF
#define   GPIO_INT_STATUS_3__GPIO___S                                                  0
#define   GPIO_INT_STATUS_3___M                                           0x07FFFFFF
#define   GPIO_INT_STATUS_3___S                                                        0
#define GPIO_INT_STATUS_4                                              (0xA8E000FC)
#define   GPIO_INT_STATUS_4__GPIO___M                                     0x000001FF
#define   GPIO_INT_STATUS_4__GPIO___S                                                  0
#define   GPIO_INT_STATUS_4___M                                           0x000001FF
#define   GPIO_INT_STATUS_4___S                                                        0
#define GPIO_INT_STATUS_5                                              (0xA8E00100)
#define   GPIO_INT_STATUS_5__GPIO___M                                     0x0003FFFF
#define   GPIO_INT_STATUS_5__GPIO___S                                                  0
#define   GPIO_INT_STATUS_5___M                                           0x0003FFFF
#define   GPIO_INT_STATUS_5___S                                                        0
#define GPIO_INT_STATUS_6                                              (0xA8E00104)
#define   GPIO_INT_STATUS_6__GPIO___M                                     0x7FFFFFFF
#define   GPIO_INT_STATUS_6__GPIO___S                                                  0
#define   GPIO_INT_STATUS_6___M                                           0x7FFFFFFF
#define   GPIO_INT_STATUS_6___S                                                        0
#define GPIO_INT_STATUS_7                                              (0xA8E00108)
#define   GPIO_INT_STATUS_7__GPIO___M                                     0x00000FFF
#define   GPIO_INT_STATUS_7__GPIO___S                                                  0
#define   GPIO_INT_STATUS_7___M                                           0x00000FFF
#define   GPIO_INT_STATUS_7___S                                                        0
#define GPIO_OWNER_0                                                   (0xA8E00110)
#define   GPIO_OWNER_0__GPIO_SHDW_OWNED___M                               0x0000FFFF
#define   GPIO_OWNER_0__GPIO_SHDW_OWNED___S                                            0
#define   GPIO_OWNER_0___M                                                0x0000FFFF
#define   GPIO_OWNER_0___S                                                             0
#define GPIO_OWNER_2                                                   (0xA8E00114)
#define   GPIO_OWNER_2__GPIO_SHDW_OWNED___M                               0x01FFFFFF
#define   GPIO_OWNER_2__GPIO_SHDW_OWNED___S                                            0
#define   GPIO_OWNER_2___M                                                0x01FFFFFF
#define   GPIO_OWNER_2___S                                                             0
#define GPIO_OWNER_3                                                   (0xA8E00118)
#define   GPIO_OWNER_3__GPIO_SHDW_OWNED___M                               0x07FFFFFF
#define   GPIO_OWNER_3__GPIO_SHDW_OWNED___S                                            0
#define   GPIO_OWNER_3___M                                                0x07FFFFFF
#define   GPIO_OWNER_3___S                                                             0
#define GPIO_OWNER_4                                                   (0xA8E0011C)
#define   GPIO_OWNER_4__GPIO_SHDW_OWNED___M                               0x000001FF
#define   GPIO_OWNER_4__GPIO_SHDW_OWNED___S                                            0
#define   GPIO_OWNER_4___M                                                0x000001FF
#define   GPIO_OWNER_4___S                                                             0
#define GPIO_OWNER_5                                                   (0xA8E00120)
#define   GPIO_OWNER_5__GPIO_SHDW_OWNED___M                               0x0003FFFF
#define   GPIO_OWNER_5__GPIO_SHDW_OWNED___S                                            0
#define   GPIO_OWNER_5___M                                                0x0003FFFF
#define   GPIO_OWNER_5___S                                                             0
#define GPIO_OWNER_6                                                   (0xA8E00124)
#define   GPIO_OWNER_6__GPIO_SHDW_OWNED___M                               0x7FFFFFFF
#define   GPIO_OWNER_6__GPIO_SHDW_OWNED___S                                            0
#define   GPIO_OWNER_6___M                                                0x7FFFFFFF
#define   GPIO_OWNER_6___S                                                             0
#define GPIO_OWNER_7                                                   (0xA8E00128)
#define   GPIO_OWNER_7__GPIO_SHDW_OWNED___M                               0x00000FFF
#define   GPIO_OWNER_7__GPIO_SHDW_OWNED___S                                            0
#define   GPIO_OWNER_7___M                                                0x00000FFF
#define   GPIO_OWNER_7___S                                                             0
#define GPIO_SHDW_REGION_SEL_0                                         (0xA8E00140)
#define   GPIO_SHDW_REGION_SEL_0__GPIO_SHDW_REGION___M                    0x0000FFFF
#define   GPIO_SHDW_REGION_SEL_0__GPIO_SHDW_REGION___S                                 0
#define   GPIO_SHDW_REGION_SEL_0___M                                      0x0000FFFF
#define   GPIO_SHDW_REGION_SEL_0___S                                                   0
#define GPIO_SHDW_REGION_SEL_2                                         (0xA8E00144)
#define   GPIO_SHDW_REGION_SEL_2__GPIO_SHDW_REGION___M                    0x01FFFFFF
#define   GPIO_SHDW_REGION_SEL_2__GPIO_SHDW_REGION___S                                 0
#define   GPIO_SHDW_REGION_SEL_2___M                                      0x01FFFFFF
#define   GPIO_SHDW_REGION_SEL_2___S                                                   0
#define GPIO_SHDW_REGION_SEL_3                                         (0xA8E00148)
#define   GPIO_SHDW_REGION_SEL_3__GPIO_SHDW_REGION___M                    0x07FFFFFF
#define   GPIO_SHDW_REGION_SEL_3__GPIO_SHDW_REGION___S                                 0
#define   GPIO_SHDW_REGION_SEL_3___M                                      0x07FFFFFF
#define   GPIO_SHDW_REGION_SEL_3___S                                                   0
#define GPIO_SHDW_REGION_SEL_4                                         (0xA8E0014C)
#define   GPIO_SHDW_REGION_SEL_4__GPIO_SHDW_REGION___M                    0x000001FF
#define   GPIO_SHDW_REGION_SEL_4__GPIO_SHDW_REGION___S                                 0
#define   GPIO_SHDW_REGION_SEL_4___M                                      0x000001FF
#define   GPIO_SHDW_REGION_SEL_4___S                                                   0
#define GPIO_SHDW_REGION_SEL_5                                         (0xA8E00150)
#define   GPIO_SHDW_REGION_SEL_5__GPIO_SHDW_REGION___M                    0x0003FFFF
#define   GPIO_SHDW_REGION_SEL_5__GPIO_SHDW_REGION___S                                 0
#define   GPIO_SHDW_REGION_SEL_5___M                                      0x0003FFFF
#define   GPIO_SHDW_REGION_SEL_5___S                                                   0
#define GPIO_SHDW_REGION_SEL_6                                         (0xA8E00154)
#define   GPIO_SHDW_REGION_SEL_6__GPIO_SHDW_REGION___M                    0x7FFFFFFF
#define   GPIO_SHDW_REGION_SEL_6__GPIO_SHDW_REGION___S                                 0
#define   GPIO_SHDW_REGION_SEL_6___M                                      0x7FFFFFFF
#define   GPIO_SHDW_REGION_SEL_6___S                                                   0
#define GPIO_SHDW_REGION_SEL_7                                         (0xA8E00158)
#define   GPIO_SHDW_REGION_SEL_7__GPIO_SHDW_REGION___M                    0x00000FFF
#define   GPIO_SHDW_REGION_SEL_7__GPIO_SHDW_REGION___S                                 0
#define   GPIO_SHDW_REGION_SEL_7___M                                      0x00000FFF
#define   GPIO_SHDW_REGION_SEL_7___S                                                   0
#define TMUX_AUX_JTAG                                                  (0xA8E00200)
#define   TMUX_AUX_JTAG__PMT_AD62M_HALT___M                               0x00001000
#define   TMUX_AUX_JTAG__PMT_AD62M_HALT___S                                           12
#define   TMUX_AUX_JTAG__PMT_SC2M_HALT___M                                0x00000800
#define   TMUX_AUX_JTAG__PMT_SC2M_HALT___S                                            11
#define   TMUX_AUX_JTAG__PMT_SC2AD6_HALT___M                              0x00000400
#define   TMUX_AUX_JTAG__PMT_SC2AD6_HALT___S                                          10
#define   TMUX_AUX_JTAG__PMT_M2AD6_HALT___M                               0x00000200
#define   TMUX_AUX_JTAG__PMT_M2AD6_HALT___S                                            9
#define   TMUX_AUX_JTAG__PMT_AD62SC_HALT___M                              0x00000100
#define   TMUX_AUX_JTAG__PMT_AD62SC_HALT___S                                           8
#define   TMUX_AUX_JTAG__PMT_M2SC_HALT___M                                0x00000080
#define   TMUX_AUX_JTAG__PMT_M2SC_HALT___S                                             7
#define   TMUX_AUX_JTAG__PMT_SC2AD6_RESUME___M                            0x00000040
#define   TMUX_AUX_JTAG__PMT_SC2AD6_RESUME___S                                         6
#define   TMUX_AUX_JTAG__PMT_M2AD6_RESUME___M                             0x00000020
#define   TMUX_AUX_JTAG__PMT_M2AD6_RESUME___S                                          5
#define   TMUX_AUX_JTAG__PMT_AD62SC_RESUME___M                            0x00000010
#define   TMUX_AUX_JTAG__PMT_AD62SC_RESUME___S                                         4
#define   TMUX_AUX_JTAG__PMT_M2SC_RESUME___M                              0x00000008
#define   TMUX_AUX_JTAG__PMT_M2SC_RESUME___S                                           3
#define   TMUX_AUX_JTAG__AUX_JTAG_SEL___M                                 0x00000007
#define   TMUX_AUX_JTAG__AUX_JTAG_SEL___S                                              0
#define   TMUX_AUX_JTAG__AUX_JTAG_SEL__MSM                                           0x4
#define   TMUX_AUX_JTAG__AUX_JTAG_SEL__ARM9                                          0x3
#define   TMUX_AUX_JTAG__AUX_JTAG_SEL__QDSP6                                         0x2
#define   TMUX_AUX_JTAG__AUX_JTAG_SEL__SC                                            0x1
#define   TMUX_AUX_JTAG__AUX_JTAG_SEL__NONE                                          0x0
#define   TMUX_AUX_JTAG___M                                               0x00001FFF
#define   TMUX_AUX_JTAG___S                                                            0
#define TMUX_EBI2                                                      (0xA8E00204)
#define   TMUX_EBI2__DSP_RTL_EN___M                                       0x00000002
#define   TMUX_EBI2__DSP_RTL_EN___S                                                    1
#define   TMUX_EBI2__DBG_BUS_ON_EBI2___M                                  0x00000001
#define   TMUX_EBI2__DBG_BUS_ON_EBI2___S                                               0
#define   TMUX_EBI2___M                                                   0x00000003
#define   TMUX_EBI2___S                                                                0
#define TMUX_ETM                                                       (0xA8E00208)
#define   TMUX_ETM__PMT_M2AD6___M                                         0x00040000
#define   TMUX_ETM__PMT_M2AD6___S                                                     18
#define   TMUX_ETM__PMT_SC2AD6___M                                        0x00020000
#define   TMUX_ETM__PMT_SC2AD6___S                                                    17
#define   TMUX_ETM__PMT_MDSP2AD6___M                                      0x00010000
#define   TMUX_ETM__PMT_MDSP2AD6___S                                                  16
#define   TMUX_ETM__PMT_LA2AD6___M                                        0x00008000
#define   TMUX_ETM__PMT_LA2AD6___S                                                    15
#define   TMUX_ETM__PMT_AD62M___M                                         0x00004000
#define   TMUX_ETM__PMT_AD62M___S                                                     14
#define   TMUX_ETM__PMT_SC2M___M                                          0x00002000
#define   TMUX_ETM__PMT_SC2M___S                                                      13
#define   TMUX_ETM__PMT_MDSP2M___M                                        0x00001000
#define   TMUX_ETM__PMT_MDSP2M___S                                                    12
#define   TMUX_ETM__PMT_LA2M___M                                          0x00000800
#define   TMUX_ETM__PMT_LA2M___S                                                      11
#define   TMUX_ETM__PMT_AD62AXI_START___M                                 0x00000400
#define   TMUX_ETM__PMT_AD62AXI_START___S                                             10
#define   TMUX_ETM__PMT_M2AXI_START___M                                   0x00000200
#define   TMUX_ETM__PMT_M2AXI_START___S                                                9
#define   TMUX_ETM__PMT_SC2AXI_START___M                                  0x00000100
#define   TMUX_ETM__PMT_SC2AXI_START___S                                               8
#define   TMUX_ETM__PMT_MDSP2AXI_START___M                                0x00000080
#define   TMUX_ETM__PMT_MDSP2AXI_START___S                                             7
#define   TMUX_ETM__PMT_AD62AXI_STOP___M                                  0x00000040
#define   TMUX_ETM__PMT_AD62AXI_STOP___S                                               6
#define   TMUX_ETM__PMT_M2AXI_STOP___M                                    0x00000020
#define   TMUX_ETM__PMT_M2AXI_STOP___S                                                 5
#define   TMUX_ETM__PMT_SC2AXI_STOP___M                                   0x00000010
#define   TMUX_ETM__PMT_SC2AXI_STOP___S                                                4
#define   TMUX_ETM__PMT_MDSP2AXI_STOP___M                                 0x00000008
#define   TMUX_ETM__PMT_MDSP2AXI_STOP___S                                              3
#define   TMUX_ETM__MODE___M                                              0x00000007
#define   TMUX_ETM__MODE___S                                                           0
#define   TMUX_ETM__MODE__NO_ETM                                                     0x0
#define   TMUX_ETM__MODE__ETM_A9_MODE                                                0x1
#define   TMUX_ETM__MODE__ETM_SC_MODE                                                0x2
#define   TMUX_ETM__MODE__ETM_AD6_MODE                                               0x3
#define   TMUX_ETM__MODE__ETM_A9_8BIT_MODE                                           0x4
#define   TMUX_ETM___M                                                    0x0007FFFF
#define   TMUX_ETM___S                                                                 0
#define USB_PIN_CONFIG                                                 (0xA8E0020C)
#define   USB_PIN_CONFIG__USBQ_FS_MODE_EN___M                             0x00000002
#define   USB_PIN_CONFIG__USBQ_FS_MODE_EN___S                                          1
#define   USB_PIN_CONFIG__REG_OE_INT_N_OE___M                             0x00000001
#define   USB_PIN_CONFIG__REG_OE_INT_N_OE___S                                          0
#define   USB_PIN_CONFIG___M                                              0x00000003
#define   USB_PIN_CONFIG___S                                                           0
#define GPIO_PORT_SEL                                                  (0xA8E00210)
#define   GPIO_PORT_SEL__TSIF_ERROR_NULL_SEL___M                          0x0000000C
#define   GPIO_PORT_SEL__TSIF_ERROR_NULL_SEL___S                                       2
#define   GPIO_PORT_SEL__TSIF_ERROR_NULL_SEL__TSIF_ERROR_NULL_A                      0x0
#define   GPIO_PORT_SEL__TSIF_ERROR_NULL_SEL__TSIF_ERROR_NULL_B                      0x1
#define   GPIO_PORT_SEL__TSIF_ERROR_NULL_SEL__TSIF_ERROR_NULL_C                      0x2
#define   GPIO_PORT_SEL__AUDIO_PCM_IN_SEL___M                             0x00000002
#define   GPIO_PORT_SEL__AUDIO_PCM_IN_SEL___S                                          1
#define   GPIO_PORT_SEL__AUDIO_PCM_IN_SEL__AUDIO_PCM_IN_A                            0x0
#define   GPIO_PORT_SEL__AUDIO_PCM_IN_SEL__AUDIO_PCM_IN_B                            0x1
#define   GPIO_PORT_SEL__UART1_RX_SEL___M                                 0x00000001
#define   GPIO_PORT_SEL__UART1_RX_SEL___S                                              0
#define   GPIO_PORT_SEL__UART1_RX_SEL__UART1_RX_DATA_A                               0x0
#define   GPIO_PORT_SEL__UART1_RX_SEL__UART1_RX_DATA_B                               0x1
#define   GPIO_PORT_SEL___M                                               0x0000000F
#define   GPIO_PORT_SEL___S                                                            0
#define KEYSENSE_CFG                                                   (0xA8E00220)
#define   KEYSENSE_CFG__SC_KEYSENSE_IRQ_EN___M                            0x00000200
#define   KEYSENSE_CFG__SC_KEYSENSE_IRQ_EN___S                                         9
#define   KEYSENSE_CFG__ARM9_KEYSENSE_IRQ_EN___M                          0x00000100
#define   KEYSENSE_CFG__ARM9_KEYSENSE_IRQ_EN___S                                       8
#define   KEYSENSE_CFG__EN_GPIO35___M                                     0x00000080
#define   KEYSENSE_CFG__EN_GPIO35___S                                                  7
#define   KEYSENSE_CFG__EN_GPIO36___M                                     0x00000040
#define   KEYSENSE_CFG__EN_GPIO36___S                                                  6
#define   KEYSENSE_CFG__EN_GPIO37___M                                     0x00000020
#define   KEYSENSE_CFG__EN_GPIO37___S                                                  5
#define   KEYSENSE_CFG__EN_GPIO38___M                                     0x00000010
#define   KEYSENSE_CFG__EN_GPIO38___S                                                  4
#define   KEYSENSE_CFG__EN_GPIO39___M                                     0x00000008
#define   KEYSENSE_CFG__EN_GPIO39___S                                                  3
#define   KEYSENSE_CFG__EN_GPIO40___M                                     0x00000004
#define   KEYSENSE_CFG__EN_GPIO40___S                                                  2
#define   KEYSENSE_CFG__EN_GPIO41___M                                     0x00000002
#define   KEYSENSE_CFG__EN_GPIO41___S                                                  1
#define   KEYSENSE_CFG__EN_GPIO42___M                                     0x00000001
#define   KEYSENSE_CFG__EN_GPIO42___S                                                  0
#define   KEYSENSE_CFG___M                                                0x000003FF
#define   KEYSENSE_CFG___S                                                             0
#define CDC_CLK_TEST_SEL                                               (0xA8E00224)
#define   CDC_CLK_TEST_SEL__FUNC_TEST_SEL_N___M                           0x00000004
#define   CDC_CLK_TEST_SEL__FUNC_TEST_SEL_N___S                                        2
#define   CDC_CLK_TEST_SEL__CDC_TEST_SEL___M                              0x00000003
#define   CDC_CLK_TEST_SEL__CDC_TEST_SEL___S                                           0
#define   CDC_CLK_TEST_SEL__CDC_TEST_SEL__EBI1_CDC_SLAVE_2                           0x0
#define   CDC_CLK_TEST_SEL__CDC_TEST_SEL__EBI1_CDC_MASTER                            0x1
#define   CDC_CLK_TEST_SEL__CDC_TEST_SEL__SMI_CDC_MASTER                             0x2
#define   CDC_CLK_TEST_SEL__CDC_TEST_SEL__SMI_CDC_SLAVE_1                            0x3
#define   CDC_CLK_TEST_SEL___M                                            0x00000007
#define   CDC_CLK_TEST_SEL___S                                                         0
#define BIST_MODE_EN                                                   (0xA8E00228)
#define   BIST_MODE_EN__SMI_BIST_MODE___M                                 0x00000002
#define   BIST_MODE_EN__SMI_BIST_MODE___S                                              1
#define   BIST_MODE_EN__SC_BIST_MODE_EN___M                               0x00000001
#define   BIST_MODE_EN__SC_BIST_MODE_EN___S                                            0
#define   BIST_MODE_EN___M                                                0x00000003
#define   BIST_MODE_EN___S                                                             0
#define PAD_ALT_FUNC                                                   (0xA8E00230)
#define   PAD_ALT_FUNC__TCXO_AC_DC_N___M                                  0x00000002
#define   PAD_ALT_FUNC__TCXO_AC_DC_N___S                                               1
#define   PAD_ALT_FUNC__PDM_TO_PA_RANGE0___M                              0x00000001
#define   PAD_ALT_FUNC__PDM_TO_PA_RANGE0___S                                           0
#define   PAD_ALT_FUNC___M                                                0x00000003
#define   PAD_ALT_FUNC___S                                                             0
#define AD_ULPI_PAD_PULL_CTL                                           (0xA8E00240)
#define   AD_ULPI_PAD_PULL_CTL__AD_ULPI_NXT___M                           0x000C0000
#define   AD_ULPI_PAD_PULL_CTL__AD_ULPI_NXT___S                                       18
#define   AD_ULPI_PAD_PULL_CTL__AD_ULPI_DIR___M                           0x00030000
#define   AD_ULPI_PAD_PULL_CTL__AD_ULPI_DIR___S                                       16
#define   AD_ULPI_PAD_PULL_CTL__AD_ULPI_DAT_7___M                         0x0000C000
#define   AD_ULPI_PAD_PULL_CTL__AD_ULPI_DAT_7___S                                     14
#define   AD_ULPI_PAD_PULL_CTL__AD_ULPI_DAT_6___M                         0x00003000
#define   AD_ULPI_PAD_PULL_CTL__AD_ULPI_DAT_6___S                                     12
#define   AD_ULPI_PAD_PULL_CTL__AD_ULPI_DAT_5___M                         0x00000C00
#define   AD_ULPI_PAD_PULL_CTL__AD_ULPI_DAT_5___S                                     10
#define   AD_ULPI_PAD_PULL_CTL__AD_ULPI_DAT_4___M                         0x00000300
#define   AD_ULPI_PAD_PULL_CTL__AD_ULPI_DAT_4___S                                      8
#define   AD_ULPI_PAD_PULL_CTL__AD_ULPI_DAT_3___M                         0x000000C0
#define   AD_ULPI_PAD_PULL_CTL__AD_ULPI_DAT_3___S                                      6
#define   AD_ULPI_PAD_PULL_CTL__AD_ULPI_DAT_2___M                         0x00000030
#define   AD_ULPI_PAD_PULL_CTL__AD_ULPI_DAT_2___S                                      4
#define   AD_ULPI_PAD_PULL_CTL__AD_ULPI_DAT_1___M                         0x0000000C
#define   AD_ULPI_PAD_PULL_CTL__AD_ULPI_DAT_1___S                                      2
#define   AD_ULPI_PAD_PULL_CTL__AD_ULPI_DAT_0___M                         0x00000003
#define   AD_ULPI_PAD_PULL_CTL__AD_ULPI_DAT_0___S                                      0
#define   AD_ULPI_PAD_PULL_CTL___M                                        0x000FFFFF
#define   AD_ULPI_PAD_PULL_CTL___S                                                     0
#define AD_PAD_PULL_CTL                                                (0xA8E00244)
#define   AD_PAD_PULL_CTL__AD_CODEC_DO_L___M                              0x0C000000
#define   AD_PAD_PULL_CTL__AD_CODEC_DO_L___S                                          26
#define   AD_PAD_PULL_CTL__AD_CODEC_DO_R___M                              0x03000000
#define   AD_PAD_PULL_CTL__AD_CODEC_DO_R___S                                          24
#define   AD_PAD_PULL_CTL__AD_SSBI_MOD___M                                0x00C00000
#define   AD_PAD_PULL_CTL__AD_SSBI_MOD___S                                            22
#define   AD_PAD_PULL_CTL__AD_SSBI_AUX___M                                0x00300000
#define   AD_PAD_PULL_CTL__AD_SSBI_AUX___S                                            20
#define   AD_PAD_PULL_CTL__AD_TS_EOC___M                                  0x000C0000
#define   AD_PAD_PULL_CTL__AD_TS_EOC___S                                              18
#define   AD_PAD_PULL_CTL__AD_TS_PENIRQ_N___M                             0x00030000
#define   AD_PAD_PULL_CTL__AD_TS_PENIRQ_N___S                                         16
#define   AD_PAD_PULL_CTL__AD_Y2Q_CH1___M                                 0x0000C000
#define   AD_PAD_PULL_CTL__AD_Y2Q_CH1___S                                             14
#define   AD_PAD_PULL_CTL__AD_Y2I_CH1___M                                 0x00003000
#define   AD_PAD_PULL_CTL__AD_Y2I_CH1___S                                             12
#define   AD_PAD_PULL_CTL__AD_Y1Q_CH1___M                                 0x00000C00
#define   AD_PAD_PULL_CTL__AD_Y1Q_CH1___S                                             10
#define   AD_PAD_PULL_CTL__AD_Y1I_CH1___M                                 0x00000300
#define   AD_PAD_PULL_CTL__AD_Y1I_CH1___S                                              8
#define   AD_PAD_PULL_CTL__AD_Y2Q_CH0___M                                 0x000000C0
#define   AD_PAD_PULL_CTL__AD_Y2Q_CH0___S                                              6
#define   AD_PAD_PULL_CTL__AD_Y2I_CH0___M                                 0x00000030
#define   AD_PAD_PULL_CTL__AD_Y2I_CH0___S                                              4
#define   AD_PAD_PULL_CTL__AD_Y1Q_CH0___M                                 0x0000000C
#define   AD_PAD_PULL_CTL__AD_Y1Q_CH0___S                                              2
#define   AD_PAD_PULL_CTL__AD_Y1I_CH0___M                                 0x00000003
#define   AD_PAD_PULL_CTL__AD_Y1I_CH0___S                                              0
#define   AD_PAD_PULL_CTL___M                                             0x0FFFFFFF
#define   AD_PAD_PULL_CTL___S                                                          0
#define AD_PAD_DRV_CTL                                                 (0xA8E00248)
#define   AD_PAD_DRV_CTL__AD_ULPI_INT___M                                 0x001C0000
#define   AD_PAD_DRV_CTL__AD_ULPI_INT___S                                             18
#define   AD_PAD_DRV_CTL__AD_CODEC_DI___M                                 0x00038000
#define   AD_PAD_DRV_CTL__AD_CODEC_DI___S                                             15
#define   AD_PAD_DRV_CTL__AD_CODEC_CLK___M                                0x00007000
#define   AD_PAD_DRV_CTL__AD_CODEC_CLK___S                                            12
#define   AD_PAD_DRV_CTL__AD_TCXO___M                                     0x00000E00
#define   AD_PAD_DRV_CTL__AD_TCXO___S                                                  9
#define   AD_PAD_DRV_CTL__AD_RESIN_N___M                                  0x000001C0
#define   AD_PAD_DRV_CTL__AD_RESIN_N___S                                               6
#define   AD_PAD_DRV_CTL__AD_CLK___M                                      0x00000038
#define   AD_PAD_DRV_CTL__AD_CLK___S                                                   3
#define   AD_PAD_DRV_CTL__AD_SSBI___M                                     0x00000007
#define   AD_PAD_DRV_CTL__AD_SSBI___S                                                  0
#define   AD_PAD_DRV_CTL___M                                              0x001FFFFF
#define   AD_PAD_DRV_CTL___S                                                           0
#define MISC_PAD_PULL_CTL                                              (0xA8E0024C)
#define   MISC_PAD_PULL_CTL__SMI_BIST___M                                 0x000000C0
#define   MISC_PAD_PULL_CTL__SMI_BIST___S                                              6
#define   MISC_PAD_PULL_CTL__TX_AGC_ADJ___M                               0x00000030
#define   MISC_PAD_PULL_CTL__TX_AGC_ADJ___S                                            4
#define   MISC_PAD_PULL_CTL__TRK_LO_ADJ___M                               0x0000000C
#define   MISC_PAD_PULL_CTL__TRK_LO_ADJ___S                                            2
#define   MISC_PAD_PULL_CTL__PA_RANGE0___M                                0x00000003
#define   MISC_PAD_PULL_CTL__PA_RANGE0___S                                             0
#define   MISC_PAD_PULL_CTL___M                                           0x000000FF
#define   MISC_PAD_PULL_CTL___S                                                        0
#define MISC_PAD_DRV_CTL                                               (0xA8E00250)
#define   MISC_PAD_DRV_CTL__SMI_BIST___M                                  0x00038000
#define   MISC_PAD_DRV_CTL__SMI_BIST___S                                              15
#define   MISC_PAD_DRV_CTL__PX_VTREF___M                                  0x00007000
#define   MISC_PAD_DRV_CTL__PX_VTREF___S                                              12
#define   MISC_PAD_DRV_CTL__RF_INTF___M                                   0x00000E00
#define   MISC_PAD_DRV_CTL__RF_INTF___S                                                9
#define   MISC_PAD_DRV_CTL__JTAG___M                                      0x000001C0
#define   MISC_PAD_DRV_CTL__JTAG___S                                                   6
#define   MISC_PAD_DRV_CTL__PERF_RESOUT_N___M                             0x00000038
#define   MISC_PAD_DRV_CTL__PERF_RESOUT_N___S                                          3
#define   MISC_PAD_DRV_CTL__RESOUT_N___M                                  0x00000007
#define   MISC_PAD_DRV_CTL__RESOUT_N___S                                               0
#define   MISC_PAD_DRV_CTL___M                                            0x0003FFFF
#define   MISC_PAD_DRV_CTL___S                                                         0
#define MODE_PAD_PULL_CTL                                              (0xA8E00254)
#define   MODE_PAD_PULL_CTL__MODE_3___M                                   0x000000C0
#define   MODE_PAD_PULL_CTL__MODE_3___S                                                6
#define   MODE_PAD_PULL_CTL__MODE_2___M                                   0x00000030
#define   MODE_PAD_PULL_CTL__MODE_2___S                                                4
#define   MODE_PAD_PULL_CTL__MODE_1___M                                   0x0000000C
#define   MODE_PAD_PULL_CTL__MODE_1___S                                                2
#define   MODE_PAD_PULL_CTL__MODE_0___M                                   0x00000003
#define   MODE_PAD_PULL_CTL__MODE_0___S                                                0
#define   MODE_PAD_PULL_CTL___M                                           0x000000FF
#define   MODE_PAD_PULL_CTL___S                                                        0
#define CHIP_MODE                                                      (0xA8E00260)
#define   CHIP_MODE__MODE3_PIN___M                                        0x00000008
#define   CHIP_MODE__MODE3_PIN___S                                                     3
#define   CHIP_MODE__MODE2_PIN___M                                        0x00000004
#define   CHIP_MODE__MODE2_PIN___S                                                     2
#define   CHIP_MODE__MODE1_PIN___M                                        0x00000002
#define   CHIP_MODE__MODE1_PIN___S                                                     1
#define   CHIP_MODE__MODE0_PIN___M                                        0x00000001
#define   CHIP_MODE__MODE0_PIN___S                                                     0
#define   CHIP_MODE___M                                                   0x0000000F
#define   CHIP_MODE___S                                                                0
#define TLMM_SPARE_WR                                                  (0xA8E00264)
#define   TLMM_SPARE_WR__MISC7___M                                        0x00000040
#define   TLMM_SPARE_WR__MISC7___S                                                     6
#define   TLMM_SPARE_WR__MISC6___M                                        0x00000020
#define   TLMM_SPARE_WR__MISC6___S                                                     5
#define   TLMM_SPARE_WR__MISC5___M                                        0x00000010
#define   TLMM_SPARE_WR__MISC5___S                                                     4
#define   TLMM_SPARE_WR__MISC4___M                                        0x00000008
#define   TLMM_SPARE_WR__MISC4___S                                                     3
#define   TLMM_SPARE_WR__MISC3___M                                        0x00000004
#define   TLMM_SPARE_WR__MISC3___S                                                     2
#define   TLMM_SPARE_WR__MISC2___M                                        0x00000002
#define   TLMM_SPARE_WR__MISC2___S                                                     1
#define   TLMM_SPARE_WR__MISC1___M                                        0x00000001
#define   TLMM_SPARE_WR__MISC1___S                                                     0
#define   TLMM_SPARE_WR___M                                               0x0000007F
#define   TLMM_SPARE_WR___S                                                            0
#define TLMM_SPARE_RD                                                  (0xA8E00268)
#define   TLMM_SPARE_RD__MISC___M                                         0x000000FF
#define   TLMM_SPARE_RD__MISC___S                                                      0
#define   TLMM_SPARE_RD___M                                               0x000000FF
#define   TLMM_SPARE_RD___S                                                            0
#define TLMM_INT_JTAG_CTL                                              (0xA8E0026C)
#define   TLMM_INT_JTAG_CTL__MODE___M                                     0x00000003
#define   TLMM_INT_JTAG_CTL__MODE___S                                                  0
#define   TLMM_INT_JTAG_CTL__MODE__ARM9                                              0x0
#define   TLMM_INT_JTAG_CTL__MODE__ARM9_SC                                           0x1
#define   TLMM_INT_JTAG_CTL__MODE__ARM9_SC_AD6                                       0x2
#define   TLMM_INT_JTAG_CTL__MODE__SC                                                0x3
#define   TLMM_INT_JTAG_CTL___M                                           0x00000003
#define   TLMM_INT_JTAG_CTL___S                                                        0
#define HW_REVISION_NUMBER                                             (0xA8E00270)
#define   HW_REVISION_NUMBER__VERSION_ID___M                              0xF0000000
#define   HW_REVISION_NUMBER__VERSION_ID___S                                          28
#define   HW_REVISION_NUMBER__VERSION_ID__FIRST_TAPE_OUT                             0x0
#define   HW_REVISION_NUMBER__PARTNUM___M                                 0x0FFFF000
#define   HW_REVISION_NUMBER__PARTNUM___S                                             12
#define   HW_REVISION_NUMBER__QUALCOMM_MFG_ID___M                         0x00000FFE
#define   HW_REVISION_NUMBER__QUALCOMM_MFG_ID___S                                      1
#define   HW_REVISION_NUMBER__START_BIT___M                               0x00000001
#define   HW_REVISION_NUMBER__START_BIT___S                                            0
#define   HW_REVISION_NUMBER___M                                          0xFFFFFFFF
#define   HW_REVISION_NUMBER___S                                                       0
#define TLMM_MDSP_DBG_XTRIG                                            (0xA8E00274)
#define   TLMM_MDSP_DBG_XTRIG__MARM_HALT___M                              0x00000010
#define   TLMM_MDSP_DBG_XTRIG__MARM_HALT___S                                           4
#define   TLMM_MDSP_DBG_XTRIG__AD6_HALT___M                               0x00000008
#define   TLMM_MDSP_DBG_XTRIG__AD6_HALT___S                                            3
#define   TLMM_MDSP_DBG_XTRIG__SC_HALT___M                                0x00000004
#define   TLMM_MDSP_DBG_XTRIG__SC_HALT___S                                             2
#define   TLMM_MDSP_DBG_XTRIG__AD6_RES___M                                0x00000002
#define   TLMM_MDSP_DBG_XTRIG__AD6_RES___S                                             1
#define   TLMM_MDSP_DBG_XTRIG__SC_RES___M                                 0x00000001
#define   TLMM_MDSP_DBG_XTRIG__SC_RES___S                                              0
#define   TLMM_MDSP_DBG_XTRIG___M                                         0x0000001F
#define   TLMM_MDSP_DBG_XTRIG___S                                                      0
#define TLMM_MDSP_ETM_XTRIG                                            (0xA8E00278)
#define   TLMM_MDSP_ETM_XTRIG__CMD___M                                    0x00000001
#define   TLMM_MDSP_ETM_XTRIG__CMD___S                                                 0
#define   TLMM_MDSP_ETM_XTRIG___M                                         0x00000001
#define   TLMM_MDSP_ETM_XTRIG___S                                                      0
#define TLMM_DBG_STATUS                                                (0xA8E0027C)
#define   TLMM_DBG_STATUS__AD6_BRK_EVNT___M                               0x00000010
#define   TLMM_DBG_STATUS__AD6_BRK_EVNT___S                                            4
#define   TLMM_DBG_STATUS__MARM_ACK___M                                   0x00000008
#define   TLMM_DBG_STATUS__MARM_ACK___S                                                3
#define   TLMM_DBG_STATUS__SC_ACK___M                                     0x00000004
#define   TLMM_DBG_STATUS__SC_ACK___S                                                  2
#define   TLMM_DBG_STATUS__SC_TRIGGER___M                                 0x00000002
#define   TLMM_DBG_STATUS__SC_TRIGGER___S                                              1
#define   TLMM_DBG_STATUS__SC_DONE___M                                    0x00000001
#define   TLMM_DBG_STATUS__SC_DONE___S                                                 0
#define   TLMM_DBG_STATUS___M                                             0x0000001F
#define   TLMM_DBG_STATUS___S                                                          0
#define ULPI_MODE_CONFIG                                               (0xA8E00280)
#define   ULPI_MODE_CONFIG__LINK_TEST_EN___M                              0x00000001
#define   ULPI_MODE_CONFIG__LINK_TEST_EN___S                                           0
#define CLK_CTL_BASE                 (0xA8600000)
#define   ULPI_MODE_CONFIG___M                                            0x00000001
#define   ULPI_MODE_CONFIG___S                                                         0
#define GLBL_CLK_ENA                                                   (0xA8600000)
#define   GLBL_CLK_ENA__RESERVED_BIT31___M                                0x80000000
#define   GLBL_CLK_ENA__RESERVED_BIT31___S                                            31
#define   GLBL_CLK_ENA__SC_DBG_ENA___M                                    0x40000000
#define   GLBL_CLK_ENA__SC_DBG_ENA___S                                                30
#define   GLBL_CLK_ENA__SC_DBG_ENA__ENABLED                                          0x1
#define   GLBL_CLK_ENA__GLBL_ROOT_ENA___M                                 0x20000000
#define   GLBL_CLK_ENA__GLBL_ROOT_ENA___S                                             29
#define   GLBL_CLK_ENA__GLBL_ROOT_ENA__ENABLED                                       0x1
#define   GLBL_CLK_ENA__SDC4_H_CLK_ENA___M                                0x10000000
#define   GLBL_CLK_ENA__SDC4_H_CLK_ENA___S                                            28
#define   GLBL_CLK_ENA__SDC4_H_CLK_ENA__ENABLED                                      0x1
#define   GLBL_CLK_ENA__SDC3_H_CLK_ENA___M                                0x08000000
#define   GLBL_CLK_ENA__SDC3_H_CLK_ENA___S                                            27
#define   GLBL_CLK_ENA__SDC3_H_CLK_ENA__ENABLED                                      0x1
#define   GLBL_CLK_ENA__UART2DM_P_CLK_ENA___M                             0x04000000
#define   GLBL_CLK_ENA__UART2DM_P_CLK_ENA___S                                         26
#define   GLBL_CLK_ENA__UART2DM_P_CLK_ENA__ENABLED                                   0x1
#define   GLBL_CLK_ENA__AXI_IMEM_CLK_ENA___M                              0x02000000
#define   GLBL_CLK_ENA__AXI_IMEM_CLK_ENA___S                                          25
#define   GLBL_CLK_ENA__AXI_IMEM_CLK_ENA__ENABLED                                    0x1
#define   GLBL_CLK_ENA__EBI2_2X_CLK_ENA___M                               0x01000000
#define   GLBL_CLK_ENA__EBI2_2X_CLK_ENA___S                                           24
#define   GLBL_CLK_ENA__EBI2_2X_CLK_ENA__ENABLED                                     0x1
#define   GLBL_CLK_ENA__MSS_CE_CLK_ENA___M                                0x00800000
#define   GLBL_CLK_ENA__MSS_CE_CLK_ENA___S                                            23
#define   GLBL_CLK_ENA__MSS_CE_CLK_ENA__ENABLED                                      0x1
#define   GLBL_CLK_ENA__AD6_AXI_CLK_ENA___M                               0x00400000
#define   GLBL_CLK_ENA__AD6_AXI_CLK_ENA___S                                           22
#define   GLBL_CLK_ENA__AD6_AXI_CLK_ENA__ENABLED                                     0x1
#define   GLBL_CLK_ENA__AD6_AHB_CLK_ENA___M                               0x00200000
#define   GLBL_CLK_ENA__AD6_AHB_CLK_ENA___S                                           21
#define   GLBL_CLK_ENA__AD6_AHB_CLK_ENA__ENABLED                                     0x1
#define   GLBL_CLK_ENA__MARM_CLK_ENA___M                                  0x00100000
#define   GLBL_CLK_ENA__MARM_CLK_ENA___S                                              20
#define   GLBL_CLK_ENA__MARM_CLK_ENA__ENABLED                                        0x1
#define   GLBL_CLK_ENA__SPSS_AHB_SRC_ENA___M                              0x00080000
#define   GLBL_CLK_ENA__SPSS_AHB_SRC_ENA___S                                          19
#define   GLBL_CLK_ENA__SPSS_AHB_SRC_ENA__ENABLED                                    0x1
#define   GLBL_CLK_ENA__TSIF_P_CLK_ENA___M                                0x00040000
#define   GLBL_CLK_ENA__TSIF_P_CLK_ENA___S                                            18
#define   GLBL_CLK_ENA__TSIF_P_CLK_ENA__ENABLED                                      0x1
#define   GLBL_CLK_ENA__UART1DM_P_CLK_ENA___M                             0x00020000
#define   GLBL_CLK_ENA__UART1DM_P_CLK_ENA___S                                         17
#define   GLBL_CLK_ENA__UART1DM_P_CLK_ENA__ENABLED                                   0x1
#define   GLBL_CLK_ENA__AHB1_CLK_ENA___M                                  0x00010000
#define   GLBL_CLK_ENA__AHB1_CLK_ENA___S                                              16
#define   GLBL_CLK_ENA__AHB1_CLK_ENA__ENABLED                                        0x1
#define   GLBL_CLK_ENA__AHB0_CLK_ENA___M                                  0x00008000
#define   GLBL_CLK_ENA__AHB0_CLK_ENA___S                                              15
#define   GLBL_CLK_ENA__AHB0_CLK_ENA__ENABLED                                        0x1
#define   GLBL_CLK_ENA__PBUS_CLK_ENA___M                                  0x00004000
#define   GLBL_CLK_ENA__PBUS_CLK_ENA___S                                              14
#define   GLBL_CLK_ENA__PBUS_CLK_ENA__ENABLED                                        0x1
#define   GLBL_CLK_ENA__EBI2_CLK_ENA___M                                  0x00002000
#define   GLBL_CLK_ENA__EBI2_CLK_ENA___S                                              13
#define   GLBL_CLK_ENA__EBI2_CLK_ENA__ENABLED                                        0x1
#define   GLBL_CLK_ENA__AXI_EBI1_CLK_ENA___M                              0x00001000
#define   GLBL_CLK_ENA__AXI_EBI1_CLK_ENA___S                                          12
#define   GLBL_CLK_ENA__AXI_EBI1_CLK_ENA__ENABLED                                    0x1
#define   GLBL_CLK_ENA__AXI_LI_MSS_CLK_EN___M                             0x00000800
#define   GLBL_CLK_ENA__AXI_LI_MSS_CLK_EN___S                                         11
#define   GLBL_CLK_ENA__AXI_LI_MSS_CLK_EN__ENABLED                                   0x1
#define   GLBL_CLK_ENA__AXI_ARB_CLK_ENA___M                               0x00000400
#define   GLBL_CLK_ENA__AXI_ARB_CLK_ENA___S                                           10
#define   GLBL_CLK_ENA__AXI_ARB_CLK_ENA__ENABLED                                     0x1
#define   GLBL_CLK_ENA__AXI_MDP_CLK_ENA___M                               0x00000200
#define   GLBL_CLK_ENA__AXI_MDP_CLK_ENA___S                                            9
#define   GLBL_CLK_ENA__AXI_MDP_CLK_ENA__ENABLED                                     0x1
#define   GLBL_CLK_ENA__SDC2_H_CLK_ENA___M                                0x00000100
#define   GLBL_CLK_ENA__SDC2_H_CLK_ENA___S                                             8
#define   GLBL_CLK_ENA__SDC2_H_CLK_ENA__ENABLED                                      0x1
#define   GLBL_CLK_ENA__SDC1_H_CLK_ENA___M                                0x00000080
#define   GLBL_CLK_ENA__SDC1_H_CLK_ENA___S                                             7
#define   GLBL_CLK_ENA__SDC1_H_CLK_ENA__ENABLED                                      0x1
#define   GLBL_CLK_ENA__CE_CLK_ENA___M                                    0x00000040
#define   GLBL_CLK_ENA__CE_CLK_ENA___S                                                 6
#define   GLBL_CLK_ENA__CE_CLK_ENA__ENABLED                                          0x1
#define   GLBL_CLK_ENA__ADM_CLK_ENA___M                                   0x00000020
#define   GLBL_CLK_ENA__ADM_CLK_ENA___S                                                5
#define   GLBL_CLK_ENA__ADM_CLK_ENA__ENABLED                                         0x1
#define   GLBL_CLK_ENA__MARM_ETM_CLK_ENA___M                              0x00000010
#define   GLBL_CLK_ENA__MARM_ETM_CLK_ENA___S                                           4
#define   GLBL_CLK_ENA__MARM_ETM_CLK_ENA__ENABLED                                    0x1
#define   GLBL_CLK_ENA__AXI_VDC_CLK_ENA___M                               0x00000008
#define   GLBL_CLK_ENA__AXI_VDC_CLK_ENA___S                                            3
#define   GLBL_CLK_ENA__AXI_VDC_CLK_ENA__ENABLED                                     0x1
#define   GLBL_CLK_ENA__AXI_VFE_CLK_ENA___M                               0x00000004
#define   GLBL_CLK_ENA__AXI_VFE_CLK_ENA___S                                            2
#define   GLBL_CLK_ENA__AXI_VFE_CLK_ENA__ENABLED                                     0x1
#define   GLBL_CLK_ENA__SC_AXI_SRC_ENA___M                                0x00000002
#define   GLBL_CLK_ENA__SC_AXI_SRC_ENA___S                                             1
#define   GLBL_CLK_ENA__SC_AXI_SRC_ENA__ENABLED                                      0x1
#define   GLBL_CLK_ENA__AXI_SMI_CLK_ENA___M                               0x00000001
#define   GLBL_CLK_ENA__AXI_SMI_CLK_ENA___S                                            0
#define   GLBL_CLK_ENA__AXI_SMI_CLK_ENA__ENABLED                                     0x1
#define   GLBL_CLK_ENA___M                                                0xFFFFFFFF
#define   GLBL_CLK_ENA___S                                                             0
#define GLBL_CLK_STATE                                                 (0xA8600004)
#define   GLBL_CLK_STATE__RESERVED_BIT31___M                              0x80000000
#define   GLBL_CLK_STATE__RESERVED_BIT31___S                                          31
#define   GLBL_CLK_STATE__SC_DBG_CLK___M                                  0x40000000
#define   GLBL_CLK_STATE__SC_DBG_CLK___S                                              30
#define   GLBL_CLK_STATE__SC_DBG_CLK__HALTED                                         0x1
#define   GLBL_CLK_STATE__SC_DBG_CLK__NOT_HALTED                                     0x0
#define   GLBL_CLK_STATE__RESERVED_BIT29___M                              0x20000000
#define   GLBL_CLK_STATE__RESERVED_BIT29___S                                          29
#define   GLBL_CLK_STATE__SDC4_H_CLK___M                                  0x10000000
#define   GLBL_CLK_STATE__SDC4_H_CLK___S                                              28
#define   GLBL_CLK_STATE__SDC4_H_CLK__HALTED                                         0x1
#define   GLBL_CLK_STATE__SDC4_H_CLK__NOT_HALTED                                     0x0
#define   GLBL_CLK_STATE__SDC3_H_CLK___M                                  0x08000000
#define   GLBL_CLK_STATE__SDC3_H_CLK___S                                              27
#define   GLBL_CLK_STATE__SDC3_H_CLK__HALTED                                         0x1
#define   GLBL_CLK_STATE__SDC3_H_CLK__NOT_HALTED                                     0x0
#define   GLBL_CLK_STATE__UART2DM_P_CLK___M                               0x04000000
#define   GLBL_CLK_STATE__UART2DM_P_CLK___S                                           26
#define   GLBL_CLK_STATE__UART2DM_P_CLK__HALTED                                      0x1
#define   GLBL_CLK_STATE__UART2DM_P_CLK__NOT_HALTED                                  0x0
#define   GLBL_CLK_STATE__AXI_IMEM_CLK___M                                0x02000000
#define   GLBL_CLK_STATE__AXI_IMEM_CLK___S                                            25
#define   GLBL_CLK_STATE__AXI_IMEM_CLK__HALTED                                       0x1
#define   GLBL_CLK_STATE__AXI_IMEM_CLK__NOT_HALTED                                   0x0
#define   GLBL_CLK_STATE__EBI2_2X_CLK___M                                 0x01000000
#define   GLBL_CLK_STATE__EBI2_2X_CLK___S                                             24
#define   GLBL_CLK_STATE__EBI2_2X_CLK__HALTED                                        0x1
#define   GLBL_CLK_STATE__EBI2_2X_CLK__NOT_HALTED                                    0x0
#define   GLBL_CLK_STATE__MSS_CE_CLK___M                                  0x00800000
#define   GLBL_CLK_STATE__MSS_CE_CLK___S                                              23
#define   GLBL_CLK_STATE__MSS_CE_CLK__HALTED                                         0x1
#define   GLBL_CLK_STATE__MSS_CE_CLK__NOT_HALTED                                     0x0
#define   GLBL_CLK_STATE__AD6_AXI_CLK___M                                 0x00400000
#define   GLBL_CLK_STATE__AD6_AXI_CLK___S                                             22
#define   GLBL_CLK_STATE__AD6_AXI_CLK__HALTED                                        0x1
#define   GLBL_CLK_STATE__AD6_AXI_CLK__NOT_HALTED                                    0x0
#define   GLBL_CLK_STATE__AD6_AHB_CLK___M                                 0x00200000
#define   GLBL_CLK_STATE__AD6_AHB_CLK___S                                             21
#define   GLBL_CLK_STATE__AD6_AHB_CLK__HALTED                                        0x1
#define   GLBL_CLK_STATE__AD6_AHB_CLK__NOT_HALTED                                    0x0
#define   GLBL_CLK_STATE__MARM_CLK___M                                    0x00100000
#define   GLBL_CLK_STATE__MARM_CLK___S                                                20
#define   GLBL_CLK_STATE__MARM_CLK__HALTED                                           0x1
#define   GLBL_CLK_STATE__MARM_CLK__NOT_HALTED                                       0x0
#define   GLBL_CLK_STATE__SPSS_AHB_SRC___M                                0x00080000
#define   GLBL_CLK_STATE__SPSS_AHB_SRC___S                                            19
#define   GLBL_CLK_STATE__SPSS_AHB_SRC__HALTED                                       0x1
#define   GLBL_CLK_STATE__SPSS_AHB_SRC__NOT_HALTED                                   0x0
#define   GLBL_CLK_STATE__TSIF_P_CLK___M                                  0x00040000
#define   GLBL_CLK_STATE__TSIF_P_CLK___S                                              18
#define   GLBL_CLK_STATE__TSIF_P_CLK__HALTED                                         0x1
#define   GLBL_CLK_STATE__TSIF_P_CLK__NOT_HALTED                                     0x0
#define   GLBL_CLK_STATE__UART1DM_P_CLK___M                               0x00020000
#define   GLBL_CLK_STATE__UART1DM_P_CLK___S                                           17
#define   GLBL_CLK_STATE__UART1DM_P_CLK__HALTED                                      0x1
#define   GLBL_CLK_STATE__UART1DM_P_CLK__NOT_HALTED                                  0x0
#define   GLBL_CLK_STATE__AHB1_CLK___M                                    0x00010000
#define   GLBL_CLK_STATE__AHB1_CLK___S                                                16
#define   GLBL_CLK_STATE__AHB1_CLK__HALTED                                           0x1
#define   GLBL_CLK_STATE__AHB1_CLK__NOT_HALTED                                       0x0
#define   GLBL_CLK_STATE__AHB0_CLK___M                                    0x00008000
#define   GLBL_CLK_STATE__AHB0_CLK___S                                                15
#define   GLBL_CLK_STATE__AHB0_CLK__HALTED                                           0x1
#define   GLBL_CLK_STATE__AHB0_CLK__NOT_HALTED                                       0x0
#define   GLBL_CLK_STATE__PBUS_CLK___M                                    0x00004000
#define   GLBL_CLK_STATE__PBUS_CLK___S                                                14
#define   GLBL_CLK_STATE__PBUS_CLK__HALTED                                           0x1
#define   GLBL_CLK_STATE__PBUS_CLK__NOT_HALTED                                       0x0
#define   GLBL_CLK_STATE__EBI2_CLK___M                                    0x00002000
#define   GLBL_CLK_STATE__EBI2_CLK___S                                                13
#define   GLBL_CLK_STATE__EBI2_CLK__HALTED                                           0x1
#define   GLBL_CLK_STATE__EBI2_CLK__NOT_HALTED                                       0x0
#define   GLBL_CLK_STATE__AXI_EBI1_CLK___M                                0x00001000
#define   GLBL_CLK_STATE__AXI_EBI1_CLK___S                                            12
#define   GLBL_CLK_STATE__AXI_EBI1_CLK__HALTED                                       0x1
#define   GLBL_CLK_STATE__AXI_EBI1_CLK__NOT_HALTED                                   0x0
#define   GLBL_CLK_STATE__AXI_LI_MSS_CLK___M                              0x00000800
#define   GLBL_CLK_STATE__AXI_LI_MSS_CLK___S                                          11
#define   GLBL_CLK_STATE__AXI_LI_MSS_CLK__HALTED                                     0x1
#define   GLBL_CLK_STATE__AXI_LI_MSS_CLK__NOT_HALTED                                 0x0
#define   GLBL_CLK_STATE__AXI_ARB_CLK___M                                 0x00000400
#define   GLBL_CLK_STATE__AXI_ARB_CLK___S                                             10
#define   GLBL_CLK_STATE__AXI_ARB_CLK__HALTED                                        0x1
#define   GLBL_CLK_STATE__AXI_ARB_CLK__NOT_HALTED                                    0x0
#define   GLBL_CLK_STATE__AXI_MDP_CLK___M                                 0x00000200
#define   GLBL_CLK_STATE__AXI_MDP_CLK___S                                              9
#define   GLBL_CLK_STATE__AXI_MDP_CLK__HALTED                                        0x1
#define   GLBL_CLK_STATE__AXI_MDP_CLK__NOT_HALTED                                    0x0
#define   GLBL_CLK_STATE__SDC2_H_CLK___M                                  0x00000100
#define   GLBL_CLK_STATE__SDC2_H_CLK___S                                               8
#define   GLBL_CLK_STATE__SDC2_H_CLK__HALTED                                         0x1
#define   GLBL_CLK_STATE__SDC2_H_CLK__NOT_HALTED                                     0x0
#define   GLBL_CLK_STATE__SDC1_H_CLK___M                                  0x00000080
#define   GLBL_CLK_STATE__SDC1_H_CLK___S                                               7
#define   GLBL_CLK_STATE__SDC1_H_CLK__HALTED                                         0x1
#define   GLBL_CLK_STATE__SDC1_H_CLK__NOT_HALTED                                     0x0
#define   GLBL_CLK_STATE__CE_CLK___M                                      0x00000040
#define   GLBL_CLK_STATE__CE_CLK___S                                                   6
#define   GLBL_CLK_STATE__CE_CLK__HALTED                                             0x1
#define   GLBL_CLK_STATE__CE_CLK__NOT_HALTED                                         0x0
#define   GLBL_CLK_STATE__ADM_CLK___M                                     0x00000020
#define   GLBL_CLK_STATE__ADM_CLK___S                                                  5
#define   GLBL_CLK_STATE__ADM_CLK__HALTED                                            0x1
#define   GLBL_CLK_STATE__ADM_CLK__NOT_HALTED                                        0x0
#define   GLBL_CLK_STATE__RESERVED_BIT4___M                               0x00000010
#define   GLBL_CLK_STATE__RESERVED_BIT4___S                                            4
#define   GLBL_CLK_STATE__AXI_VDC_CLK___M                                 0x00000008
#define   GLBL_CLK_STATE__AXI_VDC_CLK___S                                              3
#define   GLBL_CLK_STATE__AXI_VDC_CLK__HALTED                                        0x1
#define   GLBL_CLK_STATE__AXI_VDC_CLK__NOT_HALTED                                    0x0
#define   GLBL_CLK_STATE__AXI_VFE_CLK___M                                 0x00000004
#define   GLBL_CLK_STATE__AXI_VFE_CLK___S                                              2
#define   GLBL_CLK_STATE__AXI_VFE_CLK__HALTED                                        0x1
#define   GLBL_CLK_STATE__AXI_VFE_CLK__NOT_HALTED                                    0x0
#define   GLBL_CLK_STATE__SC_AXI_SRC___M                                  0x00000002
#define   GLBL_CLK_STATE__SC_AXI_SRC___S                                               1
#define   GLBL_CLK_STATE__SC_AXI_SRC__HALTED                                         0x1
#define   GLBL_CLK_STATE__SC_AXI_SRC__NOT_HALTED                                     0x0
#define   GLBL_CLK_STATE__AXI_SMI_CLK___M                                 0x00000001
#define   GLBL_CLK_STATE__AXI_SMI_CLK___S                                              0
#define   GLBL_CLK_STATE__AXI_SMI_CLK__HALTED                                        0x1
#define   GLBL_CLK_STATE__AXI_SMI_CLK__NOT_HALTED                                    0x0
#define   GLBL_CLK_STATE___M                                              0xFFFFFFFF
#define   GLBL_CLK_STATE___S                                                           0
#define GLBL_SRC0_NS_REG                                               (0xA8600008)
#define   GLBL_SRC0_NS_REG__SRC_DIV___M                                   0x00000078
#define   GLBL_SRC0_NS_REG__SRC_DIV___S                                                3
#define   GLBL_SRC0_NS_REG__SRC_DIV__BYPASS                                          0x0
#define   GLBL_SRC0_NS_REG__SRC_DIV__DIV_2                                           0x1
#define   GLBL_SRC0_NS_REG__SRC_DIV__DIV_3                                           0x2
#define   GLBL_SRC0_NS_REG__SRC_DIV__DIV_4                                           0x3
#define   GLBL_SRC0_NS_REG__SRC_DIV__DIV_5                                           0x4
#define   GLBL_SRC0_NS_REG__SRC_DIV__DIV_6                                           0x5
#define   GLBL_SRC0_NS_REG__SRC_DIV__DIV_7                                           0x6
#define   GLBL_SRC0_NS_REG__SRC_DIV__DIV_8                                           0x7
#define   GLBL_SRC0_NS_REG__SRC_DIV__DIV_9                                           0x8
#define   GLBL_SRC0_NS_REG__SRC_DIV__DIV_10                                          0x9
#define   GLBL_SRC0_NS_REG__SRC_DIV__DIV_11                                          0xA
#define   GLBL_SRC0_NS_REG__SRC_DIV__DIV_12                                          0xB
#define   GLBL_SRC0_NS_REG__SRC_DIV__DIV_13                                          0xC
#define   GLBL_SRC0_NS_REG__SRC_DIV__DIV_14                                          0xD
#define   GLBL_SRC0_NS_REG__SRC_DIV__DIV_15                                          0xE
#define   GLBL_SRC0_NS_REG__SRC_DIV__DIV_16                                          0xF
#define   GLBL_SRC0_NS_REG__SRC_SEL___M                                   0x00000007
#define   GLBL_SRC0_NS_REG__SRC_SEL___S                                                0
#define   GLBL_SRC0_NS_REG__SRC_SEL__TCXO                                            0x0
#define   GLBL_SRC0_NS_REG__SRC_SEL__GLOBAL_PLL_SRC                                  0x1
#define   GLBL_SRC0_NS_REG__SRC_SEL__Q6_PLL_SRC                                      0x2
#define   GLBL_SRC0_NS_REG__SRC_SEL__SCPLL_AUX_SRC                                   0x3
#define   GLBL_SRC0_NS_REG__SRC_SEL__MODEM_PLL_AUX_SRC                               0x4
#define   GLBL_SRC0_NS_REG__SRC_SEL__PLL4_AUX_SRC                                    0x5
#define   GLBL_SRC0_NS_REG__SRC_SEL__PLL5_AUX_SRC                                    0x6
#define   GLBL_SRC0_NS_REG__SRC_SEL__PLLTEST_CORE_IN                                 0x7
#define   GLBL_SRC0_NS_REG___M                                            0x0000007F
#define   GLBL_SRC0_NS_REG___S                                                         0
#define GLBL_SRC1_NS_REG                                               (0xA860000C)
#define   GLBL_SRC1_NS_REG__SRC_DIV___M                                   0x00000078
#define   GLBL_SRC1_NS_REG__SRC_DIV___S                                                3
#define   GLBL_SRC1_NS_REG__SRC_DIV__BYPASS                                          0x0
#define   GLBL_SRC1_NS_REG__SRC_DIV__DIV_2                                           0x1
#define   GLBL_SRC1_NS_REG__SRC_DIV__DIV_3                                           0x2
#define   GLBL_SRC1_NS_REG__SRC_DIV__DIV_4                                           0x3
#define   GLBL_SRC1_NS_REG__SRC_DIV__DIV_5                                           0x4
#define   GLBL_SRC1_NS_REG__SRC_DIV__DIV_6                                           0x5
#define   GLBL_SRC1_NS_REG__SRC_DIV__DIV_7                                           0x6
#define   GLBL_SRC1_NS_REG__SRC_DIV__DIV_8                                           0x7
#define   GLBL_SRC1_NS_REG__SRC_DIV__DIV_9                                           0x8
#define   GLBL_SRC1_NS_REG__SRC_DIV__DIV_10                                          0x9
#define   GLBL_SRC1_NS_REG__SRC_DIV__DIV_11                                          0xA
#define   GLBL_SRC1_NS_REG__SRC_DIV__DIV_12                                          0xB
#define   GLBL_SRC1_NS_REG__SRC_DIV__DIV_13                                          0xC
#define   GLBL_SRC1_NS_REG__SRC_DIV__DIV_14                                          0xD
#define   GLBL_SRC1_NS_REG__SRC_DIV__DIV_15                                          0xE
#define   GLBL_SRC1_NS_REG__SRC_DIV__DIV_16                                          0xF
#define   GLBL_SRC1_NS_REG__SRC_SEL___M                                   0x00000007
#define   GLBL_SRC1_NS_REG__SRC_SEL___S                                                0
#define   GLBL_SRC1_NS_REG__SRC_SEL__TCXO                                            0x0
#define   GLBL_SRC1_NS_REG__SRC_SEL__GLOBAL_PLL_SRC                                  0x1
#define   GLBL_SRC1_NS_REG__SRC_SEL__Q6_PLL_SRC                                      0x2
#define   GLBL_SRC1_NS_REG__SRC_SEL__SCPLL_AUX_SRC                                   0x3
#define   GLBL_SRC1_NS_REG__SRC_SEL__MODEM_PLL_AUX_SRC                               0x4
#define   GLBL_SRC1_NS_REG__SRC_SEL__PLL4_AUX_SRC                                    0x5
#define   GLBL_SRC1_NS_REG__SRC_SEL__PLL5_AUX_SRC                                    0x6
#define   GLBL_SRC1_NS_REG__SRC_SEL__PLLTEST_CORE_IN                                 0x7
#define   GLBL_SRC1_NS_REG___M                                            0x0000007F
#define   GLBL_SRC1_NS_REG___S                                                         0
#define GLBL_SRC_OUT_SEL                                               (0xA8600010)
#define   GLBL_SRC_OUT_SEL__NBID_SEL___M                                  0x00000001
#define   GLBL_SRC_OUT_SEL__NBID_SEL___S                                               0
#define   GLBL_SRC_OUT_SEL__NBID_SEL__NBID0                                          0x0
#define   GLBL_SRC_OUT_SEL__NBID_SEL__NBID1                                          0x1
#define   GLBL_SRC_OUT_SEL___M                                            0x00000001
#define   GLBL_SRC_OUT_SEL___S                                                         0
#define GLBL_CLK_DIV                                                   (0xA8600014)
#define   GLBL_CLK_DIV__RESERVED_BITS31_9___M                             0xFFFFFE00
#define   GLBL_CLK_DIV__RESERVED_BITS31_9___S                                          9
#define   GLBL_CLK_DIV__ADM_SRC___M                                       0x00000180
#define   GLBL_CLK_DIV__ADM_SRC___S                                                    7
#define   GLBL_CLK_DIV__ADM_SRC__DIV_1                                               0x0
#define   GLBL_CLK_DIV__ADM_SRC__DIV_2                                               0x1
#define   GLBL_CLK_DIV__ADM_SRC__DIV_3                                               0x2
#define   GLBL_CLK_DIV__ADM_SRC__DIV_4                                               0x3
#define   GLBL_CLK_DIV__MARM_CLK_DIV___M                                  0x00000040
#define   GLBL_CLK_DIV__MARM_CLK_DIV___S                                               6
#define   GLBL_CLK_DIV__MARM_CLK_DIV__MODE_1X                                        0x0
#define   GLBL_CLK_DIV__MARM_CLK_DIV__MODE_2X                                        0x1
#define   GLBL_CLK_DIV__MAHB1_SRC___M                                     0x00000030
#define   GLBL_CLK_DIV__MAHB1_SRC___S                                                  4
#define   GLBL_CLK_DIV__MAHB1_SRC__DIV_1                                             0x0
#define   GLBL_CLK_DIV__MAHB1_SRC__DIV_2                                             0x1
#define   GLBL_CLK_DIV__MAHB1_SRC__DIV_3                                             0x2
#define   GLBL_CLK_DIV__MAHB1_SRC__DIV_4                                             0x3
#define   GLBL_CLK_DIV__PBUS_SRC___M                                      0x0000000C
#define   GLBL_CLK_DIV__PBUS_SRC___S                                                   2
#define   GLBL_CLK_DIV__PBUS_SRC__DIV_1                                              0x0
#define   GLBL_CLK_DIV__PBUS_SRC__DIV_2                                              0x1
#define   GLBL_CLK_DIV__PBUS_SRC__DIV_3                                              0x2
#define   GLBL_CLK_DIV__PBUS_SRC__DIV_4                                              0x3
#define   GLBL_CLK_DIV__AXI_MARM_SRC___M                                  0x00000003
#define   GLBL_CLK_DIV__AXI_MARM_SRC___S                                               0
#define   GLBL_CLK_DIV__AXI_MARM_SRC__DIV_1                                          0x0
#define   GLBL_CLK_DIV__AXI_MARM_SRC__DIV_2                                          0x1
#define   GLBL_CLK_DIV__AXI_MARM_SRC__DIV_3                                          0x2
#define   GLBL_CLK_DIV__AXI_MARM_SRC__DIV_4                                          0x3
#define   GLBL_CLK_DIV___M                                                0xFFFFFFFF
#define   GLBL_CLK_DIV___S                                                             0
#define GLBL_CLK_INV                                                   (0xA8600018)
#define   GLBL_CLK_INV__RESERVED_BIT31___M                                0x80000000
#define   GLBL_CLK_INV__RESERVED_BIT31___S                                            31
#define   GLBL_CLK_INV__SC_DBG_CLK___M                                    0x40000000
#define   GLBL_CLK_INV__SC_DBG_CLK___S                                                30
#define   GLBL_CLK_INV__SC_DBG_CLK__INVERTED                                         0x1
#define   GLBL_CLK_INV__RESERVED_BIT29___M                                0x20000000
#define   GLBL_CLK_INV__RESERVED_BIT29___S                                            29
#define   GLBL_CLK_INV__SDC4_H_CLK___M                                    0x10000000
#define   GLBL_CLK_INV__SDC4_H_CLK___S                                                28
#define   GLBL_CLK_INV__SDC4_H_CLK__INVERTED                                         0x1
#define   GLBL_CLK_INV__SDC3_H_CLK___M                                    0x08000000
#define   GLBL_CLK_INV__SDC3_H_CLK___S                                                27
#define   GLBL_CLK_INV__SDC3_H_CLK__INVERTED                                         0x1
#define   GLBL_CLK_INV__UART2DM_P_CLK___M                                 0x04000000
#define   GLBL_CLK_INV__UART2DM_P_CLK___S                                             26
#define   GLBL_CLK_INV__UART2DM_P_CLK__INVERTED                                      0x1
#define   GLBL_CLK_INV__AXI_IMEM_CLK___M                                  0x02000000
#define   GLBL_CLK_INV__AXI_IMEM_CLK___S                                              25
#define   GLBL_CLK_INV__AXI_IMEM_CLK__INVERTED                                       0x1
#define   GLBL_CLK_INV__EBI2_2X_CLK___M                                   0x01000000
#define   GLBL_CLK_INV__EBI2_2X_CLK___S                                               24
#define   GLBL_CLK_INV__EBI2_2X_CLK__INVERTED                                        0x1
#define   GLBL_CLK_INV__MSS_CE_CLK___M                                    0x00800000
#define   GLBL_CLK_INV__MSS_CE_CLK___S                                                23
#define   GLBL_CLK_INV__MSS_CE_CLK__INVERTED                                         0x1
#define   GLBL_CLK_INV__AD6_AXI_CLK___M                                   0x00400000
#define   GLBL_CLK_INV__AD6_AXI_CLK___S                                               22
#define   GLBL_CLK_INV__AD6_AXI_CLK__INVERTED                                        0x1
#define   GLBL_CLK_INV__AD6_AHB_CLK___M                                   0x00200000
#define   GLBL_CLK_INV__AD6_AHB_CLK___S                                               21
#define   GLBL_CLK_INV__AD6_AHB_CLK__INVERTED                                        0x1
#define   GLBL_CLK_INV__MARM_CLK___M                                      0x00100000
#define   GLBL_CLK_INV__MARM_CLK___S                                                  20
#define   GLBL_CLK_INV__MARM_CLK__INVERTED                                           0x1
#define   GLBL_CLK_INV__SPSS_AHB_SRC___M                                  0x00080000
#define   GLBL_CLK_INV__SPSS_AHB_SRC___S                                              19
#define   GLBL_CLK_INV__SPSS_AHB_SRC__INVERTED                                       0x1
#define   GLBL_CLK_INV__TSIF_P_CLK___M                                    0x00040000
#define   GLBL_CLK_INV__TSIF_P_CLK___S                                                18
#define   GLBL_CLK_INV__TSIF_P_CLK__INVERTED                                         0x1
#define   GLBL_CLK_INV__UART1DM_P_CLK___M                                 0x00020000
#define   GLBL_CLK_INV__UART1DM_P_CLK___S                                             17
#define   GLBL_CLK_INV__UART1DM_P_CLK__INVERTED                                      0x1
#define   GLBL_CLK_INV__AHB1_CLK___M                                      0x00010000
#define   GLBL_CLK_INV__AHB1_CLK___S                                                  16
#define   GLBL_CLK_INV__AHB1_CLK__INVERTED                                           0x1
#define   GLBL_CLK_INV__AHB0_CLK___M                                      0x00008000
#define   GLBL_CLK_INV__AHB0_CLK___S                                                  15
#define   GLBL_CLK_INV__AHB0_CLK__INVERTED                                           0x1
#define   GLBL_CLK_INV__PBUS_CLK___M                                      0x00004000
#define   GLBL_CLK_INV__PBUS_CLK___S                                                  14
#define   GLBL_CLK_INV__PBUS_CLK__INVERTED                                           0x1
#define   GLBL_CLK_INV__EBI2_CLK___M                                      0x00002000
#define   GLBL_CLK_INV__EBI2_CLK___S                                                  13
#define   GLBL_CLK_INV__EBI2_CLK__INVERTED                                           0x1
#define   GLBL_CLK_INV__AXI_EBI1_CLK___M                                  0x00001000
#define   GLBL_CLK_INV__AXI_EBI1_CLK___S                                              12
#define   GLBL_CLK_INV__AXI_EBI1_CLK__INVERTED                                       0x1
#define   GLBL_CLK_INV__AXI_LI_MSS_CLK___M                                0x00000800
#define   GLBL_CLK_INV__AXI_LI_MSS_CLK___S                                            11
#define   GLBL_CLK_INV__AXI_LI_MSS_CLK__INVERTED                                     0x1
#define   GLBL_CLK_INV__AXI_ARB_CLK___M                                   0x00000400
#define   GLBL_CLK_INV__AXI_ARB_CLK___S                                               10
#define   GLBL_CLK_INV__AXI_ARB_CLK__INVERTED                                        0x1
#define   GLBL_CLK_INV__AXI_MDP_CLK___M                                   0x00000200
#define   GLBL_CLK_INV__AXI_MDP_CLK___S                                                9
#define   GLBL_CLK_INV__AXI_MDP_CLK__INVERTED                                        0x1
#define   GLBL_CLK_INV__SDC2_H_CLK___M                                    0x00000100
#define   GLBL_CLK_INV__SDC2_H_CLK___S                                                 8
#define   GLBL_CLK_INV__SDC2_H_CLK__INVERTED                                         0x1
#define   GLBL_CLK_INV__SDC1_H_CLK___M                                    0x00000080
#define   GLBL_CLK_INV__SDC1_H_CLK___S                                                 7
#define   GLBL_CLK_INV__SDC1_H_CLK__INVERTED                                         0x1
#define   GLBL_CLK_INV__CE_CLK___M                                        0x00000040
#define   GLBL_CLK_INV__CE_CLK___S                                                     6
#define   GLBL_CLK_INV__CE_CLK__INVERTED                                             0x1
#define   GLBL_CLK_INV__ADM_CLK___M                                       0x00000020
#define   GLBL_CLK_INV__ADM_CLK___S                                                    5
#define   GLBL_CLK_INV__ADM_CLK__INVERTED                                            0x1
#define   GLBL_CLK_INV__RESERVED_BIT4___M                                 0x00000010
#define   GLBL_CLK_INV__RESERVED_BIT4___S                                              4
#define   GLBL_CLK_INV__AXI_VDC_CLK___M                                   0x00000008
#define   GLBL_CLK_INV__AXI_VDC_CLK___S                                                3
#define   GLBL_CLK_INV__AXI_VDC_CLK__INVERTED                                        0x1
#define   GLBL_CLK_INV__AXI_VFE_CLK___M                                   0x00000004
#define   GLBL_CLK_INV__AXI_VFE_CLK___S                                                2
#define   GLBL_CLK_INV__AXI_VFE_CLK__INVERTED                                        0x1
#define   GLBL_CLK_INV__SC_AXI_SRC___M                                    0x00000002
#define   GLBL_CLK_INV__SC_AXI_SRC___S                                                 1
#define   GLBL_CLK_INV__SC_AXI_SRC__INVERTED                                         0x1
#define   GLBL_CLK_INV__AXI_SMI_CLK___M                                   0x00000001
#define   GLBL_CLK_INV__AXI_SMI_CLK___S                                                0
#define   GLBL_CLK_INV__AXI_SMI_CLK__INVERTED                                        0x1
#define   GLBL_CLK_INV___M                                                0xFFFFFFFF
#define   GLBL_CLK_INV___S                                                             0
#define GLBL_SLEEP_EN                                                  (0xA860001C)
#define   GLBL_SLEEP_EN__MARM_CLK_PRE___M                                 0x80000000
#define   GLBL_SLEEP_EN__MARM_CLK_PRE___S                                             31
#define   GLBL_SLEEP_EN__MARM_CLK_PRE__ENABLED                                       0x1
#define   GLBL_SLEEP_EN__MARM_CLK_PST___M                                 0x40000000
#define   GLBL_SLEEP_EN__MARM_CLK_PST___S                                             30
#define   GLBL_SLEEP_EN__GLBL_SRC_CLK___M                                 0x20000000
#define   GLBL_SLEEP_EN__GLBL_SRC_CLK___S                                             29
#define   GLBL_SLEEP_EN__GLBL_SRC_CLK__ENABLED                                       0x1
#define   GLBL_SLEEP_EN__SDC4_H_CLK___M                                   0x10000000
#define   GLBL_SLEEP_EN__SDC4_H_CLK___S                                               28
#define   GLBL_SLEEP_EN__SDC4_H_CLK__ENABLED                                         0x1
#define   GLBL_SLEEP_EN__SDC3_H_CLK___M                                   0x08000000
#define   GLBL_SLEEP_EN__SDC3_H_CLK___S                                               27
#define   GLBL_SLEEP_EN__SDC3_H_CLK__ENABLED                                         0x1
#define   GLBL_SLEEP_EN__UART2DM_P_CLK___M                                0x04000000
#define   GLBL_SLEEP_EN__UART2DM_P_CLK___S                                            26
#define   GLBL_SLEEP_EN__UART2DM_P_CLK__ENABLED                                      0x1
#define   GLBL_SLEEP_EN__AXI_IMEM_CLK___M                                 0x02000000
#define   GLBL_SLEEP_EN__AXI_IMEM_CLK___S                                             25
#define   GLBL_SLEEP_EN__AXI_IMEM_CLK__ENABLED                                       0x1
#define   GLBL_SLEEP_EN__EBI2_2X_CLK___M                                  0x01000000
#define   GLBL_SLEEP_EN__EBI2_2X_CLK___S                                              24
#define   GLBL_SLEEP_EN__EBI2_2X_CLK__ENABLED                                        0x1
#define   GLBL_SLEEP_EN__MSS_CE_CLK___M                                   0x00800000
#define   GLBL_SLEEP_EN__MSS_CE_CLK___S                                               23
#define   GLBL_SLEEP_EN__MSS_CE_CLK__ENABLED                                         0x1
#define   GLBL_SLEEP_EN__AD6_AXI_CLK___M                                  0x00400000
#define   GLBL_SLEEP_EN__AD6_AXI_CLK___S                                              22
#define   GLBL_SLEEP_EN__AD6_AXI_CLK__ENABLED                                        0x1
#define   GLBL_SLEEP_EN__AD6_AHB_CLK___M                                  0x00200000
#define   GLBL_SLEEP_EN__AD6_AHB_CLK___S                                              21
#define   GLBL_SLEEP_EN__AD6_AHB_CLK__ENABLED                                        0x1
#define   GLBL_SLEEP_EN__MARM_CLK___M                                     0x00100000
#define   GLBL_SLEEP_EN__MARM_CLK___S                                                 20
#define   GLBL_SLEEP_EN__MARM_CLK__ENABLED                                           0x1
#define   GLBL_SLEEP_EN__SPSS_AHB_SRC___M                                 0x00080000
#define   GLBL_SLEEP_EN__SPSS_AHB_SRC___S                                             19
#define   GLBL_SLEEP_EN__SPSS_AHB_SRC__ENABLED                                       0x1
#define   GLBL_SLEEP_EN__TSIF_P_CLK___M                                   0x00040000
#define   GLBL_SLEEP_EN__TSIF_P_CLK___S                                               18
#define   GLBL_SLEEP_EN__TSIF_P_CLK__ENABLED                                         0x1
#define   GLBL_SLEEP_EN__UART1DM_P_CLK___M                                0x00020000
#define   GLBL_SLEEP_EN__UART1DM_P_CLK___S                                            17
#define   GLBL_SLEEP_EN__UART1DM_P_CLK__ENABLED                                      0x1
#define   GLBL_SLEEP_EN__AHB1_CLK___M                                     0x00010000
#define   GLBL_SLEEP_EN__AHB1_CLK___S                                                 16
#define   GLBL_SLEEP_EN__AHB1_CLK__ENABLED                                           0x1
#define   GLBL_SLEEP_EN__AHB0_CLK___M                                     0x00008000
#define   GLBL_SLEEP_EN__AHB0_CLK___S                                                 15
#define   GLBL_SLEEP_EN__AHB0_CLK__ENABLED                                           0x1
#define   GLBL_SLEEP_EN__PBUS_CLK___M                                     0x00004000
#define   GLBL_SLEEP_EN__PBUS_CLK___S                                                 14
#define   GLBL_SLEEP_EN__PBUS_CLK__ENABLED                                           0x1
#define   GLBL_SLEEP_EN__EBI2_CLK___M                                     0x00002000
#define   GLBL_SLEEP_EN__EBI2_CLK___S                                                 13
#define   GLBL_SLEEP_EN__EBI2_CLK__ENABLED                                           0x1
#define   GLBL_SLEEP_EN__AXI_EBI1_CLK___M                                 0x00001000
#define   GLBL_SLEEP_EN__AXI_EBI1_CLK___S                                             12
#define   GLBL_SLEEP_EN__AXI_EBI1_CLK__ENABLED                                       0x1
#define   GLBL_SLEEP_EN__AXI_LI_MSS___M                                   0x00000800
#define   GLBL_SLEEP_EN__AXI_LI_MSS___S                                               11
#define   GLBL_SLEEP_EN__AXI_LI_MSS__ENABLED                                         0x1
#define   GLBL_SLEEP_EN__AXI_ARB_CLK___M                                  0x00000400
#define   GLBL_SLEEP_EN__AXI_ARB_CLK___S                                              10
#define   GLBL_SLEEP_EN__AXI_ARB_CLK__ENABLED                                        0x1
#define   GLBL_SLEEP_EN__AXI_MDP_CLK___M                                  0x00000200
#define   GLBL_SLEEP_EN__AXI_MDP_CLK___S                                               9
#define   GLBL_SLEEP_EN__AXI_MDP_CLK__ENABLED                                        0x1
#define   GLBL_SLEEP_EN__SDC2_H_CLK___M                                   0x00000100
#define   GLBL_SLEEP_EN__SDC2_H_CLK___S                                                8
#define   GLBL_SLEEP_EN__SDC2_H_CLK__ENABLED                                         0x1
#define   GLBL_SLEEP_EN__SDC1_H_CLK___M                                   0x00000080
#define   GLBL_SLEEP_EN__SDC1_H_CLK___S                                                7
#define   GLBL_SLEEP_EN__SDC1_H_CLK__ENABLED                                         0x1
#define   GLBL_SLEEP_EN__CE_CLK___M                                       0x00000040
#define   GLBL_SLEEP_EN__CE_CLK___S                                                    6
#define   GLBL_SLEEP_EN__CE_CLK__ENABLED                                             0x1
#define   GLBL_SLEEP_EN__ADM_CLK___M                                      0x00000020
#define   GLBL_SLEEP_EN__ADM_CLK___S                                                   5
#define   GLBL_SLEEP_EN__ADM_CLK__ENABLED                                            0x1
#define   GLBL_SLEEP_EN__RESERVED_BIT4___M                                0x00000010
#define   GLBL_SLEEP_EN__RESERVED_BIT4___S                                             4
#define   GLBL_SLEEP_EN__AXI_VDC_CLK___M                                  0x00000008
#define   GLBL_SLEEP_EN__AXI_VDC_CLK___S                                               3
#define   GLBL_SLEEP_EN__AXI_VDC_CLK__ENABLED                                        0x1
#define   GLBL_SLEEP_EN__AXI_VFE_CLK___M                                  0x00000004
#define   GLBL_SLEEP_EN__AXI_VFE_CLK___S                                               2
#define   GLBL_SLEEP_EN__AXI_VFE_CLK__ENABLED                                        0x1
#define   GLBL_SLEEP_EN__SC_AXI_SRC___M                                   0x00000002
#define   GLBL_SLEEP_EN__SC_AXI_SRC___S                                                1
#define   GLBL_SLEEP_EN__SC_AXI_SRC__ENABLED                                         0x1
#define   GLBL_SLEEP_EN__AXI_SMI_CLK___M                                  0x00000001
#define   GLBL_SLEEP_EN__AXI_SMI_CLK___S                                               0
#define   GLBL_SLEEP_EN__AXI_SMI_CLK__ENABLED                                        0x1
#define   GLBL_SLEEP_EN___M                                               0xFFFFFFFF
#define   GLBL_SLEEP_EN___S                                                            0
#define DUAL_MODEM_NS_REG                                              (0xA8600020)
#define   DUAL_MODEM_NS_REG__RESERVED_BITS31_17___M                       0xFFFE0000
#define   DUAL_MODEM_NS_REG__RESERVED_BITS31_17___S                                   17
#define   DUAL_MODEM_NS_REG__PLL1_DIV_SEL___M                             0x00018000
#define   DUAL_MODEM_NS_REG__PLL1_DIV_SEL___S                                         15
#define   DUAL_MODEM_NS_REG__PLL1_DIV_SEL__DIV_1                                     0x0
#define   DUAL_MODEM_NS_REG__PLL1_DIV_SEL__DIV_2                                     0x1
#define   DUAL_MODEM_NS_REG__PLL1_DIV_SEL__DIV_3                                     0x2
#define   DUAL_MODEM_NS_REG__PLL1_DIV_SEL__DIV_4                                     0x3
#define   DUAL_MODEM_NS_REG__MODEM_CDMA_SRC_DIV___M                       0x00007800
#define   DUAL_MODEM_NS_REG__MODEM_CDMA_SRC_DIV___S                                   11
#define   DUAL_MODEM_NS_REG__MODEM_CDMA_SRC_DIV__BYPASS                              0x0
#define   DUAL_MODEM_NS_REG__MODEM_CDMA_SRC_DIV__DIV_2                               0x1
#define   DUAL_MODEM_NS_REG__MODEM_CDMA_SRC_DIV__DIV_3                               0x2
#define   DUAL_MODEM_NS_REG__MODEM_CDMA_SRC_DIV__DIV_4                               0x3
#define   DUAL_MODEM_NS_REG__MODEM_CDMA_SRC_DIV__DIV_5                               0x4
#define   DUAL_MODEM_NS_REG__MODEM_CDMA_SRC_DIV__DIV_6                               0x5
#define   DUAL_MODEM_NS_REG__MODEM_CDMA_SRC_DIV__DIV_7                               0x6
#define   DUAL_MODEM_NS_REG__MODEM_CDMA_SRC_DIV__DIV_8                               0x7
#define   DUAL_MODEM_NS_REG__MODEM_CDMA_SRC_DIV__DIV_9                               0x8
#define   DUAL_MODEM_NS_REG__MODEM_CDMA_SRC_DIV__DIV_10                              0x9
#define   DUAL_MODEM_NS_REG__MODEM_CDMA_SRC_DIV__DIV_11                              0xA
#define   DUAL_MODEM_NS_REG__MODEM_CDMA_SRC_DIV__DIV_12                              0xB
#define   DUAL_MODEM_NS_REG__MODEM_CDMA_SRC_DIV__DIV_13                              0xC
#define   DUAL_MODEM_NS_REG__MODEM_CDMA_SRC_DIV__DIV_14                              0xD
#define   DUAL_MODEM_NS_REG__MODEM_CDMA_SRC_DIV__DIV_15                              0xE
#define   DUAL_MODEM_NS_REG__MODEM_CDMA_SRC_DIV__DIV_16                              0xF
#define   DUAL_MODEM_NS_REG__MODEM_CDMA_SRC_SEL___M                       0x00000700
#define   DUAL_MODEM_NS_REG__MODEM_CDMA_SRC_SEL___S                                    8
#define   DUAL_MODEM_NS_REG__MODEM_CDMA_SRC_SEL__TCXO                                0x0
#define   DUAL_MODEM_NS_REG__MODEM_CDMA_SRC_SEL__GLOBAL_PLL_SRC                      0x1
#define   DUAL_MODEM_NS_REG__MODEM_CDMA_SRC_SEL__Q6_PLL                              0x2
#define   DUAL_MODEM_NS_REG__MODEM_CDMA_SRC_SEL__SCPLL_AUX_SRC                       0x3
#define   DUAL_MODEM_NS_REG__MODEM_CDMA_SRC_SEL__MODEM_PLL_SRC                       0x4
#define   DUAL_MODEM_NS_REG__MODEM_CDMA_SRC_SEL__PLL4_AUX_SRC                        0x5
#define   DUAL_MODEM_NS_REG__MODEM_CDMA_SRC_SEL__PLL5_MAIN_SRC                       0x6
#define   DUAL_MODEM_NS_REG__MODEM_CDMA_SRC_SEL__PLLTEST_CORE_IN                     0x7
#define   DUAL_MODEM_NS_REG__RESERVED_BIT7___M                            0x00000080
#define   DUAL_MODEM_NS_REG__RESERVED_BIT7___S                                         7
#define   DUAL_MODEM_NS_REG__MODEM_UMTS_SRC_DIV___M                       0x00000078
#define   DUAL_MODEM_NS_REG__MODEM_UMTS_SRC_DIV___S                                    3
#define   DUAL_MODEM_NS_REG__MODEM_UMTS_SRC_DIV__BYPASS                              0x0
#define   DUAL_MODEM_NS_REG__MODEM_UMTS_SRC_DIV__DIV_2                               0x1
#define   DUAL_MODEM_NS_REG__MODEM_UMTS_SRC_DIV__DIV_3                               0x2
#define   DUAL_MODEM_NS_REG__MODEM_UMTS_SRC_DIV__DIV_4                               0x3
#define   DUAL_MODEM_NS_REG__MODEM_UMTS_SRC_DIV__DIV_5                               0x4
#define   DUAL_MODEM_NS_REG__MODEM_UMTS_SRC_DIV__DIV_6                               0x5
#define   DUAL_MODEM_NS_REG__MODEM_UMTS_SRC_DIV__DIV_7                               0x6
#define   DUAL_MODEM_NS_REG__MODEM_UMTS_SRC_DIV__DIV_8                               0x7
#define   DUAL_MODEM_NS_REG__MODEM_UMTS_SRC_DIV__DIV_9                               0x8
#define   DUAL_MODEM_NS_REG__MODEM_UMTS_SRC_DIV__DIV_10                              0x9
#define   DUAL_MODEM_NS_REG__MODEM_UMTS_SRC_DIV__DIV_11                              0xA
#define   DUAL_MODEM_NS_REG__MODEM_UMTS_SRC_DIV__DIV_12                              0xB
#define   DUAL_MODEM_NS_REG__MODEM_UMTS_SRC_DIV__DIV_13                              0xC
#define   DUAL_MODEM_NS_REG__MODEM_UMTS_SRC_DIV__DIV_14                              0xD
#define   DUAL_MODEM_NS_REG__MODEM_UMTS_SRC_DIV__DIV_15                              0xE
#define   DUAL_MODEM_NS_REG__MODEM_UMTS_SRC_DIV__DIV_16                              0xF
#define   DUAL_MODEM_NS_REG__MODEM_UMTS_SRC_SEL___M                       0x00000007
#define   DUAL_MODEM_NS_REG__MODEM_UMTS_SRC_SEL___S                                    0
#define   DUAL_MODEM_NS_REG__MODEM_UMTS_SRC_SEL__TCXO                                0x0
#define   DUAL_MODEM_NS_REG__MODEM_UMTS_SRC_SEL__GLOBAL_PLL_SRC                      0x1
#define   DUAL_MODEM_NS_REG__MODEM_UMTS_SRC_SEL__Q6_PLL                              0x2
#define   DUAL_MODEM_NS_REG__MODEM_UMTS_SRC_SEL__SPLL_AUX_SRC                        0x3
#define   DUAL_MODEM_NS_REG__MODEM_UMTS_SRC_SEL__MODEM_PLL_SRC                       0x4
#define   DUAL_MODEM_NS_REG__MODEM_UMTS_SRC_SEL__PLL4_AUX_SRC                        0x5
#define   DUAL_MODEM_NS_REG__MODEM_UMTS_SRC_SEL__PLL5_MAIN_SRC                       0x6
#define   DUAL_MODEM_NS_REG__MODEM_UMTS_SRC_SEL__PLLTEST_CORE_IN                     0x7
#define   DUAL_MODEM_NS_REG___M                                           0xFFFFFFFF
#define   DUAL_MODEM_NS_REG___S                                                        0
#define EBI1_NS_REG                                                    (0xA8600028)
#define   EBI1_NS_REG__CLK_SEL___M                                        0x00004000
#define   EBI1_NS_REG__CLK_SEL___S                                                    14
#define   EBI1_NS_REG__CLK_SEL__SYNC_MODE_2X_CLOCK                                   0x0
#define   EBI1_NS_REG__CLK_SEL__ASYNC_MODE_2X_CLOCK                                  0x1
#define   EBI1_NS_REG__RESERVED_BIT13_12___M                              0x00003000
#define   EBI1_NS_REG__RESERVED_BIT13_12___S                                          12
#define   EBI1_NS_REG__EBI1_ROOT_ENA___M                                  0x00000800
#define   EBI1_NS_REG__EBI1_ROOT_ENA___S                                              11
#define   EBI1_NS_REG__EBI1_ROOT_ENA__ENABLED                                        0x1
#define   EBI1_NS_REG__EBI1_ROOT_ENA__NOT_ENABLED                                    0x0
#define   EBI1_NS_REG__EBI1_SYNC_2X_CLK_INV___M                           0x00000400
#define   EBI1_NS_REG__EBI1_SYNC_2X_CLK_INV___S                                       10
#define   EBI1_NS_REG__EBI1_SYNC_2X_CLK_INV__INVERTED                                0x1
#define   EBI1_NS_REG__EBI1_SYNC_2X_CLK_INV__NOT_INVERTED                            0x0
#define   EBI1_NS_REG__EBI1_SYNC_2X_CLK_BRANCH_ENA___M                    0x00000200
#define   EBI1_NS_REG__EBI1_SYNC_2X_CLK_BRANCH_ENA___S                                 9
#define   EBI1_NS_REG__EBI1_SYNC_2X_CLK_BRANCH_ENA__ENABLED                          0x1
#define   EBI1_NS_REG__EBI1_SYNC_2X_CLK_BRANCH_ENA__NOT_ENABLED                      0x0
#define   EBI1_NS_REG__EBI1_ASYNC_2X_CLK_INV___M                          0x00000100
#define   EBI1_NS_REG__EBI1_ASYNC_2X_CLK_INV___S                                       8
#define   EBI1_NS_REG__EBI1_ASYNC_2X_CLK_INV__INVERTED                               0x1
#define   EBI1_NS_REG__EBI1_ASYNC_2X_CLK_INV__NOT_INVERTED                           0x0
#define   EBI1_NS_REG__EBI1_ASYNC_2X_CLK_BRANCH_ENA___M                   0x00000080
#define   EBI1_NS_REG__EBI1_ASYNC_2X_CLK_BRANCH_ENA___S                                7
#define   EBI1_NS_REG__EBI1_ASYNC_2X_CLK_BRANCH_ENA__ENABLED                         0x1
#define   EBI1_NS_REG__EBI1_ASYNC_2X_CLK_BRANCH_ENA__NOT_ENABLED                     0x0
#define   EBI1_NS_REG__SRC_DIV___M                                        0x00000078
#define   EBI1_NS_REG__SRC_DIV___S                                                     3
#define   EBI1_NS_REG__SRC_DIV__BYPASS                                               0x0
#define   EBI1_NS_REG__SRC_DIV__DIV_2                                                0x1
#define   EBI1_NS_REG__SRC_DIV__DIV_3                                                0x2
#define   EBI1_NS_REG__SRC_DIV__DIV_4                                                0x3
#define   EBI1_NS_REG__SRC_DIV__DIV_5                                                0x4
#define   EBI1_NS_REG__SRC_DIV__DIV_6                                                0x5
#define   EBI1_NS_REG__SRC_DIV__DIV_7                                                0x6
#define   EBI1_NS_REG__SRC_DIV__DIV_8                                                0x7
#define   EBI1_NS_REG__SRC_DIV__DIV_9                                                0x8
#define   EBI1_NS_REG__SRC_DIV__DIV_10                                               0x9
#define   EBI1_NS_REG__SRC_DIV__DIV_11                                               0xA
#define   EBI1_NS_REG__SRC_DIV__DIV_12                                               0xB
#define   EBI1_NS_REG__SRC_DIV__DIV_13                                               0xC
#define   EBI1_NS_REG__SRC_DIV__DIV_14                                               0xD
#define   EBI1_NS_REG__SRC_DIV__DIV_15                                               0xE
#define   EBI1_NS_REG__SRC_DIV__DIV_16                                               0xF
#define   EBI1_NS_REG__SRC_SEL___M                                        0x00000007
#define   EBI1_NS_REG__SRC_SEL___S                                                     0
#define   EBI1_NS_REG__SRC_SEL__TCXO                                                 0x0
#define   EBI1_NS_REG__SRC_SEL__GLOBAL_PLL_SRC                                       0x1
#define   EBI1_NS_REG__SRC_SEL__Q6_PLL_SRC                                           0x2
#define   EBI1_NS_REG__SRC_SEL__SCPLL_AUX_SRC                                        0x3
#define   EBI1_NS_REG__SRC_SEL__MODEM_PLL_AUX_SRC                                    0x4
#define   EBI1_NS_REG__SRC_SEL__DDR_PLL_SRC                                          0x5
#define   EBI1_NS_REG__SRC_SEL__PLL5_MAIN_SRC                                        0x6
#define   EBI1_NS_REG__SRC_SEL__PLLTEST_CORE_IN                                      0x7
#define   EBI1_NS_REG___M                                                 0x00007FFF
#define   EBI1_NS_REG___S                                                              0
#define SMI_NS_REG                                                     (0xA860002C)
#define   SMI_NS_REG__CLK_SEL___M                                         0x00004000
#define   SMI_NS_REG__CLK_SEL___S                                                     14
#define   SMI_NS_REG__CLK_SEL__SYNC_MODE_2X_CLOCK                                    0x0
#define   SMI_NS_REG__CLK_SEL__ASYNC_MODE_2X_CLOCK                                   0x1
#define   SMI_NS_REG__RESERVED_BIT13_12___M                               0x00003000
#define   SMI_NS_REG__RESERVED_BIT13_12___S                                           12
#define   SMI_NS_REG__SMI_ROOT_ENA___M                                    0x00000800
#define   SMI_NS_REG__SMI_ROOT_ENA___S                                                11
#define   SMI_NS_REG__SMI_ROOT_ENA__ENABLED                                          0x1
#define   SMI_NS_REG__SMI_ROOT_ENA__NOT_ENABLED                                      0x0
#define   SMI_NS_REG__SMI_SYNC_2X_CLK_INV___M                             0x00000400
#define   SMI_NS_REG__SMI_SYNC_2X_CLK_INV___S                                         10
#define   SMI_NS_REG__SMI_SYNC_2X_CLK_INV__INVERTED                                  0x1
#define   SMI_NS_REG__SMI_SYNC_2X_CLK_INV__NOT_INVERTED                              0x0
#define   SMI_NS_REG__SMI_SYNC_2X_CLK_BRANCH_ENA___M                      0x00000200
#define   SMI_NS_REG__SMI_SYNC_2X_CLK_BRANCH_ENA___S                                   9
#define   SMI_NS_REG__SMI_SYNC_2X_CLK_BRANCH_ENA__ENABLED                            0x1
#define   SMI_NS_REG__SMI_SYNC_2X_CLK_BRANCH_ENA__NOT_ENABLED                        0x0
#define   SMI_NS_REG__SMI_ASYNC_2X_CLK_INV___M                            0x00000100
#define   SMI_NS_REG__SMI_ASYNC_2X_CLK_INV___S                                         8
#define   SMI_NS_REG__SMI_ASYNC_2X_CLK_INV__INVERTED                                 0x1
#define   SMI_NS_REG__SMI_ASYNC_2X_CLK_INV__NOT_INVERTED                             0x0
#define   SMI_NS_REG__SMI_ASYNC_2X_CLK_BRANCH_ENA___M                     0x00000080
#define   SMI_NS_REG__SMI_ASYNC_2X_CLK_BRANCH_ENA___S                                  7
#define   SMI_NS_REG__SMI_ASYNC_2X_CLK_BRANCH_ENA__ENABLED                           0x1
#define   SMI_NS_REG__SMI_ASYNC_2X_CLK_BRANCH_ENA__NOT_ENABLED                       0x0
#define   SMI_NS_REG__SRC_DIV___M                                         0x00000078
#define   SMI_NS_REG__SRC_DIV___S                                                      3
#define   SMI_NS_REG__SRC_DIV__BYPASS                                                0x0
#define   SMI_NS_REG__SRC_DIV__DIV_2                                                 0x1
#define   SMI_NS_REG__SRC_DIV__DIV_3                                                 0x2
#define   SMI_NS_REG__SRC_DIV__DIV_4                                                 0x3
#define   SMI_NS_REG__SRC_DIV__DIV_5                                                 0x4
#define   SMI_NS_REG__SRC_DIV__DIV_6                                                 0x5
#define   SMI_NS_REG__SRC_DIV__DIV_7                                                 0x6
#define   SMI_NS_REG__SRC_DIV__DIV_8                                                 0x7
#define   SMI_NS_REG__SRC_DIV__DIV_9                                                 0x8
#define   SMI_NS_REG__SRC_DIV__DIV_10                                                0x9
#define   SMI_NS_REG__SRC_DIV__DIV_11                                                0xA
#define   SMI_NS_REG__SRC_DIV__DIV_12                                                0xB
#define   SMI_NS_REG__SRC_DIV__DIV_13                                                0xC
#define   SMI_NS_REG__SRC_DIV__DIV_14                                                0xD
#define   SMI_NS_REG__SRC_DIV__DIV_15                                                0xE
#define   SMI_NS_REG__SRC_DIV__DIV_16                                                0xF
#define   SMI_NS_REG__SRC_SEL___M                                         0x00000007
#define   SMI_NS_REG__SRC_SEL___S                                                      0
#define   SMI_NS_REG__SRC_SEL__TCXO                                                  0x0
#define   SMI_NS_REG__SRC_SEL__GLOBAL_PLL_SRC                                        0x1
#define   SMI_NS_REG__SRC_SEL__Q6_PLL_SRC                                            0x2
#define   SMI_NS_REG__SRC_SEL__SCPLL_AUX_SRC                                         0x3
#define   SMI_NS_REG__SRC_SEL__MODEM_PLL_AUX_SRC                                     0x4
#define   SMI_NS_REG__SRC_SEL__DDR_PLL_SRC                                           0x5
#define   SMI_NS_REG__SRC_SEL__PLL5_MAIN_SRC                                         0x6
#define   SMI_NS_REG__SRC_SEL__PLLTEST_CORE_IN                                       0x7
#define   SMI_NS_REG___M                                                  0x00007FFF
#define   SMI_NS_REG___S                                                               0
#define CAM_VFE_MD_REG                                                 (0xA860003C)
#define   CAM_VFE_MD_REG__M_VAL___M                                       0xFFFF0000
#define   CAM_VFE_MD_REG__M_VAL___S                                                   16
#define   CAM_VFE_MD_REG__D_VAL___M                                       0x0000FFFF
#define   CAM_VFE_MD_REG__D_VAL___S                                                    0
#define   CAM_VFE_MD_REG___M                                              0xFFFFFFFF
#define   CAM_VFE_MD_REG___S                                                           0
#define CAM_VFE_NS_REG                                                 (0xA8600040)
#define   CAM_VFE_NS_REG__VFE_N_VAL___M                                   0xFFFF0000
#define   CAM_VFE_NS_REG__VFE_N_VAL___S                                               16
#define   CAM_VFE_NS_REG__RESERVED_BIT15___M                              0x00008000
#define   CAM_VFE_NS_REG__RESERVED_BIT15___S                                          15
#define   CAM_VFE_NS_REG__VFE_PCLK_SRC_SEL___M                            0x00004000
#define   CAM_VFE_NS_REG__VFE_PCLK_SRC_SEL___S                                        14
#define   CAM_VFE_NS_REG__VFE_PCLK_SRC_SEL__TLMM_CAM_PCLK                            0x1
#define   CAM_VFE_NS_REG__VFE_PCLK_SRC_SEL__CAM_VFE_SRC                              0x0
#define   CAM_VFE_NS_REG__VFE_PCLK_ROOT_ENA___M                           0x00002000
#define   CAM_VFE_NS_REG__VFE_PCLK_ROOT_ENA___S                                       13
#define   CAM_VFE_NS_REG__VFE_PCLK_ROOT_ENA__ENABLED                                 0x1
#define   CAM_VFE_NS_REG__VFE_PCLK_ROOT_ENA__NOT_ENABLED                             0x0
#define   CAM_VFE_NS_REG__VFE_MDC_CLK_INV___M                             0x00001000
#define   CAM_VFE_NS_REG__VFE_MDC_CLK_INV___S                                         12
#define   CAM_VFE_NS_REG__VFE_MDC_CLK_INV__INVERTED                                  0x1
#define   CAM_VFE_NS_REG__VFE_MDC_CLK_INV__NOT_INVERTED                              0x0
#define   CAM_VFE_NS_REG__VFE_MDC_CLK_BRANCH_ENA___M                      0x00000800
#define   CAM_VFE_NS_REG__VFE_MDC_CLK_BRANCH_ENA___S                                  11
#define   CAM_VFE_NS_REG__VFE_MDC_CLK_BRANCH_ENA__ENABLED                            0x1
#define   CAM_VFE_NS_REG__VFE_MDC_CLK_BRANCH_ENA__NOT_ENABLED                        0x0
#define   CAM_VFE_NS_REG__VFE_PCLK_INV___M                                0x00000400
#define   CAM_VFE_NS_REG__VFE_PCLK_INV___S                                            10
#define   CAM_VFE_NS_REG__VFE_PCLK_INV__INVERTED                                     0x1
#define   CAM_VFE_NS_REG__VFE_PCLK_INV__NOT_INVERTED                                 0x0
#define   CAM_VFE_NS_REG__VFE_PCLK_BRANCH_ENA___M                         0x00000200
#define   CAM_VFE_NS_REG__VFE_PCLK_BRANCH_ENA___S                                      9
#define   CAM_VFE_NS_REG__VFE_PCLK_BRANCH_ENA__ENABLED                               0x1
#define   CAM_VFE_NS_REG__VFE_PCLK_BRANCH_ENA__NOT_ENABLED                           0x0
#define   CAM_VFE_NS_REG__MNCNTR_EN___M                                   0x00000100
#define   CAM_VFE_NS_REG__MNCNTR_EN___S                                                8
#define   CAM_VFE_NS_REG__MNCNTR_EN__ENABLED                                         0x1
#define   CAM_VFE_NS_REG__MNCNTR_EN__NOT_ENABLED                                     0x0
#define   CAM_VFE_NS_REG__MNCNTR_RST___M                                  0x00000080
#define   CAM_VFE_NS_REG__MNCNTR_RST___S                                               7
#define   CAM_VFE_NS_REG__MNCNTR_RST__INACTIVE                                       0x0
#define   CAM_VFE_NS_REG__MNCNTR_RST__ACTIVE                                         0x1
#define   CAM_VFE_NS_REG__MNCNTR_MODE___M                                 0x00000060
#define   CAM_VFE_NS_REG__MNCNTR_MODE___S                                              5
#define   CAM_VFE_NS_REG__MNCNTR_MODE__BYPASS                                        0x0
#define   CAM_VFE_NS_REG__MNCNTR_MODE__CLOCK_SWALLOW_MODE                            0x1
#define   CAM_VFE_NS_REG__MNCNTR_MODE__DUAL_EDGE_MODE                                0x2
#define   CAM_VFE_NS_REG__MNCNTR_MODE__SINGLE_EDGE_MODE                              0x3
#define   CAM_VFE_NS_REG__PRE_DIV_SEL___M                                 0x00000018
#define   CAM_VFE_NS_REG__PRE_DIV_SEL___S                                              3
#define   CAM_VFE_NS_REG__PRE_DIV_SEL__BYPASS                                        0x0
#define   CAM_VFE_NS_REG__PRE_DIV_SEL__DIV_2                                         0x1
#define   CAM_VFE_NS_REG__PRE_DIV_SEL__UNDEFINED_ENCODING                            0x2
#define   CAM_VFE_NS_REG__PRE_DIV_SEL__DIV_4                                         0x3
#define   CAM_VFE_NS_REG__SRC_SEL___M                                     0x00000007
#define   CAM_VFE_NS_REG__SRC_SEL___S                                                  0
#define   CAM_VFE_NS_REG__SRC_SEL__TCXO                                              0x0
#define   CAM_VFE_NS_REG__SRC_SEL__GLOBAL_PLL_SRC                                    0x1
#define   CAM_VFE_NS_REG__SRC_SEL__Q6_PLL_SRC                                        0x2
#define   CAM_VFE_NS_REG__SRC_SEL__SCPLL_AUX_SRC                                     0x3
#define   CAM_VFE_NS_REG__SRC_SEL__MODEM_PLL_AUX_SRC                                 0x4
#define   CAM_VFE_NS_REG__SRC_SEL__PLL4_AUX_SRC                                      0x5
#define   CAM_VFE_NS_REG__SRC_SEL__PLL5_AUX_SRC                                      0x6
#define   CAM_VFE_NS_REG__SRC_SEL__PLLTEST_CORE_IN                                   0x7
#define   CAM_VFE_NS_REG___M                                              0xFFFFFFFF
#define   CAM_VFE_NS_REG___S                                                           0
#define ECODEC_MD_REG                                                  (0xA8600044)
#define   ECODEC_MD_REG__M_VAL___M                                        0xFFFF0000
#define   ECODEC_MD_REG__M_VAL___S                                                    16
#define   ECODEC_MD_REG__D_VAL___M                                        0x0000FFFF
#define   ECODEC_MD_REG__D_VAL___S                                                     0
#define   ECODEC_MD_REG___M                                               0xFFFFFFFF
#define   ECODEC_MD_REG___S                                                            0
#define ECODEC_NS_REG                                                  (0xA8600048)
#define   ECODEC_NS_REG__ECODEC_N_VAL___M                                 0xFFFF0000
#define   ECODEC_NS_REG__ECODEC_N_VAL___S                                             16
#define   ECODEC_NS_REG__RESERVED_BITS15_12___M                           0x0000F000
#define   ECODEC_NS_REG__RESERVED_BITS15_12___S                                       12
#define   ECODEC_NS_REG__ECODEC_ROOT_ENA___M                              0x00000800
#define   ECODEC_NS_REG__ECODEC_ROOT_ENA___S                                          11
#define   ECODEC_NS_REG__ECODEC_ROOT_ENA__ENABLED                                    0x1
#define   ECODEC_NS_REG__ECODEC_ROOT_ENA__NOT_ENABLED                                0x0
#define   ECODEC_NS_REG__ECODECIF_CLK_INV___M                             0x00000400
#define   ECODEC_NS_REG__ECODECIF_CLK_INV___S                                         10
#define   ECODEC_NS_REG__ECODECIF_CLK_INV__INVERTED                                  0x1
#define   ECODEC_NS_REG__ECODECIF_CLK_INV__NOT_INVERTED                              0x0
#define   ECODEC_NS_REG__ECODECIF_CLK_BRANCH_ENA___M                      0x00000200
#define   ECODEC_NS_REG__ECODECIF_CLK_BRANCH_ENA___S                                   9
#define   ECODEC_NS_REG__ECODECIF_CLK_BRANCH_ENA__ENABLED                            0x1
#define   ECODEC_NS_REG__ECODECIF_CLK_BRANCH_ENA__NOT_ENABLED                        0x0
#define   ECODEC_NS_REG__MNCNTR_EN___M                                    0x00000100
#define   ECODEC_NS_REG__MNCNTR_EN___S                                                 8
#define   ECODEC_NS_REG__MNCNTR_EN__ENABLED                                          0x1
#define   ECODEC_NS_REG__MNCNTR_EN__NOT_ENABLED                                      0x0
#define   ECODEC_NS_REG__MNCNTR_RST___M                                   0x00000080
#define   ECODEC_NS_REG__MNCNTR_RST___S                                                7
#define   ECODEC_NS_REG__MNCNTR_RST__INACTIVE                                        0x0
#define   ECODEC_NS_REG__MNCNTR_RST__ACTIVE                                          0x1
#define   ECODEC_NS_REG__MNCNTR_MODE___M                                  0x00000060
#define   ECODEC_NS_REG__MNCNTR_MODE___S                                               5
#define   ECODEC_NS_REG__MNCNTR_MODE__BYPASS                                         0x0
#define   ECODEC_NS_REG__MNCNTR_MODE__CLOCK_SWALLOW_MODE                             0x1
#define   ECODEC_NS_REG__MNCNTR_MODE__DUAL_EDGE_MODE                                 0x2
#define   ECODEC_NS_REG__MNCNTR_MODE__SINGLE_EDGE_MODE                               0x3
#define   ECODEC_NS_REG__PRE_DIV_SEL___M                                  0x00000018
#define   ECODEC_NS_REG__PRE_DIV_SEL___S                                               3
#define   ECODEC_NS_REG__PRE_DIV_SEL__BYPASS                                         0x0
#define   ECODEC_NS_REG__PRE_DIV_SEL__DIV_2                                          0x1
#define   ECODEC_NS_REG__PRE_DIV_SEL__UNDEFINED_ENCODING                             0x2
#define   ECODEC_NS_REG__PRE_DIV_SEL__DIV_4                                          0x3
#define   ECODEC_NS_REG__SRC_SEL___M                                      0x00000007
#define   ECODEC_NS_REG__SRC_SEL___S                                                   0
#define   ECODEC_NS_REG__SRC_SEL__TCXO                                               0x0
#define   ECODEC_NS_REG__SRC_SEL__GLOBAL_PLL_SRC                                     0x1
#define   ECODEC_NS_REG__SRC_SEL__Q6_PLL_SRC                                         0x2
#define   ECODEC_NS_REG__SRC_SEL__SCPLL_AUX_SRC                                      0x3
#define   ECODEC_NS_REG__SRC_SEL__MODEM_PLL_AUX_SRC                                  0x4
#define   ECODEC_NS_REG__SRC_SEL__PLL4_AUX_SRC                                       0x5
#define   ECODEC_NS_REG__SRC_SEL__AUDIO_PCM_CLKIN                                    0x6
#define   ECODEC_NS_REG__SRC_SEL__PLLTEST_CORE_IN                                    0x7
#define   ECODEC_NS_REG___M                                               0xFFFFFFFF
#define   ECODEC_NS_REG___S                                                            0
#define EMDH_NS_REG                                                    (0xA860004C)
#define   EMDH_NS_REG__RESERVED_BITS31_17___M                             0xFFFE0000
#define   EMDH_NS_REG__RESERVED_BITS31_17___S                                         17
#define   EMDH_NS_REG__EMDH_RX_CLK_DIV___M                                0x00018000
#define   EMDH_NS_REG__EMDH_RX_CLK_DIV___S                                            15
#define   EMDH_NS_REG__EMDH_RX_CLK_DIV__DIV_1                                        0x0
#define   EMDH_NS_REG__EMDH_RX_CLK_DIV__DIV_2                                        0x1
#define   EMDH_NS_REG__EMDH_RX_CLK_DIV__DIV_3                                        0x2
#define   EMDH_NS_REG__EMDH_RX_CLK_DIV__DIV_4                                        0x3
#define   EMDH_NS_REG__RESERVED_BIT14___M                                 0x00004000
#define   EMDH_NS_REG__RESERVED_BIT14___S                                             14
#define   EMDH_NS_REG__EMDH_CLK_ENA___M                                   0x00002000
#define   EMDH_NS_REG__EMDH_CLK_ENA___S                                               13
#define   EMDH_NS_REG__EMDH_CLK_ENA__ENABLED                                         0x1
#define   EMDH_NS_REG__EMDH_CLK_ENA__NOT_ENABLED                                     0x0
#define   EMDH_NS_REG__EMDH_HW_GATE_ENA___M                               0x00001000
#define   EMDH_NS_REG__EMDH_HW_GATE_ENA___S                                           12
#define   EMDH_NS_REG__EMDH_HW_GATE_ENA__ENABLED                                     0x1
#define   EMDH_NS_REG__EMDH_HW_GATE_ENA__DISABLED                                    0x0
#define   EMDH_NS_REG__RESERVED_BITS11_9___M                              0x00000E00
#define   EMDH_NS_REG__RESERVED_BITS11_9___S                                           9
#define   EMDH_NS_REG__EMDH_LJ_SRC_SEL___M                                0x00000180
#define   EMDH_NS_REG__EMDH_LJ_SRC_SEL___S                                             7
#define   EMDH_NS_REG__EMDH_LJ_SRC_SEL__NBID_SELECTION                               0x0
#define   EMDH_NS_REG__EMDH_LJ_SRC_SEL__PLL4                                         0x1
#define   EMDH_NS_REG__EMDH_LJ_SRC_SEL__PLL5                                         0x2
#define   EMDH_NS_REG__SRC_DIV___M                                        0x00000078
#define   EMDH_NS_REG__SRC_DIV___S                                                     3
#define   EMDH_NS_REG__SRC_DIV__BYPASS                                               0x0
#define   EMDH_NS_REG__SRC_DIV__DIV_2                                                0x1
#define   EMDH_NS_REG__SRC_DIV__DIV_3                                                0x2
#define   EMDH_NS_REG__SRC_DIV__DIV_4                                                0x3
#define   EMDH_NS_REG__SRC_DIV__DIV_5                                                0x4
#define   EMDH_NS_REG__SRC_DIV__DIV_6                                                0x5
#define   EMDH_NS_REG__SRC_DIV__DIV_7                                                0x6
#define   EMDH_NS_REG__SRC_DIV__DIV_8                                                0x7
#define   EMDH_NS_REG__SRC_DIV__DIV_9                                                0x8
#define   EMDH_NS_REG__SRC_DIV__DIV_10                                               0x9
#define   EMDH_NS_REG__SRC_DIV__DIV_11                                               0xA
#define   EMDH_NS_REG__SRC_DIV__DIV_12                                               0xB
#define   EMDH_NS_REG__SRC_DIV__DIV_13                                               0xC
#define   EMDH_NS_REG__SRC_DIV__DIV_14                                               0xD
#define   EMDH_NS_REG__SRC_DIV__DIV_15                                               0xE
#define   EMDH_NS_REG__SRC_DIV__DIV_16                                               0xF
#define   EMDH_NS_REG__SRC_SEL___M                                        0x00000007
#define   EMDH_NS_REG__SRC_SEL___S                                                     0
#define   EMDH_NS_REG__SRC_SEL__TCXO                                                 0x0
#define   EMDH_NS_REG__SRC_SEL__GLOBAL_PLL_SRC                                       0x1
#define   EMDH_NS_REG__SRC_SEL__Q6_PLL_SRC                                           0x2
#define   EMDH_NS_REG__SRC_SEL__SCPLL_AUX_SRC                                        0x3
#define   EMDH_NS_REG__SRC_SEL__MODEM_PLL_AUX_SRC                                    0x4
#define   EMDH_NS_REG__SRC_SEL__PLL4_AUX_SRC                                         0x5
#define   EMDH_NS_REG__SRC_SEL__PLL5_AUX_SRC                                         0x6
#define   EMDH_NS_REG__SRC_SEL__PLLTEST_CORE_IN                                      0x7
#define   EMDH_NS_REG___M                                                 0xFFFFFFFF
#define   EMDH_NS_REG___S                                                              0
#define FUSE_NS_REG                                                    (0xA8600050)
#define   FUSE_NS_REG__RESERVED_BITS31_12___M                             0xFFFFF000
#define   FUSE_NS_REG__RESERVED_BITS31_12___S                                         12
#define   FUSE_NS_REG__FUSE_ROOT_ENA___M                                  0x00000800
#define   FUSE_NS_REG__FUSE_ROOT_ENA___S                                              11
#define   FUSE_NS_REG__FUSE_ROOT_ENA__ENABLED                                        0x1
#define   FUSE_NS_REG__FUSE_ROOT_ENA__NOT_ENABLED                                    0x0
#define   FUSE_NS_REG__FUSE_CLK_INV___M                                   0x00000400
#define   FUSE_NS_REG__FUSE_CLK_INV___S                                               10
#define   FUSE_NS_REG__FUSE_CLK_INV__INVERTED                                        0x1
#define   FUSE_NS_REG__FUSE_CLK_INV__NOT_INVERTED                                    0x0
#define   FUSE_NS_REG__FUSE_CLK_BRANCH_ENA___M                            0x00000200
#define   FUSE_NS_REG__FUSE_CLK_BRANCH_ENA___S                                         9
#define   FUSE_NS_REG__FUSE_CLK_BRANCH_ENA__ENABLED                                  0x1
#define   FUSE_NS_REG__FUSE_CLK_BRANCH_ENA__NOT_ENABLED                              0x0
#define   FUSE_NS_REG__RESERVED_BITS8_0___M                               0x000001FF
#define   FUSE_NS_REG__RESERVED_BITS8_0___S                                            0
#define   FUSE_NS_REG___M                                                 0xFFFFFFFF
#define   FUSE_NS_REG___S                                                              0
#define GP_MD_REG                                                      (0xA8600054)
#define   GP_MD_REG__M_VAL___M                                            0xFFFF0000
#define   GP_MD_REG__M_VAL___S                                                        16
#define   GP_MD_REG__D_VAL___M                                            0x0000FFFF
#define   GP_MD_REG__D_VAL___S                                                         0
#define   GP_MD_REG___M                                                   0xFFFFFFFF
#define   GP_MD_REG___S                                                                0
#define GP_NS_REG                                                      (0xA8600058)
#define   GP_NS_REG__GP_N_VAL___M                                         0xFFFF0000
#define   GP_NS_REG__GP_N_VAL___S                                                     16
#define   GP_NS_REG__RESERVED_BITS15_12___M                               0x0000F000
#define   GP_NS_REG__RESERVED_BITS15_12___S                                           12
#define   GP_NS_REG__GP_ROOT_ENA___M                                      0x00000800
#define   GP_NS_REG__GP_ROOT_ENA___S                                                  11
#define   GP_NS_REG__GP_ROOT_ENA__ENABLED                                            0x1
#define   GP_NS_REG__GP_ROOT_ENA__NOT_ENABLED                                        0x0
#define   GP_NS_REG__GP_CLK_INV___M                                       0x00000400
#define   GP_NS_REG__GP_CLK_INV___S                                                   10
#define   GP_NS_REG__GP_CLK_INV__INVERTED                                            0x1
#define   GP_NS_REG__GP_CLK_INV__NOT_INVERTED                                        0x0
#define   GP_NS_REG__GP_CLK_BRANCH_ENA___M                                0x00000200
#define   GP_NS_REG__GP_CLK_BRANCH_ENA___S                                             9
#define   GP_NS_REG__GP_CLK_BRANCH_ENA__ENABLED                                      0x1
#define   GP_NS_REG__GP_CLK_BRANCH_ENA__NOT_ENABLED                                  0x0
#define   GP_NS_REG__MNCNTR_EN___M                                        0x00000100
#define   GP_NS_REG__MNCNTR_EN___S                                                     8
#define   GP_NS_REG__MNCNTR_EN__ENABLED                                              0x1
#define   GP_NS_REG__MNCNTR_EN__NOT_ENABLED                                          0x0
#define   GP_NS_REG__MNCNTR_RST___M                                       0x00000080
#define   GP_NS_REG__MNCNTR_RST___S                                                    7
#define   GP_NS_REG__MNCNTR_RST__INACTIVE                                            0x0
#define   GP_NS_REG__MNCNTR_RST__ACTIVE                                              0x1
#define   GP_NS_REG__MNCNTR_MODE___M                                      0x00000060
#define   GP_NS_REG__MNCNTR_MODE___S                                                   5
#define   GP_NS_REG__MNCNTR_MODE__BYPASS                                             0x0
#define   GP_NS_REG__MNCNTR_MODE__CLOCK_SWALLOW_MODE                                 0x1
#define   GP_NS_REG__MNCNTR_MODE__DUAL_EDGE_MODE                                     0x2
#define   GP_NS_REG__MNCNTR_MODE__SINGLE_EDGE_MODE                                   0x3
#define   GP_NS_REG__PRE_DIV_SEL___M                                      0x00000018
#define   GP_NS_REG__PRE_DIV_SEL___S                                                   3
#define   GP_NS_REG__PRE_DIV_SEL__BYPASS                                             0x0
#define   GP_NS_REG__PRE_DIV_SEL__DIV_2                                              0x1
#define   GP_NS_REG__PRE_DIV_SEL__UNDEFINED_ENCODING                                 0x2
#define   GP_NS_REG__PRE_DIV_SEL__DIV_4                                              0x3
#define   GP_NS_REG__SRC_SEL___M                                          0x00000007
#define   GP_NS_REG__SRC_SEL___S                                                       0
#define   GP_NS_REG__SRC_SEL__TCXO                                                   0x0
#define   GP_NS_REG__SRC_SEL__GLOBAL_PLL_SRC                                         0x1
#define   GP_NS_REG__SRC_SEL__Q6_PLL_SRC                                             0x2
#define   GP_NS_REG__SRC_SEL__SCPLL_AUX_SRC                                          0x3
#define   GP_NS_REG__SRC_SEL__MODEM_PLL_AUX_SRC                                      0x4
#define   GP_NS_REG__SRC_SEL__PLL4_AUX_SRC                                           0x5
#define   GP_NS_REG__SRC_SEL__PLL5_AUX_SRC                                           0x6
#define   GP_NS_REG__SRC_SEL__PLLTEST_CORE_IN                                        0x7
#define   GP_NS_REG___M                                                   0xFFFFFFFF
#define   GP_NS_REG___S                                                                0
#define TURBO_MD_REG                                                   (0xA860005C)
#define   TURBO_MD_REG__RESERVED_BITS31_24___M                            0xFF000000
#define   TURBO_MD_REG__RESERVED_BITS31_24___S                                        24
#define   TURBO_MD_REG__M_VAL___M                                         0x00FF0000
#define   TURBO_MD_REG__M_VAL___S                                                     16
#define   TURBO_MD_REG__RESERVED_BITS15_8___M                             0x0000FF00
#define   TURBO_MD_REG__RESERVED_BITS15_8___S                                          8
#define   TURBO_MD_REG__D_VAL___M                                         0x000000FF
#define   TURBO_MD_REG__D_VAL___S                                                      0
#define   TURBO_MD_REG___M                                                0xFFFFFFFF
#define   TURBO_MD_REG___S                                                             0
#define TURBO_NS_REG                                                   (0xA8600060)
#define   TURBO_NS_REG__RESERVED_BITS31_30___M                            0xFF000000
#define   TURBO_NS_REG__RESERVED_BITS31_30___S                                        24
#define   TURBO_NS_REG__TURBO_N_VAL___M                                   0x00FF0000
#define   TURBO_NS_REG__TURBO_N_VAL___S                                               16
#define   TURBO_NS_REG__RESERVED_BITS15_9___M                             0x0000FE00
#define   TURBO_NS_REG__RESERVED_BITS15_9___S                                          9
#define   TURBO_NS_REG__MNCNTR_EN___M                                     0x00000100
#define   TURBO_NS_REG__MNCNTR_EN___S                                                  8
#define   TURBO_NS_REG__MNCNTR_EN__ENABLED                                           0x1
#define   TURBO_NS_REG__MNCNTR_EN__NOT_ENABLED                                       0x0
#define   TURBO_NS_REG__MNCNTR_RST___M                                    0x00000080
#define   TURBO_NS_REG__MNCNTR_RST___S                                                 7
#define   TURBO_NS_REG__MNCNTR_RST__INACTIVE                                         0x0
#define   TURBO_NS_REG__MNCNTR_RST__ACTIVE                                           0x1
#define   TURBO_NS_REG__MNCNTR_MODE___M                                   0x00000060
#define   TURBO_NS_REG__MNCNTR_MODE___S                                                5
#define   TURBO_NS_REG__MNCNTR_MODE__BYPASS                                          0x0
#define   TURBO_NS_REG__MNCNTR_MODE__CLOCK_SWALLOW_MODE                              0x1
#define   TURBO_NS_REG__MNCNTR_MODE__DUAL_EDGE_MODE                                  0x2
#define   TURBO_NS_REG__MNCNTR_MODE__SINGLE_EDGE_MODE                                0x3
#define   TURBO_NS_REG__PRE_DIV_SEL___M                                   0x00000018
#define   TURBO_NS_REG__PRE_DIV_SEL___S                                                3
#define   TURBO_NS_REG__PRE_DIV_SEL__BYPASS                                          0x0
#define   TURBO_NS_REG__PRE_DIV_SEL__DIV_2                                           0x1
#define   TURBO_NS_REG__PRE_DIV_SEL__UNDEFINED_ENCODING                              0x2
#define   TURBO_NS_REG__PRE_DIV_SEL__DIV_4                                           0x3
#define   TURBO_NS_REG__SRC_SEL___M                                       0x00000007
#define   TURBO_NS_REG__SRC_SEL___S                                                    0
#define   TURBO_NS_REG__SRC_SEL__TCXO                                                0x0
#define   TURBO_NS_REG__SRC_SEL__GLOBAL_PLL_AUX_SRC                                  0x1
#define   TURBO_NS_REG__SRC_SEL__Q6_PLL_AUX_SRC                                      0x2
#define   TURBO_NS_REG__SRC_SEL__SCPLL_AUX_SRC                                       0x3
#define   TURBO_NS_REG__SRC_SEL__MODEM_PLL_SRC                                       0x4
#define   TURBO_NS_REG__SRC_SEL__PLL4_AUX_SRC                                        0x5
#define   TURBO_NS_REG__SRC_SEL__PLL5_MAIN_SRC                                       0x6
#define   TURBO_NS_REG__SRC_SEL__PLLTEST_CORE_IN                                     0x7
#define   TURBO_NS_REG___M                                                0xFFFFFFFF
#define   TURBO_NS_REG___S                                                             0
#define I2C_NS_REG                                                     (0xA8600064)
#define   I2C_NS_REG__RESERVED_BITS31_12___M                              0xFFFFF000
#define   I2C_NS_REG__RESERVED_BITS31_12___S                                          12
#define   I2C_NS_REG__I2C_ROOT_ENA___M                                    0x00000800
#define   I2C_NS_REG__I2C_ROOT_ENA___S                                                11
#define   I2C_NS_REG__I2C_ROOT_ENA__ENABLED                                          0x1
#define   I2C_NS_REG__I2C_ROOT_ENA__NOT_ENABLED                                      0x0
#define   I2C_NS_REG__I2C_CLK_INV___M                                     0x00000400
#define   I2C_NS_REG__I2C_CLK_INV___S                                                 10
#define   I2C_NS_REG__I2C_CLK_INV__INVERTED                                          0x1
#define   I2C_NS_REG__I2C_CLK_INV__NOT_INVERTED                                      0x0
#define   I2C_NS_REG__I2C_CLK_BRANCH_ENA___M                              0x00000200
#define   I2C_NS_REG__I2C_CLK_BRANCH_ENA___S                                           9
#define   I2C_NS_REG__I2C_CLK_BRANCH_ENA__ENABLED                                    0x1
#define   I2C_NS_REG__I2C_CLK_BRANCH_ENA__NOT_ENABLED                                0x0
#define   I2C_NS_REG__RESERVED_BITS8_0___M                                0x000001FF
#define   I2C_NS_REG__RESERVED_BITS8_0___S                                             0
#define   I2C_NS_REG___M                                                  0xFFFFFFFF
#define   I2C_NS_REG___S                                                               0
#define ICODEC_RX_MD_REG                                               (0xA8600068)
#define   ICODEC_RX_MD_REG__M_VAL___M                                     0xFFFF0000
#define   ICODEC_RX_MD_REG__M_VAL___S                                                 16
#define   ICODEC_RX_MD_REG__D_VAL___M                                     0x0000FFFF
#define   ICODEC_RX_MD_REG__D_VAL___S                                                  0
#define   ICODEC_RX_MD_REG___M                                            0xFFFFFFFF
#define   ICODEC_RX_MD_REG___S                                                         0
#define ICODEC_RX_NS_REG                                               (0xA860006C)
#define   ICODEC_RX_NS_REG__ICODEC_RX_N_VAL___M                           0xFFFF0000
#define   ICODEC_RX_NS_REG__ICODEC_RX_N_VAL___S                                       16
#define   ICODEC_RX_NS_REG__ICODEC_RX_CLK_DIV___M                         0x0000C000
#define   ICODEC_RX_NS_REG__ICODEC_RX_CLK_DIV___S                                     14
#define   ICODEC_RX_NS_REG__ICODEC_RX_CLK_DIV__DIV_1                                 0x0
#define   ICODEC_RX_NS_REG__ICODEC_RX_CLK_DIV__DIV_2                                 0x1
#define   ICODEC_RX_NS_REG__ICODEC_RX_CLK_DIV__DIV_3                                 0x2
#define   ICODEC_RX_NS_REG__ICODEC_RX_CLK_DIV__DIV_4                                 0x3
#define   ICODEC_RX_NS_REG__ICODEC_2X_RX_CLK_INV___M                      0x00002000
#define   ICODEC_RX_NS_REG__ICODEC_2X_RX_CLK_INV___S                                  13
#define   ICODEC_RX_NS_REG__ICODEC_2X_RX_CLK_INV__INVERTED                           0x1
#define   ICODEC_RX_NS_REG__ICODEC_2X_RX_CLK_INV__NOT_INVERTED                       0x0
#define   ICODEC_RX_NS_REG__ICODEC_2X_RX_CLK_BRANCH_ENA___M               0x00001000
#define   ICODEC_RX_NS_REG__ICODEC_2X_RX_CLK_BRANCH_ENA___S                           12
#define   ICODEC_RX_NS_REG__ICODEC_2X_RX_CLK_BRANCH_ENA__ENABLED                     0x1
#define   ICODEC_RX_NS_REG__ICODEC_2X_RX_CLK_BRANCH_ENA__NOT_ENABLED                 0x0
#define   ICODEC_RX_NS_REG__ICODEC_RX_ROOT_ENA___M                        0x00000800
#define   ICODEC_RX_NS_REG__ICODEC_RX_ROOT_ENA___S                                    11
#define   ICODEC_RX_NS_REG__ICODEC_RX_ROOT_ENA__ENABLED                              0x1
#define   ICODEC_RX_NS_REG__ICODEC_RX_ROOT_ENA__NOT_ENABLED                          0x0
#define   ICODEC_RX_NS_REG__ICODEC_RX_CLK_INV___M                         0x00000400
#define   ICODEC_RX_NS_REG__ICODEC_RX_CLK_INV___S                                     10
#define   ICODEC_RX_NS_REG__ICODEC_RX_CLK_INV__INVERTED                              0x1
#define   ICODEC_RX_NS_REG__ICODEC_RX_CLK_INV__NOT_INVERTED                          0x0
#define   ICODEC_RX_NS_REG__ICODEC_RX_CLK_BRANCH_ENA___M                  0x00000200
#define   ICODEC_RX_NS_REG__ICODEC_RX_CLK_BRANCH_ENA___S                               9
#define   ICODEC_RX_NS_REG__ICODEC_RX_CLK_BRANCH_ENA__ENABLED                        0x1
#define   ICODEC_RX_NS_REG__ICODEC_RX_CLK_BRANCH_ENA__NOT_ENABLED                    0x0
#define   ICODEC_RX_NS_REG__MNCNTR_EN___M                                 0x00000100
#define   ICODEC_RX_NS_REG__MNCNTR_EN___S                                              8
#define   ICODEC_RX_NS_REG__MNCNTR_EN__ENABLED                                       0x1
#define   ICODEC_RX_NS_REG__MNCNTR_EN__NOT_ENABLED                                   0x0
#define   ICODEC_RX_NS_REG__MNCNTR_RST___M                                0x00000080
#define   ICODEC_RX_NS_REG__MNCNTR_RST___S                                             7
#define   ICODEC_RX_NS_REG__MNCNTR_RST__INACTIVE                                     0x0
#define   ICODEC_RX_NS_REG__MNCNTR_RST__ACTIVE                                       0x1
#define   ICODEC_RX_NS_REG__MNCNTR_MODE___M                               0x00000060
#define   ICODEC_RX_NS_REG__MNCNTR_MODE___S                                            5
#define   ICODEC_RX_NS_REG__MNCNTR_MODE__BYPASS                                      0x0
#define   ICODEC_RX_NS_REG__MNCNTR_MODE__CLOCK_SWALLOW_MODE                          0x1
#define   ICODEC_RX_NS_REG__MNCNTR_MODE__DUAL_EDGE_MODE                              0x2
#define   ICODEC_RX_NS_REG__MNCNTR_MODE__SINGLE_EDGE_MODE                            0x3
#define   ICODEC_RX_NS_REG__PRE_DIV_SEL___M                               0x00000018
#define   ICODEC_RX_NS_REG__PRE_DIV_SEL___S                                            3
#define   ICODEC_RX_NS_REG__PRE_DIV_SEL__BYPASS                                      0x0
#define   ICODEC_RX_NS_REG__PRE_DIV_SEL__DIV_2                                       0x1
#define   ICODEC_RX_NS_REG__PRE_DIV_SEL__UNDEFINED_ENCODING                          0x2
#define   ICODEC_RX_NS_REG__PRE_DIV_SEL__DIV_4                                       0x3
#define   ICODEC_RX_NS_REG__SRC_SEL___M                                   0x00000007
#define   ICODEC_RX_NS_REG__SRC_SEL___S                                                0
#define   ICODEC_RX_NS_REG__SRC_SEL__TCXO                                            0x0
#define   ICODEC_RX_NS_REG__SRC_SEL__GLOBAL_PLL_SRC                                  0x1
#define   ICODEC_RX_NS_REG__SRC_SEL__Q6_PLL_SRC                                      0x2
#define   ICODEC_RX_NS_REG__SRC_SEL__SCPLL_AUX_SRC                                   0x3
#define   ICODEC_RX_NS_REG__SRC_SEL__MODEM_PLL_AUX_SRC                               0x4
#define   ICODEC_RX_NS_REG__SRC_SEL__PLL4_AUX_SRC                                    0x5
#define   ICODEC_RX_NS_REG__SRC_SEL__PLL5_AUX_SRC                                    0x6
#define   ICODEC_RX_NS_REG__SRC_SEL__PLLTEST_CORE_IN                                 0x7
#define   ICODEC_RX_NS_REG___M                                            0xFFFFFFFF
#define   ICODEC_RX_NS_REG___S                                                         0
#define ICODEC_TX_MD_REG                                               (0xA8600070)
#define   ICODEC_TX_MD_REG__M_VAL___M                                     0xFFFF0000
#define   ICODEC_TX_MD_REG__M_VAL___S                                                 16
#define   ICODEC_TX_MD_REG__D_VAL___M                                     0x0000FFFF
#define   ICODEC_TX_MD_REG__D_VAL___S                                                  0
#define   ICODEC_TX_MD_REG___M                                            0xFFFFFFFF
#define   ICODEC_TX_MD_REG___S                                                         0
#define ICODEC_TX_NS_REG                                               (0xA8600074)
#define   ICODEC_TX_NS_REG__ICODEC_TX_N_VAL___M                           0xFFFF0000
#define   ICODEC_TX_NS_REG__ICODEC_TX_N_VAL___S                                       16
#define   ICODEC_TX_NS_REG__RESERVED_BIT15___M                            0x00008000
#define   ICODEC_TX_NS_REG__RESERVED_BIT15___S                                        15
#define   ICODEC_TX_NS_REG__CLK_SEL___M                                   0x00004000
#define   ICODEC_TX_NS_REG__CLK_SEL___S                                               14
#define   ICODEC_TX_NS_REG__CLK_SEL__ICODEC_TX                                       0x0
#define   ICODEC_TX_NS_REG__CLK_SEL__ICODEC_RX                                       0x1
#define   ICODEC_TX_NS_REG__RESERVED_BITS13_12___M                        0x00003000
#define   ICODEC_TX_NS_REG__RESERVED_BITS13_12___S                                    12
#define   ICODEC_TX_NS_REG__ICODEC_TX_ROOT_ENA___M                        0x00000800
#define   ICODEC_TX_NS_REG__ICODEC_TX_ROOT_ENA___S                                    11
#define   ICODEC_TX_NS_REG__ICODEC_TX_ROOT_ENA__ENABLED                              0x1
#define   ICODEC_TX_NS_REG__ICODEC_TX_ROOT_ENA__NOT_ENABLED                          0x0
#define   ICODEC_TX_NS_REG__ICODEC_TX_CLK_INV___M                         0x00000400
#define   ICODEC_TX_NS_REG__ICODEC_TX_CLK_INV___S                                     10
#define   ICODEC_TX_NS_REG__ICODEC_TX_CLK_INV__INVERTED                              0x1
#define   ICODEC_TX_NS_REG__ICODEC_TX_CLK_INV__NOT_INVERTED                          0x0
#define   ICODEC_TX_NS_REG__ICODEC_TX_CLK_BRANCH_ENA___M                  0x00000200
#define   ICODEC_TX_NS_REG__ICODEC_TX_CLK_BRANCH_ENA___S                               9
#define   ICODEC_TX_NS_REG__ICODEC_TX_CLK_BRANCH_ENA__ENABLED                        0x1
#define   ICODEC_TX_NS_REG__ICODEC_TX_CLK_BRANCH_ENA__NOT_ENABLED                    0x0
#define   ICODEC_TX_NS_REG__MNCNTR_EN___M                                 0x00000100
#define   ICODEC_TX_NS_REG__MNCNTR_EN___S                                              8
#define   ICODEC_TX_NS_REG__MNCNTR_EN__ENABLED                                       0x1
#define   ICODEC_TX_NS_REG__MNCNTR_EN__NOT_ENABLED                                   0x0
#define   ICODEC_TX_NS_REG__MNCNTR_RST___M                                0x00000080
#define   ICODEC_TX_NS_REG__MNCNTR_RST___S                                             7
#define   ICODEC_TX_NS_REG__MNCNTR_RST__INACTIVE                                     0x0
#define   ICODEC_TX_NS_REG__MNCNTR_RST__ACTIVE                                       0x1
#define   ICODEC_TX_NS_REG__MNCNTR_MODE___M                               0x00000060
#define   ICODEC_TX_NS_REG__MNCNTR_MODE___S                                            5
#define   ICODEC_TX_NS_REG__MNCNTR_MODE__BYPASS                                      0x0
#define   ICODEC_TX_NS_REG__MNCNTR_MODE__CLOCK_SWALLOW_MODE                          0x1
#define   ICODEC_TX_NS_REG__MNCNTR_MODE__DUAL_EDGE_MODE                              0x2
#define   ICODEC_TX_NS_REG__MNCNTR_MODE__SINGLE_EDGE_MODE                            0x3
#define   ICODEC_TX_NS_REG__PRE_DIV_SEL___M                               0x00000018
#define   ICODEC_TX_NS_REG__PRE_DIV_SEL___S                                            3
#define   ICODEC_TX_NS_REG__PRE_DIV_SEL__BYPASS                                      0x0
#define   ICODEC_TX_NS_REG__PRE_DIV_SEL__DIV_2                                       0x1
#define   ICODEC_TX_NS_REG__PRE_DIV_SEL__UNDEFINED_ENCODING                          0x2
#define   ICODEC_TX_NS_REG__PRE_DIV_SEL__DIV_4                                       0x3
#define   ICODEC_TX_NS_REG__SRC_SEL___M                                   0x00000007
#define   ICODEC_TX_NS_REG__SRC_SEL___S                                                0
#define   ICODEC_TX_NS_REG__SRC_SEL__TCXO                                            0x0
#define   ICODEC_TX_NS_REG__SRC_SEL__GLOBAL_PLL_SRC                                  0x1
#define   ICODEC_TX_NS_REG__SRC_SEL__Q6_PLL_SRC                                      0x2
#define   ICODEC_TX_NS_REG__SRC_SEL__SCPLL_AUX_SRC                                   0x3
#define   ICODEC_TX_NS_REG__SRC_SEL__MODEM_PLL_AUX_SRC                               0x4
#define   ICODEC_TX_NS_REG__SRC_SEL__PLL4_AUX_SRC                                    0x5
#define   ICODEC_TX_NS_REG__SRC_SEL__PLL5_AUX_SRC                                    0x6
#define   ICODEC_TX_NS_REG__SRC_SEL__PLLTEST_CORE_IN                                 0x7
#define   ICODEC_TX_NS_REG___M                                            0xFFFFFFFF
#define   ICODEC_TX_NS_REG___S                                                         0
#define MDC_NS_REG                                                     (0xA8600078)
#define   MDC_NS_REG__RESERVED_BITS31_12___M                              0xFFFFF000
#define   MDC_NS_REG__RESERVED_BITS31_12___S                                          12
#define   MDC_NS_REG__MDC_HW_GATE_EN___M                                  0x00001000
#define   MDC_NS_REG__MDC_HW_GATE_EN___S                                              12
#define   MDC_NS_REG__MDC_HW_GATE_EN__ENABLED                                        0x1
#define   MDC_NS_REG__MDC_HW_GATE_EN__DISABLED                                       0x0
#define   MDC_NS_REG__MDC_ROOT_ENA___M                                    0x00000800
#define   MDC_NS_REG__MDC_ROOT_ENA___S                                                11
#define   MDC_NS_REG__MDC_ROOT_ENA__ENABLED                                          0x1
#define   MDC_NS_REG__MDC_ROOT_ENA__NOT_ENABLED                                      0x0
#define   MDC_NS_REG__MDC_CLK_INV___M                                     0x00000400
#define   MDC_NS_REG__MDC_CLK_INV___S                                                 10
#define   MDC_NS_REG__MDC_CLK_INV__INVERTED                                          0x1
#define   MDC_NS_REG__MDC_CLK_INV__NOT_INVERTED                                      0x0
#define   MDC_NS_REG__MDC_CLK_BRANCH_ENA___M                              0x00000200
#define   MDC_NS_REG__MDC_CLK_BRANCH_ENA___S                                           9
#define   MDC_NS_REG__MDC_CLK_BRANCH_ENA__ENABLED                                    0x1
#define   MDC_NS_REG__MDC_CLK_BRANCH_ENA__NOT_ENABLED                                0x0
#define   MDC_NS_REG__RESERVED_BITS8_2___M                                0x000001FC
#define   MDC_NS_REG__RESERVED_BITS8_2___S                                             2
#define   MDC_NS_REG__SRC_SEL___M                                         0x00000003
#define   MDC_NS_REG__SRC_SEL___S                                                      0
#define   MDC_NS_REG__SRC_SEL__TXCO_CORE_IN                                          0x0
#define   MDC_NS_REG__SRC_SEL__CORE_BI_PLL_TEST_SE                                   0x1
#define   MDC_NS_REG__SRC_SEL__MDDI_PAD_CLIENT_NIBL_CLK                              0x2
#define   MDC_NS_REG__SRC_SEL__EMDH_SRC                                              0x3
#define   MDC_NS_REG___M                                                  0xFFFFFFFF
#define   MDC_NS_REG___S                                                               0
#define PRPH_WEB_NS_REG                                                (0xA8600080)
#define   PRPH_WEB_NS_REG__RESERVED_BITS31_12___M                         0xFFFFF000
#define   PRPH_WEB_NS_REG__RESERVED_BITS31_12___S                                     12
#define   PRPH_WEB_NS_REG__PRPH_WEB_ROOT_ENA___M                          0x00000800
#define   PRPH_WEB_NS_REG__PRPH_WEB_ROOT_ENA___S                                      11
#define   PRPH_WEB_NS_REG__PRPH_WEB_ROOT_ENA__ENABLED                                0x1
#define   PRPH_WEB_NS_REG__PRPH_WEB_ROOT_ENA__NOT_ENABLED                            0x0
#define   PRPH_WEB_NS_REG__PRPH_CLK_INV___M                               0x00000400
#define   PRPH_WEB_NS_REG__PRPH_CLK_INV___S                                           10
#define   PRPH_WEB_NS_REG__PRPH_CLK_INV__INVERTED                                    0x1
#define   PRPH_WEB_NS_REG__PRPH_CLK_INV__NOT_INVERTED                                0x0
#define   PRPH_WEB_NS_REG__PRPH_CLK_BRANCH_ENA___M                        0x00000200
#define   PRPH_WEB_NS_REG__PRPH_CLK_BRANCH_ENA___S                                     9
#define   PRPH_WEB_NS_REG__PRPH_CLK_BRANCH_ENA__ENABLED                              0x1
#define   PRPH_WEB_NS_REG__PRPH_CLK_BRANCH_ENA__NOT_ENABLED                          0x0
#define   PRPH_WEB_NS_REG__RESERVED_BITS8_0___M                           0x000001FF
#define   PRPH_WEB_NS_REG__RESERVED_BITS8_0___S                                        0
#define   PRPH_WEB_NS_REG___M                                             0xFFFFFFFF
#define   PRPH_WEB_NS_REG___S                                                          0
#define GRP_NS_REG                                                     (0xA8600084)
#define   GRP_NS_REG__RESERVED_BITS31_11___M                              0xFFFFF800
#define   GRP_NS_REG__RESERVED_BITS31_11___S                                          11
#define   GRP_NS_REG__GRP_IMEM_CLK_INV___M                                0x00000400
#define   GRP_NS_REG__GRP_IMEM_CLK_INV___S                                            10
#define   GRP_NS_REG__GRP_IMEM_CLK_INV__INVERTED                                     0x1
#define   GRP_NS_REG__GRP_IMEM_CLK_INV__NOT_INVERTED                                 0x0
#define   GRP_NS_REG__GRP_IMEM_CLK_BRANCH_ENA___M                         0x00000200
#define   GRP_NS_REG__GRP_IMEM_CLK_BRANCH_ENA___S                                      9
#define   GRP_NS_REG__GRP_IMEM_CLK_BRANCH_ENA__ENABLED                               0x1
#define   GRP_NS_REG__GRP_IMEM_CLK_BRANCH_ENA__NOT_ENABLED                           0x0
#define   GRP_NS_REG__GRP_CLK_INV___M                                     0x00000100
#define   GRP_NS_REG__GRP_CLK_INV___S                                                  8
#define   GRP_NS_REG__GRP_CLK_INV__INVERTED                                          0x1
#define   GRP_NS_REG__GRP_CLK_INV__NOT_INVERTED                                      0x0
#define   GRP_NS_REG__GRP_CLK_BRANCH_ENA___M                              0x00000080
#define   GRP_NS_REG__GRP_CLK_BRANCH_ENA___S                                           7
#define   GRP_NS_REG__GRP_CLK_BRANCH_ENA__ENABLED                                    0x1
#define   GRP_NS_REG__GRP_CLK_BRANCH_ENA__NOT_ENABLED                                0x0
#define   GRP_NS_REG__RESERVED_BITS6_0___M                                0x0000007F
#define   GRP_NS_REG__RESERVED_BITS6_0___S                                             0
#define   GRP_NS_REG___M                                                  0xFFFFFFFF
#define   GRP_NS_REG___S                                                               0
#define PMDH_NS_REG                                                    (0xA860008C)
#define   PMDH_NS_REG__RESERVED_BITS31_17___M                             0xFFFE0000
#define   PMDH_NS_REG__RESERVED_BITS31_17___S                                         17
#define   PMDH_NS_REG__PMDH_RX_CLK_DIV___M                                0x00018000
#define   PMDH_NS_REG__PMDH_RX_CLK_DIV___S                                            15
#define   PMDH_NS_REG__PMDH_RX_CLK_DIV__DIV_1                                        0x0
#define   PMDH_NS_REG__PMDH_RX_CLK_DIV__DIV_2                                        0x1
#define   PMDH_NS_REG__PMDH_RX_CLK_DIV__DIV_3                                        0x2
#define   PMDH_NS_REG__PMDH_RX_CLK_DIV__DIV_4                                        0x3
#define   PMDH_NS_REG__RESERVED_BIT14___M                                 0x00004000
#define   PMDH_NS_REG__RESERVED_BIT14___S                                             14
#define   PMDH_NS_REG__PMDH_CLK_ENA___M                                   0x00002000
#define   PMDH_NS_REG__PMDH_CLK_ENA___S                                               13
#define   PMDH_NS_REG__PMDH_CLK_ENA__ENABLED                                         0x1
#define   PMDH_NS_REG__PMDH_CLK_ENA__NOT_ENABLED                                     0x0
#define   PMDH_NS_REG__PMDH_HW_GATE_ENA___M                               0x00001000
#define   PMDH_NS_REG__PMDH_HW_GATE_ENA___S                                           12
#define   PMDH_NS_REG__PMDH_HW_GATE_ENA__ENABLED                                     0x1
#define   PMDH_NS_REG__PMDH_HW_GATE_ENA__DISABLED                                    0x0
#define   PMDH_NS_REG__RESERVED_BITS11_9___M                              0x00000E00
#define   PMDH_NS_REG__RESERVED_BITS11_9___S                                           9
#define   PMDH_NS_REG__PMDH_LJ_SRC_SEL___M                                0x00000180
#define   PMDH_NS_REG__PMDH_LJ_SRC_SEL___S                                             7
#define   PMDH_NS_REG__PMDH_LJ_SRC_SEL__NBID_SELECTION                               0x0
#define   PMDH_NS_REG__PMDH_LJ_SRC_SEL__PLL4                                         0x1
#define   PMDH_NS_REG__PMDH_LJ_SRC_SEL__PLL5                                         0x2
#define   PMDH_NS_REG__SRC_DIV___M                                        0x00000078
#define   PMDH_NS_REG__SRC_DIV___S                                                     3
#define   PMDH_NS_REG__SRC_DIV__BYPASS                                               0x0
#define   PMDH_NS_REG__SRC_DIV__DIV_2                                                0x1
#define   PMDH_NS_REG__SRC_DIV__DIV_3                                                0x2
#define   PMDH_NS_REG__SRC_DIV__DIV_4                                                0x3
#define   PMDH_NS_REG__SRC_DIV__DIV_5                                                0x4
#define   PMDH_NS_REG__SRC_DIV__DIV_6                                                0x5
#define   PMDH_NS_REG__SRC_DIV__DIV_7                                                0x6
#define   PMDH_NS_REG__SRC_DIV__DIV_8                                                0x7
#define   PMDH_NS_REG__SRC_DIV__DIV_9                                                0x8
#define   PMDH_NS_REG__SRC_DIV__DIV_10                                               0x9
#define   PMDH_NS_REG__SRC_DIV__DIV_11                                               0xA
#define   PMDH_NS_REG__SRC_DIV__DIV_12                                               0xB
#define   PMDH_NS_REG__SRC_DIV__DIV_13                                               0xC
#define   PMDH_NS_REG__SRC_DIV__DIV_14                                               0xD
#define   PMDH_NS_REG__SRC_DIV__DIV_15                                               0xE
#define   PMDH_NS_REG__SRC_DIV__DIV_16                                               0xF
#define   PMDH_NS_REG__SRC_SEL___M                                        0x00000007
#define   PMDH_NS_REG__SRC_SEL___S                                                     0
#define   PMDH_NS_REG__SRC_SEL__TCXO                                                 0x0
#define   PMDH_NS_REG__SRC_SEL__GLOBAL_PLL_SRC                                       0x1
#define   PMDH_NS_REG__SRC_SEL__Q6_PLL_SRC                                           0x2
#define   PMDH_NS_REG__SRC_SEL__SCPLL_AUX_SRC                                        0x3
#define   PMDH_NS_REG__SRC_SEL__MODEM_PLL_AUX_SRC                                    0x4
#define   PMDH_NS_REG__SRC_SEL__PLL4_AUX_SRC                                         0x5
#define   PMDH_NS_REG__SRC_SEL__PLL5_AUX_SRC                                         0x6
#define   PMDH_NS_REG__SRC_SEL__PLLTEST_CORE_IN                                      0x7
#define   PMDH_NS_REG___M                                                 0xFFFFFFFF
#define   PMDH_NS_REG___S                                                              0
#define QMEMBIST_NS_REG                                                (0xA8600090)
#define   QMEMBIST_NS_REG__SRC_SEL___M                                    0x00003000
#define   QMEMBIST_NS_REG__SRC_SEL___S                                                12
#define   QMEMBIST_NS_REG__SRC_SEL__TLMM_QMEMBIST_EXT_CLK                            0x2
#define   QMEMBIST_NS_REG__SRC_SEL__INTERNAL_SHADOW_CLOCK                            0x1
#define   QMEMBIST_NS_REG__SRC_SEL__TCXO                                             0x0
#define   QMEMBIST_NS_REG__ROOT_ENA___M                                   0x00000800
#define   QMEMBIST_NS_REG__ROOT_ENA___S                                               11
#define   QMEMBIST_NS_REG__ROOT_ENA__ENABLED                                         0x1
#define   QMEMBIST_NS_REG__ROOT_ENA__NOT_ENABLED                                     0x0
#define   QMEMBIST_NS_REG__CLK_INV___M                                    0x00000400
#define   QMEMBIST_NS_REG__CLK_INV___S                                                10
#define   QMEMBIST_NS_REG__CLK_INV__INVERTED                                         0x1
#define   QMEMBIST_NS_REG__CLK_INV__NOT_INVERTED                                     0x0
#define   QMEMBIST_NS_REG__CLK_BRANCH_ENA___M                             0x00000200
#define   QMEMBIST_NS_REG__CLK_BRANCH_ENA___S                                          9
#define   QMEMBIST_NS_REG__CLK_BRANCH_ENA__ENABLED                                   0x1
#define   QMEMBIST_NS_REG__CLK_BRANCH_ENA__NOT_ENABLED                               0x0
#define   QMEMBIST_NS_REG___M                                             0x00003E00
#define   QMEMBIST_NS_REG___S                                                          9
#define SBI_NS_REG                                                     (0xA8600094)
#define   SBI_NS_REG__PMIC_SSBI_ROOT_ENA___M                              0x00100000
#define   SBI_NS_REG__PMIC_SSBI_ROOT_ENA___S                                          20
#define   SBI_NS_REG__PMIC_SSBI_ROOT_ENA__ENABLED                                    0x1
#define   SBI_NS_REG__PMIC_SSBI_ROOT_ENA__NOT_ENABLED                                0x0
#define   SBI_NS_REG__PMIC_SSBI_CLK_INV___M                               0x00080000
#define   SBI_NS_REG__PMIC_SSBI_CLK_INV___S                                           19
#define   SBI_NS_REG__PMIC_SSBI_CLK_INV__INVERTED                                    0x1
#define   SBI_NS_REG__PMIC_SSBI_CLK_INV__NOT_INVERTED                                0x0
#define   SBI_NS_REG__PMIC_SSBI_CLK_BRANCH_ENA___M                        0x00040000
#define   SBI_NS_REG__PMIC_SSBI_CLK_BRANCH_ENA___S                                    18
#define   SBI_NS_REG__PMIC_SSBI_CLK_BRANCH_ENA__ENABLED                              0x1
#define   SBI_NS_REG__PMIC_SSBI_CLK_BRANCH_ENA__NOT_ENABLED                          0x0
#define   SBI_NS_REG__RESERVED_BITS17_13___M                              0x0003E000
#define   SBI_NS_REG__RESERVED_BITS17_13___S                                          13
#define   SBI_NS_REG__TX_SSBI_ROOT_ENA___M                                0x00001000
#define   SBI_NS_REG__TX_SSBI_ROOT_ENA___S                                            12
#define   SBI_NS_REG__TX_SSBI_ROOT_ENA__ENABLED                                      0x1
#define   SBI_NS_REG__TX_SSBI_ROOT_ENA__NOT_ENABLED                                  0x0
#define   SBI_NS_REG__TX_SSBI_CLK_INV___M                                 0x00000800
#define   SBI_NS_REG__TX_SSBI_CLK_INV___S                                             11
#define   SBI_NS_REG__TX_SSBI_CLK_INV__INVERTED                                      0x1
#define   SBI_NS_REG__TX_SSBI_CLK_INV__NOT_INVERTED                                  0x0
#define   SBI_NS_REG__TX_SSBI_CLK_BRANCH_ENA___M                          0x00000400
#define   SBI_NS_REG__TX_SSBI_CLK_BRANCH_ENA___S                                      10
#define   SBI_NS_REG__TX_SSBI_CLK_BRANCH_ENA__ENABLED                                0x1
#define   SBI_NS_REG__TX_SSBI_CLK_BRANCH_ENA__NOT_ENABLED                            0x0
#define   SBI_NS_REG__RESERVED_BIT9___M                                   0x00000200
#define   SBI_NS_REG__RESERVED_BIT9___S                                                9
#define   SBI_NS_REG__CODEC_SSBI_ROOT_ENA___M                             0x00000100
#define   SBI_NS_REG__CODEC_SSBI_ROOT_ENA___S                                          8
#define   SBI_NS_REG__CODEC_SSBI_ROOT_ENA__ENABLED                                   0x1
#define   SBI_NS_REG__CODEC_SSBI_ROOT_ENA__NOT_ENABLED                               0x0
#define   SBI_NS_REG__CODEC_SSBI_CLK_INV___M                              0x00000080
#define   SBI_NS_REG__CODEC_SSBI_CLK_INV___S                                           7
#define   SBI_NS_REG__CODEC_SSBI_CLK_INV__INVERTED                                   0x1
#define   SBI_NS_REG__CODEC_SSBI_CLK_INV__NOT_INVERTED                               0x0
#define   SBI_NS_REG__CODEC_SSBI_CLK_BRANCH_ENA___M                       0x00000040
#define   SBI_NS_REG__CODEC_SSBI_CLK_BRANCH_ENA___S                                    6
#define   SBI_NS_REG__CODEC_SSBI_CLK_BRANCH_ENA__ENABLED                             0x1
#define   SBI_NS_REG__CODEC_SSBI_CLK_BRANCH_ENA__NOT_ENABLED                         0x0
#define   SBI_NS_REG__RESERVED_BIT5___M                                   0x00000020
#define   SBI_NS_REG__RESERVED_BIT5___S                                                5
#define   SBI_NS_REG__TX_SBI_ROOT_ENA___M                                 0x00000010
#define   SBI_NS_REG__TX_SBI_ROOT_ENA___S                                              4
#define   SBI_NS_REG__TX_SBI_ROOT_ENA__ENABLED                                       0x1
#define   SBI_NS_REG__TX_SBI_ROOT_ENA__NOT_ENABLED                                   0x0
#define   SBI_NS_REG__TX_SBI_CLK_INV___M                                  0x00000008
#define   SBI_NS_REG__TX_SBI_CLK_INV___S                                               3
#define   SBI_NS_REG__TX_SBI_CLK_INV__INVERTED                                       0x1
#define   SBI_NS_REG__TX_SBI_CLK_INV__NOT_INVERTED                                   0x0
#define   SBI_NS_REG__TX_SBI_CLK_BRANCH_ENA___M                           0x00000004
#define   SBI_NS_REG__TX_SBI_CLK_BRANCH_ENA___S                                        2
#define   SBI_NS_REG__TX_SBI_CLK_BRANCH_ENA__ENABLED                                 0x1
#define   SBI_NS_REG__TX_SBI_CLK_BRANCH_ENA__NOT_ENABLED                             0x0
#define   SBI_NS_REG__TX_SBI_SRC_DIV___M                                  0x00000003
#define   SBI_NS_REG__TX_SBI_SRC_DIV___S                                               0
#define   SBI_NS_REG__TX_SBI_SRC_DIV__DIV_1                                          0x0
#define   SBI_NS_REG__TX_SBI_SRC_DIV__DIV_2                                          0x1
#define   SBI_NS_REG__TX_SBI_SRC_DIV__DIV_3                                          0x2
#define   SBI_NS_REG__TX_SBI_SRC_DIV__DIV_4                                          0x3
#define   SBI_NS_REG___M                                                  0x001FFFFF
#define   SBI_NS_REG___S                                                               0
#define SDAC_MD_REG                                                    (0xA8600098)
#define   SDAC_MD_REG__M_VAL___M                                          0xFFFF0000
#define   SDAC_MD_REG__M_VAL___S                                                      16
#define   SDAC_MD_REG__D_VAL___M                                          0x0000FFFF
#define   SDAC_MD_REG__D_VAL___S                                                       0
#define   SDAC_MD_REG___M                                                 0xFFFFFFFF
#define   SDAC_MD_REG___S                                                              0
#define SDAC_NS_REG                                                    (0xA860009C)
#define   SDAC_NS_REG__SDAC_N_VAL___M                                     0xFFFF0000
#define   SDAC_NS_REG__SDAC_N_VAL___S                                                 16
#define   SDAC_NS_REG__RESERVED_BITS15_13___M                             0x0000E000
#define   SDAC_NS_REG__RESERVED_BITS15_13___S                                         13
#define   SDAC_NS_REG__I2S_CLK_SRC_SEL___M                                0x00001000
#define   SDAC_NS_REG__I2S_CLK_SRC_SEL___S                                            12
#define   SDAC_NS_REG__I2S_CLK_SRC_SEL__SDAC_MCLK_DIV8_SRC                           0x0
#define   SDAC_NS_REG__I2S_CLK_SRC_SEL__AUDIO_BIT_CLKIN                              0x1
#define   SDAC_NS_REG__SDAC_ROOT_ENA___M                                  0x00000800
#define   SDAC_NS_REG__SDAC_ROOT_ENA___S                                              11
#define   SDAC_NS_REG__SDAC_ROOT_ENA__ENABLED                                        0x1
#define   SDAC_NS_REG__SDAC_ROOT_ENA__NOT_ENABLED                                    0x0
#define   SDAC_NS_REG__SDAC_CLK_INV___M                                   0x00000400
#define   SDAC_NS_REG__SDAC_CLK_INV___S                                               10
#define   SDAC_NS_REG__SDAC_CLK_INV__INVERTED                                        0x1
#define   SDAC_NS_REG__SDAC_CLK_INV__NOT_INVERTED                                    0x0
#define   SDAC_NS_REG__SDAC_CLK_BRANCH_ENA___M                            0x00000200
#define   SDAC_NS_REG__SDAC_CLK_BRANCH_ENA___S                                         9
#define   SDAC_NS_REG__SDAC_CLK_BRANCH_ENA__ENABLED                                  0x1
#define   SDAC_NS_REG__SDAC_CLK_BRANCH_ENA__NOT_ENABLED                              0x0
#define   SDAC_NS_REG__MNCNTR_EN___M                                      0x00000100
#define   SDAC_NS_REG__MNCNTR_EN___S                                                   8
#define   SDAC_NS_REG__MNCNTR_EN__ENABLED                                            0x1
#define   SDAC_NS_REG__MNCNTR_EN__NOT_ENABLED                                        0x0
#define   SDAC_NS_REG__MNCNTR_RST___M                                     0x00000080
#define   SDAC_NS_REG__MNCNTR_RST___S                                                  7
#define   SDAC_NS_REG__MNCNTR_RST__INACTIVE                                          0x0
#define   SDAC_NS_REG__MNCNTR_RST__ACTIVE                                            0x1
#define   SDAC_NS_REG__MNCNTR_MODE___M                                    0x00000060
#define   SDAC_NS_REG__MNCNTR_MODE___S                                                 5
#define   SDAC_NS_REG__MNCNTR_MODE__BYPASS                                           0x0
#define   SDAC_NS_REG__MNCNTR_MODE__CLOCK_SWALLOW_MODE                               0x1
#define   SDAC_NS_REG__MNCNTR_MODE__DUAL_EDGE_MODE                                   0x2
#define   SDAC_NS_REG__MNCNTR_MODE__SINGLE_EDGE_MODE                                 0x3
#define   SDAC_NS_REG__PRE_DIV_SEL___M                                    0x00000018
#define   SDAC_NS_REG__PRE_DIV_SEL___S                                                 3
#define   SDAC_NS_REG__PRE_DIV_SEL__BYPASS                                           0x0
#define   SDAC_NS_REG__PRE_DIV_SEL__DIV_2                                            0x1
#define   SDAC_NS_REG__PRE_DIV_SEL__UNDEFINED_ENCODING                               0x2
#define   SDAC_NS_REG__PRE_DIV_SEL__DIV_4                                            0x3
#define   SDAC_NS_REG__SRC_SEL___M                                        0x00000007
#define   SDAC_NS_REG__SRC_SEL___S                                                     0
#define   SDAC_NS_REG__SRC_SEL__TCXO                                                 0x0
#define   SDAC_NS_REG__SRC_SEL__GLOBAL_PLL_SRC                                       0x1
#define   SDAC_NS_REG__SRC_SEL__Q6_PLL_SRC                                           0x2
#define   SDAC_NS_REG__SRC_SEL__SCPLL_AUX_SRC                                        0x3
#define   SDAC_NS_REG__SRC_SEL__MODEM_PLL_AUX_SRC                                    0x4
#define   SDAC_NS_REG__SRC_SEL__PLL4_AUX_SRC                                         0x5
#define   SDAC_NS_REG__SRC_SEL__AUDIO_MASTER_CLKIN                                   0x6
#define   SDAC_NS_REG__SRC_SEL__PLLTEST_CORE_IN                                      0x7
#define   SDAC_NS_REG___M                                                 0xFFFFFFFF
#define   SDAC_NS_REG___S                                                              0
#define SDC1_MD_REG                                                    (0xA86000A0)
#define   SDC1_MD_REG__RESERVED_BITS31_24___M                             0xFF000000
#define   SDC1_MD_REG__RESERVED_BITS31_24___S                                         24
#define   SDC1_MD_REG__M_VAL___M                                          0x00FF0000
#define   SDC1_MD_REG__M_VAL___S                                                      16
#define   SDC1_MD_REG__RESERVED_BITS15_8___M                              0x0000FF00
#define   SDC1_MD_REG__RESERVED_BITS15_8___S                                           8
#define   SDC1_MD_REG__D_VAL___M                                          0x000000FF
#define   SDC1_MD_REG__D_VAL___S                                                       0
#define   SDC1_MD_REG___M                                                 0xFFFFFFFF
#define   SDC1_MD_REG___S                                                              0
#define SDC1_NS_REG                                                    (0xA86000A4)
#define   SDC1_NS_REG__RESERVED_BITS31_24___M                             0xFF000000
#define   SDC1_NS_REG__RESERVED_BITS31_24___S                                         24
#define   SDC1_NS_REG__SDC1_N_VAL___M                                     0x00FF0000
#define   SDC1_NS_REG__SDC1_N_VAL___S                                                 16
#define   SDC1_NS_REG__RESERVED_BITS15_12___M                             0x0000F000
#define   SDC1_NS_REG__RESERVED_BITS15_12___S                                         12
#define   SDC1_NS_REG__SDC1_ROOT_ENA___M                                  0x00000800
#define   SDC1_NS_REG__SDC1_ROOT_ENA___S                                              11
#define   SDC1_NS_REG__SDC1_ROOT_ENA__ENABLED                                        0x1
#define   SDC1_NS_REG__SDC1_ROOT_ENA__NOT_ENABLED                                    0x0
#define   SDC1_NS_REG__SDC1_CLK_INV___M                                   0x00000400
#define   SDC1_NS_REG__SDC1_CLK_INV___S                                               10
#define   SDC1_NS_REG__SDC1_CLK_INV__INVERTED                                        0x1
#define   SDC1_NS_REG__SDC1_CLK_INV__NOT_INVERTED                                    0x0
#define   SDC1_NS_REG__SDC1_CLK_BRANCH_ENA___M                            0x00000200
#define   SDC1_NS_REG__SDC1_CLK_BRANCH_ENA___S                                         9
#define   SDC1_NS_REG__SDC1_CLK_BRANCH_ENA__ENABLED                                  0x1
#define   SDC1_NS_REG__SDC1_CLK_BRANCH_ENA__NOT_ENABLED                              0x0
#define   SDC1_NS_REG__MNCNTR_EN___M                                      0x00000100
#define   SDC1_NS_REG__MNCNTR_EN___S                                                   8
#define   SDC1_NS_REG__MNCNTR_EN__ENABLED                                            0x1
#define   SDC1_NS_REG__MNCNTR_EN__NOT_ENABLED                                        0x0
#define   SDC1_NS_REG__MNCNTR_RST___M                                     0x00000080
#define   SDC1_NS_REG__MNCNTR_RST___S                                                  7
#define   SDC1_NS_REG__MNCNTR_RST__INACTIVE                                          0x0
#define   SDC1_NS_REG__MNCNTR_RST__ACTIVE                                            0x1
#define   SDC1_NS_REG__MNCNTR_MODE___M                                    0x00000060
#define   SDC1_NS_REG__MNCNTR_MODE___S                                                 5
#define   SDC1_NS_REG__MNCNTR_MODE__BYPASS                                           0x0
#define   SDC1_NS_REG__MNCNTR_MODE__CLOCK_SWALLOW_MODE                               0x1
#define   SDC1_NS_REG__MNCNTR_MODE__DUAL_EDGE_MODE                                   0x2
#define   SDC1_NS_REG__MNCNTR_MODE__SINGLE_EDGE_MODE                                 0x3
#define   SDC1_NS_REG__PRE_DIV_SEL___M                                    0x00000018
#define   SDC1_NS_REG__PRE_DIV_SEL___S                                                 3
#define   SDC1_NS_REG__PRE_DIV_SEL__BYPASS                                           0x0
#define   SDC1_NS_REG__PRE_DIV_SEL__DIV_2                                            0x1
#define   SDC1_NS_REG__PRE_DIV_SEL__UNDEFINED_ENCODING                               0x2
#define   SDC1_NS_REG__PRE_DIV_SEL__DIV_4                                            0x3
#define   SDC1_NS_REG__SRC_SEL___M                                        0x00000007
#define   SDC1_NS_REG__SRC_SEL___S                                                     0
#define   SDC1_NS_REG__SRC_SEL__TCXO                                                 0x0
#define   SDC1_NS_REG__SRC_SEL__GLOBAL_PLL_SRC                                       0x1
#define   SDC1_NS_REG__SRC_SEL__Q6_PLL_SRC                                           0x2
#define   SDC1_NS_REG__SRC_SEL__SCPLL_AUX_SRC                                        0x3
#define   SDC1_NS_REG__SRC_SEL__MODEM_PLL_AUX_SRC                                    0x4
#define   SDC1_NS_REG__SRC_SEL__PLL4_AUX_SRC                                         0x5
#define   SDC1_NS_REG__SRC_SEL__PLL5_AUX_SRC                                         0x6
#define   SDC1_NS_REG__SRC_SEL__PLLTEST_CORE_IN                                      0x7
#define   SDC1_NS_REG___M                                                 0xFFFFFFFF
#define   SDC1_NS_REG___S                                                              0
#define SDC2_MD_REG                                                    (0xA86000A8)
#define   SDC2_MD_REG__RESERVED_BITS31_24___M                             0xFF000000
#define   SDC2_MD_REG__RESERVED_BITS31_24___S                                         24
#define   SDC2_MD_REG__M_VAL___M                                          0x00FF0000
#define   SDC2_MD_REG__M_VAL___S                                                      16
#define   SDC2_MD_REG__RESERVED_BITS15_8___M                              0x0000FF00
#define   SDC2_MD_REG__RESERVED_BITS15_8___S                                           8
#define   SDC2_MD_REG__D_VAL___M                                          0x000000FF
#define   SDC2_MD_REG__D_VAL___S                                                       0
#define   SDC2_MD_REG___M                                                 0xFFFFFFFF
#define   SDC2_MD_REG___S                                                              0
#define SDC2_NS_REG                                                    (0xA86000AC)
#define   SDC2_NS_REG__RESERVED_BITS31_24___M                             0xFF000000
#define   SDC2_NS_REG__RESERVED_BITS31_24___S                                         24
#define   SDC2_NS_REG__SDC2_N_VAL___M                                     0x00FF0000
#define   SDC2_NS_REG__SDC2_N_VAL___S                                                 16
#define   SDC2_NS_REG__RESERVED_BITS15_13___M                             0x0000E000
#define   SDC2_NS_REG__RESERVED_BITS15_13___S                                         13
#define   SDC2_NS_REG__SDC2_M_CLK_SRC_SEL___M                             0x00001000
#define   SDC2_NS_REG__SDC2_M_CLK_SRC_SEL___S                                         12
#define   SDC2_NS_REG__SDC2_ROOT_ENA___M                                  0x00000800
#define   SDC2_NS_REG__SDC2_ROOT_ENA___S                                              11
#define   SDC2_NS_REG__SDC2_ROOT_ENA__ENABLED                                        0x1
#define   SDC2_NS_REG__SDC2_ROOT_ENA__NOT_ENABLED                                    0x0
#define   SDC2_NS_REG__SDC2_CLK_INV___M                                   0x00000400
#define   SDC2_NS_REG__SDC2_CLK_INV___S                                               10
#define   SDC2_NS_REG__SDC2_CLK_INV__INVERTED                                        0x1
#define   SDC2_NS_REG__SDC2_CLK_INV__NOT_INVERTED                                    0x0
#define   SDC2_NS_REG__SDC2_CLK_BRANCH_ENA___M                            0x00000200
#define   SDC2_NS_REG__SDC2_CLK_BRANCH_ENA___S                                         9
#define   SDC2_NS_REG__SDC2_CLK_BRANCH_ENA__ENABLED                                  0x1
#define   SDC2_NS_REG__SDC2_CLK_BRANCH_ENA__NOT_ENABLED                              0x0
#define   SDC2_NS_REG__MNCNTR_EN___M                                      0x00000100
#define   SDC2_NS_REG__MNCNTR_EN___S                                                   8
#define   SDC2_NS_REG__MNCNTR_EN__ENABLED                                            0x1
#define   SDC2_NS_REG__MNCNTR_EN__NOT_ENABLED                                        0x0
#define   SDC2_NS_REG__MNCNTR_RST___M                                     0x00000080
#define   SDC2_NS_REG__MNCNTR_RST___S                                                  7
#define   SDC2_NS_REG__MNCNTR_RST__INACTIVE                                          0x0
#define   SDC2_NS_REG__MNCNTR_RST__ACTIVE                                            0x1
#define   SDC2_NS_REG__MNCNTR_MODE___M                                    0x00000060
#define   SDC2_NS_REG__MNCNTR_MODE___S                                                 5
#define   SDC2_NS_REG__MNCNTR_MODE__BYPASS                                           0x0
#define   SDC2_NS_REG__MNCNTR_MODE__CLOCK_SWALLOW_MODE                               0x1
#define   SDC2_NS_REG__MNCNTR_MODE__DUAL_EDGE_MODE                                   0x2
#define   SDC2_NS_REG__MNCNTR_MODE__SINGLE_EDGE_MODE                                 0x3
#define   SDC2_NS_REG__PRE_DIV_SEL___M                                    0x00000018
#define   SDC2_NS_REG__PRE_DIV_SEL___S                                                 3
#define   SDC2_NS_REG__PRE_DIV_SEL__BYPASS                                           0x0
#define   SDC2_NS_REG__PRE_DIV_SEL__DIV_2                                            0x1
#define   SDC2_NS_REG__PRE_DIV_SEL__UNDEFINED_ENCODING                               0x2
#define   SDC2_NS_REG__PRE_DIV_SEL__DIV_4                                            0x3
#define   SDC2_NS_REG__SRC_SEL___M                                        0x00000007
#define   SDC2_NS_REG__SRC_SEL___S                                                     0
#define   SDC2_NS_REG__SRC_SEL__TCXO                                                 0x0
#define   SDC2_NS_REG__SRC_SEL__GLOBAL_PLL_SRC                                       0x1
#define   SDC2_NS_REG__SRC_SEL__Q6_PLL_SRC                                           0x2
#define   SDC2_NS_REG__SRC_SEL__SCPLL_AUX_SRC                                        0x3
#define   SDC2_NS_REG__SRC_SEL__MODEM_PLL_AUX_SRC                                    0x4
#define   SDC2_NS_REG__SRC_SEL__PLL4_AUX_SRC                                         0x5
#define   SDC2_NS_REG__SRC_SEL__PLL5_AUX_SRC                                         0x6
#define   SDC2_NS_REG__SRC_SEL__PLLTEST_CORE_IN                                      0x7
#define   SDC2_NS_REG___M                                                 0xFFFFFFFF
#define   SDC2_NS_REG___S                                                              0
#define TLMM_NS_REG                                                    (0xA86000B0)
#define   TLMM_NS_REG__TLMM_ROOT_ENA___M                                  0x00000800
#define   TLMM_NS_REG__TLMM_ROOT_ENA___S                                              11
#define   TLMM_NS_REG__TLMM_ROOT_ENA__ENABLED                                        0x1
#define   TLMM_NS_REG__TLMM_ROOT_ENA__NOT_ENABLED                                    0x0
#define   TLMM_NS_REG__TLMM_CLK_INV___M                                   0x00000400
#define   TLMM_NS_REG__TLMM_CLK_INV___S                                               10
#define   TLMM_NS_REG__TLMM_CLK_INV__INVERTED                                        0x1
#define   TLMM_NS_REG__TLMM_CLK_INV__NOT_INVERTED                                    0x0
#define   TLMM_NS_REG__TLMM_CLK_BRANCH_ENA___M                            0x00000200
#define   TLMM_NS_REG__TLMM_CLK_BRANCH_ENA___S                                         9
#define   TLMM_NS_REG__TLMM_CLK_BRANCH_ENA__ENABLED                                  0x1
#define   TLMM_NS_REG__TLMM_CLK_BRANCH_ENA__NOT_ENABLED                              0x0
#define   TLMM_NS_REG___M                                                 0x00000E00
#define   TLMM_NS_REG___S                                                              9
#define TSIF_NS_REG                                                    (0xA86000B4)
#define   TSIF_NS_REG__TSIF_REF_ROOT_ENA___M                              0x00000800
#define   TSIF_NS_REG__TSIF_REF_ROOT_ENA___S                                          11
#define   TSIF_NS_REG__TSIF_REF_ROOT_ENA__ENABLED                                    0x1
#define   TSIF_NS_REG__TSIF_REF_ROOT_ENA__NOT_ENABLED                                0x0
#define   TSIF_NS_REG__TSIF_REF_CLK_INV___M                               0x00000400
#define   TSIF_NS_REG__TSIF_REF_CLK_INV___S                                           10
#define   TSIF_NS_REG__TSIF_REF_CLK_INV__INVERTED                                    0x1
#define   TSIF_NS_REG__TSIF_REF_CLK_INV__NOT_INVERTED                                0x0
#define   TSIF_NS_REG__TSIF_REF_CLK_BRANCH_ENA___M                        0x00000200
#define   TSIF_NS_REG__TSIF_REF_CLK_BRANCH_ENA___S                                     9
#define   TSIF_NS_REG__TSIF_REF_CLK_BRANCH_ENA__ENABLED                              0x1
#define   TSIF_NS_REG__TSIF_REF_CLK_BRANCH_ENA__NOT_ENABLED                          0x0
#define   TSIF_NS_REG__TSIF_ROOT_ENA___M                                  0x00000100
#define   TSIF_NS_REG__TSIF_ROOT_ENA___S                                               8
#define   TSIF_NS_REG__TSIF_ROOT_ENA__ENABLED                                        0x1
#define   TSIF_NS_REG__TSIF_ROOT_ENA__NOT_ENABLED                                    0x0
#define   TSIF_NS_REG__TSIF_CLK_INV___M                                   0x00000080
#define   TSIF_NS_REG__TSIF_CLK_INV___S                                                7
#define   TSIF_NS_REG__TSIF_CLK_INV__INVERTED                                        0x1
#define   TSIF_NS_REG__TSIF_CLK_INV__NOT_INVERTED                                    0x0
#define   TSIF_NS_REG__TSIF_CLK_BRANCH_ENA___M                            0x00000040
#define   TSIF_NS_REG__TSIF_CLK_BRANCH_ENA___S                                         6
#define   TSIF_NS_REG__TSIF_CLK_BRANCH_ENA__ENABLED                                  0x1
#define   TSIF_NS_REG__TSIF_CLK_BRANCH_ENA__NOT_ENABLED                              0x0
#define   TSIF_NS_REG___M                                                 0x00000FC0
#define   TSIF_NS_REG___S                                                              6
#define TV_MD_REG                                                      (0xA86000B8)
#define   TV_MD_REG__M_VAL___M                                            0xFFFF0000
#define   TV_MD_REG__M_VAL___S                                                        16
#define   TV_MD_REG__D_VAL___M                                            0x0000FFFF
#define   TV_MD_REG__D_VAL___S                                                         0
#define   TV_MD_REG___M                                                   0xFFFFFFFF
#define   TV_MD_REG___S                                                                0
#define TV_NS_REG                                                      (0xA86000BC)
#define   TV_NS_REG__TV_N_VAL___M                                         0xFFFF0000
#define   TV_NS_REG__TV_N_VAL___S                                                     16
#define   TV_NS_REG__RESERVED_BITS15_4___M                                0x0000C000
#define   TV_NS_REG__RESERVED_BITS15_4___S                                            14
#define   TV_NS_REG__TV_DAC_CLK_INV___M                                   0x00002000
#define   TV_NS_REG__TV_DAC_CLK_INV___S                                               13
#define   TV_NS_REG__TV_DAC_CLK_INV__INVERTED                                        0x1
#define   TV_NS_REG__TV_DAC_CLK_INV__NOT_INVERTED                                    0x0
#define   TV_NS_REG__TV_DAC_CLK_BRANCH_ENA___M                            0x00001000
#define   TV_NS_REG__TV_DAC_CLK_BRANCH_ENA___S                                        12
#define   TV_NS_REG__TV_DAC_CLK_BRANCH_ENA__ENABLED                                  0x1
#define   TV_NS_REG__TV_DAC_CLK_BRANCH_ENA__NOT_ENABLED                              0x0
#define   TV_NS_REG__TV_ROOT_ENA___M                                      0x00000800
#define   TV_NS_REG__TV_ROOT_ENA___S                                                  11
#define   TV_NS_REG__TV_ROOT_ENA__ENABLED                                            0x1
#define   TV_NS_REG__TV_ROOT_ENA__NOT_ENABLED                                        0x0
#define   TV_NS_REG__TV_ENC_CLK_INV___M                                   0x00000400
#define   TV_NS_REG__TV_ENC_CLK_INV___S                                               10
#define   TV_NS_REG__TV_ENC_CLK_INV__INVERTED                                        0x1
#define   TV_NS_REG__TV_ENC_CLK_INV__NOT_INVERTED                                    0x0
#define   TV_NS_REG__TV_ENC_CLK_BRANCH_ENA___M                            0x00000200
#define   TV_NS_REG__TV_ENC_CLK_BRANCH_ENA___S                                         9
#define   TV_NS_REG__TV_ENC_CLK_BRANCH_ENA__ENABLED                                  0x1
#define   TV_NS_REG__TV_ENC_CLK_BRANCH_ENA__NOT_ENABLED                              0x0
#define   TV_NS_REG__MNCNTR_EN___M                                        0x00000100
#define   TV_NS_REG__MNCNTR_EN___S                                                     8
#define   TV_NS_REG__MNCNTR_EN__ENABLED                                              0x1
#define   TV_NS_REG__MNCNTR_EN__NOT_ENABLED                                          0x0
#define   TV_NS_REG__MNCNTR_RST___M                                       0x00000080
#define   TV_NS_REG__MNCNTR_RST___S                                                    7
#define   TV_NS_REG__MNCNTR_RST__INACTIVE                                            0x0
#define   TV_NS_REG__MNCNTR_RST__ACTIVE                                              0x1
#define   TV_NS_REG__MNCNTR_MODE___M                                      0x00000060
#define   TV_NS_REG__MNCNTR_MODE___S                                                   5
#define   TV_NS_REG__MNCNTR_MODE__BYPASS                                             0x0
#define   TV_NS_REG__MNCNTR_MODE__CLOCK_SWALLOW_MODE                                 0x1
#define   TV_NS_REG__MNCNTR_MODE__DUAL_EDGE_MODE                                     0x2
#define   TV_NS_REG__MNCNTR_MODE__SINGLE_EDGE_MODE                                   0x3
#define   TV_NS_REG__PRE_DIV_SEL___M                                      0x00000018
#define   TV_NS_REG__PRE_DIV_SEL___S                                                   3
#define   TV_NS_REG__PRE_DIV_SEL__BYPASS                                             0x0
#define   TV_NS_REG__PRE_DIV_SEL__DIV_2                                              0x1
#define   TV_NS_REG__PRE_DIV_SEL__UNDEFINED_ENCODING                                 0x2
#define   TV_NS_REG__PRE_DIV_SEL__DIV_4                                              0x3
#define   TV_NS_REG__SRC_SEL___M                                          0x00000007
#define   TV_NS_REG__SRC_SEL___S                                                       0
#define   TV_NS_REG__SRC_SEL__TCXO                                                   0x0
#define   TV_NS_REG__SRC_SEL__GLOBAL_PLL_SRC                                         0x1
#define   TV_NS_REG__SRC_SEL__Q6_PLL_SRC                                             0x2
#define   TV_NS_REG__SRC_SEL__SCPLL_AUX_SRC                                          0x3
#define   TV_NS_REG__SRC_SEL__MODEM_PLL_AUX_SRC                                      0x4
#define   TV_NS_REG__SRC_SEL__PLL4_AUX_SRC                                           0x5
#define   TV_NS_REG__SRC_SEL__PLL5_AUX_SRC                                           0x6
#define   TV_NS_REG__SRC_SEL__PLLTEST_CORE_IN                                        0x7
#define   TV_NS_REG___M                                                   0xFFFFFFFF
#define   TV_NS_REG___S                                                                0
#define UART_NS_REG                                                    (0xA86000C0)
#define   UART_NS_REG__RESERVED_BITS31_27___M                             0xF8000000
#define   UART_NS_REG__RESERVED_BITS31_27___S                                         27
#define   UART_NS_REG__TCXO5_SRC_EN___M                                   0x04000000
#define   UART_NS_REG__TCXO5_SRC_EN___S                                               26
#define   UART_NS_REG__TCXO5_SRC_EN__ENABLED                                         0x1
#define   UART_NS_REG__TCXO5_SRC_EN__NOT_ENABLED                                     0x0
#define   UART_NS_REG__TCXO6_SRC_EN___M                                   0x02000000
#define   UART_NS_REG__TCXO6_SRC_EN___S                                               25
#define   UART_NS_REG__TCXO6_SRC_EN__ENABLED                                         0x1
#define   UART_NS_REG__TCXO6_SRC_EN__NOT_ENABLED                                     0x0
#define   UART_NS_REG__RESERVED_BITS24_18___M                             0x01FC0000
#define   UART_NS_REG__RESERVED_BITS24_18___S                                         18
#define   UART_NS_REG__UART3_CLK_BRANCH_ENA___M                           0x00020000
#define   UART_NS_REG__UART3_CLK_BRANCH_ENA___S                                       17
#define   UART_NS_REG__UART3_CLK_BRANCH_ENA__ENABLED                                 0x1
#define   UART_NS_REG__UART3_CLK_BRANCH_ENA__NOT_ENABLED                             0x0
#define   UART_NS_REG__UART3_ROOT_ENA___M                                 0x00010000
#define   UART_NS_REG__UART3_ROOT_ENA___S                                             16
#define   UART_NS_REG__UART3_ROOT_ENA__ENABLED                                       0x1
#define   UART_NS_REG__UART3_ROOT_ENA__NOT_ENABLED                                   0x0
#define   UART_NS_REG__UART3_CLK_INV___M                                  0x00008000
#define   UART_NS_REG__UART3_CLK_INV___S                                              15
#define   UART_NS_REG__UART3_CLK_INV__INVERTED                                       0x1
#define   UART_NS_REG__UART3_CLK_INV__NOT_INVERTED                                   0x0
#define   UART_NS_REG__UART3_SRC_SEL___M                                  0x00007000
#define   UART_NS_REG__UART3_SRC_SEL___S                                              12
#define   UART_NS_REG__UART3_SRC_SEL__TCXO_CORE_IN                                   0x0
#define   UART_NS_REG__UART3_SRC_SEL__TCX04                                          0x1
#define   UART_NS_REG__UART3_SRC_SEL__CORE_PI_SLEEP_CLK                              0x2
#define   UART_NS_REG__UART3_SRC_SEL__TLMM_UART_EXT_CLK                              0x3
#define   UART_NS_REG__UART3_SRC_SEL__TCXO_DIV6                                      0x4
#define   UART_NS_REG__UART3_SRC_SEL__TCXO_DIV5                                      0x5
#define   UART_NS_REG__UART3_SRC_SEL__TCXO_DIV5Z                                     0x6
#define   UART_NS_REG__UART3_SRC_SEL__TCXO_DIV3                                      0x7
#define   UART_NS_REG__UART2_CLK_BRANCH_ENA___M                           0x00000800
#define   UART_NS_REG__UART2_CLK_BRANCH_ENA___S                                       11
#define   UART_NS_REG__UART2_CLK_BRANCH_ENA__ENABLED                                 0x1
#define   UART_NS_REG__UART2_CLK_BRANCH_ENA__NOT_ENABLED                             0x0
#define   UART_NS_REG__UART2_ROOT_ENA___M                                 0x00000400
#define   UART_NS_REG__UART2_ROOT_ENA___S                                             10
#define   UART_NS_REG__UART2_ROOT_ENA__ENABLED                                       0x1
#define   UART_NS_REG__UART2_ROOT_ENA__NOT_ENABLED                                   0x0
#define   UART_NS_REG__UART2_CLK_INV___M                                  0x00000200
#define   UART_NS_REG__UART2_CLK_INV___S                                               9
#define   UART_NS_REG__UART2_CLK_INV__INVERTED                                       0x1
#define   UART_NS_REG__UART2_CLK_INV__NOT_INVERTED                                   0x0
#define   UART_NS_REG__UART2_SRC_SEL___M                                  0x000001C0
#define   UART_NS_REG__UART2_SRC_SEL___S                                               6
#define   UART_NS_REG__UART2_SRC_SEL__TCXO_CORE_IN                                   0x0
#define   UART_NS_REG__UART2_SRC_SEL__TCX04                                          0x1
#define   UART_NS_REG__UART2_SRC_SEL__CORE_PI_SLEEP_CLK                              0x2
#define   UART_NS_REG__UART2_SRC_SEL__TLMM_UART_EXT_CLK                              0x3
#define   UART_NS_REG__UART2_SRC_SEL__TCXO_DIV6                                      0x4
#define   UART_NS_REG__UART2_SRC_SEL__TCXO_DIV5                                      0x5
#define   UART_NS_REG__UART2_SRC_SEL__TCXO_DIV5Z                                     0x6
#define   UART_NS_REG__UART2_SRC_SEL__TCXO_DIV3                                      0x7
#define   UART_NS_REG__UART1_CLK_BRANCH_ENA___M                           0x00000020
#define   UART_NS_REG__UART1_CLK_BRANCH_ENA___S                                        5
#define   UART_NS_REG__UART1_CLK_BRANCH_ENA__ENABLED                                 0x1
#define   UART_NS_REG__UART1_CLK_BRANCH_ENA__NOT_ENABLED                             0x0
#define   UART_NS_REG__UART1_ROOT_ENA___M                                 0x00000010
#define   UART_NS_REG__UART1_ROOT_ENA___S                                              4
#define   UART_NS_REG__UART1_ROOT_ENA__ENABLED                                       0x1
#define   UART_NS_REG__UART1_ROOT_ENA__NOT_ENABLED                                   0x0
#define   UART_NS_REG__UART1_CLK_INV___M                                  0x00000008
#define   UART_NS_REG__UART1_CLK_INV___S                                               3
#define   UART_NS_REG__UART1_CLK_INV__INVERTED                                       0x1
#define   UART_NS_REG__UART1_CLK_INV__NOT_INVERTED                                   0x0
#define   UART_NS_REG__UART1_SRC_SEL___M                                  0x00000007
#define   UART_NS_REG__UART1_SRC_SEL___S                                               0
#define   UART_NS_REG__UART1_SRC_SEL__TCXO_CORE_IN                                   0x0
#define   UART_NS_REG__UART1_SRC_SEL__TCX04                                          0x1
#define   UART_NS_REG__UART1_SRC_SEL__CORE_PI_SLEEP_CLK                              0x2
#define   UART_NS_REG__UART1_SRC_SEL__TLMM_UART_EXT_CLK                              0x3
#define   UART_NS_REG__UART1_SRC_SEL__TCXO_DIV6                                      0x4
#define   UART_NS_REG__UART1_SRC_SEL__TCXO_DIV5                                      0x5
#define   UART_NS_REG__UART1_SRC_SEL__TCXO_DIV5Z                                     0x6
#define   UART_NS_REG__UART1_SRC_SEL__TCXO_DIV3                                      0x7
#define   UART_NS_REG___M                                                 0xFFFFFFFF
#define   UART_NS_REG___S                                                              0
#define VCODEC_MD_REG                                                  (0xA86000C8)
#define   VCODEC_MD_REG__RESERVED_BITS31_24___M                           0xFF000000
#define   VCODEC_MD_REG__RESERVED_BITS31_24___S                                       24
#define   VCODEC_MD_REG__M_VAL___M                                        0x00FF0000
#define   VCODEC_MD_REG__M_VAL___S                                                    16
#define   VCODEC_MD_REG__RESERVED_BITS15_8___M                            0x0000FF00
#define   VCODEC_MD_REG__RESERVED_BITS15_8___S                                         8
#define   VCODEC_MD_REG__D_VAL___M                                        0x000000FF
#define   VCODEC_MD_REG__D_VAL___S                                                     0
#define   VCODEC_MD_REG___M                                               0xFFFFFFFF
#define   VCODEC_MD_REG___S                                                            0
#define VCODEC_NS_REG                                                  (0xA86000CC)
#define   VCODEC_NS_REG__RESERVED_BITS31_24___M                           0xFF000000
#define   VCODEC_NS_REG__RESERVED_BITS31_24___S                                       24
#define   VCODEC_NS_REG__VCODEC_N_VAL___M                                 0x00FF0000
#define   VCODEC_NS_REG__VCODEC_N_VAL___S                                             16
#define   VCODEC_NS_REG__RESERVED_BIT15___M                               0x00008000
#define   VCODEC_NS_REG__RESERVED_BIT15___S                                           15
#define   VCODEC_NS_REG__VENC_ROOT_ENA___M                                0x00004000
#define   VCODEC_NS_REG__VENC_ROOT_ENA___S                                            14
#define   VCODEC_NS_REG__VENC_ROOT_ENA__ENABLED                                      0x1
#define   VCODEC_NS_REG__VENC_ROOT_ENA__NOT_ENABLED                                  0x0
#define   VCODEC_NS_REG__VENC_CLK_INV___M                                 0x00002000
#define   VCODEC_NS_REG__VENC_CLK_INV___S                                             13
#define   VCODEC_NS_REG__VENC_CLK_INV__INVERTED                                      0x1
#define   VCODEC_NS_REG__VENC_CLK_INV__NOT_INVERTED                                  0x0
#define   VCODEC_NS_REG__VENC_CLK_BRANCH_ENA___M                          0x00001000
#define   VCODEC_NS_REG__VENC_CLK_BRANCH_ENA___S                                      12
#define   VCODEC_NS_REG__VENC_CLK_BRANCH_ENA__ENABLED                                0x1
#define   VCODEC_NS_REG__VENC_CLK_BRANCH_ENA__NOT_ENABLED                            0x0
#define   VCODEC_NS_REG__VDEC_ROOT_ENA___M                                0x00000800
#define   VCODEC_NS_REG__VDEC_ROOT_ENA___S                                            11
#define   VCODEC_NS_REG__VDEC_ROOT_ENA__ENABLED                                      0x1
#define   VCODEC_NS_REG__VDEC_ROOT_ENA__NOT_ENABLED                                  0x0
#define   VCODEC_NS_REG__VDEC_CLK_INV___M                                 0x00000400
#define   VCODEC_NS_REG__VDEC_CLK_INV___S                                             10
#define   VCODEC_NS_REG__VDEC_CLK_INV__INVERTED                                      0x1
#define   VCODEC_NS_REG__VDEC_CLK_INV__NOT_INVERTED                                  0x0
#define   VCODEC_NS_REG__VDEC_CLK_BRANCH_ENA___M                          0x00000200
#define   VCODEC_NS_REG__VDEC_CLK_BRANCH_ENA___S                                       9
#define   VCODEC_NS_REG__VDEC_CLK_BRANCH_ENA__ENABLED                                0x1
#define   VCODEC_NS_REG__VDEC_CLK_BRANCH_ENA__NOT_ENABLED                            0x0
#define   VCODEC_NS_REG__MNCNTR_EN___M                                    0x00000100
#define   VCODEC_NS_REG__MNCNTR_EN___S                                                 8
#define   VCODEC_NS_REG__MNCNTR_EN__ENABLED                                          0x1
#define   VCODEC_NS_REG__MNCNTR_EN__NOT_ENABLED                                      0x0
#define   VCODEC_NS_REG__MNCNTR_RST___M                                   0x00000080
#define   VCODEC_NS_REG__MNCNTR_RST___S                                                7
#define   VCODEC_NS_REG__MNCNTR_RST__INACTIVE                                        0x0
#define   VCODEC_NS_REG__MNCNTR_RST__ACTIVE                                          0x1
#define   VCODEC_NS_REG__MNCNTR_MODE___M                                  0x00000060
#define   VCODEC_NS_REG__MNCNTR_MODE___S                                               5
#define   VCODEC_NS_REG__MNCNTR_MODE__BYPASS                                         0x0
#define   VCODEC_NS_REG__MNCNTR_MODE__CLOCK_SWALLOW_MODE                             0x1
#define   VCODEC_NS_REG__MNCNTR_MODE__DUAL_EDGE_MODE                                 0x2
#define   VCODEC_NS_REG__MNCNTR_MODE__SINGLE_EDGE_MODE                               0x3
#define   VCODEC_NS_REG__PRE_DIV_SEL___M                                  0x00000018
#define   VCODEC_NS_REG__PRE_DIV_SEL___S                                               3
#define   VCODEC_NS_REG__PRE_DIV_SEL__BYPASS                                         0x0
#define   VCODEC_NS_REG__PRE_DIV_SEL__DIV_2                                          0x1
#define   VCODEC_NS_REG__PRE_DIV_SEL__UNDEFINED_ENCODING                             0x2
#define   VCODEC_NS_REG__PRE_DIV_SEL__DIV_4                                          0x3
#define   VCODEC_NS_REG__SRC_SEL___M                                      0x00000007
#define   VCODEC_NS_REG__SRC_SEL___S                                                   0
#define   VCODEC_NS_REG__SRC_SEL__TCXO                                               0x0
#define   VCODEC_NS_REG__SRC_SEL__GLOBAL_PLL_SRC                                     0x1
#define   VCODEC_NS_REG__SRC_SEL__Q6_PLL_SRC                                         0x2
#define   VCODEC_NS_REG__SRC_SEL__SCPLL_AUX_SRC                                      0x3
#define   VCODEC_NS_REG__SRC_SEL__MODEM_PLL_AUX_SRC                                  0x4
#define   VCODEC_NS_REG__SRC_SEL__PLL4_AUX_SRC                                       0x5
#define   VCODEC_NS_REG__SRC_SEL__PLL5_AUX_SRC                                       0x6
#define   VCODEC_NS_REG__SRC_SEL__PLLTEST_CORE_IN                                    0x7
#define   VCODEC_NS_REG___M                                               0xFFFFFFFF
#define   VCODEC_NS_REG___S                                                            0
#define MSM_CLK_RINGOSC                                                (0xA86000D0)
#define   MSM_CLK_RINGOSC__RING_OSC_EN___M                                0x003FF000
#define   MSM_CLK_RINGOSC__RING_OSC_EN___S                                            12
#define   MSM_CLK_RINGOSC__RO_ROOT_ENA___M                                0x00000800
#define   MSM_CLK_RINGOSC__RO_ROOT_ENA___S                                            11
#define   MSM_CLK_RINGOSC__RO_ROOT_ENA__ENABLED                                      0x1
#define   MSM_CLK_RINGOSC__RO_ROOT_ENA__NOT_ENABLED                                  0x0
#define   MSM_CLK_RINGOSC__RO_CLK_INV___M                                 0x00000400
#define   MSM_CLK_RINGOSC__RO_CLK_INV___S                                             10
#define   MSM_CLK_RINGOSC__RO_CLK_INV__INVERTED                                      0x1
#define   MSM_CLK_RINGOSC__RO_CLK_INV__NOT_INVERTED                                  0x0
#define   MSM_CLK_RINGOSC__RO_CLK_BRANCH_ENA___M                          0x00000200
#define   MSM_CLK_RINGOSC__RO_CLK_BRANCH_ENA___S                                       9
#define   MSM_CLK_RINGOSC__RO_CLK_BRANCH_ENA__ENABLED                                0x1
#define   MSM_CLK_RINGOSC__RO_CLK_BRANCH_ENA__NOT_ENABLED                            0x0
#define   MSM_CLK_RINGOSC__RESERVED_BIT8___M                              0x00000100
#define   MSM_CLK_RINGOSC__RESERVED_BIT8___S                                           8
#define   MSM_CLK_RINGOSC__RING_OSC_DIV_SEL___M                           0x000000C0
#define   MSM_CLK_RINGOSC__RING_OSC_DIV_SEL___S                                        6
#define   MSM_CLK_RINGOSC__RING_OSC_DIV_SEL__DIVIDE_BY_1                             0x0
#define   MSM_CLK_RINGOSC__RING_OSC_DIV_SEL__DIVIDE_BY_2                             0x1
#define   MSM_CLK_RINGOSC__RING_OSC_DIV_SEL__DIVIDE_BY_3                             0x2
#define   MSM_CLK_RINGOSC__RING_OSC_DIV_SEL__DIVIDE_BY_4                             0x3
#define   MSM_CLK_RINGOSC__RESERVED_BITS5_4___M                           0x00000030
#define   MSM_CLK_RINGOSC__RESERVED_BITS5_4___S                                        4
#define   MSM_CLK_RINGOSC__RING_OSC_SEL___M                               0x0000000F
#define   MSM_CLK_RINGOSC__RING_OSC_SEL___S                                            0
#define   MSM_CLK_RINGOSC__RING_OSC_SEL__NORMAL_THRESHOLD_FOOTSWITCHED_RO_IN_CENT    0x0
#define   MSM_CLK_RINGOSC__RING_OSC_SEL__LOW_THRESHOLD_FOOTSWITCHED_RO_IN_CENTER     0x1
#define   MSM_CLK_RINGOSC__RING_OSC_SEL__HIGH_THRESHOLD_RO_IN_CENTER                 0x2
#define   MSM_CLK_RINGOSC__RING_OSC_SEL__HIGH_THRESHOLD_RO_IN_UPPER_LEFT             0x3
#define   MSM_CLK_RINGOSC__RING_OSC_SEL__HIGH_THRESHOLD_RO_IN_UPPER_RIGHT            0x4
#define   MSM_CLK_RINGOSC__RING_OSC_SEL__HIGH_THRESHOLD_RO_IN_LOWER_LEFT             0x5
#define   MSM_CLK_RINGOSC__RING_OSC_SEL__HIGH_THRESHOLD_WIRE_DOMINANT_RO_IN_CENTE    0x6
#define   MSM_CLK_RINGOSC__RING_OSC_SEL__HIGH_THRESHOLD_WIRE_DOMINANT_RO_IN_UPPER    0x7
//#define   MSM_CLK_RINGOSC__RING_OSC_SEL__HIGH_THRESHOLD_WIRE_DOMINANT_RO_IN_UPPER    0x8
#define   MSM_CLK_RINGOSC__RING_OSC_SEL__HIGH_THRESHOLD_WIRE_DOMINANT_RO_IN_LOWER    0x9
#define   MSM_CLK_RINGOSC__RING_OSC_SEL__NOT_USED                                    0xA
#define   MSM_CLK_RINGOSC__RING_OSC_SEL__NOT_USEDZ                                   0xB
#define   MSM_CLK_RINGOSC__RING_OSC_SEL__NOT_USEDZZ                                  0xC
#define   MSM_CLK_RINGOSC__RING_OSC_SEL__NOT_USEDZZZ                                 0xD
#define   MSM_CLK_RINGOSC__RING_OSC_SEL__SCORPION_LOW_THRESHOLD_RO                   0xE
#define   MSM_CLK_RINGOSC__RING_OSC_SEL__SCORPION_NORMAL_THRESHOLD_RO                0xF
#define   MSM_CLK_RINGOSC___M                                             0x003FFFFF
#define   MSM_CLK_RINGOSC___S                                                          0
#define TCXO_CNT                                                       (0xA86000D4)
#define   TCXO_CNT__TCXO_TERM_CNT___M                                     0x000FFFFF
#define   TCXO_CNT__TCXO_TERM_CNT___S                                                  0
#define   TCXO_CNT___M                                                    0x000FFFFF
#define   TCXO_CNT___S                                                                 0
#define TCXO_CNT_DONE                                                  (0xA86000D8)
#define   TCXO_CNT_DONE__TCXO_CNT_DONE___M                                0x00000001
#define   TCXO_CNT_DONE__TCXO_CNT_DONE___S                                             0
#define   TCXO_CNT_DONE___M                                               0x00000001
#define   TCXO_CNT_DONE___S                                                            0
#define RINGOSC_CNT                                                    (0xA86000DC)
#define   RINGOSC_CNT__RINGOSC_CNT___M                                    0x01FFFFFF
#define   RINGOSC_CNT__RINGOSC_CNT___S                                                 0
#define   RINGOSC_CNT___M                                                 0x01FFFFFF
#define   RINGOSC_CNT___S                                                              0
#define MARM_FS                                                        (0xA86000E0)
#define   MARM_FS__RESERVED_BITS31_27___M                                 0xF8000000
#define   MARM_FS__RESERVED_BITS31_27___S                                             27
#define   MARM_FS__MAHB0_FS_ON___M                                        0x02000000
#define   MARM_FS__MAHB0_FS_ON___S                                                    25
#define   MARM_FS__MAHB0_FS_ON__FORCE_ON_MODE                                        0x1
#define   MARM_FS__MAHB0_FS_ON__NORMAL_MODE                                          0x0
#define   MARM_FS__MARM_FS_ON___M                                         0x01000000
#define   MARM_FS__MARM_FS_ON___S                                                     24
#define   MARM_FS__MARM_FS_ON__FORCE_ON_MODE                                         0x1
#define   MARM_FS__MARM_FS_ON__NORMAL_MODE                                           0x0
#define   MARM_FS__RESERVED_BITS23_16___M                                 0x00FF0000
#define   MARM_FS__RESERVED_BITS23_16___S                                             16
#define   MARM_FS__MARM_AHB0_FS_S___M                                     0x0000F000
#define   MARM_FS__MARM_AHB0_FS_S___S                                                 12
#define   MARM_FS__MARM_AHB0_FS_S__CLOCKS_0                                          0x0
#define   MARM_FS__MARM_AHB0_FS_S__CLOCKS_1                                          0x1
#define   MARM_FS__MARM_AHB0_FS_S__CLOCKS_2                                          0x2
#define   MARM_FS__MARM_AHB0_FS_S__CLOCKS_3                                          0x3
#define   MARM_FS__MARM_AHB0_FS_S__CLOCKS_4                                          0x4
#define   MARM_FS__MARM_AHB0_FS_S__CLOCKS_5                                          0x5
#define   MARM_FS__MARM_AHB0_FS_S__CLOCKS_6                                          0x6
#define   MARM_FS__MARM_AHB0_FS_S__CLOCKS_7                                          0x7
#define   MARM_FS__MARM_AHB0_FS_S__CLOCKS_8                                          0x8
#define   MARM_FS__MARM_AHB0_FS_S__CLOCKS_9                                          0x9
#define   MARM_FS__MARM_AHB0_FS_S__CLOCKS_10                                         0xA
#define   MARM_FS__MARM_AHB0_FS_S__CLOCKS_11                                         0xB
#define   MARM_FS__MARM_AHB0_FS_S__CLOCKS_12                                         0xC
#define   MARM_FS__MARM_AHB0_FS_S__CLOCKS_13                                         0xD
#define   MARM_FS__MARM_AHB0_FS_S__CLOCKS_14                                         0xE
#define   MARM_FS__MARM_AHB0_FS_S__CLOCKS_15                                         0xF
#define   MARM_FS__MARM_AHB0_FS_W___M                                     0x00000F00
#define   MARM_FS__MARM_AHB0_FS_W___S                                                  8
#define   MARM_FS__MARM_AHB0_FS_W__CLOCKS_0                                          0x0
#define   MARM_FS__MARM_AHB0_FS_W__CLOCKS_1                                          0x1
#define   MARM_FS__MARM_AHB0_FS_W__CLOCKS_2                                          0x2
#define   MARM_FS__MARM_AHB0_FS_W__CLOCKS_3                                          0x3
#define   MARM_FS__MARM_AHB0_FS_W__CLOCKS_4                                          0x4
#define   MARM_FS__MARM_AHB0_FS_W__CLOCKS_5                                          0x5
#define   MARM_FS__MARM_AHB0_FS_W__CLOCKS_6                                          0x6
#define   MARM_FS__MARM_AHB0_FS_W__CLOCKS_7                                          0x7
#define   MARM_FS__MARM_AHB0_FS_W__CLOCKS_8                                          0x8
#define   MARM_FS__MARM_AHB0_FS_W__CLOCKS_9                                          0x9
#define   MARM_FS__MARM_AHB0_FS_W__CLOCKS_10                                         0xA
#define   MARM_FS__MARM_AHB0_FS_W__CLOCKS_11                                         0xB
#define   MARM_FS__MARM_AHB0_FS_W__CLOCKS_12                                         0xC
#define   MARM_FS__MARM_AHB0_FS_W__CLOCKS_13                                         0xD
#define   MARM_FS__MARM_AHB0_FS_W__CLOCKS_14                                         0xE
#define   MARM_FS__MARM_AHB0_FS_W__CLOCKS_15                                         0xF
#define   MARM_FS__MARM_FS_S___M                                          0x000000F0
#define   MARM_FS__MARM_FS_S___S                                                       4
#define   MARM_FS__MARM_FS_S__CLOCKS_0                                               0x0
#define   MARM_FS__MARM_FS_S__CLOCKS_1                                               0x1
#define   MARM_FS__MARM_FS_S__CLOCKS_2                                               0x2
#define   MARM_FS__MARM_FS_S__CLOCKS_3                                               0x3
#define   MARM_FS__MARM_FS_S__CLOCKS_4                                               0x4
#define   MARM_FS__MARM_FS_S__CLOCKS_5                                               0x5
#define   MARM_FS__MARM_FS_S__CLOCKS_6                                               0x6
#define   MARM_FS__MARM_FS_S__CLOCKS_7                                               0x7
#define   MARM_FS__MARM_FS_S__CLOCKS_8                                               0x8
#define   MARM_FS__MARM_FS_S__CLOCKS_9                                               0x9
#define   MARM_FS__MARM_FS_S__CLOCKS_10                                              0xA
#define   MARM_FS__MARM_FS_S__CLOCKS_11                                              0xB
#define   MARM_FS__MARM_FS_S__CLOCKS_12                                              0xC
#define   MARM_FS__MARM_FS_S__CLOCKS_13                                              0xD
#define   MARM_FS__MARM_FS_S__CLOCKS_14                                              0xE
#define   MARM_FS__MARM_FS_S__CLOCKS_15                                              0xF
#define   MARM_FS__MARM_FS_W___M                                          0x0000000F
#define   MARM_FS__MARM_FS_W___S                                                       0
#define   MARM_FS__MARM_FS_W__CLOCKS_0                                               0x0
#define   MARM_FS__MARM_FS_W__CLOCKS_1                                               0x1
#define   MARM_FS__MARM_FS_W__CLOCKS_2                                               0x2
#define   MARM_FS__MARM_FS_W__CLOCKS_3                                               0x3
#define   MARM_FS__MARM_FS_W__CLOCKS_4                                               0x4
#define   MARM_FS__MARM_FS_W__CLOCKS_5                                               0x5
#define   MARM_FS__MARM_FS_W__CLOCKS_6                                               0x6
#define   MARM_FS__MARM_FS_W__CLOCKS_7                                               0x7
#define   MARM_FS__MARM_FS_W__CLOCKS_8                                               0x8
#define   MARM_FS__MARM_FS_W__CLOCKS_9                                               0x9
#define   MARM_FS__MARM_FS_W__CLOCKS_10                                              0xA
#define   MARM_FS__MARM_FS_W__CLOCKS_11                                              0xB
#define   MARM_FS__MARM_FS_W__CLOCKS_12                                              0xC
#define   MARM_FS__MARM_FS_W__CLOCKS_13                                              0xD
#define   MARM_FS__MARM_FS_W__CLOCKS_14                                              0xE
#define   MARM_FS__MARM_FS_W__CLOCKS_15                                              0xF
#define   MARM_FS___M                                                     0xFFFFFFFF
#define   MARM_FS___S                                                                  0
#define CLK_HALT_STATEA                                                (0xA8600100)
#define   CLK_HALT_STATEA__Q6_CORE_CLK___M                                0x80000000
#define   CLK_HALT_STATEA__Q6_CORE_CLK___S                                            31
#define   CLK_HALT_STATEA__Q6_CORE_CLK__HALTED                                       0x1
#define   CLK_HALT_STATEA__Q6_CORE_CLK__NOT_HALTED                                   0x0
#define   CLK_HALT_STATEA__AD6_AHB_CLK___M                                0x40000000
#define   CLK_HALT_STATEA__AD6_AHB_CLK___S                                            30
#define   CLK_HALT_STATEA__AD6_AHB_CLK__HALTED                                       0x1
#define   CLK_HALT_STATEA__AD6_AHB_CLK__NOT_HALTED                                   0x0
#define   CLK_HALT_STATEA__AD6_AXI_CLK___M                                0x20000000
#define   CLK_HALT_STATEA__AD6_AXI_CLK___S                                            29
#define   CLK_HALT_STATEA__AD6_AXI_CLK__HALTED                                       0x1
#define   CLK_HALT_STATEA__AD6_AXI_CLK__NOT_HALTED                                   0x0
#define   CLK_HALT_STATEA__AD6_JTAG_CLK___M                               0x10000000
#define   CLK_HALT_STATEA__AD6_JTAG_CLK___S                                           28
#define   CLK_HALT_STATEA__AD6_JTAG_CLK__HALTED                                      0x1
#define   CLK_HALT_STATEA__AD6_JTAG_CLK__NOT_HALTED                                  0x0
#define   CLK_HALT_STATEA__AD6_TCXO_CLK___M                               0x08000000
#define   CLK_HALT_STATEA__AD6_TCXO_CLK___S                                           27
#define   CLK_HALT_STATEA__AD6_TCXO_CLK__HALTED                                      0x1
#define   CLK_HALT_STATEA__AD6_TCXO_CLK__NOT_HALTED                                  0x0
#define   CLK_HALT_STATEA__AD6_SLP_CLK___M                                0x04000000
#define   CLK_HALT_STATEA__AD6_SLP_CLK___S                                            26
#define   CLK_HALT_STATEA__AD6_SLP_CLK__HALTED                                       0x1
#define   CLK_HALT_STATEA__AD6_SLP_CLK__NOT_HALTED                                   0x0
#define   CLK_HALT_STATEA__SPI_M_CLK___M                                  0x02000000
#define   CLK_HALT_STATEA__SPI_M_CLK___S                                              25
#define   CLK_HALT_STATEA__SPI_M_CLK__HALTED                                         0x1
#define   CLK_HALT_STATEA__SPI_M_CLK__NOT_HALTED                                     0x0
#define   CLK_HALT_STATEA__CODEC_SSBI_CLK___M                             0x01000000
#define   CLK_HALT_STATEA__CODEC_SSBI_CLK___S                                         24
#define   CLK_HALT_STATEA__CODEC_SSBI_CLK__HALTED                                    0x1
#define   CLK_HALT_STATEA__CODEC_SSBI_CLK__NOT_HALTED                                0x0
#define   CLK_HALT_STATEA__EBI1_ASYNC_2X_CLK___M                          0x00800000
#define   CLK_HALT_STATEA__EBI1_ASYNC_2X_CLK___S                                      23
#define   CLK_HALT_STATEA__EBI1_ASYNC_2X_CLK__HALTED                                 0x1
#define   CLK_HALT_STATEA__EBI1_ASYNC_2X_CLK__NOT_HALTED                             0x0
#define   CLK_HALT_STATEA__EBI1_SYNC_2X_CLK___M                           0x00400000
#define   CLK_HALT_STATEA__EBI1_SYNC_2X_CLK___S                                       22
#define   CLK_HALT_STATEA__EBI1_SYNC_2X_CLK__HALTED                                  0x1
#define   CLK_HALT_STATEA__EBI1_SYNC_2X_CLK__NOT_HALTED                              0x0
#define   CLK_HALT_STATEA__VFECLK___M                                     0x00200000
#define   CLK_HALT_STATEA__VFECLK___S                                                 21
#define   CLK_HALT_STATEA__VFECLK__HALTED                                            0x1
#define   CLK_HALT_STATEA__VFECLK__NOT_HALTED                                        0x0
#define   CLK_HALT_STATEA__VFE_PCLK___M                                   0x00100000
#define   CLK_HALT_STATEA__VFE_PCLK___S                                               20
#define   CLK_HALT_STATEA__VFE_PCLK__HALTED                                          0x1
#define   CLK_HALT_STATEA__VFE_PCLK__NOT_HALTED                                      0x0
#define   CLK_HALT_STATEA__MDC_VFE_CLK___M                                0x00080000
#define   CLK_HALT_STATEA__MDC_VFE_CLK___S                                            19
#define   CLK_HALT_STATEA__MDC_VFE_CLK__HALTED                                       0x1
#define   CLK_HALT_STATEA__MDC_VFE_CLK__NOT_HALTED                                   0x0
#define   CLK_HALT_STATEA__FUSE_MCLK___M                                  0x00040000
#define   CLK_HALT_STATEA__FUSE_MCLK___S                                              18
#define   CLK_HALT_STATEA__FUSE_MCLK__HALTED                                         0x1
#define   CLK_HALT_STATEA__FUSE_MCLK__NOT_HALTED                                     0x0
#define   CLK_HALT_STATEA__GP_SCLK___M                                    0x00020000
#define   CLK_HALT_STATEA__GP_SCLK___S                                                17
#define   CLK_HALT_STATEA__GP_SCLK__HALTED                                           0x1
#define   CLK_HALT_STATEA__GP_SCLK__NOT_HALTED                                       0x0
#define   CLK_HALT_STATEA__I2C_CLK___M                                    0x00008000
#define   CLK_HALT_STATEA__I2C_CLK___S                                                15
#define   CLK_HALT_STATEA__I2C_CLK__HALTED                                           0x1
#define   CLK_HALT_STATEA__I2C_CLK__NOT_HALTED                                       0x0
#define   CLK_HALT_STATEA__ICODEC_2X_RX_CLK___M                           0x00002000
#define   CLK_HALT_STATEA__ICODEC_2X_RX_CLK___S                                       13
#define   CLK_HALT_STATEA__ICODEC_2X_RX_CLK__HALTED                                  0x1
#define   CLK_HALT_STATEA__ICODEC_2X_RX_CLK__NOT_HALTED                              0x0
#define   CLK_HALT_STATEA__ICODEC_RX_CLK___M                              0x00001000
#define   CLK_HALT_STATEA__ICODEC_RX_CLK___S                                          12
#define   CLK_HALT_STATEA__ICODEC_RX_CLK__HALTED                                     0x1
#define   CLK_HALT_STATEA__ICODEC_RX_CLK__NOT_HALTED                                 0x0
#define   CLK_HALT_STATEA__ICODEC_TX_CLK___M                              0x00000800
#define   CLK_HALT_STATEA__ICODEC_TX_CLK___S                                          11
#define   CLK_HALT_STATEA__ICODEC_TX_CLK__HALTED                                     0x1
#define   CLK_HALT_STATEA__ICODEC_TX_CLK__NOT_HALTED                                 0x0
#define   CLK_HALT_STATEA__MDC_IO_CLK___M                                 0x00000400
#define   CLK_HALT_STATEA__MDC_IO_CLK___S                                             10
#define   CLK_HALT_STATEA__MDC_IO_CLK__HALTED                                        0x1
#define   CLK_HALT_STATEA__MDC_IO_CLK__NOT_HALTED                                    0x0
#define   CLK_HALT_STATEA__MSS_SLP_CLK___M                                0x00000100
#define   CLK_HALT_STATEA__MSS_SLP_CLK___S                                             8
#define   CLK_HALT_STATEA__MSS_SLP_CLK__HALTED                                       0x1
#define   CLK_HALT_STATEA__MSS_SLP_CLK__NOT_HALTED                                   0x0
#define   CLK_HALT_STATEA__PCM_CLK___M                                    0x00000080
#define   CLK_HALT_STATEA__PCM_CLK___S                                                 7
#define   CLK_HALT_STATEA__PCM_CLK__HALTED                                           0x1
#define   CLK_HALT_STATEA__PCM_CLK__NOT_HALTED                                       0x0
#define   CLK_HALT_STATEA__PMIC_SSBI_CLK___M                              0x00000020
#define   CLK_HALT_STATEA__PMIC_SSBI_CLK___S                                           5
#define   CLK_HALT_STATEA__PMIC_SSBI_CLK__HALTED                                     0x1
#define   CLK_HALT_STATEA__PMIC_SSBI_CLK__NOT_HALTED                                 0x0
#define   CLK_HALT_STATEA__QMEMBIST_CLK___M                               0x00000010
#define   CLK_HALT_STATEA__QMEMBIST_CLK___S                                            4
#define   CLK_HALT_STATEA__QMEMBIST_CLK__HALTED                                      0x1
#define   CLK_HALT_STATEA__QMEMBIST_CLK__NOT_HALTED                                  0x0
#define   CLK_HALT_STATEA__RING_OSC_CLK___M                               0x00000008
#define   CLK_HALT_STATEA__RING_OSC_CLK___S                                            3
#define   CLK_HALT_STATEA__RING_OSC_CLK__HALTED                                      0x1
#define   CLK_HALT_STATEA__RING_OSC_CLK__NOT_HALTED                                  0x0
#define   CLK_HALT_STATEA__SDAC_CLK___M                                   0x00000004
#define   CLK_HALT_STATEA__SDAC_CLK___S                                                2
#define   CLK_HALT_STATEA__SDAC_CLK__HALTED                                          0x1
#define   CLK_HALT_STATEA__SDAC_CLK__NOT_HALTED                                      0x0
#define   CLK_HALT_STATEA__SDC1_CLK___M                                   0x00000002
#define   CLK_HALT_STATEA__SDC1_CLK___S                                                1
#define   CLK_HALT_STATEA__SDC1_CLK__HALTED                                          0x1
#define   CLK_HALT_STATEA__SDC1_CLK__NOT_HALTED                                      0x0
#define   CLK_HALT_STATEA__SDC2_CLK___M                                   0x00000001
#define   CLK_HALT_STATEA__SDC2_CLK___S                                                0
#define   CLK_HALT_STATEA__SDC2_CLK__HALTED                                          0x1
#define   CLK_HALT_STATEA__SDC2_CLK__NOT_HALTED                                      0x0
#define   CLK_HALT_STATEA___M                                             0xFFFFFFFF
#define   CLK_HALT_STATEA___S                                                          0
#define CLK_HALT_STATEB                                                (0xA8600104)
#define   CLK_HALT_STATEB__LCD_CLK_EXT___M                                0x80000000
#define   CLK_HALT_STATEB__LCD_CLK_EXT___S                                            31
#define   CLK_HALT_STATEB__LCD_CLK_EXT__HALTED                                       0x1
#define   CLK_HALT_STATEB__LCD_CLK_EXT__NOT_HALTED                                   0x0
#define   CLK_HALT_STATEB__LCD_CLK___M                                    0x40000000
#define   CLK_HALT_STATEB__LCD_CLK___S                                                30
#define   CLK_HALT_STATEB__LCD_CLK__HALTED                                           0x1
#define   CLK_HALT_STATEB__LCD_CLK__NOT_HALTED                                       0x0
#define   CLK_HALT_STATEB__MDP_VSYNC___M                                  0x20000000
#define   CLK_HALT_STATEB__MDP_VSYNC___S                                              29
#define   CLK_HALT_STATEB__MDP_VSYNC__HALTED                                         0x1
#define   CLK_HALT_STATEB__MDP_VSYNC__NOT_HALTED                                     0x0
#define   CLK_HALT_STATEB__SDC4_CLK___M                                   0x10000000
#define   CLK_HALT_STATEB__SDC4_CLK___S                                               28
#define   CLK_HALT_STATEB__SDC4_CLK__HALTED                                          0x1
#define   CLK_HALT_STATEB__SDC4_CLK__NOT_HALTED                                      0x0
#define   CLK_HALT_STATEB__SDC3_CLK___M                                   0x08000000
#define   CLK_HALT_STATEB__SDC3_CLK___S                                               27
#define   CLK_HALT_STATEB__SDC3_CLK__HALTED                                          0x1
#define   CLK_HALT_STATEB__SDC3_CLK__NOT_HALTED                                      0x0
#define   CLK_HALT_STATEB__USBH_3_CLK___M                                 0x04000000
#define   CLK_HALT_STATEB__USBH_3_CLK___S                                             26
#define   CLK_HALT_STATEB__USBH_3_CLK__HALTED                                        0x1
#define   CLK_HALT_STATEB__USBH_3_CLK__NOT_HALTED                                    0x0
#define   CLK_HALT_STATEB__USBH_2_CLK___M                                 0x02000000
#define   CLK_HALT_STATEB__USBH_2_CLK___S                                             25
#define   CLK_HALT_STATEB__USBH_2_CLK__HALTED                                        0x1
#define   CLK_HALT_STATEB__USBH_2_CLK__NOT_HALTED                                    0x0
#define   CLK_HALT_STATEB__USBH_CLK___M                                   0x01000000
#define   CLK_HALT_STATEB__USBH_CLK___S                                               24
#define   CLK_HALT_STATEB__USBH_CLK__HALTED                                          0x1
#define   CLK_HALT_STATEB__USBH_CLK__NOT_HALTED                                      0x0
#define   CLK_HALT_STATEB__IO_CAL_CLK___M                                 0x00800000
#define   CLK_HALT_STATEB__IO_CAL_CLK___S                                             23
#define   CLK_HALT_STATEB__IO_CAL_CLK__HALTED                                        0x1
#define   CLK_HALT_STATEB__IO_CAL_CLK__NOT_HALTED                                    0x0
#define   CLK_HALT_STATEB__DBG_CLK_HS_CLK___M                             0x00400000
#define   CLK_HALT_STATEB__DBG_CLK_HS_CLK___S                                         22
#define   CLK_HALT_STATEB__DBG_CLK_HS_CLK__HALTED                                    0x1
#define   CLK_HALT_STATEB__DBG_CLK_HS_CLK__NOT_HALTED                                0x0
#define   CLK_HALT_STATEB__DBG_CLK_LS_CLK___M                             0x00200000
#define   CLK_HALT_STATEB__DBG_CLK_LS_CLK___S                                         21
#define   CLK_HALT_STATEB__DBG_CLK_LS_CLK__HALTED                                    0x1
#define   CLK_HALT_STATEB__DBG_CLK_LS_CLK__NOT_HALTED                                0x0
#define   CLK_HALT_STATEB__TSIF_CLK___M                                   0x00100000
#define   CLK_HALT_STATEB__TSIF_CLK___S                                               20
#define   CLK_HALT_STATEB__TSIF_CLK__HALTED                                          0x1
#define   CLK_HALT_STATEB__TSIF_CLK__NOT_HALTED                                      0x0
#define   CLK_HALT_STATEB__GRP_IMEM_CLK___M                               0x00080000
#define   CLK_HALT_STATEB__GRP_IMEM_CLK___S                                           19
#define   CLK_HALT_STATEB__GRP_IMEM_CLK__HALTED                                      0x1
#define   CLK_HALT_STATEB__GRP_IMEM_CLK__NOT_HALTED                                  0x0
#define   CLK_HALT_STATEB__GRP_CLK___M                                    0x00040000
#define   CLK_HALT_STATEB__GRP_CLK___S                                                18
#define   CLK_HALT_STATEB__GRP_CLK__HALTED                                           0x1
#define   CLK_HALT_STATEB__GRP_CLK__NOT_HALTED                                       0x0
#define   CLK_HALT_STATEB__JTAG_PC_DBG___M                                0x00020000
#define   CLK_HALT_STATEB__JTAG_PC_DBG___S                                            17
#define   CLK_HALT_STATEB__JTAG_PC_DBG__HALTED                                       0x1
#define   CLK_HALT_STATEB__JTAG_PC_DBG__NOT_HALTED                                   0x0
#define   CLK_HALT_STATEB__TV_DAC_CLK___M                                 0x00010000
#define   CLK_HALT_STATEB__TV_DAC_CLK___S                                             16
#define   CLK_HALT_STATEB__TV_DAC_CLK__HALTED                                        0x1
#define   CLK_HALT_STATEB__TV_DAC_CLK__NOT_HALTED                                    0x0
#define   CLK_HALT_STATEB__SMI_ASYNC_2X_CLK___M                           0x00008000
#define   CLK_HALT_STATEB__SMI_ASYNC_2X_CLK___S                                       15
#define   CLK_HALT_STATEB__SMI_ASYNC_2X_CLK__HALTED                                  0x1
#define   CLK_HALT_STATEB__SMI_ASYNC_2X_CLK__NOT_HALTED                              0x0
#define   CLK_HALT_STATEB__SMI_SYNC_2X_CLK___M                            0x00004000
#define   CLK_HALT_STATEB__SMI_SYNC_2X_CLK___S                                        14
#define   CLK_HALT_STATEB__SMI_SYNC_2X_CLK__HALTED                                   0x1
#define   CLK_HALT_STATEB__SMI_SYNC_2X_CLK__NOT_HALTED                               0x0
#define   CLK_HALT_STATEB__TCXO4_CLK___M                                  0x00002000
#define   CLK_HALT_STATEB__TCXO4_CLK___S                                              13
#define   CLK_HALT_STATEB__TCXO4_CLK__HALTED                                         0x1
#define   CLK_HALT_STATEB__TCXO4_CLK__NOT_HALTED                                     0x0
#define   CLK_HALT_STATEB__TLMM_CLK___M                                   0x00001000
#define   CLK_HALT_STATEB__TLMM_CLK___S                                               12
#define   CLK_HALT_STATEB__TLMM_CLK__HALTED                                          0x1
#define   CLK_HALT_STATEB__TLMM_CLK__NOT_HALTED                                      0x0
#define   CLK_HALT_STATEB__TSIF_REF_CLK___M                               0x00000800
#define   CLK_HALT_STATEB__TSIF_REF_CLK___S                                           11
#define   CLK_HALT_STATEB__TSIF_REF_CLK__HALTED                                      0x1
#define   CLK_HALT_STATEB__TSIF_REF_CLK__NOT_HALTED                                  0x0
#define   CLK_HALT_STATEB__TV_ENC_CLK___M                                 0x00000400
#define   CLK_HALT_STATEB__TV_ENC_CLK___S                                             10
#define   CLK_HALT_STATEB__TV_ENC_CLK__HALTED                                        0x1
#define   CLK_HALT_STATEB__TV_ENC_CLK__NOT_HALTED                                    0x0
#define   CLK_HALT_STATEB__TX_SBI_CLK___M                                 0x00000200
#define   CLK_HALT_STATEB__TX_SBI_CLK___S                                              9
#define   CLK_HALT_STATEB__TX_SBI_CLK__HALTED                                        0x1
#define   CLK_HALT_STATEB__TX_SBI_CLK__NOT_HALTED                                    0x0
#define   CLK_HALT_STATEB__TX_SSBI_CLK___M                                0x00000100
#define   CLK_HALT_STATEB__TX_SSBI_CLK___S                                             8
#define   CLK_HALT_STATEB__TX_SSBI_CLK__HALTED                                       0x1
#define   CLK_HALT_STATEB__TX_SSBI_CLK__NOT_HALTED                                   0x0
#define   CLK_HALT_STATEB__UART1_CLK___M                                  0x00000080
#define   CLK_HALT_STATEB__UART1_CLK___S                                               7
#define   CLK_HALT_STATEB__UART1_CLK__HALTED                                         0x1
#define   CLK_HALT_STATEB__UART1_CLK__NOT_HALTED                                     0x0
#define   CLK_HALT_STATEB__UART1DM_CLK___M                                0x00000040
#define   CLK_HALT_STATEB__UART1DM_CLK___S                                             6
#define   CLK_HALT_STATEB__UART1DM_CLK__HALTED                                       0x1
#define   CLK_HALT_STATEB__UART1DM_CLK__NOT_HALTED                                   0x0
#define   CLK_HALT_STATEB__UART2_CLK___M                                  0x00000020
#define   CLK_HALT_STATEB__UART2_CLK___S                                               5
#define   CLK_HALT_STATEB__UART2_CLK__HALTED                                         0x1
#define   CLK_HALT_STATEB__UART2_CLK__NOT_HALTED                                     0x0
#define   CLK_HALT_STATEB__UART2DM_CLK___M                                0x00000010
#define   CLK_HALT_STATEB__UART2DM_CLK___S                                             4
#define   CLK_HALT_STATEB__UART2DM_CLK__HALTED                                       0x1
#define   CLK_HALT_STATEB__UART2DM_CLK__NOT_HALTED                                   0x0
#define   CLK_HALT_STATEB__UART3_CLK___M                                  0x00000008
#define   CLK_HALT_STATEB__UART3_CLK___S                                               3
#define   CLK_HALT_STATEB__UART3_CLK__HALTED                                         0x1
#define   CLK_HALT_STATEB__UART3_CLK__NOT_HALTED                                     0x0
#define   CLK_HALT_STATEB__VENC_CLK___M                                   0x00000004
#define   CLK_HALT_STATEB__VENC_CLK___S                                                2
#define   CLK_HALT_STATEB__VENC_CLK__HALTED                                          0x1
#define   CLK_HALT_STATEB__VENC_CLK__NOT_HALTED                                      0x0
#define   CLK_HALT_STATEB__VDEC_CLK___M                                   0x00000002
#define   CLK_HALT_STATEB__VDEC_CLK___S                                                1
#define   CLK_HALT_STATEB__VDEC_CLK__HALTED                                          0x1
#define   CLK_HALT_STATEB__VDEC_CLK__NOT_HALTED                                      0x0
#define   CLK_HALT_STATEB__MDP_CLK___M                                    0x00000001
#define   CLK_HALT_STATEB__MDP_CLK___S                                                 0
#define   CLK_HALT_STATEB__MDP_CLK__HALTED                                           0x1
#define   CLK_HALT_STATEB__MDP_CLK__NOT_HALTED                                       0x0
#define   CLK_HALT_STATEB___M                                             0xFFFFFFFF
#define   CLK_HALT_STATEB___S                                                          0
#define MISC_CLK_CTL                                                   (0xA8600108)
#define   MISC_CLK_CTL__AD_TCXO_EN_N___M                                  0x00000008
#define   MISC_CLK_CTL__AD_TCXO_EN_N___S                                               3
#define   MISC_CLK_CTL__AD_TCXO_EN_N__DISABLED                                       0x1
#define   MISC_CLK_CTL__AD_TCXO_EN_N__ENABLED                                        0x0
#define   MISC_CLK_CTL__RESERVED2___M                                     0x00000004
#define   MISC_CLK_CTL__RESERVED2___S                                                  2
#define   MISC_CLK_CTL__TCXO4_CNT_EN___M                                  0x00000002
#define   MISC_CLK_CTL__TCXO4_CNT_EN___S                                               1
#define   MISC_CLK_CTL__TCXO4_CNT_EN__ENABLED                                        0x1
#define   MISC_CLK_CTL__TCXO4_CNT_EN__DISABLE                                        0x0
#define   MISC_CLK_CTL__RINGOSC_CNT_EN___M                                0x00000001
#define   MISC_CLK_CTL__RINGOSC_CNT_EN___S                                             0
#define   MISC_CLK_CTL__RINGOSC_CNT_EN__ENABLED                                      0x1
#define   MISC_CLK_CTL__RINGOSC_CNT_EN__DISABLE                                      0x0
#define   MISC_CLK_CTL___M                                                0x0000000F
#define   MISC_CLK_CTL___S                                                             0
#define PLLTEST_PAD_CFG                                                (0xA860010C)
#define   PLLTEST_PAD_CFG__PULL_B0___M                                    0x00018000
#define   PLLTEST_PAD_CFG__PULL_B0___S                                                15
#define   PLLTEST_PAD_CFG__PULL_B0__NO_PULL                                          0x0
#define   PLLTEST_PAD_CFG__PULL_B0__PULL_DOWN                                        0x1
#define   PLLTEST_PAD_CFG__PULL_B0__KEEPER                                           0x2
#define   PLLTEST_PAD_CFG__PULL_B0__PULL_UP                                          0x3
#define   PLLTEST_PAD_CFG__CORE_IE___M                                    0x00004000
#define   PLLTEST_PAD_CFG__CORE_IE___S                                                14
#define   PLLTEST_PAD_CFG__CORE_IE__ENABLED                                          0x1
#define   PLLTEST_PAD_CFG__CORE_IE__DISABLE                                          0x0
#define   PLLTEST_PAD_CFG__SE_OE___M                                      0x00002000
#define   PLLTEST_PAD_CFG__SE_OE___S                                                  13
#define   PLLTEST_PAD_CFG__SE_OE__ENABLED                                            0x1
#define   PLLTEST_PAD_CFG__SE_OE__DISABLE                                            0x0
#define   PLLTEST_PAD_CFG__HVMUX_OE___M                                   0x00001000
#define   PLLTEST_PAD_CFG__HVMUX_OE___S                                               12
#define   PLLTEST_PAD_CFG__HVMUX_OE__ENABLED                                         0x1
#define   PLLTEST_PAD_CFG__HVMUX_OE__DISABLE                                         0x0
#define   PLLTEST_PAD_CFG__OUT_SEL_SINGLE___M                             0x00000E00
#define   PLLTEST_PAD_CFG__OUT_SEL_SINGLE___S                                          9
#define   PLLTEST_PAD_CFG__OUT_SEL_SINGLE__PLL0OUT_HV                                0x0
#define   PLLTEST_PAD_CFG__OUT_SEL_SINGLE__PLL1OUT_HV                                0x1
#define   PLLTEST_PAD_CFG__OUT_SEL_SINGLE__PLL2OUT_HV                                0x2
#define   PLLTEST_PAD_CFG__OUT_SEL_SINGLE__PLL3OUT_HV                                0x3
#define   PLLTEST_PAD_CFG__OUT_SEL_SINGLE__PLL4OUT_HV                                0x4
#define   PLLTEST_PAD_CFG__OUT_SEL_SINGLE__PLL5OUT_HV                                0x5
#define   PLLTEST_PAD_CFG__OUT_SEL_SINGLE__NOT_USED                                  0x6
#define   PLLTEST_PAD_CFG__OUT_SEL_SINGLE__DBG_CLK_HS_TP_HV                          0x7
#define   PLLTEST_PAD_CFG__NOT_USED8_5___M                                0x000001C0
#define   PLLTEST_PAD_CFG__NOT_USED8_5___S                                             6
#define   PLLTEST_PAD_CFG__CORE_HDRIVE___M                                0x0000001C
#define   PLLTEST_PAD_CFG__CORE_HDRIVE___S                                             2
#define   PLLTEST_PAD_CFG__NOT_USED1_0___M                                0x00000003
#define   PLLTEST_PAD_CFG__NOT_USED1_0___S                                             0
#define   PLLTEST_PAD_CFG___M                                             0x0001FFFF
#define   PLLTEST_PAD_CFG___S                                                          0
#define CLK_TEST                                                       (0xA8600114)
#define   CLK_TEST__DBG_CLK_LS_2_SEL___M                                  0x7E000000
#define   CLK_TEST__DBG_CLK_LS_2_SEL___S                                              25
#define   CLK_TEST__DBG_CLK_LS_2_SEL__MDP_VSYNC_CLK                                  0x0
#define   CLK_TEST__DBG_CLK_LS_2_SEL__GND_TIE                                        0x1
#define   CLK_TEST__DBG_CLK_LS_2_SEL__AUDIO_P_CLK                                    0x2
#define   CLK_TEST__DBG_CLK_LS_2_SEL__EMDH_P_CLK                                     0x3
#define   CLK_TEST__DBG_CLK_LS_2_SEL__PMDH_P_CLK                                     0x4
#define   CLK_TEST__DBG_CLK_LS_2_SEL__MSS_P_CLK                                      0x5
#define   CLK_TEST__DBG_CLK_LS_2_SEL__MDP_P_CLK                                      0x6
#define   CLK_TEST__DBG_CLK_LS_2_SEL__USHB_P_CLK                                     0x7
#define   CLK_TEST__DBG_CLK_LS_2_SEL__USBH_2_P_CLK                                   0x8
#define   CLK_TEST__DBG_CLK_LS_2_SEL__USBH_3_P_CLK                                   0x9
#define   CLK_TEST__DBG_CLK_LS_2_SEL__VFE_P_CLK                                      0xA
#define   CLK_TEST__DBG_CLK_LS_2_SEL__VENC_P_CLK                                     0xB
#define   CLK_TEST__DBG_CLK_LS_2_SEL__VDEC_P_CLK                                     0xC
#define   CLK_TEST__DBG_CLK_LS_2_SEL__SPI_P_CLK                                      0xD
#define   CLK_TEST__DBG_CLK_LS_2_SEL__UART2_CLK_SRC                                  0xE
#define   CLK_TEST__DBG_CLK_LS_2_SEL__UART3_CLK_SRC                                  0xF
#define   CLK_TEST__DBG_CLK_HS_TP_SEL___M                                 0x01C00000
#define   CLK_TEST__DBG_CLK_HS_TP_SEL___S                                             22
#define   CLK_TEST__DBG_CLK_HS_TP_SEL__SPSS_DBG_HS_CLK                               0x0
#define   CLK_TEST__DBG_CLK_HS_TP_SEL__Q6_DBG_HS_CLK                                 0x1
#define   CLK_TEST__DBG_CLK_HS_TP_SEL__SMI_DBG_HS_CLK                                0x2
#define   CLK_TEST__DBG_CLK_HS_TP_SEL__EBI1_DBG_HS_CLK                               0x3
#define   CLK_TEST__DBG_CLK_HS_TP_SEL__SMI_ASYNC_2X_CLK                              0x4
#define   CLK_TEST__DBG_CLK_HS_TP_SEL__EBI1_ASYNC_2X_CLK                             0x5
#define   CLK_TEST__DBG_CLK_HS_TP_SEL__GND_TIE                                       0x6
#define   CLK_TEST__DBG_CLK_HS_TP_SEL__DBG_CLK_HS_SELECTION                          0x7
#define   CLK_TEST__DBG_CLK_HS_TP_CLK_REMOTE_INV___M                      0x00200000
#define   CLK_TEST__DBG_CLK_HS_TP_CLK_REMOTE_INV___S                                  21
#define   CLK_TEST__DBG_CLK_HS_TP_CLK_REMOTE_ENA___M                      0x00100000
#define   CLK_TEST__DBG_CLK_HS_TP_CLK_REMOTE_ENA___S                                  20
#define   CLK_TEST__RING_OSC_DBG_SEL___M                                  0x00080000
#define   CLK_TEST__RING_OSC_DBG_SEL___S                                              19
#define   CLK_TEST__TEST_BUS_EN___M                                       0x00040000
#define   CLK_TEST__TEST_BUS_EN___S                                                   18
#define   CLK_TEST__TEST_BUS_EN__ENABLED                                             0x1
#define   CLK_TEST__TEST_BUS_EN__DISABLE                                             0x0
#define   CLK_TEST__TEST_BUS_SEL___M                                      0x00030000
#define   CLK_TEST__TEST_BUS_SEL___S                                                  16
#define   CLK_TEST__TEST_BUS_SEL__GLOBAL_CLK_OFF                                     0x0
#define   CLK_TEST__TEST_BUS_SEL__GROUP_A_CLK_OFF                                    0x1
#define   CLK_TEST__TEST_BUS_SEL__GROUP_B_CLK_OFF                                    0x2
#define   CLK_TEST__TEST_BUS_SEL__PLL_FS                                             0x3
#define   CLK_TEST__DBG_CLK_HS_INV___M                                    0x00008000
#define   CLK_TEST__DBG_CLK_HS_INV___S                                                15
#define   CLK_TEST__DBG_CLK_HS_ENA___M                                    0x00004000
#define   CLK_TEST__DBG_CLK_HS_ENA___S                                                14
#define   CLK_TEST__DBG_CLK_HS_SEL___M                                    0x00003F00
#define   CLK_TEST__DBG_CLK_HS_SEL___S                                                 8
#define   CLK_TEST__DBG_CLK_HS_SEL__ADM_CLK                                          0x0
#define   CLK_TEST__DBG_CLK_HS_SEL__EBI2_2X_CLK                                      0x1
#define   CLK_TEST__DBG_CLK_HS_SEL__AD6_AHB_CLK                                      0x2
#define   CLK_TEST__DBG_CLK_HS_SEL__AD6_AXI_CLK                                      0x3
#define   CLK_TEST__DBG_CLK_HS_SEL__AXI_SMI_CLK                                      0x4
#define   CLK_TEST__DBG_CLK_HS_SEL__AXI_EBI1_CLK                                     0x5
#define   CLK_TEST__DBG_CLK_HS_SEL__AXI_ARB_CLK                                      0x6
#define   CLK_TEST__DBG_CLK_HS_SEL__AXI_VDC_CLK                                      0x7
#define   CLK_TEST__DBG_CLK_HS_SEL__GRP_CLK                                          0x8
#define   CLK_TEST__DBG_CLK_HS_SEL__AXI_VFE_CLK                                      0x9
#define   CLK_TEST__DBG_CLK_HS_SEL__AXI_LI_MSS_CLK                                   0xA
#define   CLK_TEST__DBG_CLK_HS_SEL__GRP_IMEM_CLK                                     0xB
#define   CLK_TEST__DBG_CLK_HS_SEL__EBI1_SYNC_2X_CLK                                 0xC
#define   CLK_TEST__DBG_CLK_HS_SEL__DBG_LS_CLK_SRC                                   0xD
#define   CLK_TEST__DBG_CLK_HS_SEL__AXI_ADM_CI_CLK                                   0xE
#define   CLK_TEST__DBG_CLK_HS_SEL__EMDH_TX_CLK                                      0xF
#define   CLK_TEST__DBG_CLK_HS_SEL__MAHB0_CLK                                       0x10
#define   CLK_TEST__DBG_CLK_HS_SEL__MAHB1_CLK                                       0x11
#define   CLK_TEST__DBG_CLK_HS_SEL__MARM_CLK                                        0x12
#define   CLK_TEST__DBG_CLK_HS_SEL__MDP_CLK                                         0x13
#define   CLK_TEST__DBG_CLK_HS_SEL__AXI_MDP_CLK                                     0x14
#define   CLK_TEST__DBG_CLK_HS_SEL__PMDH_TX_CLK                                     0x15
#define   CLK_TEST__DBG_CLK_HS_SEL__MSS_DBG_CLK_OUT_1                               0x16
#define   CLK_TEST__DBG_CLK_HS_SEL__SMI_SYNC_2X_CLK                                 0x17
#define   CLK_TEST__DBG_CLK_HS_SEL__MODEM_UMTS_CLK                                  0x18
#define   CLK_TEST__DBG_CLK_HS_SEL__MODEM_CDMA_CLK                                  0x19
#define   CLK_TEST__DBG_CLK_HS_SEL__AXI_IMEM_CLK                                    0x1A
#define   CLK_TEST__DBG_CLK_HS_SEL__EMDH_RX_CLK                                     0x1B
#define   CLK_TEST__DBG_CLK_HS_SEL__EMDH_BYTE_CLK                                   0x1C
#define   CLK_TEST__DBG_CLK_HS_SEL__PMDH_RX_CLK                                     0x1D
#define   CLK_TEST__DBG_CLK_HS_SEL__PMDH_BYTE_CLK                                   0x1E
#define   CLK_TEST__DBG_CLK_HS_SEL__TURBO_CLK_SRC                                   0x1F
#define   CLK_TEST__DBG_CLK_HS_SEL__SPSS_DBG_HS_CLK                                 0x20
#define   CLK_TEST__DBG_CLK_HS_SEL__Q6_DBG_HS_CLK                                   0x21
#define   CLK_TEST__DBG_CLK_HS_SEL__SMI_DBG_HS_CLK                                  0x22
#define   CLK_TEST__DBG_CLK_HS_SEL__EBI1_DBG_HS_CLK                                 0x23
#define   CLK_TEST__DBG_CLK_HS_SEL__SMI_ASYNC_2X_CLK                                0x24
#define   CLK_TEST__DBG_CLK_HS_SEL__EBI1_ASYNC_2X_CLK                               0x25
#define   CLK_TEST__DBG_CLK_HS_SEL__VENC_CLK                                        0x26
#define   CLK_TEST__DBG_CLK_HS_SEL__VDEC_CLK                                        0x27
#define   CLK_TEST__DBG_CLK_LS_INV___M                                    0x00000080
#define   CLK_TEST__DBG_CLK_LS_INV___S                                                 7
#define   CLK_TEST__DBG_CLK_LS_ENA___M                                    0x00000040
#define   CLK_TEST__DBG_CLK_LS_ENA___S                                                 6
#define   CLK_TEST__DBG_CLK_LS_SEL___M                                    0x0000003F
#define   CLK_TEST__DBG_CLK_LS_SEL___S                                                 0
#define   CLK_TEST__DBG_CLK_LS_SEL__AD6_TCXO_CLK                                    0x00
#define   CLK_TEST__DBG_CLK_LS_SEL__AD6_JTAG_CLK                                    0x01
#define   CLK_TEST__DBG_CLK_LS_SEL__SPI_M_CLK                                       0x02
#define   CLK_TEST__DBG_CLK_LS_SEL__CE_CLK                                          0x03
#define   CLK_TEST__DBG_CLK_LS_SEL__CAM_MCLK                                        0x04
#define   CLK_TEST__DBG_CLK_LS_SEL__CODEC_SSBI_CLK                                  0x05
#define   CLK_TEST__DBG_CLK_LS_SEL__PCM_CLK                                         0x06
#define   CLK_TEST__DBG_CLK_LS_SEL__SPSS_DBG_LS_CLK                                 0x07
#define   CLK_TEST__DBG_CLK_LS_SEL__AD6_DBG_LS_CLK                                  0x08
#define   CLK_TEST__DBG_CLK_LS_SEL__FUSE_CLK                                        0x09
#define   CLK_TEST__DBG_CLK_LS_SEL__GP_CLK                                          0x0A
#define   CLK_TEST__DBG_CLK_LS_SEL__IO_CAL_CLK                                      0x0B
#define   CLK_TEST__DBG_CLK_LS_SEL__SMI_DBG_LS_CLK                                  0x0C
#define   CLK_TEST__DBG_CLK_LS_SEL__I2C_CLK                                         0x0D
#define   CLK_TEST__DBG_CLK_LS_SEL__ICODEC_2X_RX_CLK                                0x0E
#define   CLK_TEST__DBG_CLK_LS_SEL__ICODEC_RX_CLK                                   0x0F
#define   CLK_TEST__DBG_CLK_LS_SEL__ICODEC_TX_CLK                                   0x10
#define   CLK_TEST__DBG_CLK_LS_SEL__MSS_CE_CLK                                      0x11
#define   CLK_TEST__DBG_CLK_LS_SEL__EBI2_CLK                                        0x12
#define   CLK_TEST__DBG_CLK_LS_SEL__VFECLK                                          0x13
#define   CLK_TEST__DBG_CLK_LS_SEL__LCDC_PCLK                                       0x14
#define   CLK_TEST__DBG_CLK_LS_SEL__LCDC_PCLK_EXT                                   0x15
#define   CLK_TEST__DBG_CLK_LS_SEL__MDC_IO_CLK                                      0x16
#define   CLK_TEST__DBG_CLK_LS_SEL__MDC_VFE_CLK                                     0x17
#define   CLK_TEST__DBG_CLK_LS_SEL__EBI1_DBG_LS_CLK                                 0x18
#define   CLK_TEST__DBG_CLK_LS_SEL__MSS_SLP_CLK                                     0x19
#define   CLK_TEST__DBG_CLK_LS_SEL__PBUS_CLK                                        0x1A
#define   CLK_TEST__DBG_CLK_LS_SEL__PCM_CLKZ                                        0x1B
#define   CLK_TEST__DBG_CLK_LS_SEL__UART1DM_P_CLK                                   0x1C
#define   CLK_TEST__DBG_CLK_LS_SEL__PMIC_SSBI_CLK                                   0x1D
#define   CLK_TEST__DBG_CLK_LS_SEL__QMEMBIST_CLK                                    0x1E
#define   CLK_TEST__DBG_CLK_LS_SEL__RING_OSC_CLK                                    0x1F
#define   CLK_TEST__DBG_CLK_LS_SEL__I2S_CLK                                         0x20
#define   CLK_TEST__DBG_CLK_LS_SEL__SDC1_H_CLK                                      0x21
#define   CLK_TEST__DBG_CLK_LS_SEL__SDC1_M_CLK                                      0x22
#define   CLK_TEST__DBG_CLK_LS_SEL__SDC2_H_CLK                                      0x23
#define   CLK_TEST__DBG_CLK_LS_SEL__SDC2_M_CLK                                      0x24
#define   CLK_TEST__DBG_CLK_LS_SEL__TSIF_P_CLK                                      0x25
#define   CLK_TEST__DBG_CLK_LS_SEL__JTAG_PC_DBG_CLK                                 0x26
#define   CLK_TEST__DBG_CLK_LS_SEL__TSIF_CLK                                        0x27
#define   CLK_TEST__DBG_CLK_LS_SEL__TCXO4_CLK                                       0x28
#define   CLK_TEST__DBG_CLK_LS_SEL__TLMM_CLK                                        0x29
#define   CLK_TEST__DBG_CLK_LS_SEL__TSIF_REF_CLK                                    0x2A
#define   CLK_TEST__DBG_CLK_LS_SEL__TV_ENC_CLK                                      0x2B
#define   CLK_TEST__DBG_CLK_LS_SEL__TV_DAC_CLK                                      0x2C
#define   CLK_TEST__DBG_CLK_LS_SEL__TX_SBI_CLK                                      0x2D
#define   CLK_TEST__DBG_CLK_LS_SEL__TX_SSBI_CLK                                     0x2E
#define   CLK_TEST__DBG_CLK_LS_SEL__UART1_CLK                                       0x2F
#define   CLK_TEST__DBG_CLK_LS_SEL__UART1DM_CLK                                     0x30
#define   CLK_TEST__DBG_CLK_LS_SEL__UART2_CLK                                       0x31
#define   CLK_TEST__DBG_CLK_LS_SEL__UART3_CLK                                       0x32
#define   CLK_TEST__DBG_CLK_LS_SEL__USHBH_CLK                                       0x33
#define   CLK_TEST__DBG_CLK_LS_SEL__USBH_2_CLK                                      0x34
#define   CLK_TEST__DBG_CLK_LS_SEL__USBH_3_CLK                                      0x35
#define   CLK_TEST__DBG_CLK_LS_SEL__VFE_CLK                                         0x36
#define   CLK_TEST__DBG_CLK_LS_SEL__MSS_DBG_CLK_OUT_0                               0x37
#define   CLK_TEST__DBG_CLK_LS_SEL__SDC3_H_CLK                                      0x38
#define   CLK_TEST__DBG_CLK_LS_SEL__SDC3_M_CLK                                      0x39
#define   CLK_TEST__DBG_CLK_LS_SEL__SDC4_H_CLK                                      0x3A
#define   CLK_TEST__DBG_CLK_LS_SEL__SDC4_M_CLK                                      0x3B
#define   CLK_TEST__DBG_CLK_LS_SEL__AD6_SLP_CLK                                     0x3C
#define   CLK_TEST__DBG_CLK_LS_SEL__UART2DM_CLK                                     0x3D
#define   CLK_TEST__DBG_CLK_LS_SEL__UART2DM_P_CLK                                   0x3E
#define   CLK_TEST__DBG_CLK_LS_SEL__DBG_CLK_LS_2                                    0x3F
#define   CLK_TEST___M                                                    0x7FFFFFFF
#define   CLK_TEST___S                                                                 0
#define IO_CAL_NS                                                      (0xA860011C)
#define   IO_CAL_NS__IO_CAL_DIV___M                                       0x00000018
#define   IO_CAL_NS__IO_CAL_DIV___S                                                    3
#define   IO_CAL_NS__IO_CAL_DIV__DIV_1                                               0x0
#define   IO_CAL_NS__IO_CAL_DIV__DIV_2                                               0x1
#define   IO_CAL_NS__IO_CAL_DIV__DIV_3                                               0x2
#define   IO_CAL_NS__IO_CAL_DIV__DIV_4                                               0x3
#define   IO_CAL_NS__IO_CAL_ROOT_ENA___M                                  0x00000004
#define   IO_CAL_NS__IO_CAL_ROOT_ENA___S                                               2
#define   IO_CAL_NS__IO_CAL_ROOT_ENA__ENABLED                                        0x1
#define   IO_CAL_NS__IO_CAL_ROOT_ENA__NOT_ENABLED                                    0x0
#define   IO_CAL_NS__IO_CAL_CLK_INV___M                                   0x00000002
#define   IO_CAL_NS__IO_CAL_CLK_INV___S                                                1
#define   IO_CAL_NS__IO_CAL_CLK_INV__ENABLED                                         0x1
#define   IO_CAL_NS__IO_CAL_CLK_INV__NOT_ENABLED                                     0x0
#define   IO_CAL_NS__IO_CAL_CLK_BRANCH_ENA___M                            0x00000001
#define   IO_CAL_NS__IO_CAL_CLK_BRANCH_ENA___S                                         0
#define   IO_CAL_NS__IO_CAL_CLK_BRANCH_ENA__ENABLED                                  0x1
#define   IO_CAL_NS__IO_CAL_CLK_BRANCH_ENA__NOT_ENABLED                              0x0
#define   IO_CAL_NS___M                                                   0x0000001F
#define   IO_CAL_NS___S                                                                0
#define UART1DM_MD_REG                                                 (0xA8600120)
#define   UART1DM_MD_REG__RESERVED_BITS31_24___M                          0xFF000000
#define   UART1DM_MD_REG__RESERVED_BITS31_24___S                                      24
#define   UART1DM_MD_REG__M_VAL___M                                       0x00FF0000
#define   UART1DM_MD_REG__M_VAL___S                                                   16
#define   UART1DM_MD_REG__RESERVED_BITS15_8___M                           0x0000FF00
#define   UART1DM_MD_REG__RESERVED_BITS15_8___S                                        8
#define   UART1DM_MD_REG__D_VAL___M                                       0x000000FF
#define   UART1DM_MD_REG__D_VAL___S                                                    0
#define   UART1DM_MD_REG___M                                              0xFFFFFFFF
#define   UART1DM_MD_REG___S                                                           0
#define UART1DM_NS_REG                                                 (0xA8600124)
#define   UART1DM_NS_REG__RESERVED_BITS31_24___M                          0xFF000000
#define   UART1DM_NS_REG__RESERVED_BITS31_24___S                                      24
#define   UART1DM_NS_REG__UART1DM_N_VAL___M                               0x00FF0000
#define   UART1DM_NS_REG__UART1DM_N_VAL___S                                           16
#define   UART1DM_NS_REG__RESERVED_BITS15_12___M                          0x0000F000
#define   UART1DM_NS_REG__RESERVED_BITS15_12___S                                      12
#define   UART1DM_NS_REG__UART1DM_ROOT_ENA___M                            0x00000800
#define   UART1DM_NS_REG__UART1DM_ROOT_ENA___S                                        11
#define   UART1DM_NS_REG__UART1DM_ROOT_ENA__ENABLED                                  0x1
#define   UART1DM_NS_REG__UART1DM_ROOT_ENA__NOT_ENABLED                              0x0
#define   UART1DM_NS_REG__UART1DM_CLK_INV___M                             0x00000400
#define   UART1DM_NS_REG__UART1DM_CLK_INV___S                                         10
#define   UART1DM_NS_REG__UART1DM_CLK_INV__INVERTED                                  0x1
#define   UART1DM_NS_REG__UART1DM_CLK_INV__NOT_INVERTED                              0x0
#define   UART1DM_NS_REG__UART1DM_CLK_BRANCH_ENA___M                      0x00000200
#define   UART1DM_NS_REG__UART1DM_CLK_BRANCH_ENA___S                                   9
#define   UART1DM_NS_REG__UART1DM_CLK_BRANCH_ENA__ENABLED                            0x1
#define   UART1DM_NS_REG__UART1DM_CLK_BRANCH_ENA__NOT_ENABLED                        0x0
#define   UART1DM_NS_REG__MNCNTR_EN___M                                   0x00000100
#define   UART1DM_NS_REG__MNCNTR_EN___S                                                8
#define   UART1DM_NS_REG__MNCNTR_EN__ENABLED                                         0x1
#define   UART1DM_NS_REG__MNCNTR_EN__NOT_ENABLED                                     0x0
#define   UART1DM_NS_REG__MNCNTR_RST___M                                  0x00000080
#define   UART1DM_NS_REG__MNCNTR_RST___S                                               7
#define   UART1DM_NS_REG__MNCNTR_RST__INACTIVE                                       0x0
#define   UART1DM_NS_REG__MNCNTR_RST__ACTIVE                                         0x1
#define   UART1DM_NS_REG__MNCNTR_MODE___M                                 0x00000060
#define   UART1DM_NS_REG__MNCNTR_MODE___S                                              5
#define   UART1DM_NS_REG__MNCNTR_MODE__BYPASS                                        0x0
#define   UART1DM_NS_REG__MNCNTR_MODE__CLOCK_SWALLOW_MODE                            0x1
#define   UART1DM_NS_REG__MNCNTR_MODE__DUAL_EDGE_MODE                                0x2
#define   UART1DM_NS_REG__MNCNTR_MODE__SINGLE_EDGE_MODE                              0x3
#define   UART1DM_NS_REG__PRE_DIV_SEL___M                                 0x00000018
#define   UART1DM_NS_REG__PRE_DIV_SEL___S                                              3
#define   UART1DM_NS_REG__PRE_DIV_SEL__BYPASS                                        0x0
#define   UART1DM_NS_REG__PRE_DIV_SEL__DIV_2                                         0x1
#define   UART1DM_NS_REG__PRE_DIV_SEL__UNDEFINED_ENCODING                            0x2
#define   UART1DM_NS_REG__PRE_DIV_SEL__DIV_4                                         0x3
#define   UART1DM_NS_REG__SRC_SEL___M                                     0x00000007
#define   UART1DM_NS_REG__SRC_SEL___S                                                  0
#define   UART1DM_NS_REG__SRC_SEL__TCXO_CORE_IN                                      0x0
#define   UART1DM_NS_REG__SRC_SEL__GLOBAL_PLL_SRC                                    0x1
#define   UART1DM_NS_REG__SRC_SEL__Q6_PLL                                            0x2
#define   UART1DM_NS_REG__SRC_SEL__SC_PLL                                            0x3
#define   UART1DM_NS_REG__SRC_SEL__MODEM_PLL_AUX_SRC                                 0x4
#define   UART1DM_NS_REG__SRC_SEL__PLL4                                              0x5
#define   UART1DM_NS_REG__SRC_SEL__PLL5                                              0x6
#define   UART1DM_NS_REG__SRC_SEL__PLL_TEST_SE                                       0x7
#define   UART1DM_NS_REG___M                                              0xFFFFFFFF
#define   UART1DM_NS_REG___S                                                           0
#define UART2DM_MD_REG                                                 (0xA8600128)
#define   UART2DM_MD_REG__RESERVED_BITS31_24___M                          0xFF000000
#define   UART2DM_MD_REG__RESERVED_BITS31_24___S                                      24
#define   UART2DM_MD_REG__M_VAL___M                                       0x00FF0000
#define   UART2DM_MD_REG__M_VAL___S                                                   16
#define   UART2DM_MD_REG__RESERVED_BITS15_8___M                           0x0000FF00
#define   UART2DM_MD_REG__RESERVED_BITS15_8___S                                        8
#define   UART2DM_MD_REG__D_VAL___M                                       0x000000FF
#define   UART2DM_MD_REG__D_VAL___S                                                    0
#define   UART2DM_MD_REG___M                                              0xFFFFFFFF
#define   UART2DM_MD_REG___S                                                           0
#define UART2DM_NS_REG                                                 (0xA860012C)
#define   UART2DM_NS_REG__RESERVED_BITS31_24___M                          0xFF000000
#define   UART2DM_NS_REG__RESERVED_BITS31_24___S                                      24
#define   UART2DM_NS_REG__UART2DM_N_VAL___M                               0x00FF0000
#define   UART2DM_NS_REG__UART2DM_N_VAL___S                                           16
#define   UART2DM_NS_REG__RESERVED_BITS15_12___M                          0x0000F000
#define   UART2DM_NS_REG__RESERVED_BITS15_12___S                                      12
#define   UART2DM_NS_REG__UART2DM_ROOT_ENA___M                            0x00000800
#define   UART2DM_NS_REG__UART2DM_ROOT_ENA___S                                        11
#define   UART2DM_NS_REG__UART2DM_ROOT_ENA__ENABLED                                  0x1
#define   UART2DM_NS_REG__UART2DM_ROOT_ENA__NOT_ENABLED                              0x0
#define   UART2DM_NS_REG__UART2DM_CLK_INV___M                             0x00000400
#define   UART2DM_NS_REG__UART2DM_CLK_INV___S                                         10
#define   UART2DM_NS_REG__UART2DM_CLK_INV__INVERTED                                  0x1
#define   UART2DM_NS_REG__UART2DM_CLK_INV__NOT_INVERTED                              0x0
#define   UART2DM_NS_REG__UART2DM_CLK_BRANCH_ENA___M                      0x00000200
#define   UART2DM_NS_REG__UART2DM_CLK_BRANCH_ENA___S                                   9
#define   UART2DM_NS_REG__UART2DM_CLK_BRANCH_ENA__ENABLED                            0x1
#define   UART2DM_NS_REG__UART2DM_CLK_BRANCH_ENA__NOT_ENABLED                        0x0
#define   UART2DM_NS_REG__MNCNTR_EN___M                                   0x00000100
#define   UART2DM_NS_REG__MNCNTR_EN___S                                                8
#define   UART2DM_NS_REG__MNCNTR_EN__ENABLED                                         0x1
#define   UART2DM_NS_REG__MNCNTR_EN__NOT_ENABLED                                     0x0
#define   UART2DM_NS_REG__MNCNTR_RST___M                                  0x00000080
#define   UART2DM_NS_REG__MNCNTR_RST___S                                               7
#define   UART2DM_NS_REG__MNCNTR_RST__INACTIVE                                       0x0
#define   UART2DM_NS_REG__MNCNTR_RST__ACTIVE                                         0x1
#define   UART2DM_NS_REG__MNCNTR_MODE___M                                 0x00000060
#define   UART2DM_NS_REG__MNCNTR_MODE___S                                              5
#define   UART2DM_NS_REG__MNCNTR_MODE__BYPASS                                        0x0
#define   UART2DM_NS_REG__MNCNTR_MODE__CLOCK_SWALLOW_MODE                            0x1
#define   UART2DM_NS_REG__MNCNTR_MODE__DUAL_EDGE_MODE                                0x2
#define   UART2DM_NS_REG__MNCNTR_MODE__SINGLE_EDGE_MODE                              0x3
#define   UART2DM_NS_REG__PRE_DIV_SEL___M                                 0x00000018
#define   UART2DM_NS_REG__PRE_DIV_SEL___S                                              3
#define   UART2DM_NS_REG__PRE_DIV_SEL__BYPASS                                        0x0
#define   UART2DM_NS_REG__PRE_DIV_SEL__DIV_2                                         0x1
#define   UART2DM_NS_REG__PRE_DIV_SEL__UNDEFINED_ENCODING                            0x2
#define   UART2DM_NS_REG__PRE_DIV_SEL__DIV_4                                         0x3
#define   UART2DM_NS_REG__SRC_SEL___M                                     0x00000007
#define   UART2DM_NS_REG__SRC_SEL___S                                                  0
#define   UART2DM_NS_REG__SRC_SEL__TCXO_CORE_IN                                      0x0
#define   UART2DM_NS_REG__SRC_SEL__GLOBAL_PLL_SRC                                    0x1
#define   UART2DM_NS_REG__SRC_SEL__Q6_PLL                                            0x2
#define   UART2DM_NS_REG__SRC_SEL__SC_PLL                                            0x3
#define   UART2DM_NS_REG__SRC_SEL__MODEM_PLL_AUX_SRC                                 0x4
#define   UART2DM_NS_REG__SRC_SEL__PLL4                                              0x5
#define   UART2DM_NS_REG__SRC_SEL__PLL5                                              0x6
#define   UART2DM_NS_REG__SRC_SEL__PLL_TEST_SE                                       0x7
#define   UART2DM_NS_REG___M                                              0xFFFFFFFF
#define   UART2DM_NS_REG___S                                                           0
#define SPI_MD_REG                                                     (0xA8600148)
#define   SPI_MD_REG__M_VAL___M                                           0xFFFF0000
#define   SPI_MD_REG__M_VAL___S                                                       16
#define   SPI_MD_REG__D_VAL___M                                           0x0000FFFF
#define   SPI_MD_REG__D_VAL___S                                                        0
#define   SPI_MD_REG___M                                                  0xFFFFFFFF
#define   SPI_MD_REG___S                                                               0
#define SPI_NS_REG                                                     (0xA860014C)
#define   SPI_NS_REG__SPI_N_VAL___M                                       0xFFFF0000
#define   SPI_NS_REG__SPI_N_VAL___S                                                   16
#define   SPI_NS_REG__RESERVED_BITS15_12___M                              0x0000F000
#define   SPI_NS_REG__RESERVED_BITS15_12___S                                          12
#define   SPI_NS_REG__SPI_M_CLK_ROOT_ENA___M                              0x00000800
#define   SPI_NS_REG__SPI_M_CLK_ROOT_ENA___S                                          11
#define   SPI_NS_REG__SPI_M_CLK_ROOT_ENA__ENABLED                                    0x1
#define   SPI_NS_REG__SPI_M_CLK_ROOT_ENA__NOT_ENABLED                                0x0
#define   SPI_NS_REG__SPI_M_CLK_INV___M                                   0x00000400
#define   SPI_NS_REG__SPI_M_CLK_INV___S                                               10
#define   SPI_NS_REG__SPI_M_CLK_INV__INVERTED                                        0x1
#define   SPI_NS_REG__SPI_M_CLK_INV__NOT_INVERTED                                    0x0
#define   SPI_NS_REG__SPI_M_CLK_BRANCH_ENA___M                            0x00000200
#define   SPI_NS_REG__SPI_M_CLK_BRANCH_ENA___S                                         9
#define   SPI_NS_REG__SPI_M_CLK_BRANCH_ENA__ENABLED                                  0x1
#define   SPI_NS_REG__SPI_M_CLK_BRANCH_ENA__NOT_ENABLED                              0x0
#define   SPI_NS_REG__MNCNTR_EN___M                                       0x00000100
#define   SPI_NS_REG__MNCNTR_EN___S                                                    8
#define   SPI_NS_REG__MNCNTR_EN__ENABLED                                             0x1
#define   SPI_NS_REG__MNCNTR_EN__NOT_ENABLED                                         0x0
#define   SPI_NS_REG__MNCNTR_RST___M                                      0x00000080
#define   SPI_NS_REG__MNCNTR_RST___S                                                   7
#define   SPI_NS_REG__MNCNTR_RST__ACTIVE                                             0x1
#define   SPI_NS_REG__MNCNTR_RST__INACTIVE                                           0x0
#define   SPI_NS_REG__MNCNTR_MODE___M                                     0x00000060
#define   SPI_NS_REG__MNCNTR_MODE___S                                                  5
#define   SPI_NS_REG__MNCNTR_MODE__BYPASS                                            0x0
#define   SPI_NS_REG__MNCNTR_MODE__CLOCK_SWALLOW_MODE                                0x1
#define   SPI_NS_REG__MNCNTR_MODE__DUAL_EDGE_MODE                                    0x2
#define   SPI_NS_REG__MNCNTR_MODE__SINGLE_EDGE_MODE                                  0x3
#define   SPI_NS_REG__PRE_DIV_SEL___M                                     0x00000018
#define   SPI_NS_REG__PRE_DIV_SEL___S                                                  3
#define   SPI_NS_REG__PRE_DIV_SEL__BYPASS                                            0x0
#define   SPI_NS_REG__PRE_DIV_SEL__DIV_2                                             0x1
#define   SPI_NS_REG__PRE_DIV_SEL__UNDEFINED_ENCODING                                0x2
#define   SPI_NS_REG__PRE_DIV_SEL__DIV_4                                             0x3
#define   SPI_NS_REG__SRC_SEL___M                                         0x00000007
#define   SPI_NS_REG__SRC_SEL___S                                                      0
#define   SPI_NS_REG__SRC_SEL__TCXO                                                  0x0
#define   SPI_NS_REG__SRC_SEL__GLOBAL_PLL_SRC                                        0x1
#define   SPI_NS_REG__SRC_SEL__Q6_PLL_SRC                                            0x2
#define   SPI_NS_REG__SRC_SEL__SCPLL_AUX_SRC                                         0x3
#define   SPI_NS_REG__SRC_SEL__MODEM_PLL_AUX_SRC                                     0x4
#define   SPI_NS_REG__SRC_SEL__PLL4_AUX_SRC                                          0x5
#define   SPI_NS_REG__SRC_SEL__AUX_PCM_CLK_IN                                        0x6
#define   SPI_NS_REG__SRC_SEL__PLLTEST_CORE_IN                                       0x7
#define   SPI_NS_REG___M                                                  0xFFFFFFFF
#define   SPI_NS_REG___S                                                               0
#define TCXO_NS_REG                                                    (0xA8600150)
#define   TCXO_NS_REG__INTRNL_TCXO_SRC_ENA___M                            0x00000010
#define   TCXO_NS_REG__INTRNL_TCXO_SRC_ENA___S                                         4
#define   TCXO_NS_REG__INTRNL_TCXO_SRC_ENA__ENABLED                                  0x1
#define   TCXO_NS_REG__INTRNL_TCXO_SRC_ENA__DISABLED                                 0x0
#define   TCXO_NS_REG__SC_TCXO_SRC_ENA___M                                0x00000008
#define   TCXO_NS_REG__SC_TCXO_SRC_ENA___S                                             3
#define   TCXO_NS_REG__SC_TCXO_SRC_ENA__ENABLED                                      0x1
#define   TCXO_NS_REG__SC_TCXO_SRC_ENA__DISABLED                                     0x0
#define   TCXO_NS_REG__MSS_TCXO_SRC_ENA___M                               0x00000004
#define   TCXO_NS_REG__MSS_TCXO_SRC_ENA___S                                            2
#define   TCXO_NS_REG__MSS_TCXO_SRC_ENA__ENABLED                                     0x1
#define   TCXO_NS_REG__MSS_TCXO_SRC_ENA__DISABLED                                    0x0
#define   TCXO_NS_REG__TCXO_CLK_INV___M                                   0x00000002
#define   TCXO_NS_REG__TCXO_CLK_INV___S                                                1
#define   TCXO_NS_REG__TCXO_CLK_INV__INVERTED                                        0x1
#define   TCXO_NS_REG__TCXO_CLK_INV__NOT_INVERTED                                    0x0
#define   TCXO_NS_REG__TCXO_CLK_ENA___M                                   0x00000001
#define   TCXO_NS_REG__TCXO_CLK_ENA___S                                                0
#define   TCXO_NS_REG__TCXO_CLK_ENA__ENABLED                                         0x1
#define   TCXO_NS_REG__TCXO_CLK_ENA__DISABLED                                        0x0
#define   TCXO_NS_REG___M                                                 0x0000001F
#define   TCXO_NS_REG___S                                                              0
#define RESET_ALL                                                      (0xA8600200)
#define   RESET_ALL__GLOBAL___M                                           0x00000001
#define   RESET_ALL__GLOBAL___S                                                        0
#define   RESET_ALL__GLOBAL__ACTIVE                                                  0x1
#define   RESET_ALL___M                                                   0x00000001
#define   RESET_ALL___S                                                                0
#define MSS_RESET                                                      (0xA8600204)
#define   MSS_RESET__RESERVED_BITS31_13___M                               0xFFFFC000
#define   MSS_RESET__RESERVED_BITS31_13___S                                           14
#define   MSS_RESET__MSS_CE___M                                           0x00002000
#define   MSS_RESET__MSS_CE___S                                                       13
#define   MSS_RESET__MSS_CE__INACTIVE                                                0x0
#define   MSS_RESET__MSS_CE__ACTIVE                                                  0x1
#define   MSS_RESET__MPM___M                                              0x00001000
#define   MSS_RESET__MPM___S                                                          12
#define   MSS_RESET__MPM__INACTIVE                                                   0x0
#define   MSS_RESET__MPM__ACTIVE                                                     0x1
#define   MSS_RESET__MODEM___M                                            0x00000800
#define   MSS_RESET__MODEM___S                                                        11
#define   MSS_RESET__MODEM__INACTIVE                                                 0x0
#define   MSS_RESET__MODEM__ACTIVE                                                   0x1
#define   MSS_RESET__MARM___M                                             0x00000400
#define   MSS_RESET__MARM___S                                                         10
#define   MSS_RESET__MARM__INACTIVE                                                  0x0
#define   MSS_RESET__MARM__ACTIVE                                                    0x1
#define   MSS_RESET__MAHB0___M                                            0x00000200
#define   MSS_RESET__MAHB0___S                                                         9
#define   MSS_RESET__MAHB0__INACTIVE                                                 0x0
#define   MSS_RESET__MAHB0__ACTIVE                                                   0x1
#define   MSS_RESET__MAHB1___M                                            0x00000100
#define   MSS_RESET__MAHB1___S                                                         8
#define   MSS_RESET__MAHB1__INACTIVE                                                 0x0
#define   MSS_RESET__MAHB1__ACTIVE                                                   0x1
#define   MSS_RESET__PBUS___M                                             0x00000080
#define   MSS_RESET__PBUS___S                                                          7
#define   MSS_RESET__PBUS__INACTIVE                                                  0x0
#define   MSS_RESET__PBUS__ACTIVE                                                    0x1
#define   MSS_RESET__RESERVED_BIT6___M                                    0x00000040
#define   MSS_RESET__RESERVED_BIT6___S                                                 6
#define   MSS_RESET__MSS_SLP___M                                          0x00000020
#define   MSS_RESET__MSS_SLP___S                                                       5
#define   MSS_RESET__MSS_SLP__INACTIVE                                               0x0
#define   MSS_RESET__MSS_SLP__ACTIVE                                                 0x1
#define   MSS_RESET__MARM_ETM___M                                         0x00000010
#define   MSS_RESET__MARM_ETM___S                                                      4
#define   MSS_RESET__MARM_ETM__INACTIVE                                              0x0
#define   MSS_RESET__MARM_ETM__ACTIVE                                                0x1
#define   MSS_RESET__MARM_PBDG___M                                        0x00000008
#define   MSS_RESET__MARM_PBDG___S                                                     3
#define   MSS_RESET__MARM_PBDG__INACTIVE                                             0x0
#define   MSS_RESET__MARM_PBDG__ACTIVE                                               0x1
#define   MSS_RESET__TX_SBI___M                                           0x00000004
#define   MSS_RESET__TX_SBI___S                                                        2
#define   MSS_RESET__TX_SBI__INACTIVE                                                0x0
#define   MSS_RESET__TX_SBI__ACTIVE                                                  0x1
#define   MSS_RESET__TX_SSBI___M                                          0x00000002
#define   MSS_RESET__TX_SSBI___S                                                       1
#define   MSS_RESET__TX_SSBI__INACTIVE                                               0x0
#define   MSS_RESET__TX_SSBI__ACTIVE                                                 0x1
#define   MSS_RESET__PMIC_SSBI___M                                        0x00000001
#define   MSS_RESET__PMIC_SSBI___S                                                     0
#define   MSS_RESET__PMIC_SSBI__INACTIVE                                             0x0
#define   MSS_RESET__PMIC_SSBI__ACTIVE                                               0x1
#define   MSS_RESET___M                                                   0xFFFFFFFF
#define   MSS_RESET___S                                                                0
#define AXI_RESET                                                      (0xA8600208)
#define   AXI_RESET__RESERVED_BITS31_11___M                               0xFFFFF800
#define   AXI_RESET__RESERVED_BITS31_11___S                                           11
#define   AXI_RESET__A9D_AXIBDG___M                                       0x00000400
#define   AXI_RESET__A9D_AXIBDG___S                                                   10
#define   AXI_RESET__A9D_AXIBDG__ACTIVE                                              0x1
#define   AXI_RESET__A9I_AXIBDG___M                                       0x00000200
#define   AXI_RESET__A9I_AXIBDG___S                                                    9
#define   AXI_RESET__A9I_AXIBDG__ACTIVE                                              0x1
#define   AXI_RESET__RESERVED_BIT8___M                                    0x00000100
#define   AXI_RESET__RESERVED_BIT8___S                                                 8
#define   AXI_RESET__ADMC_AXIBDG___M                                      0x00000080
#define   AXI_RESET__ADMC_AXIBDG___S                                                   7
#define   AXI_RESET__ADMC_AXIBDG__ACTIVE                                             0x1
#define   AXI_RESET__AXI___M                                              0x00000040
#define   AXI_RESET__AXI___S                                                           6
#define   AXI_RESET__AXI__ACTIVE                                                     0x1
#define   AXI_RESET__GRP_AXIBDG___M                                       0x00000020
#define   AXI_RESET__GRP_AXIBDG___S                                                    5
#define   AXI_RESET__GRP_AXIBDG__ACTIVE                                              0x1
#define   AXI_RESET__MDMC0_AXIBDG___M                                     0x00000010
#define   AXI_RESET__MDMC0_AXIBDG___S                                                  4
#define   AXI_RESET__MDMC0_AXIBDG__ACTIVE                                            0x1
#define   AXI_RESET__MDP_AXIBDG___M                                       0x00000008
#define   AXI_RESET__MDP_AXIBDG___S                                                    3
#define   AXI_RESET__MDP_AXIBDG__ACTIVE                                              0x1
#define   AXI_RESET__UMDX_AXIBDG___M                                      0x00000004
#define   AXI_RESET__UMDX_AXIBDG___S                                                   2
#define   AXI_RESET__UMDX_AXIBDG__ACTIVE                                             0x1
#define   AXI_RESET__VDC_AXIBDG___M                                       0x00000002
#define   AXI_RESET__VDC_AXIBDG___S                                                    1
#define   AXI_RESET__VDC_AXIBDG__ACTIVE                                              0x1
#define   AXI_RESET__VFE_AXIBDG___M                                       0x00000001
#define   AXI_RESET__VFE_AXIBDG___S                                                    0
#define   AXI_RESET__VFE_AXIBDG__ACTIVE                                              0x1
#define   AXI_RESET___M                                                   0xFFFFFFFF
#define   AXI_RESET___S                                                                0
#define SPSS_RESET                                                     (0xA860020C)
#define   SPSS_RESET__AHB___M                                             0x00000010
#define   SPSS_RESET__AHB___S                                                          4
#define   SPSS_RESET__AHB__ACTIVE                                                    0x1
#define   SPSS_RESET__DBG_TRC___M                                         0x00000008
#define   SPSS_RESET__DBG_TRC___S                                                      3
#define   SPSS_RESET__DBG_TRC__ACTIVE                                                0x1
#define   SPSS_RESET__CORE___M                                            0x00000004
#define   SPSS_RESET__CORE___S                                                         2
#define   SPSS_RESET__CORE__ACTIVE                                                   0x1
#define   SPSS_RESET__CORE_POR___M                                        0x00000002
#define   SPSS_RESET__CORE_POR___S                                                     1
#define   SPSS_RESET__CORE_POR__ACTIVE                                               0x1
#define   SPSS_RESET__POR___M                                             0x00000001
#define   SPSS_RESET__POR___S                                                          0
#define   SPSS_RESET__POR__ACTIVE                                                    0x1
#define   SPSS_RESET___M                                                  0x0000001F
#define   SPSS_RESET___S                                                               0
#define ADSP_RESET                                                     (0xA8600210)
#define   ADSP_RESET__AD6_ETM___M                                         0x00000008
#define   ADSP_RESET__AD6_ETM___S                                                      3
#define   ADSP_RESET__AD6_ETM__ACTIVE                                                0x1
#define   ADSP_RESET__AD6_ISDB___M                                        0x00000004
#define   ADSP_RESET__AD6_ISDB___S                                                     2
#define   ADSP_RESET__AD6_ISDB__ACTIVE                                               0x1
#define   ADSP_RESET__CORE___M                                            0x00000002
#define   ADSP_RESET__CORE___S                                                         1
#define   ADSP_RESET__CORE__ACTIVE                                                   0x1
#define   ADSP_RESET__AD6_SS___M                                          0x00000001
#define   ADSP_RESET__AD6_SS___S                                                       0
#define   ADSP_RESET__AD6_SS__ACTIVE                                                 0x1
#define   ADSP_RESET___M                                                  0x0000000F
#define   ADSP_RESET___S                                                               0
#define APPS_RESET                                                     (0xA8600214)
#define   APPS_RESET__RESERVED_BITS31_20___M                              0xFFF00000
#define   APPS_RESET__RESERVED_BITS31_20___S                                          20
#define   APPS_RESET__MDP_VSYNC___M                                       0x00080000
#define   APPS_RESET__MDP_VSYNC___S                                                   19
#define   APPS_RESET__MDP_VSYNC__ACTIVE                                              0x1
#define   APPS_RESET__USB_PHY___M                                         0x00040000
#define   APPS_RESET__USB_PHY___S                                                     18
#define   APPS_RESET__USB_PHY__ACTIVE                                                0x1
#define   APPS_RESET__USBH_3___M                                          0x00020000
#define   APPS_RESET__USBH_3___S                                                      17
#define   APPS_RESET__USBH_3__ACTIVE                                                 0x1
#define   APPS_RESET__USBH_2___M                                          0x00010000
#define   APPS_RESET__USBH_2___S                                                      16
#define   APPS_RESET__USBH_2__ACTIVE                                                 0x1
#define   APPS_RESET__USBH___M                                            0x00008000
#define   APPS_RESET__USBH___S                                                        15
#define   APPS_RESET__USBH__ACTIVE                                                   0x1
#define   APPS_RESET__MDP___M                                             0x00004000
#define   APPS_RESET__MDP___S                                                         14
#define   APPS_RESET__MDP__ACTIVE                                                    0x1
#define   APPS_RESET__LCD___M                                             0x00002000
#define   APPS_RESET__LCD___S                                                         13
#define   APPS_RESET__LCD__ACTIVE                                                    0x1
#define   APPS_RESET__MDP_PBDG___M                                        0x00001000
#define   APPS_RESET__MDP_PBDG___S                                                    12
#define   APPS_RESET__MDP_PBDG__ACTIVE                                               0x1
#define   APPS_RESET__VFECLK___M                                          0x00000800
#define   APPS_RESET__VFECLK___S                                                      11
#define   APPS_RESET__VFECLK__ACTIVE                                                 0x1
#define   APPS_RESET__ADMCA5_BDG___M                                      0x00000400
#define   APPS_RESET__ADMCA5_BDG___S                                                  10
#define   APPS_RESET__ADMCA5_BDG__ACTIVE                                             0x1
#define   APPS_RESET__ADM___M                                             0x00000200
#define   APPS_RESET__ADM___S                                                          9
#define   APPS_RESET__ADM__ACTIVE                                                    0x1
#define   APPS_RESET__ADMCPB_PBDG___M                                     0x00000100
#define   APPS_RESET__ADMCPB_PBDG___S                                                  8
#define   APPS_RESET__ADMCPB_PBDG__ACTIVE                                            0x1
#define   APPS_RESET__VENC___M                                            0x00000080
#define   APPS_RESET__VENC___S                                                         7
#define   APPS_RESET__VENC__ACTIVE                                                   0x1
#define   APPS_RESET__VDEC___M                                            0x00000040
#define   APPS_RESET__VDEC___S                                                         6
#define   APPS_RESET__VDEC__ACTIVE                                                   0x1
#define   APPS_RESET__EMDH___M                                            0x00000020
#define   APPS_RESET__EMDH___S                                                         5
#define   APPS_RESET__EMDH__ACTIVE                                                   0x1
#define   APPS_RESET__RESERVED_BIT4___M                                   0x00000010
#define   APPS_RESET__RESERVED_BIT4___S                                                4
#define   APPS_RESET__MDC___M                                             0x00000008
#define   APPS_RESET__MDC___S                                                          3
#define   APPS_RESET__MDC__ACTIVE                                                    0x1
#define   APPS_RESET__TV_ENC___M                                          0x00000004
#define   APPS_RESET__TV_ENC___S                                                       2
#define   APPS_RESET__TV_ENC__ACTIVE                                                 0x1
#define   APPS_RESET__RESERVED_BIT1___M                                   0x00000002
#define   APPS_RESET__RESERVED_BIT1___S                                                1
#define   APPS_RESET__VFE_PCLK___M                                        0x00000001
#define   APPS_RESET__VFE_PCLK___S                                                     0
#define   APPS_RESET__VFE_PCLK__ACTIVE                                               0x1
#define   APPS_RESET___M                                                  0xFFFFFFFF
#define   APPS_RESET___S                                                               0
#define ROW_RESET                                                      (0xA8600218)
#define   ROW_RESET__RESERVED_BITS31_29___M                               0xE0000000
#define   ROW_RESET__RESERVED_BITS31_29___S                                           29
#define   ROW_RESET__SDC4___M                                             0x10000000
#define   ROW_RESET__SDC4___S                                                         28
#define   ROW_RESET__SDC4__ACTIVE                                                    0x1
#define   ROW_RESET__SDC3___M                                             0x08000000
#define   ROW_RESET__SDC3___S                                                         27
#define   ROW_RESET__SDC3__ACTIVE                                                    0x1
#define   ROW_RESET__UART2DM___M                                          0x04000000
#define   ROW_RESET__UART2DM___S                                                      26
#define   ROW_RESET__UART2DM__ACTIVE                                                 0x1
#define   ROW_RESET__RESERVED_BITS25_24___M                               0x03000000
#define   ROW_RESET__RESERVED_BITS25_24___S                                           24
#define   ROW_RESET__SMI___M                                              0x00800000
#define   ROW_RESET__SMI___S                                                          23
#define   ROW_RESET__SMI__ACTIVE                                                     0x1
#define   ROW_RESET__EBI1___M                                             0x00400000
#define   ROW_RESET__EBI1___S                                                         22
#define   ROW_RESET__EBI1__ACTIVE                                                    0x1
#define   ROW_RESET__EBI2___M                                             0x00200000
#define   ROW_RESET__EBI2___S                                                         21
#define   ROW_RESET__EBI2__ACTIVE                                                    0x1
#define   ROW_RESET__CE___M                                               0x00100000
#define   ROW_RESET__CE___S                                                           20
#define   ROW_RESET__CE__ACTIVE                                                      0x1
#define   ROW_RESET__CODEC_SSBI___M                                       0x00080000
#define   ROW_RESET__CODEC_SSBI___S                                                   19
#define   ROW_RESET__CODEC_SSBI__ACTIVE                                              0x1
#define   ROW_RESET__PCM___M                                              0x00040000
#define   ROW_RESET__PCM___S                                                          18
#define   ROW_RESET__PCM__ACTIVE                                                     0x1
#define   ROW_RESET__GRP___M                                              0x00020000
#define   ROW_RESET__GRP___S                                                          17
#define   ROW_RESET__GRP__ACTIVE                                                     0x1
#define   ROW_RESET__I2C___M                                              0x00010000
#define   ROW_RESET__I2C___S                                                          16
#define   ROW_RESET__I2C__ACTIVE                                                     0x1
#define   ROW_RESET__ICODEC_RX___M                                        0x00008000
#define   ROW_RESET__ICODEC_RX___S                                                    15
#define   ROW_RESET__ICODEC_RX__ACTIVE                                               0x1
#define   ROW_RESET__ICODEC_TX___M                                        0x00004000
#define   ROW_RESET__ICODEC_TX___S                                                    14
#define   ROW_RESET__ICODEC_TX__ACTIVE                                               0x1
#define   ROW_RESET__IMEM___M                                             0x00002000
#define   ROW_RESET__IMEM___S                                                         13
#define   ROW_RESET__IMEM__ACTIVE                                                    0x1
#define   ROW_RESET__PMDH___M                                             0x00001000
#define   ROW_RESET__PMDH___S                                                         12
#define   ROW_RESET__PMDH__ACTIVE                                                    0x1
#define   ROW_RESET__QMEMBIST___M                                         0x00000800
#define   ROW_RESET__QMEMBIST___S                                                     11
#define   ROW_RESET__QMEMBIST__ACTIVE                                                0x1
#define   ROW_RESET__I2S___M                                              0x00000400
#define   ROW_RESET__I2S___S                                                          10
#define   ROW_RESET__I2S__ACTIVE                                                     0x1
#define   ROW_RESET__SDC1___M                                             0x00000200
#define   ROW_RESET__SDC1___S                                                          9
#define   ROW_RESET__SDC1__ACTIVE                                                    0x1
#define   ROW_RESET__SDC2___M                                             0x00000100
#define   ROW_RESET__SDC2___S                                                          8
#define   ROW_RESET__SDC2__ACTIVE                                                    0x1
#define   ROW_RESET__TCXO4___M                                            0x00000080
#define   ROW_RESET__TCXO4___S                                                         7
#define   ROW_RESET__TCXO4__ACTIVE                                                   0x1
#define   ROW_RESET__TLMM___M                                             0x00000040
#define   ROW_RESET__TLMM___S                                                          6
#define   ROW_RESET__TLMM__ACTIVE                                                    0x1
#define   ROW_RESET__TSIF___M                                             0x00000020
#define   ROW_RESET__TSIF___S                                                          5
#define   ROW_RESET__TSIF__ACTIVE                                                    0x1
#define   ROW_RESET__UART1___M                                            0x00000010
#define   ROW_RESET__UART1___S                                                         4
#define   ROW_RESET__UART1__ACTIVE                                                   0x1
#define   ROW_RESET__UART1DM___M                                          0x00000008
#define   ROW_RESET__UART1DM___S                                                       3
#define   ROW_RESET__UART1DM__ACTIVE                                                 0x1
#define   ROW_RESET__UART2___M                                            0x00000004
#define   ROW_RESET__UART2___S                                                         2
#define   ROW_RESET__UART2__ACTIVE                                                   0x1
#define   ROW_RESET__UART3___M                                            0x00000002
#define   ROW_RESET__UART3___S                                                         1
#define   ROW_RESET__UART3__ACTIVE                                                   0x1
#define   ROW_RESET__SPI___M                                              0x00000001
#define   ROW_RESET__SPI___S                                                           0
#define   ROW_RESET__SPI__ACTIVE                                                     0x1
#define   ROW_RESET___M                                                   0xFFFFFFFF
#define   ROW_RESET___S                                                                0
#define CLK_RESET                                                      (0xA860021C)
#define   CLK_RESET__STATUS___M                                           0x00000003
#define   CLK_RESET__STATUS___S                                                        0
#define   CLK_RESET__STATUS__RESIN_N                                                 0x0
#define   CLK_RESET__STATUS__WDOG_EXPIRED                                            0x1
#define   CLK_RESET___M                                                   0x00000003
#define   CLK_RESET___S                                                                0
#define GLBL_CLK_ENA_2                                                 (0xA8600220)
#define   GLBL_CLK_ENA_2__RESERVED_BITS31_15___M                          0xFFFF8000
#define   GLBL_CLK_ENA_2__RESERVED_BITS31_15___S                                      15
#define   GLBL_CLK_ENA_2__AXI_ADM_CI_CLK_ENA___M                          0x00004000
#define   GLBL_CLK_ENA_2__AXI_ADM_CI_CLK_ENA___S                                      14
#define   GLBL_CLK_ENA_2__AXI_ADM_CI_CLK_ENA__ENABLE                                 0x1
#define   GLBL_CLK_ENA_2__AXI_ADM_CI_CLK_ENA__DISABLE                                0x0
#define   GLBL_CLK_ENA_2__SPI_P_CLK_ENA___M                               0x00002000
#define   GLBL_CLK_ENA_2__SPI_P_CLK_ENA___S                                           13
#define   GLBL_CLK_ENA_2__SPI_P_CLK_ENA__ENABLE                                      0x1
#define   GLBL_CLK_ENA_2__SPI_P_CLK_ENA__DISABLE                                     0x0
#define   GLBL_CLK_ENA_2__VENC_P_CLK_ENA___M                              0x00001000
#define   GLBL_CLK_ENA_2__VENC_P_CLK_ENA___S                                          12
#define   GLBL_CLK_ENA_2__VENC_P_CLK_ENA__ENABLE                                     0x1
#define   GLBL_CLK_ENA_2__VENC_P_CLK_ENA__DISABLE                                    0x0
#define   GLBL_CLK_ENA_2__VDEC_P_CLK_ENA___M                              0x00000800
#define   GLBL_CLK_ENA_2__VDEC_P_CLK_ENA___S                                          11
#define   GLBL_CLK_ENA_2__VDEC_P_CLK_ENA__ENABLE                                     0x1
#define   GLBL_CLK_ENA_2__VDEC_P_CLK_ENA__DISABLE                                    0x0
#define   GLBL_CLK_ENA_2__VFE_P_CLK_ENA___M                               0x00000400
#define   GLBL_CLK_ENA_2__VFE_P_CLK_ENA___S                                           10
#define   GLBL_CLK_ENA_2__VFE_P_CLK_ENA__ENABLE                                      0x1
#define   GLBL_CLK_ENA_2__VFE_P_CLK_ENA__DISABLE                                     0x0
#define   GLBL_CLK_ENA_2__USBH_3_P_CLK_ENA___M                            0x00000200
#define   GLBL_CLK_ENA_2__USBH_3_P_CLK_ENA___S                                         9
#define   GLBL_CLK_ENA_2__USBH_3_P_CLK_ENA__ENABLE                                   0x1
#define   GLBL_CLK_ENA_2__USBH_3_P_CLK_ENA__DISABLE                                  0x0
#define   GLBL_CLK_ENA_2__USBH_2_P_CLK_ENA___M                            0x00000100
#define   GLBL_CLK_ENA_2__USBH_2_P_CLK_ENA___S                                         8
#define   GLBL_CLK_ENA_2__USBH_2_P_CLK_ENA__ENABLE                                   0x1
#define   GLBL_CLK_ENA_2__USBH_2_P_CLK_ENA__DISABLE                                  0x0
#define   GLBL_CLK_ENA_2__USBH_P_CLK_ENA___M                              0x00000080
#define   GLBL_CLK_ENA_2__USBH_P_CLK_ENA___S                                           7
#define   GLBL_CLK_ENA_2__USBH_P_CLK_ENA__ENABLE                                     0x1
#define   GLBL_CLK_ENA_2__USBH_P_CLK_ENA__DISABLE                                    0x0
#define   GLBL_CLK_ENA_2__MDP_P_CLK_ENA___M                               0x00000040
#define   GLBL_CLK_ENA_2__MDP_P_CLK_ENA___S                                            6
#define   GLBL_CLK_ENA_2__MDP_P_CLK_ENA__ENABLE                                      0x1
#define   GLBL_CLK_ENA_2__MDP_P_CLK_ENA__DISABLE                                     0x0
#define   GLBL_CLK_ENA_2__MSS_P_CLK_ENA___M                               0x00000020
#define   GLBL_CLK_ENA_2__MSS_P_CLK_ENA___S                                            5
#define   GLBL_CLK_ENA_2__MSS_P_CLK_ENA__ENABLE                                      0x1
#define   GLBL_CLK_ENA_2__MSS_P_CLK_ENA__DISABLE                                     0x0
#define   GLBL_CLK_ENA_2__PMDH_P_CLK_ENA___M                              0x00000010
#define   GLBL_CLK_ENA_2__PMDH_P_CLK_ENA___S                                           4
#define   GLBL_CLK_ENA_2__PMDH_P_CLK_ENA__ENABLE                                     0x1
#define   GLBL_CLK_ENA_2__PMDH_P_CLK_ENA__DISABLE                                    0x0
#define   GLBL_CLK_ENA_2__EMDH_P_CLK_ENA___M                              0x00000008
#define   GLBL_CLK_ENA_2__EMDH_P_CLK_ENA___S                                           3
#define   GLBL_CLK_ENA_2__EMDH_P_CLK_ENA__ENABLE                                     0x1
#define   GLBL_CLK_ENA_2__EMDH_P_CLK_ENA__DISABLE                                    0x0
#define   GLBL_CLK_ENA_2__AUDIO_P_CLK_ENA___M                             0x00000004
#define   GLBL_CLK_ENA_2__AUDIO_P_CLK_ENA___S                                          2
#define   GLBL_CLK_ENA_2__AUDIO_P_CLK_ENA__ENABLE                                    0x1
#define   GLBL_CLK_ENA_2__AUDIO_P_CLK_ENA__DISABLE                                   0x0
#define   GLBL_CLK_ENA_2__RESERVED_BITS1_0___M                            0x00000003
#define   GLBL_CLK_ENA_2__RESERVED_BITS1_0___S                                         0
#define   GLBL_CLK_ENA_2___M                                              0xFFFFFFFF
#define   GLBL_CLK_ENA_2___S                                                           0
#define GLBL_CLK_STATE_2                                               (0xA8600224)
#define   GLBL_CLK_STATE_2__RESERVED_BITS31_24___M                        0xFF000000
#define   GLBL_CLK_STATE_2__RESERVED_BITS31_24___S                                    24
#define   GLBL_CLK_STATE_2__EBI1_SYNC_2X_CLK___M                          0x00800000
#define   GLBL_CLK_STATE_2__EBI1_SYNC_2X_CLK___S                                      23
#define   GLBL_CLK_STATE_2__EBI1_SYNC_2X_CLK__HALTED                                 0x1
#define   GLBL_CLK_STATE_2__EBI1_SYNC_2X_CLK__NOT_HALTED                             0x0
#define   GLBL_CLK_STATE_2__EBI1_ASYNC_2X_CLK___M                         0x00400000
#define   GLBL_CLK_STATE_2__EBI1_ASYNC_2X_CLK___S                                     22
#define   GLBL_CLK_STATE_2__EBI1_ASYNC_2X_CLK__HALTED                                0x1
#define   GLBL_CLK_STATE_2__EBI1_ASYNC_2X_CLK__NOT_HALTED                            0x0
#define   GLBL_CLK_STATE_2__RESERVED_BITS21_16___M                        0x003F0000
#define   GLBL_CLK_STATE_2__RESERVED_BITS21_16___S                                    16
#define   GLBL_CLK_STATE_2__SMI_SYNC_2X_CLK___M                           0x00008000
#define   GLBL_CLK_STATE_2__SMI_SYNC_2X_CLK___S                                       15
#define   GLBL_CLK_STATE_2__SMI_SYNC_2X_CLK__HALTED                                  0x1
#define   GLBL_CLK_STATE_2__SMI_SYNC_2X_CLK__NOT_HALTED                              0x0
#define   GLBL_CLK_STATE_2__AXI_ADM_CI_CLK___M                            0x00004000
#define   GLBL_CLK_STATE_2__AXI_ADM_CI_CLK___S                                        14
#define   GLBL_CLK_STATE_2__AXI_ADM_CI_CLK__HALTED                                   0x1
#define   GLBL_CLK_STATE_2__AXI_ADM_CI_CLK__NOT_HALTED                               0x0
#define   GLBL_CLK_STATE_2__SPI_P_CLK___M                                 0x00002000
#define   GLBL_CLK_STATE_2__SPI_P_CLK___S                                             13
#define   GLBL_CLK_STATE_2__SPI_P_CLK__HALTED                                        0x1
#define   GLBL_CLK_STATE_2__SPI_P_CLK__NOT_HALTED                                    0x0
#define   GLBL_CLK_STATE_2__VENC_P_CLK___M                                0x00001000
#define   GLBL_CLK_STATE_2__VENC_P_CLK___S                                            12
#define   GLBL_CLK_STATE_2__VENC_P_CLK__HALTED                                       0x1
#define   GLBL_CLK_STATE_2__VENC_P_CLK__NOT_HALTED                                   0x0
#define   GLBL_CLK_STATE_2__VDEC_P_CLK___M                                0x00000800
#define   GLBL_CLK_STATE_2__VDEC_P_CLK___S                                            11
#define   GLBL_CLK_STATE_2__VDEC_P_CLK__HALTED                                       0x1
#define   GLBL_CLK_STATE_2__VDEC_P_CLK__NOT_HALTED                                   0x0
#define   GLBL_CLK_STATE_2__VFE_P_CLK___M                                 0x00000400
#define   GLBL_CLK_STATE_2__VFE_P_CLK___S                                             10
#define   GLBL_CLK_STATE_2__VFE_P_CLK__HALTED                                        0x1
#define   GLBL_CLK_STATE_2__VFE_P_CLK__NOT_HALTED                                    0x0
#define   GLBL_CLK_STATE_2__USBH_3_P_CLK___M                              0x00000200
#define   GLBL_CLK_STATE_2__USBH_3_P_CLK___S                                           9
#define   GLBL_CLK_STATE_2__USBH_3_P_CLK__HALTED                                     0x1
#define   GLBL_CLK_STATE_2__USBH_3_P_CLK__NOT_HALTED                                 0x0
#define   GLBL_CLK_STATE_2__USBH_2_P_CLK___M                              0x00000100
#define   GLBL_CLK_STATE_2__USBH_2_P_CLK___S                                           8
#define   GLBL_CLK_STATE_2__USBH_2_P_CLK__HALTED                                     0x1
#define   GLBL_CLK_STATE_2__USBH_2_P_CLK__NOT_HALTED                                 0x0
#define   GLBL_CLK_STATE_2__USBH_P_CLK___M                                0x00000080
#define   GLBL_CLK_STATE_2__USBH_P_CLK___S                                             7
#define   GLBL_CLK_STATE_2__USBH_P_CLK__HALTED                                       0x1
#define   GLBL_CLK_STATE_2__USBH_P_CLK__NOT_HALTED                                   0x0
#define   GLBL_CLK_STATE_2__MDP_P_CLK___M                                 0x00000040
#define   GLBL_CLK_STATE_2__MDP_P_CLK___S                                              6
#define   GLBL_CLK_STATE_2__MDP_P_CLK__HALTED                                        0x1
#define   GLBL_CLK_STATE_2__MDP_P_CLK__NOT_HALTED                                    0x0
#define   GLBL_CLK_STATE_2__MSS_P_CLK___M                                 0x00000020
#define   GLBL_CLK_STATE_2__MSS_P_CLK___S                                              5
#define   GLBL_CLK_STATE_2__MSS_P_CLK__HALTED                                        0x1
#define   GLBL_CLK_STATE_2__MSS_P_CLK__NOT_HALTED                                    0x0
#define   GLBL_CLK_STATE_2__PMDH_P_CLK___M                                0x00000010
#define   GLBL_CLK_STATE_2__PMDH_P_CLK___S                                             4
#define   GLBL_CLK_STATE_2__PMDH_P_CLK__HALTED                                       0x1
#define   GLBL_CLK_STATE_2__PMDH_P_CLK__NOT_HALTED                                   0x0
#define   GLBL_CLK_STATE_2__EMDH_P_CLK___M                                0x00000008
#define   GLBL_CLK_STATE_2__EMDH_P_CLK___S                                             3
#define   GLBL_CLK_STATE_2__EMDH_P_CLK__HALTED                                       0x1
#define   GLBL_CLK_STATE_2__EMDH_P_CLK__NOT_HALTED                                   0x0
#define   GLBL_CLK_STATE_2__AUDIO_P_CLK___M                               0x00000004
#define   GLBL_CLK_STATE_2__AUDIO_P_CLK___S                                            2
#define   GLBL_CLK_STATE_2__AUDIO_P_CLK__HALTED                                      0x1
#define   GLBL_CLK_STATE_2__AUDIO_P_CLK__NOT_HALTED                                  0x0
#define   GLBL_CLK_STATE_2__RESERVED_BITS1_0___M                          0x00000003
#define   GLBL_CLK_STATE_2__RESERVED_BITS1_0___S                                       0
#define   GLBL_CLK_STATE_2___M                                            0xFFFFFFFF
#define   GLBL_CLK_STATE_2___S                                                         0
#define GLBL_CLK_INV_2                                                 (0xA8600238)
#define   GLBL_CLK_INV_2__RESERVED_BITS31_15___M                          0xFFFF8000
#define   GLBL_CLK_INV_2__RESERVED_BITS31_15___S                                      15
#define   GLBL_CLK_INV_2__AXI_ADM_CI_CLK_INV___M                          0x00004000
#define   GLBL_CLK_INV_2__AXI_ADM_CI_CLK_INV___S                                      14
#define   GLBL_CLK_INV_2__AXI_ADM_CI_CLK_INV__INVERTED                               0x1
#define   GLBL_CLK_INV_2__AXI_ADM_CI_CLK_INV__NOT_INVERTED                           0x0
#define   GLBL_CLK_INV_2__SPI_P_CLK_INV___M                               0x00002000
#define   GLBL_CLK_INV_2__SPI_P_CLK_INV___S                                           13
#define   GLBL_CLK_INV_2__SPI_P_CLK_INV__INVERTED                                    0x1
#define   GLBL_CLK_INV_2__SPI_P_CLK_INV__NOT_INVERTED                                0x0
#define   GLBL_CLK_INV_2__VENC_P_CLK_INV___M                              0x00001000
#define   GLBL_CLK_INV_2__VENC_P_CLK_INV___S                                          12
#define   GLBL_CLK_INV_2__VENC_P_CLK_INV__INVERTED                                   0x1
#define   GLBL_CLK_INV_2__VENC_P_CLK_INV__NOT_INVERTED                               0x0
#define   GLBL_CLK_INV_2__VDEC_P_CLK_INV___M                              0x00000800
#define   GLBL_CLK_INV_2__VDEC_P_CLK_INV___S                                          11
#define   GLBL_CLK_INV_2__VDEC_P_CLK_INV__INVERTED                                   0x1
#define   GLBL_CLK_INV_2__VDEC_P_CLK_INV__NOT_INVERTED                               0x0
#define   GLBL_CLK_INV_2__VFE_P_CLK_INV___M                               0x00000400
#define   GLBL_CLK_INV_2__VFE_P_CLK_INV___S                                           10
#define   GLBL_CLK_INV_2__VFE_P_CLK_INV__INVERTED                                    0x1
#define   GLBL_CLK_INV_2__VFE_P_CLK_INV__NOT_INVERTED                                0x0
#define   GLBL_CLK_INV_2__USBH_3_P_CLK_INV___M                            0x00000200
#define   GLBL_CLK_INV_2__USBH_3_P_CLK_INV___S                                         9
#define   GLBL_CLK_INV_2__USBH_3_P_CLK_INV__INVERTED                                 0x1
#define   GLBL_CLK_INV_2__USBH_3_P_CLK_INV__NOT_INVERTED                             0x0
#define   GLBL_CLK_INV_2__USBH_2_P_CLK_INV___M                            0x00000100
#define   GLBL_CLK_INV_2__USBH_2_P_CLK_INV___S                                         8
#define   GLBL_CLK_INV_2__USBH_2_P_CLK_INV__INVERTED                                 0x1
#define   GLBL_CLK_INV_2__USBH_2_P_CLK_INV__NOT_INVERTED                             0x0
#define   GLBL_CLK_INV_2__USBH_P_CLK_INV___M                              0x00000080
#define   GLBL_CLK_INV_2__USBH_P_CLK_INV___S                                           7
#define   GLBL_CLK_INV_2__USBH_P_CLK_INV__INVERTED                                   0x1
#define   GLBL_CLK_INV_2__USBH_P_CLK_INV__NOT_INVERTED                               0x0
#define   GLBL_CLK_INV_2__MDP_P_CLK_INV___M                               0x00000040
#define   GLBL_CLK_INV_2__MDP_P_CLK_INV___S                                            6
#define   GLBL_CLK_INV_2__MDP_P_CLK_INV__INVERTED                                    0x1
#define   GLBL_CLK_INV_2__MDP_P_CLK_INV__NOT_INVERTED                                0x0
#define   GLBL_CLK_INV_2__MSS_P_CLK_INV___M                               0x00000020
#define   GLBL_CLK_INV_2__MSS_P_CLK_INV___S                                            5
#define   GLBL_CLK_INV_2__MSS_P_CLK_INV__INVERTED                                    0x1
#define   GLBL_CLK_INV_2__MSS_P_CLK_INV__NOT_INVERTED                                0x0
#define   GLBL_CLK_INV_2__PMDH_P_CLK_INV___M                              0x00000010
#define   GLBL_CLK_INV_2__PMDH_P_CLK_INV___S                                           4
#define   GLBL_CLK_INV_2__PMDH_P_CLK_INV__INVERTED                                   0x1
#define   GLBL_CLK_INV_2__PMDH_P_CLK_INV__NOT_INVERTED                               0x0
#define   GLBL_CLK_INV_2__EMDH_P_CLK_INV___M                              0x00000008
#define   GLBL_CLK_INV_2__EMDH_P_CLK_INV___S                                           3
#define   GLBL_CLK_INV_2__EMDH_P_CLK_INV__INVERTED                                   0x1
#define   GLBL_CLK_INV_2__EMDH_P_CLK_INV__NOT_INVERTED                               0x0
#define   GLBL_CLK_INV_2__AUDIO_P_CLK_INV___M                             0x00000004
#define   GLBL_CLK_INV_2__AUDIO_P_CLK_INV___S                                          2
#define   GLBL_CLK_INV_2__AUDIO_P_CLK_INV__INVERTED                                  0x1
#define   GLBL_CLK_INV_2__AUDIO_P_CLK_INV__NO_INVERTED                               0x0
#define   GLBL_CLK_INV_2__RESERVED_BITS1_0___M                            0x00000003
#define   GLBL_CLK_INV_2__RESERVED_BITS1_0___S                                         0
#define   GLBL_CLK_INV_2___M                                              0xFFFFFFFF
#define   GLBL_CLK_INV_2___S                                                           0
#define GLBL_SLEEP_EN_2                                                (0xA860023C)
#define   GLBL_SLEEP_EN_2__RESERVED_BITS31_24___M                         0xFF000000
#define   GLBL_SLEEP_EN_2__RESERVED_BITS31_24___S                                     24
#define   GLBL_SLEEP_EN_2__RESERVED_BITS31_24__ENABLE                                0x1
#define   GLBL_SLEEP_EN_2__RESERVED_BITS31_24__DISABLE                               0x0
#define   GLBL_SLEEP_EN_2__EBI1_SYNC_2X_CLK___M                           0x00800000
#define   GLBL_SLEEP_EN_2__EBI1_SYNC_2X_CLK___S                                       23
#define   GLBL_SLEEP_EN_2__EBI1_SYNC_2X_CLK__ENABLE                                  0x1
#define   GLBL_SLEEP_EN_2__EBI1_SYNC_2X_CLK__DISABLE                                 0x0
#define   GLBL_SLEEP_EN_2__RESERVED_BITS22_16___M                         0x007F0000
#define   GLBL_SLEEP_EN_2__RESERVED_BITS22_16___S                                     16
#define   GLBL_SLEEP_EN_2__SMI_SYNC_2X_CLK___M                            0x00008000
#define   GLBL_SLEEP_EN_2__SMI_SYNC_2X_CLK___S                                        15
#define   GLBL_SLEEP_EN_2__SMI_SYNC_2X_CLK__ENABLE                                   0x1
#define   GLBL_SLEEP_EN_2__SMI_SYNC_2X_CLK__DISABLE                                  0x0
#define   GLBL_SLEEP_EN_2__AXI_ADM_CI_CLK___M                             0x00004000
#define   GLBL_SLEEP_EN_2__AXI_ADM_CI_CLK___S                                         14
#define   GLBL_SLEEP_EN_2__AXI_ADM_CI_CLK__ENABLE                                    0x1
#define   GLBL_SLEEP_EN_2__AXI_ADM_CI_CLK__DISABLE                                   0x0
#define   GLBL_SLEEP_EN_2__SPI_P_CLK___M                                  0x00002000
#define   GLBL_SLEEP_EN_2__SPI_P_CLK___S                                              13
#define   GLBL_SLEEP_EN_2__SPI_P_CLK__ENABLE                                         0x1
#define   GLBL_SLEEP_EN_2__SPI_P_CLK__DISABLE                                        0x0
#define   GLBL_SLEEP_EN_2__VENC_P_CLK___M                                 0x00001000
#define   GLBL_SLEEP_EN_2__VENC_P_CLK___S                                             12
#define   GLBL_SLEEP_EN_2__VENC_P_CLK__ENABLE                                        0x1
#define   GLBL_SLEEP_EN_2__VENC_P_CLK__DISABLE                                       0x0
#define   GLBL_SLEEP_EN_2__VDEC_P_CLK___M                                 0x00000800
#define   GLBL_SLEEP_EN_2__VDEC_P_CLK___S                                             11
#define   GLBL_SLEEP_EN_2__VDEC_P_CLK__ENABLE                                        0x1
#define   GLBL_SLEEP_EN_2__VDEC_P_CLK__DISABLE                                       0x0
#define   GLBL_SLEEP_EN_2__VFE_P_CLK___M                                  0x00000400
#define   GLBL_SLEEP_EN_2__VFE_P_CLK___S                                              10
#define   GLBL_SLEEP_EN_2__VFE_P_CLK__ENABLE                                         0x1
#define   GLBL_SLEEP_EN_2__VFE_P_CLK__DISABLE                                        0x0
#define   GLBL_SLEEP_EN_2__USBH_3_P_CLK___M                               0x00000200
#define   GLBL_SLEEP_EN_2__USBH_3_P_CLK___S                                            9
#define   GLBL_SLEEP_EN_2__USBH_3_P_CLK__ENABLE                                      0x1
#define   GLBL_SLEEP_EN_2__USBH_3_P_CLK__DISABLE                                     0x0
#define   GLBL_SLEEP_EN_2__USBH_2_P_CLK___M                               0x00000100
#define   GLBL_SLEEP_EN_2__USBH_2_P_CLK___S                                            8
#define   GLBL_SLEEP_EN_2__USBH_2_P_CLK__ENABLE                                      0x1
#define   GLBL_SLEEP_EN_2__USBH_2_P_CLK__DISABLE                                     0x0
#define   GLBL_SLEEP_EN_2__USBH_P_CLK___M                                 0x00000080
#define   GLBL_SLEEP_EN_2__USBH_P_CLK___S                                              7
#define   GLBL_SLEEP_EN_2__USBH_P_CLK__ENABLE                                        0x1
#define   GLBL_SLEEP_EN_2__USBH_P_CLK__DISABLE                                       0x0
#define   GLBL_SLEEP_EN_2__MDP_P_CLK___M                                  0x00000040
#define   GLBL_SLEEP_EN_2__MDP_P_CLK___S                                               6
#define   GLBL_SLEEP_EN_2__MDP_P_CLK__ENABLE                                         0x1
#define   GLBL_SLEEP_EN_2__MDP_P_CLK__DISABLE                                        0x0
#define   GLBL_SLEEP_EN_2__MSS_P_CLK___M                                  0x00000020
#define   GLBL_SLEEP_EN_2__MSS_P_CLK___S                                               5
#define   GLBL_SLEEP_EN_2__MSS_P_CLK__ENABLE                                         0x1
#define   GLBL_SLEEP_EN_2__MSS_P_CLK__DISABLE                                        0x0
#define   GLBL_SLEEP_EN_2__PMDH_P_CLK___M                                 0x00000010
#define   GLBL_SLEEP_EN_2__PMDH_P_CLK___S                                              4
#define   GLBL_SLEEP_EN_2__PMDH_P_CLK__ENABLE                                        0x1
#define   GLBL_SLEEP_EN_2__PMDH_P_CLK__DISABLE                                       0x0
#define   GLBL_SLEEP_EN_2__EMDH_P_CLK___M                                 0x00000008
#define   GLBL_SLEEP_EN_2__EMDH_P_CLK___S                                              3
#define   GLBL_SLEEP_EN_2__EMDH_P_CLK__ENABLE                                        0x1
#define   GLBL_SLEEP_EN_2__EMDH_P_CLK__DISABLE                                       0x0
#define   GLBL_SLEEP_EN_2__AUDIO_P_CLK___M                                0x00000004
#define   GLBL_SLEEP_EN_2__AUDIO_P_CLK___S                                             2
#define   GLBL_SLEEP_EN_2__AUDIO_P_CLK__ENABLE                                       0x1
#define   GLBL_SLEEP_EN_2__AUDIO_P_CLK__DISABLE                                      0x0
#define   GLBL_SLEEP_EN_2__RESERVED_BITS1_0___M                           0x00000003
#define   GLBL_SLEEP_EN_2__RESERVED_BITS1_0___S                                        0
#define   GLBL_SLEEP_EN_2___M                                             0xFFFFFFFF
#define   GLBL_SLEEP_EN_2___S                                                          0
#define CLK_HALT_STATEC                                                (0xA8600240)
#define   CLK_HALT_STATEC__RESERVED_BITS31_6___M                          0xFFFFFFC0
#define   CLK_HALT_STATEC__RESERVED_BITS31_6___S                                       6
#define   CLK_HALT_STATEC__INTRNL_TCXO_SRC___M                            0x00000020
#define   CLK_HALT_STATEC__INTRNL_TCXO_SRC___S                                         5
#define   CLK_HALT_STATEC__INTRNL_TCXO_SRC__HALTED                                   0x1
#define   CLK_HALT_STATEC__INTRNL_TCXO_SRC__NOT_HALTED                               0x0
#define   CLK_HALT_STATEC__SC_TCXO_SRC___M                                0x00000010
#define   CLK_HALT_STATEC__SC_TCXO_SRC___S                                             4
#define   CLK_HALT_STATEC__SC_TCXO_SRC__HALTED                                       0x1
#define   CLK_HALT_STATEC__SC_TCXO_SRC__NOT_HALTED                                   0x0
#define   CLK_HALT_STATEC__MSS_TCXO_SRC___M                               0x00000008
#define   CLK_HALT_STATEC__MSS_TCXO_SRC___S                                            3
#define   CLK_HALT_STATEC__MSS_TCXO_SRC__HALTED                                      0x1
#define   CLK_HALT_STATEC__MSS_TCXO_SRC__NOT_HALTED                                  0x0
#define   CLK_HALT_STATEC__TCXO_CLK___M                                   0x00000004
#define   CLK_HALT_STATEC__TCXO_CLK___S                                                2
#define   CLK_HALT_STATEC__TCXO_CLK__HALTED                                          0x1
#define   CLK_HALT_STATEC__TCXO_CLK__NOT_HALTED                                      0x0
#define   CLK_HALT_STATEC__EMDH_CLK___M                                   0x00000002
#define   CLK_HALT_STATEC__EMDH_CLK___S                                                1
#define   CLK_HALT_STATEC__EMDH_CLK__HALTED                                          0x1
#define   CLK_HALT_STATEC__EMDH_CLK__NOT_HALTED                                      0x0
#define   CLK_HALT_STATEC__PMDH_CLK___M                                   0x00000001
#define   CLK_HALT_STATEC__PMDH_CLK___S                                                0
#define   CLK_HALT_STATEC__PMDH_CLK__HALTED                                          0x1
#define   CLK_HALT_STATEC__PMDH_CLK__NOT_HALTED                                      0x0
#define   CLK_HALT_STATEC___M                                             0xFFFFFFFF
#define   CLK_HALT_STATEC___S                                                          0
#define VDD_VFE_GFS_CTL                                                (0xA8600280)
#define   VDD_VFE_GFS_CTL__VDD_VFE_GFS_EN___M                             0x00000100
#define   VDD_VFE_GFS_CTL__VDD_VFE_GFS_EN___S                                          8
#define   VDD_VFE_GFS_CTL__RESERVED_BITS7_5___M                           0x000000E0
#define   VDD_VFE_GFS_CTL__RESERVED_BITS7_5___S                                        5
#define   VDD_VFE_GFS_CTL__VDD_VFE_GFS_CNT___M                            0x0000001F
#define   VDD_VFE_GFS_CTL__VDD_VFE_GFS_CNT___S                                         0
#define   VDD_VFE_GFS_CTL___M                                             0x000001FF
#define   VDD_VFE_GFS_CTL___S                                                          0
#define VDD_GRP_GFS_CTL                                                (0xA8600284)
#define   VDD_GRP_GFS_CTL__VDD_GRP_GFS_EN___M                             0x00000100
#define   VDD_GRP_GFS_CTL__VDD_GRP_GFS_EN___S                                          8
#define   VDD_GRP_GFS_CTL__RESERVED_BITS7_5___M                           0x000000E0
#define   VDD_GRP_GFS_CTL__RESERVED_BITS7_5___S                                        5
#define   VDD_GRP_GFS_CTL__VDD_GRP_GFS_CNT___M                            0x0000001F
#define   VDD_GRP_GFS_CTL__VDD_GRP_GFS_CNT___S                                         0
#define   VDD_GRP_GFS_CTL___M                                             0x000001FF
#define   VDD_GRP_GFS_CTL___S                                                          0
#define VDD_VDEC_GFS_CTL                                               (0xA8600288)
#define   VDD_VDEC_GFS_CTL__VDD_VDEC_GFS_EN___M                           0x00000100
#define   VDD_VDEC_GFS_CTL__VDD_VDEC_GFS_EN___S                                        8
#define   VDD_VDEC_GFS_CTL__RESERVED_BITS7_5___M                          0x000000E0
#define   VDD_VDEC_GFS_CTL__RESERVED_BITS7_5___S                                       5
#define   VDD_VDEC_GFS_CTL__VDD_VDEC_GFS_CNT___M                          0x0000001F
#define   VDD_VDEC_GFS_CTL__VDD_VDEC_GFS_CNT___S                                       0
#define   VDD_VDEC_GFS_CTL___M                                            0x000001FF
#define   VDD_VDEC_GFS_CTL___S                                                         0
#define VDD_MDP_GFS_CTL                                                (0xA860028C)
#define   VDD_MDP_GFS_CTL__VDD_MDP_GFS_EN___M                             0x00000100
#define   VDD_MDP_GFS_CTL__VDD_MDP_GFS_EN___S                                          8
#define   VDD_MDP_GFS_CTL__RESERVED_BITS7_5___M                           0x000000E0
#define   VDD_MDP_GFS_CTL__RESERVED_BITS7_5___S                                        5
#define   VDD_MDP_GFS_CTL__VDD_MDP_GFS_CNT___M                            0x0000001F
#define   VDD_MDP_GFS_CTL__VDD_MDP_GFS_CNT___S                                         0
#define   VDD_MDP_GFS_CTL___M                                             0x000001FF
#define   VDD_MDP_GFS_CTL___S                                                          0
#define MSM_RAIL_CLAMP_IO                                              (0xA8600290)
#define   MSM_RAIL_CLAMP_IO__RESERVED_BITS31_8___M                        0xFFFFFF00
#define   MSM_RAIL_CLAMP_IO__RESERVED_BITS31_8___S                                     8
#define   MSM_RAIL_CLAMP_IO__VDD_VENC_CLAMP___M                           0x00000080
#define   MSM_RAIL_CLAMP_IO__VDD_VENC_CLAMP___S                                        7
#define   MSM_RAIL_CLAMP_IO__VDD_ADSP_CLAMP___M                           0x00000040
#define   MSM_RAIL_CLAMP_IO__VDD_ADSP_CLAMP___S                                        6
#define   MSM_RAIL_CLAMP_IO__VDD_APC_CLAMP___M                            0x00000020
#define   MSM_RAIL_CLAMP_IO__VDD_APC_CLAMP___S                                         5
#define   MSM_RAIL_CLAMP_IO__RESERVED_BIT4___M                            0x00000010
#define   MSM_RAIL_CLAMP_IO__RESERVED_BIT4___S                                         4
#define   MSM_RAIL_CLAMP_IO__VDD_VFE_CLAMP___M                            0x00000008
#define   MSM_RAIL_CLAMP_IO__VDD_VFE_CLAMP___S                                         3
#define   MSM_RAIL_CLAMP_IO__VDD_GRP_CLAMP___M                            0x00000004
#define   MSM_RAIL_CLAMP_IO__VDD_GRP_CLAMP___S                                         2
#define   MSM_RAIL_CLAMP_IO__VDD_VDEC_CLAMP___M                           0x00000002
#define   MSM_RAIL_CLAMP_IO__VDD_VDEC_CLAMP___S                                        1
#define   MSM_RAIL_CLAMP_IO__VDD_MDP_CLAMP___M                            0x00000001
#define   MSM_RAIL_CLAMP_IO__VDD_MDP_CLAMP___S                                         0
#define   MSM_RAIL_CLAMP_IO___M                                           0xFFFFFFFF
#define   MSM_RAIL_CLAMP_IO___S                                                        0
#define GFS_CTL_STATUS                                                 (0xA8600294)
#define   GFS_CTL_STATUS__VENC_GFS_EN_ALL___M                             0x00000010
#define   GFS_CTL_STATUS__VENC_GFS_EN_ALL___S                                          4
#define   GFS_CTL_STATUS__VENC_GFS_EN_ALL__DISABLED                                  0x0
#define   GFS_CTL_STATUS__VENC_GFS_EN_ALL__ENABLED                                   0x1
#define   GFS_CTL_STATUS__VFE_GFS_EN_ALL___M                              0x00000008
#define   GFS_CTL_STATUS__VFE_GFS_EN_ALL___S                                           3
#define   GFS_CTL_STATUS__VFE_GFS_EN_ALL__DISABLED                                   0x0
#define   GFS_CTL_STATUS__VFE_GFS_EN_ALL__ENABLED                                    0x1
#define   GFS_CTL_STATUS__GRP_GFS_EN_ALL___M                              0x00000004
#define   GFS_CTL_STATUS__GRP_GFS_EN_ALL___S                                           2
#define   GFS_CTL_STATUS__GRP_GFS_EN_ALL__DISABLED                                   0x0
#define   GFS_CTL_STATUS__GRP_GFS_EN_ALL__ENABLED                                    0x1
#define   GFS_CTL_STATUS__VDEC_GFS_EN_ALL___M                             0x00000002
#define   GFS_CTL_STATUS__VDEC_GFS_EN_ALL___S                                          1
#define   GFS_CTL_STATUS__VDEC_GFS_EN_ALL__DISABLED                                  0x0
#define   GFS_CTL_STATUS__VDEC_GFS_EN_ALL__ENABLED                                   0x1
#define   GFS_CTL_STATUS__MDP_GFS_EN_ALL___M                              0x00000001
#define   GFS_CTL_STATUS__MDP_GFS_EN_ALL___S                                           0
#define   GFS_CTL_STATUS__MDP_GFS_EN_ALL__DISABLED                                   0x0
#define   GFS_CTL_STATUS__MDP_GFS_EN_ALL__ENABLED                                    0x1
#define   GFS_CTL_STATUS___M                                              0x0000001F
#define   GFS_CTL_STATUS___S                                                           0
#define VDD_APC_PLEVEL0                                                (0xA8600298)
#define   VDD_APC_PLEVEL0__VREG_EN___M                                    0x00000080
#define   VDD_APC_PLEVEL0__VREG_EN___S                                                 7
#define   VDD_APC_PLEVEL0__VREG_PD_EN___M                                 0x00000040
#define   VDD_APC_PLEVEL0__VREG_PD_EN___S                                              6
#define   VDD_APC_PLEVEL0__VREG_PD_EN__DISABLE_ACTIVE_PULL_DOWN                      0x0
#define   VDD_APC_PLEVEL0__VREG_PD_EN__ENABLE_ACTIVE_PULL_DOWN                       0x1
#define   VDD_APC_PLEVEL0__VREG_VREF_SEL___M                              0x00000020
#define   VDD_APC_PLEVEL0__VREG_VREF_SEL___S                                           5
#define   VDD_APC_PLEVEL0__VREG_VREF_SEL__SELECT_1_25V_REF                           0x0
#define   VDD_APC_PLEVEL0__VREG_VREF_SEL__SELECT_0_625V_REF                          0x1
#define   VDD_APC_PLEVEL0__VREG_LVL___M                                   0x0000001F
#define   VDD_APC_PLEVEL0__VREG_LVL___S                                                0
#define   VDD_APC_PLEVEL0___M                                             0x000000FF
#define   VDD_APC_PLEVEL0___S                                                          0
#define VDD_APC_PLEVEL1                                                (0xA860029C)
#define   VDD_APC_PLEVEL1__VREG_EN___M                                    0x00000080
#define   VDD_APC_PLEVEL1__VREG_EN___S                                                 7
#define   VDD_APC_PLEVEL1__VREG_PD_EN___M                                 0x00000040
#define   VDD_APC_PLEVEL1__VREG_PD_EN___S                                              6
#define   VDD_APC_PLEVEL1__VREG_PD_EN__DISABLE_ACTIVE_PULL_DOWN                      0x0
#define   VDD_APC_PLEVEL1__VREG_PD_EN__ENABLE_ACTIVE_PULL_DOWN                       0x1
#define   VDD_APC_PLEVEL1__VREG_VREF_SEL___M                              0x00000020
#define   VDD_APC_PLEVEL1__VREG_VREF_SEL___S                                           5
#define   VDD_APC_PLEVEL1__VREG_VREF_SEL__SELECT_1_25V_REF                           0x0
#define   VDD_APC_PLEVEL1__VREG_VREF_SEL__SELECT_0_625V_REF                          0x1
#define   VDD_APC_PLEVEL1__VREG_LVL___M                                   0x0000001F
#define   VDD_APC_PLEVEL1__VREG_LVL___S                                                0
#define   VDD_APC_PLEVEL1___M                                             0x000000FF
#define   VDD_APC_PLEVEL1___S                                                          0
#define VDD_APC_PLEVEL2                                                (0xA86002A0)
#define   VDD_APC_PLEVEL2__VREG_EN___M                                    0x00000080
#define   VDD_APC_PLEVEL2__VREG_EN___S                                                 7
#define   VDD_APC_PLEVEL2__VREG_PD_EN___M                                 0x00000040
#define   VDD_APC_PLEVEL2__VREG_PD_EN___S                                              6
#define   VDD_APC_PLEVEL2__VREG_PD_EN__DISABLE_ACTIVE_PULL_DOWN                      0x0
#define   VDD_APC_PLEVEL2__VREG_PD_EN__ENABLE_ACTIVE_PULL_DOWN                       0x1
#define   VDD_APC_PLEVEL2__VREG_VREF_SEL___M                              0x00000020
#define   VDD_APC_PLEVEL2__VREG_VREF_SEL___S                                           5
#define   VDD_APC_PLEVEL2__VREG_VREF_SEL__SELECT_1_25V_REF                           0x0
#define   VDD_APC_PLEVEL2__VREG_VREF_SEL__SELECT_0_625V_REF                          0x1
#define   VDD_APC_PLEVEL2__VREG_LVL___M                                   0x0000001F
#define   VDD_APC_PLEVEL2__VREG_LVL___S                                                0
#define   VDD_APC_PLEVEL2___M                                             0x000000FF
#define   VDD_APC_PLEVEL2___S                                                          0
#define VDD_APC_PLEVEL3                                                (0xA86002A4)
#define   VDD_APC_PLEVEL3__VREG_EN___M                                    0x00000080
#define   VDD_APC_PLEVEL3__VREG_EN___S                                                 7
#define   VDD_APC_PLEVEL3__VREG_PD_EN___M                                 0x00000040
#define   VDD_APC_PLEVEL3__VREG_PD_EN___S                                              6
#define   VDD_APC_PLEVEL3__VREG_PD_EN__DISABLE_ACTIVE_PULL_DOWN                      0x0
#define   VDD_APC_PLEVEL3__VREG_PD_EN__ENABLE_ACTIVE_PULL_DOWN                       0x1
#define   VDD_APC_PLEVEL3__VREG_VREF_SEL___M                              0x00000020
#define   VDD_APC_PLEVEL3__VREG_VREF_SEL___S                                           5
#define   VDD_APC_PLEVEL3__VREG_VREF_SEL__SELECT_1_25V_REF                           0x0
#define   VDD_APC_PLEVEL3__VREG_VREF_SEL__SELECT_0_625V_REF                          0x1
#define   VDD_APC_PLEVEL3__VREG_LVL___M                                   0x0000001F
#define   VDD_APC_PLEVEL3__VREG_LVL___S                                                0
#define   VDD_APC_PLEVEL3___M                                             0x000000FF
#define   VDD_APC_PLEVEL3___S                                                          0
#define VDD_APC_PLEVEL4                                                (0xA86002A8)
#define   VDD_APC_PLEVEL4__VREG_EN___M                                    0x00000080
#define   VDD_APC_PLEVEL4__VREG_EN___S                                                 7
#define   VDD_APC_PLEVEL4__VREG_PD_EN___M                                 0x00000040
#define   VDD_APC_PLEVEL4__VREG_PD_EN___S                                              6
#define   VDD_APC_PLEVEL4__VREG_PD_EN__DISABLE_ACTIVE_PULL_DOWN                      0x0
#define   VDD_APC_PLEVEL4__VREG_PD_EN__ENABLE_ACTIVE_PULL_DOWN                       0x1
#define   VDD_APC_PLEVEL4__VREG_VREF_SEL___M                              0x00000020
#define   VDD_APC_PLEVEL4__VREG_VREF_SEL___S                                           5
#define   VDD_APC_PLEVEL4__VREG_VREF_SEL__SELECT_1_25V_REF                           0x0
#define   VDD_APC_PLEVEL4__VREG_VREF_SEL__SELECT_0_625V_REF                          0x1
#define   VDD_APC_PLEVEL4__VREG_LVL___M                                   0x0000001F
#define   VDD_APC_PLEVEL4__VREG_LVL___S                                                0
#define   VDD_APC_PLEVEL4___M                                             0x000000FF
#define   VDD_APC_PLEVEL4___S                                                          0
#define VDD_APC_PLEVEL5                                                (0xA86002AC)
#define   VDD_APC_PLEVEL5__VREG_EN___M                                    0x00000080
#define   VDD_APC_PLEVEL5__VREG_EN___S                                                 7
#define   VDD_APC_PLEVEL5__VREG_PD_EN___M                                 0x00000040
#define   VDD_APC_PLEVEL5__VREG_PD_EN___S                                              6
#define   VDD_APC_PLEVEL5__VREG_PD_EN__DISABLE_ACTIVE_PULL_DOWN                      0x0
#define   VDD_APC_PLEVEL5__VREG_PD_EN__ENABLE_ACTIVE_PULL_DOWN                       0x1
#define   VDD_APC_PLEVEL5__VREG_VREF_SEL___M                              0x00000020
#define   VDD_APC_PLEVEL5__VREG_VREF_SEL___S                                           5
#define   VDD_APC_PLEVEL5__VREG_VREF_SEL__SELECT_1_25V_REF                           0x0
#define   VDD_APC_PLEVEL5__VREG_VREF_SEL__SELECT_0_625V_REF                          0x1
#define   VDD_APC_PLEVEL5__VREG_LVL___M                                   0x0000001F
#define   VDD_APC_PLEVEL5__VREG_LVL___S                                                0
#define   VDD_APC_PLEVEL5___M                                             0x000000FF
#define   VDD_APC_PLEVEL5___S                                                          0
#define VDD_APC_PLEVEL6                                                (0xA86002B0)
#define   VDD_APC_PLEVEL6__VREG_EN___M                                    0x00000080
#define   VDD_APC_PLEVEL6__VREG_EN___S                                                 7
#define   VDD_APC_PLEVEL6__VREG_PD_EN___M                                 0x00000040
#define   VDD_APC_PLEVEL6__VREG_PD_EN___S                                              6
#define   VDD_APC_PLEVEL6__VREG_PD_EN__DISABLE_ACTIVE_PULL_DOWN                      0x0
#define   VDD_APC_PLEVEL6__VREG_PD_EN__ENABLE_ACTIVE_PULL_DOWN                       0x1
#define   VDD_APC_PLEVEL6__VREG_VREF_SEL___M                              0x00000020
#define   VDD_APC_PLEVEL6__VREG_VREF_SEL___S                                           5
#define   VDD_APC_PLEVEL6__VREG_VREF_SEL__SELECT_1_25V_REF                           0x0
#define   VDD_APC_PLEVEL6__VREG_VREF_SEL__SELECT_0_625V_REF                          0x1
#define   VDD_APC_PLEVEL6__VREG_LVL___M                                   0x0000001F
#define   VDD_APC_PLEVEL6__VREG_LVL___S                                                0
#define   VDD_APC_PLEVEL6___M                                             0x000000FF
#define   VDD_APC_PLEVEL6___S                                                          0
#define VDD_APC_PLEVEL7                                                (0xA86002B4)
#define   VDD_APC_PLEVEL7__VREG_EN___M                                    0x00000080
#define   VDD_APC_PLEVEL7__VREG_EN___S                                                 7
#define   VDD_APC_PLEVEL7__VREG_PD_EN___M                                 0x00000040
#define   VDD_APC_PLEVEL7__VREG_PD_EN___S                                              6
#define   VDD_APC_PLEVEL7__VREG_PD_EN__DISABLE_ACTIVE_PULL_DOWN                      0x0
#define   VDD_APC_PLEVEL7__VREG_PD_EN__ENABLE_ACTIVE_PULL_DOWN                       0x1
#define   VDD_APC_PLEVEL7__VREG_VREF_SEL___M                              0x00000020
#define   VDD_APC_PLEVEL7__VREG_VREF_SEL___S                                           5
#define   VDD_APC_PLEVEL7__VREG_VREF_SEL__SELECT_1_25V_REF                           0x0
#define   VDD_APC_PLEVEL7__VREG_VREF_SEL__SELECT_0_625V_REF                          0x1
#define   VDD_APC_PLEVEL7__VREG_LVL___M                                   0x0000001F
#define   VDD_APC_PLEVEL7__VREG_LVL___S                                                0
#define   VDD_APC_PLEVEL7___M                                             0x000000FF
#define   VDD_APC_PLEVEL7___S                                                          0
#define VDD_APC_SSBI_ADDR                                              (0xA86002B8)
#define   VDD_APC_SSBI_ADDR__PMIC_VREG_SSBI_ADDR___M                      0x000000FF
#define   VDD_APC_SSBI_ADDR__PMIC_VREG_SSBI_ADDR___S                                   0
#define   VDD_APC_SSBI_ADDR___M                                           0x000000FF
#define   VDD_APC_SSBI_ADDR___S                                                        0
#define VDD_ADSP_SSBI_ADDR                                             (0xA86002BC)
#define   VDD_ADSP_SSBI_ADDR__PMIC_VREG_SSBI_ADDR___M                     0x000000FF
#define   VDD_ADSP_SSBI_ADDR__PMIC_VREG_SSBI_ADDR___S                                  0
#define   VDD_ADSP_SSBI_ADDR___M                                          0x000000FF
#define   VDD_ADSP_SSBI_ADDR___S                                                       0
#define VDD_VENC_GFS_CTL                                               (0xA86002C0)
#define   VDD_VENC_GFS_CTL__VDD_VENC_GFS_EN___M                           0x00000100
#define   VDD_VENC_GFS_CTL__VDD_VENC_GFS_EN___S                                        8
#define   VDD_VENC_GFS_CTL__RESERVED_BITS7_5___M                          0x000000E0
#define   VDD_VENC_GFS_CTL__RESERVED_BITS7_5___S                                       5
#define   VDD_VENC_GFS_CTL__VDD_VENC_GFS_CNT___M                          0x0000001F
#define   VDD_VENC_GFS_CTL__VDD_VENC_GFS_CNT___S                                       0
#define   VDD_VENC_GFS_CTL___M                                            0x000001FF
#define   VDD_VENC_GFS_CTL___S                                                         0
#define APC_L2_ARRAY_FS_CTL                                            (0xA86002D0)
#define   APC_L2_ARRAY_FS_CTL__L2_ARRAY_FS___M                            0x00000001
#define   APC_L2_ARRAY_FS_CTL__L2_ARRAY_FS___S                                         0
#define   APC_L2_ARRAY_FS_CTL__L2_ARRAY_FS__ENABLED_L2_ARRAY_POWER_ON                0x0
#define   APC_L2_ARRAY_FS_CTL__L2_ARRAY_FS__DISABLED_L2_ARRAY_POWER_OFF              0x1
#define   APC_L2_ARRAY_FS_CTL___M                                         0x00000001
#define   APC_L2_ARRAY_FS_CTL___S                                                      0
#define ADSP_L2_ARRAY_FS_CTL                                           (0xA86002D4)
#define   ADSP_L2_ARRAY_FS_CTL__L2_ARRAY_FS___M                           0x00000001
#define   ADSP_L2_ARRAY_FS_CTL__L2_ARRAY_FS___S                                        0
#define   ADSP_L2_ARRAY_FS_CTL__L2_ARRAY_FS__ENABLED_L2_ARRAY_POWER_ON               0x0
#define   ADSP_L2_ARRAY_FS_CTL__L2_ARRAY_FS__DISABLED_L2_ARRAY_POWER_OFF             0x1
#define   ADSP_L2_ARRAY_FS_CTL___M                                        0x00000001
#define   ADSP_L2_ARRAY_FS_CTL___S                                                     0
#define PLL0_MODE                                                      (0xA8600300)
#define   PLL0_MODE__RESERVED_BITS31_4___M                                0xFFFFFFF0
#define   PLL0_MODE__RESERVED_BITS31_4___S                                             4
#define   PLL0_MODE__PLL_PLLTEST___M                                      0x00000008
#define   PLL0_MODE__PLL_PLLTEST___S                                                   3
#define   PLL0_MODE__PLL_RESET_N___M                                      0x00000004
#define   PLL0_MODE__PLL_RESET_N___S                                                   2
#define   PLL0_MODE__PLL_BYPASSNL___M                                     0x00000002
#define   PLL0_MODE__PLL_BYPASSNL___S                                                  1
#define   PLL0_MODE__PLL_OUTCTRL___M                                      0x00000001
#define   PLL0_MODE__PLL_OUTCTRL___S                                                   0
#define   PLL0_MODE___M                                                   0xFFFFFFFF
#define   PLL0_MODE___S                                                                0
#define PLL0_L_VAL                                                     (0xA8600304)
#define   PLL0_L_VAL__RESERVED_BITS31_6___M                               0xFFFFFFC0
#define   PLL0_L_VAL__RESERVED_BITS31_6___S                                            6
#define   PLL0_L_VAL__PLL_L___M                                           0x0000003F
#define   PLL0_L_VAL__PLL_L___S                                                        0
#define   PLL0_L_VAL___M                                                  0xFFFFFFFF
#define   PLL0_L_VAL___S                                                               0
#define PLL0_M_VAL                                                     (0xA8600308)
#define   PLL0_M_VAL__RESERVED_BITS31_19___M                              0xFFF80000
#define   PLL0_M_VAL__RESERVED_BITS31_19___S                                          19
#define   PLL0_M_VAL__PLL_M___M                                           0x0007FFFF
#define   PLL0_M_VAL__PLL_M___S                                                        0
#define   PLL0_M_VAL___M                                                  0xFFFFFFFF
#define   PLL0_M_VAL___S                                                               0
#define PLL0_N_VAL                                                     (0xA860030C)
#define   PLL0_N_VAL__RESERVED_BITS31_19___M                              0xFFF80000
#define   PLL0_N_VAL__RESERVED_BITS31_19___S                                          19
#define   PLL0_N_VAL__PLL_N___M                                           0x0007FFFF
#define   PLL0_N_VAL__PLL_N___S                                                        0
#define   PLL0_N_VAL___M                                                  0xFFFFFFFF
#define   PLL0_N_VAL___S                                                               0
#define PLL0_TEST_CTL                                                  (0xA8600310)
#define   PLL0_TEST_CTL__RESERVED_BITS31_29___M                           0xE0000000
#define   PLL0_TEST_CTL__RESERVED_BITS31_29___S                                       29
#define   PLL0_TEST_CTL__AUTO_CAL_CNT___M                                 0x1E000000
#define   PLL0_TEST_CTL__AUTO_CAL_CNT___S                                             25
#define   PLL0_TEST_CTL__PLLOUT_LV_INV___M                                0x01000000
#define   PLL0_TEST_CTL__PLLOUT_LV_INV___S                                            24
#define   PLL0_TEST_CTL__PLLOUT_LV_INV__NORMAL_POLARITY                              0x0
#define   PLL0_TEST_CTL__PLLOUT_LV_INV__INVERTED_POLARITY                            0x1
#define   PLL0_TEST_CTL__LOOP_FILT_MODE___M                               0x00C00000
#define   PLL0_TEST_CTL__LOOP_FILT_MODE___S                                           22
#define   PLL0_TEST_CTL__ATEST1_EN___M                                    0x00200000
#define   PLL0_TEST_CTL__ATEST1_EN___S                                                21
#define   PLL0_TEST_CTL__ATEST1_EN__DISABLE                                          0x0
#define   PLL0_TEST_CTL__ATEST1_EN__ENABLE                                           0x1
#define   PLL0_TEST_CTL__ATEST1_SEL___M                                   0x00180000
#define   PLL0_TEST_CTL__ATEST1_SEL___S                                               19
#define   PLL0_TEST_CTL__ATEST0_EN___M                                    0x00040000
#define   PLL0_TEST_CTL__ATEST0_EN___S                                                18
#define   PLL0_TEST_CTL__ATEST0_EN__DISABLE                                          0x0
#define   PLL0_TEST_CTL__ATEST0_EN__ENABLE                                           0x1
#define   PLL0_TEST_CTL__ATEST0_SEL___M                                   0x00030000
#define   PLL0_TEST_CTL__ATEST0_SEL___S                                               16
#define   PLL0_TEST_CTL__PLLOUT_DIFF_EN___M                               0x00008000
#define   PLL0_TEST_CTL__PLLOUT_DIFF_EN___S                                           15
#define   PLL0_TEST_CTL__PLLOUT_DIFF_EN__DISABLE                                     0x0
#define   PLL0_TEST_CTL__PLLOUT_DIFF_EN__ENABLE                                      0x1
#define   PLL0_TEST_CTL__DIFF_BUF_SEL___M                                 0x00004000
#define   PLL0_TEST_CTL__DIFF_BUF_SEL___S                                             14
#define   PLL0_TEST_CTL__DIFF_BUF_SEL__SELECT_LOW_VOLTAGE_PLL_OUTPUT                 0x0
#define   PLL0_TEST_CTL__DIFF_BUF_SEL__SELECT_HIGH_VOLTAGE_PLL_OUTPUT                0x1
#define   PLL0_TEST_CTL__PLLOUT_LV_BIST_DIS___M                           0x00002000
#define   PLL0_TEST_CTL__PLLOUT_LV_BIST_DIS___S                                       13
#define   PLL0_TEST_CTL__PLLOUT_LV_BIST_DIS__BIST_OUTPUT_ENABLED                     0x0
#define   PLL0_TEST_CTL__PLLOUT_LV_BIST_DIS__BIST_OUTPUT_DISABLED                    0x1
#define   PLL0_TEST_CTL__PLLOUT_LV_AUX_DIS___M                            0x00001000
#define   PLL0_TEST_CTL__PLLOUT_LV_AUX_DIS___S                                        12
#define   PLL0_TEST_CTL__PLLOUT_LV_AUX_DIS__AUX_OUTPUT_ENABLED                       0x0
#define   PLL0_TEST_CTL__PLLOUT_LV_AUX_DIS__AUX_OUTPUT_DISABLED                      0x1
#define   PLL0_TEST_CTL__TEST_MUX_SEL___M                                 0x00000C00
#define   PLL0_TEST_CTL__TEST_MUX_SEL___S                                             10
#define   PLL0_TEST_CTL__NOT_USED9_8___M                                  0x00000300
#define   PLL0_TEST_CTL__NOT_USED9_8___S                                               8
#define   PLL0_TEST_CTL__CAL_CFG___M                                      0x00000080
#define   PLL0_TEST_CTL__CAL_CFG___S                                                   7
#define   PLL0_TEST_CTL__CAL_CFG__NORMAL                                             0x0
#define   PLL0_TEST_CTL__CAL_CFG__DEBUG                                              0x1
#define   PLL0_TEST_CTL__CAL_BYP___M                                      0x00000040
#define   PLL0_TEST_CTL__CAL_BYP___S                                                   6
#define   PLL0_TEST_CTL__AUTOCAL_MODE___M                                 0x00000020
#define   PLL0_TEST_CTL__AUTOCAL_MODE___S                                              5
#define   PLL0_TEST_CTL__AUTOCAL_MODE__NORMAL                                        0x0
#define   PLL0_TEST_CTL__AUTOCAL_MODE__DEBUG                                         0x1
#define   PLL0_TEST_CTL__CAL_BYP_VAL___M                                  0x0000001E
#define   PLL0_TEST_CTL__CAL_BYP_VAL___S                                               1
#define   PLL0_TEST_CTL__TESTOUT_SEL___M                                  0x00000001
#define   PLL0_TEST_CTL__TESTOUT_SEL___S                                               0
#define   PLL0_TEST_CTL__TESTOUT_SEL__CAL_DONE                                       0x0
#define   PLL0_TEST_CTL__TESTOUT_SEL__FREQUENCY_DIVIDER_OUTPUT                       0x1
#define   PLL0_TEST_CTL___M                                               0xFFFFFFFF
#define   PLL0_TEST_CTL___S                                                            0
#define PLL0_CONFIG                                                    (0xA8600314)
#define   PLL0_CONFIG__RESERVED_BITS31_25___M                             0xFE000000
#define   PLL0_CONFIG__RESERVED_BITS31_25___S                                         25
#define   PLL0_CONFIG__PLLOUT_LV_MAIN_DIS___M                             0x01000000
#define   PLL0_CONFIG__PLLOUT_LV_MAIN_DIS___S                                         24
#define   PLL0_CONFIG__PLLOUT_LV_MAIN_DIS__PLLOUT_LV_MAIN_ENABLED_IF_OUTCTL_IS_1_    0x0
#define   PLL0_CONFIG__PLLOUT_LV_MAIN_DIS__PLLOUT_LV_MAIN_DISABLED                   0x1
#define   PLL0_CONFIG__V2I_BASE_SEG___M                                   0x00C00000
#define   PLL0_CONFIG__V2I_BASE_SEG___S                                               22
#define   PLL0_CONFIG__V2I_BASE_SEG_EN___M                                0x00300000
#define   PLL0_CONFIG__V2I_BASE_SEG_EN___S                                            20
#define   PLL0_CONFIG__PLLOUT_HV_POST_DIV___M                             0x000C0000
#define   PLL0_CONFIG__PLLOUT_HV_POST_DIV___S                                         18
#define   PLL0_CONFIG__PLLOUT_HV_POST_DIV__1                                         0x0
#define   PLL0_CONFIG__PLLOUT_HV_POST_DIV__2                                         0x1
#define   PLL0_CONFIG__PLLOUT_HV_POST_DIV__4                                         0x2
#define   PLL0_CONFIG__PLLOUT_HV_POST_DIV__8                                         0x3
#define   PLL0_CONFIG__MN_ACCUM_EN___M                                    0x00020000
#define   PLL0_CONFIG__MN_ACCUM_EN___S                                                17
#define   PLL0_CONFIG__POST_DIV_DIS___M                                   0x00010000
#define   PLL0_CONFIG__POST_DIV_DIS___S                                               16
#define   PLL0_CONFIG__POST_DIV_DIS__ENABLED                                         0x0
#define   PLL0_CONFIG__POST_DIV_DIS__DISABLED                                        0x1
#define   PLL0_CONFIG__PRE_DIV_EN___M                                     0x00008000
#define   PLL0_CONFIG__PRE_DIV_EN___S                                                 15
#define   PLL0_CONFIG__PRE_DIV_EN__DISABLED                                          0x0
#define   PLL0_CONFIG__PRE_DIV_EN__ENABLE                                            0x1
#define   PLL0_CONFIG__PLLOUT_HV_EN___M                                   0x00004000
#define   PLL0_CONFIG__PLLOUT_HV_EN___S                                               14
#define   PLL0_CONFIG__PLLOUT_HV_EN__DISABLE                                         0x0
#define   PLL0_CONFIG__PLLOUT_HV_EN__ENABLE                                          0x1
#define   PLL0_CONFIG__NOT_USED13___M                                     0x00002000
#define   PLL0_CONFIG__NOT_USED13___S                                                 13
#define   PLL0_CONFIG__LOOP_FILT_CAP2___M                                 0x00001000
#define   PLL0_CONFIG__LOOP_FILT_CAP2___S                                             12
#define   PLL0_CONFIG__LOOP_FILT_CAP1___M                                 0x00000800
#define   PLL0_CONFIG__LOOP_FILT_CAP1___S                                             11
#define   PLL0_CONFIG__LOOP_FILT_DAMP_RES___M                             0x00000600
#define   PLL0_CONFIG__LOOP_FILT_DAMP_RES___S                                          9
#define   PLL0_CONFIG__VCO_SEL___M                                        0x00000180
#define   PLL0_CONFIG__VCO_SEL___S                                                     7
#define   PLL0_CONFIG__VCO_SEL__90_300MHZ                                            0x0
#define   PLL0_CONFIG__VCO_SEL__182_450MHZ                                           0x1
#define   PLL0_CONFIG__VCO_SEL__300_768MHZ                                           0x2
#define   PLL0_CONFIG__VCO_SEL__440_1066MHZ                                          0x3
#define   PLL0_CONFIG__NOT_USED6___M                                      0x00000040
#define   PLL0_CONFIG__NOT_USED6___S                                                   6
#define   PLL0_CONFIG__LOOP_FILT_CONN___M                                 0x0000003C
#define   PLL0_CONFIG__LOOP_FILT_CONN___S                                              2
#define   PLL0_CONFIG__CHRG_PUMP_CFG___M                                  0x00000003
#define   PLL0_CONFIG__CHRG_PUMP_CFG___S                                               0
#define   PLL0_CONFIG___M                                                 0xFFFFFFFF
#define   PLL0_CONFIG___S                                                              0
#define PLL0_STATUS                                                    (0xA8600318)
#define   PLL0_STATUS__RESERVED_BITS31_5___M                              0xFFFFFFE0
#define   PLL0_STATUS__RESERVED_BITS31_5___S                                           5
#define   PLL0_STATUS__PLL_LOCK___M                                       0x00000010
#define   PLL0_STATUS__PLL_LOCK___S                                                    4
#define   PLL0_STATUS__PLL_AUTOCAL_VAL___M                                0x0000000F
#define   PLL0_STATUS__PLL_AUTOCAL_VAL___S                                             0
#define   PLL0_STATUS___M                                                 0xFFFFFFFF
#define   PLL0_STATUS___S                                                              0
#define PLL1_MODE                                                      (0xA8600320)
#define   PLL1_MODE__RESERVED_BITS31_4___M                                0xFFFFFFF0
#define   PLL1_MODE__RESERVED_BITS31_4___S                                             4
#define   PLL1_MODE__PLL_PLLTEST___M                                      0x00000008
#define   PLL1_MODE__PLL_PLLTEST___S                                                   3
#define   PLL1_MODE__PLL_RESET_N___M                                      0x00000004
#define   PLL1_MODE__PLL_RESET_N___S                                                   2
#define   PLL1_MODE__PLL_BYPASSNL___M                                     0x00000002
#define   PLL1_MODE__PLL_BYPASSNL___S                                                  1
#define   PLL1_MODE__PLL_OUTCTRL___M                                      0x00000001
#define   PLL1_MODE__PLL_OUTCTRL___S                                                   0
#define   PLL1_MODE___M                                                   0xFFFFFFFF
#define   PLL1_MODE___S                                                                0
#define PLL1_L_VAL                                                     (0xA8600324)
#define   PLL1_L_VAL__RESERVED_BITS31_6___M                               0xFFFFFFC0
#define   PLL1_L_VAL__RESERVED_BITS31_6___S                                            6
#define   PLL1_L_VAL__PLL_L___M                                           0x0000003F
#define   PLL1_L_VAL__PLL_L___S                                                        0
#define   PLL1_L_VAL___M                                                  0xFFFFFFFF
#define   PLL1_L_VAL___S                                                               0
#define PLL1_M_VAL                                                     (0xA8600328)
#define   PLL1_M_VAL__RESERVED_BITS31_19___M                              0xFFF80000
#define   PLL1_M_VAL__RESERVED_BITS31_19___S                                          19
#define   PLL1_M_VAL__PLL_M___M                                           0x0007FFFF
#define   PLL1_M_VAL__PLL_M___S                                                        0
#define   PLL1_M_VAL___M                                                  0xFFFFFFFF
#define   PLL1_M_VAL___S                                                               0
#define PLL1_N_VAL                                                     (0xA860032C)
#define   PLL1_N_VAL__RESERVED_BITS31_19___M                              0xFFF80000
#define   PLL1_N_VAL__RESERVED_BITS31_19___S                                          19
#define   PLL1_N_VAL__PLL_N___M                                           0x0007FFFF
#define   PLL1_N_VAL__PLL_N___S                                                        0
#define   PLL1_N_VAL___M                                                  0xFFFFFFFF
#define   PLL1_N_VAL___S                                                               0
#define PLL1_TEST_CTL                                                  (0xA8600330)
#define   PLL1_TEST_CTL__RESERVED_BITS31_29___M                           0xE0000000
#define   PLL1_TEST_CTL__RESERVED_BITS31_29___S                                       29
#define   PLL1_TEST_CTL__AUTO_CAL_CNT___M                                 0x1E000000
#define   PLL1_TEST_CTL__AUTO_CAL_CNT___S                                             25
#define   PLL1_TEST_CTL__PLLOUT_LV_INV___M                                0x01000000
#define   PLL1_TEST_CTL__PLLOUT_LV_INV___S                                            24
#define   PLL1_TEST_CTL__PLLOUT_LV_INV__NORMAL_POLARITY                              0x0
#define   PLL1_TEST_CTL__PLLOUT_LV_INV__INVERTED_POLARITY                            0x1
#define   PLL1_TEST_CTL__LOOP_FILT_MODE___M                               0x00C00000
#define   PLL1_TEST_CTL__LOOP_FILT_MODE___S                                           22
#define   PLL1_TEST_CTL__ATEST1_EN___M                                    0x00200000
#define   PLL1_TEST_CTL__ATEST1_EN___S                                                21
#define   PLL1_TEST_CTL__ATEST1_EN__DISABLE                                          0x0
#define   PLL1_TEST_CTL__ATEST1_EN__ENABLE                                           0x1
#define   PLL1_TEST_CTL__ATEST1_SEL___M                                   0x00180000
#define   PLL1_TEST_CTL__ATEST1_SEL___S                                               19
#define   PLL1_TEST_CTL__ATEST0_EN___M                                    0x00040000
#define   PLL1_TEST_CTL__ATEST0_EN___S                                                18
#define   PLL1_TEST_CTL__ATEST0_EN__DISABLE                                          0x0
#define   PLL1_TEST_CTL__ATEST0_EN__ENABLE                                           0x1
#define   PLL1_TEST_CTL__ATEST0_SEL___M                                   0x00030000
#define   PLL1_TEST_CTL__ATEST0_SEL___S                                               16
#define   PLL1_TEST_CTL__PLLOUT_DIFF_EN___M                               0x00008000
#define   PLL1_TEST_CTL__PLLOUT_DIFF_EN___S                                           15
#define   PLL1_TEST_CTL__PLLOUT_DIFF_EN__DISABLE                                     0x0
#define   PLL1_TEST_CTL__PLLOUT_DIFF_EN__ENABLE                                      0x1
#define   PLL1_TEST_CTL__DIFF_BUF_SEL___M                                 0x00004000
#define   PLL1_TEST_CTL__DIFF_BUF_SEL___S                                             14
#define   PLL1_TEST_CTL__DIFF_BUF_SEL__SELECT_LOW_VOLTAGE_PLL_OUTPUT                 0x0
#define   PLL1_TEST_CTL__DIFF_BUF_SEL__SELECT_HIGH_VOLTAGE_PLL_OUTPUT                0x1
#define   PLL1_TEST_CTL__PLLOUT_LV_BIST_DIS___M                           0x00002000
#define   PLL1_TEST_CTL__PLLOUT_LV_BIST_DIS___S                                       13
#define   PLL1_TEST_CTL__PLLOUT_LV_BIST_DIS__BIST_OUTPUT_ENABLED                     0x0
#define   PLL1_TEST_CTL__PLLOUT_LV_BIST_DIS__BIST_OUTPUT_DISABLED                    0x1
#define   PLL1_TEST_CTL__PLLOUT_LV_AUX_DIS___M                            0x00001000
#define   PLL1_TEST_CTL__PLLOUT_LV_AUX_DIS___S                                        12
#define   PLL1_TEST_CTL__PLLOUT_LV_AUX_DIS__AUX_OUTPUT_ENABLED                       0x0
#define   PLL1_TEST_CTL__PLLOUT_LV_AUX_DIS__AUX_OUTPUT_DISABLED                      0x1
#define   PLL1_TEST_CTL__TEST_MUX_SEL___M                                 0x00000C00
#define   PLL1_TEST_CTL__TEST_MUX_SEL___S                                             10
#define   PLL1_TEST_CTL__NOT_USED9_8___M                                  0x00000300
#define   PLL1_TEST_CTL__NOT_USED9_8___S                                               8
#define   PLL1_TEST_CTL__CAL_CFG___M                                      0x00000080
#define   PLL1_TEST_CTL__CAL_CFG___S                                                   7
#define   PLL1_TEST_CTL__CAL_CFG__NORMAL                                             0x0
#define   PLL1_TEST_CTL__CAL_CFG__DEBUG                                              0x1
#define   PLL1_TEST_CTL__CAL_BYP___M                                      0x00000040
#define   PLL1_TEST_CTL__CAL_BYP___S                                                   6
#define   PLL1_TEST_CTL__AUTOCAL_MODE___M                                 0x00000020
#define   PLL1_TEST_CTL__AUTOCAL_MODE___S                                              5
#define   PLL1_TEST_CTL__AUTOCAL_MODE__NORMAL                                        0x0
#define   PLL1_TEST_CTL__AUTOCAL_MODE__DEBUG                                         0x1
#define   PLL1_TEST_CTL__CAL_BYP_VAL___M                                  0x0000001E
#define   PLL1_TEST_CTL__CAL_BYP_VAL___S                                               1
#define   PLL1_TEST_CTL__TESTOUT_SEL___M                                  0x00000001
#define   PLL1_TEST_CTL__TESTOUT_SEL___S                                               0
#define   PLL1_TEST_CTL__TESTOUT_SEL__CAL_DONE                                       0x0
#define   PLL1_TEST_CTL__TESTOUT_SEL__FREQUENCY_DIVIDER_OUTPUT                       0x1
#define   PLL1_TEST_CTL___M                                               0xFFFFFFFF
#define   PLL1_TEST_CTL___S                                                            0
#define PLL1_CONFIG                                                    (0xA8600334)
#define   PLL1_CONFIG__RESERVED_BITS31_25___M                             0xFE000000
#define   PLL1_CONFIG__RESERVED_BITS31_25___S                                         25
#define   PLL1_CONFIG__PLLOUT_LV_MAIN_DIS___M                             0x01000000
#define   PLL1_CONFIG__PLLOUT_LV_MAIN_DIS___S                                         24
#define   PLL1_CONFIG__PLLOUT_LV_MAIN_DIS__PLLOUT_LV_MAIN_ENABLED_IF_OUTCTL_IS_1_    0x0
#define   PLL1_CONFIG__PLLOUT_LV_MAIN_DIS__PLLOUT_LV_MAIN_DISABLED                   0x1
#define   PLL1_CONFIG__V2I_BASE_SEG___M                                   0x00C00000
#define   PLL1_CONFIG__V2I_BASE_SEG___S                                               22
#define   PLL1_CONFIG__V2I_BASE_SEG_EN___M                                0x00300000
#define   PLL1_CONFIG__V2I_BASE_SEG_EN___S                                            20
#define   PLL1_CONFIG__PLLOUT_HV_POST_DIV___M                             0x000C0000
#define   PLL1_CONFIG__PLLOUT_HV_POST_DIV___S                                         18
#define   PLL1_CONFIG__PLLOUT_HV_POST_DIV__1                                         0x0
#define   PLL1_CONFIG__PLLOUT_HV_POST_DIV__2                                         0x1
#define   PLL1_CONFIG__PLLOUT_HV_POST_DIV__4                                         0x2
#define   PLL1_CONFIG__PLLOUT_HV_POST_DIV__8                                         0x3
#define   PLL1_CONFIG__MN_ACCUM_EN___M                                    0x00020000
#define   PLL1_CONFIG__MN_ACCUM_EN___S                                                17
#define   PLL1_CONFIG__POST_DIV_DIS___M                                   0x00010000
#define   PLL1_CONFIG__POST_DIV_DIS___S                                               16
#define   PLL1_CONFIG__POST_DIV_DIS__ENABLED                                         0x0
#define   PLL1_CONFIG__POST_DIV_DIS__DISABLED                                        0x1
#define   PLL1_CONFIG__PRE_DIV_EN___M                                     0x00008000
#define   PLL1_CONFIG__PRE_DIV_EN___S                                                 15
#define   PLL1_CONFIG__PRE_DIV_EN__DISABLED                                          0x0
#define   PLL1_CONFIG__PRE_DIV_EN__ENABLE                                            0x1
#define   PLL1_CONFIG__PLLOUT_HV_EN___M                                   0x00004000
#define   PLL1_CONFIG__PLLOUT_HV_EN___S                                               14
#define   PLL1_CONFIG__PLLOUT_HV_EN__DISABLE                                         0x0
#define   PLL1_CONFIG__PLLOUT_HV_EN__ENABLE                                          0x1
#define   PLL1_CONFIG__NOT_USED13___M                                     0x00002000
#define   PLL1_CONFIG__NOT_USED13___S                                                 13
#define   PLL1_CONFIG__LOOP_FILT_CAP2___M                                 0x00001000
#define   PLL1_CONFIG__LOOP_FILT_CAP2___S                                             12
#define   PLL1_CONFIG__LOOP_FILT_CAP1___M                                 0x00000800
#define   PLL1_CONFIG__LOOP_FILT_CAP1___S                                             11
#define   PLL1_CONFIG__LOOP_FILT_DAMP_RES___M                             0x00000600
#define   PLL1_CONFIG__LOOP_FILT_DAMP_RES___S                                          9
#define   PLL1_CONFIG__VCO_SEL___M                                        0x00000180
#define   PLL1_CONFIG__VCO_SEL___S                                                     7
#define   PLL1_CONFIG__VCO_SEL__90_300MHZ                                            0x0
#define   PLL1_CONFIG__VCO_SEL__182_450MHZ                                           0x1
#define   PLL1_CONFIG__VCO_SEL__300_768MHZ                                           0x2
#define   PLL1_CONFIG__VCO_SEL__440_1066MHZ                                          0x3
#define   PLL1_CONFIG__NOT_USED6___M                                      0x00000040
#define   PLL1_CONFIG__NOT_USED6___S                                                   6
#define   PLL1_CONFIG__LOOP_FILT_CONN___M                                 0x0000003C
#define   PLL1_CONFIG__LOOP_FILT_CONN___S                                              2
#define   PLL1_CONFIG__CHRG_PUMP_CFG___M                                  0x00000003
#define   PLL1_CONFIG__CHRG_PUMP_CFG___S                                               0
#define   PLL1_CONFIG___M                                                 0xFFFFFFFF
#define   PLL1_CONFIG___S                                                              0
#define PLL1_STATUS                                                    (0xA8600338)
#define   PLL1_STATUS__RESERVED_BITS31_5___M                              0xFFFFFFE0
#define   PLL1_STATUS__RESERVED_BITS31_5___S                                           5
#define   PLL1_STATUS__PLL_LOCK___M                                       0x00000010
#define   PLL1_STATUS__PLL_LOCK___S                                                    4
#define   PLL1_STATUS__PLL_AUTOCAL_VAL___M                                0x0000000F
#define   PLL1_STATUS__PLL_AUTOCAL_VAL___S                                             0
#define   PLL1_STATUS___M                                                 0xFFFFFFFF
#define   PLL1_STATUS___S                                                              0
#define PLL4_MODE                                                      (0xA8600380)
#define   PLL4_MODE__RESERVED_BITS31_4___M                                0xFFFFFFF0
#define   PLL4_MODE__RESERVED_BITS31_4___S                                             4
#define   PLL4_MODE__PLL_PLLTEST___M                                      0x00000008
#define   PLL4_MODE__PLL_PLLTEST___S                                                   3
#define   PLL4_MODE__PLL_RESET_N___M                                      0x00000004
#define   PLL4_MODE__PLL_RESET_N___S                                                   2
#define   PLL4_MODE__PLL_BYPASSNL___M                                     0x00000002
#define   PLL4_MODE__PLL_BYPASSNL___S                                                  1
#define   PLL4_MODE__PLL_OUTCTRL___M                                      0x00000001
#define   PLL4_MODE__PLL_OUTCTRL___S                                                   0
#define   PLL4_MODE___M                                                   0xFFFFFFFF
#define   PLL4_MODE___S                                                                0
#define PLL4_L_VAL                                                     (0xA8600384)
#define   PLL4_L_VAL__RESERVED_BITS31_6___M                               0xFFFFFFC0
#define   PLL4_L_VAL__RESERVED_BITS31_6___S                                            6
#define   PLL4_L_VAL__PLL_L___M                                           0x0000003F
#define   PLL4_L_VAL__PLL_L___S                                                        0
#define   PLL4_L_VAL___M                                                  0xFFFFFFFF
#define   PLL4_L_VAL___S                                                               0
#define PLL4_M_VAL                                                     (0xA8600388)
#define   PLL4_M_VAL__RESERVED_BITS31_19___M                              0xFFF80000
#define   PLL4_M_VAL__RESERVED_BITS31_19___S                                          19
#define   PLL4_M_VAL__PLL_M___M                                           0x0007FFFF
#define   PLL4_M_VAL__PLL_M___S                                                        0
#define   PLL4_M_VAL___M                                                  0xFFFFFFFF
#define   PLL4_M_VAL___S                                                               0
#define PLL4_N_VAL                                                     (0xA860038C)
#define   PLL4_N_VAL__RESERVED_BITS31_19___M                              0xFFF80000
#define   PLL4_N_VAL__RESERVED_BITS31_19___S                                          19
#define   PLL4_N_VAL__PLL_N___M                                           0x0007FFFF
#define   PLL4_N_VAL__PLL_N___S                                                        0
#define   PLL4_N_VAL___M                                                  0xFFFFFFFF
#define   PLL4_N_VAL___S                                                               0
#define PLL4_TEST_CTL                                                  (0xA8600390)
#define   PLL4_TEST_CTL__RESERVED_BITS31_29___M                           0xE0000000
#define   PLL4_TEST_CTL__RESERVED_BITS31_29___S                                       29
#define   PLL4_TEST_CTL__AUTO_CAL_CNT___M                                 0x1E000000
#define   PLL4_TEST_CTL__AUTO_CAL_CNT___S                                             25
#define   PLL4_TEST_CTL__PLLOUT_LV_INV___M                                0x01000000
#define   PLL4_TEST_CTL__PLLOUT_LV_INV___S                                            24
#define   PLL4_TEST_CTL__PLLOUT_LV_INV__NORMAL_POLARITY                              0x0
#define   PLL4_TEST_CTL__PLLOUT_LV_INV__INVERTED_POLARITY                            0x1
#define   PLL4_TEST_CTL__LOOP_FILT_MODE___M                               0x00C00000
#define   PLL4_TEST_CTL__LOOP_FILT_MODE___S                                           22
#define   PLL4_TEST_CTL__ATEST1_EN___M                                    0x00200000
#define   PLL4_TEST_CTL__ATEST1_EN___S                                                21
#define   PLL4_TEST_CTL__ATEST1_EN__DISABLE                                          0x0
#define   PLL4_TEST_CTL__ATEST1_EN__ENABLE                                           0x1
#define   PLL4_TEST_CTL__ATEST1_SEL___M                                   0x00180000
#define   PLL4_TEST_CTL__ATEST1_SEL___S                                               19
#define   PLL4_TEST_CTL__ATEST0_EN___M                                    0x00040000
#define   PLL4_TEST_CTL__ATEST0_EN___S                                                18
#define   PLL4_TEST_CTL__ATEST0_EN__DISABLE                                          0x0
#define   PLL4_TEST_CTL__ATEST0_EN__ENABLE                                           0x1
#define   PLL4_TEST_CTL__ATEST0_SEL___M                                   0x00030000
#define   PLL4_TEST_CTL__ATEST0_SEL___S                                               16
#define   PLL4_TEST_CTL__PLLOUT_DIFF_EN___M                               0x00008000
#define   PLL4_TEST_CTL__PLLOUT_DIFF_EN___S                                           15
#define   PLL4_TEST_CTL__PLLOUT_DIFF_EN__DISABLE                                     0x0
#define   PLL4_TEST_CTL__PLLOUT_DIFF_EN__ENABLE                                      0x1
#define   PLL4_TEST_CTL__DIFF_BUF_SEL___M                                 0x00004000
#define   PLL4_TEST_CTL__DIFF_BUF_SEL___S                                             14
#define   PLL4_TEST_CTL__DIFF_BUF_SEL__SELECT_LOW_VOLTAGE_PLL_OUTPUT                 0x0
#define   PLL4_TEST_CTL__DIFF_BUF_SEL__SELECT_HIGH_VOLTAGE_PLL_OUTPUT                0x1
#define   PLL4_TEST_CTL__PLLOUT_LV_BIST_DIS___M                           0x00002000
#define   PLL4_TEST_CTL__PLLOUT_LV_BIST_DIS___S                                       13
#define   PLL4_TEST_CTL__PLLOUT_LV_BIST_DIS__BIST_OUTPUT_ENABLED                     0x0
#define   PLL4_TEST_CTL__PLLOUT_LV_BIST_DIS__BIST_OUTPUT_DISABLED                    0x1
#define   PLL4_TEST_CTL__PLLOUT_LV_AUX_DIS___M                            0x00001000
#define   PLL4_TEST_CTL__PLLOUT_LV_AUX_DIS___S                                        12
#define   PLL4_TEST_CTL__PLLOUT_LV_AUX_DIS__AUX_OUTPUT_ENABLED                       0x0
#define   PLL4_TEST_CTL__PLLOUT_LV_AUX_DIS__AUX_OUTPUT_DISABLED                      0x1
#define   PLL4_TEST_CTL__TEST_MUX_SEL___M                                 0x00000C00
#define   PLL4_TEST_CTL__TEST_MUX_SEL___S                                             10
#define   PLL4_TEST_CTL__NOT_USED9_8___M                                  0x00000300
#define   PLL4_TEST_CTL__NOT_USED9_8___S                                               8
#define   PLL4_TEST_CTL__CAL_CFG___M                                      0x00000080
#define   PLL4_TEST_CTL__CAL_CFG___S                                                   7
#define   PLL4_TEST_CTL__CAL_CFG__NORMAL                                             0x0
#define   PLL4_TEST_CTL__CAL_CFG__DEBUG                                              0x1
#define   PLL4_TEST_CTL__CAL_BYP___M                                      0x00000040
#define   PLL4_TEST_CTL__CAL_BYP___S                                                   6
#define   PLL4_TEST_CTL__AUTOCAL_MODE___M                                 0x00000020
#define   PLL4_TEST_CTL__AUTOCAL_MODE___S                                              5
#define   PLL4_TEST_CTL__AUTOCAL_MODE__NORMAL                                        0x0
#define   PLL4_TEST_CTL__AUTOCAL_MODE__DEBUG                                         0x1
#define   PLL4_TEST_CTL__CAL_BYP_VAL___M                                  0x0000001E
#define   PLL4_TEST_CTL__CAL_BYP_VAL___S                                               1
#define   PLL4_TEST_CTL__TESTOUT_SEL___M                                  0x00000001
#define   PLL4_TEST_CTL__TESTOUT_SEL___S                                               0
#define   PLL4_TEST_CTL__TESTOUT_SEL__CAL_DONE                                       0x0
#define   PLL4_TEST_CTL__TESTOUT_SEL__FREQUENCY_DIVIDER_OUTPUT                       0x1
#define   PLL4_TEST_CTL___M                                               0xFFFFFFFF
#define   PLL4_TEST_CTL___S                                                            0
#define PLL4_CONFIG                                                    (0xA8600394)
#define   PLL4_CONFIG__RESERVED_BITS31_25___M                             0xFE000000
#define   PLL4_CONFIG__RESERVED_BITS31_25___S                                         25
#define   PLL4_CONFIG__PLLOUT_LV_MAIN_DIS___M                             0x01000000
#define   PLL4_CONFIG__PLLOUT_LV_MAIN_DIS___S                                         24
#define   PLL4_CONFIG__PLLOUT_LV_MAIN_DIS__PLLOUT_LV_MAIN_ENABLED_IF_OUTCTL_IS_1_    0x0
#define   PLL4_CONFIG__PLLOUT_LV_MAIN_DIS__PLLOUT_LV_MAIN_DISABLED                   0x1
#define   PLL4_CONFIG__V2I_BASE_SEG___M                                   0x00C00000
#define   PLL4_CONFIG__V2I_BASE_SEG___S                                               22
#define   PLL4_CONFIG__V2I_BASE_SEG_EN___M                                0x00300000
#define   PLL4_CONFIG__V2I_BASE_SEG_EN___S                                            20
#define   PLL4_CONFIG__PLLOUT_HV_POST_DIV___M                             0x000C0000
#define   PLL4_CONFIG__PLLOUT_HV_POST_DIV___S                                         18
#define   PLL4_CONFIG__PLLOUT_HV_POST_DIV__1                                         0x0
#define   PLL4_CONFIG__PLLOUT_HV_POST_DIV__2                                         0x1
#define   PLL4_CONFIG__PLLOUT_HV_POST_DIV__4                                         0x2
#define   PLL4_CONFIG__PLLOUT_HV_POST_DIV__8                                         0x3
#define   PLL4_CONFIG__MN_ACCUM_EN___M                                    0x00020000
#define   PLL4_CONFIG__MN_ACCUM_EN___S                                                17
#define   PLL4_CONFIG__POST_DIV_DIS___M                                   0x00010000
#define   PLL4_CONFIG__POST_DIV_DIS___S                                               16
#define   PLL4_CONFIG__POST_DIV_DIS__ENABLED                                         0x0
#define   PLL4_CONFIG__POST_DIV_DIS__DISABLED                                        0x1
#define   PLL4_CONFIG__PRE_DIV_EN___M                                     0x00008000
#define   PLL4_CONFIG__PRE_DIV_EN___S                                                 15
#define   PLL4_CONFIG__PRE_DIV_EN__DISABLED                                          0x0
#define   PLL4_CONFIG__PRE_DIV_EN__ENABLE                                            0x1
#define   PLL4_CONFIG__PLLOUT_HV_EN___M                                   0x00004000
#define   PLL4_CONFIG__PLLOUT_HV_EN___S                                               14
#define   PLL4_CONFIG__PLLOUT_HV_EN__DISABLE                                         0x0
#define   PLL4_CONFIG__PLLOUT_HV_EN__ENABLE                                          0x1
#define   PLL4_CONFIG__NOT_USED13___M                                     0x00002000
#define   PLL4_CONFIG__NOT_USED13___S                                                 13
#define   PLL4_CONFIG__LOOP_FILT_CAP2___M                                 0x00001000
#define   PLL4_CONFIG__LOOP_FILT_CAP2___S                                             12
#define   PLL4_CONFIG__LOOP_FILT_CAP1___M                                 0x00000800
#define   PLL4_CONFIG__LOOP_FILT_CAP1___S                                             11
#define   PLL4_CONFIG__LOOP_FILT_DAMP_RES___M                             0x00000600
#define   PLL4_CONFIG__LOOP_FILT_DAMP_RES___S                                          9
#define   PLL4_CONFIG__VCO_SEL___M                                        0x00000180
#define   PLL4_CONFIG__VCO_SEL___S                                                     7
#define   PLL4_CONFIG__VCO_SEL__90_300MHZ                                            0x0
#define   PLL4_CONFIG__VCO_SEL__182_450MHZ                                           0x1
#define   PLL4_CONFIG__VCO_SEL__300_768MHZ                                           0x2
#define   PLL4_CONFIG__VCO_SEL__440_1066MHZ                                          0x3
#define   PLL4_CONFIG__NOT_USED6___M                                      0x00000040
#define   PLL4_CONFIG__NOT_USED6___S                                                   6
#define   PLL4_CONFIG__LOOP_FILT_CONN___M                                 0x0000003C
#define   PLL4_CONFIG__LOOP_FILT_CONN___S                                              2
#define   PLL4_CONFIG__CHRG_PUMP_CFG___M                                  0x00000003
#define   PLL4_CONFIG__CHRG_PUMP_CFG___S                                               0
#define   PLL4_CONFIG___M                                                 0xFFFFFFFF
#define   PLL4_CONFIG___S                                                              0
#define PLL4_STATUS                                                    (0xA8600398)
#define   PLL4_STATUS__RESERVED_BITS31_5___M                              0xFFFFFFE0
#define   PLL4_STATUS__RESERVED_BITS31_5___S                                           5
#define   PLL4_STATUS__PLL_LOCK___M                                       0x00000010
#define   PLL4_STATUS__PLL_LOCK___S                                                    4
#define   PLL4_STATUS__PLL_AUTOCAL_VAL___M                                0x0000000F
#define   PLL4_STATUS__PLL_AUTOCAL_VAL___S                                             0
#define   PLL4_STATUS___M                                                 0xFFFFFFFF
#define   PLL4_STATUS___S                                                              0
#define PLL5_MODE                                                      (0xA86003A0)
#define   PLL5_MODE__RESERVED_BITS31_4___M                                0xFFFFFFF0
#define   PLL5_MODE__RESERVED_BITS31_4___S                                             4
#define   PLL5_MODE__PLL_PLLTEST___M                                      0x00000008
#define   PLL5_MODE__PLL_PLLTEST___S                                                   3
#define   PLL5_MODE__PLL_RESET_N___M                                      0x00000004
#define   PLL5_MODE__PLL_RESET_N___S                                                   2
#define   PLL5_MODE__PLL_BYPASSNL___M                                     0x00000002
#define   PLL5_MODE__PLL_BYPASSNL___S                                                  1
#define   PLL5_MODE__PLL_OUTCTRL___M                                      0x00000001
#define   PLL5_MODE__PLL_OUTCTRL___S                                                   0
#define   PLL5_MODE___M                                                   0xFFFFFFFF
#define   PLL5_MODE___S                                                                0
#define PLL5_L_VAL                                                     (0xA86003A4)
#define   PLL5_L_VAL__RESERVED_BITS31_6___M                               0xFFFFFFC0
#define   PLL5_L_VAL__RESERVED_BITS31_6___S                                            6
#define   PLL5_L_VAL__PLL_L___M                                           0x0000003F
#define   PLL5_L_VAL__PLL_L___S                                                        0
#define   PLL5_L_VAL___M                                                  0xFFFFFFFF
#define   PLL5_L_VAL___S                                                               0
#define PLL5_M_VAL                                                     (0xA86003A8)
#define   PLL5_M_VAL__RESERVED_BITS31_19___M                              0xFFF80000
#define   PLL5_M_VAL__RESERVED_BITS31_19___S                                          19
#define   PLL5_M_VAL__PLL_M___M                                           0x0007FFFF
#define   PLL5_M_VAL__PLL_M___S                                                        0
#define   PLL5_M_VAL___M                                                  0xFFFFFFFF
#define   PLL5_M_VAL___S                                                               0
#define PLL5_N_VAL                                                     (0xA86003AC)
#define   PLL5_N_VAL__RESERVED_BITS31_19___M                              0xFFF80000
#define   PLL5_N_VAL__RESERVED_BITS31_19___S                                          19
#define   PLL5_N_VAL__PLL_N___M                                           0x0007FFFF
#define   PLL5_N_VAL__PLL_N___S                                                        0
#define   PLL5_N_VAL___M                                                  0xFFFFFFFF
#define   PLL5_N_VAL___S                                                               0
#define PLL5_TEST_CTL                                                  (0xA86003B0)
#define   PLL5_TEST_CTL__RESERVED_BITS31_29___M                           0xE0000000
#define   PLL5_TEST_CTL__RESERVED_BITS31_29___S                                       29
#define   PLL5_TEST_CTL__AUTO_CAL_CNT___M                                 0x1E000000
#define   PLL5_TEST_CTL__AUTO_CAL_CNT___S                                             25
#define   PLL5_TEST_CTL__PLLOUT_LV_INV___M                                0x01000000
#define   PLL5_TEST_CTL__PLLOUT_LV_INV___S                                            24
#define   PLL5_TEST_CTL__PLLOUT_LV_INV__NORMAL_POLARITY                              0x0
#define   PLL5_TEST_CTL__PLLOUT_LV_INV__INVERTED_POLARITY                            0x1
#define   PLL5_TEST_CTL__LOOP_FILT_MODE___M                               0x00C00000
#define   PLL5_TEST_CTL__LOOP_FILT_MODE___S                                           22
#define   PLL5_TEST_CTL__ATEST1_EN___M                                    0x00200000
#define   PLL5_TEST_CTL__ATEST1_EN___S                                                21
#define   PLL5_TEST_CTL__ATEST1_EN__DISABLE                                          0x0
#define   PLL5_TEST_CTL__ATEST1_EN__ENABLE                                           0x1
#define   PLL5_TEST_CTL__ATEST1_SEL___M                                   0x00180000
#define   PLL5_TEST_CTL__ATEST1_SEL___S                                               19
#define   PLL5_TEST_CTL__ATEST0_EN___M                                    0x00040000
#define   PLL5_TEST_CTL__ATEST0_EN___S                                                18
#define   PLL5_TEST_CTL__ATEST0_EN__DISABLE                                          0x0
#define   PLL5_TEST_CTL__ATEST0_EN__ENABLE                                           0x1
#define   PLL5_TEST_CTL__ATEST0_SEL___M                                   0x00030000
#define   PLL5_TEST_CTL__ATEST0_SEL___S                                               16
#define   PLL5_TEST_CTL__PLLOUT_DIFF_EN___M                               0x00008000
#define   PLL5_TEST_CTL__PLLOUT_DIFF_EN___S                                           15
#define   PLL5_TEST_CTL__PLLOUT_DIFF_EN__DISABLE                                     0x0
#define   PLL5_TEST_CTL__PLLOUT_DIFF_EN__ENABLE                                      0x1
#define   PLL5_TEST_CTL__DIFF_BUF_SEL___M                                 0x00004000
#define   PLL5_TEST_CTL__DIFF_BUF_SEL___S                                             14
#define   PLL5_TEST_CTL__DIFF_BUF_SEL__SELECT_LOW_VOLTAGE_PLL_OUTPUT                 0x0
#define   PLL5_TEST_CTL__DIFF_BUF_SEL__SELECT_HIGH_VOLTAGE_PLL_OUTPUT                0x1
#define   PLL5_TEST_CTL__PLLOUT_LV_BIST_DIS___M                           0x00002000
#define   PLL5_TEST_CTL__PLLOUT_LV_BIST_DIS___S                                       13
#define   PLL5_TEST_CTL__PLLOUT_LV_BIST_DIS__BIST_OUTPUT_ENABLED                     0x0
#define   PLL5_TEST_CTL__PLLOUT_LV_BIST_DIS__BIST_OUTPUT_DISABLED                    0x1
#define   PLL5_TEST_CTL__PLLOUT_LV_AUX_DIS___M                            0x00001000
#define   PLL5_TEST_CTL__PLLOUT_LV_AUX_DIS___S                                        12
#define   PLL5_TEST_CTL__PLLOUT_LV_AUX_DIS__AUX_OUTPUT_ENABLED                       0x0
#define   PLL5_TEST_CTL__PLLOUT_LV_AUX_DIS__AUX_OUTPUT_DISABLED                      0x1
#define   PLL5_TEST_CTL__TEST_MUX_SEL___M                                 0x00000C00
#define   PLL5_TEST_CTL__TEST_MUX_SEL___S                                             10
#define   PLL5_TEST_CTL__NOT_USED9_8___M                                  0x00000300
#define   PLL5_TEST_CTL__NOT_USED9_8___S                                               8
#define   PLL5_TEST_CTL__CAL_CFG___M                                      0x00000080
#define   PLL5_TEST_CTL__CAL_CFG___S                                                   7
#define   PLL5_TEST_CTL__CAL_CFG__NORMAL                                             0x0
#define   PLL5_TEST_CTL__CAL_CFG__DEBUG                                              0x1
#define   PLL5_TEST_CTL__CAL_BYP___M                                      0x00000040
#define   PLL5_TEST_CTL__CAL_BYP___S                                                   6
#define   PLL5_TEST_CTL__AUTOCAL_MODE___M                                 0x00000020
#define   PLL5_TEST_CTL__AUTOCAL_MODE___S                                              5
#define   PLL5_TEST_CTL__AUTOCAL_MODE__NORMAL                                        0x0
#define   PLL5_TEST_CTL__AUTOCAL_MODE__DEBUG                                         0x1
#define   PLL5_TEST_CTL__CAL_BYP_VAL___M                                  0x0000001E
#define   PLL5_TEST_CTL__CAL_BYP_VAL___S                                               1
#define   PLL5_TEST_CTL__TESTOUT_SEL___M                                  0x00000001
#define   PLL5_TEST_CTL__TESTOUT_SEL___S                                               0
#define   PLL5_TEST_CTL__TESTOUT_SEL__CAL_DONE                                       0x0
#define   PLL5_TEST_CTL__TESTOUT_SEL__FREQUENCY_DIVIDER_OUTPUT                       0x1
#define   PLL5_TEST_CTL___M                                               0xFFFFFFFF
#define   PLL5_TEST_CTL___S                                                            0
#define PLL5_CONFIG                                                    (0xA86003B4)
#define   PLL5_CONFIG__RESERVED_BITS31_25___M                             0xFE000000
#define   PLL5_CONFIG__RESERVED_BITS31_25___S                                         25
#define   PLL5_CONFIG__PLLOUT_LV_MAIN_DIS___M                             0x01000000
#define   PLL5_CONFIG__PLLOUT_LV_MAIN_DIS___S                                         24
#define   PLL5_CONFIG__PLLOUT_LV_MAIN_DIS__PLLOUT_LV_MAIN_ENABLED_IF_OUTCTL_IS_1_    0x0
#define   PLL5_CONFIG__PLLOUT_LV_MAIN_DIS__PLLOUT_LV_MAIN_DISABLED                   0x1
#define   PLL5_CONFIG__V2I_BASE_SEG___M                                   0x00C00000
#define   PLL5_CONFIG__V2I_BASE_SEG___S                                               22
#define   PLL5_CONFIG__V2I_BASE_SEG_EN___M                                0x00300000
#define   PLL5_CONFIG__V2I_BASE_SEG_EN___S                                            20
#define   PLL5_CONFIG__PLLOUT_HV_POST_DIV___M                             0x000C0000
#define   PLL5_CONFIG__PLLOUT_HV_POST_DIV___S                                         18
#define   PLL5_CONFIG__PLLOUT_HV_POST_DIV__1                                         0x0
#define   PLL5_CONFIG__PLLOUT_HV_POST_DIV__2                                         0x1
#define   PLL5_CONFIG__PLLOUT_HV_POST_DIV__4                                         0x2
#define   PLL5_CONFIG__PLLOUT_HV_POST_DIV__8                                         0x3
#define   PLL5_CONFIG__MN_ACCUM_EN___M                                    0x00020000
#define   PLL5_CONFIG__MN_ACCUM_EN___S                                                17
#define   PLL5_CONFIG__POST_DIV_DIS___M                                   0x00010000
#define   PLL5_CONFIG__POST_DIV_DIS___S                                               16
#define   PLL5_CONFIG__POST_DIV_DIS__ENABLED                                         0x0
#define   PLL5_CONFIG__POST_DIV_DIS__DISABLED                                        0x1
#define   PLL5_CONFIG__PRE_DIV_EN___M                                     0x00008000
#define   PLL5_CONFIG__PRE_DIV_EN___S                                                 15
#define   PLL5_CONFIG__PRE_DIV_EN__DISABLED                                          0x0
#define   PLL5_CONFIG__PRE_DIV_EN__ENABLE                                            0x1
#define   PLL5_CONFIG__PLLOUT_HV_EN___M                                   0x00004000
#define   PLL5_CONFIG__PLLOUT_HV_EN___S                                               14
#define   PLL5_CONFIG__PLLOUT_HV_EN__DISABLE                                         0x0
#define   PLL5_CONFIG__PLLOUT_HV_EN__ENABLE                                          0x1
#define   PLL5_CONFIG__NOT_USED13___M                                     0x00002000
#define   PLL5_CONFIG__NOT_USED13___S                                                 13
#define   PLL5_CONFIG__LOOP_FILT_CAP2___M                                 0x00001000
#define   PLL5_CONFIG__LOOP_FILT_CAP2___S                                             12
#define   PLL5_CONFIG__LOOP_FILT_CAP1___M                                 0x00000800
#define   PLL5_CONFIG__LOOP_FILT_CAP1___S                                             11
#define   PLL5_CONFIG__LOOP_FILT_DAMP_RES___M                             0x00000600
#define   PLL5_CONFIG__LOOP_FILT_DAMP_RES___S                                          9
#define   PLL5_CONFIG__VCO_SEL___M                                        0x00000180
#define   PLL5_CONFIG__VCO_SEL___S                                                     7
#define   PLL5_CONFIG__VCO_SEL__90_300MHZ                                            0x0
#define   PLL5_CONFIG__VCO_SEL__182_450MHZ                                           0x1
#define   PLL5_CONFIG__VCO_SEL__300_768MHZ                                           0x2
#define   PLL5_CONFIG__VCO_SEL__440_1066MHZ                                          0x3
#define   PLL5_CONFIG__NOT_USED6___M                                      0x00000040
#define   PLL5_CONFIG__NOT_USED6___S                                                   6
#define   PLL5_CONFIG__LOOP_FILT_CONN___M                                 0x0000003C
#define   PLL5_CONFIG__LOOP_FILT_CONN___S                                              2
#define   PLL5_CONFIG__CHRG_PUMP_CFG___M                                  0x00000003
#define   PLL5_CONFIG__CHRG_PUMP_CFG___S                                               0
#define   PLL5_CONFIG___M                                                 0xFFFFFFFF
#define   PLL5_CONFIG___S                                                              0
#define PLL5_STATUS                                                    (0xA86003B8)
#define   PLL5_STATUS__RESERVED_BITS31_5___M                              0xFFFFFFE0
#define   PLL5_STATUS__RESERVED_BITS31_5___S                                           5
#define   PLL5_STATUS__PLL_LOCK___M                                       0x00000010
#define   PLL5_STATUS__PLL_LOCK___S                                                    4
#define   PLL5_STATUS__PLL_AUTOCAL_VAL___M                                0x0000000F
#define   PLL5_STATUS__PLL_AUTOCAL_VAL___S                                             0
#define   PLL5_STATUS___M                                                 0xFFFFFFFF
#define   PLL5_STATUS___S                                                              0
#define CLK_PWR_DBG_REQ_STATUS                                         (0xA86003C4)
#define   CLK_PWR_DBG_REQ_STATUS__RESERVED_BITS31_5___M                   0xFFFFFFE0
#define   CLK_PWR_DBG_REQ_STATUS__RESERVED_BITS31_5___S                                5
#define   CLK_PWR_DBG_REQ_STATUS__MSMC2_STATUS___M                        0x00000010
#define   CLK_PWR_DBG_REQ_STATUS__MSMC2_STATUS___S                                     4
#define   CLK_PWR_DBG_REQ_STATUS__MSMC2_STATUS__MSMC2_POWERED_UP                     0x1
#define   CLK_PWR_DBG_REQ_STATUS__MSMC2_STATUS__MSMC2_POWERED_DOWN                   0x0
#define   CLK_PWR_DBG_REQ_STATUS__SC_DBG_DBG_RESET_REQ___M                0x00000008
#define   CLK_PWR_DBG_REQ_STATUS__SC_DBG_DBG_RESET_REQ___S                             3
#define   CLK_PWR_DBG_REQ_STATUS__SC_DBG_DBG_RESET_REQ__REQUESTING_A_SCORPION_DEB    0x1
#define   CLK_PWR_DBG_REQ_STATUS__SC_DBG_CORE_PWR_UP_REQ___M              0x00000004
#define   CLK_PWR_DBG_REQ_STATUS__SC_DBG_CORE_PWR_UP_REQ___S                           2
#define   CLK_PWR_DBG_REQ_STATUS__SC_DBG_CORE_PWR_UP_REQ__ENABLED                    0x1
#define   CLK_PWR_DBG_REQ_STATUS__SC_DBG_SYS_PWR_UP_REQ___M               0x00000002
#define   CLK_PWR_DBG_REQ_STATUS__SC_DBG_SYS_PWR_UP_REQ___S                            1
#define   CLK_PWR_DBG_REQ_STATUS__SC_DBG_SYS_PWR_UP_REQ__ENABLED                     0x1
#define   CLK_PWR_DBG_REQ_STATUS__SC_DBG_DBG_PWR_UP_REQ___M               0x00000001
#define   CLK_PWR_DBG_REQ_STATUS__SC_DBG_DBG_PWR_UP_REQ___S                            0
#define   CLK_PWR_DBG_REQ_STATUS__SC_DBG_DBG_PWR_UP_REQ__ENABLED                     0x1
#define   CLK_PWR_DBG_REQ_STATUS___M                                      0xFFFFFFFF
#define   CLK_PWR_DBG_REQ_STATUS___S                                                   0
#define VFECLK_MD_REG                                                  (0xA86003C8)
#define   VFECLK_MD_REG__M_VAL___M                                        0xFFFF0000
#define   VFECLK_MD_REG__M_VAL___S                                                    16
#define   VFECLK_MD_REG__D_VAL___M                                        0x0000FFFF
#define   VFECLK_MD_REG__D_VAL___S                                                     0
#define   VFECLK_MD_REG___M                                               0xFFFFFFFF
#define   VFECLK_MD_REG___S                                                            0
#define VFECLK_NS_REG                                                  (0xA86003CC)
#define   VFECLK_NS_REG__VFECLK_N_VAL___M                                 0xFFFF0000
#define   VFECLK_NS_REG__VFECLK_N_VAL___S                                             16
#define   VFECLK_NS_REG__RESERVED_BITS15_12___M                           0x0000F000
#define   VFECLK_NS_REG__RESERVED_BITS15_12___S                                       12
#define   VFECLK_NS_REG__VFECLK_ROOT_ENA___M                              0x00000800
#define   VFECLK_NS_REG__VFECLK_ROOT_ENA___S                                          11
#define   VFECLK_NS_REG__VFECLK_ROOT_ENA__ENABLED                                    0x1
#define   VFECLK_NS_REG__VFECLK_ROOT_ENA__NOT_ENABLED                                0x0
#define   VFECLK_NS_REG__VFECLK_INV___M                                   0x00000400
#define   VFECLK_NS_REG__VFECLK_INV___S                                               10
#define   VFECLK_NS_REG__VFECLK_INV__INVERTED                                        0x1
#define   VFECLK_NS_REG__VFECLK_INV__NOT_INVERTED                                    0x0
#define   VFECLK_NS_REG__VFECLK_BRANCH_ENA___M                            0x00000200
#define   VFECLK_NS_REG__VFECLK_BRANCH_ENA___S                                         9
#define   VFECLK_NS_REG__VFECLK_BRANCH_ENA__ENABLED                                  0x1
#define   VFECLK_NS_REG__VFECLK_BRANCH_ENA__NOT_ENABLED                              0x0
#define   VFECLK_NS_REG__MNCNTR_EN___M                                    0x00000100
#define   VFECLK_NS_REG__MNCNTR_EN___S                                                 8
#define   VFECLK_NS_REG__MNCNTR_EN__ENABLED                                          0x1
#define   VFECLK_NS_REG__MNCNTR_EN__NOT_ENABLED                                      0x0
#define   VFECLK_NS_REG__MNCNTR_RST___M                                   0x00000080
#define   VFECLK_NS_REG__MNCNTR_RST___S                                                7
#define   VFECLK_NS_REG__MNCNTR_RST__INACTIVE                                        0x0
#define   VFECLK_NS_REG__MNCNTR_RST__ACTIVE                                          0x1
#define   VFECLK_NS_REG__MNCNTR_MODE___M                                  0x00000060
#define   VFECLK_NS_REG__MNCNTR_MODE___S                                               5
#define   VFECLK_NS_REG__MNCNTR_MODE__BYPASS                                         0x0
#define   VFECLK_NS_REG__MNCNTR_MODE__CLOCK_SWALLOW_MODE                             0x1
#define   VFECLK_NS_REG__MNCNTR_MODE__DUAL_EDGE_MODE                                 0x2
#define   VFECLK_NS_REG__MNCNTR_MODE__SINGLE_EDGE_MODE                               0x3
#define   VFECLK_NS_REG__PRE_DIV_SEL___M                                  0x00000018
#define   VFECLK_NS_REG__PRE_DIV_SEL___S                                               3
#define   VFECLK_NS_REG__PRE_DIV_SEL__BYPASS                                         0x0
#define   VFECLK_NS_REG__PRE_DIV_SEL__DIV_2                                          0x1
#define   VFECLK_NS_REG__PRE_DIV_SEL__UNDEFINED_ENCODING                             0x2
#define   VFECLK_NS_REG__PRE_DIV_SEL__DIV_4                                          0x3
#define   VFECLK_NS_REG__SRC_SEL___M                                      0x00000007
#define   VFECLK_NS_REG__SRC_SEL___S                                                   0
#define   VFECLK_NS_REG__SRC_SEL__TCXO                                               0x0
#define   VFECLK_NS_REG__SRC_SEL__GLOBAL_PLL_SRC                                     0x1
#define   VFECLK_NS_REG__SRC_SEL__Q6_PLL_SRC                                         0x2
#define   VFECLK_NS_REG__SRC_SEL__SCPLL_AUX_SRC                                      0x3
#define   VFECLK_NS_REG__SRC_SEL__MODEM_PLL_AUX_SRC                                  0x4
#define   VFECLK_NS_REG__SRC_SEL__PLL4_AUX_SRC                                       0x5
#define   VFECLK_NS_REG__SRC_SEL__PLL5_AUX_SRC                                       0x6
#define   VFECLK_NS_REG__SRC_SEL__PLLTEST_CORE_IN                                    0x7
#define   VFECLK_NS_REG___M                                               0xFFFFFFFF
#define   VFECLK_NS_REG___S                                                            0
#define SDC3_MD_REG                                                    (0xA86003D4)
#define   SDC3_MD_REG__RESERVED_BITS31_24___M                             0xFF000000
#define   SDC3_MD_REG__RESERVED_BITS31_24___S                                         24
#define   SDC3_MD_REG__M_VAL___M                                          0x00FF0000
#define   SDC3_MD_REG__M_VAL___S                                                      16
#define   SDC3_MD_REG__RESERVED_BITS15_8___M                              0x0000FF00
#define   SDC3_MD_REG__RESERVED_BITS15_8___S                                           8
#define   SDC3_MD_REG__D_VAL___M                                          0x000000FF
#define   SDC3_MD_REG__D_VAL___S                                                       0
#define   SDC3_MD_REG___M                                                 0xFFFFFFFF
#define   SDC3_MD_REG___S                                                              0
#define SDC3_NS_REG                                                    (0xA86003D8)
#define   SDC3_NS_REG__RESERVED_BITS31_24___M                             0xFF000000
#define   SDC3_NS_REG__RESERVED_BITS31_24___S                                         24
#define   SDC3_NS_REG__SDC3_N_VAL___M                                     0x00FF0000
#define   SDC3_NS_REG__SDC3_N_VAL___S                                                 16
#define   SDC3_NS_REG__RESERVED_BITS15_12___M                             0x0000F000
#define   SDC3_NS_REG__RESERVED_BITS15_12___S                                         12
#define   SDC3_NS_REG__SDC3_ROOT_ENA___M                                  0x00000800
#define   SDC3_NS_REG__SDC3_ROOT_ENA___S                                              11
#define   SDC3_NS_REG__SDC3_ROOT_ENA__ENABLED                                        0x1
#define   SDC3_NS_REG__SDC3_ROOT_ENA__NOT_ENABLED                                    0x0
#define   SDC3_NS_REG__SDC3_CLK_INV___M                                   0x00000400
#define   SDC3_NS_REG__SDC3_CLK_INV___S                                               10
#define   SDC3_NS_REG__SDC3_CLK_INV__INVERTED                                        0x1
#define   SDC3_NS_REG__SDC3_CLK_INV__NOT_INVERTED                                    0x0
#define   SDC3_NS_REG__SDC3_CLK_BRANCH_ENA___M                            0x00000200
#define   SDC3_NS_REG__SDC3_CLK_BRANCH_ENA___S                                         9
#define   SDC3_NS_REG__SDC3_CLK_BRANCH_ENA__ENABLED                                  0x1
#define   SDC3_NS_REG__SDC3_CLK_BRANCH_ENA__NOT_ENABLED                              0x0
#define   SDC3_NS_REG__MNCNTR_EN___M                                      0x00000100
#define   SDC3_NS_REG__MNCNTR_EN___S                                                   8
#define   SDC3_NS_REG__MNCNTR_EN__ENABLED                                            0x1
#define   SDC3_NS_REG__MNCNTR_EN__NOT_ENABLED                                        0x0
#define   SDC3_NS_REG__MNCNTR_RST___M                                     0x00000080
#define   SDC3_NS_REG__MNCNTR_RST___S                                                  7
#define   SDC3_NS_REG__MNCNTR_RST__INACTIVE                                          0x0
#define   SDC3_NS_REG__MNCNTR_RST__ACTIVE                                            0x1
#define   SDC3_NS_REG__MNCNTR_MODE___M                                    0x00000060
#define   SDC3_NS_REG__MNCNTR_MODE___S                                                 5
#define   SDC3_NS_REG__MNCNTR_MODE__BYPASS                                           0x0
#define   SDC3_NS_REG__MNCNTR_MODE__CLOCK_SWALLOW_MODE                               0x1
#define   SDC3_NS_REG__MNCNTR_MODE__DUAL_EDGE_MODE                                   0x2
#define   SDC3_NS_REG__MNCNTR_MODE__SINGLE_EDGE_MODE                                 0x3
#define   SDC3_NS_REG__PRE_DIV_SEL___M                                    0x00000018
#define   SDC3_NS_REG__PRE_DIV_SEL___S                                                 3
#define   SDC3_NS_REG__PRE_DIV_SEL__BYPASS                                           0x0
#define   SDC3_NS_REG__PRE_DIV_SEL__DIV_2                                            0x1
#define   SDC3_NS_REG__PRE_DIV_SEL__UNDEFINED_ENCODING                               0x2
#define   SDC3_NS_REG__PRE_DIV_SEL__DIV_4                                            0x3
#define   SDC3_NS_REG__SRC_SEL___M                                        0x00000007
#define   SDC3_NS_REG__SRC_SEL___S                                                     0
#define   SDC3_NS_REG__SRC_SEL__TCXO                                                 0x0
#define   SDC3_NS_REG__SRC_SEL__GLOBAL_PLL_SRC                                       0x1
#define   SDC3_NS_REG__SRC_SEL__Q6_PLL_SRC                                           0x2
#define   SDC3_NS_REG__SRC_SEL__SCPLL_AUX_SRC                                        0x3
#define   SDC3_NS_REG__SRC_SEL__MODEM_PLL_AUX_SRC                                    0x4
#define   SDC3_NS_REG__SRC_SEL__PLL4_AUX_SRC                                         0x5
#define   SDC3_NS_REG__SRC_SEL__PLL5_AUX_SRC                                         0x6
#define   SDC3_NS_REG__SRC_SEL__PLLTEST_CORE_IN                                      0x7
#define   SDC3_NS_REG___M                                                 0xFFFFFFFF
#define   SDC3_NS_REG___S                                                              0
#define SDC4_MD_REG                                                    (0xA86003DC)
#define   SDC4_MD_REG__RESERVED_BITS31_24___M                             0xFF000000
#define   SDC4_MD_REG__RESERVED_BITS31_24___S                                         24
#define   SDC4_MD_REG__M_VAL___M                                          0x00FF0000
#define   SDC4_MD_REG__M_VAL___S                                                      16
#define   SDC4_MD_REG__RESERVED_BITS15_8___M                              0x0000FF00
#define   SDC4_MD_REG__RESERVED_BITS15_8___S                                           8
#define   SDC4_MD_REG__D_VAL___M                                          0x000000FF
#define   SDC4_MD_REG__D_VAL___S                                                       0
#define   SDC4_MD_REG___M                                                 0xFFFFFFFF
#define   SDC4_MD_REG___S                                                              0
#define SDC4_NS_REG                                                    (0xA86003E0)
#define   SDC4_NS_REG__RESERVED_BITS31_24___M                             0xFF000000
#define   SDC4_NS_REG__RESERVED_BITS31_24___S                                         24
#define   SDC4_NS_REG__SDC4_N_VAL___M                                     0x00FF0000
#define   SDC4_NS_REG__SDC4_N_VAL___S                                                 16
#define   SDC4_NS_REG__RESERVED_BITS15_13___M                             0x0000E000
#define   SDC4_NS_REG__RESERVED_BITS15_13___S                                         13
#define   SDC4_NS_REG__SDC4_M_CLK_SRC_SEL___M                             0x00001000
#define   SDC4_NS_REG__SDC4_M_CLK_SRC_SEL___S                                         12
#define   SDC4_NS_REG__SDC4_ROOT_ENA___M                                  0x00000800
#define   SDC4_NS_REG__SDC4_ROOT_ENA___S                                              11
#define   SDC4_NS_REG__SDC4_ROOT_ENA__ENABLED                                        0x1
#define   SDC4_NS_REG__SDC4_ROOT_ENA__NOT_ENABLED                                    0x0
#define   SDC4_NS_REG__SDC4_CLK_INV___M                                   0x00000400
#define   SDC4_NS_REG__SDC4_CLK_INV___S                                               10
#define   SDC4_NS_REG__SDC4_CLK_INV__INVERTED                                        0x1
#define   SDC4_NS_REG__SDC4_CLK_INV__NOT_INVERTED                                    0x0
#define   SDC4_NS_REG__SDC4_CLK_BRANCH_ENA___M                            0x00000200
#define   SDC4_NS_REG__SDC4_CLK_BRANCH_ENA___S                                         9
#define   SDC4_NS_REG__SDC4_CLK_BRANCH_ENA__ENABLED                                  0x1
#define   SDC4_NS_REG__SDC4_CLK_BRANCH_ENA__NOT_ENABLED                              0x0
#define   SDC4_NS_REG__MNCNTR_EN___M                                      0x00000100
#define   SDC4_NS_REG__MNCNTR_EN___S                                                   8
#define   SDC4_NS_REG__MNCNTR_EN__ENABLED                                            0x1
#define   SDC4_NS_REG__MNCNTR_EN__NOT_ENABLED                                        0x0
#define   SDC4_NS_REG__MNCNTR_RST___M                                     0x00000080
#define   SDC4_NS_REG__MNCNTR_RST___S                                                  7
#define   SDC4_NS_REG__MNCNTR_RST__INACTIVE                                          0x0
#define   SDC4_NS_REG__MNCNTR_RST__ACTIVE                                            0x1
#define   SDC4_NS_REG__MNCNTR_MODE___M                                    0x00000060
#define   SDC4_NS_REG__MNCNTR_MODE___S                                                 5
#define   SDC4_NS_REG__MNCNTR_MODE__BYPASS                                           0x0
#define   SDC4_NS_REG__MNCNTR_MODE__CLOCK_SWALLOW_MODE                               0x1
#define   SDC4_NS_REG__MNCNTR_MODE__DUAL_EDGE_MODE                                   0x2
#define   SDC4_NS_REG__MNCNTR_MODE__SINGLE_EDGE_MODE                                 0x3
#define   SDC4_NS_REG__PRE_DIV_SEL___M                                    0x00000018
#define   SDC4_NS_REG__PRE_DIV_SEL___S                                                 3
#define   SDC4_NS_REG__PRE_DIV_SEL__BYPASS                                           0x0
#define   SDC4_NS_REG__PRE_DIV_SEL__DIV_2                                            0x1
#define   SDC4_NS_REG__PRE_DIV_SEL__UNDEFINED_ENCODING                               0x2
#define   SDC4_NS_REG__PRE_DIV_SEL__DIV_4                                            0x3
#define   SDC4_NS_REG__SRC_SEL___M                                        0x00000007
#define   SDC4_NS_REG__SRC_SEL___S                                                     0
#define   SDC4_NS_REG__SRC_SEL__TCXO                                                 0x0
#define   SDC4_NS_REG__SRC_SEL__GLOBAL_PLL_SRC                                       0x1
#define   SDC4_NS_REG__SRC_SEL__Q6_PLL_SRC                                           0x2
#define   SDC4_NS_REG__SRC_SEL__SCPLL_AUX_SRC                                        0x3
#define   SDC4_NS_REG__SRC_SEL__MODEM_PLL_AUX_SRC                                    0x4
#define   SDC4_NS_REG__SRC_SEL__PLL4_AUX_SRC                                         0x5
#define   SDC4_NS_REG__SRC_SEL__PLL5_AUX_SRC                                         0x6
#define   SDC4_NS_REG__SRC_SEL__PLLTEST_CORE_IN                                      0x7
#define   SDC4_NS_REG___M                                                 0xFFFFFFFF
#define   SDC4_NS_REG___S                                                              0
#define USBH_MD_REG                                                    (0xA86003E4)
#define   USBH_MD_REG__RESERVED_BITS31_24___M                             0xFF000000
#define   USBH_MD_REG__RESERVED_BITS31_24___S                                         24
#define   USBH_MD_REG__M_VAL___M                                          0x00FF0000
#define   USBH_MD_REG__M_VAL___S                                                      16
#define   USBH_MD_REG__RESERVED_BITS15_8___M                              0x0000FF00
#define   USBH_MD_REG__RESERVED_BITS15_8___S                                           8
#define   USBH_MD_REG__D_VAL___M                                          0x000000FF
#define   USBH_MD_REG__D_VAL___S                                                       0
#define   USBH_MD_REG___M                                                 0xFFFFFFFF
#define   USBH_MD_REG___S                                                              0
#define USBH_NS_REG                                                    (0xA86003E8)
#define   USBH_NS_REG__RESERVED_BITS31_30___M                             0xFFF00000
#define   USBH_NS_REG__RESERVED_BITS31_30___S                                         20
#define   USBH_NS_REG__USBH_3_ROOT_ENA___M                                0x20000000
#define   USBH_NS_REG__USBH_3_ROOT_ENA___S                                            29
#define   USBH_NS_REG__USBH_3_ROOT_ENA__ENABLED                                      0x1
#define   USBH_NS_REG__USBH_3_ROOT_ENA__NOT_ENABLED                                  0x0
#define   USBH_NS_REG__USBH_3_CLK_INV___M                                 0x10000000
#define   USBH_NS_REG__USBH_3_CLK_INV___S                                             28
#define   USBH_NS_REG__USBH_3_CLK_INV__INVERTED                                      0x1
#define   USBH_NS_REG__USBH_3_CLK_INV__NOT_INVERTED                                  0x0
#define   USBH_NS_REG__USBH_3_CLK_BRANCH_ENA___M                          0x08000000
#define   USBH_NS_REG__USBH_3_CLK_BRANCH_ENA___S                                      27
#define   USBH_NS_REG__USBH_3_CLK_BRANCH_ENA__ENABLED                                0x1
#define   USBH_NS_REG__USBH_3_CLK_BRANCH_ENA__NOT_ENABLED                            0x0
#define   USBH_NS_REG__USBH_2_ROOT_ENA___M                                0x04000000
#define   USBH_NS_REG__USBH_2_ROOT_ENA___S                                            26
#define   USBH_NS_REG__USBH_2_ROOT_ENA__ENABLED                                      0x1
#define   USBH_NS_REG__USBH_2_ROOT_ENA__NOT_ENABLED                                  0x0
#define   USBH_NS_REG__USBH_2_CLK_INV___M                                 0x02000000
#define   USBH_NS_REG__USBH_2_CLK_INV___S                                             25
#define   USBH_NS_REG__USBH_2_CLK_INV__INVERTED                                      0x1
#define   USBH_NS_REG__USBH_2_CLK_INV__NOT_INVERTED                                  0x0
#define   USBH_NS_REG__USBH_2_CLK_BRANCH_ENA___M                          0x01000000
#define   USBH_NS_REG__USBH_2_CLK_BRANCH_ENA___S                                      24
#define   USBH_NS_REG__USBH_2_CLK_BRANCH_ENA__ENABLED                                0x1
#define   USBH_NS_REG__USBH_2_CLK_BRANCH_ENA__NOT_ENABLED                            0x0
#define   USBH_NS_REG__USBH_N_VAL___M                                     0x00FF0000
#define   USBH_NS_REG__USBH_N_VAL___S                                                 16
#define   USBH_NS_REG__RESERVED_BITS15_12___M                             0x0000F000
#define   USBH_NS_REG__RESERVED_BITS15_12___S                                         12
#define   USBH_NS_REG__USBH_ROOT_ENA___M                                  0x00000800
#define   USBH_NS_REG__USBH_ROOT_ENA___S                                              11
#define   USBH_NS_REG__USBH_ROOT_ENA__ENABLED                                        0x1
#define   USBH_NS_REG__USBH_ROOT_ENA__NOT_ENABLED                                    0x0
#define   USBH_NS_REG__USBH_CLK_INV___M                                   0x00000400
#define   USBH_NS_REG__USBH_CLK_INV___S                                               10
#define   USBH_NS_REG__USBH_CLK_INV__INVERTED                                        0x1
#define   USBH_NS_REG__USBH_CLK_INV__NOT_INVERTED                                    0x0
#define   USBH_NS_REG__USBH_CLK_BRANCH_ENA___M                            0x00000200
#define   USBH_NS_REG__USBH_CLK_BRANCH_ENA___S                                         9
#define   USBH_NS_REG__USBH_CLK_BRANCH_ENA__ENABLED                                  0x1
#define   USBH_NS_REG__USBH_CLK_BRANCH_ENA__NOT_ENABLED                              0x0
#define   USBH_NS_REG__MNCNTR_EN___M                                      0x00000100
#define   USBH_NS_REG__MNCNTR_EN___S                                                   8
#define   USBH_NS_REG__MNCNTR_EN__ENABLED                                            0x1
#define   USBH_NS_REG__MNCNTR_EN__NOT_ENABLED                                        0x0
#define   USBH_NS_REG__MNCNTR_RST___M                                     0x00000080
#define   USBH_NS_REG__MNCNTR_RST___S                                                  7
#define   USBH_NS_REG__MNCNTR_RST__INACTIVE                                          0x0
#define   USBH_NS_REG__MNCNTR_RST__ACTIVE                                            0x1
#define   USBH_NS_REG__MNCNTR_MODE___M                                    0x00000060
#define   USBH_NS_REG__MNCNTR_MODE___S                                                 5
#define   USBH_NS_REG__MNCNTR_MODE__BYPASS                                           0x0
#define   USBH_NS_REG__MNCNTR_MODE__CLOCK_SWALLOW_MODE                               0x1
#define   USBH_NS_REG__MNCNTR_MODE__DUAL_EDGE_MODE                                   0x2
#define   USBH_NS_REG__MNCNTR_MODE__SINGLE_EDGE_MODE                                 0x3
#define   USBH_NS_REG__PRE_DIV_SEL___M                                    0x00000018
#define   USBH_NS_REG__PRE_DIV_SEL___S                                                 3
#define   USBH_NS_REG__PRE_DIV_SEL__BYPASS                                           0x0
#define   USBH_NS_REG__PRE_DIV_SEL__DIV_2                                            0x1
#define   USBH_NS_REG__PRE_DIV_SEL__UNDEFINED_ENCODING                               0x2
#define   USBH_NS_REG__PRE_DIV_SEL__DIV_4                                            0x3
#define   USBH_NS_REG__SRC_SEL___M                                        0x00000007
#define   USBH_NS_REG__SRC_SEL___S                                                     0
#define   USBH_NS_REG__SRC_SEL__TCXO                                                 0x0
#define   USBH_NS_REG__SRC_SEL__GLOBAL_PLL_SRC                                       0x1
#define   USBH_NS_REG__SRC_SEL__Q6_PLL_SRC                                           0x2
#define   USBH_NS_REG__SRC_SEL__SCPLL_AUX_SRC                                        0x3
#define   USBH_NS_REG__SRC_SEL__MODEM_PLL_AUX_SRC                                    0x4
#define   USBH_NS_REG__SRC_SEL__PLL4_AUX_SRC                                         0x5
#define   USBH_NS_REG__SRC_SEL__PLL5_AUX_SRC                                         0x6
#define   USBH_NS_REG__SRC_SEL__PLLTEST_CORE_IN                                      0x7
#define   USBH_NS_REG___M                                                 0xFFFFFFFF
#define   USBH_NS_REG___S                                                              0
#define LCD_MD_REG                                                     (0xA86003EC)
#define   LCD_MD_REG__M_VAL___M                                           0xFFFF0000
#define   LCD_MD_REG__M_VAL___S                                                       16
#define   LCD_MD_REG__D_VAL___M                                           0x0000FFFF
#define   LCD_MD_REG__D_VAL___S                                                        0
#define   LCD_MD_REG___M                                                  0xFFFFFFFF
#define   LCD_MD_REG___S                                                               0
#define LCD_NS_REG                                                     (0xA86003F0)
#define   LCD_NS_REG__LCD_N_VAL___M                                       0xFFFF0000
#define   LCD_NS_REG__LCD_N_VAL___S                                                   16
#define   LCD_NS_REG__RESERVED_BITS15_14___M                              0x0000C000
#define   LCD_NS_REG__RESERVED_BITS15_14___S                                          14
#define   LCD_NS_REG__LCD_CLK_EXT_INV___M                                 0x00002000
#define   LCD_NS_REG__LCD_CLK_EXT_INV___S                                             13
#define   LCD_NS_REG__LCD_CLK_EXT_INV__INVERTED                                      0x1
#define   LCD_NS_REG__LCD_CLK_EXT_INV__NOT_INVERTED                                  0x0
#define   LCD_NS_REG__LCD_CLK_EXT_BRANCH_ENA___M                          0x00001000
#define   LCD_NS_REG__LCD_CLK_EXT_BRANCH_ENA___S                                      12
#define   LCD_NS_REG__LCD_CLK_EXT_BRANCH_ENA__ENABLED                                0x1
#define   LCD_NS_REG__LCD_CLK_EXT_BRANCH_ENA__NOT_ENABLED                            0x0
#define   LCD_NS_REG__LCD_ROOT_ENA___M                                    0x00000800
#define   LCD_NS_REG__LCD_ROOT_ENA___S                                                11
#define   LCD_NS_REG__LCD_ROOT_ENA__ENABLED                                          0x1
#define   LCD_NS_REG__LCD_ROOT_ENA__NOT_ENABLED                                      0x0
#define   LCD_NS_REG__LCD_CLK_INV___M                                     0x00000400
#define   LCD_NS_REG__LCD_CLK_INV___S                                                 10
#define   LCD_NS_REG__LCD_CLK_INV__INVERTED                                          0x1
#define   LCD_NS_REG__LCD_CLK_INV__NOT_INVERTED                                      0x0
#define   LCD_NS_REG__LCD_CLK_BRANCH_ENA___M                              0x00000200
#define   LCD_NS_REG__LCD_CLK_BRANCH_ENA___S                                           9
#define   LCD_NS_REG__LCD_CLK_BRANCH_ENA__ENABLED                                    0x1
#define   LCD_NS_REG__LCD_CLK_BRANCH_ENA__NOT_ENABLED                                0x0
#define   LCD_NS_REG__MNCNTR_EN___M                                       0x00000100
#define   LCD_NS_REG__MNCNTR_EN___S                                                    8
#define   LCD_NS_REG__MNCNTR_EN__ENABLED                                             0x1
#define   LCD_NS_REG__MNCNTR_EN__NOT_ENABLED                                         0x0
#define   LCD_NS_REG__MNCNTR_RST___M                                      0x00000080
#define   LCD_NS_REG__MNCNTR_RST___S                                                   7
#define   LCD_NS_REG__MNCNTR_RST__INACTIVE                                           0x0
#define   LCD_NS_REG__MNCNTR_RST__ACTIVE                                             0x1
#define   LCD_NS_REG__MNCNTR_MODE___M                                     0x00000060
#define   LCD_NS_REG__MNCNTR_MODE___S                                                  5
#define   LCD_NS_REG__MNCNTR_MODE__BYPASS                                            0x0
#define   LCD_NS_REG__MNCNTR_MODE__CLOCK_SWALLOW_MODE                                0x1
#define   LCD_NS_REG__MNCNTR_MODE__DUAL_EDGE_MODE                                    0x2
#define   LCD_NS_REG__MNCNTR_MODE__SINGLE_EDGE_MODE                                  0x3
#define   LCD_NS_REG__PRE_DIV_SEL___M                                     0x00000018
#define   LCD_NS_REG__PRE_DIV_SEL___S                                                  3
#define   LCD_NS_REG__PRE_DIV_SEL__BYPASS                                            0x0
#define   LCD_NS_REG__PRE_DIV_SEL__DIV_2                                             0x1
#define   LCD_NS_REG__PRE_DIV_SEL__UNDEFINED_ENCODING                                0x2
#define   LCD_NS_REG__PRE_DIV_SEL__DIV_4                                             0x3
#define   LCD_NS_REG__SRC_SEL___M                                         0x00000007
#define   LCD_NS_REG__SRC_SEL___S                                                      0
#define   LCD_NS_REG__SRC_SEL__TCXO                                                  0x0
#define   LCD_NS_REG__SRC_SEL__GLOBAL_PLL_SRC                                        0x1
#define   LCD_NS_REG__SRC_SEL__Q6_PLL_SRC                                            0x2
#define   LCD_NS_REG__SRC_SEL__SCPLL_AUX_SRC                                         0x3
#define   LCD_NS_REG__SRC_SEL__MODEM_PLL_AUX_SRC                                     0x4
#define   LCD_NS_REG__SRC_SEL__PLL4_AUX_SRC                                          0x5
#define   LCD_NS_REG__SRC_SEL__PLL5_AUX_SRC                                          0x6
#define   LCD_NS_REG__SRC_SEL__PLLTEST_CORE_IN                                       0x7
#define   LCD_NS_REG___M                                                  0xFFFFFFFF
#define   LCD_NS_REG___S                                                               0
#define MDP_NS_REG                                                     (0xA86003F4)
#define   MDP_NS_REG__RESERVED_BITS31_15___M                              0xFFFF8000
#define   MDP_NS_REG__RESERVED_BITS31_15___S                                          15
#define   MDP_NS_REG__MDP_VSYNC_ROOT_ENA___M                              0x00004000
#define   MDP_NS_REG__MDP_VSYNC_ROOT_ENA___S                                          14
#define   MDP_NS_REG__MDP_VSYNC_ROOT_ENA__ENABLED                                    0x1
#define   MDP_NS_REG__MDP_VSYNC_ROOT_ENA__NOT_ENABLED                                0x0
#define   MDP_NS_REG__MDP_VSYNC_CLK_INV___M                               0x00002000
#define   MDP_NS_REG__MDP_VSYNC_CLK_INV___S                                           13
#define   MDP_NS_REG__MDP_VSYNC_CLK_INV__INVERTED                                    0x1
#define   MDP_NS_REG__MDP_VSYNC_CLK_INV__NOT_INVERTED                                0x0
#define   MDP_NS_REG__MDP_VSYNC_CLK_BRANCH_ENA___M                        0x00001000
#define   MDP_NS_REG__MDP_VSYNC_CLK_BRANCH_ENA___S                                    12
#define   MDP_NS_REG__MDP_VSYNC_CLK_BRANCH_ENA__ENABLED                              0x1
#define   MDP_NS_REG__MDP_VSYNC_CLK_BRANCH_ENA__NOT_ENABLED                          0x0
#define   MDP_NS_REG__MDP_ROOT_ENA___M                                    0x00000800
#define   MDP_NS_REG__MDP_ROOT_ENA___S                                                11
#define   MDP_NS_REG__MDP_ROOT_ENA__ENABLED                                          0x1
#define   MDP_NS_REG__MDP_ROOT_ENA__NOT_ENABLED                                      0x0
#define   MDP_NS_REG__MDP_CLK_INV___M                                     0x00000400
#define   MDP_NS_REG__MDP_CLK_INV___S                                                 10
#define   MDP_NS_REG__MDP_CLK_INV__INVERTED                                          0x1
#define   MDP_NS_REG__MDP_CLK_INV__NOT_INVERTED                                      0x0
#define   MDP_NS_REG__MDP_CLK_BRANCH_ENA___M                              0x00000200
#define   MDP_NS_REG__MDP_CLK_BRANCH_ENA___S                                           9
#define   MDP_NS_REG__MDP_CLK_BRANCH_ENA__ENABLED                                    0x1
#define   MDP_NS_REG__MDP_CLK_BRANCH_ENA__NOT_ENABLED                                0x0
#define   MDP_NS_REG__RESERVED_BIT8_2___M                                 0x000001FC
#define   MDP_NS_REG__RESERVED_BIT8_2___S                                              2
#define   MDP_NS_REG__MDP_DIV_SEL___M                                     0x00000003
#define   MDP_NS_REG__MDP_DIV_SEL___S                                                  0
#define   MDP_NS_REG__MDP_DIV_SEL__DIV_1                                             0x0
#define   MDP_NS_REG__MDP_DIV_SEL__DIV_2                                             0x1
#define   MDP_NS_REG__MDP_DIV_SEL__DIV_3                                             0x2
#define   MDP_NS_REG__MDP_DIV_SEL__DIV_4                                             0x3
#define   MDP_NS_REG___M                                                  0xFFFFFFFF
#define   MDP_NS_REG___S                                                               0
#define SPARE_CFG                                                      (0xA86003F8)
#define   SPARE_CFG__RESERVED_BITS31_8___M                                0xFFFFFF00
#define   SPARE_CFG__RESERVED_BITS31_8___S                                             8
#define   SPARE_CFG__SPARE_CFG___M                                        0x000000FF
#define   SPARE_CFG__SPARE_CFG___S                                                     0
#define   SPARE_CFG___M                                                   0xFFFFFFFF
#define   SPARE_CFG___S                                                                0
#define VECTOR_CFG                                                     (0xA86003FC)
#define   VECTOR_CFG__TLMM_SRC_SEL___M                                    0x00000008
#define   VECTOR_CFG__TLMM_SRC_SEL___S                                                 3
#define   VECTOR_CFG__CLK_DIV_RES___M                                     0x00000004
#define   VECTOR_CFG__CLK_DIV_RES___S                                                  2
#define   VECTOR_CFG__CLK_DIV_RES__ACTIVE                                            0x1
#define   VECTOR_CFG__CLK_DIV_RES__NOT_ACTIVE                                        0x0
#define   VECTOR_CFG__SMI_SYNC_2X_SRC_SEL___M                             0x00000002
#define   VECTOR_CFG__SMI_SYNC_2X_SRC_SEL___S                                          1
#define   VECTOR_CFG__SMI_SYNC_2X_SRC_SEL__GLOBAL_CLOCK                              0x0
#define   VECTOR_CFG__SMI_SYNC_2X_SRC_SEL__TCXO                                      0x1
#define   VECTOR_CFG__EBI1_SYNC_2X_SRC_SEL___M                            0x00000001
#define   VECTOR_CFG__EBI1_SYNC_2X_SRC_SEL___S                                         0
#define   VECTOR_CFG__EBI1_SYNC_2X_SRC_SEL__GLOBAL_CLOCK                             0x0
#define   VECTOR_CFG__EBI1_SYNC_2X_SRC_SEL__TCXO                                     0x1
#define CLK_CTL_Q6_BASE              (0xA8100000)
#define   VECTOR_CFG___M                                                  0x0000000F
#define   VECTOR_CFG___S                                                               0
#define ADSP_NS_REG                                                    (0xA8100830)
#define   ADSP_NS_REG__Q6_CORE_CLK_SEL___M                                0xC0000000
#define   ADSP_NS_REG__Q6_CORE_CLK_SEL___S                                            30
#define   ADSP_NS_REG__Q6_CORE_CLK_SEL__PLL_MAIN_SOURCE                              0x3
#define   ADSP_NS_REG__Q6_CORE_CLK_SEL__TCXO                                         0x2
#define   ADSP_NS_REG__Q6_CORE_CLK_SEL__LOW_JITTER_PLL_SOURCE                        0x1
#define   ADSP_NS_REG__Q6_CORE_CLK_SEL__CLOCK_MUX_MACRO                              0x0
#define   ADSP_NS_REG__ADSP_SLP_ROOT_ENA___M                              0x20000000
#define   ADSP_NS_REG__ADSP_SLP_ROOT_ENA___S                                          29
#define   ADSP_NS_REG__ADSP_SLP_ROOT_ENA__ENABLED                                    0x1
#define   ADSP_NS_REG__ADSP_SLP_ROOT_ENA__NOT_ENABLED                                0x0
#define   ADSP_NS_REG__ADSP_SLP_CLK_INV___M                               0x10000000
#define   ADSP_NS_REG__ADSP_SLP_CLK_INV___S                                           28
#define   ADSP_NS_REG__ADSP_SLP_CLK_INV__INVERTED                                    0x1
#define   ADSP_NS_REG__ADSP_SLP_CLK_INV__NOT_INVERTED                                0x0
#define   ADSP_NS_REG__ADSP_SLP_CLK_BRANCH_ENA___M                        0x08000000
#define   ADSP_NS_REG__ADSP_SLP_CLK_BRANCH_ENA___S                                    27
#define   ADSP_NS_REG__ADSP_SLP_CLK_BRANCH_ENA__ENABLED                              0x1
#define   ADSP_NS_REG__ADSP_SLP_CLK_BRANCH_ENA__NOT_ENABLED                          0x0
#define   ADSP_NS_REG__ADSP_TCXO_ROOT_ENA___M                             0x04000000
#define   ADSP_NS_REG__ADSP_TCXO_ROOT_ENA___S                                         26
#define   ADSP_NS_REG__ADSP_TCXO_ROOT_ENA__ENABLED                                   0x1
#define   ADSP_NS_REG__ADSP_TCXO_ROOT_ENA__NOT_ENABLED                               0x0
#define   ADSP_NS_REG__ADSP_TCXO_CLK_INV___M                              0x02000000
#define   ADSP_NS_REG__ADSP_TCXO_CLK_INV___S                                          25
#define   ADSP_NS_REG__ADSP_TCXO_CLK_INV__INVERTED                                   0x1
#define   ADSP_NS_REG__ADSP_TCXO_CLK_INV__NOT_INVERTED                               0x0
#define   ADSP_NS_REG__ADSP_TCXO_CLK_BRANCH_ENA___M                       0x01000000
#define   ADSP_NS_REG__ADSP_TCXO_CLK_BRANCH_ENA___S                                   24
#define   ADSP_NS_REG__ADSP_TCXO_CLK_BRANCH_ENA__ENABLED                             0x1
#define   ADSP_NS_REG__ADSP_TCXO_CLK_BRANCH_ENA__NOT_ENABLED                         0x0
#define   ADSP_NS_REG__AD6_JTAG_ROOT_ENA___M                              0x00800000
#define   ADSP_NS_REG__AD6_JTAG_ROOT_ENA___S                                          23
#define   ADSP_NS_REG__AD6_JTAG_ROOT_ENA__ENABLED                                    0x1
#define   ADSP_NS_REG__AD6_JTAG_ROOT_ENA__NOT_ENABLED                                0x0
#define   ADSP_NS_REG__AD6_JTAG_CLK_INV___M                               0x00400000
#define   ADSP_NS_REG__AD6_JTAG_CLK_INV___S                                           22
#define   ADSP_NS_REG__AD6_JTAG_CLK_INV__INVERTED                                    0x1
#define   ADSP_NS_REG__AD6_JTAG_CLK_INV__NOT_INVERTED                                0x0
#define   ADSP_NS_REG__AD6_JTAG_CLK_BRANCH_ENA___M                        0x00200000
#define   ADSP_NS_REG__AD6_JTAG_CLK_BRANCH_ENA___S                                    21
#define   ADSP_NS_REG__AD6_JTAG_CLK_BRANCH_ENA__ENABLED                              0x1
#define   ADSP_NS_REG__AD6_JTAG_CLK_BRANCH_ENA__NOT_ENABLED                          0x0
#define   ADSP_NS_REG__Q6_CORE_CLK_ROOT_ENA___M                           0x00100000
#define   ADSP_NS_REG__Q6_CORE_CLK_ROOT_ENA___S                                       20
#define   ADSP_NS_REG__Q6_CORE_CLK_ROOT_ENA__ENABLED                                 0x1
#define   ADSP_NS_REG__Q6_CORE_CLK_ROOT_ENA__NOT_ENABLED                             0x0
#define   ADSP_NS_REG__RESERVED_BITS19_18___M                             0x000C0000
#define   ADSP_NS_REG__RESERVED_BITS19_18___S                                         18
#define   ADSP_NS_REG__AD6_L2_CLK_EN___M                                  0x00020000
#define   ADSP_NS_REG__AD6_L2_CLK_EN___S                                              17
#define   ADSP_NS_REG__AD6_L2_CLK_EN__ENABLED                                        0x1
#define   ADSP_NS_REG__AD6_CORE_CLK_EN___M                                0x00010000
#define   ADSP_NS_REG__AD6_CORE_CLK_EN___S                                            16
#define   ADSP_NS_REG__AD6_CORE_CLK_EN__ENABLED                                      0x1
#define   ADSP_NS_REG__RESERVED_BIT15___M                                 0x00008000
#define   ADSP_NS_REG__RESERVED_BIT15___S                                             15
#define   ADSP_NS_REG__SRC1_DIV___M                                       0x00007800
#define   ADSP_NS_REG__SRC1_DIV___S                                                   11
#define   ADSP_NS_REG__SRC1_DIV__BYPASS                                              0x0
#define   ADSP_NS_REG__SRC1_DIV__DIV_2                                               0x1
#define   ADSP_NS_REG__SRC1_DIV__DIV_3                                               0x2
#define   ADSP_NS_REG__SRC1_DIV__DIV_4                                               0x3
#define   ADSP_NS_REG__SRC1_DIV__DIV_5                                               0x4
#define   ADSP_NS_REG__SRC1_DIV__DIV_6                                               0x5
#define   ADSP_NS_REG__SRC1_DIV__DIV_7                                               0x6
#define   ADSP_NS_REG__SRC1_DIV__DIV_8                                               0x7
#define   ADSP_NS_REG__SRC1_DIV__DIV_9                                               0x8
#define   ADSP_NS_REG__SRC1_DIV__DIV_10                                              0x9
#define   ADSP_NS_REG__SRC1_DIV__DIV_11                                              0xA
#define   ADSP_NS_REG__SRC1_DIV__DIV_12                                              0xB
#define   ADSP_NS_REG__SRC1_DIV__DIV_13                                              0xC
#define   ADSP_NS_REG__SRC1_DIV__DIV_14                                              0xD
#define   ADSP_NS_REG__SRC1_DIV__DIV_15                                              0xE
#define   ADSP_NS_REG__SRC1_DIV__DIV_16                                              0xF
#define   ADSP_NS_REG__SRC1_SEL___M                                       0x00000700
#define   ADSP_NS_REG__SRC1_SEL___S                                                    8
#define   ADSP_NS_REG__SRC1_SEL__TCXO                                                0x0
#define   ADSP_NS_REG__SRC1_SEL__GLOBAL_PLL_SRC                                      0x1
#define   ADSP_NS_REG__SRC1_SEL__Q6_PLL                                              0x2
#define   ADSP_NS_REG__SRC1_SEL__SCPLL_AUX_SRC                                       0x3
#define   ADSP_NS_REG__SRC1_SEL__MODEM_PLL_AUX_SRC                                   0x4
#define   ADSP_NS_REG__SRC1_SEL__PLL4_AUX_SRC                                        0x5
#define   ADSP_NS_REG__SRC1_SEL__PLL5_BACKUP_PLL                                     0x6
#define   ADSP_NS_REG__SRC1_SEL__PLLTEST_CORE_IN                                     0x7
#define   ADSP_NS_REG__SRC0_DIV___M                                       0x000000F0
#define   ADSP_NS_REG__SRC0_DIV___S                                                    4
#define   ADSP_NS_REG__SRC0_DIV__BYPASS                                              0x0
#define   ADSP_NS_REG__SRC0_DIV__DIV_2                                               0x1
#define   ADSP_NS_REG__SRC0_DIV__DIV_3                                               0x2
#define   ADSP_NS_REG__SRC0_DIV__DIV_4                                               0x3
#define   ADSP_NS_REG__SRC0_DIV__DIV_5                                               0x4
#define   ADSP_NS_REG__SRC0_DIV__DIV_6                                               0x5
#define   ADSP_NS_REG__SRC0_DIV__DIV_7                                               0x6
#define   ADSP_NS_REG__SRC0_DIV__DIV_8                                               0x7
#define   ADSP_NS_REG__SRC0_DIV__DIV_9                                               0x8
#define   ADSP_NS_REG__SRC0_DIV__DIV_10                                              0x9
#define   ADSP_NS_REG__SRC0_DIV__DIV_11                                              0xA
#define   ADSP_NS_REG__SRC0_DIV__DIV_12                                              0xB
#define   ADSP_NS_REG__SRC0_DIV__DIV_13                                              0xC
#define   ADSP_NS_REG__SRC0_DIV__DIV_14                                              0xD
#define   ADSP_NS_REG__SRC0_DIV__DIV_15                                              0xE
#define   ADSP_NS_REG__SRC0_DIV__DIV_16                                              0xF
#define   ADSP_NS_REG__SRC0_SEL___M                                       0x0000000E
#define   ADSP_NS_REG__SRC0_SEL___S                                                    1
#define   ADSP_NS_REG__SRC0_SEL__TCXO                                                0x0
#define   ADSP_NS_REG__SRC0_SEL__GLOBAL_PLL_SRC                                      0x1
#define   ADSP_NS_REG__SRC0_SEL__Q6_PLL                                              0x2
#define   ADSP_NS_REG__SRC0_SEL__SCPLL_AUX_SRC                                       0x3
#define   ADSP_NS_REG__SRC0_SEL__MODEM_PLL_AUX_SRC                                   0x4
#define   ADSP_NS_REG__SRC0_SEL__PLL4_AUX_SRC                                        0x5
#define   ADSP_NS_REG__SRC0_SEL__PLL5_BACKUP_PLL                                     0x6
#define   ADSP_NS_REG__SRC0_SEL__PLLTEST_CORE_IN                                     0x7
#define   ADSP_NS_REG__SRC_SEL___M                                        0x00000001
#define   ADSP_NS_REG__SRC_SEL___S                                                     0
#define   ADSP_NS_REG__SRC_SEL__SRC0                                                 0x0
#define   ADSP_NS_REG__SRC_SEL__SRC1                                                 0x1
#define   ADSP_NS_REG___M                                                 0xFFFFFFFF
#define   ADSP_NS_REG___S                                                              0
#define ADSP_SLEEP_EN                                                  (0xA8100834)
#define   ADSP_SLEEP_EN__RESERVED_BITS31_4___M                            0xFFFFFFF0
#define   ADSP_SLEEP_EN__RESERVED_BITS31_4___S                                         4
#define   ADSP_SLEEP_EN__AD6_CORE_CLK_SLP_EN___M                          0x00000008
#define   ADSP_SLEEP_EN__AD6_CORE_CLK_SLP_EN___S                                       3
#define   ADSP_SLEEP_EN__AD6_CORE_CLK_SLP_EN__ENABLED                                0x1
#define   ADSP_SLEEP_EN__AD6_AXI_CLK_SLP_EN___M                           0x00000004
#define   ADSP_SLEEP_EN__AD6_AXI_CLK_SLP_EN___S                                        2
#define   ADSP_SLEEP_EN__AD6_AXI_CLK_SLP_EN__ENABLED                                 0x1
#define   ADSP_SLEEP_EN__AD6_AHB_CLK_SLP_EN___M                           0x00000002
#define   ADSP_SLEEP_EN__AD6_AHB_CLK_SLP_EN___S                                        1
#define   ADSP_SLEEP_EN__AD6_AHB_CLK_SLP_EN__ENABLED                                 0x1
#define   ADSP_SLEEP_EN__AD6_TCXO_CLK_SLP_EN___M                          0x00000001
#define   ADSP_SLEEP_EN__AD6_TCXO_CLK_SLP_EN___S                                       0
#define   ADSP_SLEEP_EN__AD6_TCXO_CLK_SLP_EN__ENABLED                                0x1
#define   ADSP_SLEEP_EN___M                                               0xFFFFFFFF
#define   ADSP_SLEEP_EN___S                                                            0
#define Q6_DCC_MODE                                                    (0xA8100930)
#define   Q6_DCC_MODE__TEMP___M                                           0x00000007
#define   Q6_DCC_MODE__TEMP___S                                                        0
#define   Q6_DCC_MODE___M                                                 0x00000007
#define   Q6_DCC_MODE___S                                                              0
#define Q6_DCC_L_VAL                                                   (0xA8100934)
#define   Q6_DCC_L_VAL__L_VAL___M                                         0x0000003F
#define   Q6_DCC_L_VAL__L_VAL___S                                                      0
#define   Q6_DCC_L_VAL___M                                                0x0000003F
#define   Q6_DCC_L_VAL___S                                                             0
#define Q6_DCC_INTERNAL1                                               (0xA8100938)
#define   Q6_DCC_INTERNAL1__TEMP___M                                      0x0000FFFF
#define   Q6_DCC_INTERNAL1__TEMP___S                                                   0
#define   Q6_DCC_INTERNAL1___M                                            0x0000FFFF
#define   Q6_DCC_INTERNAL1___S                                                         0
#define Q6_DCC_TEST_CTL                                                (0xA810093C)
#define   Q6_DCC_TEST_CTL__RESERVED_BITS31_8___M                          0xFFFFFF00
#define   Q6_DCC_TEST_CTL__RESERVED_BITS31_8___S                                       8
#define   Q6_DCC_TEST_CTL___M                                             0xFFFFFF00
#define   Q6_DCC_TEST_CTL___S                                                          8
#define Q6_DCC_OFFSET                                                  (0xA8100940)
#define   Q6_DCC_OFFSET__TEMP___M                                         0x0000001F
#define   Q6_DCC_OFFSET__TEMP___S                                                      0
#define   Q6_DCC_OFFSET___M                                               0x0000001F
#define   Q6_DCC_OFFSET___S                                                            0
#define Q6_DCC_STATUS                                                  (0xA8100944)
#define   Q6_DCC_STATUS__7___M                                            0x00000080
#define   Q6_DCC_STATUS__7___S                                                         7
#define   Q6_DCC_STATUS__6___M                                            0x00000040
#define   Q6_DCC_STATUS__6___S                                                         6
#define   Q6_DCC_STATUS__5___M                                            0x00000020
#define   Q6_DCC_STATUS__5___S                                                         5
#define   Q6_DCC_STATUS__4___M                                            0x00000010
#define   Q6_DCC_STATUS__4___S                                                         4
#define   Q6_DCC_STATUS__3___M                                            0x00000008
#define   Q6_DCC_STATUS__3___S                                                         3
#define   Q6_DCC_STATUS__2___M                                            0x00000004
#define   Q6_DCC_STATUS__2___S                                                         2
#define   Q6_DCC_STATUS__1___M                                            0x00000002
#define   Q6_DCC_STATUS__1___S                                                         1
#define   Q6_DCC_STATUS__0___M                                            0x00000001
#define   Q6_DCC_STATUS__0___S                                                         0
#define   Q6_DCC_STATUS___M                                               0x000000FF
#define   Q6_DCC_STATUS___S                                                            0
#define PLL2_MODE                                                      (0xA8100B40)
#define   PLL2_MODE__RESERVED_BITS31_4___M                                0xFFFFFFF0
#define   PLL2_MODE__RESERVED_BITS31_4___S                                             4
#define   PLL2_MODE__PLL_PLLTEST___M                                      0x00000008
#define   PLL2_MODE__PLL_PLLTEST___S                                                   3
#define   PLL2_MODE__PLL_RESET_N___M                                      0x00000004
#define   PLL2_MODE__PLL_RESET_N___S                                                   2
#define   PLL2_MODE__PLL_BYPASSNL___M                                     0x00000002
#define   PLL2_MODE__PLL_BYPASSNL___S                                                  1
#define   PLL2_MODE__PLL_OUTCTRL___M                                      0x00000001
#define   PLL2_MODE__PLL_OUTCTRL___S                                                   0
#define   PLL2_MODE___M                                                   0xFFFFFFFF
#define   PLL2_MODE___S                                                                0
#define PLL2_L_VAL                                                     (0xA8100B44)
#define   PLL2_L_VAL__RESERVED_BITS31_6___M                               0xFFFFFFC0
#define   PLL2_L_VAL__RESERVED_BITS31_6___S                                            6
#define   PLL2_L_VAL__PLL_L___M                                           0x0000003F
#define   PLL2_L_VAL__PLL_L___S                                                        0
#define   PLL2_L_VAL___M                                                  0xFFFFFFFF
#define   PLL2_L_VAL___S                                                               0
#define PLL2_M_VAL                                                     (0xA8100B48)
#define   PLL2_M_VAL__RESERVED_BITS31_19___M                              0xFFF80000
#define   PLL2_M_VAL__RESERVED_BITS31_19___S                                          19
#define   PLL2_M_VAL__PLL_M___M                                           0x0007FFFF
#define   PLL2_M_VAL__PLL_M___S                                                        0
#define   PLL2_M_VAL___M                                                  0xFFFFFFFF
#define   PLL2_M_VAL___S                                                               0
#define PLL2_N_VAL                                                     (0xA8100B4C)
#define   PLL2_N_VAL__RESERVED_BITS31_19___M                              0xFFF80000
#define   PLL2_N_VAL__RESERVED_BITS31_19___S                                          19
#define   PLL2_N_VAL__PLL_N___M                                           0x0007FFFF
#define   PLL2_N_VAL__PLL_N___S                                                        0
#define   PLL2_N_VAL___M                                                  0xFFFFFFFF
#define   PLL2_N_VAL___S                                                               0
#define PLL2_TEST_CTL                                                  (0xA8100B50)
#define   PLL2_TEST_CTL__RESERVED_BITS31_29___M                           0xE0000000
#define   PLL2_TEST_CTL__RESERVED_BITS31_29___S                                       29
#define   PLL2_TEST_CTL__AUTO_CAL_CNT___M                                 0x1E000000
#define   PLL2_TEST_CTL__AUTO_CAL_CNT___S                                             25
#define   PLL2_TEST_CTL__PLLOUT_LV_INV___M                                0x01000000
#define   PLL2_TEST_CTL__PLLOUT_LV_INV___S                                            24
#define   PLL2_TEST_CTL__PLLOUT_LV_INV__NORMAL_POLARITY                              0x0
#define   PLL2_TEST_CTL__PLLOUT_LV_INV__INVERTED_POLARITY                            0x1
#define   PLL2_TEST_CTL__LOOP_FILT_MODE___M                               0x00C00000
#define   PLL2_TEST_CTL__LOOP_FILT_MODE___S                                           22
#define   PLL2_TEST_CTL__ATEST1_EN___M                                    0x00200000
#define   PLL2_TEST_CTL__ATEST1_EN___S                                                21
#define   PLL2_TEST_CTL__ATEST1_EN__DISABLE                                          0x0
#define   PLL2_TEST_CTL__ATEST1_EN__ENABLE                                           0x1
#define   PLL2_TEST_CTL__ATEST1_SEL___M                                   0x00180000
#define   PLL2_TEST_CTL__ATEST1_SEL___S                                               19
#define   PLL2_TEST_CTL__ATEST0_EN___M                                    0x00040000
#define   PLL2_TEST_CTL__ATEST0_EN___S                                                18
#define   PLL2_TEST_CTL__ATEST0_EN__DISABLE                                          0x0
#define   PLL2_TEST_CTL__ATEST0_EN__ENABLE                                           0x1
#define   PLL2_TEST_CTL__ATEST0_SEL___M                                   0x00030000
#define   PLL2_TEST_CTL__ATEST0_SEL___S                                               16
#define   PLL2_TEST_CTL__PLLOUT_DIFF_EN___M                               0x00008000
#define   PLL2_TEST_CTL__PLLOUT_DIFF_EN___S                                           15
#define   PLL2_TEST_CTL__PLLOUT_DIFF_EN__DISABLE                                     0x0
#define   PLL2_TEST_CTL__PLLOUT_DIFF_EN__ENABLE                                      0x1
#define   PLL2_TEST_CTL__DIFF_BUF_SEL___M                                 0x00004000
#define   PLL2_TEST_CTL__DIFF_BUF_SEL___S                                             14
#define   PLL2_TEST_CTL__DIFF_BUF_SEL__SELECT_LOW_VOLTAGE_PLL_OUTPUT                 0x0
#define   PLL2_TEST_CTL__DIFF_BUF_SEL__SELECT_HIGH_VOLTAGE_PLL_OUTPUT                0x1
#define   PLL2_TEST_CTL__PLLOUT_LV_BIST_DIS___M                           0x00002000
#define   PLL2_TEST_CTL__PLLOUT_LV_BIST_DIS___S                                       13
#define   PLL2_TEST_CTL__PLLOUT_LV_BIST_DIS__BIST_OUTPUT_ENABLED                     0x0
#define   PLL2_TEST_CTL__PLLOUT_LV_BIST_DIS__BIST_OUTPUT_DISABLED                    0x1
#define   PLL2_TEST_CTL__PLLOUT_LV_AUX_DIS___M                            0x00001000
#define   PLL2_TEST_CTL__PLLOUT_LV_AUX_DIS___S                                        12
#define   PLL2_TEST_CTL__PLLOUT_LV_AUX_DIS__AUX_OUTPUT_ENABLED                       0x0
#define   PLL2_TEST_CTL__PLLOUT_LV_AUX_DIS__AUX_OUTPUT_DISABLED                      0x1
#define   PLL2_TEST_CTL__TEST_MUX_SEL___M                                 0x00000C00
#define   PLL2_TEST_CTL__TEST_MUX_SEL___S                                             10
#define   PLL2_TEST_CTL__NOT_USED9_8___M                                  0x00000300
#define   PLL2_TEST_CTL__NOT_USED9_8___S                                               8
#define   PLL2_TEST_CTL__CAL_CFG___M                                      0x00000080
#define   PLL2_TEST_CTL__CAL_CFG___S                                                   7
#define   PLL2_TEST_CTL__CAL_CFG__NORMAL                                             0x0
#define   PLL2_TEST_CTL__CAL_CFG__DEBUG                                              0x1
#define   PLL2_TEST_CTL__CAL_BYP___M                                      0x00000040
#define   PLL2_TEST_CTL__CAL_BYP___S                                                   6
#define   PLL2_TEST_CTL__AUTOCAL_MODE___M                                 0x00000020
#define   PLL2_TEST_CTL__AUTOCAL_MODE___S                                              5
#define   PLL2_TEST_CTL__AUTOCAL_MODE__NORMAL                                        0x0
#define   PLL2_TEST_CTL__AUTOCAL_MODE__DEBUG                                         0x1
#define   PLL2_TEST_CTL__CAL_BYP_VAL___M                                  0x0000001E
#define   PLL2_TEST_CTL__CAL_BYP_VAL___S                                               1
#define   PLL2_TEST_CTL__TESTOUT_SEL___M                                  0x00000001
#define   PLL2_TEST_CTL__TESTOUT_SEL___S                                               0
#define   PLL2_TEST_CTL__TESTOUT_SEL__CAL_DONE                                       0x0
#define   PLL2_TEST_CTL__TESTOUT_SEL__FREQUENCY_DIVIDER_OUTPUT                       0x1
#define   PLL2_TEST_CTL___M                                               0xFFFFFFFF
#define   PLL2_TEST_CTL___S                                                            0
#define PLL2_CONFIG                                                    (0xA8100B54)
#define   PLL2_CONFIG__RESERVED_BITS31_25___M                             0xFE000000
#define   PLL2_CONFIG__RESERVED_BITS31_25___S                                         25
#define   PLL2_CONFIG__PLLOUT_LV_MAIN_DIS___M                             0x01000000
#define   PLL2_CONFIG__PLLOUT_LV_MAIN_DIS___S                                         24
#define   PLL2_CONFIG__PLLOUT_LV_MAIN_DIS__PLLOUT_LV_MAIN_ENABLED_IF_OUTCTL_IS_1_    0x0
#define   PLL2_CONFIG__PLLOUT_LV_MAIN_DIS__PLLOUT_LV_MAIN_DISABLED                   0x1
#define   PLL2_CONFIG__V2I_BASE_SEG___M                                   0x00C00000
#define   PLL2_CONFIG__V2I_BASE_SEG___S                                               22
#define   PLL2_CONFIG__V2I_BASE_SEG_EN___M                                0x00300000
#define   PLL2_CONFIG__V2I_BASE_SEG_EN___S                                            20
#define   PLL2_CONFIG__PLLOUT_HV_POST_DIV___M                             0x000C0000
#define   PLL2_CONFIG__PLLOUT_HV_POST_DIV___S                                         18
#define   PLL2_CONFIG__PLLOUT_HV_POST_DIV__1                                         0x0
#define   PLL2_CONFIG__PLLOUT_HV_POST_DIV__2                                         0x1
#define   PLL2_CONFIG__PLLOUT_HV_POST_DIV__4                                         0x2
#define   PLL2_CONFIG__PLLOUT_HV_POST_DIV__8                                         0x3
#define   PLL2_CONFIG__MN_ACCUM_EN___M                                    0x00020000
#define   PLL2_CONFIG__MN_ACCUM_EN___S                                                17
#define   PLL2_CONFIG__POST_DIV_DIS___M                                   0x00010000
#define   PLL2_CONFIG__POST_DIV_DIS___S                                               16
#define   PLL2_CONFIG__POST_DIV_DIS__ENABLED                                         0x0
#define   PLL2_CONFIG__POST_DIV_DIS__DISABLED                                        0x1
#define   PLL2_CONFIG__PRE_DIV_EN___M                                     0x00008000
#define   PLL2_CONFIG__PRE_DIV_EN___S                                                 15
#define   PLL2_CONFIG__PRE_DIV_EN__DISABLED                                          0x0
#define   PLL2_CONFIG__PRE_DIV_EN__ENABLE                                            0x1
#define   PLL2_CONFIG__PLLOUT_HV_EN___M                                   0x00004000
#define   PLL2_CONFIG__PLLOUT_HV_EN___S                                               14
#define   PLL2_CONFIG__PLLOUT_HV_EN__DISABLE                                         0x0
#define   PLL2_CONFIG__PLLOUT_HV_EN__ENABLE                                          0x1
#define   PLL2_CONFIG__NOT_USED13___M                                     0x00002000
#define   PLL2_CONFIG__NOT_USED13___S                                                 13
#define   PLL2_CONFIG__LOOP_FILT_CAP2___M                                 0x00001000
#define   PLL2_CONFIG__LOOP_FILT_CAP2___S                                             12
#define   PLL2_CONFIG__LOOP_FILT_CAP1___M                                 0x00000800
#define   PLL2_CONFIG__LOOP_FILT_CAP1___S                                             11
#define   PLL2_CONFIG__LOOP_FILT_DAMP_RES___M                             0x00000600
#define   PLL2_CONFIG__LOOP_FILT_DAMP_RES___S                                          9
#define   PLL2_CONFIG__VCO_SEL___M                                        0x00000180
#define   PLL2_CONFIG__VCO_SEL___S                                                     7
#define   PLL2_CONFIG__VCO_SEL__90_300MHZ                                            0x0
#define   PLL2_CONFIG__VCO_SEL__182_450MHZ                                           0x1
#define   PLL2_CONFIG__VCO_SEL__300_768MHZ                                           0x2
#define   PLL2_CONFIG__VCO_SEL__440_1066MHZ                                          0x3
#define   PLL2_CONFIG__NOT_USED6___M                                      0x00000040
#define   PLL2_CONFIG__NOT_USED6___S                                                   6
#define   PLL2_CONFIG__LOOP_FILT_CONN___M                                 0x0000003C
#define   PLL2_CONFIG__LOOP_FILT_CONN___S                                              2
#define   PLL2_CONFIG__CHRG_PUMP_CFG___M                                  0x00000003
#define   PLL2_CONFIG__CHRG_PUMP_CFG___S                                               0
#define   PLL2_CONFIG___M                                                 0xFFFFFFFF
#define   PLL2_CONFIG___S                                                              0
#define PLL2_STATUS                                                    (0xA8100B58)
#define   PLL2_STATUS__RESERVED_BITS31_5___M                              0xFFFFFFE0
#define   PLL2_STATUS__RESERVED_BITS31_5___S                                           5
#define   PLL2_STATUS__PLL_LOCK___M                                       0x00000010
#define   PLL2_STATUS__PLL_LOCK___S                                                    4
#define   PLL2_STATUS__PLL_AUTOCAL_VAL___M                                0x0000000F
#define   PLL2_STATUS__PLL_AUTOCAL_VAL___S                                             0
#define PLL_DEBUG                                                      (0xA8800000)
#define   PLL_DEBUG__RESERVED_BITS_31_2___M                               0xFFFFFFFC
#define   PLL_DEBUG__RESERVED_BITS_31_2___S                                            2
#define   PLL_DEBUG__DEBUG_MODE___M                                       0x00000003
#define   PLL_DEBUG__DEBUG_MODE___S                                                    0
#define   PLL_DEBUG__DEBUG_MODE__NON_DEBUG_MODE                                      0x0
#define   PLL_DEBUG__DEBUG_MODE__DEBUG_LITE_MODE                                     0x1
#define   PLL_DEBUG__DEBUG_MODE__DEBUG_TURE_MODE                                     0x3
#define   PLL_DEBUG___M                                                   0xFFFFFFFF
#define   PLL_DEBUG___S                                                                0
#define PLL_CTL                                                        (0xA8800004)
#define   PLL_CTL__RESERVED_BITS_31_23___M                                0xFF000000
#define   PLL_CTL__RESERVED_BITS_31_23___S                                            24
#define   PLL_CTL__CAL_ENB___M                                            0x00800000
#define   PLL_CTL__CAL_ENB___S                                                        23
#define   PLL_CTL__CAL_ENB__CALIBRATION_IN_PROGRESS                                  0x0
#define   PLL_CTL__CAL_ENB__ALL_CALIBRATIONS_DONE                                    0x1
#define   PLL_CTL__BYPASSNL___M                                           0x00400000
#define   PLL_CTL__BYPASSNL___S                                                       22
#define   PLL_CTL__BYPASSNL__DEFAULT                                                 0x0
#define   PLL_CTL__RESET_N___M                                            0x00200000
#define   PLL_CTL__RESET_N___S                                                        21
#define   PLL_CTL__RESET_N__DEFAULT                                                  0x0
#define   PLL_CTL__OUTCTL___M                                             0x00100000
#define   PLL_CTL__OUTCTL___S                                                         20
#define   PLL_CTL__OUTCTL__PLL_LV_IS_TIED_TO_LOW                                     0x0
#define   PLL_CTL__OUTCTL__LOCKED_OR_BYPASS                                          0x1
#define   PLL_CTL__OUTSEL___M                                             0x000C0000
#define   PLL_CTL__OUTSEL___S                                                         18
#define   PLL_CTL__OUTSEL__SELECT_ICO1                                               0x0
#define   PLL_CTL__OUTSEL__SELECT_ICO2                                               0x1
#define   PLL_CTL__OUTSEL__SELECT_ICO3                                               0x2
#define   PLL_CTL__OUTSEL__SELECT_ICO4                                               0x3
#define   PLL_CTL__DIV2___M                                               0x00020000
#define   PLL_CTL__DIV2___S                                                           17
#define   PLL_CTL__DIV2__POST_DIVIDE_BY_2_BYPASSED                                   0x0
#define   PLL_CTL__DIV2__POST_DIVIDE_BY_2_ENABLED                                    0x1
#define   PLL_CTL__ICO1_STATE___M                                         0x00018000
#define   PLL_CTL__ICO1_STATE___S                                                     15
#define   PLL_CTL__ICO1_STATE__POWER_DOWN_ICO                                        0x0
#define   PLL_CTL__ICO1_STATE__CONNECT_ICO                                           0x1
#define   PLL_CTL__ICO1_STATE__CONNECT_ICOZ                                          0x2
#define   PLL_CTL__ICO1_STATE__CONNECT_ICO_INPUT                                     0x3
#define   PLL_CTL__ICO2_STATE___M                                         0x00006000
#define   PLL_CTL__ICO2_STATE___S                                                     13
#define   PLL_CTL__ICO2_STATE__POWER_DOWN_ICO                                        0x0
#define   PLL_CTL__ICO2_STATE__CONNECT_ICO                                           0x1
#define   PLL_CTL__ICO2_STATE__CONNECT_ICOZ                                          0x2
#define   PLL_CTL__ICO2_STATE__CONNECT_ICO_INPUT                                     0x3
#define   PLL_CTL__ICO3_STATE___M                                         0x00001800
#define   PLL_CTL__ICO3_STATE___S                                                     11
#define   PLL_CTL__ICO3_STATE__POWER_DOWN_ICO                                        0x0
#define   PLL_CTL__ICO3_STATE__CONNECT_ICO                                           0x1
#define   PLL_CTL__ICO3_STATE__CONNECT_ICOZ                                          0x2
#define   PLL_CTL__ICO3_STATE__CONNECT_ICO_INPUT                                     0x3
#define   PLL_CTL__ICO4_STATE___M                                         0x00000600
#define   PLL_CTL__ICO4_STATE___S                                                      9
#define   PLL_CTL__ICO4_STATE__POWER_DOWN_ICO                                        0x0
#define   PLL_CTL__ICO4_STATE__CONNECT_ICO                                           0x1
#define   PLL_CTL__ICO4_STATE__CONNECT_ICOZ                                          0x2
#define   PLL_CTL__ICO4_STATE__CONNECT_ICO_INPUT                                     0x3
#define   PLL_CTL__L_VAL___M                                              0x000001F8
#define   PLL_CTL__L_VAL___S                                                           3
#define   PLL_CTL__L_VAL__DEFAULT                                                    0x0
#define   PLL_CTL__PLL_MODE___M                                           0x00000007
#define   PLL_CTL__PLL_MODE___S                                                        0
#define   PLL_CTL__PLL_MODE__POWER_DOWN                                              0x0
#define   PLL_CTL__PLL_MODE__BYPASS                                                  0x1
#define   PLL_CTL__PLL_MODE__STAND_BY                                                0x2
#define   PLL_CTL__PLL_MODE__FULL_CALIBRATION                                        0x4
#define   PLL_CTL__PLL_MODE__HALF_CALIBRATION                                        0x5
#define   PLL_CTL__PLL_MODE__STEP_CALIBRATION                                        0x6
#define   PLL_CTL__PLL_MODE__NORMAL_OPERATION                                        0x7
#define   PLL_CTL___M                                                     0xFFFFFFFF
#define   PLL_CTL___S                                                                  0
#define PLL_CAL                                                        (0xA8800008)
#define   PLL_CAL__RESERVED_BITS_31_21___M                                0xFFE00000
#define   PLL_CAL__RESERVED_BITS_31_21___S                                            21
#define   PLL_CAL__CAL4_EXT___M                                           0x001F0000
#define   PLL_CAL__CAL4_EXT___S                                                       16
#define   PLL_CAL__CAL4_EXT__DEFAULT                                                0x10
#define   PLL_CAL__CAL3_EXT___M                                           0x0000F800
#define   PLL_CAL__CAL3_EXT___S                                                       11
#define   PLL_CAL__CAL3_EXT__DEFAULT                                                0x10
#define   PLL_CAL__CAL2_EXT___M                                           0x000007C0
#define   PLL_CAL__CAL2_EXT___S                                                        6
#define   PLL_CAL__CAL2_EXT__DEFAULT                                                0x10
#define   PLL_CAL__CAL1_EXT___M                                           0x0000003E
#define   PLL_CAL__CAL1_EXT___S                                                        1
#define   PLL_CAL__CAL1_EXT__DEFAULT                                                0x10
#define   PLL_CAL__CAL_SEL___M                                            0x00000001
#define   PLL_CAL__CAL_SEL___S                                                         0
#define   PLL_CAL__CAL_SEL__NORMAL_CALIBRATION                                       0x0
#define   PLL_CAL__CAL_SEL__THE_ICO_INPUT                                            0x1
#define   PLL_CAL___M                                                     0xFFFFFFFF
#define   PLL_CAL___S                                                                  0
#define PLL_FSM_CTL_INT                                                (0xA880000C)
#define   PLL_FSM_CTL_INT__ICAL_HF_LOW___M                                0xF8000000
#define   PLL_FSM_CTL_INT__ICAL_HF_LOW___S                                            27
#define   PLL_FSM_CTL_INT__ICAL_HF_LOW__DEFAULT                                     0x10
#define   PLL_FSM_CTL_INT__ICAL_LF_HIGH___M                               0x07C00000
#define   PLL_FSM_CTL_INT__ICAL_LF_HIGH___S                                           22
#define   PLL_FSM_CTL_INT__ICAL_LF_HIGH__DEFAULT                                    0x10
#define   PLL_FSM_CTL_INT__TARG_ICAL_C___M                                0x003E0000
#define   PLL_FSM_CTL_INT__TARG_ICAL_C___S                                            17
#define   PLL_FSM_CTL_INT__TARG_ICAL_C__DEFAULT                                     0x10
#define   PLL_FSM_CTL_INT__TARG_ICAL_B___M                                0x0001F000
#define   PLL_FSM_CTL_INT__TARG_ICAL_B___S                                            12
#define   PLL_FSM_CTL_INT__TARG_ICAL_B__DEFAULT                                     0x10
#define   PLL_FSM_CTL_INT__TARG_ICAL_A___M                                0x00000F80
#define   PLL_FSM_CTL_INT__TARG_ICAL_A___S                                             7
#define   PLL_FSM_CTL_INT__TARG_ICAL_A__DEFAULT                                      0x0
#define   PLL_FSM_CTL_INT__ICO_C___M                                      0x00000060
#define   PLL_FSM_CTL_INT__ICO_C___S                                                   5
#define   PLL_FSM_CTL_INT__ICO_C__DEFAULT                                            0x0
#define   PLL_FSM_CTL_INT__ICO_B___M                                      0x00000018
#define   PLL_FSM_CTL_INT__ICO_B___S                                                   3
#define   PLL_FSM_CTL_INT__ICO_B__DEFAULT                                            0x0
#define   PLL_FSM_CTL_INT__ICO_A___M                                      0x00000006
#define   PLL_FSM_CTL_INT__ICO_A___S                                                   1
#define   PLL_FSM_CTL_INT__ICO_A__DEFAULT                                            0x0
#define   PLL_FSM_CTL_INT__UP_OR_DOWN_N___M                               0x00000001
#define   PLL_FSM_CTL_INT__UP_OR_DOWN_N___S                                            0
#define   PLL_FSM_CTL_INT__UP_OR_DOWN_N__DECREASE_FREQUENCY                          0x0
#define   PLL_FSM_CTL_INT__UP_OR_DOWN_N__INCREASE_FREQUENCY                          0x1
#define   PLL_FSM_CTL_INT___M                                             0xFFFFFFFF
#define   PLL_FSM_CTL_INT___S                                                          0
#define PLL_FSM_CTL_EXT                                                (0xA8800010)
#define   PLL_FSM_CTL_EXT__RESERVED_BITS_31_24___M                        0xFF000000
#define   PLL_FSM_CTL_EXT__RESERVED_BITS_31_24___S                                    24
#define   PLL_FSM_CTL_EXT__STEP_CAL_ADDR___M                              0x00FF0000
#define   PLL_FSM_CTL_EXT__STEP_CAL_ADDR___S                                          16
#define   PLL_FSM_CTL_EXT__STEP_CAL_ADDR__DEFAULT                                    0xA
#define   PLL_FSM_CTL_EXT__RESERVED_BITS_15_10___M                        0x0000FC00
#define   PLL_FSM_CTL_EXT__RESERVED_BITS_15_10___S                                    10
#define   PLL_FSM_CTL_EXT__DIV2_EN___M                                    0x00000200
#define   PLL_FSM_CTL_EXT__DIV2_EN___S                                                 9
#define   PLL_FSM_CTL_EXT__DIV2_EN__DISABLE_THE_DIV2_FEATHER                         0x0
#define   PLL_FSM_CTL_EXT__DIV2_EN__ENABLE_THE_DIV2_FEATHER                          0x1
#define   PLL_FSM_CTL_EXT__TARG_L_VAL___M                                 0x000001F8
#define   PLL_FSM_CTL_EXT__TARG_L_VAL___S                                              3
#define   PLL_FSM_CTL_EXT__TARG_L_VAL__DEFAULT                                       0xA
#define   PLL_FSM_CTL_EXT__FRESWI_MODE___M                                0x00000007
#define   PLL_FSM_CTL_EXT__FRESWI_MODE___S                                             0
#define   PLL_FSM_CTL_EXT__FRESWI_MODE__IDLE                                         0x0
#define   PLL_FSM_CTL_EXT__FRESWI_MODE__SHOT                                         0x4
#define   PLL_FSM_CTL_EXT__FRESWI_MODE__HOP                                          0x5
#define   PLL_FSM_CTL_EXT__FRESWI_MODE__SIMPLE_SLEW                                  0x6
#define   PLL_FSM_CTL_EXT__FRESWI_MODE__COMPLEX_SLEW                                 0x7
#define   PLL_FSM_CTL_EXT___M                                             0xFFFFFFFF
#define   PLL_FSM_CTL_EXT___S                                                          0
#define PLL_FSM_CFG                                                    (0xA8800014)
#define   PLL_FSM_CFG__CAL_WAIT_TIME___M                                  0xFFC00000
#define   PLL_FSM_CFG__CAL_WAIT_TIME___S                                              22
#define   PLL_FSM_CFG__CAL_WAIT_TIME__DEFAULT                                        0xB
#define   PLL_FSM_CFG__PUL_WAIT_TIME___M                                  0x003FF000
#define   PLL_FSM_CFG__PUL_WAIT_TIME___S                                              12
#define   PLL_FSM_CFG__PUL_WAIT_TIME__DEFAULT                                       0x64
#define   PLL_FSM_CFG__SLEW_RATE_DIV___M                                  0x00000FFC
#define   PLL_FSM_CFG__SLEW_RATE_DIV___S                                               2
#define   PLL_FSM_CFG__SLEW_RATE_DIV__DEFAULT                                       0x26
#define   PLL_FSM_CFG__SWAP_ICO34___M                                     0x00000002
#define   PLL_FSM_CFG__SWAP_ICO34___S                                                  1
#define   PLL_FSM_CFG__SWAP_ICO34__ALWAYS_CHOOSE_ICO3                                0x0
#define   PLL_FSM_CFG__SWAP_ICO34__ALWAYS_CHOOSE_ICO4                                0x1
#define   PLL_FSM_CFG__SWAP_ICO12___M                                     0x00000001
#define   PLL_FSM_CFG__SWAP_ICO12___S                                                  0
#define   PLL_FSM_CFG__SWAP_ICO12__ALWAYS_CHOOSE_ICO1                                0x0
#define   PLL_FSM_CFG__SWAP_ICO12__ALWAYS_CHOOSE_ICO2                                0x1
#define   PLL_FSM_CFG___M                                                 0xFFFFFFFF
#define   PLL_FSM_CFG___S                                                              0
#define PLL_STATUS                                                     (0xA8800018)
#define   PLL_STATUS__FSM_STATE___M                                       0x00000780
#define   PLL_STATUS__FSM_STATE___S                                                    7
#define   PLL_STATUS__FSM_STATE__DEFAULT                                             0x0
#define   PLL_STATUS__FSM_MODE___M                                        0x00000070
#define   PLL_STATUS__FSM_MODE___S                                                     4
#define   PLL_STATUS__FSM_MODE__DEFAULT                                              0x0
#define   PLL_STATUS__CAL_STEP_DONE___M                                   0x00000008
#define   PLL_STATUS__CAL_STEP_DONE___S                                                3
#define   PLL_STATUS__CAL_STEP_DONE__STEP_CALIBRATION                                0x0
#define   PLL_STATUS__CAL_STEP_DONE__STEP_CALIBRATIONZ                               0x1
#define   PLL_STATUS__CAL_ALL_DONE_N___M                                  0x00000002
#define   PLL_STATUS__CAL_ALL_DONE_N___S                                               1
#define   PLL_STATUS__CAL_ALL_DONE_N__CALIBRATION_IN_PROGRESS                        0x0
#define   PLL_STATUS__CAL_ALL_DONE_N__ALL_CALIBRATIONS_DONE                          0x1
#define   PLL_STATUS__FRESWI_ALL_DONE_N___M                               0x00000001
#define   PLL_STATUS__FRESWI_ALL_DONE_N___S                                            0
#define   PLL_STATUS__FRESWI_ALL_DONE_N__FREQUENCY_SWITCH_DONE                       0x0
#define   PLL_STATUS__FRESWI_ALL_DONE_N__FREQUENCY_SWITCH_IN_PROGRESS                0x1
#define   PLL_STATUS___M                                                  0x000007FF
#define   PLL_STATUS___S                                                               0
#define PLL_TEST_CTL                                                   (0xA880001C)
#define   PLL_TEST_CTL__RESERVED_BITS_31_24___M                           0xFF000000
#define   PLL_TEST_CTL__RESERVED_BITS_31_24___S                                       24
#define   PLL_TEST_CTL__RESERVED_BITS_23___M                              0x00800000
#define   PLL_TEST_CTL__RESERVED_BITS_23___S                                          23
#define   PLL_TEST_CTL__PLLOUT_LV___M                                     0x00400000
#define   PLL_TEST_CTL__PLLOUT_LV___S                                                 22
#define   PLL_TEST_CTL__PLLOUT_LV__NON_FLIPPED                                       0x0
#define   PLL_TEST_CTL__PLLOUT_LV__FLIPPED                                           0x1
#define   PLL_TEST_CTL__ATEST1___M                                        0x00200000
#define   PLL_TEST_CTL__ATEST1___S                                                    21
#define   PLL_TEST_CTL__ATEST1__DISABLE                                              0x0
#define   PLL_TEST_CTL__ATEST1__ENABLE                                               0x1
#define   PLL_TEST_CTL__ATEST1_SIGNALS___M                                0x001C0000
#define   PLL_TEST_CTL__ATEST1_SIGNALS___S                                            18
#define   PLL_TEST_CTL__ATEST1_SIGNALS__LOOP_FILTER                                  0x0
#define   PLL_TEST_CTL__ATEST1_SIGNALS__ICO1                                         0x1
#define   PLL_TEST_CTL__ATEST1_SIGNALS__ICO2                                         0x2
#define   PLL_TEST_CTL__ATEST1_SIGNALS__ICO3                                         0x3
#define   PLL_TEST_CTL__ATEST1_SIGNALS__ICO4                                         0x4
#define   PLL_TEST_CTL__ATEST1_SIGNALS__CHARGE                                       0x5
#define   PLL_TEST_CTL__ATEST1_SIGNALS__BANDGAP_CURRENT                              0x6
#define   PLL_TEST_CTL__ATEST1_SIGNALS__EXTERNAL                                     0x7
#define   PLL_TEST_CTL__ATEST0___M                                        0x00020000
#define   PLL_TEST_CTL__ATEST0___S                                                    17
#define   PLL_TEST_CTL__ATEST0__DISABLE                                              0x0
#define   PLL_TEST_CTL__ATEST0__ENABLE                                               0x1
#define   PLL_TEST_CTL__ATEST0_SIGNALS___M                                0x0001C000
#define   PLL_TEST_CTL__ATEST0_SIGNALS___S                                            14
#define   PLL_TEST_CTL__ATEST0_SIGNALS__LOOP_FILTER                                  0x0
#define   PLL_TEST_CTL__ATEST0_SIGNALS__ICO1                                         0x1
#define   PLL_TEST_CTL__ATEST0_SIGNALS__ICO2                                         0x2
#define   PLL_TEST_CTL__ATEST0_SIGNALS__ICO3                                         0x3
#define   PLL_TEST_CTL__ATEST0_SIGNALS__ICO4                                         0x4
#define   PLL_TEST_CTL__ATEST0_SIGNALS__CHARGE                                       0x5
#define   PLL_TEST_CTL__ATEST0_SIGNALS__BANDGAP_CURRENT                              0x6
#define   PLL_TEST_CTL__ATEST0_SIGNALS__EXTERNAL_ICO1                                0x7
#define   PLL_TEST_CTL__DIFF_OUT_SEL___M                                  0x00003000
#define   PLL_TEST_CTL__DIFF_OUT_SEL___S                                              12
#define   PLL_TEST_CTL__DIFF_OUT_SEL__ICO1                                           0x0
#define   PLL_TEST_CTL__DIFF_OUT_SEL__ICO2                                           0x1
#define   PLL_TEST_CTL__DIFF_OUT_SEL__ICO3                                           0x2
#define   PLL_TEST_CTL__DIFF_OUT_SEL__ICO4                                           0x3
#define   PLL_TEST_CTL__DIFF_OUT_EN_DIS___M                               0x00000800
#define   PLL_TEST_CTL__DIFF_OUT_EN_DIS___S                                           11
#define   PLL_TEST_CTL__DIFF_OUT_EN_DIS__DISABLE                                     0x0
#define   PLL_TEST_CTL__DIFF_OUT_EN_DIS__ENABLE                                      0x1
#define   PLL_TEST_CTL__PLLOUT_HV_SEL___M                                 0x00000600
#define   PLL_TEST_CTL__PLLOUT_HV_SEL___S                                              9
#define   PLL_TEST_CTL__PLLOUT_HV_SEL__ICO1                                          0x0
#define   PLL_TEST_CTL__PLLOUT_HV_SEL__ICO2                                          0x1
#define   PLL_TEST_CTL__PLLOUT_HV_SEL__ICO3                                          0x2
#define   PLL_TEST_CTL__PLLOUT_HV_SEL__ICO4                                          0x3
#define   PLL_TEST_CTL__PLLOUT_HV_EN_DIS___M                              0x00000100
#define   PLL_TEST_CTL__PLLOUT_HV_EN_DIS___S                                           8
#define   PLL_TEST_CTL__PLLOUT_HV_EN_DIS__DISABLE_PLLOUT_HV                          0x0
#define   PLL_TEST_CTL__PLLOUT_HV_EN_DIS__ENABLE_PLLOUT_HV                           0x1
#define   PLL_TEST_CTL__PLL_TST_EN_DIS___M                                0x00000080
#define   PLL_TEST_CTL__PLL_TST_EN_DIS___S                                             7
#define   PLL_TEST_CTL__PLL_TST_EN_DIS__DISABLE                                      0x0
#define   PLL_TEST_CTL__PLL_TST_EN_DIS__ENABLE                                       0x1
#define   PLL_TEST_CTL__RESERVED_BITS_6___M                               0x00000040
#define   PLL_TEST_CTL__RESERVED_BITS_6___S                                            6
#define   PLL_TEST_CTL__INITIAL_VAL_N___M                                 0x0000003E
#define   PLL_TEST_CTL__INITIAL_VAL_N___S                                              1
#define   PLL_TEST_CTL__AUTO_CAL_START___M                                0x00000001
#define   PLL_TEST_CTL__AUTO_CAL_START___S                                             0
#define   PLL_TEST_CTL__AUTO_CAL_START__AUOT_CALIBRATION_ENGINE_COUNTER_STARTS_FR    0x0
#define   PLL_TEST_CTL__AUTO_CAL_START__AUTO_CALIBRATION_ENGINE_COUNTER_STARTS_FR    0x1
#define   PLL_TEST_CTL___M                                                0xFFFFFFFF
#define   PLL_TEST_CTL___S                                                             0
#define PLL_INTERNAL                                                   (0xA8800020)
#define   PLL_INTERNAL__RESERVED_BITS_31_24___M                           0xFF000000
#define   PLL_INTERNAL__RESERVED_BITS_31_24___S                                       24
#define   PLL_INTERNAL__LOOP_FIL_C2___M                                   0x00800000
#define   PLL_INTERNAL__LOOP_FIL_C2___S                                               23
#define   PLL_INTERNAL__LOOP_FIL_C2__SWITCH_OUT                                      0x0
#define   PLL_INTERNAL__LOOP_FIL_C2__SWITCH_IN_EXTRA_LOOP_FILTER_C2                  0x1
#define   PLL_INTERNAL__LOOP_FIL_C1___M                                   0x00400000
#define   PLL_INTERNAL__LOOP_FIL_C1___S                                               22
#define   PLL_INTERNAL__LOOP_FIL_C1__SWITCH_OUT                                      0x0
#define   PLL_INTERNAL__LOOP_FIL_C1__SWITCH_IN_EXTRA_LOOP_FILTER_C1                  0x1
#define   PLL_INTERNAL__LOOP_FIL_RES___M                                  0x00300000
#define   PLL_INTERNAL__LOOP_FIL_RES___S                                              20
#define   PLL_INTERNAL__LOOP_FIL_RES__3_2_KOHM                                       0x0
#define   PLL_INTERNAL__LOOP_FIL_RES__6_4_KOHM                                       0x2
#define   PLL_INTERNAL__LOOP_FIL_RES__9_6_KOHM                                       0x2
#define   PLL_INTERNAL__LOOP_FIL_RES__12_8_KOHM                                      0x3
#define   PLL_INTERNAL__PLLOUT_HV_POST_DIV___M                            0x000C0000
#define   PLL_INTERNAL__PLLOUT_HV_POST_DIV___S                                        18
#define   PLL_INTERNAL__PLLOUT_HV_POST_DIV__1                                        0x0
#define   PLL_INTERNAL__PLLOUT_HV_POST_DIV__2                                        0x1
#define   PLL_INTERNAL__PLLOUT_HV_POST_DIV__4                                        0x2
#define   PLL_INTERNAL__PLLOUT_HV_POST_DIV__8                                        0x3
#define   PLL_INTERNAL__RESERVED_BIT_17___M                               0x00020000
#define   PLL_INTERNAL__RESERVED_BIT_17___S                                           17
#define   PLL_INTERNAL__POST_CAL___M                                      0x00010000
#define   PLL_INTERNAL__POST_CAL___S                                                  16
#define   PLL_INTERNAL__POST_CAL__REMAINS_IN_CALIBRATION                             0x0
#define   PLL_INTERNAL__POST_CAL__AUTOMATICALLY_LOCKS                                0x1
#define   PLL_INTERNAL__PLLOUT_LV_MAIN___M                                0x00008000
#define   PLL_INTERNAL__PLLOUT_LV_MAIN___S                                            15
#define   PLL_INTERNAL__PLLOUT_LV_MAIN__ENABLED                                      0x0
#define   PLL_INTERNAL__PLLOUT_LV_MAIN__DISABLED                                     0x1
#define   PLL_INTERNAL__PLLOUT_LV_BIST___M                                0x00004000
#define   PLL_INTERNAL__PLLOUT_LV_BIST___S                                            14
#define   PLL_INTERNAL__PLLOUT_LV_BIST__DISABLED                                     0x0
#define   PLL_INTERNAL__PLLOUT_LV_BIST__ENABLED                                      0x1
#define   PLL_INTERNAL__PLLOUT_LV_AUX___M                                 0x00002000
#define   PLL_INTERNAL__PLLOUT_LV_AUX___S                                             13
#define   PLL_INTERNAL__PLLOUT_LV_AUX__DISABLED                                      0x0
#define   PLL_INTERNAL__PLLOUT_LV_AUX__ENABLED                                       0x1
#define   PLL_INTERNAL__LP_TST_FIL_MODE___M                               0x00001800
#define   PLL_INTERNAL__LP_TST_FIL_MODE___S                                           11
#define   PLL_INTERNAL__LP_TST_FIL_MODE__NORMAL                                      0x0
#define   PLL_INTERNAL__LP_TST_FIL_MODE__CLOSED                                      0x1
#define   PLL_INTERNAL__LP_TST_FIL_MODE__OPEN                                        0x2
#define   PLL_INTERNAL__LP_TST_FIL_MODE__FORBIDDEN                                   0x3
#define   PLL_INTERNAL__VREF_CTRL___M                                     0x00000400
#define   PLL_INTERNAL__VREF_CTRL___S                                                 10
#define   PLL_INTERNAL__VREF_CTRL__ON                                                0x0
#define   PLL_INTERNAL__VREF_CTRL__ALWAYS_ON                                         0x1
#define   PLL_INTERNAL__RES_CTRL_ICO4___M                                 0x00000300
#define   PLL_INTERNAL__RES_CTRL_ICO4___S                                              8
#define   PLL_INTERNAL__RES_CTRL_ICO4__19_8_KOHM                                     0x0
#define   PLL_INTERNAL__RES_CTRL_ICO4__15_9_KOHM                                     0x1
#define   PLL_INTERNAL__RES_CTRL_ICO4__11_9_KOHM                                     0x2
#define   PLL_INTERNAL__RES_CTRL_ICO4__7_9_KOHM                                      0x3
#define   PLL_INTERNAL__RES_CTRL_ICO3___M                                 0x000000C0
#define   PLL_INTERNAL__RES_CTRL_ICO3___S                                              6
#define   PLL_INTERNAL__RES_CTRL_ICO3__19_8_KOHM                                     0x0
#define   PLL_INTERNAL__RES_CTRL_ICO3__15_9_KOHM                                     0x1
#define   PLL_INTERNAL__RES_CTRL_ICO3__11_9_KOHM                                     0x2
#define   PLL_INTERNAL__RES_CTRL_ICO2___M                                 0x00000030
#define   PLL_INTERNAL__RES_CTRL_ICO2___S                                              4
#define   PLL_INTERNAL__RES_CTRL_ICO2__8_0_KOHM                                      0x0
#define   PLL_INTERNAL__RES_CTRL_ICO2__6_4_KOHM                                      0x1
#define   PLL_INTERNAL__RES_CTRL_ICO2__4_8_KOHM                                      0x2
#define   PLL_INTERNAL__RES_CTRL_ICO2__3_2_KOHM                                      0x3
#define   PLL_INTERNAL__RES_CTRL_ICO1___M                                 0x0000000C
#define   PLL_INTERNAL__RES_CTRL_ICO1___S                                              2
#define   PLL_INTERNAL__RES_CTRL_ICO1__8_0_KOHM                                      0x0
#define   PLL_INTERNAL__RES_CTRL_ICO1__6_4_KOHM                                      0x1
#define   PLL_INTERNAL__RES_CTRL_ICO1__4_8_KOHM                                      0x2
#define   PLL_INTERNAL__RES_CTRL_ICO1__3_2_KOHM                                      0x3
#define   PLL_INTERNAL__CHA_PUMP_CURR_CTL___M                             0x00000003
#define   PLL_INTERNAL__CHA_PUMP_CURR_CTL___S                                          0
#define   PLL_INTERNAL__CHA_PUMP_CURR_CTL__50_A                                      0x0
#define   PLL_INTERNAL__CHA_PUMP_CURR_CTL__100_A                                     0x1
#define   PLL_INTERNAL__CHA_PUMP_CURR_CTL__150_A                                     0x2
#define   PLL_INTERNAL__CHA_PUMP_CURR_CTL__200_A                                     0x3
#define   PLL_INTERNAL___M                                                0xFFFFFFFF
#define   PLL_INTERNAL___S                                                             0
#define PLL_CAL_VAL                                                    (0xA8800080)
#define   PLL_CAL_VAL__RESERVED_BITS_31_20___M                            0xFFF00000
#define   PLL_CAL_VAL__RESERVED_BITS_31_20___S                                        20
#define   PLL_CAL_VAL__CAL_VAL___M                                        0x0000001F
#define   PLL_CAL_VAL__CAL_VAL___S                                                     0
#define   PLL_CAL_VAL__CAL_VAL__DEFAULT                                             0x10
#define   PLL_CAL_VAL___M                                                 0xFFFFFFFF
#define   PLL_CAL_VAL___S                                                              0
#define PLL_LUT_A_10_13                                                (0xA8800084)
#define   PLL_LUT_A_10_13__RESERVED_BITS_31_20___M                        0xFFF00000
#define   PLL_LUT_A_10_13__RESERVED_BITS_31_20___S                                    20
#define   PLL_LUT_A_10_13__LUT_A_13___M                                   0x000F8000
#define   PLL_LUT_A_10_13__LUT_A_13___S                                               15
#define   PLL_LUT_A_10_13__LUT_A_13__DEFAULT                                        0x10
#define   PLL_LUT_A_10_13__LUT_A_12___M                                   0x00007C00
#define   PLL_LUT_A_10_13__LUT_A_12___S                                               10
#define   PLL_LUT_A_10_13__LUT_A_12__DEFAULT                                        0x10
#define   PLL_LUT_A_10_13__LUT_A_11___M                                   0x000003E0
#define   PLL_LUT_A_10_13__LUT_A_11___S                                                5
#define   PLL_LUT_A_10_13__LUT_A_11__DEFAULT                                        0x10
#define   PLL_LUT_A_10_13__LUT_A_10___M                                   0x0000001F
#define   PLL_LUT_A_10_13__LUT_A_10___S                                                0
#define   PLL_LUT_A_10_13__LUT_A_10__DEFAULT                                        0x10
#define   PLL_LUT_A_10_13___M                                             0xFFFFFFFF
#define   PLL_LUT_A_10_13___S                                                          0
#define PLL_LUT_A_14_17                                                (0xA8800088)
#define   PLL_LUT_A_14_17__RESERVED_BITS_31_20___M                        0xFFF00000
#define   PLL_LUT_A_14_17__RESERVED_BITS_31_20___S                                    20
#define   PLL_LUT_A_14_17__LUT_A_17___M                                   0x000F8000
#define   PLL_LUT_A_14_17__LUT_A_17___S                                               15
#define   PLL_LUT_A_14_17__LUT_A_17__DEFAULT                                        0x10
#define   PLL_LUT_A_14_17__LUT_A_16___M                                   0x00007C00
#define   PLL_LUT_A_14_17__LUT_A_16___S                                               10
#define   PLL_LUT_A_14_17__LUT_A_16__DEFAULT                                        0x10
#define   PLL_LUT_A_14_17__LUT_A_15___M                                   0x000003E0
#define   PLL_LUT_A_14_17__LUT_A_15___S                                                5
#define   PLL_LUT_A_14_17__LUT_A_15__DEFAULT                                        0x10
#define   PLL_LUT_A_14_17__LUT_A_14___M                                   0x0000001F
#define   PLL_LUT_A_14_17__LUT_A_14___S                                                0
#define   PLL_LUT_A_14_17__LUT_A_14__DEFAULT                                        0x10
#define   PLL_LUT_A_14_17___M                                             0xFFFFFFFF
#define   PLL_LUT_A_14_17___S                                                          0
#define PLL_LUT_A_18_21                                                (0xA880008C)
#define   PLL_LUT_A_18_21__RESERVED_BITS_31_20___M                        0xFFF00000
#define   PLL_LUT_A_18_21__RESERVED_BITS_31_20___S                                    20
#define   PLL_LUT_A_18_21__LUT_A_21___M                                   0x000F8000
#define   PLL_LUT_A_18_21__LUT_A_21___S                                               15
#define   PLL_LUT_A_18_21__LUT_A_21__DEFAULT                                        0x10
#define   PLL_LUT_A_18_21__LUT_A_20___M                                   0x00007C00
#define   PLL_LUT_A_18_21__LUT_A_20___S                                               10
#define   PLL_LUT_A_18_21__LUT_A_20__DEFAULT                                        0x10
#define   PLL_LUT_A_18_21__LUT_A_19___M                                   0x000003E0
#define   PLL_LUT_A_18_21__LUT_A_19___S                                                5
#define   PLL_LUT_A_18_21__LUT_A_19__DEFAULT                                        0x10
#define   PLL_LUT_A_18_21__LUT_A_18___M                                   0x0000001F
#define   PLL_LUT_A_18_21__LUT_A_18___S                                                0
#define   PLL_LUT_A_18_21__LUT_A_18__DEFAULT                                        0x10
#define   PLL_LUT_A_18_21___M                                             0xFFFFFFFF
#define   PLL_LUT_A_18_21___S                                                          0
#define PLL_LUT_A_22_25                                                (0xA8800090)
#define   PLL_LUT_A_22_25__RESERVED_BITS_31_20___M                        0xFFF00000
#define   PLL_LUT_A_22_25__RESERVED_BITS_31_20___S                                    20
#define   PLL_LUT_A_22_25__LUT_A_25___M                                   0x000F8000
#define   PLL_LUT_A_22_25__LUT_A_25___S                                               15
#define   PLL_LUT_A_22_25__LUT_A_25__DEFAULT                                        0x10
#define   PLL_LUT_A_22_25__LUT_A_24___M                                   0x00007C00
#define   PLL_LUT_A_22_25__LUT_A_24___S                                               10
#define   PLL_LUT_A_22_25__LUT_A_24__DEFAULT                                        0x10
#define   PLL_LUT_A_22_25__LUT_A_23___M                                   0x000003E0
#define   PLL_LUT_A_22_25__LUT_A_23___S                                                5
#define   PLL_LUT_A_22_25__LUT_A_23__DEFAULT                                        0x10
#define   PLL_LUT_A_22_25__LUT_A_22___M                                   0x0000001F
#define   PLL_LUT_A_22_25__LUT_A_22___S                                                0
#define   PLL_LUT_A_22_25__LUT_A_22__DEFAULT                                        0x10
#define   PLL_LUT_A_22_25___M                                             0xFFFFFFFF
#define   PLL_LUT_A_22_25___S                                                          0
#define PLL_LUT_A_26_29                                                (0xA8800094)
#define   PLL_LUT_A_26_29__RESERVED_BITS_31_20___M                        0xFFF00000
#define   PLL_LUT_A_26_29__RESERVED_BITS_31_20___S                                    20
#define   PLL_LUT_A_26_29__LUT_A_29___M                                   0x000F8000
#define   PLL_LUT_A_26_29__LUT_A_29___S                                               15
#define   PLL_LUT_A_26_29__LUT_A_29__DEFAULT                                        0x10
#define   PLL_LUT_A_26_29__LUT_A_28___M                                   0x00007C00
#define   PLL_LUT_A_26_29__LUT_A_28___S                                               10
#define   PLL_LUT_A_26_29__LUT_A_28__DEFAULT                                        0x10
#define   PLL_LUT_A_26_29__LUT_A_27___M                                   0x000003E0
#define   PLL_LUT_A_26_29__LUT_A_27___S                                                5
#define   PLL_LUT_A_26_29__LUT_A_27__DEFAULT                                        0x10
#define   PLL_LUT_A_26_29__LUT_A_26___M                                   0x0000001F
#define   PLL_LUT_A_26_29__LUT_A_26___S                                                0
#define   PLL_LUT_A_26_29__LUT_A_26__DEFAULT                                        0x10
#define   PLL_LUT_A_26_29___M                                             0xFFFFFFFF
#define   PLL_LUT_A_26_29___S                                                          0
#define PLL_LUT_A_30_33                                                (0xA8800098)
#define   PLL_LUT_A_30_33__RESERVED_BITS_31_20___M                        0xFFF00000
#define   PLL_LUT_A_30_33__RESERVED_BITS_31_20___S                                    20
#define   PLL_LUT_A_30_33__LUT_A_33___M                                   0x000F8000
#define   PLL_LUT_A_30_33__LUT_A_33___S                                               15
#define   PLL_LUT_A_30_33__LUT_A_33__DEFAULT                                        0x10
#define   PLL_LUT_A_30_33__LUT_A_32___M                                   0x00007C00
#define   PLL_LUT_A_30_33__LUT_A_32___S                                               10
#define   PLL_LUT_A_30_33__LUT_A_32__DEFAULT                                        0x10
#define   PLL_LUT_A_30_33__LUT_A_31___M                                   0x000003E0
#define   PLL_LUT_A_30_33__LUT_A_31___S                                                5
#define   PLL_LUT_A_30_33__LUT_A_31__DEFAULT                                        0x10
#define   PLL_LUT_A_30_33__LUT_A_30___M                                   0x0000001F
#define   PLL_LUT_A_30_33__LUT_A_30___S                                                0
#define   PLL_LUT_A_30_33__LUT_A_30__DEFAULT                                        0x10
#define   PLL_LUT_A_30_33___M                                             0xFFFFFFFF
#define   PLL_LUT_A_30_33___S                                                          0
#define PLL_LUT_B_10_13                                                (0xA88000C4)
#define   PLL_LUT_B_10_13__RESERVED_BITS_31_20___M                        0xFFF00000
#define   PLL_LUT_B_10_13__RESERVED_BITS_31_20___S                                    20
#define   PLL_LUT_B_10_13__LUT_B_13___M                                   0x000F8000
#define   PLL_LUT_B_10_13__LUT_B_13___S                                               15
#define   PLL_LUT_B_10_13__LUT_B_13__DEFAULT                                        0x10
#define   PLL_LUT_B_10_13__LUT_B_12___M                                   0x00007C00
#define   PLL_LUT_B_10_13__LUT_B_12___S                                               10
#define   PLL_LUT_B_10_13__LUT_B_12__DEFAULT                                        0x10
#define   PLL_LUT_B_10_13__LUT_B_11___M                                   0x000003E0
#define   PLL_LUT_B_10_13__LUT_B_11___S                                                5
#define   PLL_LUT_B_10_13__LUT_B_11__DEFAULT                                        0x10
#define   PLL_LUT_B_10_13__LUT_B_10___M                                   0x0000001F
#define   PLL_LUT_B_10_13__LUT_B_10___S                                                0
#define   PLL_LUT_B_10_13__LUT_B_10__DEFAULT                                        0x10
#define   PLL_LUT_B_10_13___M                                             0xFFFFFFFF
#define   PLL_LUT_B_10_13___S                                                          0
#define PLL_LUT_B_14_17                                                (0xA88000C8)
#define   PLL_LUT_B_14_17__RESERVED_BITS_31_20___M                        0xFFF00000
#define   PLL_LUT_B_14_17__RESERVED_BITS_31_20___S                                    20
#define   PLL_LUT_B_14_17__LUT_B_17___M                                   0x000F8000
#define   PLL_LUT_B_14_17__LUT_B_17___S                                               15
#define   PLL_LUT_B_14_17__LUT_B_17__DEFAULT                                        0x10
#define   PLL_LUT_B_14_17__LUT_B_16___M                                   0x00007C00
#define   PLL_LUT_B_14_17__LUT_B_16___S                                               10
#define   PLL_LUT_B_14_17__LUT_B_16__DEFAULT                                        0x10
#define   PLL_LUT_B_14_17__LUT_B_15___M                                   0x000003E0
#define   PLL_LUT_B_14_17__LUT_B_15___S                                                5
#define   PLL_LUT_B_14_17__LUT_B_15__DEFAULT                                        0x10
#define   PLL_LUT_B_14_17__LUT_B_14___M                                   0x0000001F
#define   PLL_LUT_B_14_17__LUT_B_14___S                                                0
#define   PLL_LUT_B_14_17__LUT_B_14__DEFAULT                                        0x10
#define   PLL_LUT_B_14_17___M                                             0xFFFFFFFF
#define   PLL_LUT_B_14_17___S                                                          0
#define PLL_LUT_B_18_21                                                (0xA88000CC)
#define   PLL_LUT_B_18_21__RESERVED_BITS_31_20___M                        0xFFF00000
#define   PLL_LUT_B_18_21__RESERVED_BITS_31_20___S                                    20
#define   PLL_LUT_B_18_21__LUT_B_21___M                                   0x000F8000
#define   PLL_LUT_B_18_21__LUT_B_21___S                                               15
#define   PLL_LUT_B_18_21__LUT_B_21__DEFAULT                                        0x10
#define   PLL_LUT_B_18_21__LUT_B_20___M                                   0x00007C00
#define   PLL_LUT_B_18_21__LUT_B_20___S                                               10
#define   PLL_LUT_B_18_21__LUT_B_20__DEFAULT                                        0x10
#define   PLL_LUT_B_18_21__LUT_B_19___M                                   0x000003E0
#define   PLL_LUT_B_18_21__LUT_B_19___S                                                5
#define   PLL_LUT_B_18_21__LUT_B_19__DEFAULT                                        0x10
#define   PLL_LUT_B_18_21__LUT_B_18___M                                   0x0000001F
#define   PLL_LUT_B_18_21__LUT_B_18___S                                                0
#define   PLL_LUT_B_18_21__LUT_B_18__DEFAULT                                        0x10
#define   PLL_LUT_B_18_21___M                                             0xFFFFFFFF
#define   PLL_LUT_B_18_21___S                                                          0
#define PLL_LUT_B_22_25                                                (0xA88000D0)
#define   PLL_LUT_B_22_25__RESERVED_BITS_31_20___M                        0xFFF00000
#define   PLL_LUT_B_22_25__RESERVED_BITS_31_20___S                                    20
#define   PLL_LUT_B_22_25__LUT_B_25___M                                   0x000F8000
#define   PLL_LUT_B_22_25__LUT_B_25___S                                               15
#define   PLL_LUT_B_22_25__LUT_B_25__DEFAULT                                        0x10
#define   PLL_LUT_B_22_25__LUT_B_24___M                                   0x00007C00
#define   PLL_LUT_B_22_25__LUT_B_24___S                                               10
#define   PLL_LUT_B_22_25__LUT_B_24__DEFAULT                                        0x10
#define   PLL_LUT_B_22_25__LUT_B_23___M                                   0x000003E0
#define   PLL_LUT_B_22_25__LUT_B_23___S                                                5
#define   PLL_LUT_B_22_25__LUT_B_23__DEFAULT                                        0x10
#define   PLL_LUT_B_22_25__LUT_B_22___M                                   0x0000001F
#define   PLL_LUT_B_22_25__LUT_B_22___S                                                0
#define   PLL_LUT_B_22_25__LUT_B_22__DEFAULT                                        0x10
#define   PLL_LUT_B_22_25___M                                             0xFFFFFFFF
#define   PLL_LUT_B_22_25___S                                                          0
#define PLL_LUT_B_26_29                                                (0xA88000D4)
#define   PLL_LUT_B_26_29___M                                             0x00000001
#define   PLL_LUT_B_26_29___S                                                          0
#define PLL_LUT_B_30_33                                                (0xA88000D8)
#define   PLL_LUT_B_30_33__RESERVED_BITS_31_20___M                        0xFFF00000
#define   PLL_LUT_B_30_33__RESERVED_BITS_31_20___S                                    20
#define   PLL_LUT_B_30_33__LUT_B_33___M                                   0x000F8000
#define   PLL_LUT_B_30_33__LUT_B_33___S                                               15
#define   PLL_LUT_B_30_33__LUT_B_33__DEFAULT                                        0x10
#define   PLL_LUT_B_30_33__LUT_B_32___M                                   0x00007C00
#define   PLL_LUT_B_30_33__LUT_B_32___S                                               10
#define   PLL_LUT_B_30_33__LUT_B_32__DEFAULT                                        0x10
#define   PLL_LUT_B_30_33__LUT_B_31___M                                   0x000003E0
#define   PLL_LUT_B_30_33__LUT_B_31___S                                                5
#define   PLL_LUT_B_30_33__LUT_B_31__DEFAULT                                        0x10
#define   PLL_LUT_B_30_33__LUT_B_30___M                                   0x0000001F
#define   PLL_LUT_B_30_33__LUT_B_30___S                                                0
#define   PLL_LUT_B_30_33__LUT_B_30__DEFAULT                                        0x10
#define AXI_BASE                     (0xA8200000)
#define   TCSR_SPARE2___M                                                 0xFFFFFFFF
#define   TCSR_SPARE2___S                                                              0
#define AXI_ID_REVISION_REG0                                           (0xA8200000)
#define   AXI_ID_REVISION_REG0__MAJ___M                                   0x0000E000
#define   AXI_ID_REVISION_REG0__MAJ___S                                               13
#define   AXI_ID_REVISION_REG0__MAJ__SECOND_GENERATION_RELEASE                       0x2
#define   AXI_ID_REVISION_REG0__MIN___M                                   0x00001C00
#define   AXI_ID_REVISION_REG0__MIN___S                                               10
#define   AXI_ID_REVISION_REG0__MIN__NO_MINOR_REVISION                               0x0
#define   AXI_ID_REVISION_REG0__SITE___M                                  0x000003C0
#define   AXI_ID_REVISION_REG0__SITE___S                                               6
#define   AXI_ID_REVISION_REG0__SITE__RTP                                            0x1
#define   AXI_ID_REVISION_REG0__RESERVED_BITS_5_0___M                     0x0000003F
#define   AXI_ID_REVISION_REG0__RESERVED_BITS_5_0___S                                  0
#define   AXI_ID_REVISION_REG0___M                                        0x0000FFFF
#define   AXI_ID_REVISION_REG0___S                                                     0
#define AXI_ID_REVISION_REG1                                           (0xA8200004)
#define   AXI_ID_REVISION_REG1__RESERVED_BITS_3_2___M                     0x0000FF00
#define   AXI_ID_REVISION_REG1__RESERVED_BITS_3_2___S                                  8
#define   AXI_ID_REVISION_REG1__ID___M                                    0x000000FF
#define   AXI_ID_REVISION_REG1__ID___S                                                 0
#define   AXI_ID_REVISION_REG1__ID__AXI_INTERCONNECT                                 0x1
#define   AXI_ID_REVISION_REG1___M                                        0x0000FFFF
#define   AXI_ID_REVISION_REG1___S                                                     0
#define AXI_CONFIGURATION_REG                                          (0xA8200008)
#define   AXI_CONFIGURATION_REG__RESERVED_BITS15_7___M                    0x0000FF80
#define   AXI_CONFIGURATION_REG__RESERVED_BITS15_7___S                                 7
#define   AXI_CONFIGURATION_REG__ISYND___M                                0x00000070
#define   AXI_CONFIGURATION_REG__ISYND___S                                             4
#define   AXI_CONFIGURATION_REG__ISYND__NO_CLEAR                                     0x0
#define   AXI_CONFIGURATION_REG__ISYND__CYCLE_COUNTER_EXPIRED                        0x1
#define   AXI_CONFIGURATION_REG__ISYND__EVENT_TENURE_OVERFLOW                        0x2
#define   AXI_CONFIGURATION_REG__ISYND__DECODE_ERROR_DETECTED                        0x4
#define   AXI_CONFIGURATION_REG__RESERVED_BITS_3_2___M                    0x0000000C
#define   AXI_CONFIGURATION_REG__RESERVED_BITS_3_2___S                                 2
#define   AXI_CONFIGURATION_REG__PPDM___M                                 0x00000002
#define   AXI_CONFIGURATION_REG__PPDM___S                                              1
#define   AXI_CONFIGURATION_REG__PPDM__DISABLED                                      0x0
#define   AXI_CONFIGURATION_REG__PPDM__ENABLE                                        0x1
#define   AXI_CONFIGURATION_REG__PMIE___M                                 0x00000001
#define   AXI_CONFIGURATION_REG__PMIE___S                                              0
#define   AXI_CONFIGURATION_REG___M                                       0x0000FFFF
#define   AXI_CONFIGURATION_REG___S                                                    0
#define AXI_SEGMENT_ADDR_REG_n(n)                                      (0xA82001004*n)
#define   AXI_SEGMENT_ADDR_REG_n_nMIN                     0
#define   AXI_SEGMENT_ADDR_REG_n_nMAX                       5
#define   AXI_SEGMENT_ADDR_REG_n_ELEM                     6
#define   AXI_SEGMENT_ADDR_REG_n__SUA___M                                 0x0000F800
#define   AXI_SEGMENT_ADDR_REG_n__SUA___S                                             11
#define   AXI_SEGMENT_ADDR_REG_n__RESERVED_BITS10_6___M                   0x000007C0
#define   AXI_SEGMENT_ADDR_REG_n__RESERVED_BITS10_6___S                                6
#define   AXI_SEGMENT_ADDR_REG_n__SSE___M                                 0x00000020
#define   AXI_SEGMENT_ADDR_REG_n__SSE___S                                              5
#define   AXI_SEGMENT_ADDR_REG_n__SLA___M                                 0x0000001F
#define   AXI_SEGMENT_ADDR_REG_n__SLA___S                                              0
#define   AXI_SEGMENT_ADDR_REG_n___M                                      0x0000FFFF
#define   AXI_SEGMENT_ADDR_REG_n___S                                                   0
#define AXI_SEGMENT_ADDR_REG_0                                         (0xA8200100)
#define   AXI_SEGMENT_ADDR_REG_0__SUA___M                                 0x0000F800
#define   AXI_SEGMENT_ADDR_REG_0__SUA___S                                              0
#define   AXI_SEGMENT_ADDR_REG_0__RESERVED_BITS10_6___M                   0x000007C0
#define   AXI_SEGMENT_ADDR_REG_0__RESERVED_BITS10_6___S                                0
#define   AXI_SEGMENT_ADDR_REG_0__SSE___M                                 0x00000020
#define   AXI_SEGMENT_ADDR_REG_0__SSE___S                                              0
#define   AXI_SEGMENT_ADDR_REG_0__SLA___M                                 0x0000001F
#define   AXI_SEGMENT_ADDR_REG_0__SLA___S                                              0
#define AXI_SEGMENT_ADDR_REG_1                                         (0xA8200104)
#define   AXI_SEGMENT_ADDR_REG_1__SUA___M                                 0x0000F800
#define   AXI_SEGMENT_ADDR_REG_1__SUA___S                                              0
#define   AXI_SEGMENT_ADDR_REG_1__RESERVED_BITS10_6___M                   0x000007C0
#define   AXI_SEGMENT_ADDR_REG_1__RESERVED_BITS10_6___S                                0
#define   AXI_SEGMENT_ADDR_REG_1__SSE___M                                 0x00000020
#define   AXI_SEGMENT_ADDR_REG_1__SSE___S                                              0
#define   AXI_SEGMENT_ADDR_REG_1__SLA___M                                 0x0000001F
#define   AXI_SEGMENT_ADDR_REG_1__SLA___S                                              0
#define AXI_SEGMENT_ADDR_REG_2                                         (0xA8200108)
#define   AXI_SEGMENT_ADDR_REG_2__SUA___M                                 0x0000F800
#define   AXI_SEGMENT_ADDR_REG_2__SUA___S                                              0
#define   AXI_SEGMENT_ADDR_REG_2__RESERVED_BITS10_6___M                   0x000007C0
#define   AXI_SEGMENT_ADDR_REG_2__RESERVED_BITS10_6___S                                0
#define   AXI_SEGMENT_ADDR_REG_2__SSE___M                                 0x00000020
#define   AXI_SEGMENT_ADDR_REG_2__SSE___S                                              0
#define   AXI_SEGMENT_ADDR_REG_2__SLA___M                                 0x0000001F
#define   AXI_SEGMENT_ADDR_REG_2__SLA___S                                              0
#define AXI_SEGMENT_ADDR_REG_3                                         (0xA820010C)
#define   AXI_SEGMENT_ADDR_REG_3__SUA___M                                 0x0000F800
#define   AXI_SEGMENT_ADDR_REG_3__SUA___S                                              0
#define   AXI_SEGMENT_ADDR_REG_3__RESERVED_BITS10_6___M                   0x000007C0
#define   AXI_SEGMENT_ADDR_REG_3__RESERVED_BITS10_6___S                                0
#define   AXI_SEGMENT_ADDR_REG_3__SSE___M                                 0x00000020
#define   AXI_SEGMENT_ADDR_REG_3__SSE___S                                              0
#define   AXI_SEGMENT_ADDR_REG_3__SLA___M                                 0x0000001F
#define   AXI_SEGMENT_ADDR_REG_3__SLA___S                                              0
#define AXI_SEGMENT_ADDR_REG_4                                         (0xA8200110)
#define   AXI_SEGMENT_ADDR_REG_4__SUA___M                                 0x0000F800
#define   AXI_SEGMENT_ADDR_REG_4__SUA___S                                              0
#define   AXI_SEGMENT_ADDR_REG_4__RESERVED_BITS10_6___M                   0x000007C0
#define   AXI_SEGMENT_ADDR_REG_4__RESERVED_BITS10_6___S                                0
#define   AXI_SEGMENT_ADDR_REG_4__SSE___M                                 0x00000020
#define   AXI_SEGMENT_ADDR_REG_4__SSE___S                                              0
#define   AXI_SEGMENT_ADDR_REG_4__SLA___M                                 0x0000001F
#define   AXI_SEGMENT_ADDR_REG_4__SLA___S                                              0
#define AXI_SEGMENT_ADDR_REG_5                                         (0xA8200114)
#define   AXI_SEGMENT_ADDR_REG_5__SUA___M                                 0x0000F800
#define   AXI_SEGMENT_ADDR_REG_5__SUA___S                                              0
#define   AXI_SEGMENT_ADDR_REG_5__RESERVED_BITS10_6___M                   0x000007C0
#define   AXI_SEGMENT_ADDR_REG_5__RESERVED_BITS10_6___S                                0
#define   AXI_SEGMENT_ADDR_REG_5__SSE___M                                 0x00000020
#define   AXI_SEGMENT_ADDR_REG_5__SSE___S                                              0
#define   AXI_SEGMENT_ADDR_REG_5__SLA___M                                 0x0000001F
#define   AXI_SEGMENT_ADDR_REG_5__SLA___S                                              0
#define AXI_m_WEIGHTING_REG_n(m,n)                                     (0xA82010000x0100*n4*m)
#define   AXI_m_WEIGHTING_REG_n_mMIN                      0
#define   AXI_m_WEIGHTING_REG_n_mMAX                        14
#define   AXI_m_WEIGHTING_REG_n_nMIN                      0
#define   AXI_m_WEIGHTING_REG_n_nMAX                        5
#define   AXI_m_WEIGHTING_REG_n_ELEM                      90
#define   AXI_m_WEIGHTING_REG_n__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_m_WEIGHTING_REG_n__RESERVED_BITS_15_8___S                                8
#define   AXI_m_WEIGHTING_REG_n__M_M_W___M                                0x000000FF
#define   AXI_m_WEIGHTING_REG_n__M_M_W___S                                             0
#define   AXI_m_WEIGHTING_REG_n___M                                       0x0000FFFF
#define   AXI_m_WEIGHTING_REG_n___S                                                    0
#define AXI_0_WEIGHTING_REG_0                                          (0xA8201000)
#define   AXI_0_WEIGHTING_REG_0__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_0_WEIGHTING_REG_0__RESERVED_BITS_15_8___S                                0
#define   AXI_0_WEIGHTING_REG_0__M_M_W___M                                0x000000FF
#define   AXI_0_WEIGHTING_REG_0__M_M_W___S                                             0
#define AXI_0_WEIGHTING_REG_1                                          (0xA8201100)
#define   AXI_0_WEIGHTING_REG_1__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_0_WEIGHTING_REG_1__RESERVED_BITS_15_8___S                                0
#define   AXI_0_WEIGHTING_REG_1__M_M_W___M                                0x000000FF
#define   AXI_0_WEIGHTING_REG_1__M_M_W___S                                             0
#define AXI_0_WEIGHTING_REG_2                                          (0xA8201200)
#define   AXI_0_WEIGHTING_REG_2__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_0_WEIGHTING_REG_2__RESERVED_BITS_15_8___S                                0
#define   AXI_0_WEIGHTING_REG_2__M_M_W___M                                0x000000FF
#define   AXI_0_WEIGHTING_REG_2__M_M_W___S                                             0
#define AXI_0_WEIGHTING_REG_3                                          (0xA8201300)
#define   AXI_0_WEIGHTING_REG_3__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_0_WEIGHTING_REG_3__RESERVED_BITS_15_8___S                                0
#define   AXI_0_WEIGHTING_REG_3__M_M_W___M                                0x000000FF
#define   AXI_0_WEIGHTING_REG_3__M_M_W___S                                             0
#define AXI_0_WEIGHTING_REG_4                                          (0xA8201400)
#define   AXI_0_WEIGHTING_REG_4__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_0_WEIGHTING_REG_4__RESERVED_BITS_15_8___S                                0
#define   AXI_0_WEIGHTING_REG_4__M_M_W___M                                0x000000FF
#define   AXI_0_WEIGHTING_REG_4__M_M_W___S                                             0
#define AXI_0_WEIGHTING_REG_5                                          (0xA8201500)
#define   AXI_0_WEIGHTING_REG_5__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_0_WEIGHTING_REG_5__RESERVED_BITS_15_8___S                                0
#define   AXI_0_WEIGHTING_REG_5__M_M_W___M                                0x000000FF
#define   AXI_0_WEIGHTING_REG_5__M_M_W___S                                             0
#define AXI_1_WEIGHTING_REG_0                                          (0xA8201004)
#define   AXI_1_WEIGHTING_REG_0__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_1_WEIGHTING_REG_0__RESERVED_BITS_15_8___S                                0
#define   AXI_1_WEIGHTING_REG_0__M_M_W___M                                0x000000FF
#define   AXI_1_WEIGHTING_REG_0__M_M_W___S                                             0
#define AXI_1_WEIGHTING_REG_1                                          (0xA8201104)
#define   AXI_1_WEIGHTING_REG_1__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_1_WEIGHTING_REG_1__RESERVED_BITS_15_8___S                                0
#define   AXI_1_WEIGHTING_REG_1__M_M_W___M                                0x000000FF
#define   AXI_1_WEIGHTING_REG_1__M_M_W___S                                             0
#define AXI_1_WEIGHTING_REG_2                                          (0xA8201204)
#define   AXI_1_WEIGHTING_REG_2__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_1_WEIGHTING_REG_2__RESERVED_BITS_15_8___S                                0
#define   AXI_1_WEIGHTING_REG_2__M_M_W___M                                0x000000FF
#define   AXI_1_WEIGHTING_REG_2__M_M_W___S                                             0
#define AXI_1_WEIGHTING_REG_3                                          (0xA8201304)
#define   AXI_1_WEIGHTING_REG_3__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_1_WEIGHTING_REG_3__RESERVED_BITS_15_8___S                                0
#define   AXI_1_WEIGHTING_REG_3__M_M_W___M                                0x000000FF
#define   AXI_1_WEIGHTING_REG_3__M_M_W___S                                             0
#define AXI_1_WEIGHTING_REG_4                                          (0xA8201404)
#define   AXI_1_WEIGHTING_REG_4__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_1_WEIGHTING_REG_4__RESERVED_BITS_15_8___S                                0
#define   AXI_1_WEIGHTING_REG_4__M_M_W___M                                0x000000FF
#define   AXI_1_WEIGHTING_REG_4__M_M_W___S                                             0
#define AXI_1_WEIGHTING_REG_5                                          (0xA8201504)
#define   AXI_1_WEIGHTING_REG_5__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_1_WEIGHTING_REG_5__RESERVED_BITS_15_8___S                                0
#define   AXI_1_WEIGHTING_REG_5__M_M_W___M                                0x000000FF
#define   AXI_1_WEIGHTING_REG_5__M_M_W___S                                             0
#define AXI_2_WEIGHTING_REG_0                                          (0xA8201008)
#define   AXI_2_WEIGHTING_REG_0__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_2_WEIGHTING_REG_0__RESERVED_BITS_15_8___S                                0
#define   AXI_2_WEIGHTING_REG_0__M_M_W___M                                0x000000FF
#define   AXI_2_WEIGHTING_REG_0__M_M_W___S                                             0
#define AXI_2_WEIGHTING_REG_1                                          (0xA8201108)
#define   AXI_2_WEIGHTING_REG_1__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_2_WEIGHTING_REG_1__RESERVED_BITS_15_8___S                                0
#define   AXI_2_WEIGHTING_REG_1__M_M_W___M                                0x000000FF
#define   AXI_2_WEIGHTING_REG_1__M_M_W___S                                             0
#define AXI_2_WEIGHTING_REG_2                                          (0xA8201208)
#define   AXI_2_WEIGHTING_REG_2__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_2_WEIGHTING_REG_2__RESERVED_BITS_15_8___S                                0
#define   AXI_2_WEIGHTING_REG_2__M_M_W___M                                0x000000FF
#define   AXI_2_WEIGHTING_REG_2__M_M_W___S                                             0
#define AXI_2_WEIGHTING_REG_3                                          (0xA8201308)
#define   AXI_2_WEIGHTING_REG_3__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_2_WEIGHTING_REG_3__RESERVED_BITS_15_8___S                                0
#define   AXI_2_WEIGHTING_REG_3__M_M_W___M                                0x000000FF
#define   AXI_2_WEIGHTING_REG_3__M_M_W___S                                             0
#define AXI_2_WEIGHTING_REG_4                                          (0xA8201408)
#define   AXI_2_WEIGHTING_REG_4__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_2_WEIGHTING_REG_4__RESERVED_BITS_15_8___S                                0
#define   AXI_2_WEIGHTING_REG_4__M_M_W___M                                0x000000FF
#define   AXI_2_WEIGHTING_REG_4__M_M_W___S                                             0
#define AXI_2_WEIGHTING_REG_5                                          (0xA8201508)
#define   AXI_2_WEIGHTING_REG_5__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_2_WEIGHTING_REG_5__RESERVED_BITS_15_8___S                                0
#define   AXI_2_WEIGHTING_REG_5__M_M_W___M                                0x000000FF
#define   AXI_2_WEIGHTING_REG_5__M_M_W___S                                             0
#define AXI_3_WEIGHTING_REG_0                                          (0xA820100C)
#define   AXI_3_WEIGHTING_REG_0__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_3_WEIGHTING_REG_0__RESERVED_BITS_15_8___S                                0
#define   AXI_3_WEIGHTING_REG_0__M_M_W___M                                0x000000FF
#define   AXI_3_WEIGHTING_REG_0__M_M_W___S                                             0
#define AXI_3_WEIGHTING_REG_1                                          (0xA820110C)
#define   AXI_3_WEIGHTING_REG_1__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_3_WEIGHTING_REG_1__RESERVED_BITS_15_8___S                                0
#define   AXI_3_WEIGHTING_REG_1__M_M_W___M                                0x000000FF
#define   AXI_3_WEIGHTING_REG_1__M_M_W___S                                             0
#define AXI_3_WEIGHTING_REG_2                                          (0xA820120C)
#define   AXI_3_WEIGHTING_REG_2__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_3_WEIGHTING_REG_2__RESERVED_BITS_15_8___S                                0
#define   AXI_3_WEIGHTING_REG_2__M_M_W___M                                0x000000FF
#define   AXI_3_WEIGHTING_REG_2__M_M_W___S                                             0
#define AXI_3_WEIGHTING_REG_3                                          (0xA820130C)
#define   AXI_3_WEIGHTING_REG_3__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_3_WEIGHTING_REG_3__RESERVED_BITS_15_8___S                                0
#define   AXI_3_WEIGHTING_REG_3__M_M_W___M                                0x000000FF
#define   AXI_3_WEIGHTING_REG_3__M_M_W___S                                             0
#define AXI_3_WEIGHTING_REG_4                                          (0xA820140C)
#define   AXI_3_WEIGHTING_REG_4__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_3_WEIGHTING_REG_4__RESERVED_BITS_15_8___S                                0
#define   AXI_3_WEIGHTING_REG_4__M_M_W___M                                0x000000FF
#define   AXI_3_WEIGHTING_REG_4__M_M_W___S                                             0
#define AXI_3_WEIGHTING_REG_5                                          (0xA820150C)
#define   AXI_3_WEIGHTING_REG_5__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_3_WEIGHTING_REG_5__RESERVED_BITS_15_8___S                                0
#define   AXI_3_WEIGHTING_REG_5__M_M_W___M                                0x000000FF
#define   AXI_3_WEIGHTING_REG_5__M_M_W___S                                             0
#define AXI_4_WEIGHTING_REG_0                                          (0xA8201010)
#define   AXI_4_WEIGHTING_REG_0__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_4_WEIGHTING_REG_0__RESERVED_BITS_15_8___S                                0
#define   AXI_4_WEIGHTING_REG_0__M_M_W___M                                0x000000FF
#define   AXI_4_WEIGHTING_REG_0__M_M_W___S                                             0
#define AXI_4_WEIGHTING_REG_1                                          (0xA8201110)
#define   AXI_4_WEIGHTING_REG_1__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_4_WEIGHTING_REG_1__RESERVED_BITS_15_8___S                                0
#define   AXI_4_WEIGHTING_REG_1__M_M_W___M                                0x000000FF
#define   AXI_4_WEIGHTING_REG_1__M_M_W___S                                             0
#define AXI_4_WEIGHTING_REG_2                                          (0xA8201210)
#define   AXI_4_WEIGHTING_REG_2__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_4_WEIGHTING_REG_2__RESERVED_BITS_15_8___S                                0
#define   AXI_4_WEIGHTING_REG_2__M_M_W___M                                0x000000FF
#define   AXI_4_WEIGHTING_REG_2__M_M_W___S                                             0
#define AXI_4_WEIGHTING_REG_3                                          (0xA8201310)
#define   AXI_4_WEIGHTING_REG_3__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_4_WEIGHTING_REG_3__RESERVED_BITS_15_8___S                                0
#define   AXI_4_WEIGHTING_REG_3__M_M_W___M                                0x000000FF
#define   AXI_4_WEIGHTING_REG_3__M_M_W___S                                             0
#define AXI_4_WEIGHTING_REG_4                                          (0xA8201410)
#define   AXI_4_WEIGHTING_REG_4__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_4_WEIGHTING_REG_4__RESERVED_BITS_15_8___S                                0
#define   AXI_4_WEIGHTING_REG_4__M_M_W___M                                0x000000FF
#define   AXI_4_WEIGHTING_REG_4__M_M_W___S                                             0
#define AXI_4_WEIGHTING_REG_5                                          (0xA8201510)
#define   AXI_4_WEIGHTING_REG_5__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_4_WEIGHTING_REG_5__RESERVED_BITS_15_8___S                                0
#define   AXI_4_WEIGHTING_REG_5__M_M_W___M                                0x000000FF
#define   AXI_4_WEIGHTING_REG_5__M_M_W___S                                             0
#define AXI_5_WEIGHTING_REG_0                                          (0xA8201014)
#define   AXI_5_WEIGHTING_REG_0__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_5_WEIGHTING_REG_0__RESERVED_BITS_15_8___S                                0
#define   AXI_5_WEIGHTING_REG_0__M_M_W___M                                0x000000FF
#define   AXI_5_WEIGHTING_REG_0__M_M_W___S                                             0
#define AXI_5_WEIGHTING_REG_1                                          (0xA8201114)
#define   AXI_5_WEIGHTING_REG_1__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_5_WEIGHTING_REG_1__RESERVED_BITS_15_8___S                                0
#define   AXI_5_WEIGHTING_REG_1__M_M_W___M                                0x000000FF
#define   AXI_5_WEIGHTING_REG_1__M_M_W___S                                             0
#define AXI_5_WEIGHTING_REG_2                                          (0xA8201214)
#define   AXI_5_WEIGHTING_REG_2__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_5_WEIGHTING_REG_2__RESERVED_BITS_15_8___S                                0
#define   AXI_5_WEIGHTING_REG_2__M_M_W___M                                0x000000FF
#define   AXI_5_WEIGHTING_REG_2__M_M_W___S                                             0
#define AXI_5_WEIGHTING_REG_3                                          (0xA8201314)
#define   AXI_5_WEIGHTING_REG_3__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_5_WEIGHTING_REG_3__RESERVED_BITS_15_8___S                                0
#define   AXI_5_WEIGHTING_REG_3__M_M_W___M                                0x000000FF
#define   AXI_5_WEIGHTING_REG_3__M_M_W___S                                             0
#define AXI_5_WEIGHTING_REG_4                                          (0xA8201414)
#define   AXI_5_WEIGHTING_REG_4__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_5_WEIGHTING_REG_4__RESERVED_BITS_15_8___S                                0
#define   AXI_5_WEIGHTING_REG_4__M_M_W___M                                0x000000FF
#define   AXI_5_WEIGHTING_REG_4__M_M_W___S                                             0
#define AXI_5_WEIGHTING_REG_5                                          (0xA8201514)
#define   AXI_5_WEIGHTING_REG_5__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_5_WEIGHTING_REG_5__RESERVED_BITS_15_8___S                                0
#define   AXI_5_WEIGHTING_REG_5__M_M_W___M                                0x000000FF
#define   AXI_5_WEIGHTING_REG_5__M_M_W___S                                             0
#define AXI_6_WEIGHTING_REG_0                                          (0xA8201018)
#define   AXI_6_WEIGHTING_REG_0__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_6_WEIGHTING_REG_0__RESERVED_BITS_15_8___S                                0
#define   AXI_6_WEIGHTING_REG_0__M_M_W___M                                0x000000FF
#define   AXI_6_WEIGHTING_REG_0__M_M_W___S                                             0
#define AXI_6_WEIGHTING_REG_1                                          (0xA8201118)
#define   AXI_6_WEIGHTING_REG_1__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_6_WEIGHTING_REG_1__RESERVED_BITS_15_8___S                                0
#define   AXI_6_WEIGHTING_REG_1__M_M_W___M                                0x000000FF
#define   AXI_6_WEIGHTING_REG_1__M_M_W___S                                             0
#define AXI_6_WEIGHTING_REG_2                                          (0xA8201218)
#define   AXI_6_WEIGHTING_REG_2__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_6_WEIGHTING_REG_2__RESERVED_BITS_15_8___S                                0
#define   AXI_6_WEIGHTING_REG_2__M_M_W___M                                0x000000FF
#define   AXI_6_WEIGHTING_REG_2__M_M_W___S                                             0
#define AXI_6_WEIGHTING_REG_3                                          (0xA8201318)
#define   AXI_6_WEIGHTING_REG_3__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_6_WEIGHTING_REG_3__RESERVED_BITS_15_8___S                                0
#define   AXI_6_WEIGHTING_REG_3__M_M_W___M                                0x000000FF
#define   AXI_6_WEIGHTING_REG_3__M_M_W___S                                             0
#define AXI_6_WEIGHTING_REG_4                                          (0xA8201418)
#define   AXI_6_WEIGHTING_REG_4__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_6_WEIGHTING_REG_4__RESERVED_BITS_15_8___S                                0
#define   AXI_6_WEIGHTING_REG_4__M_M_W___M                                0x000000FF
#define   AXI_6_WEIGHTING_REG_4__M_M_W___S                                             0
#define AXI_6_WEIGHTING_REG_5                                          (0xA8201518)
#define   AXI_6_WEIGHTING_REG_5__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_6_WEIGHTING_REG_5__RESERVED_BITS_15_8___S                                0
#define   AXI_6_WEIGHTING_REG_5__M_M_W___M                                0x000000FF
#define   AXI_6_WEIGHTING_REG_5__M_M_W___S                                             0
#define AXI_7_WEIGHTING_REG_0                                          (0xA820101C)
#define   AXI_7_WEIGHTING_REG_0__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_7_WEIGHTING_REG_0__RESERVED_BITS_15_8___S                                0
#define   AXI_7_WEIGHTING_REG_0__M_M_W___M                                0x000000FF
#define   AXI_7_WEIGHTING_REG_0__M_M_W___S                                             0
#define AXI_7_WEIGHTING_REG_1                                          (0xA820111C)
#define   AXI_7_WEIGHTING_REG_1__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_7_WEIGHTING_REG_1__RESERVED_BITS_15_8___S                                0
#define   AXI_7_WEIGHTING_REG_1__M_M_W___M                                0x000000FF
#define   AXI_7_WEIGHTING_REG_1__M_M_W___S                                             0
#define AXI_7_WEIGHTING_REG_2                                          (0xA820121C)
#define   AXI_7_WEIGHTING_REG_2__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_7_WEIGHTING_REG_2__RESERVED_BITS_15_8___S                                0
#define   AXI_7_WEIGHTING_REG_2__M_M_W___M                                0x000000FF
#define   AXI_7_WEIGHTING_REG_2__M_M_W___S                                             0
#define AXI_7_WEIGHTING_REG_3                                          (0xA820131C)
#define   AXI_7_WEIGHTING_REG_3__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_7_WEIGHTING_REG_3__RESERVED_BITS_15_8___S                                0
#define   AXI_7_WEIGHTING_REG_3__M_M_W___M                                0x000000FF
#define   AXI_7_WEIGHTING_REG_3__M_M_W___S                                             0
#define AXI_7_WEIGHTING_REG_4                                          (0xA820141C)
#define   AXI_7_WEIGHTING_REG_4__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_7_WEIGHTING_REG_4__RESERVED_BITS_15_8___S                                0
#define   AXI_7_WEIGHTING_REG_4__M_M_W___M                                0x000000FF
#define   AXI_7_WEIGHTING_REG_4__M_M_W___S                                             0
#define AXI_7_WEIGHTING_REG_5                                          (0xA820151C)
#define   AXI_7_WEIGHTING_REG_5__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_7_WEIGHTING_REG_5__RESERVED_BITS_15_8___S                                0
#define   AXI_7_WEIGHTING_REG_5__M_M_W___M                                0x000000FF
#define   AXI_7_WEIGHTING_REG_5__M_M_W___S                                             0
#define AXI_8_WEIGHTING_REG_0                                          (0xA8201020)
#define   AXI_8_WEIGHTING_REG_0__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_8_WEIGHTING_REG_0__RESERVED_BITS_15_8___S                                0
#define   AXI_8_WEIGHTING_REG_0__M_M_W___M                                0x000000FF
#define   AXI_8_WEIGHTING_REG_0__M_M_W___S                                             0
#define AXI_8_WEIGHTING_REG_1                                          (0xA8201120)
#define   AXI_8_WEIGHTING_REG_1__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_8_WEIGHTING_REG_1__RESERVED_BITS_15_8___S                                0
#define   AXI_8_WEIGHTING_REG_1__M_M_W___M                                0x000000FF
#define   AXI_8_WEIGHTING_REG_1__M_M_W___S                                             0
#define AXI_8_WEIGHTING_REG_2                                          (0xA8201220)
#define   AXI_8_WEIGHTING_REG_2__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_8_WEIGHTING_REG_2__RESERVED_BITS_15_8___S                                0
#define   AXI_8_WEIGHTING_REG_2__M_M_W___M                                0x000000FF
#define   AXI_8_WEIGHTING_REG_2__M_M_W___S                                             0
#define AXI_8_WEIGHTING_REG_3                                          (0xA8201320)
#define   AXI_8_WEIGHTING_REG_3__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_8_WEIGHTING_REG_3__RESERVED_BITS_15_8___S                                0
#define   AXI_8_WEIGHTING_REG_3__M_M_W___M                                0x000000FF
#define   AXI_8_WEIGHTING_REG_3__M_M_W___S                                             0
#define AXI_8_WEIGHTING_REG_4                                          (0xA8201420)
#define   AXI_8_WEIGHTING_REG_4__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_8_WEIGHTING_REG_4__RESERVED_BITS_15_8___S                                0
#define   AXI_8_WEIGHTING_REG_4__M_M_W___M                                0x000000FF
#define   AXI_8_WEIGHTING_REG_4__M_M_W___S                                             0
#define AXI_8_WEIGHTING_REG_5                                          (0xA8201520)
#define   AXI_8_WEIGHTING_REG_5__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_8_WEIGHTING_REG_5__RESERVED_BITS_15_8___S                                0
#define   AXI_8_WEIGHTING_REG_5__M_M_W___M                                0x000000FF
#define   AXI_8_WEIGHTING_REG_5__M_M_W___S                                             0
#define AXI_9_WEIGHTING_REG_0                                          (0xA8201024)
#define   AXI_9_WEIGHTING_REG_0__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_9_WEIGHTING_REG_0__RESERVED_BITS_15_8___S                                0
#define   AXI_9_WEIGHTING_REG_0__M_M_W___M                                0x000000FF
#define   AXI_9_WEIGHTING_REG_0__M_M_W___S                                             0
#define AXI_9_WEIGHTING_REG_1                                          (0xA8201124)
#define   AXI_9_WEIGHTING_REG_1__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_9_WEIGHTING_REG_1__RESERVED_BITS_15_8___S                                0
#define   AXI_9_WEIGHTING_REG_1__M_M_W___M                                0x000000FF
#define   AXI_9_WEIGHTING_REG_1__M_M_W___S                                             0
#define AXI_9_WEIGHTING_REG_2                                          (0xA8201224)
#define   AXI_9_WEIGHTING_REG_2__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_9_WEIGHTING_REG_2__RESERVED_BITS_15_8___S                                0
#define   AXI_9_WEIGHTING_REG_2__M_M_W___M                                0x000000FF
#define   AXI_9_WEIGHTING_REG_2__M_M_W___S                                             0
#define AXI_9_WEIGHTING_REG_3                                          (0xA8201324)
#define   AXI_9_WEIGHTING_REG_3__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_9_WEIGHTING_REG_3__RESERVED_BITS_15_8___S                                0
#define   AXI_9_WEIGHTING_REG_3__M_M_W___M                                0x000000FF
#define   AXI_9_WEIGHTING_REG_3__M_M_W___S                                             0
#define AXI_9_WEIGHTING_REG_4                                          (0xA8201424)
#define   AXI_9_WEIGHTING_REG_4__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_9_WEIGHTING_REG_4__RESERVED_BITS_15_8___S                                0
#define   AXI_9_WEIGHTING_REG_4__M_M_W___M                                0x000000FF
#define   AXI_9_WEIGHTING_REG_4__M_M_W___S                                             0
#define AXI_9_WEIGHTING_REG_5                                          (0xA8201524)
#define   AXI_9_WEIGHTING_REG_5__RESERVED_BITS_15_8___M                   0x0000FF00
#define   AXI_9_WEIGHTING_REG_5__RESERVED_BITS_15_8___S                                0
#define   AXI_9_WEIGHTING_REG_5__M_M_W___M                                0x000000FF
#define   AXI_9_WEIGHTING_REG_5__M_M_W___S                                             0
#define AXI_10_WEIGHTING_REG_0                                         (0xA8201028)
#define   AXI_10_WEIGHTING_REG_0__RESERVED_BITS_15_8___M                  0x0000FF00
#define   AXI_10_WEIGHTING_REG_0__RESERVED_BITS_15_8___S                               0
#define   AXI_10_WEIGHTING_REG_0__M_M_W___M                               0x000000FF
#define   AXI_10_WEIGHTING_REG_0__M_M_W___S                                            0
#define AXI_10_WEIGHTING_REG_1                                         (0xA8201128)
#define   AXI_10_WEIGHTING_REG_1__RESERVED_BITS_15_8___M                  0x0000FF00
#define   AXI_10_WEIGHTING_REG_1__RESERVED_BITS_15_8___S                               0
#define   AXI_10_WEIGHTING_REG_1__M_M_W___M                               0x000000FF
#define   AXI_10_WEIGHTING_REG_1__M_M_W___S                                            0
#define AXI_10_WEIGHTING_REG_2                                         (0xA8201228)
#define   AXI_10_WEIGHTING_REG_2__RESERVED_BITS_15_8___M                  0x0000FF00
#define   AXI_10_WEIGHTING_REG_2__RESERVED_BITS_15_8___S                               0
#define   AXI_10_WEIGHTING_REG_2__M_M_W___M                               0x000000FF
#define   AXI_10_WEIGHTING_REG_2__M_M_W___S                                            0
#define AXI_10_WEIGHTING_REG_3                                         (0xA8201328)
#define   AXI_10_WEIGHTING_REG_3__RESERVED_BITS_15_8___M                  0x0000FF00
#define   AXI_10_WEIGHTING_REG_3__RESERVED_BITS_15_8___S                               0
#define   AXI_10_WEIGHTING_REG_3__M_M_W___M                               0x000000FF
#define   AXI_10_WEIGHTING_REG_3__M_M_W___S                                            0
#define AXI_10_WEIGHTING_REG_4                                         (0xA8201428)
#define   AXI_10_WEIGHTING_REG_4__RESERVED_BITS_15_8___M                  0x0000FF00
#define   AXI_10_WEIGHTING_REG_4__RESERVED_BITS_15_8___S                               0
#define   AXI_10_WEIGHTING_REG_4__M_M_W___M                               0x000000FF
#define   AXI_10_WEIGHTING_REG_4__M_M_W___S                                            0
#define AXI_10_WEIGHTING_REG_5                                         (0xA8201528)
#define   AXI_10_WEIGHTING_REG_5__RESERVED_BITS_15_8___M                  0x0000FF00
#define   AXI_10_WEIGHTING_REG_5__RESERVED_BITS_15_8___S                               0
#define   AXI_10_WEIGHTING_REG_5__M_M_W___M                               0x000000FF
#define   AXI_10_WEIGHTING_REG_5__M_M_W___S                                            0
#define AXI_11_WEIGHTING_REG_0                                         (0xA820102C)
#define   AXI_11_WEIGHTING_REG_0__RESERVED_BITS_15_8___M                  0x0000FF00
#define   AXI_11_WEIGHTING_REG_0__RESERVED_BITS_15_8___S                               0
#define   AXI_11_WEIGHTING_REG_0__M_M_W___M                               0x000000FF
#define   AXI_11_WEIGHTING_REG_0__M_M_W___S                                            0
#define AXI_11_WEIGHTING_REG_1                                         (0xA820112C)
#define   AXI_11_WEIGHTING_REG_1__RESERVED_BITS_15_8___M                  0x0000FF00
#define   AXI_11_WEIGHTING_REG_1__RESERVED_BITS_15_8___S                               0
#define   AXI_11_WEIGHTING_REG_1__M_M_W___M                               0x000000FF
#define   AXI_11_WEIGHTING_REG_1__M_M_W___S                                            0
#define AXI_11_WEIGHTING_REG_2                                         (0xA820122C)
#define   AXI_11_WEIGHTING_REG_2__RESERVED_BITS_15_8___M                  0x0000FF00
#define   AXI_11_WEIGHTING_REG_2__RESERVED_BITS_15_8___S                               0
#define   AXI_11_WEIGHTING_REG_2__M_M_W___M                               0x000000FF
#define   AXI_11_WEIGHTING_REG_2__M_M_W___S                                            0
#define AXI_11_WEIGHTING_REG_3                                         (0xA820132C)
#define   AXI_11_WEIGHTING_REG_3__RESERVED_BITS_15_8___M                  0x0000FF00
#define   AXI_11_WEIGHTING_REG_3__RESERVED_BITS_15_8___S                               0
#define   AXI_11_WEIGHTING_REG_3__M_M_W___M                               0x000000FF
#define   AXI_11_WEIGHTING_REG_3__M_M_W___S                                            0
#define AXI_11_WEIGHTING_REG_4                                         (0xA820142C)
#define   AXI_11_WEIGHTING_REG_4__RESERVED_BITS_15_8___M                  0x0000FF00
#define   AXI_11_WEIGHTING_REG_4__RESERVED_BITS_15_8___S                               0
#define   AXI_11_WEIGHTING_REG_4__M_M_W___M                               0x000000FF
#define   AXI_11_WEIGHTING_REG_4__M_M_W___S                                            0
#define AXI_11_WEIGHTING_REG_5                                         (0xA820152C)
#define   AXI_11_WEIGHTING_REG_5__RESERVED_BITS_15_8___M                  0x0000FF00
#define   AXI_11_WEIGHTING_REG_5__RESERVED_BITS_15_8___S                               0
#define   AXI_11_WEIGHTING_REG_5__M_M_W___M                               0x000000FF
#define   AXI_11_WEIGHTING_REG_5__M_M_W___S                                            0
#define AXI_12_WEIGHTING_REG_0                                         (0xA8201030)
#define   AXI_12_WEIGHTING_REG_0__RESERVED_BITS_15_8___M                  0x0000FF00
#define   AXI_12_WEIGHTING_REG_0__RESERVED_BITS_15_8___S                               0
#define   AXI_12_WEIGHTING_REG_0__M_M_W___M                               0x000000FF
#define   AXI_12_WEIGHTING_REG_0__M_M_W___S                                            0
#define AXI_12_WEIGHTING_REG_1                                         (0xA8201130)
#define   AXI_12_WEIGHTING_REG_1__RESERVED_BITS_15_8___M                  0x0000FF00
#define   AXI_12_WEIGHTING_REG_1__RESERVED_BITS_15_8___S                               0
#define   AXI_12_WEIGHTING_REG_1__M_M_W___M                               0x000000FF
#define   AXI_12_WEIGHTING_REG_1__M_M_W___S                                            0
#define AXI_12_WEIGHTING_REG_2                                         (0xA8201230)
#define   AXI_12_WEIGHTING_REG_2__RESERVED_BITS_15_8___M                  0x0000FF00
#define   AXI_12_WEIGHTING_REG_2__RESERVED_BITS_15_8___S                               0
#define   AXI_12_WEIGHTING_REG_2__M_M_W___M                               0x000000FF
#define   AXI_12_WEIGHTING_REG_2__M_M_W___S                                            0
#define AXI_12_WEIGHTING_REG_3                                         (0xA8201330)
#define   AXI_12_WEIGHTING_REG_3__RESERVED_BITS_15_8___M                  0x0000FF00
#define   AXI_12_WEIGHTING_REG_3__RESERVED_BITS_15_8___S                               0
#define   AXI_12_WEIGHTING_REG_3__M_M_W___M                               0x000000FF
#define   AXI_12_WEIGHTING_REG_3__M_M_W___S                                            0
#define AXI_12_WEIGHTING_REG_4                                         (0xA8201430)
#define   AXI_12_WEIGHTING_REG_4__RESERVED_BITS_15_8___M                  0x0000FF00
#define   AXI_12_WEIGHTING_REG_4__RESERVED_BITS_15_8___S                               0
#define   AXI_12_WEIGHTING_REG_4__M_M_W___M                               0x000000FF
#define   AXI_12_WEIGHTING_REG_4__M_M_W___S                                            0
#define AXI_12_WEIGHTING_REG_5                                         (0xA8201530)
#define   AXI_12_WEIGHTING_REG_5__RESERVED_BITS_15_8___M                  0x0000FF00
#define   AXI_12_WEIGHTING_REG_5__RESERVED_BITS_15_8___S                               0
#define   AXI_12_WEIGHTING_REG_5__M_M_W___M                               0x000000FF
#define   AXI_12_WEIGHTING_REG_5__M_M_W___S                                            0
#define AXI_13_WEIGHTING_REG_0                                         (0xA8201034)
#define   AXI_13_WEIGHTING_REG_0__RESERVED_BITS_15_8___M                  0x0000FF00
#define   AXI_13_WEIGHTING_REG_0__RESERVED_BITS_15_8___S                               0
#define   AXI_13_WEIGHTING_REG_0__M_M_W___M                               0x000000FF
#define   AXI_13_WEIGHTING_REG_0__M_M_W___S                                            0
#define AXI_13_WEIGHTING_REG_1                                         (0xA8201134)
#define   AXI_13_WEIGHTING_REG_1__RESERVED_BITS_15_8___M                  0x0000FF00
#define   AXI_13_WEIGHTING_REG_1__RESERVED_BITS_15_8___S                               0
#define   AXI_13_WEIGHTING_REG_1__M_M_W___M                               0x000000FF
#define   AXI_13_WEIGHTING_REG_1__M_M_W___S                                            0
#define AXI_13_WEIGHTING_REG_2                                         (0xA8201234)
#define   AXI_13_WEIGHTING_REG_2__RESERVED_BITS_15_8___M                  0x0000FF00
#define   AXI_13_WEIGHTING_REG_2__RESERVED_BITS_15_8___S                               0
#define   AXI_13_WEIGHTING_REG_2__M_M_W___M                               0x000000FF
#define   AXI_13_WEIGHTING_REG_2__M_M_W___S                                            0
#define AXI_13_WEIGHTING_REG_3                                         (0xA8201334)
#define   AXI_13_WEIGHTING_REG_3__RESERVED_BITS_15_8___M                  0x0000FF00
#define   AXI_13_WEIGHTING_REG_3__RESERVED_BITS_15_8___S                               0
#define   AXI_13_WEIGHTING_REG_3__M_M_W___M                               0x000000FF
#define   AXI_13_WEIGHTING_REG_3__M_M_W___S                                            0
#define AXI_13_WEIGHTING_REG_4                                         (0xA8201434)
#define   AXI_13_WEIGHTING_REG_4__RESERVED_BITS_15_8___M                  0x0000FF00
#define   AXI_13_WEIGHTING_REG_4__RESERVED_BITS_15_8___S                               0
#define   AXI_13_WEIGHTING_REG_4__M_M_W___M                               0x000000FF
#define   AXI_13_WEIGHTING_REG_4__M_M_W___S                                            0
#define AXI_13_WEIGHTING_REG_5                                         (0xA8201534)
#define   AXI_13_WEIGHTING_REG_5__RESERVED_BITS_15_8___M                  0x0000FF00
#define   AXI_13_WEIGHTING_REG_5__RESERVED_BITS_15_8___S                               0
#define   AXI_13_WEIGHTING_REG_5__M_M_W___M                               0x000000FF
#define   AXI_13_WEIGHTING_REG_5__M_M_W___S                                            0
#define AXI_14_WEIGHTING_REG_0                                         (0xA8201038)
#define   AXI_14_WEIGHTING_REG_0__RESERVED_BITS_15_8___M                  0x0000FF00
#define   AXI_14_WEIGHTING_REG_0__RESERVED_BITS_15_8___S                               0
#define   AXI_14_WEIGHTING_REG_0__M_M_W___M                               0x000000FF
#define   AXI_14_WEIGHTING_REG_0__M_M_W___S                                            0
#define AXI_14_WEIGHTING_REG_1                                         (0xA8201138)
#define   AXI_14_WEIGHTING_REG_1__RESERVED_BITS_15_8___M                  0x0000FF00
#define   AXI_14_WEIGHTING_REG_1__RESERVED_BITS_15_8___S                               0
#define   AXI_14_WEIGHTING_REG_1__M_M_W___M                               0x000000FF
#define   AXI_14_WEIGHTING_REG_1__M_M_W___S                                            0
#define AXI_14_WEIGHTING_REG_2                                         (0xA8201238)
#define   AXI_14_WEIGHTING_REG_2__RESERVED_BITS_15_8___M                  0x0000FF00
#define   AXI_14_WEIGHTING_REG_2__RESERVED_BITS_15_8___S                               0
#define   AXI_14_WEIGHTING_REG_2__M_M_W___M                               0x000000FF
#define   AXI_14_WEIGHTING_REG_2__M_M_W___S                                            0
#define AXI_14_WEIGHTING_REG_3                                         (0xA8201338)
#define   AXI_14_WEIGHTING_REG_3__RESERVED_BITS_15_8___M                  0x0000FF00
#define   AXI_14_WEIGHTING_REG_3__RESERVED_BITS_15_8___S                               0
#define   AXI_14_WEIGHTING_REG_3__M_M_W___M                               0x000000FF
#define   AXI_14_WEIGHTING_REG_3__M_M_W___S                                            0
#define AXI_14_WEIGHTING_REG_4                                         (0xA8201438)
#define   AXI_14_WEIGHTING_REG_4__RESERVED_BITS_15_8___M                  0x0000FF00
#define   AXI_14_WEIGHTING_REG_4__RESERVED_BITS_15_8___S                               0
#define   AXI_14_WEIGHTING_REG_4__M_M_W___M                               0x000000FF
#define   AXI_14_WEIGHTING_REG_4__M_M_W___S                                            0
#define AXI_14_WEIGHTING_REG_5                                         (0xA8201538)
#define   AXI_14_WEIGHTING_REG_5__RESERVED_BITS_15_8___M                  0x0000FF00
#define   AXI_14_WEIGHTING_REG_5__RESERVED_BITS_15_8___S                               0
#define   AXI_14_WEIGHTING_REG_5__M_M_W___M                               0x000000FF
#define   AXI_14_WEIGHTING_REG_5__M_M_W___S                                            0
#define AXI_m_QOS_REG_n(m,n)                                           (0xA82020000x0100*n4*m)
#define   AXI_m_QOS_REG_n_mMIN                            0
#define   AXI_m_QOS_REG_n_mMAX                              3
#define   AXI_m_QOS_REG_n_nMIN                            0
#define   AXI_m_QOS_REG_n_nMAX                              5
#define   AXI_m_QOS_REG_n_ELEM                            24
#define   AXI_m_QOS_REG_n__RESERVED_BITS15_13___M                         0x0000E000
#define   AXI_m_QOS_REG_n__RESERVED_BITS15_13___S                                     13
#define   AXI_m_QOS_REG_n__MLT___M                                        0x00001E00
#define   AXI_m_QOS_REG_n__MLT___S                                                     9
#define   AXI_m_QOS_REG_n__QE___M                                         0x00000100
#define   AXI_m_QOS_REG_n__QE___S                                                      8
#define   AXI_m_QOS_REG_n__QMC___M                                        0x000000F0
#define   AXI_m_QOS_REG_n__QMC___S                                                     4
#define   AXI_m_QOS_REG_n__QMC__MASTER_PORT_0                                        0x0
#define   AXI_m_QOS_REG_n__QMC__MASTER_PORT_1                                        0x1
#define   AXI_m_QOS_REG_n__QMC__MASTER_PORT_2                                        0x2
#define   AXI_m_QOS_REG_n__QMC__MASTER_PORT_3                                        0x3
#define   AXI_m_QOS_REG_n__QMC__MASTER_PORT_4                                        0x4
#define   AXI_m_QOS_REG_n__QMC__MASTER_PORT_5                                        0x5
#define   AXI_m_QOS_REG_n__QMC__MASTER_PORT_6                                        0x6
#define   AXI_m_QOS_REG_n__QMC__MASTER_PORT_7                                        0x7
#define   AXI_m_QOS_REG_n__QMC__MASTER_PORT_8                                        0x8
#define   AXI_m_QOS_REG_n__QMC__MASTER_PORT_9                                        0x9
#define   AXI_m_QOS_REG_n__QMC__MASTER_PORT_10                                       0xA
#define   AXI_m_QOS_REG_n__QMC__MASTER_PORT_11                                       0xB
#define   AXI_m_QOS_REG_n__QMC__MASTER_PORT_12                                       0xC
#define   AXI_m_QOS_REG_n__QMC__MASTER_PORT_13                                       0xD
#define   AXI_m_QOS_REG_n__QMC__MASTER_PORT_14                                       0xE
#define   AXI_m_QOS_REG_n__QMC__MASTER_PORT_15                                       0xF
#define   AXI_m_QOS_REG_n__M_M_QW___M                                     0x0000000F
#define   AXI_m_QOS_REG_n__M_M_QW___S                                                  0
#define   AXI_m_QOS_REG_n___M                                             0x0000FFFF
#define   AXI_m_QOS_REG_n___S                                                          0
#define AXI_0_QOS_REG_0                                                (0xA8202000)
#define   AXI_0_QOS_REG_0__RESERVED_BITS15_13___M                         0x0000E000
#define   AXI_0_QOS_REG_0__RESERVED_BITS15_13___S                                      0
#define   AXI_0_QOS_REG_0__MLT___M                                        0x00001E00
#define   AXI_0_QOS_REG_0__MLT___S                                                     0
#define   AXI_0_QOS_REG_0__QE___M                                         0x00000100
#define   AXI_0_QOS_REG_0__QE___S                                                      0
#define   AXI_0_QOS_REG_0__QMC___M                                        0x000000F0
#define   AXI_0_QOS_REG_0__QMC___S                                                     0
#define   AXI_0_QOS_REG_0__M_M_QW___M                                     0x0000000F
#define   AXI_0_QOS_REG_0__M_M_QW___S                                                  0
#define AXI_0_QOS_REG_1                                                (0xA8202100)
#define   AXI_0_QOS_REG_1__RESERVED_BITS15_13___M                         0x0000E000
#define   AXI_0_QOS_REG_1__RESERVED_BITS15_13___S                                      0
#define   AXI_0_QOS_REG_1__MLT___M                                        0x00001E00
#define   AXI_0_QOS_REG_1__MLT___S                                                     0
#define   AXI_0_QOS_REG_1__QE___M                                         0x00000100
#define   AXI_0_QOS_REG_1__QE___S                                                      0
#define   AXI_0_QOS_REG_1__QMC___M                                        0x000000F0
#define   AXI_0_QOS_REG_1__QMC___S                                                     0
#define   AXI_0_QOS_REG_1__M_M_QW___M                                     0x0000000F
#define   AXI_0_QOS_REG_1__M_M_QW___S                                                  0
#define AXI_0_QOS_REG_2                                                (0xA8202200)
#define   AXI_0_QOS_REG_2__RESERVED_BITS15_13___M                         0x0000E000
#define   AXI_0_QOS_REG_2__RESERVED_BITS15_13___S                                      0
#define   AXI_0_QOS_REG_2__MLT___M                                        0x00001E00
#define   AXI_0_QOS_REG_2__MLT___S                                                     0
#define   AXI_0_QOS_REG_2__QE___M                                         0x00000100
#define   AXI_0_QOS_REG_2__QE___S                                                      0
#define   AXI_0_QOS_REG_2__QMC___M                                        0x000000F0
#define   AXI_0_QOS_REG_2__QMC___S                                                     0
#define   AXI_0_QOS_REG_2__M_M_QW___M                                     0x0000000F
#define   AXI_0_QOS_REG_2__M_M_QW___S                                                  0
#define AXI_0_QOS_REG_3                                                (0xA8202300)
#define   AXI_0_QOS_REG_3__RESERVED_BITS15_13___M                         0x0000E000
#define   AXI_0_QOS_REG_3__RESERVED_BITS15_13___S                                      0
#define   AXI_0_QOS_REG_3__MLT___M                                        0x00001E00
#define   AXI_0_QOS_REG_3__MLT___S                                                     0
#define   AXI_0_QOS_REG_3__QE___M                                         0x00000100
#define   AXI_0_QOS_REG_3__QE___S                                                      0
#define   AXI_0_QOS_REG_3__QMC___M                                        0x000000F0
#define   AXI_0_QOS_REG_3__QMC___S                                                     0
#define   AXI_0_QOS_REG_3__M_M_QW___M                                     0x0000000F
#define   AXI_0_QOS_REG_3__M_M_QW___S                                                  0
#define AXI_0_QOS_REG_4                                                (0xA8202400)
#define   AXI_0_QOS_REG_4__RESERVED_BITS15_13___M                         0x0000E000
#define   AXI_0_QOS_REG_4__RESERVED_BITS15_13___S                                      0
#define   AXI_0_QOS_REG_4__MLT___M                                        0x00001E00
#define   AXI_0_QOS_REG_4__MLT___S                                                     0
#define   AXI_0_QOS_REG_4__QE___M                                         0x00000100
#define   AXI_0_QOS_REG_4__QE___S                                                      0
#define   AXI_0_QOS_REG_4__QMC___M                                        0x000000F0
#define   AXI_0_QOS_REG_4__QMC___S                                                     0
#define   AXI_0_QOS_REG_4__M_M_QW___M                                     0x0000000F
#define   AXI_0_QOS_REG_4__M_M_QW___S                                                  0
#define AXI_0_QOS_REG_5                                                (0xA8202500)
#define   AXI_0_QOS_REG_5__RESERVED_BITS15_13___M                         0x0000E000
#define   AXI_0_QOS_REG_5__RESERVED_BITS15_13___S                                      0
#define   AXI_0_QOS_REG_5__MLT___M                                        0x00001E00
#define   AXI_0_QOS_REG_5__MLT___S                                                     0
#define   AXI_0_QOS_REG_5__QE___M                                         0x00000100
#define   AXI_0_QOS_REG_5__QE___S                                                      0
#define   AXI_0_QOS_REG_5__QMC___M                                        0x000000F0
#define   AXI_0_QOS_REG_5__QMC___S                                                     0
#define   AXI_0_QOS_REG_5__M_M_QW___M                                     0x0000000F
#define   AXI_0_QOS_REG_5__M_M_QW___S                                                  0
#define AXI_1_QOS_REG_0                                                (0xA8202004)
#define   AXI_1_QOS_REG_0__RESERVED_BITS15_13___M                         0x0000E000
#define   AXI_1_QOS_REG_0__RESERVED_BITS15_13___S                                      0
#define   AXI_1_QOS_REG_0__MLT___M                                        0x00001E00
#define   AXI_1_QOS_REG_0__MLT___S                                                     0
#define   AXI_1_QOS_REG_0__QE___M                                         0x00000100
#define   AXI_1_QOS_REG_0__QE___S                                                      0
#define   AXI_1_QOS_REG_0__QMC___M                                        0x000000F0
#define   AXI_1_QOS_REG_0__QMC___S                                                     0
#define   AXI_1_QOS_REG_0__M_M_QW___M                                     0x0000000F
#define   AXI_1_QOS_REG_0__M_M_QW___S                                                  0
#define AXI_1_QOS_REG_1                                                (0xA8202104)
#define   AXI_1_QOS_REG_1__RESERVED_BITS15_13___M                         0x0000E000
#define   AXI_1_QOS_REG_1__RESERVED_BITS15_13___S                                      0
#define   AXI_1_QOS_REG_1__MLT___M                                        0x00001E00
#define   AXI_1_QOS_REG_1__MLT___S                                                     0
#define   AXI_1_QOS_REG_1__QE___M                                         0x00000100
#define   AXI_1_QOS_REG_1__QE___S                                                      0
#define   AXI_1_QOS_REG_1__QMC___M                                        0x000000F0
#define   AXI_1_QOS_REG_1__QMC___S                                                     0
#define   AXI_1_QOS_REG_1__M_M_QW___M                                     0x0000000F
#define   AXI_1_QOS_REG_1__M_M_QW___S                                                  0
#define AXI_1_QOS_REG_2                                                (0xA8202204)
#define   AXI_1_QOS_REG_2__RESERVED_BITS15_13___M                         0x0000E000
#define   AXI_1_QOS_REG_2__RESERVED_BITS15_13___S                                      0
#define   AXI_1_QOS_REG_2__MLT___M                                        0x00001E00
#define   AXI_1_QOS_REG_2__MLT___S                                                     0
#define   AXI_1_QOS_REG_2__QE___M                                         0x00000100
#define   AXI_1_QOS_REG_2__QE___S                                                      0
#define   AXI_1_QOS_REG_2__QMC___M                                        0x000000F0
#define   AXI_1_QOS_REG_2__QMC___S                                                     0
#define   AXI_1_QOS_REG_2__M_M_QW___M                                     0x0000000F
#define   AXI_1_QOS_REG_2__M_M_QW___S                                                  0
#define AXI_1_QOS_REG_3                                                (0xA8202304)
#define   AXI_1_QOS_REG_3__RESERVED_BITS15_13___M                         0x0000E000
#define   AXI_1_QOS_REG_3__RESERVED_BITS15_13___S                                      0
#define   AXI_1_QOS_REG_3__MLT___M                                        0x00001E00
#define   AXI_1_QOS_REG_3__MLT___S                                                     0
#define   AXI_1_QOS_REG_3__QE___M                                         0x00000100
#define   AXI_1_QOS_REG_3__QE___S                                                      0
#define   AXI_1_QOS_REG_3__QMC___M                                        0x000000F0
#define   AXI_1_QOS_REG_3__QMC___S                                                     0
#define   AXI_1_QOS_REG_3__M_M_QW___M                                     0x0000000F
#define   AXI_1_QOS_REG_3__M_M_QW___S                                                  0
#define AXI_1_QOS_REG_4                                                (0xA8202404)
#define   AXI_1_QOS_REG_4__RESERVED_BITS15_13___M                         0x0000E000
#define   AXI_1_QOS_REG_4__RESERVED_BITS15_13___S                                      0
#define   AXI_1_QOS_REG_4__MLT___M                                        0x00001E00
#define   AXI_1_QOS_REG_4__MLT___S                                                     0
#define   AXI_1_QOS_REG_4__QE___M                                         0x00000100
#define   AXI_1_QOS_REG_4__QE___S                                                      0
#define   AXI_1_QOS_REG_4__QMC___M                                        0x000000F0
#define   AXI_1_QOS_REG_4__QMC___S                                                     0
#define   AXI_1_QOS_REG_4__M_M_QW___M                                     0x0000000F
#define   AXI_1_QOS_REG_4__M_M_QW___S                                                  0
#define AXI_1_QOS_REG_5                                                (0xA8202504)
#define   AXI_1_QOS_REG_5__RESERVED_BITS15_13___M                         0x0000E000
#define   AXI_1_QOS_REG_5__RESERVED_BITS15_13___S                                      0
#define   AXI_1_QOS_REG_5__MLT___M                                        0x00001E00
#define   AXI_1_QOS_REG_5__MLT___S                                                     0
#define   AXI_1_QOS_REG_5__QE___M                                         0x00000100
#define   AXI_1_QOS_REG_5__QE___S                                                      0
#define   AXI_1_QOS_REG_5__QMC___M                                        0x000000F0
#define   AXI_1_QOS_REG_5__QMC___S                                                     0
#define   AXI_1_QOS_REG_5__M_M_QW___M                                     0x0000000F
#define   AXI_1_QOS_REG_5__M_M_QW___S                                                  0
#define AXI_2_QOS_REG_0                                                (0xA8202008)
#define   AXI_2_QOS_REG_0__RESERVED_BITS15_13___M                         0x0000E000
#define   AXI_2_QOS_REG_0__RESERVED_BITS15_13___S                                      0
#define   AXI_2_QOS_REG_0__MLT___M                                        0x00001E00
#define   AXI_2_QOS_REG_0__MLT___S                                                     0
#define   AXI_2_QOS_REG_0__QE___M                                         0x00000100
#define   AXI_2_QOS_REG_0__QE___S                                                      0
#define   AXI_2_QOS_REG_0__QMC___M                                        0x000000F0
#define   AXI_2_QOS_REG_0__QMC___S                                                     0
#define   AXI_2_QOS_REG_0__M_M_QW___M                                     0x0000000F
#define   AXI_2_QOS_REG_0__M_M_QW___S                                                  0
#define AXI_2_QOS_REG_1                                                (0xA8202108)
#define   AXI_2_QOS_REG_1__RESERVED_BITS15_13___M                         0x0000E000
#define   AXI_2_QOS_REG_1__RESERVED_BITS15_13___S                                      0
#define   AXI_2_QOS_REG_1__MLT___M                                        0x00001E00
#define   AXI_2_QOS_REG_1__MLT___S                                                     0
#define   AXI_2_QOS_REG_1__QE___M                                         0x00000100
#define   AXI_2_QOS_REG_1__QE___S                                                      0
#define   AXI_2_QOS_REG_1__QMC___M                                        0x000000F0
#define   AXI_2_QOS_REG_1__QMC___S                                                     0
#define   AXI_2_QOS_REG_1__M_M_QW___M                                     0x0000000F
#define   AXI_2_QOS_REG_1__M_M_QW___S                                                  0
#define AXI_2_QOS_REG_2                                                (0xA8202208)
#define   AXI_2_QOS_REG_2__RESERVED_BITS15_13___M                         0x0000E000
#define   AXI_2_QOS_REG_2__RESERVED_BITS15_13___S                                      0
#define   AXI_2_QOS_REG_2__MLT___M                                        0x00001E00
#define   AXI_2_QOS_REG_2__MLT___S                                                     0
#define   AXI_2_QOS_REG_2__QE___M                                         0x00000100
#define   AXI_2_QOS_REG_2__QE___S                                                      0
#define   AXI_2_QOS_REG_2__QMC___M                                        0x000000F0
#define   AXI_2_QOS_REG_2__QMC___S                                                     0
#define   AXI_2_QOS_REG_2__M_M_QW___M                                     0x0000000F
#define   AXI_2_QOS_REG_2__M_M_QW___S                                                  0
#define AXI_2_QOS_REG_3                                                (0xA8202308)
#define   AXI_2_QOS_REG_3__RESERVED_BITS15_13___M                         0x0000E000
#define   AXI_2_QOS_REG_3__RESERVED_BITS15_13___S                                      0
#define   AXI_2_QOS_REG_3__MLT___M                                        0x00001E00
#define   AXI_2_QOS_REG_3__MLT___S                                                     0
#define   AXI_2_QOS_REG_3__QE___M                                         0x00000100
#define   AXI_2_QOS_REG_3__QE___S                                                      0
#define   AXI_2_QOS_REG_3__QMC___M                                        0x000000F0
#define   AXI_2_QOS_REG_3__QMC___S                                                     0
#define   AXI_2_QOS_REG_3__M_M_QW___M                                     0x0000000F
#define   AXI_2_QOS_REG_3__M_M_QW___S                                                  0
#define AXI_2_QOS_REG_4                                                (0xA8202408)
#define   AXI_2_QOS_REG_4__RESERVED_BITS15_13___M                         0x0000E000
#define   AXI_2_QOS_REG_4__RESERVED_BITS15_13___S                                      0
#define   AXI_2_QOS_REG_4__MLT___M                                        0x00001E00
#define   AXI_2_QOS_REG_4__MLT___S                                                     0
#define   AXI_2_QOS_REG_4__QE___M                                         0x00000100
#define   AXI_2_QOS_REG_4__QE___S                                                      0
#define   AXI_2_QOS_REG_4__QMC___M                                        0x000000F0
#define   AXI_2_QOS_REG_4__QMC___S                                                     0
#define   AXI_2_QOS_REG_4__M_M_QW___M                                     0x0000000F
#define   AXI_2_QOS_REG_4__M_M_QW___S                                                  0
#define AXI_2_QOS_REG_5                                                (0xA8202508)
#define   AXI_2_QOS_REG_5__RESERVED_BITS15_13___M                         0x0000E000
#define   AXI_2_QOS_REG_5__RESERVED_BITS15_13___S                                      0
#define   AXI_2_QOS_REG_5__MLT___M                                        0x00001E00
#define   AXI_2_QOS_REG_5__MLT___S                                                     0
#define   AXI_2_QOS_REG_5__QE___M                                         0x00000100
#define   AXI_2_QOS_REG_5__QE___S                                                      0
#define   AXI_2_QOS_REG_5__QMC___M                                        0x000000F0
#define   AXI_2_QOS_REG_5__QMC___S                                                     0
#define   AXI_2_QOS_REG_5__M_M_QW___M                                     0x0000000F
#define   AXI_2_QOS_REG_5__M_M_QW___S                                                  0
#define AXI_3_QOS_REG_0                                                (0xA820200C)
#define   AXI_3_QOS_REG_0__RESERVED_BITS15_13___M                         0x0000E000
#define   AXI_3_QOS_REG_0__RESERVED_BITS15_13___S                                      0
#define   AXI_3_QOS_REG_0__MLT___M                                        0x00001E00
#define   AXI_3_QOS_REG_0__MLT___S                                                     0
#define   AXI_3_QOS_REG_0__QE___M                                         0x00000100
#define   AXI_3_QOS_REG_0__QE___S                                                      0
#define   AXI_3_QOS_REG_0__QMC___M                                        0x000000F0
#define   AXI_3_QOS_REG_0__QMC___S                                                     0
#define   AXI_3_QOS_REG_0__M_M_QW___M                                     0x0000000F
#define   AXI_3_QOS_REG_0__M_M_QW___S                                                  0
#define AXI_3_QOS_REG_1                                                (0xA820210C)
#define   AXI_3_QOS_REG_1__RESERVED_BITS15_13___M                         0x0000E000
#define   AXI_3_QOS_REG_1__RESERVED_BITS15_13___S                                      0
#define   AXI_3_QOS_REG_1__MLT___M                                        0x00001E00
#define   AXI_3_QOS_REG_1__MLT___S                                                     0
#define   AXI_3_QOS_REG_1__QE___M                                         0x00000100
#define   AXI_3_QOS_REG_1__QE___S                                                      0
#define   AXI_3_QOS_REG_1__QMC___M                                        0x000000F0
#define   AXI_3_QOS_REG_1__QMC___S                                                     0
#define   AXI_3_QOS_REG_1__M_M_QW___M                                     0x0000000F
#define   AXI_3_QOS_REG_1__M_M_QW___S                                                  0
#define AXI_3_QOS_REG_2                                                (0xA820220C)
#define   AXI_3_QOS_REG_2__RESERVED_BITS15_13___M                         0x0000E000
#define   AXI_3_QOS_REG_2__RESERVED_BITS15_13___S                                      0
#define   AXI_3_QOS_REG_2__MLT___M                                        0x00001E00
#define   AXI_3_QOS_REG_2__MLT___S                                                     0
#define   AXI_3_QOS_REG_2__QE___M                                         0x00000100
#define   AXI_3_QOS_REG_2__QE___S                                                      0
#define   AXI_3_QOS_REG_2__QMC___M                                        0x000000F0
#define   AXI_3_QOS_REG_2__QMC___S                                                     0
#define   AXI_3_QOS_REG_2__M_M_QW___M                                     0x0000000F
#define   AXI_3_QOS_REG_2__M_M_QW___S                                                  0
#define AXI_3_QOS_REG_3                                                (0xA820230C)
#define   AXI_3_QOS_REG_3__RESERVED_BITS15_13___M                         0x0000E000
#define   AXI_3_QOS_REG_3__RESERVED_BITS15_13___S                                      0
#define   AXI_3_QOS_REG_3__MLT___M                                        0x00001E00
#define   AXI_3_QOS_REG_3__MLT___S                                                     0
#define   AXI_3_QOS_REG_3__QE___M                                         0x00000100
#define   AXI_3_QOS_REG_3__QE___S                                                      0
#define   AXI_3_QOS_REG_3__QMC___M                                        0x000000F0
#define   AXI_3_QOS_REG_3__QMC___S                                                     0
#define   AXI_3_QOS_REG_3__M_M_QW___M                                     0x0000000F
#define   AXI_3_QOS_REG_3__M_M_QW___S                                                  0
#define AXI_3_QOS_REG_4                                                (0xA820240C)
#define   AXI_3_QOS_REG_4__RESERVED_BITS15_13___M                         0x0000E000
#define   AXI_3_QOS_REG_4__RESERVED_BITS15_13___S                                      0
#define   AXI_3_QOS_REG_4__MLT___M                                        0x00001E00
#define   AXI_3_QOS_REG_4__MLT___S                                                     0
#define   AXI_3_QOS_REG_4__QE___M                                         0x00000100
#define   AXI_3_QOS_REG_4__QE___S                                                      0
#define   AXI_3_QOS_REG_4__QMC___M                                        0x000000F0
#define   AXI_3_QOS_REG_4__QMC___S                                                     0
#define   AXI_3_QOS_REG_4__M_M_QW___M                                     0x0000000F
#define   AXI_3_QOS_REG_4__M_M_QW___S                                                  0
#define AXI_3_QOS_REG_5                                                (0xA820250C)
#define   AXI_3_QOS_REG_5__RESERVED_BITS15_13___M                         0x0000E000
#define   AXI_3_QOS_REG_5__RESERVED_BITS15_13___S                                      0
#define   AXI_3_QOS_REG_5__MLT___M                                        0x00001E00
#define   AXI_3_QOS_REG_5__MLT___S                                                     0
#define   AXI_3_QOS_REG_5__QE___M                                         0x00000100
#define   AXI_3_QOS_REG_5__QE___S                                                      0
#define   AXI_3_QOS_REG_5__QMC___M                                        0x000000F0
#define   AXI_3_QOS_REG_5__QMC___S                                                     0
#define   AXI_3_QOS_REG_5__M_M_QW___M                                     0x0000000F
#define   AXI_3_QOS_REG_5__M_M_QW___S                                                  0
#define AXI_BUS_INTERVAL_REG_n(n)                                      (0xA82030004*n)
#define   AXI_BUS_INTERVAL_REG_n_nMIN                     0
#define   AXI_BUS_INTERVAL_REG_n_nMAX                       5
#define   AXI_BUS_INTERVAL_REG_n_ELEM                     6
#define   AXI_BUS_INTERVAL_REG_n__IBI___M                                 0x0000FFFF
#define   AXI_BUS_INTERVAL_REG_n__IBI___S                                              0
#define   AXI_BUS_INTERVAL_REG_n___M                                      0x0000FFFF
#define   AXI_BUS_INTERVAL_REG_n___S                                                   0
#define AXI_BUS_INTERVAL_REG_0                                         (0xA8203000)
#define   AXI_BUS_INTERVAL_REG_0__IBI___M                                 0x0000FFFF
#define   AXI_BUS_INTERVAL_REG_0__IBI___S                                              0
#define AXI_BUS_INTERVAL_REG_1                                         (0xA8203004)
#define   AXI_BUS_INTERVAL_REG_1__IBI___M                                 0x0000FFFF
#define   AXI_BUS_INTERVAL_REG_1__IBI___S                                              0
#define AXI_BUS_INTERVAL_REG_2                                         (0xA8203008)
#define   AXI_BUS_INTERVAL_REG_2__IBI___M                                 0x0000FFFF
#define   AXI_BUS_INTERVAL_REG_2__IBI___S                                              0
#define AXI_BUS_INTERVAL_REG_3                                         (0xA820300C)
#define   AXI_BUS_INTERVAL_REG_3__IBI___M                                 0x0000FFFF
#define   AXI_BUS_INTERVAL_REG_3__IBI___S                                              0
#define AXI_BUS_INTERVAL_REG_4                                         (0xA8203010)
#define   AXI_BUS_INTERVAL_REG_4__IBI___M                                 0x0000FFFF
#define   AXI_BUS_INTERVAL_REG_4__IBI___S                                              0
#define AXI_BUS_INTERVAL_REG_5                                         (0xA8203014)
#define   AXI_BUS_INTERVAL_REG_5__IBI___M                                 0x0000FFFF
#define   AXI_BUS_INTERVAL_REG_5__IBI___S                                              0
#define AXI_QOS_INTERVAL_REG_n(n)                                      (0xA82031004*n)
#define   AXI_QOS_INTERVAL_REG_n_nMIN                     0
#define   AXI_QOS_INTERVAL_REG_n_nMAX                       5
#define   AXI_QOS_INTERVAL_REG_n_ELEM                     6
#define   AXI_QOS_INTERVAL_REG_n__RESERVED_BITS15_8___M                   0x0000FF00
#define   AXI_QOS_INTERVAL_REG_n__RESERVED_BITS15_8___S                                8
#define   AXI_QOS_INTERVAL_REG_n__QBI___M                                 0x000000FF
#define   AXI_QOS_INTERVAL_REG_n__QBI___S                                              0
#define   AXI_QOS_INTERVAL_REG_n___M                                      0x0000FFFF
#define   AXI_QOS_INTERVAL_REG_n___S                                                   0
#define AXI_QOS_INTERVAL_REG_0                                         (0xA8203100)
#define   AXI_QOS_INTERVAL_REG_0__RESERVED_BITS15_8___M                   0x0000FF00
#define   AXI_QOS_INTERVAL_REG_0__RESERVED_BITS15_8___S                                0
#define   AXI_QOS_INTERVAL_REG_0__QBI___M                                 0x000000FF
#define   AXI_QOS_INTERVAL_REG_0__QBI___S                                              0
#define AXI_QOS_INTERVAL_REG_1                                         (0xA8203104)
#define   AXI_QOS_INTERVAL_REG_1__RESERVED_BITS15_8___M                   0x0000FF00
#define   AXI_QOS_INTERVAL_REG_1__RESERVED_BITS15_8___S                                0
#define   AXI_QOS_INTERVAL_REG_1__QBI___M                                 0x000000FF
#define   AXI_QOS_INTERVAL_REG_1__QBI___S                                              0
#define AXI_QOS_INTERVAL_REG_2                                         (0xA8203108)
#define   AXI_QOS_INTERVAL_REG_2__RESERVED_BITS15_8___M                   0x0000FF00
#define   AXI_QOS_INTERVAL_REG_2__RESERVED_BITS15_8___S                                0
#define   AXI_QOS_INTERVAL_REG_2__QBI___M                                 0x000000FF
#define   AXI_QOS_INTERVAL_REG_2__QBI___S                                              0
#define AXI_QOS_INTERVAL_REG_3                                         (0xA820310C)
#define   AXI_QOS_INTERVAL_REG_3__RESERVED_BITS15_8___M                   0x0000FF00
#define   AXI_QOS_INTERVAL_REG_3__RESERVED_BITS15_8___S                                0
#define   AXI_QOS_INTERVAL_REG_3__QBI___M                                 0x000000FF
#define   AXI_QOS_INTERVAL_REG_3__QBI___S                                              0
#define AXI_QOS_INTERVAL_REG_4                                         (0xA8203110)
#define   AXI_QOS_INTERVAL_REG_4__RESERVED_BITS15_8___M                   0x0000FF00
#define   AXI_QOS_INTERVAL_REG_4__RESERVED_BITS15_8___S                                0
#define   AXI_QOS_INTERVAL_REG_4__QBI___M                                 0x000000FF
#define   AXI_QOS_INTERVAL_REG_4__QBI___S                                              0
#define AXI_QOS_INTERVAL_REG_5                                         (0xA8203114)
#define   AXI_QOS_INTERVAL_REG_5__RESERVED_BITS15_8___M                   0x0000FF00
#define   AXI_QOS_INTERVAL_REG_5__RESERVED_BITS15_8___S                                0
#define   AXI_QOS_INTERVAL_REG_5__QBI___M                                 0x000000FF
#define   AXI_QOS_INTERVAL_REG_5__QBI___S                                              0
#define AXI_ARBITRATION_CONTROL_REG_n(n)                               (0xA82032004*n)
#define   AXI_ARBITRATION_CONTROL_REG_n_nMIN              0
#define   AXI_ARBITRATION_CONTROL_REG_n_nMAX                5
#define   AXI_ARBITRATION_CONTROL_REG_n_ELEM              6
#define   AXI_ARBITRATION_CONTROL_REG_n__RESERVED_BIT15___M               0x00008000
#define   AXI_ARBITRATION_CONTROL_REG_n__RESERVED_BIT15___S                           15
#define   AXI_ARBITRATION_CONTROL_REG_n__QLP___M                          0x00004000
#define   AXI_ARBITRATION_CONTROL_REG_n__QLP___S                                      14
#define   AXI_ARBITRATION_CONTROL_REG_n__QLP__ENABLE                                 0x1
#define   AXI_ARBITRATION_CONTROL_REG_n__QLP__DISABLE                                0x0
#define   AXI_ARBITRATION_CONTROL_REG_n__QHI___M                          0x00003000
#define   AXI_ARBITRATION_CONTROL_REG_n__QHI___S                                      12
#define   AXI_ARBITRATION_CONTROL_REG_n__QHI__STOP_AFTER_1_INTERVAL_OF_INACTIVITY    0x0
#define   AXI_ARBITRATION_CONTROL_REG_n__QHI__STOP_AFTER_2_INTERVALS_OF_INACTIVIT    0x1
#define   AXI_ARBITRATION_CONTROL_REG_n__QHI__STOP_AFTER_4_INTERVALS_OF_INACTIVIT    0x2
#define   AXI_ARBITRATION_CONTROL_REG_n__QHI__STOP_AFTER_8_INTERVALS_OF_INACTIVIT    0x3
#define   AXI_ARBITRATION_CONTROL_REG_n__BLP___M                          0x00000800
#define   AXI_ARBITRATION_CONTROL_REG_n__BLP___S                                      11
#define   AXI_ARBITRATION_CONTROL_REG_n__BLP__ENABLE                                 0x1
#define   AXI_ARBITRATION_CONTROL_REG_n__BLP__DISABLE                                0x0
#define   AXI_ARBITRATION_CONTROL_REG_n__BHI___M                          0x00000600
#define   AXI_ARBITRATION_CONTROL_REG_n__BHI___S                                       9
#define   AXI_ARBITRATION_CONTROL_REG_n__BHI__STOP_AFTER_1_INTERVAL_OF_INACTIVITY    0x0
#define   AXI_ARBITRATION_CONTROL_REG_n__BHI__STOP_AFTER_2_INTERVALS_OF_INACTIVIT    0x1
#define   AXI_ARBITRATION_CONTROL_REG_n__BHI__STOP_AFTER_4_INTERVALS_OF_INACTIVIT    0x2
#define   AXI_ARBITRATION_CONTROL_REG_n__BHI__STOP_AFTER_8_INTERVALS_OF_INACTIVIT    0x3
#define   AXI_ARBITRATION_CONTROL_REG_n__SPD___M                          0x00000100
#define   AXI_ARBITRATION_CONTROL_REG_n__SPD___S                                       8
#define   AXI_ARBITRATION_CONTROL_REG_n__SPD__DEPTH_OF_2                             0x0
#define   AXI_ARBITRATION_CONTROL_REG_n__SPD__DEPTH_OF_1                             0x1
#define   AXI_ARBITRATION_CONTROL_REG_n__IAM___M                          0x000000C0
#define   AXI_ARBITRATION_CONTROL_REG_n__IAM___S                                       6
#define   AXI_ARBITRATION_CONTROL_REG_n__IRPD___M                         0x00000038
#define   AXI_ARBITRATION_CONTROL_REG_n__IRPD___S                                      3
#define   AXI_ARBITRATION_CONTROL_REG_n__IWPD___M                         0x00000007
#define   AXI_ARBITRATION_CONTROL_REG_n__IWPD___S                                      0
#define   AXI_ARBITRATION_CONTROL_REG_n___M                               0x0000FFFF
#define   AXI_ARBITRATION_CONTROL_REG_n___S                                            0
#define AXI_ARBITRATION_CONTROL_REG_0                                  (0xA8203200)
#define   AXI_ARBITRATION_CONTROL_REG_0__RESERVED_BIT15___M               0x00008000
#define   AXI_ARBITRATION_CONTROL_REG_0__RESERVED_BIT15___S                            0
#define   AXI_ARBITRATION_CONTROL_REG_0__QLP___M                          0x00004000
#define   AXI_ARBITRATION_CONTROL_REG_0__QLP___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_0__QHI___M                          0x00003000
#define   AXI_ARBITRATION_CONTROL_REG_0__QHI___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_0__BLP___M                          0x00000800
#define   AXI_ARBITRATION_CONTROL_REG_0__BLP___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_0__BHI___M                          0x00000600
#define   AXI_ARBITRATION_CONTROL_REG_0__BHI___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_0__SPD___M                          0x00000100
#define   AXI_ARBITRATION_CONTROL_REG_0__SPD___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_0__IAM___M                          0x000000C0
#define   AXI_ARBITRATION_CONTROL_REG_0__IAM___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_0__IRPD___M                         0x00000038
#define   AXI_ARBITRATION_CONTROL_REG_0__IRPD___S                                      0
#define   AXI_ARBITRATION_CONTROL_REG_0__IWPD___M                         0x00000007
#define   AXI_ARBITRATION_CONTROL_REG_0__IWPD___S                                      0
#define AXI_ARBITRATION_CONTROL_REG_1                                  (0xA8203204)
#define   AXI_ARBITRATION_CONTROL_REG_1__RESERVED_BIT15___M               0x00008000
#define   AXI_ARBITRATION_CONTROL_REG_1__RESERVED_BIT15___S                            0
#define   AXI_ARBITRATION_CONTROL_REG_1__QLP___M                          0x00004000
#define   AXI_ARBITRATION_CONTROL_REG_1__QLP___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_1__QHI___M                          0x00003000
#define   AXI_ARBITRATION_CONTROL_REG_1__QHI___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_1__BLP___M                          0x00000800
#define   AXI_ARBITRATION_CONTROL_REG_1__BLP___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_1__BHI___M                          0x00000600
#define   AXI_ARBITRATION_CONTROL_REG_1__BHI___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_1__SPD___M                          0x00000100
#define   AXI_ARBITRATION_CONTROL_REG_1__SPD___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_1__IAM___M                          0x000000C0
#define   AXI_ARBITRATION_CONTROL_REG_1__IAM___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_1__IRPD___M                         0x00000038
#define   AXI_ARBITRATION_CONTROL_REG_1__IRPD___S                                      0
#define   AXI_ARBITRATION_CONTROL_REG_1__IWPD___M                         0x00000007
#define   AXI_ARBITRATION_CONTROL_REG_1__IWPD___S                                      0
#define AXI_ARBITRATION_CONTROL_REG_2                                  (0xA8203208)
#define   AXI_ARBITRATION_CONTROL_REG_2__RESERVED_BIT15___M               0x00008000
#define   AXI_ARBITRATION_CONTROL_REG_2__RESERVED_BIT15___S                            0
#define   AXI_ARBITRATION_CONTROL_REG_2__QLP___M                          0x00004000
#define   AXI_ARBITRATION_CONTROL_REG_2__QLP___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_2__QHI___M                          0x00003000
#define   AXI_ARBITRATION_CONTROL_REG_2__QHI___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_2__BLP___M                          0x00000800
#define   AXI_ARBITRATION_CONTROL_REG_2__BLP___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_2__BHI___M                          0x00000600
#define   AXI_ARBITRATION_CONTROL_REG_2__BHI___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_2__SPD___M                          0x00000100
#define   AXI_ARBITRATION_CONTROL_REG_2__SPD___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_2__IAM___M                          0x000000C0
#define   AXI_ARBITRATION_CONTROL_REG_2__IAM___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_2__IRPD___M                         0x00000038
#define   AXI_ARBITRATION_CONTROL_REG_2__IRPD___S                                      0
#define   AXI_ARBITRATION_CONTROL_REG_2__IWPD___M                         0x00000007
#define   AXI_ARBITRATION_CONTROL_REG_2__IWPD___S                                      0
#define AXI_ARBITRATION_CONTROL_REG_3                                  (0xA820320C)
#define   AXI_ARBITRATION_CONTROL_REG_3__RESERVED_BIT15___M               0x00008000
#define   AXI_ARBITRATION_CONTROL_REG_3__RESERVED_BIT15___S                            0
#define   AXI_ARBITRATION_CONTROL_REG_3__QLP___M                          0x00004000
#define   AXI_ARBITRATION_CONTROL_REG_3__QLP___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_3__QHI___M                          0x00003000
#define   AXI_ARBITRATION_CONTROL_REG_3__QHI___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_3__BLP___M                          0x00000800
#define   AXI_ARBITRATION_CONTROL_REG_3__BLP___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_3__BHI___M                          0x00000600
#define   AXI_ARBITRATION_CONTROL_REG_3__BHI___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_3__SPD___M                          0x00000100
#define   AXI_ARBITRATION_CONTROL_REG_3__SPD___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_3__IAM___M                          0x000000C0
#define   AXI_ARBITRATION_CONTROL_REG_3__IAM___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_3__IRPD___M                         0x00000038
#define   AXI_ARBITRATION_CONTROL_REG_3__IRPD___S                                      0
#define   AXI_ARBITRATION_CONTROL_REG_3__IWPD___M                         0x00000007
#define   AXI_ARBITRATION_CONTROL_REG_3__IWPD___S                                      0
#define AXI_ARBITRATION_CONTROL_REG_4                                  (0xA8203210)
#define   AXI_ARBITRATION_CONTROL_REG_4__RESERVED_BIT15___M               0x00008000
#define   AXI_ARBITRATION_CONTROL_REG_4__RESERVED_BIT15___S                            0
#define   AXI_ARBITRATION_CONTROL_REG_4__QLP___M                          0x00004000
#define   AXI_ARBITRATION_CONTROL_REG_4__QLP___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_4__QHI___M                          0x00003000
#define   AXI_ARBITRATION_CONTROL_REG_4__QHI___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_4__BLP___M                          0x00000800
#define   AXI_ARBITRATION_CONTROL_REG_4__BLP___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_4__BHI___M                          0x00000600
#define   AXI_ARBITRATION_CONTROL_REG_4__BHI___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_4__SPD___M                          0x00000100
#define   AXI_ARBITRATION_CONTROL_REG_4__SPD___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_4__IAM___M                          0x000000C0
#define   AXI_ARBITRATION_CONTROL_REG_4__IAM___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_4__IRPD___M                         0x00000038
#define   AXI_ARBITRATION_CONTROL_REG_4__IRPD___S                                      0
#define   AXI_ARBITRATION_CONTROL_REG_4__IWPD___M                         0x00000007
#define   AXI_ARBITRATION_CONTROL_REG_4__IWPD___S                                      0
#define AXI_ARBITRATION_CONTROL_REG_5                                  (0xA8203214)
#define   AXI_ARBITRATION_CONTROL_REG_5__RESERVED_BIT15___M               0x00008000
#define   AXI_ARBITRATION_CONTROL_REG_5__RESERVED_BIT15___S                            0
#define   AXI_ARBITRATION_CONTROL_REG_5__QLP___M                          0x00004000
#define   AXI_ARBITRATION_CONTROL_REG_5__QLP___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_5__QHI___M                          0x00003000
#define   AXI_ARBITRATION_CONTROL_REG_5__QHI___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_5__BLP___M                          0x00000800
#define   AXI_ARBITRATION_CONTROL_REG_5__BLP___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_5__BHI___M                          0x00000600
#define   AXI_ARBITRATION_CONTROL_REG_5__BHI___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_5__SPD___M                          0x00000100
#define   AXI_ARBITRATION_CONTROL_REG_5__SPD___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_5__IAM___M                          0x000000C0
#define   AXI_ARBITRATION_CONTROL_REG_5__IAM___S                                       0
#define   AXI_ARBITRATION_CONTROL_REG_5__IRPD___M                         0x00000038
#define   AXI_ARBITRATION_CONTROL_REG_5__IRPD___S                                      0
#define   AXI_ARBITRATION_CONTROL_REG_5__IWPD___M                         0x00000007
#define   AXI_ARBITRATION_CONTROL_REG_5__IWPD___S                                      0
#define AXI_MASTER_INTERFACE_REG_n(n)                                  (0xA82033004*n)
#define   AXI_MASTER_INTERFACE_REG_n_nMIN                 0
#define   AXI_MASTER_INTERFACE_REG_n_nMAX                   14
#define   AXI_MASTER_INTERFACE_REG_n_ELEM                 15
#define   AXI_MASTER_INTERFACE_REG_n__RESERVED_BITS_15_4___M              0x0000FFF8
#define   AXI_MASTER_INTERFACE_REG_n__RESERVED_BITS_15_4___S                           3
#define   AXI_MASTER_INTERFACE_REG_n__MID___M                             0x00000008
#define   AXI_MASTER_INTERFACE_REG_n__MID___S                                          3
#define   AXI_MASTER_INTERFACE_REG_n__MI___M                              0x00000004
#define   AXI_MASTER_INTERFACE_REG_n__MI___S                                           2
#define   AXI_MASTER_INTERFACE_REG_n__MHA___M                             0x00000002
#define   AXI_MASTER_INTERFACE_REG_n__MHA___S                                          1
#define   AXI_MASTER_INTERFACE_REG_n__MHR___M                             0x00000001
#define   AXI_MASTER_INTERFACE_REG_n__MHR___S                                          0
#define   AXI_MASTER_INTERFACE_REG_n___M                                  0x0000FFFF
#define   AXI_MASTER_INTERFACE_REG_n___S                                               0
#define AXI_MASTER_INTERFACE_REG_0                                     (0xA8203300)
#define   AXI_MASTER_INTERFACE_REG_0__RESERVED_BITS_15_4___M              0x0000FFF8
#define   AXI_MASTER_INTERFACE_REG_0__RESERVED_BITS_15_4___S                           0
#define   AXI_MASTER_INTERFACE_REG_0__MID___M                             0x00000008
#define   AXI_MASTER_INTERFACE_REG_0__MID___S                                          0
#define   AXI_MASTER_INTERFACE_REG_0__MI___M                              0x00000004
#define   AXI_MASTER_INTERFACE_REG_0__MI___S                                           0
#define   AXI_MASTER_INTERFACE_REG_0__MHA___M                             0x00000002
#define   AXI_MASTER_INTERFACE_REG_0__MHA___S                                          0
#define   AXI_MASTER_INTERFACE_REG_0__MHR___M                             0x00000001
#define   AXI_MASTER_INTERFACE_REG_0__MHR___S                                          0
#define AXI_MASTER_INTERFACE_REG_1                                     (0xA8203304)
#define   AXI_MASTER_INTERFACE_REG_1__RESERVED_BITS_15_4___M              0x0000FFF8
#define   AXI_MASTER_INTERFACE_REG_1__RESERVED_BITS_15_4___S                           0
#define   AXI_MASTER_INTERFACE_REG_1__MID___M                             0x00000008
#define   AXI_MASTER_INTERFACE_REG_1__MID___S                                          0
#define   AXI_MASTER_INTERFACE_REG_1__MI___M                              0x00000004
#define   AXI_MASTER_INTERFACE_REG_1__MI___S                                           0
#define   AXI_MASTER_INTERFACE_REG_1__MHA___M                             0x00000002
#define   AXI_MASTER_INTERFACE_REG_1__MHA___S                                          0
#define   AXI_MASTER_INTERFACE_REG_1__MHR___M                             0x00000001
#define   AXI_MASTER_INTERFACE_REG_1__MHR___S                                          0
#define AXI_MASTER_INTERFACE_REG_2                                     (0xA8203308)
#define   AXI_MASTER_INTERFACE_REG_2__RESERVED_BITS_15_4___M              0x0000FFF8
#define   AXI_MASTER_INTERFACE_REG_2__RESERVED_BITS_15_4___S                           0
#define   AXI_MASTER_INTERFACE_REG_2__MID___M                             0x00000008
#define   AXI_MASTER_INTERFACE_REG_2__MID___S                                          0
#define   AXI_MASTER_INTERFACE_REG_2__MI___M                              0x00000004
#define   AXI_MASTER_INTERFACE_REG_2__MI___S                                           0
#define   AXI_MASTER_INTERFACE_REG_2__MHA___M                             0x00000002
#define   AXI_MASTER_INTERFACE_REG_2__MHA___S                                          0
#define   AXI_MASTER_INTERFACE_REG_2__MHR___M                             0x00000001
#define   AXI_MASTER_INTERFACE_REG_2__MHR___S                                          0
#define AXI_MASTER_INTERFACE_REG_3                                     (0xA820330C)
#define   AXI_MASTER_INTERFACE_REG_3__RESERVED_BITS_15_4___M              0x0000FFF8
#define   AXI_MASTER_INTERFACE_REG_3__RESERVED_BITS_15_4___S                           0
#define   AXI_MASTER_INTERFACE_REG_3__MID___M                             0x00000008
#define   AXI_MASTER_INTERFACE_REG_3__MID___S                                          0
#define   AXI_MASTER_INTERFACE_REG_3__MI___M                              0x00000004
#define   AXI_MASTER_INTERFACE_REG_3__MI___S                                           0
#define   AXI_MASTER_INTERFACE_REG_3__MHA___M                             0x00000002
#define   AXI_MASTER_INTERFACE_REG_3__MHA___S                                          0
#define   AXI_MASTER_INTERFACE_REG_3__MHR___M                             0x00000001
#define   AXI_MASTER_INTERFACE_REG_3__MHR___S                                          0
#define AXI_MASTER_INTERFACE_REG_4                                     (0xA8203310)
#define   AXI_MASTER_INTERFACE_REG_4__RESERVED_BITS_15_4___M              0x0000FFF8
#define   AXI_MASTER_INTERFACE_REG_4__RESERVED_BITS_15_4___S                           0
#define   AXI_MASTER_INTERFACE_REG_4__MID___M                             0x00000008
#define   AXI_MASTER_INTERFACE_REG_4__MID___S                                          0
#define   AXI_MASTER_INTERFACE_REG_4__MI___M                              0x00000004
#define   AXI_MASTER_INTERFACE_REG_4__MI___S                                           0
#define   AXI_MASTER_INTERFACE_REG_4__MHA___M                             0x00000002
#define   AXI_MASTER_INTERFACE_REG_4__MHA___S                                          0
#define   AXI_MASTER_INTERFACE_REG_4__MHR___M                             0x00000001
#define   AXI_MASTER_INTERFACE_REG_4__MHR___S                                          0
#define AXI_MASTER_INTERFACE_REG_5                                     (0xA8203314)
#define   AXI_MASTER_INTERFACE_REG_5__RESERVED_BITS_15_4___M              0x0000FFF8
#define   AXI_MASTER_INTERFACE_REG_5__RESERVED_BITS_15_4___S                           0
#define   AXI_MASTER_INTERFACE_REG_5__MID___M                             0x00000008
#define   AXI_MASTER_INTERFACE_REG_5__MID___S                                          0
#define   AXI_MASTER_INTERFACE_REG_5__MI___M                              0x00000004
#define   AXI_MASTER_INTERFACE_REG_5__MI___S                                           0
#define   AXI_MASTER_INTERFACE_REG_5__MHA___M                             0x00000002
#define   AXI_MASTER_INTERFACE_REG_5__MHA___S                                          0
#define   AXI_MASTER_INTERFACE_REG_5__MHR___M                             0x00000001
#define   AXI_MASTER_INTERFACE_REG_5__MHR___S                                          0
#define AXI_MASTER_INTERFACE_REG_6                                     (0xA8203318)
#define   AXI_MASTER_INTERFACE_REG_6__RESERVED_BITS_15_4___M              0x0000FFF8
#define   AXI_MASTER_INTERFACE_REG_6__RESERVED_BITS_15_4___S                           0
#define   AXI_MASTER_INTERFACE_REG_6__MID___M                             0x00000008
#define   AXI_MASTER_INTERFACE_REG_6__MID___S                                          0
#define   AXI_MASTER_INTERFACE_REG_6__MI___M                              0x00000004
#define   AXI_MASTER_INTERFACE_REG_6__MI___S                                           0
#define   AXI_MASTER_INTERFACE_REG_6__MHA___M                             0x00000002
#define   AXI_MASTER_INTERFACE_REG_6__MHA___S                                          0
#define   AXI_MASTER_INTERFACE_REG_6__MHR___M                             0x00000001
#define   AXI_MASTER_INTERFACE_REG_6__MHR___S                                          0
#define AXI_MASTER_INTERFACE_REG_7                                     (0xA820331C)
#define   AXI_MASTER_INTERFACE_REG_7__RESERVED_BITS_15_4___M              0x0000FFF8
#define   AXI_MASTER_INTERFACE_REG_7__RESERVED_BITS_15_4___S                           0
#define   AXI_MASTER_INTERFACE_REG_7__MID___M                             0x00000008
#define   AXI_MASTER_INTERFACE_REG_7__MID___S                                          0
#define   AXI_MASTER_INTERFACE_REG_7__MI___M                              0x00000004
#define   AXI_MASTER_INTERFACE_REG_7__MI___S                                           0
#define   AXI_MASTER_INTERFACE_REG_7__MHA___M                             0x00000002
#define   AXI_MASTER_INTERFACE_REG_7__MHA___S                                          0
#define   AXI_MASTER_INTERFACE_REG_7__MHR___M                             0x00000001
#define   AXI_MASTER_INTERFACE_REG_7__MHR___S                                          0
#define AXI_MASTER_INTERFACE_REG_8                                     (0xA8203320)
#define   AXI_MASTER_INTERFACE_REG_8__RESERVED_BITS_15_4___M              0x0000FFF8
#define   AXI_MASTER_INTERFACE_REG_8__RESERVED_BITS_15_4___S                           0
#define   AXI_MASTER_INTERFACE_REG_8__MID___M                             0x00000008
#define   AXI_MASTER_INTERFACE_REG_8__MID___S                                          0
#define   AXI_MASTER_INTERFACE_REG_8__MI___M                              0x00000004
#define   AXI_MASTER_INTERFACE_REG_8__MI___S                                           0
#define   AXI_MASTER_INTERFACE_REG_8__MHA___M                             0x00000002
#define   AXI_MASTER_INTERFACE_REG_8__MHA___S                                          0
#define   AXI_MASTER_INTERFACE_REG_8__MHR___M                             0x00000001
#define   AXI_MASTER_INTERFACE_REG_8__MHR___S                                          0
#define AXI_MASTER_INTERFACE_REG_9                                     (0xA8203324)
#define   AXI_MASTER_INTERFACE_REG_9__RESERVED_BITS_15_4___M              0x0000FFF8
#define   AXI_MASTER_INTERFACE_REG_9__RESERVED_BITS_15_4___S                           0
#define   AXI_MASTER_INTERFACE_REG_9__MID___M                             0x00000008
#define   AXI_MASTER_INTERFACE_REG_9__MID___S                                          0
#define   AXI_MASTER_INTERFACE_REG_9__MI___M                              0x00000004
#define   AXI_MASTER_INTERFACE_REG_9__MI___S                                           0
#define   AXI_MASTER_INTERFACE_REG_9__MHA___M                             0x00000002
#define   AXI_MASTER_INTERFACE_REG_9__MHA___S                                          0
#define   AXI_MASTER_INTERFACE_REG_9__MHR___M                             0x00000001
#define   AXI_MASTER_INTERFACE_REG_9__MHR___S                                          0
#define AXI_MASTER_INTERFACE_REG_10                                    (0xA8203328)
#define   AXI_MASTER_INTERFACE_REG_10__RESERVED_BITS_15_4___M             0x0000FFF8
#define   AXI_MASTER_INTERFACE_REG_10__RESERVED_BITS_15_4___S                          0
#define   AXI_MASTER_INTERFACE_REG_10__MID___M                            0x00000008
#define   AXI_MASTER_INTERFACE_REG_10__MID___S                                         0
#define   AXI_MASTER_INTERFACE_REG_10__MI___M                             0x00000004
#define   AXI_MASTER_INTERFACE_REG_10__MI___S                                          0
#define   AXI_MASTER_INTERFACE_REG_10__MHA___M                            0x00000002
#define   AXI_MASTER_INTERFACE_REG_10__MHA___S                                         0
#define   AXI_MASTER_INTERFACE_REG_10__MHR___M                            0x00000001
#define   AXI_MASTER_INTERFACE_REG_10__MHR___S                                         0
#define AXI_MASTER_INTERFACE_REG_11                                    (0xA820332C)
#define   AXI_MASTER_INTERFACE_REG_11__RESERVED_BITS_15_4___M             0x0000FFF8
#define   AXI_MASTER_INTERFACE_REG_11__RESERVED_BITS_15_4___S                          0
#define   AXI_MASTER_INTERFACE_REG_11__MID___M                            0x00000008
#define   AXI_MASTER_INTERFACE_REG_11__MID___S                                         0
#define   AXI_MASTER_INTERFACE_REG_11__MI___M                             0x00000004
#define   AXI_MASTER_INTERFACE_REG_11__MI___S                                          0
#define   AXI_MASTER_INTERFACE_REG_11__MHA___M                            0x00000002
#define   AXI_MASTER_INTERFACE_REG_11__MHA___S                                         0
#define   AXI_MASTER_INTERFACE_REG_11__MHR___M                            0x00000001
#define   AXI_MASTER_INTERFACE_REG_11__MHR___S                                         0
#define AXI_MASTER_INTERFACE_REG_12                                    (0xA8203330)
#define   AXI_MASTER_INTERFACE_REG_12__RESERVED_BITS_15_4___M             0x0000FFF8
#define   AXI_MASTER_INTERFACE_REG_12__RESERVED_BITS_15_4___S                          0
#define   AXI_MASTER_INTERFACE_REG_12__MID___M                            0x00000008
#define   AXI_MASTER_INTERFACE_REG_12__MID___S                                         0
#define   AXI_MASTER_INTERFACE_REG_12__MI___M                             0x00000004
#define   AXI_MASTER_INTERFACE_REG_12__MI___S                                          0
#define   AXI_MASTER_INTERFACE_REG_12__MHA___M                            0x00000002
#define   AXI_MASTER_INTERFACE_REG_12__MHA___S                                         0
#define   AXI_MASTER_INTERFACE_REG_12__MHR___M                            0x00000001
#define   AXI_MASTER_INTERFACE_REG_12__MHR___S                                         0
#define AXI_MASTER_INTERFACE_REG_13                                    (0xA8203334)
#define   AXI_MASTER_INTERFACE_REG_13__RESERVED_BITS_15_4___M             0x0000FFF8
#define   AXI_MASTER_INTERFACE_REG_13__RESERVED_BITS_15_4___S                          0
#define   AXI_MASTER_INTERFACE_REG_13__MID___M                            0x00000008
#define   AXI_MASTER_INTERFACE_REG_13__MID___S                                         0
#define   AXI_MASTER_INTERFACE_REG_13__MI___M                             0x00000004
#define   AXI_MASTER_INTERFACE_REG_13__MI___S                                          0
#define   AXI_MASTER_INTERFACE_REG_13__MHA___M                            0x00000002
#define   AXI_MASTER_INTERFACE_REG_13__MHA___S                                         0
#define   AXI_MASTER_INTERFACE_REG_13__MHR___M                            0x00000001
#define   AXI_MASTER_INTERFACE_REG_13__MHR___S                                         0
#define AXI_MASTER_INTERFACE_REG_14                                    (0xA8203338)
#define   AXI_MASTER_INTERFACE_REG_14__RESERVED_BITS_15_4___M             0x0000FFF8
#define   AXI_MASTER_INTERFACE_REG_14__RESERVED_BITS_15_4___S                          0
#define   AXI_MASTER_INTERFACE_REG_14__MID___M                            0x00000008
#define   AXI_MASTER_INTERFACE_REG_14__MID___S                                         0
#define   AXI_MASTER_INTERFACE_REG_14__MI___M                             0x00000004
#define   AXI_MASTER_INTERFACE_REG_14__MI___S                                          0
#define   AXI_MASTER_INTERFACE_REG_14__MHA___M                            0x00000002
#define   AXI_MASTER_INTERFACE_REG_14__MHA___S                                         0
#define   AXI_MASTER_INTERFACE_REG_14__MHR___M                            0x00000001
#define   AXI_MASTER_INTERFACE_REG_14__MHR___S                                         0
#define AXI_TEST_INTERFACE_REG                                         (0xA8203400)
#define   AXI_TEST_INTERFACE_REG__RESERVED_BITS15_14___M                  0x0000C000
#define   AXI_TEST_INTERFACE_REG__RESERVED_BITS15_14___S                              14
#define   AXI_TEST_INTERFACE_REG__MSEL___M                                0x00003000
#define   AXI_TEST_INTERFACE_REG__MSEL___S                                            12
#define   AXI_TEST_INTERFACE_REG__MSEL__ADDRESS_CHANNEL                              0x0
#define   AXI_TEST_INTERFACE_REG__MSEL__WRITE_CHANNEL                                0x1
#define   AXI_TEST_INTERFACE_REG__MSEL__READ_CHANNEL                                 0x2
#define   AXI_TEST_INTERFACE_REG__MSEL__WRITE_RESPONSE_CHANNEL                       0x3
#define   AXI_TEST_INTERFACE_REG__MEN___M                                 0x00000F80
#define   AXI_TEST_INTERFACE_REG__MEN___S                                              7
#define   AXI_TEST_INTERFACE_REG__MEN__SLAVE_SEGMENT_0                               0x1
#define   AXI_TEST_INTERFACE_REG__MEN__SLAVE_SEGMENT_1                               0x2
#define   AXI_TEST_INTERFACE_REG__MEN__SLAVE_SEGMENT_2                               0x3
#define   AXI_TEST_INTERFACE_REG__MEN__SLAVE_SEGMENT_3                               0x4
#define   AXI_TEST_INTERFACE_REG__MEN__SLAVE_SEGMENT_4                               0x5
#define   AXI_TEST_INTERFACE_REG__MEN__SLAVE_SEGMENT_5                               0x6
#define   AXI_TEST_INTERFACE_REG__MEN__SLAVE_SEGMENT_6                               0x7
#define   AXI_TEST_INTERFACE_REG__MEN__SLAVE_SEGMENT_7                               0x8
#define   AXI_TEST_INTERFACE_REG__MEN__SLAVE_SEGMENT_8                               0x9
#define   AXI_TEST_INTERFACE_REG__MEN__SLAVE_SEGMENT_9                               0xA
#define   AXI_TEST_INTERFACE_REG__MEN__SLAVE_SEGMENT_10                              0xB
#define   AXI_TEST_INTERFACE_REG__MEN__SLAVE_SEGMENT_11                              0xC
#define   AXI_TEST_INTERFACE_REG__MEN__SLAVE_SEGMENT_12                              0xD
#define   AXI_TEST_INTERFACE_REG__MEN__SLAVE_SEGMENT_13                              0xE
#define   AXI_TEST_INTERFACE_REG__MEN__SLAVE_SEGMENT_14                              0xF
#define   AXI_TEST_INTERFACE_REG__MEN__SLAVE_SEGMENT_15                             0x10
#define   AXI_TEST_INTERFACE_REG__TMODE___M                               0x0000007E
#define   AXI_TEST_INTERFACE_REG__TMODE___S                                            1
#define   AXI_TEST_INTERFACE_REG__TMODE__MISR_MODE                                   0x0
#define   AXI_TEST_INTERFACE_REG__TMODE__TESTBUS_MN_REQ1                             0x1
#define   AXI_TEST_INTERFACE_REG__TMODE__TESTBUS_MN_REQ2                             0x2
#define   AXI_TEST_INTERFACE_REG__TMODE__TESTBUS_SN_REQ1                             0x3
#define   AXI_TEST_INTERFACE_REG__TMODE__TESTBUS_SN_REQ2                             0x4
#define   AXI_TEST_INTERFACE_REG__TMODE__TESTBUS_MN_PEND1                            0x5
#define   AXI_TEST_INTERFACE_REG__TMODE__TESTBUS_MN_PEND2                            0x6
#define   AXI_TEST_INTERFACE_REG__TMODE__TESTBUS_SN_PEND1                            0x7
#define   AXI_TEST_INTERFACE_REG__TMODE__TESTBUS_SN_PEND2                            0x8
#define   AXI_TEST_INTERFACE_REG__TMODE__TESTBUS_X_PEND                              0x9
#define   AXI_TEST_INTERFACE_REG__TMODE__TESTBUS_MN_RDDATA0                          0xA
#define   AXI_TEST_INTERFACE_REG__TMODE__TESTBUS_MN_RDDATA1                          0xB
#define   AXI_TEST_INTERFACE_REG__TMODE__TESTBUS_MN_RDDATA2                          0xC
#define   AXI_TEST_INTERFACE_REG__TMODE__TESTBUS_MN_RDDATA3                          0xD
#define   AXI_TEST_INTERFACE_REG__TMODE__TESTBUS_MN_WRDATA0                          0xE
#define   AXI_TEST_INTERFACE_REG__TMODE__TESTBUS_MN_WRDATA1                          0xF
#define   AXI_TEST_INTERFACE_REG__TMODE__TESTBUS_MN_WRDATA2                         0x10
#define   AXI_TEST_INTERFACE_REG__TMODE__TESTBUS_MN_WRDATA3                         0x11
#define   AXI_TEST_INTERFACE_REG__TMODE__TESTBUS_SN_RDDATA0                         0x12
#define   AXI_TEST_INTERFACE_REG__TMODE__TESTBUS_SN_RDDATA1                         0x13
#define   AXI_TEST_INTERFACE_REG__TMODE__TESTBUS_SN_RDDATA2                         0x14
#define   AXI_TEST_INTERFACE_REG__TMODE__TESTBUS_SN_RDDATA3                         0x15
#define   AXI_TEST_INTERFACE_REG__TMODE__TESTBUS_SN_WRDATA0                         0x16
#define   AXI_TEST_INTERFACE_REG__TMODE__TESTBUS_SN_WRDATA1                         0x17
#define   AXI_TEST_INTERFACE_REG__TMODE__TESTBUS_SN_WRDATA2                         0x18
#define   AXI_TEST_INTERFACE_REG__TMODE__TESTBUS_SN_WRDATA3                         0x19
#define   AXI_TEST_INTERFACE_REG__TMODE__TRACE_MN_REQ                               0x20
#define   AXI_TEST_INTERFACE_REG__TMODE__TRACE_SN_REQ                               0x21
#define   AXI_TEST_INTERFACE_REG__TMODE__TRACE_MN_PENDING1                          0x22
#define   AXI_TEST_INTERFACE_REG__TMODE__TRACE_MN_PENDING2                          0x23
#define   AXI_TEST_INTERFACE_REG__TMODE__TRACE_SN_PENDING1                          0x24
#define   AXI_TEST_INTERFACE_REG__TMODE__TRACE_SN_PENDING2                          0x25
#define   AXI_TEST_INTERFACE_REG__TMODE__TRACE_X_PENDING                            0x26
#define   AXI_TEST_INTERFACE_REG__TMODE__TRACE_MN_RDDATA0                           0x27
#define   AXI_TEST_INTERFACE_REG__TMODE__TRACE_MN_RDDATA1                           0x28
#define   AXI_TEST_INTERFACE_REG__TMODE__TRACE_MN_WRDATA0                           0x29
#define   AXI_TEST_INTERFACE_REG__TMODE__TRACE_MN_WRDATA1                           0x2A
#define   AXI_TEST_INTERFACE_REG__TMODE__TRACE_SN_RDDATA0                           0x2B
#define   AXI_TEST_INTERFACE_REG__TMODE__TRACE_SN_RDDATA1                           0x2C
#define   AXI_TEST_INTERFACE_REG__TMODE__TRACE_SN_WRDATA0                           0x2D
#define   AXI_TEST_INTERFACE_REG__TMODE__TRACE_SN_WRDATA1                           0x2E
#define   AXI_TEST_INTERFACE_REG__TEN___M                                 0x00000001
#define   AXI_TEST_INTERFACE_REG__TEN___S                                              0
#define   AXI_TEST_INTERFACE_REG___M                                      0x0000FFFF
#define   AXI_TEST_INTERFACE_REG___S                                                   0
#define AXI_ERROR_STATUS_REG_0                                         (0xA8203404)
#define   AXI_ERROR_STATUS_REG_0__MID___M                                 0x0000FE00
#define   AXI_ERROR_STATUS_REG_0__MID___S                                              9
#define   AXI_ERROR_STATUS_REG_0__ATID___M                                0x000001E0
#define   AXI_ERROR_STATUS_REG_0__ATID___S                                             5
#define   AXI_ERROR_STATUS_REG_0__AWRITE___M                              0x00000010
#define   AXI_ERROR_STATUS_REG_0__AWRITE___S                                           4
#define   AXI_ERROR_STATUS_REG_0__ALEN___M                                0x0000000F
#define   AXI_ERROR_STATUS_REG_0__ALEN___S                                             0
#define   AXI_ERROR_STATUS_REG_0___M                                      0x0000FFFF
#define   AXI_ERROR_STATUS_REG_0___S                                                   0
#define AXI_ERROR_STATUS_REG_1                                         (0xA8203408)
#define   AXI_ERROR_STATUS_REG_1__ABURST___M                              0x00008000
#define   AXI_ERROR_STATUS_REG_1__ABURST___S                                          15
#define   AXI_ERROR_STATUS_REG_1__AOOOWR___M                              0x00004000
#define   AXI_ERROR_STATUS_REG_1__AOOOWR___S                                          14
#define   AXI_ERROR_STATUS_REG_1__AOOORD___M                              0x00002000
#define   AXI_ERROR_STATUS_REG_1__AOOORD___S                                          13
#define   AXI_ERROR_STATUS_REG_1__MPORT___M                               0x00001E00
#define   AXI_ERROR_STATUS_REG_1__MPORT___S                                            9
#define   AXI_ERROR_STATUS_REG_1__ALOCK___M                               0x00000180
#define   AXI_ERROR_STATUS_REG_1__ALOCK___S                                            7
#define   AXI_ERROR_STATUS_REG_1__ASIZE___M                               0x00000070
#define   AXI_ERROR_STATUS_REG_1__ASIZE___S                                            4
#define   AXI_ERROR_STATUS_REG_1__ATYPE___M                               0x0000000F
#define   AXI_ERROR_STATUS_REG_1__ATYPE___S                                            0
#define   AXI_ERROR_STATUS_REG_1___M                                      0x0000FFFF
#define   AXI_ERROR_STATUS_REG_1___S                                                   0
#define AXI_ERROR_UPPER_ADDR_REG                                       (0xA820340C)
#define   AXI_ERROR_UPPER_ADDR_REG__EUA___M                               0x0000FFFF
#define   AXI_ERROR_UPPER_ADDR_REG__EUA___S                                            0
#define   AXI_ERROR_UPPER_ADDR_REG___M                                    0x0000FFFF
#define   AXI_ERROR_UPPER_ADDR_REG___S                                                 0
#define AXI_ERROR_LOWER_ADDR_REG                                       (0xA8203410)
#define   AXI_ERROR_LOWER_ADDR_REG__ELR___M                               0x0000FFFF
#define   AXI_ERROR_LOWER_ADDR_REG__ELR___S                                            0
#define   AXI_ERROR_LOWER_ADDR_REG___M                                    0x0000FFFF
#define   AXI_ERROR_LOWER_ADDR_REG___S                                                 0
#define AXI_MISR_SIGNATURE_REG0                                        (0xA8203414)
#define   AXI_MISR_SIGNATURE_REG0__SIG0___M                               0x0000FFFF
#define   AXI_MISR_SIGNATURE_REG0__SIG0___S                                            0
#define   AXI_MISR_SIGNATURE_REG0___M                                     0x0000FFFF
#define   AXI_MISR_SIGNATURE_REG0___S                                                  0
#define AXI_MISR_SIGNATURE_REG1                                        (0xA8203418)
#define   AXI_MISR_SIGNATURE_REG1__SIG1___M                               0x0000FFFF
#define   AXI_MISR_SIGNATURE_REG1__SIG1___S                                            0
#define   AXI_MISR_SIGNATURE_REG1___M                                     0x0000FFFF
#define   AXI_MISR_SIGNATURE_REG1___S                                                  0
#define AXI_MISR_SIGNATURE_REG2                                        (0xA820341C)
#define   AXI_MISR_SIGNATURE_REG2__SIG2___M                               0x0000FFFF
#define   AXI_MISR_SIGNATURE_REG2__SIG2___S                                            0
#define   AXI_MISR_SIGNATURE_REG2___M                                     0x0000FFFF
#define   AXI_MISR_SIGNATURE_REG2___S                                                  0
#define AXI_MISR_SIGNATURE_REG3                                        (0xA8203420)
#define   AXI_MISR_SIGNATURE_REG3__SIG3___M                               0x0000FFFF
#define   AXI_MISR_SIGNATURE_REG3__SIG3___S                                            0
#define   AXI_MISR_SIGNATURE_REG3___M                                     0x0000FFFF
#define   AXI_MISR_SIGNATURE_REG3___S                                                  0
#define AXI_SLAVE_STATUS_REG                                           (0xA8203424)
#define   AXI_SLAVE_STATUS_REG__S15S___M                                  0x00008000
#define   AXI_SLAVE_STATUS_REG__S15S___S                                              15
#define   AXI_SLAVE_STATUS_REG__S14S___M                                  0x00004000
#define   AXI_SLAVE_STATUS_REG__S14S___S                                              14
#define   AXI_SLAVE_STATUS_REG__S13S___M                                  0x00002000
#define   AXI_SLAVE_STATUS_REG__S13S___S                                              13
#define   AXI_SLAVE_STATUS_REG__S12S___M                                  0x00001000
#define   AXI_SLAVE_STATUS_REG__S12S___S                                              12
#define   AXI_SLAVE_STATUS_REG__S11S___M                                  0x00000800
#define   AXI_SLAVE_STATUS_REG__S11S___S                                              11
#define   AXI_SLAVE_STATUS_REG__S10S___M                                  0x00000400
#define   AXI_SLAVE_STATUS_REG__S10S___S                                              10
#define   AXI_SLAVE_STATUS_REG__S9S___M                                   0x00000200
#define   AXI_SLAVE_STATUS_REG__S9S___S                                                9
#define   AXI_SLAVE_STATUS_REG__S8S___M                                   0x00000100
#define   AXI_SLAVE_STATUS_REG__S8S___S                                                8
#define   AXI_SLAVE_STATUS_REG__S7S___M                                   0x00000080
#define   AXI_SLAVE_STATUS_REG__S7S___S                                                7
#define   AXI_SLAVE_STATUS_REG__S6S___M                                   0x00000040
#define   AXI_SLAVE_STATUS_REG__S6S___S                                                6
#define   AXI_SLAVE_STATUS_REG__RESERVED_15_6___M                         0x0000FFC0
#define   AXI_SLAVE_STATUS_REG__RESERVED_15_6___S                                      6
#define   AXI_SLAVE_STATUS_REG__S5S___M                                   0x00000020
#define   AXI_SLAVE_STATUS_REG__S5S___S                                                5
#define   AXI_SLAVE_STATUS_REG__S4S___M                                   0x00000010
#define   AXI_SLAVE_STATUS_REG__S4S___S                                                4
#define   AXI_SLAVE_STATUS_REG__S3S___M                                   0x00000008
#define   AXI_SLAVE_STATUS_REG__S3S___S                                                3
#define   AXI_SLAVE_STATUS_REG__S2S___M                                   0x00000004
#define   AXI_SLAVE_STATUS_REG__S2S___S                                                2
#define   AXI_SLAVE_STATUS_REG__S1S___M                                   0x00000002
#define   AXI_SLAVE_STATUS_REG__S1S___S                                                1
#define   AXI_SLAVE_STATUS_REG__S0S___M                                   0x00000001
#define   AXI_SLAVE_STATUS_REG__S0S___S                                                0
#define   AXI_SLAVE_STATUS_REG___M                                        0x0000FFFF
#define   AXI_SLAVE_STATUS_REG___S                                                     0
#define AXI_MONITOR_SELECTION_REG0                                     (0xA8203428)
#define   AXI_MONITOR_SELECTION_REG0__RTC___M                             0x00008000
#define   AXI_MONITOR_SELECTION_REG0__RTC___S                                         15
#define   AXI_MONITOR_SELECTION_REG0__ETC___M                             0x00004000
#define   AXI_MONITOR_SELECTION_REG0__ETC___S                                         14
#define   AXI_MONITOR_SELECTION_REG0__ECC___M                             0x00002000
#define   AXI_MONITOR_SELECTION_REG0__ECC___S                                         13
#define   AXI_MONITOR_SELECTION_REG0__REC1___M                            0x00001000
#define   AXI_MONITOR_SELECTION_REG0__REC1___S                                        12
#define   AXI_MONITOR_SELECTION_REG0__EEC1___M                            0x00000800
#define   AXI_MONITOR_SELECTION_REG0__EEC1___S                                        11
#define   AXI_MONITOR_SELECTION_REG0__REC0___M                            0x00000400
#define   AXI_MONITOR_SELECTION_REG0__REC0___S                                        10
#define   AXI_MONITOR_SELECTION_REG0__EEC0___M                            0x00000200
#define   AXI_MONITOR_SELECTION_REG0__EEC0___S                                         9
#define   AXI_MONITOR_SELECTION_REG0__PTRIG___M                           0x000001C0
#define   AXI_MONITOR_SELECTION_REG0__PTRIG___S                                        6
#define   AXI_MONITOR_SELECTION_REG0__PTRIG__INT_TRIG_EXT_TRIG                       0x4
#define   AXI_MONITOR_SELECTION_REG0__PTRIG__EXT_TRIG                                0x3
#define   AXI_MONITOR_SELECTION_REG0__PTRIG__EXT_TRIG_CC_EXPIRE                      0x2
#define   AXI_MONITOR_SELECTION_REG0__PTRIG__INT_TRIG_CC_EXPIRE                      0x1
#define   AXI_MONITOR_SELECTION_REG0__PTRIG__MANUAL_ENABLE_CC_EXPIRE                 0x0
#define   AXI_MONITOR_SELECTION_REG0__E1ES___M                            0x00000038
#define   AXI_MONITOR_SELECTION_REG0__E1ES___S                                         3
#define   AXI_MONITOR_SELECTION_REG0__E0ES___M                            0x00000007
#define   AXI_MONITOR_SELECTION_REG0__E0ES___S                                         0
#define   AXI_MONITOR_SELECTION_REG0___M                                  0x0000FFFF
#define   AXI_MONITOR_SELECTION_REG0___S                                               0
#define AXI_MONITOR_SELECTION_REG1                                     (0xA820342C)
#define   AXI_MONITOR_SELECTION_REG1__RESERVED_BITS15_10___M              0x0000FC00
#define   AXI_MONITOR_SELECTION_REG1__RESERVED_BITS15_10___S                          10
#define   AXI_MONITOR_SELECTION_REG1__E0PSR___M                           0x000003E0
#define   AXI_MONITOR_SELECTION_REG1__E0PSR___S                                        5
#define   AXI_MONITOR_SELECTION_REG1__E1PSR___M                           0x0000001F
#define   AXI_MONITOR_SELECTION_REG1__E1PSR___S                                        0
#define   AXI_MONITOR_SELECTION_REG1___M                                  0x0000FFFF
#define   AXI_MONITOR_SELECTION_REG1___S                                               0
#define AXI_MONITOR_TENURE_SELECTION_REG                               (0xA8203430)
#define   AXI_MONITOR_TENURE_SELECTION_REG__RESERVED_BITS15_13___M        0x0000E000
#define   AXI_MONITOR_TENURE_SELECTION_REG__RESERVED_BITS15_13___S                    13
#define   AXI_MONITOR_TENURE_SELECTION_REG__TMP___M                       0x00001E00
#define   AXI_MONITOR_TENURE_SELECTION_REG__TMP___S                                    9
#define   AXI_MONITOR_TENURE_SELECTION_REG__TSW___M                       0x000001E0
#define   AXI_MONITOR_TENURE_SELECTION_REG__TSW___S                                    5
#define   AXI_MONITOR_TENURE_SELECTION_REG__TSR___M                       0x00000018
#define   AXI_MONITOR_TENURE_SELECTION_REG__TSR___S                                    3
#define   AXI_MONITOR_TENURE_SELECTION_REG__RESERVED_BITS2_0___M          0x00000007
#define   AXI_MONITOR_TENURE_SELECTION_REG__RESERVED_BITS2_0___S                       0
#define   AXI_MONITOR_TENURE_SELECTION_REG___M                            0x0000FFFF
#define   AXI_MONITOR_TENURE_SELECTION_REG___S                                         0
#define AXI_MONITOR_CYCLE_COUNT_UPPER_REG                              (0xA8203434)
#define   AXI_MONITOR_CYCLE_COUNT_UPPER_REG__UCC___M                      0x0000FFFF
#define   AXI_MONITOR_CYCLE_COUNT_UPPER_REG__UCC___S                                   0
#define   AXI_MONITOR_CYCLE_COUNT_UPPER_REG___M                           0x0000FFFF
#define   AXI_MONITOR_CYCLE_COUNT_UPPER_REG___S                                        0
#define AXI_MONITOR_CYCLE_COUNT_LOWER_REG                              (0xA8203438)
#define   AXI_MONITOR_CYCLE_COUNT_LOWER_REG__LCC___M                      0x0000FFFF
#define   AXI_MONITOR_CYCLE_COUNT_LOWER_REG__LCC___S                                   0
#define   AXI_MONITOR_CYCLE_COUNT_LOWER_REG___M                           0x0000FFFF
#define   AXI_MONITOR_CYCLE_COUNT_LOWER_REG___S                                        0
#define AXI_MONITOR_MIN_REG                                            (0xA820343C)
#define   AXI_MONITOR_MIN_REG__MIN___M                                    0x0000FFFF
#define   AXI_MONITOR_MIN_REG__MIN___S                                                 0
#define   AXI_MONITOR_MIN_REG___M                                         0x0000FFFF
#define   AXI_MONITOR_MIN_REG___S                                                      0
#define AXI_MONITOR_MAX_REG                                            (0xA8203440)
#define   AXI_MONITOR_MAX_REG__MAX___M                                    0x0000FFFF
#define   AXI_MONITOR_MAX_REG__MAX___S                                                 0
#define   AXI_MONITOR_MAX_REG___M                                         0x0000FFFF
#define   AXI_MONITOR_MAX_REG___S                                                      0
#define AXI_MONITOR_TENURE_UPPER_REG                                   (0xA8203444)
#define   AXI_MONITOR_TENURE_UPPER_REG__UTOT___M                          0x0000FFFF
#define   AXI_MONITOR_TENURE_UPPER_REG__UTOT___S                                       0
#define   AXI_MONITOR_TENURE_UPPER_REG___M                                0x0000FFFF
#define   AXI_MONITOR_TENURE_UPPER_REG___S                                             0
#define AXI_MONITOR_TENURE_LOWER_REG                                   (0xA8203448)
#define   AXI_MONITOR_TENURE_LOWER_REG__LTOT___M                          0x0000FFFF
#define   AXI_MONITOR_TENURE_LOWER_REG__LTOT___S                                       0
#define   AXI_MONITOR_TENURE_LOWER_REG___M                                0x0000FFFF
#define   AXI_MONITOR_TENURE_LOWER_REG___S                                             0
#define AXI_MONITOR_LAST_TENURE_REG                                    (0xA820344C)
#define   AXI_MONITOR_LAST_TENURE_REG__LASTT___M                          0x0000FFFF
#define   AXI_MONITOR_LAST_TENURE_REG__LASTT___S                                       0
#define   AXI_MONITOR_LAST_TENURE_REG___M                                 0x0000FFFF
#define   AXI_MONITOR_LAST_TENURE_REG___S                                              0
#define AXI_MONITOR_EVENT_LOWER_REG0                                   (0xA8203450)
#define   AXI_MONITOR_EVENT_LOWER_REG0__ECLT0___M                         0x0000FFFF
#define   AXI_MONITOR_EVENT_LOWER_REG0__ECLT0___S                                      0
#define   AXI_MONITOR_EVENT_LOWER_REG0___M                                0x0000FFFF
#define   AXI_MONITOR_EVENT_LOWER_REG0___S                                             0
#define AXI_MONITOR_EVENT_UPPER_REG0                                   (0xA8203454)
#define   AXI_MONITOR_EVENT_UPPER_REG0__ECUT0___M                         0x0000FFFF
#define   AXI_MONITOR_EVENT_UPPER_REG0__ECUT0___S                                      0
#define   AXI_MONITOR_EVENT_UPPER_REG0___M                                0x0000FFFF
#define   AXI_MONITOR_EVENT_UPPER_REG0___S                                             0
#define AXI_MONITOR_EVENT_LOWER_REG1                                   (0xA8203458)
#define   AXI_MONITOR_EVENT_LOWER_REG1__ECLT1___M                         0x0000FFFF
#define   AXI_MONITOR_EVENT_LOWER_REG1__ECLT1___S                                      0
#define   AXI_MONITOR_EVENT_LOWER_REG1___M                                0x0000FFFF
#define   AXI_MONITOR_EVENT_LOWER_REG1___S                                             0
#define AXI_MONITOR_EVENT_UPPER_REG1                                   (0xA820345C)
#define   AXI_MONITOR_EVENT_UPPER_REG1__ECUT1___M                         0x0000FFFF
#define   AXI_MONITOR_EVENT_UPPER_REG1__ECUT1___S                                      0
#define   AXI_MONITOR_EVENT_UPPER_REG1___M                                0x0000FFFF
#define   AXI_MONITOR_EVENT_UPPER_REG1___S                                             0
#define AXI_TRACE_CONFIGURATION_REG_0                                  (0xA8203460)
#define   AXI_TRACE_CONFIGURATION_REG_0__RESERVED_BITS15_6___M            0x0000FFC0
#define   AXI_TRACE_CONFIGURATION_REG_0__RESERVED_BITS15_6___S                         6
#define   AXI_TRACE_CONFIGURATION_REG_0__TSWAY___M                        0x0000003C
#define   AXI_TRACE_CONFIGURATION_REG_0__TSWAY___S                                     2
#define   AXI_TRACE_CONFIGURATION_REG_0__TSWAY__SLAVE_WAY_0                          0x0
#define   AXI_TRACE_CONFIGURATION_REG_0__TSWAY__SLAVE_WAY_1                          0x1
#define   AXI_TRACE_CONFIGURATION_REG_0__TSWAY__SLAVE_WAY_2                          0x2
#define   AXI_TRACE_CONFIGURATION_REG_0__TSWAY__SLAVE_WAY_3                          0x3
#define   AXI_TRACE_CONFIGURATION_REG_0__TSWAY__SLAVE_WAY_4                          0x4
#define   AXI_TRACE_CONFIGURATION_REG_0__TSWAY__SLAVE_WAY_5                          0x5
#define   AXI_TRACE_CONFIGURATION_REG_0__TSWAY__SLAVE_WAY_6                          0x6
#define   AXI_TRACE_CONFIGURATION_REG_0__TSWAY__SLAVE_WAY_7                          0x7
#define   AXI_TRACE_CONFIGURATION_REG_0__TSWAY__SLAVE_WAY_8                          0x8
#define   AXI_TRACE_CONFIGURATION_REG_0__TSWAY__SLAVE_WAY_9                          0x9
#define   AXI_TRACE_CONFIGURATION_REG_0__TSWAY__SLAVE_WAY_10                         0xA
#define   AXI_TRACE_CONFIGURATION_REG_0__TSWAY__SLAVE_WAY_11                         0xB
#define   AXI_TRACE_CONFIGURATION_REG_0__TSWAY__SLAVE_WAY_12                         0xC
#define   AXI_TRACE_CONFIGURATION_REG_0__TSWAY__SLAVE_WAY_13                         0xD
#define   AXI_TRACE_CONFIGURATION_REG_0__TSWAY__SLAVE_WAY_14                         0xE
#define   AXI_TRACE_CONFIGURATION_REG_0__TSWAY__SLAVE_WAY_15                         0xF
#define   AXI_TRACE_CONFIGURATION_REG_0__TCCEN___M                        0x00000002
#define   AXI_TRACE_CONFIGURATION_REG_0__TCCEN___S                                     1
#define   AXI_TRACE_CONFIGURATION_REG_0__TRGEN___M                        0x00000001
#define   AXI_TRACE_CONFIGURATION_REG_0__TRGEN___S                                     0
#define   AXI_TRACE_CONFIGURATION_REG_0___M                               0x0000FFFF
#define   AXI_TRACE_CONFIGURATION_REG_0___S                                            0
#define AXI_TRACE_CONFIGURATION_REG_1                                  (0xA8203464)
#define   AXI_TRACE_CONFIGURATION_REG_1__RESERVED_BITS15_13___M           0x0000E000
#define   AXI_TRACE_CONFIGURATION_REG_1__RESERVED_BITS15_13___S                       13
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS___M                         0x00001F00
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS___S                                      8
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__MASTER_PORT_0                         0x0
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__MASTER_PORT_1                         0x1
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__MASTER_PORT_2                         0x2
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__MASTER_PORT_3                         0x3
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__MASTER_PORT_4                         0x4
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__MASTER_PORT_5                         0x5
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__MASTER_PORT_6                         0x6
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__MASTER_PORT_7                         0x7
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__MASTER_PORT_8                         0x8
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__MASTER_PORT_9                         0x9
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__MASTER_PORT_10                        0xA
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__MASTER_PORT_11                        0xB
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__MASTER_PORT_12                        0xC
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__MASTER_PORT_13                        0xD
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__MASTER_PORT_14                        0xE
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__MASTER_PORT_15                        0xF
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__SLAVE_PORT_0                         0x10
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__SLAVE_PORT_1                         0x11
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__SLAVE_PORT_2                         0x12
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__SLAVE_PORT_3                         0x13
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__SLAVE_PORT_4                         0x14
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__SLAVE_PORT_5                         0x15
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__SLAVE_PORT_6                         0x16
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__SLAVE_PORT_7                         0x17
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__SLAVE_PORT_8                         0x18
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__SLAVE_PORT_9                         0x19
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__SLAVE_PORT_10                        0x1A
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__SLAVE_PORT_11                        0x1B
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__SLAVE_PORT_12                        0x1C
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__SLAVE_PORT_13                        0x1D
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__SLAVE_PORT_14                        0x1E
#define   AXI_TRACE_CONFIGURATION_REG_1__TAMS__SLAVE_PORT_15                        0x1F
#define   AXI_TRACE_CONFIGURATION_REG_1__SPSEL___M                        0x000000F0
#define   AXI_TRACE_CONFIGURATION_REG_1__SPSEL___S                                     4
#define   AXI_TRACE_CONFIGURATION_REG_1__SPSEL__SLAVE_WAY_0                          0x0
#define   AXI_TRACE_CONFIGURATION_REG_1__SPSEL__SLAVE_WAY_1                          0x1
#define   AXI_TRACE_CONFIGURATION_REG_1__SPSEL__SLAVE_WAY_2                          0x2
#define   AXI_TRACE_CONFIGURATION_REG_1__SPSEL__SLAVE_WAY_3                          0x3
#define   AXI_TRACE_CONFIGURATION_REG_1__SPSEL__SLAVE_WAY_4                          0x4
#define   AXI_TRACE_CONFIGURATION_REG_1__SPSEL__SLAVE_WAY_5                          0x5
#define   AXI_TRACE_CONFIGURATION_REG_1__SPSEL__SLAVE_WAY_6                          0x6
#define   AXI_TRACE_CONFIGURATION_REG_1__SPSEL__SLAVE_WAY_7                          0x7
#define   AXI_TRACE_CONFIGURATION_REG_1__SPSEL__SLAVE_WAY_8                          0x8
#define   AXI_TRACE_CONFIGURATION_REG_1__SPSEL__SLAVE_WAY_9                          0x9
#define   AXI_TRACE_CONFIGURATION_REG_1__SPSEL__SLAVE_WAY_10                         0xA
#define   AXI_TRACE_CONFIGURATION_REG_1__SPSEL__SLAVE_WAY_11                         0xB
#define   AXI_TRACE_CONFIGURATION_REG_1__SPSEL__SLAVE_WAY_12                         0xC
#define   AXI_TRACE_CONFIGURATION_REG_1__SPSEL__SLAVE_WAY_13                         0xD
#define   AXI_TRACE_CONFIGURATION_REG_1__SPSEL__SLAVE_WAY_14                         0xE
#define   AXI_TRACE_CONFIGURATION_REG_1__SPSEL__SLAVE_WAY_15                         0xF
#define   AXI_TRACE_CONFIGURATION_REG_1__MPSEL___M                        0x0000000F
#define   AXI_TRACE_CONFIGURATION_REG_1__MPSEL___S                                     0
#define   AXI_TRACE_CONFIGURATION_REG_1__MPSEL__MASTER_PORT_0                        0x0
#define   AXI_TRACE_CONFIGURATION_REG_1__MPSEL__MASTER_PORT_1                        0x1
#define   AXI_TRACE_CONFIGURATION_REG_1__MPSEL__MASTER_PORT_2                        0x2
#define   AXI_TRACE_CONFIGURATION_REG_1__MPSEL__MASTER_PORT_3                        0x3
#define   AXI_TRACE_CONFIGURATION_REG_1__MPSEL__MASTER_PORT_4                        0x4
#define   AXI_TRACE_CONFIGURATION_REG_1__MPSEL__MASTER_PORT_5                        0x5
#define   AXI_TRACE_CONFIGURATION_REG_1__MPSEL__MASTER_PORT_6                        0x6
#define   AXI_TRACE_CONFIGURATION_REG_1__MPSEL__MASTER_PORT_7                        0x7
#define   AXI_TRACE_CONFIGURATION_REG_1__MPSEL__MASTER_PORT_8                        0x8
#define   AXI_TRACE_CONFIGURATION_REG_1__MPSEL__MASTER_PORT_9                        0x9
#define   AXI_TRACE_CONFIGURATION_REG_1__MPSEL__MASTER_PORT_10                       0xA
#define   AXI_TRACE_CONFIGURATION_REG_1__MPSEL__MASTER_PORT_11                       0xB
#define   AXI_TRACE_CONFIGURATION_REG_1__MPSEL__MASTER_PORT_12                       0xC
#define   AXI_TRACE_CONFIGURATION_REG_1__MPSEL__MASTER_PORT_13                       0xD
#define   AXI_TRACE_CONFIGURATION_REG_1__MPSEL__MASTER_PORT_14                       0xE
#define   AXI_TRACE_CONFIGURATION_REG_1__MPSEL__MASTER_PORT_15                       0xF
#define   AXI_TRACE_CONFIGURATION_REG_1___M                               0x0000FFFF
#define   AXI_TRACE_CONFIGURATION_REG_1___S                                            0
#define AXI_TRACE_TRIGGER_REG_0                                        (0xA8203468)
#define   AXI_TRACE_TRIGGER_REG_0__TUADDR___M                             0x0000FFFF
#define   AXI_TRACE_TRIGGER_REG_0__TUADDR___S                                          0
#define   AXI_TRACE_TRIGGER_REG_0___M                                     0x0000FFFF
#define   AXI_TRACE_TRIGGER_REG_0___S                                                  0
#define AXI_TRACE_TRIGGER_REG_1                                        (0xA820346C)
#define   AXI_TRACE_TRIGGER_REG_1__TLADDR___M                             0x0000FFFF
#define   AXI_TRACE_TRIGGER_REG_1__TLADDR___S                                          0
#define   AXI_TRACE_TRIGGER_REG_1___M                                     0x0000FFFF
#define   AXI_TRACE_TRIGGER_REG_1___S                                                  0
#define AXI_TRACE_TRIGGER_REG_2                                        (0xA8203470)
#define   AXI_TRACE_TRIGGER_REG_2__AMID___M                               0x0000FE00
#define   AXI_TRACE_TRIGGER_REG_2__AMID___S                                            9
#define   AXI_TRACE_TRIGGER_REG_2__AOOOWR___M                             0x00000100
#define   AXI_TRACE_TRIGGER_REG_2__AOOOWR___S                                          8
#define   AXI_TRACE_TRIGGER_REG_2__AOOORD___M                             0x00000080
#define   AXI_TRACE_TRIGGER_REG_2__AOOORD___S                                          7
#define   AXI_TRACE_TRIGGER_REG_2__ATID___M                               0x00000078
#define   AXI_TRACE_TRIGGER_REG_2__ATID___S                                            3
#define   AXI_TRACE_TRIGGER_REG_2__AFULL___M                              0x00000004
#define   AXI_TRACE_TRIGGER_REG_2__AFULL___S                                           2
#define   AXI_TRACE_TRIGGER_REG_2__RESERVED_BITS1___M                     0x00000002
#define   AXI_TRACE_TRIGGER_REG_2__RESERVED_BITS1___S                                  1
#define   AXI_TRACE_TRIGGER_REG_2__APROTNS___M                            0x00000001
#define   AXI_TRACE_TRIGGER_REG_2__APROTNS___S                                         0
#define   AXI_TRACE_TRIGGER_REG_2___M                                     0x0000FFFF
#define   AXI_TRACE_TRIGGER_REG_2___S                                                  0
#define AXI_TRACE_TRIGGER_REG_3                                        (0xA8203474)
#define   AXI_TRACE_TRIGGER_REG_3__ATYPE___M                              0x0000F000
#define   AXI_TRACE_TRIGGER_REG_3__ATYPE___S                                          12
#define   AXI_TRACE_TRIGGER_REG_3__ALOCK___M                              0x00000C00
#define   AXI_TRACE_TRIGGER_REG_3__ALOCK___S                                          10
#define   AXI_TRACE_TRIGGER_REG_3__RESERVED_BITS9___M                     0x00000200
#define   AXI_TRACE_TRIGGER_REG_3__RESERVED_BITS9___S                                  9
#define   AXI_TRACE_TRIGGER_REG_3__ABURST___M                             0x00000100
#define   AXI_TRACE_TRIGGER_REG_3__ABURST___S                                          8
#define   AXI_TRACE_TRIGGER_REG_3__ASIZE___M                              0x000000E0
#define   AXI_TRACE_TRIGGER_REG_3__ASIZE___S                                           5
#define   AXI_TRACE_TRIGGER_REG_3__ALEN___M                               0x0000001E
#define   AXI_TRACE_TRIGGER_REG_3__ALEN___S                                            1
#define   AXI_TRACE_TRIGGER_REG_3__AWRITE___M                             0x00000001
#define   AXI_TRACE_TRIGGER_REG_3__AWRITE___S                                          0
#define   AXI_TRACE_TRIGGER_REG_3___M                                     0x0000FFFF
#define   AXI_TRACE_TRIGGER_REG_3___S                                                  0
#define AXI_TRACE_MASK_REG_0                                           (0xA8203478)
#define   AXI_TRACE_MASK_REG_0__AITTR0_MASK___M                           0x0000FFFF
#define   AXI_TRACE_MASK_REG_0__AITTR0_MASK___S                                        0
#define   AXI_TRACE_MASK_REG_0___M                                        0x0000FFFF
#define   AXI_TRACE_MASK_REG_0___S                                                     0
#define AXI_TRACE_MASK_REG_1                                           (0xA820347C)
#define   AXI_TRACE_MASK_REG_1__AITTR1_MASK___M                           0x0000FFFF
#define   AXI_TRACE_MASK_REG_1__AITTR1_MASK___S                                        0
#define   AXI_TRACE_MASK_REG_1___M                                        0x0000FFFF
#define   AXI_TRACE_MASK_REG_1___S                                                     0
#define AXI_TRACE_MASK_REG_2                                           (0xA8203480)
#define   AXI_TRACE_MASK_REG_2__AITTR2_MASK___M                           0x0000FFFF
#define   AXI_TRACE_MASK_REG_2__AITTR2_MASK___S                                        0
#define   AXI_TRACE_MASK_REG_2___M                                        0x0000FFFF
#define   AXI_TRACE_MASK_REG_2___S                                                     0
#define AXI_TRACE_MASK_REG_3                                           (0xA8203484)
#define   AXI_TRACE_MASK_REG_3__AITTR3_MASK___M                           0x0000FFFF
#define   AXI_TRACE_MASK_REG_3__AITTR3_MASK___S                                        0
#define   AXI_TRACE_MASK_REG_3___M                                        0x0000FFFF
#define   AXI_TRACE_MASK_REG_3___S                                                     0
#define AXI_TRACE_CYCLE_COUNT_UPPER_REG                                (0xA8203488)
#define   AXI_TRACE_CYCLE_COUNT_UPPER_REG__TUCC___M                       0x0000FFFF
#define   AXI_TRACE_CYCLE_COUNT_UPPER_REG__TUCC___S                                    0
#define   AXI_TRACE_CYCLE_COUNT_UPPER_REG___M                             0x0000FFFF
#define   AXI_TRACE_CYCLE_COUNT_UPPER_REG___S                                          0
#define AXI_TRACE_CYCLE_COUNT_LOWER_REG                                (0xA820348C)
#define   AXI_TRACE_CYCLE_COUNT_LOWER_REG__TLCC___M                       0x0000FFFF
#define   AXI_TRACE_CYCLE_COUNT_LOWER_REG__TLCC___S                                    0
#define VICINTSELECT_0                                                 (0xAC000000)
#define   VICINTSELECT_0__SELECT___M                                      0xFFFFFFFF
#define   VICINTSELECT_0__SELECT___S                                                   0
#define   VICINTSELECT_0__SELECT__IRQ_INTERRUPT                                      0x0
#define   VICINTSELECT_0__SELECT__FIQ_INTERRUPT                                      0x1
#define   VICINTSELECT_0___M                                              0xFFFFFFFF
#define   VICINTSELECT_0___S                                                           0
#define VICINTSELECT_1                                                 (0xAC000004)
#define   VICINTSELECT_1__SELECT___M                                      0xFFFFFFFF
#define   VICINTSELECT_1__SELECT___S                                                   0
#define   VICINTSELECT_1__SELECT__IRQ_INTERRUPT                                      0x0
#define   VICINTSELECT_1__SELECT__FIQ_INTERRUPT                                      0x1
#define   VICINTSELECT_1___M                                              0xFFFFFFFF
#define   VICINTSELECT_1___S                                                           0
#define VICINTEN_0                                                     (0xAC000010)
#define   VICINTEN_0__ENABLE___M                                          0xFFFFFFFF
#define   VICINTEN_0__ENABLE___S                                                       0
#define   VICINTEN_0__ENABLE__DISABLE                                                0x0
#define   VICINTEN_0__ENABLE__ENABLE                                                 0x1
#define   VICINTEN_0___M                                                  0xFFFFFFFF
#define   VICINTEN_0___S                                                               0
#define VICINTEN_1                                                     (0xAC000014)
#define   VICINTEN_1__ENABLE___M                                          0xFFFFFFFF
#define   VICINTEN_1__ENABLE___S                                                       0
#define   VICINTEN_1__ENABLE__DISABLE                                                0x0
#define   VICINTEN_1__ENABLE__ENABLE                                                 0x1
#define   VICINTEN_1___M                                                  0xFFFFFFFF
#define   VICINTEN_1___S                                                               0
#define VICINTENCLEAR_0                                                (0xAC000020)
#define   VICINTENCLEAR_0__CLEAR___M                                      0xFFFFFFFF
#define   VICINTENCLEAR_0__CLEAR___S                                                   0
#define   VICINTENCLEAR_0__CLEAR__DO_NOTHING                                         0x0
#define   VICINTENCLEAR_0__CLEAR__CLEAR                                              0x1
#define   VICINTENCLEAR_0___M                                             0xFFFFFFFF
#define   VICINTENCLEAR_0___S                                                          0
#define VICINTENCLEAR_1                                                (0xAC000024)
#define   VICINTENCLEAR_1__CLEAR___M                                      0xFFFFFFFF
#define   VICINTENCLEAR_1__CLEAR___S                                                   0
#define   VICINTENCLEAR_1__CLEAR__DO_NOTHING                                         0x0
#define   VICINTENCLEAR_1__CLEAR__CLEAR                                              0x1
#define   VICINTENCLEAR_1___M                                             0xFFFFFFFF
#define   VICINTENCLEAR_1___S                                                          0
#define VICINTENSET_0                                                  (0xAC000030)
#define   VICINTENSET_0__SET___M                                          0xFFFFFFFF
#define   VICINTENSET_0__SET___S                                                       0
#define   VICINTENSET_0__SET__DO_NOTHING                                             0x0
#define   VICINTENSET_0__SET__SET                                                    0x1
#define   VICINTENSET_0___M                                               0xFFFFFFFF
#define   VICINTENSET_0___S                                                            0
#define VICINTENSET_1                                                  (0xAC000034)
#define   VICINTENSET_1__SET___M                                          0xFFFFFFFF
#define   VICINTENSET_1__SET___S                                                       0
#define   VICINTENSET_1__SET__DO_NOTHING                                             0x0
#define   VICINTENSET_1__SET__SET                                                    0x1
#define   VICINTENSET_1___M                                               0xFFFFFFFF
#define   VICINTENSET_1___S                                                            0
#define VICINTTYPE_0                                                   (0xAC000040)
#define   VICINTTYPE_0__SRC_TYPE___M                                      0xFFFFFFFF
#define   VICINTTYPE_0__SRC_TYPE___S                                                   0
#define   VICINTTYPE_0__SRC_TYPE__EDGE_TRIGGERED                                     0x1
#define   VICINTTYPE_0__SRC_TYPE__LEVEL                                              0x0
#define   VICINTTYPE_0___M                                                0xFFFFFFFF
#define   VICINTTYPE_0___S                                                             0
#define VICINTTYPE_1                                                   (0xAC000044)
#define   VICINTTYPE_1__SRC_TYPE___M                                      0xFFFFFFFF
#define   VICINTTYPE_1__SRC_TYPE___S                                                   0
#define   VICINTTYPE_1__SRC_TYPE__EDGE_TRIGGERED                                     0x1
#define   VICINTTYPE_1__SRC_TYPE__LEVEL                                              0x0
#define   VICINTTYPE_1___M                                                0xFFFFFFFF
#define   VICINTTYPE_1___S                                                             0
#define VIC_INT_POLARITY_0                                             (0xAC000050)
#define   VIC_INT_POLARITY_0__POL___M                                     0xFFFFFFFF
#define   VIC_INT_POLARITY_0__POL___S                                                  0
#define   VIC_INT_POLARITY_0__POL__NEG                                               0x1
#define   VIC_INT_POLARITY_0__POL__POS                                               0x0
#define   VIC_INT_POLARITY_0___M                                          0xFFFFFFFF
#define   VIC_INT_POLARITY_0___S                                                       0
#define VIC_INT_POLARITY_1                                             (0xAC000054)
#define   VIC_INT_POLARITY_1__POL___M                                     0xFFFFFFFF
#define   VIC_INT_POLARITY_1__POL___S                                                  0
#define   VIC_INT_POLARITY_1__POL__NEG                                               0x1
#define   VIC_INT_POLARITY_1__POL__POS                                               0x0
#define   VIC_INT_POLARITY_1___M                                          0xFFFFFFFF
#define   VIC_INT_POLARITY_1___S                                                       0
#define VIC_NO_PEND_VAL                                                (0xAC000060)
#define   VIC_NO_PEND_VAL__NULL_VALUE___M                                 0xFFFFFFFF
#define   VIC_NO_PEND_VAL__NULL_VALUE___S                                              0
#define   VIC_NO_PEND_VAL___M                                             0xFFFFFFFF
#define   VIC_NO_PEND_VAL___S                                                          0
#define VIC_NO_PEND_VAL_FIQ                                            (0xAC000064)
#define   VIC_NO_PEND_VAL_FIQ__NULL_VALUE___M                             0xFFFFFFFF
#define   VIC_NO_PEND_VAL_FIQ__NULL_VALUE___S                                          0
#define   VIC_NO_PEND_VAL_FIQ___M                                         0xFFFFFFFF
#define   VIC_NO_PEND_VAL_FIQ___S                                                      0
#define VICINTMASTEREN                                                 (0xAC000068)
#define   VICINTMASTEREN__FIQ_ENABLE___M                                  0x00000002
#define   VICINTMASTEREN__FIQ_ENABLE___S                                               1
#define   VICINTMASTEREN__FIQ_ENABLE__DISABLE                                        0x0
#define   VICINTMASTEREN__FIQ_ENABLE__ENABLE                                         0x1
#define   VICINTMASTEREN__IRQ_ENABLE___M                                  0x00000001
#define   VICINTMASTEREN__IRQ_ENABLE___S                                               0
#define   VICINTMASTEREN__IRQ_ENABLE__DISABLE                                        0x0
#define   VICINTMASTEREN__IRQ_ENABLE__ENABLE                                         0x1
#define   VICINTMASTEREN___M                                              0x00000003
#define   VICINTMASTEREN___S                                                           0
#define VICCONFIG                                                      (0xAC00006C)
#define   VICCONFIG__FIQ_PRIORITY___M                                     0x00000004
#define   VICCONFIG__FIQ_PRIORITY___S                                                  2
#define   VICCONFIG__FIQ_PRIORITY__DISABLE                                           0x0
#define   VICCONFIG__FIQ_PRIORITY__ENABLE                                            0x1
#define   VICCONFIG__VICPORT_EN_FIQ___M                                   0x00000002
#define   VICCONFIG__VICPORT_EN_FIQ___S                                                1
#define   VICCONFIG__VICPORT_EN_FIQ__DISABLE                                         0x0
#define   VICCONFIG__VICPORT_EN_FIQ__ENABLE                                          0x1
#define   VICCONFIG__VICPORT_EN___M                                       0x00000001
#define   VICCONFIG__VICPORT_EN___S                                                    0
#define   VICCONFIG__VICPORT_EN__DISABLE                                             0x0
#define   VICCONFIG__VICPORT_EN__ENABLE                                              0x1
#define   VICCONFIG___M                                                   0x00000007
#define   VICCONFIG___S                                                                0
#define VICSECURITY_0                                                  (0xAC000070)
#define   VICSECURITY_0__NSEC___M                                         0xFFFFFFFF
#define   VICSECURITY_0__NSEC___S                                                      0
#define   VICSECURITY_0__NSEC__NSEC                                                  0x1
#define   VICSECURITY_0__NSEC__SEC                                                   0x0
#define   VICSECURITY_0___M                                               0xFFFFFFFF
#define   VICSECURITY_0___S                                                            0
#define VICSECURITY_1                                                  (0xAC000074)
#define   VICSECURITY_1__NSEC___M                                         0xFFFFFFFF
#define   VICSECURITY_1__NSEC___S                                                      0
#define   VICSECURITY_1__NSEC__NSEC                                                  0x1
#define   VICSECURITY_1__NSEC__SEC                                                   0x0
#define   VICSECURITY_1___M                                               0xFFFFFFFF
#define   VICSECURITY_1___S                                                            0
#define VICIRQ_STATUS_0                                                (0xAC000080)
#define   VICIRQ_STATUS_0__DATA___M                                       0xFFFFFFFF
#define   VICIRQ_STATUS_0__DATA___S                                                    0
#define   VICIRQ_STATUS_0___M                                             0xFFFFFFFF
#define   VICIRQ_STATUS_0___S                                                          0
#define VICFIQ_STATUS_0                                                (0xAC000090)
#define   VICFIQ_STATUS_0__TCHSCRN2___M                                   0x80000000
#define   VICFIQ_STATUS_0__TCHSCRN2___S                                               31
#define   VICFIQ_STATUS_0__TCHSCRN1___M                                   0x40000000
#define   VICFIQ_STATUS_0__TCHSCRN1___S                                               30
#define   VICFIQ_STATUS_0__TCHSCRN_SSBI___M                               0x20000000
#define   VICFIQ_STATUS_0__TCHSCRN_SSBI___S                                           29
#define   VICFIQ_STATUS_0__KEYSENSE___M                                   0x10000000
#define   VICFIQ_STATUS_0__KEYSENSE___S                                               28
#define   VICFIQ_STATUS_0__SDC2_1___M                                     0x08000000
#define   VICFIQ_STATUS_0__SDC2_1___S                                                 27
#define   VICFIQ_STATUS_0__SDC2_0___M                                     0x04000000
#define   VICFIQ_STATUS_0__SDC2_0___S                                                 26
#define   VICFIQ_STATUS_0__SDC1_1___M                                     0x02000000
#define   VICFIQ_STATUS_0__SDC1_1___S                                                 25
#define   VICFIQ_STATUS_0__SDC1_0___M                                     0x01000000
#define   VICFIQ_STATUS_0__SDC1_0___S                                                 24
#define   VICFIQ_STATUS_0__ADSP_A9SC___M                                  0x00800000
#define   VICFIQ_STATUS_0__ADSP_A9SC___S                                              23
#define   VICFIQ_STATUS_0__ADSP_SC___M                                    0x00400000
#define   VICFIQ_STATUS_0__ADSP_SC___S                                                22
#define   VICFIQ_STATUS_0__ADM_AARM___M                                   0x00200000
#define   VICFIQ_STATUS_0__ADM_AARM___S                                               21
#define   VICFIQ_STATUS_0__GRAPHICS___M                                   0x00100000
#define   VICFIQ_STATUS_0__GRAPHICS___S                                               20
#define   VICFIQ_STATUS_0__MDP___M                                        0x00080000
#define   VICFIQ_STATUS_0__MDP___S                                                    19
#define   VICFIQ_STATUS_0__MDDI_CLIENT___M                                0x00040000
#define   VICFIQ_STATUS_0__MDDI_CLIENT___S                                            18
#define   VICFIQ_STATUS_0__MDDI_EXT___M                                   0x00020000
#define   VICFIQ_STATUS_0__MDDI_EXT___S                                               17
#define   VICFIQ_STATUS_0__MDDI_PRI___M                                   0x00010000
#define   VICFIQ_STATUS_0__MDDI_PRI___S                                               16
#define   VICFIQ_STATUS_0__USB_OTG_FS1_IRQ___M                            0x00008000
#define   VICFIQ_STATUS_0__USB_OTG_FS1_IRQ___S                                        15
#define   VICFIQ_STATUS_0__SECURE_TIMER_EXP___M                           0x00004000
#define   VICFIQ_STATUS_0__SECURE_TIMER_EXP___S                                       14
#define   VICFIQ_STATUS_0__SDC4_1___M                                     0x00002000
#define   VICFIQ_STATUS_0__SDC4_1___S                                                 13
#define   VICFIQ_STATUS_0__SDC4_0___M                                     0x00001000
#define   VICFIQ_STATUS_0__SDC4_0___S                                                 12
#define   VICFIQ_STATUS_0__SDC3_1___M                                     0x00000800
#define   VICFIQ_STATUS_0__SDC3_1___S                                                 11
#define   VICFIQ_STATUS_0__SDC3_0___M                                     0x00000400
#define   VICFIQ_STATUS_0__SDC3_0___S                                                 10
#define   VICFIQ_STATUS_0__SPSS_SIRC_IRQ0___M                             0x00000200
#define   VICFIQ_STATUS_0__SPSS_SIRC_IRQ0___S                                          9
#define   VICFIQ_STATUS_0__DEBUG_TIMER_EXP___M                            0x00000100
#define   VICFIQ_STATUS_0__DEBUG_TIMER_EXP___S                                         8
#define   VICFIQ_STATUS_0__GP_TIMER_EXP___M                               0x00000080
#define   VICFIQ_STATUS_0__GP_TIMER_EXP___S                                            7
#define   VICFIQ_STATUS_0__A9_M2A_6___M                                   0x00000040
#define   VICFIQ_STATUS_0__A9_M2A_6___S                                                6
#define   VICFIQ_STATUS_0__A9_M2A_5___M                                   0x00000020
#define   VICFIQ_STATUS_0__A9_M2A_5___S                                                5
#define   VICFIQ_STATUS_0__A9_M2A_4___M                                   0x00000010
#define   VICFIQ_STATUS_0__A9_M2A_4___S                                                4
#define   VICFIQ_STATUS_0__A9_M2A_3___M                                   0x00000008
#define   VICFIQ_STATUS_0__A9_M2A_3___S                                                3
#define   VICFIQ_STATUS_0__A9_M2A_2___M                                   0x00000004
#define   VICFIQ_STATUS_0__A9_M2A_2___S                                                2
#define   VICFIQ_STATUS_0__A9_M2A_1___M                                   0x00000002
#define   VICFIQ_STATUS_0__A9_M2A_1___S                                                1
#define   VICFIQ_STATUS_0__A9_M2A_0___M                                   0x00000001
#define   VICFIQ_STATUS_0__A9_M2A_0___S                                                0
#define   VICFIQ_STATUS_0___M                                             0xFFFFFFFF
#define   VICFIQ_STATUS_0___S                                                          0
#define VICIRQ_STATUS_1                                                (0xAC000084)
#define   VICIRQ_STATUS_1__STATUS___M                                     0xFFFFFFFF
#define   VICIRQ_STATUS_1__STATUS___S                                                  0
#define   VICIRQ_STATUS_1___M                                             0xFFFFFFFF
#define   VICIRQ_STATUS_1___S                                                          0
#define VICFIQ_STATUS_1                                                (0xAC000094)
#define   VICFIQ_STATUS_1__SPSS_SIRC_IRQ1___M                             0x80000000
#define   VICFIQ_STATUS_1__SPSS_SIRC_IRQ1___S                                         31
#define   VICFIQ_STATUS_1__AD6M_IDLE___M                                  0x40000000
#define   VICFIQ_STATUS_1__AD6M_IDLE___S                                              30
#define   VICFIQ_STATUS_1__CE_IRQ___M                                     0x20000000
#define   VICFIQ_STATUS_1__CE_IRQ___S                                                 29
#define   VICFIQ_STATUS_1__AUDIO_OUT1_IRQ___M                             0x10000000
#define   VICFIQ_STATUS_1__AUDIO_OUT1_IRQ___S                                         28
#define   VICFIQ_STATUS_1__AUDIO_OUT0_IRQ___M                             0x08000000
#define   VICFIQ_STATUS_1__AUDIO_OUT0_IRQ___S                                         27
#define   VICFIQ_STATUS_1__USB_HS_IRQ___M                                 0x04000000
#define   VICFIQ_STATUS_1__USB_HS_IRQ___S                                             26
#define   VICFIQ_STATUS_1__VFE_IRQ___M                                    0x02000000
#define   VICFIQ_STATUS_1__VFE_IRQ___S                                                25
#define   VICFIQ_STATUS_1__AVS_SVIC_IRQ_SW_DONE___M                       0x01000000
#define   VICFIQ_STATUS_1__AVS_SVIC_IRQ_SW_DONE___S                                   24
#define   VICFIQ_STATUS_1__VDEC_IRQ___M                                   0x00800000
#define   VICFIQ_STATUS_1__VDEC_IRQ___S                                               23
#define   VICFIQ_STATUS_1__VENC_IRQ___M                                   0x00400000
#define   VICFIQ_STATUS_1__VENC_IRQ___S                                               22
#define   VICFIQ_STATUS_1__UART2DM_RX___M                                 0x00200000
#define   VICFIQ_STATUS_1__UART2DM_RX___S                                             21
#define   VICFIQ_STATUS_1__UART2DM_IRQ___M                                0x00100000
#define   VICFIQ_STATUS_1__UART2DM_IRQ___S                                            20
#define   VICFIQ_STATUS_1__SCPLL_CTL_DONE_IRQ___M                         0x00080000
#define   VICFIQ_STATUS_1__SCPLL_CTL_DONE_IRQ___S                                     19
#define   VICFIQ_STATUS_1__SC_DBG_COMM_TX_EMPTY___M                       0x00040000
#define   VICFIQ_STATUS_1__SC_DBG_COMM_TX_EMPTY___S                                   18
#define   VICFIQ_STATUS_1__SC_DBG_COMM_RX_FULL___M                        0x00020000
#define   VICFIQ_STATUS_1__SC_DBG_COMM_RX_FULL___S                                    17
#define   VICFIQ_STATUS_1__SC_L2CPU_IRQ___M                               0x00010000
#define   VICFIQ_STATUS_1__SC_L2CPU_IRQ___S                                           16
#define   VICFIQ_STATUS_1__SL2S_SLAVE_IRQ___M                             0x00008000
#define   VICFIQ_STATUS_1__SL2S_SLAVE_IRQ___S                                         15
#define   VICFIQ_STATUS_1__SDMA_SECURE_IRQ___M                            0x00004000
#define   VICFIQ_STATUS_1__SDMA_SECURE_IRQ___S                                        14
#define   VICFIQ_STATUS_1__UART1DM_RX___M                                 0x00002000
#define   VICFIQ_STATUS_1__UART1DM_RX___S                                             13
#define   VICFIQ_STATUS_1__UART1DM_IRQ___M                                0x00001000
#define   VICFIQ_STATUS_1__UART1DM_IRQ___S                                            12
#define   VICFIQ_STATUS_1__TSIF_IRQ___M                                   0x00000800
#define   VICFIQ_STATUS_1__TSIF_IRQ___S                                               11
#define   VICFIQ_STATUS_1__SDMA_NON_SECURE_IRQ___M                        0x00000400
#define   VICFIQ_STATUS_1__SDMA_NON_SECURE_IRQ___S                                    10
#define   VICFIQ_STATUS_1__SC_PERF_MON___M                                0x00000200
#define   VICFIQ_STATUS_1__SC_PERF_MON___S                                             9
#define   VICFIQ_STATUS_1__SPARE_VIC_IRQ___M                              0x00000100
#define   VICFIQ_STATUS_1__SPARE_VIC_IRQ___S                                           8
#define   VICFIQ_STATUS_1__OP_PEN_IRQ___M                                 0x00000080
#define   VICFIQ_STATUS_1__OP_PEN_IRQ___S                                              7
#define   VICFIQ_STATUS_1__TCSR_MPRPH_SC_FIQ___M                          0x00000040
#define   VICFIQ_STATUS_1__TCSR_MPRPH_SC_FIQ___S                                       6
#define   VICFIQ_STATUS_1__NAND_OP_DONE___M                               0x00000020
#define   VICFIQ_STATUS_1__NAND_OP_DONE___S                                            5
#define   VICFIQ_STATUS_1__NAND_WR_ER_DONE___M                            0x00000010
#define   VICFIQ_STATUS_1__NAND_WR_ER_DONE___S                                         4
#define   VICFIQ_STATUS_1__SOFTRESET___M                                  0x00000008
#define   VICFIQ_STATUS_1__SOFTRESET___S                                               3
#define   VICFIQ_STATUS_1__PWB_I2C___M                                    0x00000004
#define   VICFIQ_STATUS_1__PWB_I2C___S                                                 2
#define   VICFIQ_STATUS_1__USB_OTG_FS2_IRQ___M                            0x00000002
#define   VICFIQ_STATUS_1__USB_OTG_FS2_IRQ___S                                         1
#define   VICFIQ_STATUS_1__TCSR_MPRPH_SC_IRQ___M                          0x00000001
#define   VICFIQ_STATUS_1__TCSR_MPRPH_SC_IRQ___S                                       0
#define   VICFIQ_STATUS_1___M                                             0xFFFFFFFF
#define   VICFIQ_STATUS_1___S                                                          0
#define VICRAW_STATUS_0                                                (0xAC0000A0)
#define   VICRAW_STATUS_0__STATUS___M                                     0xFFFFFFFF
#define   VICRAW_STATUS_0__STATUS___S                                                  0
#define   VICRAW_STATUS_0___M                                             0xFFFFFFFF
#define   VICRAW_STATUS_0___S                                                          0
#define VICRAW_STATUS_1                                                (0xAC0000A4)
#define   VICRAW_STATUS_1__STATUS___M                                     0xFFFFFFFF
#define   VICRAW_STATUS_1__STATUS___S                                                  0
#define   VICRAW_STATUS_1___M                                             0xFFFFFFFF
#define   VICRAW_STATUS_1___S                                                          0
#define VICINTCLEAR_0                                                  (0xAC0000B0)
#define   VICINTCLEAR_0__CLEAR___M                                        0xFFFFFFFF
#define   VICINTCLEAR_0__CLEAR___S                                                     0
#define   VICINTCLEAR_0__CLEAR__DO_NOTHING                                           0x0
#define   VICINTCLEAR_0__CLEAR__CLEAR                                                0x1
#define   VICINTCLEAR_0___M                                               0xFFFFFFFF
#define   VICINTCLEAR_0___S                                                            0
#define VICINTCLEAR_1                                                  (0xAC0000B4)
#define   VICINTCLEAR_1__CLEAR___M                                        0xFFFFFFFF
#define   VICINTCLEAR_1__CLEAR___S                                                     0
#define   VICINTCLEAR_1__CLEAR__DO_NOTHING                                           0x0
#define   VICINTCLEAR_1__CLEAR__CLEAR                                                0x1
#define   VICINTCLEAR_1___M                                               0xFFFFFFFF
#define   VICINTCLEAR_1___S                                                            0
#define VICSOFTINT_0                                                   (0xAC0000C0)
#define   VICSOFTINT_0__SW_INT___M                                        0xFFFFFFFF
#define   VICSOFTINT_0__SW_INT___S                                                     0
#define   VICSOFTINT_0___M                                                0xFFFFFFFF
#define   VICSOFTINT_0___S                                                             0
#define VICSOFTINT_1                                                   (0xAC0000C4)
#define   VICSOFTINT_1__STATUS___M                                        0xFFFFFFFF
#define   VICSOFTINT_1__STATUS___S                                                     0
#define   VICSOFTINT_1___M                                                0xFFFFFFFF
#define   VICSOFTINT_1___S                                                             0
#define VICIRQ_VEC_RD                                                  (0xAC0000D0)
#define   VICIRQ_VEC_RD__INDEX___M                                        0xFFFFFFFF
#define   VICIRQ_VEC_RD__INDEX___S                                                     0
#define   VICIRQ_VEC_RD___M                                               0xFFFFFFFF
#define   VICIRQ_VEC_RD___S                                                            0
#define VICIRQ_VEC_PEND_RD                                             (0xAC0000D4)
#define   VICIRQ_VEC_PEND_RD__HANDLE___M                                  0xFFFFFFFF
#define   VICIRQ_VEC_PEND_RD__HANDLE___S                                               0
#define   VICIRQ_VEC_PEND_RD___M                                          0xFFFFFFFF
#define   VICIRQ_VEC_PEND_RD___S                                                       0
#define VICIRQ_VEC_WR                                                  (0xAC0000D8)
#define   VICIRQ_VEC_WR___M                                               0x00000001
#define   VICIRQ_VEC_WR___S                                                            0
#define VICFIQ_VEC_RD                                                  (0xAC0000DC)
#define   VICFIQ_VEC_RD__INDEX___M                                        0xFFFFFFFF
#define   VICFIQ_VEC_RD__INDEX___S                                                     0
#define   VICFIQ_VEC_RD___M                                               0xFFFFFFFF
#define   VICFIQ_VEC_RD___S                                                            0
#define VICFIQ_VEC_PEND_RD                                             (0xAC0000E0)
#define   VICFIQ_VEC_PEND_RD__HANDLE___M                                  0xFFFFFFFF
#define   VICFIQ_VEC_PEND_RD__HANDLE___S                                               0
#define   VICFIQ_VEC_PEND_RD___M                                          0xFFFFFFFF
#define   VICFIQ_VEC_PEND_RD___S                                                       0
#define VICFIQ_VEC_WR                                                  (0xAC0000E4)
#define   VICFIQ_VEC_WR___M                                               0x00000001
#define   VICFIQ_VEC_WR___S                                                            0
#define VICIRQ_IN_SERVICE                                              (0xAC0000E8)
#define   VICIRQ_IN_SERVICE__RESERVED_BITS31_8___M                        0xFFFFFF00
#define   VICIRQ_IN_SERVICE__RESERVED_BITS31_8___S                                     8
#define   VICIRQ_IN_SERVICE__LEVEL7___M                                   0x00000080
#define   VICIRQ_IN_SERVICE__LEVEL7___S                                                7
#define   VICIRQ_IN_SERVICE__LEVEL7__IN_SERVICE                                      0x1
#define   VICIRQ_IN_SERVICE__LEVEL7__NOT_IN_SERVICE                                  0x0
#define   VICIRQ_IN_SERVICE__LEVEL6___M                                   0x00000040
#define   VICIRQ_IN_SERVICE__LEVEL6___S                                                6
#define   VICIRQ_IN_SERVICE__LEVEL6__IN_SERVICE                                      0x1
#define   VICIRQ_IN_SERVICE__LEVEL6__NOT_IN_SERVICE                                  0x0
#define   VICIRQ_IN_SERVICE__LEVEL5___M                                   0x00000020
#define   VICIRQ_IN_SERVICE__LEVEL5___S                                                5
#define   VICIRQ_IN_SERVICE__LEVEL5__IN_SERVICE                                      0x1
#define   VICIRQ_IN_SERVICE__LEVEL5__NOT_IN_SERVICE                                  0x0
#define   VICIRQ_IN_SERVICE__LEVEL4___M                                   0x00000010
#define   VICIRQ_IN_SERVICE__LEVEL4___S                                                4
#define   VICIRQ_IN_SERVICE__LEVEL4__IN_SERVICE                                      0x1
#define   VICIRQ_IN_SERVICE__LEVEL4__NOT_IN_SERVICE                                  0x0
#define   VICIRQ_IN_SERVICE__LEVEL3___M                                   0x00000008
#define   VICIRQ_IN_SERVICE__LEVEL3___S                                                3
#define   VICIRQ_IN_SERVICE__LEVEL3__IN_SERVICE                                      0x1
#define   VICIRQ_IN_SERVICE__LEVEL3__NOT_IN_SERVICE                                  0x0
#define   VICIRQ_IN_SERVICE__LEVEL2___M                                   0x00000004
#define   VICIRQ_IN_SERVICE__LEVEL2___S                                                2
#define   VICIRQ_IN_SERVICE__LEVEL2__IN_SERVICE                                      0x1
#define   VICIRQ_IN_SERVICE__LEVEL2__NOT_IN_SERVICE                                  0x0
#define   VICIRQ_IN_SERVICE__LEVEL1___M                                   0x00000002
#define   VICIRQ_IN_SERVICE__LEVEL1___S                                                1
#define   VICIRQ_IN_SERVICE__LEVEL1__IN_SERVICE                                      0x1
#define   VICIRQ_IN_SERVICE__LEVEL1__NOT_IN_SERVICE                                  0x0
#define   VICIRQ_IN_SERVICE__LEVEL0___M                                   0x00000001
#define   VICIRQ_IN_SERVICE__LEVEL0___S                                                0
#define   VICIRQ_IN_SERVICE__LEVEL0__IN_SERVICE                                      0x1
#define   VICIRQ_IN_SERVICE__LEVEL0__NOT_IN_SERVICE                                  0x0
#define   VICIRQ_IN_SERVICE___M                                           0xFFFFFFFF
#define   VICIRQ_IN_SERVICE___S                                                        0
#define VICIRQ_IN_STACK                                                (0xAC0000EC)
#define   VICIRQ_IN_STACK__RESERVED_BITS31_8___M                          0xFFFFFF00
#define   VICIRQ_IN_STACK__RESERVED_BITS31_8___S                                       8
#define   VICIRQ_IN_STACK__LEVEL6___M                                     0x00000080
#define   VICIRQ_IN_STACK__LEVEL6___S                                                  7
#define   VICIRQ_IN_STACK__LEVEL6__NESTED                                            0x1
#define   VICIRQ_IN_STACK__LEVEL6__NOT_NESTED                                        0x0
#define   VICIRQ_IN_STACK__LEVEL5___M                                     0x00000040
#define   VICIRQ_IN_STACK__LEVEL5___S                                                  6
#define   VICIRQ_IN_STACK__LEVEL5__NESTED                                            0x1
#define   VICIRQ_IN_STACK__LEVEL5__NOT_NESTED                                        0x0
#define   VICIRQ_IN_STACK__LEVEL4___M                                     0x00000020
#define   VICIRQ_IN_STACK__LEVEL4___S                                                  5
#define   VICIRQ_IN_STACK__LEVEL4__NESTED                                            0x1
#define   VICIRQ_IN_STACK__LEVEL4__NOT_NESTED                                        0x0
#define   VICIRQ_IN_STACK__LEVEL3___M                                     0x00000010
#define   VICIRQ_IN_STACK__LEVEL3___S                                                  4
#define   VICIRQ_IN_STACK__LEVEL3__NESTED                                            0x1
#define   VICIRQ_IN_STACK__LEVEL3__NOT_NESTED                                        0x0
#define   VICIRQ_IN_STACK__LEVEL2___M                                     0x00000008
#define   VICIRQ_IN_STACK__LEVEL2___S                                                  3
#define   VICIRQ_IN_STACK__LEVEL2__NESTED                                            0x1
#define   VICIRQ_IN_STACK__LEVEL2__NOT_NESTED                                        0x0
#define   VICIRQ_IN_STACK__LEVEL1___M                                     0x00000004
#define   VICIRQ_IN_STACK__LEVEL1___S                                                  2
#define   VICIRQ_IN_STACK__LEVEL1__NESTED                                            0x1
#define   VICIRQ_IN_STACK__LEVEL1__NOT_NESTED                                        0x0
#define   VICIRQ_IN_STACK__LEVEL0___M                                     0x00000002
#define   VICIRQ_IN_STACK__LEVEL0___S                                                  1
#define   VICIRQ_IN_STACK__LEVEL0__NESTED                                            0x1
#define   VICIRQ_IN_STACK__LEVEL0__NOT_NESTED                                        0x0
#define   VICIRQ_IN_STACK__MAIN___M                                       0x00000001
#define   VICIRQ_IN_STACK__MAIN___S                                                    0
#define   VICIRQ_IN_STACK__MAIN__NESTED                                              0x1
#define   VICIRQ_IN_STACK__MAIN__NOT_NESTED                                          0x0
#define   VICIRQ_IN_STACK___M                                             0xFFFFFFFF
#define   VICIRQ_IN_STACK___S                                                          0
#define VICFIQ_IN_SERVICE                                              (0xAC0000F0)
#define   VICFIQ_IN_SERVICE__RESERVED_BITS31_8___M                        0xFFFFFF00
#define   VICFIQ_IN_SERVICE__RESERVED_BITS31_8___S                                     8
#define   VICFIQ_IN_SERVICE__LEVEL7___M                                   0x00000080
#define   VICFIQ_IN_SERVICE__LEVEL7___S                                                7
#define   VICFIQ_IN_SERVICE__LEVEL7__IN_SERVICE                                      0x1
#define   VICFIQ_IN_SERVICE__LEVEL7__NOT_IN_SERVICE                                  0x0
#define   VICFIQ_IN_SERVICE__LEVEL6___M                                   0x00000040
#define   VICFIQ_IN_SERVICE__LEVEL6___S                                                6
#define   VICFIQ_IN_SERVICE__LEVEL6__IN_SERVICE                                      0x1
#define   VICFIQ_IN_SERVICE__LEVEL6__NOT_IN_SERVICE                                  0x0
#define   VICFIQ_IN_SERVICE__LEVEL5___M                                   0x00000020
#define   VICFIQ_IN_SERVICE__LEVEL5___S                                                5
#define   VICFIQ_IN_SERVICE__LEVEL5__IN_SERVICE                                      0x1
#define   VICFIQ_IN_SERVICE__LEVEL5__NOT_IN_SERVICE                                  0x0
#define   VICFIQ_IN_SERVICE__LEVEL4___M                                   0x00000010
#define   VICFIQ_IN_SERVICE__LEVEL4___S                                                4
#define   VICFIQ_IN_SERVICE__LEVEL4__IN_SERVICE                                      0x1
#define   VICFIQ_IN_SERVICE__LEVEL4__NOT_IN_SERVICE                                  0x0
#define   VICFIQ_IN_SERVICE__LEVEL3___M                                   0x00000008
#define   VICFIQ_IN_SERVICE__LEVEL3___S                                                3
#define   VICFIQ_IN_SERVICE__LEVEL3__IN_SERVICE                                      0x1
#define   VICFIQ_IN_SERVICE__LEVEL3__NOT_IN_SERVICE                                  0x0
#define   VICFIQ_IN_SERVICE__LEVEL2___M                                   0x00000004
#define   VICFIQ_IN_SERVICE__LEVEL2___S                                                2
#define   VICFIQ_IN_SERVICE__LEVEL2__IN_SERVICE                                      0x1
#define   VICFIQ_IN_SERVICE__LEVEL2__NOT_IN_SERVICE                                  0x0
#define   VICFIQ_IN_SERVICE__LEVEL1___M                                   0x00000002
#define   VICFIQ_IN_SERVICE__LEVEL1___S                                                1
#define   VICFIQ_IN_SERVICE__LEVEL1__IN_SERVICE                                      0x1
#define   VICFIQ_IN_SERVICE__LEVEL1__NOT_IN_SERVICE                                  0x0
#define   VICFIQ_IN_SERVICE__LEVEL0___M                                   0x00000001
#define   VICFIQ_IN_SERVICE__LEVEL0___S                                                0
#define   VICFIQ_IN_SERVICE__LEVEL0__IN_SERVICE                                      0x1
#define   VICFIQ_IN_SERVICE__LEVEL0__NOT_IN_SERVICE                                  0x0
#define   VICFIQ_IN_SERVICE___M                                           0xFFFFFFFF
#define   VICFIQ_IN_SERVICE___S                                                        0
#define VICFIQ_IN_STACK                                                (0xAC0000F4)
#define   VICFIQ_IN_STACK__RESERVED_BITS31_8___M                          0xFFFFFF00
#define   VICFIQ_IN_STACK__RESERVED_BITS31_8___S                                       8
#define   VICFIQ_IN_STACK__LEVEL6___M                                     0x00000080
#define   VICFIQ_IN_STACK__LEVEL6___S                                                  7
#define   VICFIQ_IN_STACK__LEVEL6__NESTED                                            0x1
#define   VICFIQ_IN_STACK__LEVEL6__NOT_NESTED                                        0x0
#define   VICFIQ_IN_STACK__LEVEL5___M                                     0x00000040
#define   VICFIQ_IN_STACK__LEVEL5___S                                                  6
#define   VICFIQ_IN_STACK__LEVEL5__NESTED                                            0x1
#define   VICFIQ_IN_STACK__LEVEL5__NOT_NESTED                                        0x0
#define   VICFIQ_IN_STACK__LEVEL4___M                                     0x00000020
#define   VICFIQ_IN_STACK__LEVEL4___S                                                  5
#define   VICFIQ_IN_STACK__LEVEL4__NESTED                                            0x1
#define   VICFIQ_IN_STACK__LEVEL4__NOT_NESTED                                        0x0
#define   VICFIQ_IN_STACK__LEVEL3___M                                     0x00000010
#define   VICFIQ_IN_STACK__LEVEL3___S                                                  4
#define   VICFIQ_IN_STACK__LEVEL3__NESTED                                            0x1
#define   VICFIQ_IN_STACK__LEVEL3__NOT_NESTED                                        0x0
#define   VICFIQ_IN_STACK__LEVEL2___M                                     0x00000008
#define   VICFIQ_IN_STACK__LEVEL2___S                                                  3
#define   VICFIQ_IN_STACK__LEVEL2__NESTED                                            0x1
#define   VICFIQ_IN_STACK__LEVEL2__NOT_NESTED                                        0x0
#define   VICFIQ_IN_STACK__LEVEL1___M                                     0x00000004
#define   VICFIQ_IN_STACK__LEVEL1___S                                                  2
#define   VICFIQ_IN_STACK__LEVEL1__NESTED                                            0x1
#define   VICFIQ_IN_STACK__LEVEL1__NOT_NESTED                                        0x0
#define   VICFIQ_IN_STACK__LEVEL0___M                                     0x00000002
#define   VICFIQ_IN_STACK__LEVEL0___S                                                  1
#define   VICFIQ_IN_STACK__LEVEL0__NESTED                                            0x1
#define   VICFIQ_IN_STACK__LEVEL0__NOT_NESTED                                        0x0
#define   VICFIQ_IN_STACK__MAIN___M                                       0x00000001
#define   VICFIQ_IN_STACK__MAIN___S                                                    0
#define   VICFIQ_IN_STACK__MAIN__NESTED                                              0x1
#define   VICFIQ_IN_STACK__MAIN__NOT_NESTED                                          0x0
#define   VICFIQ_IN_STACK___M                                             0xFFFFFFFF
#define   VICFIQ_IN_STACK___S                                                          0
#define VIC_TEST_BUS_SEL                                               (0xAC0000F8)
#define   VIC_TEST_BUS_SEL__SEL___M                                       0x00000003
#define   VIC_TEST_BUS_SEL__SEL___S                                                    0
#define   VIC_TEST_BUS_SEL__SEL__NONE                                                0x0
#define   VIC_TEST_BUS_SEL__SEL__LOW                                                 0x1
#define   VIC_TEST_BUS_SEL__SEL__MID                                                 0x2
#define   VIC_TEST_BUS_SEL__SEL__HIGH                                                0x3
#define   VIC_TEST_BUS_SEL___M                                            0x00000003
#define   VIC_TEST_BUS_SEL___S                                                         0
#define VICIRQ_CTLR_CONFIG                                             (0xAC0000FC)
#define   VICIRQ_CTLR_CONFIG__RESERVED_BITS___M                           0xFFFFFFFC
#define   VICIRQ_CTLR_CONFIG__RESERVED_BITS___S                                        2
#define   VICIRQ_CTLR_CONFIG__NO_NESTING_MODE_FIQ___M                     0x00000002
#define   VICIRQ_CTLR_CONFIG__NO_NESTING_MODE_FIQ___S                                  1
#define   VICIRQ_CTLR_CONFIG__NO_NESTING_MODE___M                         0x00000001
#define   VICIRQ_CTLR_CONFIG__NO_NESTING_MODE___S                                      0
#define   VICIRQ_CTLR_CONFIG__NO_NESTING_MODE__ENABLE                                0x1
#define   VICIRQ_CTLR_CONFIG__NO_NESTING_MODE__DISABLED                              0x0
#define   VICIRQ_CTLR_CONFIG___M                                          0xFFFFFFFF
#define   VICIRQ_CTLR_CONFIG___S                                                       0
#define VICVECTPRIORITYn(n)                                            (0xAC0002004*n)
#define   VICVECTPRIORITYn_nMIN                           0
#define   VICVECTPRIORITYn_nMAX                             63
#define   VICVECTPRIORITYn_ELEM                           64
#define   VICVECTPRIORITYn__PRIORITY___M                                  0x00000007
#define   VICVECTPRIORITYn__PRIORITY___S                                               0
#define   VICVECTPRIORITYn___M                                            0x00000007
#define   VICVECTPRIORITYn___S                                                         0
#define VICVECTPRIORITY0                                               (0xAC000200)
#define   VICVECTPRIORITY0__PRIORITY___M                                  0x00000007
#define   VICVECTPRIORITY0__PRIORITY___S                                               0
#define VICVECTPRIORITY1                                               (0xAC000204)
#define   VICVECTPRIORITY1__PRIORITY___M                                  0x00000007
#define   VICVECTPRIORITY1__PRIORITY___S                                               0
#define VICVECTPRIORITY2                                               (0xAC000208)
#define   VICVECTPRIORITY2__PRIORITY___M                                  0x00000007
#define   VICVECTPRIORITY2__PRIORITY___S                                               0
#define VICVECTPRIORITY3                                               (0xAC00020C)
#define   VICVECTPRIORITY3__PRIORITY___M                                  0x00000007
#define   VICVECTPRIORITY3__PRIORITY___S                                               0
#define VICVECTPRIORITY4                                               (0xAC000210)
#define   VICVECTPRIORITY4__PRIORITY___M                                  0x00000007
#define   VICVECTPRIORITY4__PRIORITY___S                                               0
#define VICVECTPRIORITY5                                               (0xAC000214)
#define   VICVECTPRIORITY5__PRIORITY___M                                  0x00000007
#define   VICVECTPRIORITY5__PRIORITY___S                                               0
#define VICVECTPRIORITY6                                               (0xAC000218)
#define   VICVECTPRIORITY6__PRIORITY___M                                  0x00000007
#define   VICVECTPRIORITY6__PRIORITY___S                                               0
#define VICVECTPRIORITY7                                               (0xAC00021C)
#define   VICVECTPRIORITY7__PRIORITY___M                                  0x00000007
#define   VICVECTPRIORITY7__PRIORITY___S                                               0
#define VICVECTPRIORITY8                                               (0xAC000220)
#define   VICVECTPRIORITY8__PRIORITY___M                                  0x00000007
#define   VICVECTPRIORITY8__PRIORITY___S                                               0
#define VICVECTPRIORITY9                                               (0xAC000224)
#define   VICVECTPRIORITY9__PRIORITY___M                                  0x00000007
#define   VICVECTPRIORITY9__PRIORITY___S                                               0
#define VICVECTPRIORITY10                                              (0xAC000228)
#define   VICVECTPRIORITY10__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY10__PRIORITY___S                                              0
#define VICVECTPRIORITY11                                              (0xAC00022C)
#define   VICVECTPRIORITY11__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY11__PRIORITY___S                                              0
#define VICVECTPRIORITY12                                              (0xAC000230)
#define   VICVECTPRIORITY12__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY12__PRIORITY___S                                              0
#define VICVECTPRIORITY13                                              (0xAC000234)
#define   VICVECTPRIORITY13__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY13__PRIORITY___S                                              0
#define VICVECTPRIORITY14                                              (0xAC000238)
#define   VICVECTPRIORITY14__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY14__PRIORITY___S                                              0
#define VICVECTPRIORITY15                                              (0xAC00023C)
#define   VICVECTPRIORITY15__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY15__PRIORITY___S                                              0
#define VICVECTPRIORITY16                                              (0xAC000240)
#define   VICVECTPRIORITY16__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY16__PRIORITY___S                                              0
#define VICVECTPRIORITY17                                              (0xAC000244)
#define   VICVECTPRIORITY17__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY17__PRIORITY___S                                              0
#define VICVECTPRIORITY18                                              (0xAC000248)
#define   VICVECTPRIORITY18__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY18__PRIORITY___S                                              0
#define VICVECTPRIORITY19                                              (0xAC00024C)
#define   VICVECTPRIORITY19__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY19__PRIORITY___S                                              0
#define VICVECTPRIORITY20                                              (0xAC000250)
#define   VICVECTPRIORITY20__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY20__PRIORITY___S                                              0
#define VICVECTPRIORITY21                                              (0xAC000254)
#define   VICVECTPRIORITY21__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY21__PRIORITY___S                                              0
#define VICVECTPRIORITY22                                              (0xAC000258)
#define   VICVECTPRIORITY22__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY22__PRIORITY___S                                              0
#define VICVECTPRIORITY23                                              (0xAC00025C)
#define   VICVECTPRIORITY23__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY23__PRIORITY___S                                              0
#define VICVECTPRIORITY24                                              (0xAC000260)
#define   VICVECTPRIORITY24__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY24__PRIORITY___S                                              0
#define VICVECTPRIORITY25                                              (0xAC000264)
#define   VICVECTPRIORITY25__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY25__PRIORITY___S                                              0
#define VICVECTPRIORITY26                                              (0xAC000268)
#define   VICVECTPRIORITY26__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY26__PRIORITY___S                                              0
#define VICVECTPRIORITY27                                              (0xAC00026C)
#define   VICVECTPRIORITY27__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY27__PRIORITY___S                                              0
#define VICVECTPRIORITY28                                              (0xAC000270)
#define   VICVECTPRIORITY28__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY28__PRIORITY___S                                              0
#define VICVECTPRIORITY29                                              (0xAC000274)
#define   VICVECTPRIORITY29__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY29__PRIORITY___S                                              0
#define VICVECTPRIORITY30                                              (0xAC000278)
#define   VICVECTPRIORITY30__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY30__PRIORITY___S                                              0
#define VICVECTPRIORITY31                                              (0xAC00027C)
#define   VICVECTPRIORITY31__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY31__PRIORITY___S                                              0
#define VICVECTPRIORITY32                                              (0xAC000280)
#define   VICVECTPRIORITY32__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY32__PRIORITY___S                                              0
#define VICVECTPRIORITY33                                              (0xAC000284)
#define   VICVECTPRIORITY33__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY33__PRIORITY___S                                              0
#define VICVECTPRIORITY34                                              (0xAC000288)
#define   VICVECTPRIORITY34__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY34__PRIORITY___S                                              0
#define VICVECTPRIORITY35                                              (0xAC00028C)
#define   VICVECTPRIORITY35__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY35__PRIORITY___S                                              0
#define VICVECTPRIORITY36                                              (0xAC000290)
#define   VICVECTPRIORITY36__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY36__PRIORITY___S                                              0
#define VICVECTPRIORITY37                                              (0xAC000294)
#define   VICVECTPRIORITY37__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY37__PRIORITY___S                                              0
#define VICVECTPRIORITY38                                              (0xAC000298)
#define   VICVECTPRIORITY38__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY38__PRIORITY___S                                              0
#define VICVECTPRIORITY39                                              (0xAC00029C)
#define   VICVECTPRIORITY39__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY39__PRIORITY___S                                              0
#define VICVECTPRIORITY40                                              (0xAC0002A0)
#define   VICVECTPRIORITY40__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY40__PRIORITY___S                                              0
#define VICVECTPRIORITY41                                              (0xAC0002A4)
#define   VICVECTPRIORITY41__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY41__PRIORITY___S                                              0
#define VICVECTPRIORITY42                                              (0xAC0002A8)
#define   VICVECTPRIORITY42__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY42__PRIORITY___S                                              0
#define VICVECTPRIORITY43                                              (0xAC0002AC)
#define   VICVECTPRIORITY43__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY43__PRIORITY___S                                              0
#define VICVECTPRIORITY44                                              (0xAC0002B0)
#define   VICVECTPRIORITY44__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY44__PRIORITY___S                                              0
#define VICVECTPRIORITY45                                              (0xAC0002B4)
#define   VICVECTPRIORITY45__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY45__PRIORITY___S                                              0
#define VICVECTPRIORITY46                                              (0xAC0002B8)
#define   VICVECTPRIORITY46__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY46__PRIORITY___S                                              0
#define VICVECTPRIORITY47                                              (0xAC0002BC)
#define   VICVECTPRIORITY47__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY47__PRIORITY___S                                              0
#define VICVECTPRIORITY48                                              (0xAC0002C0)
#define   VICVECTPRIORITY48__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY48__PRIORITY___S                                              0
#define VICVECTPRIORITY49                                              (0xAC0002C4)
#define   VICVECTPRIORITY49__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY49__PRIORITY___S                                              0
#define VICVECTPRIORITY50                                              (0xAC0002C8)
#define   VICVECTPRIORITY50__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY50__PRIORITY___S                                              0
#define VICVECTPRIORITY51                                              (0xAC0002CC)
#define   VICVECTPRIORITY51__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY51__PRIORITY___S                                              0
#define VICVECTPRIORITY52                                              (0xAC0002D0)
#define   VICVECTPRIORITY52__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY52__PRIORITY___S                                              0
#define VICVECTPRIORITY53                                              (0xAC0002D4)
#define   VICVECTPRIORITY53__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY53__PRIORITY___S                                              0
#define VICVECTPRIORITY54                                              (0xAC0002D8)
#define   VICVECTPRIORITY54__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY54__PRIORITY___S                                              0
#define VICVECTPRIORITY55                                              (0xAC0002DC)
#define   VICVECTPRIORITY55__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY55__PRIORITY___S                                              0
#define VICVECTPRIORITY56                                              (0xAC0002E0)
#define   VICVECTPRIORITY56__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY56__PRIORITY___S                                              0
#define VICVECTPRIORITY57                                              (0xAC0002E4)
#define   VICVECTPRIORITY57__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY57__PRIORITY___S                                              0
#define VICVECTPRIORITY58                                              (0xAC0002E8)
#define   VICVECTPRIORITY58__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY58__PRIORITY___S                                              0
#define VICVECTPRIORITY59                                              (0xAC0002EC)
#define   VICVECTPRIORITY59__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY59__PRIORITY___S                                              0
#define VICVECTPRIORITY60                                              (0xAC0002F0)
#define   VICVECTPRIORITY60__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY60__PRIORITY___S                                              0
#define VICVECTPRIORITY61                                              (0xAC0002F4)
#define   VICVECTPRIORITY61__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY61__PRIORITY___S                                              0
#define VICVECTPRIORITY62                                              (0xAC0002F8)
#define   VICVECTPRIORITY62__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY62__PRIORITY___S                                              0
#define VICVECTPRIORITY63                                              (0xAC0002FC)
#define   VICVECTPRIORITY63__PRIORITY___M                                 0x00000007
#define   VICVECTPRIORITY63__PRIORITY___S                                              0
#define VICVECTADDR_IRQ_BASE                                           (0xAC000400)
#define   VICVECTADDR_IRQ_BASE__ADDR___M                                  0xFFFFF000
#define   VICVECTADDR_IRQ_BASE__ADDR___S                                              12
#define   VICVECTADDR_IRQ_BASE___M                                        0xFFFFF000
#define   VICVECTADDR_IRQ_BASE___S                                                    12
#define VICVECTADDR_IRQ_SHIFT                                          (0xAC000404)
#define   VICVECTADDR_IRQ_SHIFT__VAL___M                                  0x0000000F
#define   VICVECTADDR_IRQ_SHIFT__VAL___S                                               0
#define   VICVECTADDR_IRQ_SHIFT___M                                       0x0000000F
#define   VICVECTADDR_IRQ_SHIFT___S                                                    0
#define VICVECTADDR_FIQ_BASE                                           (0xAC000408)
#define   VICVECTADDR_FIQ_BASE__ADDR___M                                  0xFFFFF000
#define   VICVECTADDR_FIQ_BASE__ADDR___S                                              12
#define   VICVECTADDR_FIQ_BASE___M                                        0xFFFFF000
#define   VICVECTADDR_FIQ_BASE___S                                                    12
#define VICVECTADDR_FIQ_SHIFT                                          (0xAC00040C)
#define   VICVECTADDR_FIQ_SHIFT__VAL___M                                  0x0000000F
#define   VICVECTADDR_FIQ_SHIFT__VAL___S                                               0
#define SPSS_SIRC_BASE               (0xAC200000)
#define   VICVECTADDR_FIQ_SHIFT___M                                       0x0000000F
#define   VICVECTADDR_FIQ_SHIFT___S                                                    0
#define SPSS_SIRC_INT_SELECT                                           (0xAC200000)
#define   SPSS_SIRC_INT_SELECT__SEL___M                                   0x07FFFFFF
#define   SPSS_SIRC_INT_SELECT__SEL___S                                                0
#define   SPSS_SIRC_INT_SELECT__SEL__IRQ0                                            0x0
#define   SPSS_SIRC_INT_SELECT__SEL__IRQ1                                            0x1
#define   SPSS_SIRC_INT_SELECT___M                                        0x07FFFFFF
#define   SPSS_SIRC_INT_SELECT___S                                                     0
#define SPSS_SIRC_INT_ENABLE                                           (0xAC200004)
#define   SPSS_SIRC_INT_ENABLE__ENABLE___M                                0x07FFFFFF
#define   SPSS_SIRC_INT_ENABLE__ENABLE___S                                             0
#define   SPSS_SIRC_INT_ENABLE__ENABLE__DISABLE                                      0x0
#define   SPSS_SIRC_INT_ENABLE__ENABLE__ENABLE                                       0x1
#define   SPSS_SIRC_INT_ENABLE___M                                        0x07FFFFFF
#define   SPSS_SIRC_INT_ENABLE___S                                                     0
#define SPSS_SIRC_INT_ENABLE_CLEAR                                     (0xAC200008)
#define   SPSS_SIRC_INT_ENABLE_CLEAR__CLEAR___M                           0x07FFFFFF
#define   SPSS_SIRC_INT_ENABLE_CLEAR__CLEAR___S                                        0
#define   SPSS_SIRC_INT_ENABLE_CLEAR__CLEAR__DO_NOTHING                              0x0
#define   SPSS_SIRC_INT_ENABLE_CLEAR__CLEAR__CLEAR                                   0x1
#define   SPSS_SIRC_INT_ENABLE_CLEAR___M                                  0x07FFFFFF
#define   SPSS_SIRC_INT_ENABLE_CLEAR___S                                               0
#define SPSS_SIRC_INT_ENABLE_SET                                       (0xAC20000C)
#define   SPSS_SIRC_INT_ENABLE_SET__SET___M                               0x07FFFFFF
#define   SPSS_SIRC_INT_ENABLE_SET__SET___S                                            0
#define   SPSS_SIRC_INT_ENABLE_SET__SET__DO_NOTHING                                  0x0
#define   SPSS_SIRC_INT_ENABLE_SET__SET__SET                                         0x1
#define   SPSS_SIRC_INT_ENABLE_SET___M                                    0x07FFFFFF
#define   SPSS_SIRC_INT_ENABLE_SET___S                                                 0
#define SPSS_SIRC_INT_TYPE                                             (0xAC200010)
#define   SPSS_SIRC_INT_TYPE__SRC_TYPE___M                                0x07FFFFFF
#define   SPSS_SIRC_INT_TYPE__SRC_TYPE___S                                             0
#define   SPSS_SIRC_INT_TYPE__SRC_TYPE__EDGE                                         0x1
#define   SPSS_SIRC_INT_TYPE__SRC_TYPE__LEVEL                                        0x0
#define   SPSS_SIRC_INT_TYPE___M                                          0x07FFFFFF
#define   SPSS_SIRC_INT_TYPE___S                                                       0
#define SPSS_SIRC_INT_POLARITY                                         (0xAC200014)
#define   SPSS_SIRC_INT_POLARITY__POL___M                                 0x07FFFFFF
#define   SPSS_SIRC_INT_POLARITY__POL___S                                              0
#define   SPSS_SIRC_INT_POLARITY__POL__NEG                                           0x1
#define   SPSS_SIRC_INT_POLARITY__POL__POS                                           0x0
#define   SPSS_SIRC_INT_POLARITY___M                                      0x07FFFFFF
#define   SPSS_SIRC_INT_POLARITY___S                                                   0
#define SPSS_SIRC_SECURITY                                             (0xAC200018)
#define   SPSS_SIRC_SECURITY__NSEC___M                                    0x07FFFFFF
#define   SPSS_SIRC_SECURITY__NSEC___S                                                 0
#define   SPSS_SIRC_SECURITY__NSEC__NSEC                                             0x1
#define   SPSS_SIRC_SECURITY__NSEC__SEC                                              0x0
#define   SPSS_SIRC_SECURITY___M                                          0x07FFFFFF
#define   SPSS_SIRC_SECURITY___S                                                       0
#define SPSS_SIRC_IRQ0_STATUS                                          (0xAC20001C)
#define   SPSS_SIRC_IRQ0_STATUS__DATA___M                                 0x07FFFFFF
#define   SPSS_SIRC_IRQ0_STATUS__DATA___S                                              0
#define   SPSS_SIRC_IRQ0_STATUS___M                                       0x07FFFFFF
#define   SPSS_SIRC_IRQ0_STATUS___S                                                    0
#define SPSS_SIRC_IRQ1_STATUS                                          (0xAC200020)
#define   SPSS_SIRC_IRQ1_STATUS__DATA___M                                 0x07FFFFFF
#define   SPSS_SIRC_IRQ1_STATUS__DATA___S                                              0
#define   SPSS_SIRC_IRQ1_STATUS___M                                       0x07FFFFFF
#define   SPSS_SIRC_IRQ1_STATUS___S                                                    0
#define SPSS_SIRC_RAW_STATUS                                           (0xAC200024)
#define   SPSS_SIRC_RAW_STATUS__SPSS_SPARE_IRQ___M                        0x07800000
#define   SPSS_SIRC_RAW_STATUS__SPSS_SPARE_IRQ___S                                    23
#define   SPSS_SIRC_RAW_STATUS__SPSS_SPARE_IRQ__ACTIVE                               0x1
#define   SPSS_SIRC_RAW_STATUS__SPSS_SPARE_IRQ__INACTIVE                             0x0
#define   SPSS_SIRC_RAW_STATUS__TV_ENC_IRQ___M                            0x00400000
#define   SPSS_SIRC_RAW_STATUS__TV_ENC_IRQ___S                                        22
#define   SPSS_SIRC_RAW_STATUS__TV_ENC_IRQ__ACTIVE                                   0x1
#define   SPSS_SIRC_RAW_STATUS__TV_ENC_IRQ__INACTIVE                                 0x0
#define   SPSS_SIRC_RAW_STATUS__SC_TEMP_SENSOR___M                        0x00200000
#define   SPSS_SIRC_RAW_STATUS__SC_TEMP_SENSOR___S                                    21
#define   SPSS_SIRC_RAW_STATUS__SC_TEMP_SENSOR__ACTIVE                               0x1
#define   SPSS_SIRC_RAW_STATUS__SC_TEMP_SENSOR__INACTIVE                             0x0
#define   SPSS_SIRC_RAW_STATUS__IMEM_INTERRUPT___M                        0x00100000
#define   SPSS_SIRC_RAW_STATUS__IMEM_INTERRUPT___S                                    20
#define   SPSS_SIRC_RAW_STATUS__IMEM_INTERRUPT__ACTIVE                               0x1
#define   SPSS_SIRC_RAW_STATUS__IMEM_INTERRUPT__INACTIVE                             0x0
#define   SPSS_SIRC_RAW_STATUS__EBI1_INTERRUPT___M                        0x00080000
#define   SPSS_SIRC_RAW_STATUS__EBI1_INTERRUPT___S                                    19
#define   SPSS_SIRC_RAW_STATUS__EBI1_INTERRUPT__ACTIVE                               0x1
#define   SPSS_SIRC_RAW_STATUS__EBI1_INTERRUPT__INACTIVE                             0x0
#define   SPSS_SIRC_RAW_STATUS__SMI_INTERRUPT___M                         0x00040000
#define   SPSS_SIRC_RAW_STATUS__SMI_INTERRUPT___S                                     18
#define   SPSS_SIRC_RAW_STATUS__SMI_INTERRUPT__ACTIVE                                0x1
#define   SPSS_SIRC_RAW_STATUS__SMI_INTERRUPT__INACTIVE                              0x0
#define   SPSS_SIRC_RAW_STATUS__AXI_INTERRUPT___M                         0x00020000
#define   SPSS_SIRC_RAW_STATUS__AXI_INTERRUPT___S                                     17
#define   SPSS_SIRC_RAW_STATUS__AXI_INTERRUPT__ACTIVE                                0x1
#define   SPSS_SIRC_RAW_STATUS__AXI_INTERRUPT__INACTIVE                              0x0
#define   SPSS_SIRC_RAW_STATUS__PBUS_ERR_IRQ___M                          0x00010000
#define   SPSS_SIRC_RAW_STATUS__PBUS_ERR_IRQ___S                                      16
#define   SPSS_SIRC_RAW_STATUS__PBUS_ERR_IRQ__ACTIVE                                 0x1
#define   SPSS_SIRC_RAW_STATUS__PBUS_ERR_IRQ__INACTIVE                               0x0
#define   SPSS_SIRC_RAW_STATUS__SC_AVS_REQ_DOWN___M                       0x00008000
#define   SPSS_SIRC_RAW_STATUS__SC_AVS_REQ_DOWN___S                                   15
#define   SPSS_SIRC_RAW_STATUS__SC_AVS_REQ_DOWN__ACTIVE                              0x1
#define   SPSS_SIRC_RAW_STATUS__SC_AVS_REQ_DOWN__INACTIVE                            0x0
#define   SPSS_SIRC_RAW_STATUS__SC_AVS_REQ_UP___M                         0x00004000
#define   SPSS_SIRC_RAW_STATUS__SC_AVS_REQ_UP___S                                     14
#define   SPSS_SIRC_RAW_STATUS__SC_AVS_REQ_UP__ACTIVE                                0x1
#define   SPSS_SIRC_RAW_STATUS__SC_AVS_REQ_UP__INACTIVE                              0x0
#define   SPSS_SIRC_RAW_STATUS__AVS_SVIC_IRQ___M                          0x00002000
#define   SPSS_SIRC_RAW_STATUS__AVS_SVIC_IRQ___S                                      13
#define   SPSS_SIRC_RAW_STATUS__AVS_SVIC_IRQ__ACTIVE                                 0x1
#define   SPSS_SIRC_RAW_STATUS__AVS_SVIC_IRQ__INACTIVE                               0x0
#define   SPSS_SIRC_RAW_STATUS__GPIO_GROUP2_SC_SECURE_IRQ___M             0x00001000
#define   SPSS_SIRC_RAW_STATUS__GPIO_GROUP2_SC_SECURE_IRQ___S                         12
#define   SPSS_SIRC_RAW_STATUS__GPIO_GROUP2_SC_SECURE_IRQ__ACTIVE                    0x1
#define   SPSS_SIRC_RAW_STATUS__GPIO_GROUP2_SC_SECURE_IRQ__INACTIVE                  0x0
#define   SPSS_SIRC_RAW_STATUS__GPIO_GROUP_SC_SECURE_IRQ___M              0x00000800
#define   SPSS_SIRC_RAW_STATUS__GPIO_GROUP_SC_SECURE_IRQ___S                          11
#define   SPSS_SIRC_RAW_STATUS__GPIO_GROUP_SC_SECURE_IRQ__ACTIVE                     0x1
#define   SPSS_SIRC_RAW_STATUS__GPIO_GROUP_SC_SECURE_IRQ__INACTIVE                   0x0
#define   SPSS_SIRC_RAW_STATUS__GPIO_GROUP2_SC_SHDW_IRQ___M               0x00000400
#define   SPSS_SIRC_RAW_STATUS__GPIO_GROUP2_SC_SHDW_IRQ___S                           10
#define   SPSS_SIRC_RAW_STATUS__GPIO_GROUP2_SC_SHDW_IRQ__ACTIVE                      0x1
#define   SPSS_SIRC_RAW_STATUS__GPIO_GROUP2_SC_SHDW_IRQ__INACTIVE                    0x0
#define   SPSS_SIRC_RAW_STATUS__GPIO_GROUP_SC_SHDW_IRQ___M                0x00000200
#define   SPSS_SIRC_RAW_STATUS__GPIO_GROUP_SC_SHDW_IRQ___S                             9
#define   SPSS_SIRC_RAW_STATUS__GPIO_GROUP_SC_SHDW_IRQ__ACTIVE                       0x1
#define   SPSS_SIRC_RAW_STATUS__GPIO_GROUP_SC_SHDW_IRQ__INACTIVE                     0x0
#define   SPSS_SIRC_RAW_STATUS__SPI_ERROR_IRQ___M                         0x00000100
#define   SPSS_SIRC_RAW_STATUS__SPI_ERROR_IRQ___S                                      8
#define   SPSS_SIRC_RAW_STATUS__SPI_ERROR_IRQ__ACTIVE                                0x1
#define   SPSS_SIRC_RAW_STATUS__SPI_ERROR_IRQ__INACTIVE                              0x0
#define   SPSS_SIRC_RAW_STATUS__SPI_OUTPUT_SERVICE_IRQ___M                0x00000080
#define   SPSS_SIRC_RAW_STATUS__SPI_OUTPUT_SERVICE_IRQ___S                             7
#define   SPSS_SIRC_RAW_STATUS__SPI_OUTPUT_SERVICE_IRQ__ACTIVE                       0x1
#define   SPSS_SIRC_RAW_STATUS__SPI_OUTPUT_SERVICE_IRQ__INACTIVE                     0x0
#define   SPSS_SIRC_RAW_STATUS__SPI_INPUT_SERVICE_IRQ___M                 0x00000040
#define   SPSS_SIRC_RAW_STATUS__SPI_INPUT_SERVICE_IRQ___S                              6
#define   SPSS_SIRC_RAW_STATUS__SPI_INPUT_SERVICE_IRQ__ACTIVE                        0x1
#define   SPSS_SIRC_RAW_STATUS__SPI_INPUT_SERVICE_IRQ__INACTIVE                      0x0
#define   SPSS_SIRC_RAW_STATUS__UART3_RX___M                              0x00000020
#define   SPSS_SIRC_RAW_STATUS__UART3_RX___S                                           5
#define   SPSS_SIRC_RAW_STATUS__UART3_RX__ACTIVE                                     0x1
#define   SPSS_SIRC_RAW_STATUS__UART3_RX__INACTIVE                                   0x0
#define   SPSS_SIRC_RAW_STATUS__UART2_RX___M                              0x00000010
#define   SPSS_SIRC_RAW_STATUS__UART2_RX___S                                           4
#define   SPSS_SIRC_RAW_STATUS__UART2_RX__ACTIVE                                     0x1
#define   SPSS_SIRC_RAW_STATUS__UART2_RX__INACTIVE                                   0x0
#define   SPSS_SIRC_RAW_STATUS__UART1_RX___M                              0x00000008
#define   SPSS_SIRC_RAW_STATUS__UART1_RX___S                                           3
#define   SPSS_SIRC_RAW_STATUS__UART1_RX__ACTIVE                                     0x1
#define   SPSS_SIRC_RAW_STATUS__UART1_RX__INACTIVE                                   0x0
#define   SPSS_SIRC_RAW_STATUS__UART3_IRQ___M                             0x00000004
#define   SPSS_SIRC_RAW_STATUS__UART3_IRQ___S                                          2
#define   SPSS_SIRC_RAW_STATUS__UART3_IRQ__ACTIVE                                    0x1
#define   SPSS_SIRC_RAW_STATUS__UART3_IRQ__INACTIVE                                  0x0
#define   SPSS_SIRC_RAW_STATUS__UART2_IRQ___M                             0x00000002
#define   SPSS_SIRC_RAW_STATUS__UART2_IRQ___S                                          1
#define   SPSS_SIRC_RAW_STATUS__UART2_IRQ__ACTIVE                                    0x1
#define   SPSS_SIRC_RAW_STATUS__UART2_IRQ__INACTIVE                                  0x0
#define   SPSS_SIRC_RAW_STATUS__UART1_IRQ___M                             0x00000001
#define   SPSS_SIRC_RAW_STATUS__UART1_IRQ___S                                          0
#define   SPSS_SIRC_RAW_STATUS__UART1_IRQ__ACTIVE                                    0x1
#define   SPSS_SIRC_RAW_STATUS__UART1_IRQ__INACTIVE                                  0x0
#define   SPSS_SIRC_RAW_STATUS___M                                        0x07FFFFFF
#define   SPSS_SIRC_RAW_STATUS___S                                                     0
#define SPSS_SIRC_INT_CLEAR                                            (0xAC200028)
#define   SPSS_SIRC_INT_CLEAR__CLEAR___M                                  0x07FFFFFF
#define   SPSS_SIRC_INT_CLEAR__CLEAR___S                                               0
#define   SPSS_SIRC_INT_CLEAR__CLEAR__DO_NOTHING                                     0x0
#define   SPSS_SIRC_INT_CLEAR__CLEAR__CLEAR                                          0x1
#define   SPSS_SIRC_INT_CLEAR___M                                         0x07FFFFFF
#define   SPSS_SIRC_INT_CLEAR___S                                                      0
#define SPSS_SIRC_SOFT_INT                                             (0xAC20002C)
#define   SPSS_SIRC_SOFT_INT__SW_INT___M                                  0x07FFFFFF
#define   SPSS_SIRC_SOFT_INT__SW_INT___S                                               0
#define   SPSS_SIRC_SOFT_INT__SW_INT__DO_NOTHING                                     0x0
#define   SPSS_SIRC_SOFT_INT__SW_INT__SET                                            0x1
#define SPSS_CSR_BASE                (0xAC100000)
#define   SPSS_SIRC_SOFT_INT___M                                          0x07FFFFFF
#define   SPSS_SIRC_SOFT_INT___S                                                       0
#define AGPT_MATCH_VAL                                                 (0xAC100000)
#define   AGPT_MATCH_VAL__MATCH___M                                       0xFFFFFFFF
#define   AGPT_MATCH_VAL__MATCH___S                                                    0
#define   AGPT_MATCH_VAL___M                                              0xFFFFFFFF
#define   AGPT_MATCH_VAL___S                                                           0
#define AGPT_COUNT_VAL                                                 (0xAC100004)
#define   AGPT_COUNT_VAL__COUNT___M                                       0xFFFFFFFF
#define   AGPT_COUNT_VAL__COUNT___S                                                    0
#define   AGPT_COUNT_VAL___M                                              0xFFFFFFFF
#define   AGPT_COUNT_VAL___S                                                           0
#define AGPT_ENABLE                                                    (0xAC100008)
#define   AGPT_ENABLE__RESERVED_BITS31_2___M                              0xFFFFFFFC
#define   AGPT_ENABLE__RESERVED_BITS31_2___S                                           2
#define   AGPT_ENABLE__CLR_ON_MATCH_EN___M                                0x00000002
#define   AGPT_ENABLE__CLR_ON_MATCH_EN___S                                             1
#define   AGPT_ENABLE__EN___M                                             0x00000001
#define   AGPT_ENABLE__EN___S                                                          0
#define   AGPT_ENABLE___M                                                 0xFFFFFFFF
#define   AGPT_ENABLE___S                                                              0
#define AGPT_CLEAR                                                     (0xAC10000C)
#define   AGPT_CLEAR__RESERVED_BITS31_0___M                               0xFFFFFFFF
#define   AGPT_CLEAR__RESERVED_BITS31_0___S                                            0
#define   AGPT_CLEAR___M                                                  0xFFFFFFFF
#define   AGPT_CLEAR___S                                                               0
#define ADGT_MATCH_VAL                                                 (0xAC100010)
#define   ADGT_MATCH_VAL__MATCH___M                                       0xFFFFFFFF
#define   ADGT_MATCH_VAL__MATCH___S                                                    0
#define   ADGT_MATCH_VAL___M                                              0xFFFFFFFF
#define   ADGT_MATCH_VAL___S                                                           0
#define ADGT_COUNT_VAL                                                 (0xAC100014)
#define   ADGT_COUNT_VAL__COUNT___M                                       0xFFFFFFFF
#define   ADGT_COUNT_VAL__COUNT___S                                                    0
#define   ADGT_COUNT_VAL___M                                              0xFFFFFFFF
#define   ADGT_COUNT_VAL___S                                                           0
#define ADGT_ENABLE                                                    (0xAC100018)
#define   ADGT_ENABLE__RESERVED_BITS31_2___M                              0xFFFFFFFC
#define   ADGT_ENABLE__RESERVED_BITS31_2___S                                           2
#define   ADGT_ENABLE__CLR_ON_MATCH_EN___M                                0x00000002
#define   ADGT_ENABLE__CLR_ON_MATCH_EN___S                                             1
#define   ADGT_ENABLE__EN___M                                             0x00000001
#define   ADGT_ENABLE__EN___S                                                          0
#define   ADGT_ENABLE___M                                                 0xFFFFFFFF
#define   ADGT_ENABLE___S                                                              0
#define ADGT_CLEAR                                                     (0xAC10001C)
#define   ADGT_CLEAR__RESERVED_BITS_31_0___M                              0xFFFFFFFF
#define   ADGT_CLEAR__RESERVED_BITS_31_0___S                                           0
#define   ADGT_CLEAR___M                                                  0xFFFFFFFF
#define   ADGT_CLEAR___S                                                               0
#define ADGT_CLK_CNTL                                                  (0xAC100020)
#define   ADGT_CLK_CNTL__RESERVED_BITS_31_0___M                           0xFFFFFFFC
#define   ADGT_CLK_CNTL__RESERVED_BITS_31_0___S                                        2
#define   ADGT_CLK_CNTL__DIV___M                                          0x00000003
#define   ADGT_CLK_CNTL__DIV___S                                                       0
#define   ADGT_CLK_CNTL__DIV__FOUR                                                   0x3
#define   ADGT_CLK_CNTL__DIV__THREE                                                  0x2
#define   ADGT_CLK_CNTL__DIV__TWO                                                    0x1
#define   ADGT_CLK_CNTL__DIV__ONE                                                    0x0
#define   ADGT_CLK_CNTL___M                                               0xFFFFFFFF
#define   ADGT_CLK_CNTL___S                                                            0
#define AST_MATCH_VAL                                                  (0xAC100024)
#define   AST_MATCH_VAL__MATCH___M                                        0xFFFFFFFF
#define   AST_MATCH_VAL__MATCH___S                                                     0
#define   AST_MATCH_VAL___M                                               0xFFFFFFFF
#define   AST_MATCH_VAL___S                                                            0
#define AST_COUNT_VAL                                                  (0xAC100028)
#define   AST_COUNT_VAL__COUNT___M                                        0xFFFFFFFF
#define   AST_COUNT_VAL__COUNT___S                                                     0
#define   AST_COUNT_VAL___M                                               0xFFFFFFFF
#define   AST_COUNT_VAL___S                                                            0
#define AST_ENABLE                                                     (0xAC10002C)
#define   AST_ENABLE__RESERVED_BITS31_2___M                               0xFFFFFFFC
#define   AST_ENABLE__RESERVED_BITS31_2___S                                            2
#define   AST_ENABLE__CLR_ON_MATCH_EN___M                                 0x00000002
#define   AST_ENABLE__CLR_ON_MATCH_EN___S                                              1
#define   AST_ENABLE__EN___M                                              0x00000001
#define   AST_ENABLE__EN___S                                                           0
#define   AST_ENABLE___M                                                  0xFFFFFFFF
#define   AST_ENABLE___S                                                               0
#define AST_CLEAR                                                      (0xAC100030)
#define   AST_CLEAR__RESERVED_BITS31_0___M                                0xFFFFFFFF
#define   AST_CLEAR__RESERVED_BITS31_0___S                                             0
#define   AST_CLEAR___M                                                   0xFFFFFFFF
#define   AST_CLEAR___S                                                                0
#define SPSS_TIMER_STATUS                                              (0xAC100034)
#define   SPSS_TIMER_STATUS__RESERVED_BITS31_12___M                       0xFFFFF000
#define   SPSS_TIMER_STATUS__RESERVED_BITS31_12___S                                   12
#define   SPSS_TIMER_STATUS__AST_TIMER_WR_PENDING___M                     0x00080000
#define   SPSS_TIMER_STATUS__AST_TIMER_WR_PENDING___S                                 19
#define   SPSS_TIMER_STATUS__AST_TIMER_WR_PENDING__YES                               0x1
#define   SPSS_TIMER_STATUS__AST_TIMER_WR_PENDING__NO                                0x0
#define   SPSS_TIMER_STATUS__AST_CLR_PENDING___M                          0x00040000
#define   SPSS_TIMER_STATUS__AST_CLR_PENDING___S                                      18
#define   SPSS_TIMER_STATUS__AST_CLR_PENDING__YES                                    0x1
#define   SPSS_TIMER_STATUS__AST_CLR_PENDING__NO                                     0x0
#define   SPSS_TIMER_STATUS__AST_CLR_ON_MATCH___M                         0x00020000
#define   SPSS_TIMER_STATUS__AST_CLR_ON_MATCH___S                                     17
#define   SPSS_TIMER_STATUS__AST_CLR_ON_MATCH__YES                                   0x1
#define   SPSS_TIMER_STATUS__AST_CLR_ON_MATCH__NO                                    0x0
#define   SPSS_TIMER_STATUS__AST_ENABLED___M                              0x00010000
#define   SPSS_TIMER_STATUS__AST_ENABLED___S                                          16
#define   SPSS_TIMER_STATUS__AST_ENABLED__YES                                        0x1
#define   SPSS_TIMER_STATUS__AST_ENABLED__NO                                         0x0
#define   SPSS_TIMER_STATUS__RESERVED_BITS15_12___M                       0x0000F000
#define   SPSS_TIMER_STATUS__RESERVED_BITS15_12___S                                   12
#define   SPSS_TIMER_STATUS__AGPT_TIMER_WR_PENDING___M                    0x00000800
#define   SPSS_TIMER_STATUS__AGPT_TIMER_WR_PENDING___S                                11
#define   SPSS_TIMER_STATUS__AGPT_TIMER_WR_PENDING__YES                              0x1
#define   SPSS_TIMER_STATUS__AGPT_TIMER_WR_PENDING__NO                               0x0
#define   SPSS_TIMER_STATUS__AGPT_CLR_PENDING___M                         0x00000400
#define   SPSS_TIMER_STATUS__AGPT_CLR_PENDING___S                                     10
#define   SPSS_TIMER_STATUS__AGPT_CLR_PENDING__YES                                   0x1
#define   SPSS_TIMER_STATUS__AGPT_CLR_PENDING__NO                                    0x0
#define   SPSS_TIMER_STATUS__AGPT_CLR_ON_MATCH___M                        0x00000200
#define   SPSS_TIMER_STATUS__AGPT_CLR_ON_MATCH___S                                     9
#define   SPSS_TIMER_STATUS__AGPT_CLR_ON_MATCH__YES                                  0x1
#define   SPSS_TIMER_STATUS__AGPT_CLR_ON_MATCH__NO                                   0x0
#define   SPSS_TIMER_STATUS__AGPT_ENABLED___M                             0x00000100
#define   SPSS_TIMER_STATUS__AGPT_ENABLED___S                                          8
#define   SPSS_TIMER_STATUS__AGPT_ENABLED__YES                                       0x1
#define   SPSS_TIMER_STATUS__AGPT_ENABLED__NO                                        0x0
#define   SPSS_TIMER_STATUS__RESERVED_BITS7_4___M                         0x000000F0
#define   SPSS_TIMER_STATUS__RESERVED_BITS7_4___S                                      4
#define   SPSS_TIMER_STATUS__ADGT_TIMER_WR_PENDING___M                    0x00000008
#define   SPSS_TIMER_STATUS__ADGT_TIMER_WR_PENDING___S                                 3
#define   SPSS_TIMER_STATUS__ADGT_TIMER_WR_PENDING__YES                              0x1
#define   SPSS_TIMER_STATUS__ADGT_TIMER_WR_PENDING__NO                               0x0
#define   SPSS_TIMER_STATUS__ADGT_CLR_PENDING___M                         0x00000004
#define   SPSS_TIMER_STATUS__ADGT_CLR_PENDING___S                                      2
#define   SPSS_TIMER_STATUS__ADGT_CLR_PENDING__YES                                   0x1
#define   SPSS_TIMER_STATUS__ADGT_CLR_PENDING__NO                                    0x0
#define   SPSS_TIMER_STATUS__ADGT_CLR_ON_MATCH___M                        0x00000002
#define   SPSS_TIMER_STATUS__ADGT_CLR_ON_MATCH___S                                     1
#define   SPSS_TIMER_STATUS__ADGT_CLR_ON_MATCH__YES                                  0x1
#define   SPSS_TIMER_STATUS__ADGT_CLR_ON_MATCH__NO                                   0x0
#define   SPSS_TIMER_STATUS__ADGT_ENABLED___M                             0x00000001
#define   SPSS_TIMER_STATUS__ADGT_ENABLED___S                                          0
#define   SPSS_TIMER_STATUS__ADGT_ENABLED__YES                                       0x1
#define   SPSS_TIMER_STATUS__ADGT_ENABLED__NO                                        0x0
#define   SPSS_TIMER_STATUS___M                                           0xFFFFFFFF
#define   SPSS_TIMER_STATUS___S                                                        0
#define ACSRSECURITY                                                   (0xAC100038)
#define   ACSRSECURITY__A2M_INT6___M                                      0x00004000
#define   ACSRSECURITY__A2M_INT6___S                                                  14
#define   ACSRSECURITY__A2M_INT6__NSEC                                               0x1
#define   ACSRSECURITY__A2M_INT6__SEC                                                0x0
#define   ACSRSECURITY__A2M_INT5___M                                      0x00002000
#define   ACSRSECURITY__A2M_INT5___S                                                  13
#define   ACSRSECURITY__A2M_INT5__NSEC                                               0x1
#define   ACSRSECURITY__A2M_INT5__SEC                                                0x0
#define   ACSRSECURITY__A2M_INT4___M                                      0x00001000
#define   ACSRSECURITY__A2M_INT4___S                                                  12
#define   ACSRSECURITY__A2M_INT4__NSEC                                               0x1
#define   ACSRSECURITY__A2M_INT4__SEC                                                0x0
#define   ACSRSECURITY__A2M_INT3___M                                      0x00000800
#define   ACSRSECURITY__A2M_INT3___S                                                  11
#define   ACSRSECURITY__A2M_INT3__NSEC                                               0x1
#define   ACSRSECURITY__A2M_INT3__SEC                                                0x0
#define   ACSRSECURITY__A2M_INT2___M                                      0x00000400
#define   ACSRSECURITY__A2M_INT2___S                                                  10
#define   ACSRSECURITY__A2M_INT2__NSEC                                               0x1
#define   ACSRSECURITY__A2M_INT2__SEC                                                0x0
#define   ACSRSECURITY__A2M_INT1___M                                      0x00000200
#define   ACSRSECURITY__A2M_INT1___S                                                   9
#define   ACSRSECURITY__A2M_INT1__NSEC                                               0x1
#define   ACSRSECURITY__A2M_INT1__SEC                                                0x0
#define   ACSRSECURITY__A2M_INT0___M                                      0x00000100
#define   ACSRSECURITY__A2M_INT0___S                                                   8
#define   ACSRSECURITY__A2M_INT0__NSEC                                               0x1
#define   ACSRSECURITY__A2M_INT0__SEC                                                0x0
#define   ACSRSECURITY__SPSS2ADSP_INT___M                                 0x00000080
#define   ACSRSECURITY__SPSS2ADSP_INT___S                                              7
#define   ACSRSECURITY__SPSS2ADSP_INT__NSEC                                          0x1
#define   ACSRSECURITY__SPSS2ADSP_INT__SEC                                           0x0
#define   ACSRSECURITY__TEST___M                                          0x00000040
#define   ACSRSECURITY__TEST___S                                                       6
#define   ACSRSECURITY__TEST__NSEC                                                   0x1
#define   ACSRSECURITY__TEST__SEC                                                    0x0
#define   ACSRSECURITY__VOLTAGE_CONTROL___M                               0x00000020
#define   ACSRSECURITY__VOLTAGE_CONTROL___S                                            5
#define   ACSRSECURITY__VOLTAGE_CONTROL__NSEC                                        0x1
#define   ACSRSECURITY__VOLTAGE_CONTROL__SEC                                         0x0
#define   ACSRSECURITY__CLOCK_CONTROL___M                                 0x00000010
#define   ACSRSECURITY__CLOCK_CONTROL___S                                              4
#define   ACSRSECURITY__CLOCK_CONTROL__NSEC                                          0x1
#define   ACSRSECURITY__CLOCK_CONTROL__SEC                                           0x0
#define   ACSRSECURITY__SLEEP_CONTROL___M                                 0x00000008
#define   ACSRSECURITY__SLEEP_CONTROL___S                                              3
#define   ACSRSECURITY__SLEEP_CONTROL__NSEC                                          0x1
#define   ACSRSECURITY__SLEEP_CONTROL__SEC                                           0x0
#define   ACSRSECURITY__GPT___M                                           0x00000004
#define   ACSRSECURITY__GPT___S                                                        2
#define   ACSRSECURITY__GPT__NSEC                                                    0x1
#define   ACSRSECURITY__GPT__SEC                                                     0x0
#define   ACSRSECURITY__DGT___M                                           0x00000002
#define   ACSRSECURITY__DGT___S                                                        1
#define   ACSRSECURITY__DGT__NSEC                                                    0x1
#define   ACSRSECURITY__DGT__SEC                                                     0x0
#define   ACSRSECURITY__ST___M                                            0x00000001
#define   ACSRSECURITY__ST___S                                                         0
#define   ACSRSECURITY__ST__NSEC                                                     0x1
#define   ACSRSECURITY__ST__SEC                                                      0x0
#define   ACSRSECURITY___M                                                0x00007FFF
#define   ACSRSECURITY___S                                                             0
#define SPSS_CLK_CNTL                                                  (0xAC100100)
#define   SPSS_CLK_CNTL__RESERVED_BITS31_15___M                           0xFFFF8000
#define   SPSS_CLK_CNTL__RESERVED_BITS31_15___S                                       15
#define   SPSS_CLK_CNTL__CLK_SRC0_SEL___M                                 0x00007000
#define   SPSS_CLK_CNTL__CLK_SRC0_SEL___S                                             12
#define   SPSS_CLK_CNTL__CLK_SRC0_SEL__PLL_TEST_SE_PAD                               0x7
#define   SPSS_CLK_CNTL__CLK_SRC0_SEL__PLL5_BACKUP_PLL_SRC                           0x6
#define   SPSS_CLK_CNTL__CLK_SRC0_SEL__PLL4_BACKUP_PLL_SRC                           0x5
#define   SPSS_CLK_CNTL__CLK_SRC0_SEL__MODEM_PLL                                     0x4
#define   SPSS_CLK_CNTL__CLK_SRC0_SEL__BUFFERED_SCORPION_PLL                         0x3
#define   SPSS_CLK_CNTL__CLK_SRC0_SEL__QDSP6_PLL                                     0x2
#define   SPSS_CLK_CNTL__CLK_SRC0_SEL__GLOBAL_PLL                                    0x1
#define   SPSS_CLK_CNTL__CLK_SRC0_SEL__TCXO                                          0x0
#define   SPSS_CLK_CNTL__CLK_SRC0_DIV___M                                 0x00000F00
#define   SPSS_CLK_CNTL__CLK_SRC0_DIV___S                                              8
#define   SPSS_CLK_CNTL__CLK_SRC0_DIV__16                                            0xF
#define   SPSS_CLK_CNTL__CLK_SRC0_DIV__15                                            0xE
#define   SPSS_CLK_CNTL__CLK_SRC0_DIV__14                                            0xD
#define   SPSS_CLK_CNTL__CLK_SRC0_DIV__13                                            0xC
#define   SPSS_CLK_CNTL__CLK_SRC0_DIV__12                                            0xB
#define   SPSS_CLK_CNTL__CLK_SRC0_DIV__11                                            0xA
#define   SPSS_CLK_CNTL__CLK_SRC0_DIV__10                                            0x9
#define   SPSS_CLK_CNTL__CLK_SRC0_DIV__9                                             0x8
#define   SPSS_CLK_CNTL__CLK_SRC0_DIV__8                                             0x7
#define   SPSS_CLK_CNTL__CLK_SRC0_DIV__7                                             0x6
#define   SPSS_CLK_CNTL__CLK_SRC0_DIV__6                                             0x5
#define   SPSS_CLK_CNTL__CLK_SRC0_DIV__5                                             0x4
#define   SPSS_CLK_CNTL__CLK_SRC0_DIV__4                                             0x3
#define   SPSS_CLK_CNTL__CLK_SRC0_DIV__3                                             0x2
#define   SPSS_CLK_CNTL__CLK_SRC0_DIV__2                                             0x1
#define   SPSS_CLK_CNTL__CLK_SRC0_DIV__1                                             0x0
#define   SPSS_CLK_CNTL__RESERVED_BITS7___M                               0x00000080
#define   SPSS_CLK_CNTL__RESERVED_BITS7___S                                            7
#define   SPSS_CLK_CNTL__CLK_SRC1_SEL___M                                 0x00000070
#define   SPSS_CLK_CNTL__CLK_SRC1_SEL___S                                              4
#define   SPSS_CLK_CNTL__CLK_SRC1_SEL__PLL_TEST_SE_PAD                               0x7
#define   SPSS_CLK_CNTL__CLK_SRC1_SEL__PLL5_BACKUP_PLL_SRC                           0x6
#define   SPSS_CLK_CNTL__CLK_SRC1_SEL__PLL4_BACKUP_PLL_SRC                           0x5
#define   SPSS_CLK_CNTL__CLK_SRC1_SEL__MODEM_PLL                                     0x4
#define   SPSS_CLK_CNTL__CLK_SRC1_SEL__BUFFERED_SCORPION_PLL                         0x3
#define   SPSS_CLK_CNTL__CLK_SRC1_SEL__QDSP6_PLL                                     0x2
#define   SPSS_CLK_CNTL__CLK_SRC1_SEL__GLOBAL_PLL                                    0x1
#define   SPSS_CLK_CNTL__CLK_SRC1_SEL__TCXO                                          0x0
#define   SPSS_CLK_CNTL__CLK_SRC1_DIV___M                                 0x0000000F
#define   SPSS_CLK_CNTL__CLK_SRC1_DIV___S                                              0
#define   SPSS_CLK_CNTL__CLK_SRC1_DIV__16                                            0xF
#define   SPSS_CLK_CNTL__CLK_SRC1_DIV__15                                            0xE
#define   SPSS_CLK_CNTL__CLK_SRC1_DIV__14                                            0xD
#define   SPSS_CLK_CNTL__CLK_SRC1_DIV__13                                            0xC
#define   SPSS_CLK_CNTL__CLK_SRC1_DIV__12                                            0xB
#define   SPSS_CLK_CNTL__CLK_SRC1_DIV__11                                            0xA
#define   SPSS_CLK_CNTL__CLK_SRC1_DIV__10                                            0x9
#define   SPSS_CLK_CNTL__CLK_SRC1_DIV__9                                             0x8
#define   SPSS_CLK_CNTL__CLK_SRC1_DIV__8                                             0x7
#define   SPSS_CLK_CNTL__CLK_SRC1_DIV__7                                             0x6
#define   SPSS_CLK_CNTL__CLK_SRC1_DIV__6                                             0x5
#define   SPSS_CLK_CNTL__CLK_SRC1_DIV__5                                             0x4
#define   SPSS_CLK_CNTL__CLK_SRC1_DIV__4                                             0x3
#define   SPSS_CLK_CNTL__CLK_SRC1_DIV__3                                             0x2
#define   SPSS_CLK_CNTL__CLK_SRC1_DIV__2                                             0x1
#define   SPSS_CLK_CNTL__CLK_SRC1_DIV__1                                             0x0
#define   SPSS_CLK_CNTL___M                                               0xFFFFFFFF
#define   SPSS_CLK_CNTL___S                                                            0
#define SPSS_CLK_SEL                                                   (0xAC100104)
#define   SPSS_CLK_SEL__RESERVED_BITS31_3___M                             0xFFFFFFF8
#define   SPSS_CLK_SEL__RESERVED_BITS31_3___S                                          3
#define   SPSS_CLK_SEL__SC_CORE_SRC_SEL___M                               0x00000006
#define   SPSS_CLK_SEL__SC_CORE_SRC_SEL___S                                            1
#define   SPSS_CLK_SEL__SC_CORE_SRC_SEL__LOW_JITTER_PLL1                             0x3
#define   SPSS_CLK_SEL__SC_CORE_SRC_SEL__AXI_BUS_CLOCK                               0x2
#define   SPSS_CLK_SEL__SC_CORE_SRC_SEL__UNBUFFERED_SCORPION_PLL                     0x1
#define   SPSS_CLK_SEL__SC_CORE_SRC_SEL__RAW_SOURCE_CLOCK                            0x0
#define   SPSS_CLK_SEL__CLK_SEL_SRC1N0___M                                0x00000001
#define   SPSS_CLK_SEL__CLK_SEL_SRC1N0___S                                             0
#define   SPSS_CLK_SEL__CLK_SEL_SRC1N0__SRC1                                         0x1
#define   SPSS_CLK_SEL__CLK_SEL_SRC1N0__SRC0                                         0x0
#define   SPSS_CLK_SEL___M                                                0xFFFFFFFF
#define   SPSS_CLK_SEL___S                                                             0
#define SPSS_STANDBY_CTL                                               (0xAC100108)
#define   SPSS_STANDBY_CTL__RESERVED_BITS31_3___M                         0xFFFFFFF8
#define   SPSS_STANDBY_CTL__RESERVED_BITS31_3___S                                      3
#define   SPSS_STANDBY_CTL__WAKEUP_DLY_CNT___M                            0x00000007
#define   SPSS_STANDBY_CTL__WAKEUP_DLY_CNT___S                                         0
#define   SPSS_STANDBY_CTL___M                                            0xFFFFFFFF
#define   SPSS_STANDBY_CTL___S                                                         0
#define SPSS_TESTCLK                                                   (0xAC10010C)
#define   SPSS_TESTCLK__RESERVED_BITS31_3___M                             0xFFFFFFF8
#define   SPSS_TESTCLK__RESERVED_BITS31_3___S                                          3
#define   SPSS_TESTCLK__BSCAN_SPARE___M                                   0x00000040
#define   SPSS_TESTCLK__BSCAN_SPARE___S                                                6
#define   SPSS_TESTCLK__SC_CLK_AUTO_GATE_DISABLE___M                      0x00000020
#define   SPSS_TESTCLK__SC_CLK_AUTO_GATE_DISABLE___S                                   5
#define   SPSS_TESTCLK__SC_DVS___M                                        0x00000010
#define   SPSS_TESTCLK__SC_DVS___S                                                     4
#define   SPSS_TESTCLK__RESERVED_BIT3___M                                 0x00000008
#define   SPSS_TESTCLK__RESERVED_BIT3___S                                              3
#define   SPSS_TESTCLK__SEL___M                                           0x00000007
#define   SPSS_TESTCLK__SEL___S                                                        0
#define   SPSS_TESTCLK__SEL__NO_CLOCK_SELECTED_TIED_LOW                              0x0
#define   SPSS_TESTCLK__SEL__AXI_BUS_CLOCK                                           0x1
#define   SPSS_TESTCLK__SEL__SCORPION_DEBUG_CLOCK                                    0x2
#define   SPSS_TESTCLK__SEL__SPSS_PERIPHERAL_AHB_CLOCK                               0x3
#define   SPSS_TESTCLK__SEL__SC_TEMP_SENSOR_CLOCK                                    0x4
#define   SPSS_TESTCLK__SEL__DGT_TIMER_CLOCK                                         0x5
#define   SPSS_TESTCLK__SEL__GPT_TIMER_CLOCK                                         0x6
#define   SPSS_TESTCLK__SEL__TIC_CLOCK                                               0x7
#define   SPSS_TESTCLK___M                                                0xFFFFFFFF
#define   SPSS_TESTCLK___S                                                             0
#define SPSS_CLK_ROOT_EN                                               (0xAC100110)
#define   SPSS_CLK_ROOT_EN__RESERVED_BITS31_3___M                         0xFFFFFFF8
#define   SPSS_CLK_ROOT_EN__RESERVED_BITS31_3___S                                      3
#define   SPSS_CLK_ROOT_EN__GPT_CLK_EN___M                                0x00000004
#define   SPSS_CLK_ROOT_EN__GPT_CLK_EN___S                                             2
#define   SPSS_CLK_ROOT_EN__DGT_CLK_EN___M                                0x00000002
#define   SPSS_CLK_ROOT_EN__DGT_CLK_EN___S                                             1
#define   SPSS_CLK_ROOT_EN__SC_CORE_CLK_EN___M                            0x00000001
#define   SPSS_CLK_ROOT_EN__SC_CORE_CLK_EN___S                                         0
#define   SPSS_CLK_ROOT_EN___M                                            0xFFFFFFFF
#define   SPSS_CLK_ROOT_EN___S                                                         0
#define SPSS_CLK_ENABLE                                                (0xAC100114)
#define   SPSS_CLK_ENABLE__RESERVED_BITS31_8___M                          0xFFFFFF00
#define   SPSS_CLK_ENABLE__RESERVED_BITS31_8___S                                       8
#define   SPSS_CLK_ENABLE__CLK_EN___M                                     0x000000FF
#define   SPSS_CLK_ENABLE__CLK_EN___S                                                  0
#define   SPSS_CLK_ENABLE__CLK_EN__CLOCK_IS_ENABLED_AND_TOGGLING                     0x1
#define   SPSS_CLK_ENABLE__CLK_EN__CLOCK_IS_HALTED                                   0x0
#define   SPSS_CLK_ENABLE___M                                             0xFFFFFFFF
#define   SPSS_CLK_ENABLE___S                                                          0
#define SPSS_CLK_INV                                                   (0xAC100118)
#define   SPSS_CLK_INV__RESERVED_BITS31_7___M                             0xFFFFFF80
#define   SPSS_CLK_INV__RESERVED_BITS31_7___S                                          7
#define   SPSS_CLK_INV__CLK_INV___M                                       0x0000007F
#define   SPSS_CLK_INV__CLK_INV___S                                                    0
#define   SPSS_CLK_INV__CLK_INV__CLOCK_INVERTED                                      0x1
#define   SPSS_CLK_INV__CLK_INV__CLOCK_IS_NOT_INVERTED                               0x0
#define   SPSS_CLK_INV___M                                                0xFFFFFFFF
#define   SPSS_CLK_INV___S                                                             0
#define SPSS_CLK_SLEEP_EN                                              (0xAC10011C)
#define   SPSS_CLK_SLEEP_EN__RESERVED_BITS31_10___M                       0xFFFFFC00
#define   SPSS_CLK_SLEEP_EN__RESERVED_BITS31_10___S                                   10
#define   SPSS_CLK_SLEEP_EN__SC_CORE_CLK_SLP_CFG___M                      0x00000300
#define   SPSS_CLK_SLEEP_EN__SC_CORE_CLK_SLP_CFG___S                                   8
#define   SPSS_CLK_SLEEP_EN__SC_CORE_CLK_SLP_CFG__USE_SLP_EN                         0x0
#define   SPSS_CLK_SLEEP_EN__SC_CORE_CLK_SLP_CFG__MASK_SC_CORE_CLK                   0x1
#define   SPSS_CLK_SLEEP_EN__SC_CORE_CLK_SLP_CFG__WAIT_FOR_AXI_CLK                   0x2
#define   SPSS_CLK_SLEEP_EN__RESERVED_BIT7___M                            0x00000080
#define   SPSS_CLK_SLEEP_EN__RESERVED_BIT7___S                                         7
#define   SPSS_CLK_SLEEP_EN__SLP_EN___M                                   0x0000007F
#define   SPSS_CLK_SLEEP_EN__SLP_EN___S                                                0
#define   SPSS_CLK_SLEEP_EN__SLP_EN__CLOCK_IS_HALTED_DURING_STANDBY                  0x1
#define   SPSS_CLK_SLEEP_EN__SLP_EN__CLOCK_CONTINUES_TO_RUN_DURING_STANDBY           0x0
#define   SPSS_CLK_SLEEP_EN___M                                           0xFFFFFFFF
#define   SPSS_CLK_SLEEP_EN___S                                                        0
#define SPSS_CLK_STATUS                                                (0xAC100120)
#define   SPSS_CLK_STATUS__RESERVED_BITS31_7___M                          0xFFFFFF80
#define   SPSS_CLK_STATUS__RESERVED_BITS31_7___S                                       7
#define   SPSS_CLK_STATUS__CLK_STS___M                                    0x0000007F
#define   SPSS_CLK_STATUS__CLK_STS___S                                                 0
#define   SPSS_CLK_STATUS__CLK_STS__CLOCK_OFF                                        0x1
#define   SPSS_CLK_STATUS__CLK_STS__CLOCK_IS_RUNNING                                 0x0
#define   SPSS_CLK_STATUS___M                                             0xFFFFFFFF
#define   SPSS_CLK_STATUS___S                                                          0
#define VDD_SVS_PLEVEL                                                 (0xAC100124)
#define   VDD_SVS_PLEVEL__RESERVED_BITS31_8___M                           0xFFFFFF00
#define   VDD_SVS_PLEVEL__RESERVED_BITS31_8___S                                        8
#define   VDD_SVS_PLEVEL__SVS_REQ___M                                     0x00000080
#define   VDD_SVS_PLEVEL__SVS_REQ___S                                                  7
#define   VDD_SVS_PLEVEL__RESERVED_BIT6___M                               0x00000040
#define   VDD_SVS_PLEVEL__RESERVED_BIT6___S                                            6
#define   VDD_SVS_PLEVEL__NEXT_PLEVEL___M                                 0x00000038
#define   VDD_SVS_PLEVEL__NEXT_PLEVEL___S                                              3
#define   VDD_SVS_PLEVEL__SVS_CTL_STATUS___M                              0x00000007
#define   VDD_SVS_PLEVEL__SVS_CTL_STATUS___S                                           0
#define   VDD_SVS_PLEVEL___M                                              0xFFFFFFFF
#define   VDD_SVS_PLEVEL___S                                                           0
#define SPSS_AVS_CONTROL                                               (0xAC100128)
#define   SPSS_AVS_CONTROL__VLEVEL_STEP___M                               0x70000000
#define   SPSS_AVS_CONTROL__VLEVEL_STEP___S                                           28
#define   SPSS_AVS_CONTROL__ENABLE___M                                    0x08000000
#define   SPSS_AVS_CONTROL__ENABLE___S                                                27
#define   SPSS_AVS_CONTROL__IRQ_SW_DONE_EN___M                            0x04000000
#define   SPSS_AVS_CONTROL__IRQ_SW_DONE_EN___S                                        26
#define   SPSS_AVS_CONTROL__IRQ_MAX_EN___M                                0x02000000
#define   SPSS_AVS_CONTROL__IRQ_MAX_EN___S                                            25
#define   SPSS_AVS_CONTROL__IRQ_MIN_EN___M                                0x01000000
#define   SPSS_AVS_CONTROL__IRQ_MIN_EN___S                                            24
#define   SPSS_AVS_CONTROL__RESERVED_BITS23_22___M                        0x00C00000
#define   SPSS_AVS_CONTROL__RESERVED_BITS23_22___S                                    22
#define   SPSS_AVS_CONTROL__MAX_VLEVEL___M                                0x003E0000
#define   SPSS_AVS_CONTROL__MAX_VLEVEL___S                                            17
#define   SPSS_AVS_CONTROL__RESERVED_BITS16_15___M                        0x00018000
#define   SPSS_AVS_CONTROL__RESERVED_BITS16_15___S                                    15
#define   SPSS_AVS_CONTROL__MIN_VLEVEL___M                                0x00007C00
#define   SPSS_AVS_CONTROL__MIN_VLEVEL___S                                            10
#define   SPSS_AVS_CONTROL__AVS_DELAY___M                                 0x000003FF
#define   SPSS_AVS_CONTROL__AVS_DELAY___S                                              0
#define   SPSS_AVS_CONTROL___M                                            0x7FFFFFFF
#define   SPSS_AVS_CONTROL___S                                                         0
#define SPSS_AVS_CONTROL2                                              (0xAC10012C)
#define   SPSS_AVS_CONTROL2___M                                           0x00000001
#define   SPSS_AVS_CONTROL2___S                                                        0
#define SPSS_AVS_PLEVEL                                                (0xAC100130)
#define   SPSS_AVS_PLEVEL__BUCK_REG_EN___M                                0x00000080
#define   SPSS_AVS_PLEVEL__BUCK_REG_EN___S                                             7
#define   SPSS_AVS_PLEVEL__BUCK_PD_EN___M                                 0x00000040
#define   SPSS_AVS_PLEVEL__BUCK_PD_EN___S                                              6
#define   SPSS_AVS_PLEVEL__BUCK_PD_EN__DISABLE                                       0x0
#define   SPSS_AVS_PLEVEL__BUCK_PD_EN__ENABLE                                        0x1
#define   SPSS_AVS_PLEVEL__VREF_SEL___M                                   0x00000020
#define   SPSS_AVS_PLEVEL__VREF_SEL___S                                                5
#define   SPSS_AVS_PLEVEL__VREF_SEL__1_25                                            0x0
#define   SPSS_AVS_PLEVEL__VREF_SEL__0_625                                           0x1
#define   SPSS_AVS_PLEVEL__VSEL___M                                       0x0000001F
#define   SPSS_AVS_PLEVEL__VSEL___S                                                    0
#define   SPSS_AVS_PLEVEL___M                                             0x000000FF
#define   SPSS_AVS_PLEVEL___S                                                          0
#define SPSS_AVS_STATUS                                                (0xAC100134)
#define   SPSS_AVS_STATUS__CPU_UP___M                                     0x02000000
#define   SPSS_AVS_STATUS__CPU_UP___S                                                 25
#define   SPSS_AVS_STATUS__CPU_DOWN___M                                   0x01000000
#define   SPSS_AVS_STATUS__CPU_DOWN___S                                               24
#define   SPSS_AVS_STATUS__IRQ_MAX___M                                    0x00800000
#define   SPSS_AVS_STATUS__IRQ_MAX___S                                                23
#define   SPSS_AVS_STATUS__IRQ_MIN___M                                    0x00400000
#define   SPSS_AVS_STATUS__IRQ_MIN___S                                                22
#define   SPSS_AVS_STATUS__RESERVED_BITS21_20___M                         0x00300000
#define   SPSS_AVS_STATUS__RESERVED_BITS21_20___S                                     20
#define   SPSS_AVS_STATUS__STATE___M                                      0x000C0000
#define   SPSS_AVS_STATUS__STATE___S                                                  18
#define   SPSS_AVS_STATUS__STATE__IDLE                                               0x0
#define   SPSS_AVS_STATUS__STATE__AVS_SENT                                           0x1
#define   SPSS_AVS_STATUS__STATE__AVS_DONE                                           0x2
#define   SPSS_AVS_STATUS__STATE__DELAY                                              0x3
#define   SPSS_AVS_STATUS__CURR_BUCK_REG_EN___M                           0x00020000
#define   SPSS_AVS_STATUS__CURR_BUCK_REG_EN___S                                       17
#define   SPSS_AVS_STATUS__CURR_BUCK_PD_EN___M                            0x00010000
#define   SPSS_AVS_STATUS__CURR_BUCK_PD_EN___S                                        16
#define   SPSS_AVS_STATUS__CURR_VREF_SEL___M                              0x00008000
#define   SPSS_AVS_STATUS__CURR_VREF_SEL___S                                          15
#define   SPSS_AVS_STATUS__CURR_VLEVEL___M                                0x00007C00
#define   SPSS_AVS_STATUS__CURR_VLEVEL___S                                            10
#define   SPSS_AVS_STATUS__CURR_DLY___M                                   0x000003FF
#define   SPSS_AVS_STATUS__CURR_DLY___S                                                0
#define   SPSS_AVS_STATUS___M                                             0x03FFFFFF
#define   SPSS_AVS_STATUS___S                                                          0
#define SC_DCC_MODE                                                    (0xAC100140)
#define   SC_DCC_MODE__TEMP___M                                           0x00000007
#define   SC_DCC_MODE__TEMP___S                                                        0
#define   SC_DCC_MODE___M                                                 0x00000007
#define   SC_DCC_MODE___S                                                              0
#define SC_DCC_L_VAL                                                   (0xAC100144)
#define   SC_DCC_L_VAL__L_VAL___M                                         0x0000003F
#define   SC_DCC_L_VAL__L_VAL___S                                                      0
#define   SC_DCC_L_VAL___M                                                0x0000003F
#define   SC_DCC_L_VAL___S                                                             0
#define SC_DCC_INTERNAL1                                               (0xAC100148)
#define   SC_DCC_INTERNAL1__TEMP___M                                      0x0000FFFF
#define   SC_DCC_INTERNAL1__TEMP___S                                                   0
#define   SC_DCC_INTERNAL1___M                                            0x0000FFFF
#define   SC_DCC_INTERNAL1___S                                                         0
#define SC_DCC_TEST_CTL                                                (0xAC10014C)
#define   SC_DCC_TEST_CTL__RESERVED_BITS31_8___M                          0xFFFFFF00
#define   SC_DCC_TEST_CTL__RESERVED_BITS31_8___S                                       8
#define   SC_DCC_TEST_CTL___M                                             0xFFFFFF00
#define   SC_DCC_TEST_CTL___S                                                          8
#define SC_DCC_OFFSET                                                  (0xAC100150)
#define   SC_DCC_OFFSET__TEMP___M                                         0x0000001F
#define   SC_DCC_OFFSET__TEMP___S                                                      0
#define   SC_DCC_OFFSET___M                                               0x0000001F
#define   SC_DCC_OFFSET___S                                                            0
#define SC_DCC_STATUS                                                  (0xAC100154)
#define   SC_DCC_STATUS__7___M                                            0x00000080
#define   SC_DCC_STATUS__7___S                                                         7
#define   SC_DCC_STATUS__6___M                                            0x00000040
#define   SC_DCC_STATUS__6___S                                                         6
#define   SC_DCC_STATUS__5___M                                            0x00000020
#define   SC_DCC_STATUS__5___S                                                         5
#define   SC_DCC_STATUS__4___M                                            0x00000010
#define   SC_DCC_STATUS__4___S                                                         4
#define   SC_DCC_STATUS__3___M                                            0x00000008
#define   SC_DCC_STATUS__3___S                                                         3
#define   SC_DCC_STATUS__2___M                                            0x00000004
#define   SC_DCC_STATUS__2___S                                                         2
#define   SC_DCC_STATUS__1___M                                            0x00000002
#define   SC_DCC_STATUS__1___S                                                         1
#define   SC_DCC_STATUS__0___M                                            0x00000001
#define   SC_DCC_STATUS__0___S                                                         0
#define   SC_DCC_STATUS___M                                               0x000000FF
#define   SC_DCC_STATUS___S                                                            0
#define A2M_INTn(n)                                                    (0xAC1004004*n)
#define   A2M_INTn_nMIN                                   0
#define   A2M_INTn_nMAX                                     6
#define   A2M_INTn_ELEM                                   7
#define   A2M_INTn__RESERVED_BITS31_0___M                                 0xFFFFFFFF
#define   A2M_INTn__RESERVED_BITS31_0___S                                              0
#define   A2M_INTn___M                                                    0xFFFFFFFF
#define   A2M_INTn___S                                                                 0
#define A2M_INT0                                                       (0xAC100400)
#define   A2M_INT0__RESERVED_BITS31_0___M                                 0xFFFFFFFF
#define   A2M_INT0__RESERVED_BITS31_0___S                                              0
#define A2M_INT1                                                       (0xAC100404)
#define   A2M_INT1__RESERVED_BITS31_0___M                                 0xFFFFFFFF
#define   A2M_INT1__RESERVED_BITS31_0___S                                              0
#define A2M_INT2                                                       (0xAC100408)
#define   A2M_INT2__RESERVED_BITS31_0___M                                 0xFFFFFFFF
#define   A2M_INT2__RESERVED_BITS31_0___S                                              0
#define A2M_INT3                                                       (0xAC10040C)
#define   A2M_INT3__RESERVED_BITS31_0___M                                 0xFFFFFFFF
#define   A2M_INT3__RESERVED_BITS31_0___S                                              0
#define A2M_INT4                                                       (0xAC100410)
#define   A2M_INT4__RESERVED_BITS31_0___M                                 0xFFFFFFFF
#define   A2M_INT4__RESERVED_BITS31_0___S                                              0
#define A2M_INT5                                                       (0xAC100414)
#define   A2M_INT5__RESERVED_BITS31_0___M                                 0xFFFFFFFF
#define   A2M_INT5__RESERVED_BITS31_0___S                                              0
#define A2M_INT6                                                       (0xAC100418)
#define   A2M_INT6__RESERVED_BITS31_0___M                                 0xFFFFFFFF
#define   A2M_INT6__RESERVED_BITS31_0___S                                              0
#define SPSS2ADSP_INT                                                  (0xAC100420)
#define   SPSS2ADSP_INT__RESERVED_BITS31_0___M                            0xFFFFFFFF
#define   SPSS2ADSP_INT__RESERVED_BITS31_0___S                                         0
#define   SPSS2ADSP_INT___M                                               0xFFFFFFFF
#define   SPSS2ADSP_INT___S                                                            0
#define SPSS_PWRDOWN                                                   (0xAC100440)
#define   SPSS_PWRDOWN__RESERVED_BITS31_1___M                             0xFFFFFFFE
#define   SPSS_PWRDOWN__RESERVED_BITS31_1___S                                          1
#define   SPSS_PWRDOWN__REQ_ON_SWFI___M                                   0x00000001
#define   SPSS_PWRDOWN__REQ_ON_SWFI___S                                                0
#define   SPSS_PWRDOWN___M                                                0xFFFFFFFF
#define   SPSS_PWRDOWN___S                                                             0
#define SPSS_PWRUP                                                     (0xAC100444)
#define   SPSS_PWRUP__RESERVED_BITS31_1___M                               0xFFFFFFFE
#define   SPSS_PWRUP__RESERVED_BITS31_1___S                                            1
#define   SPSS_PWRUP__ENABLE___M                                          0x00000001
#define   SPSS_PWRUP__ENABLE___S                                                       0
#define   SPSS_PWRUP__ENABLE__DISABLE                                                0x0
#define   SPSS_PWRUP__ENABLE__ENABLE                                                 0x1
#define   SPSS_PWRUP___M                                                  0xFFFFFFFF
#define   SPSS_PWRUP___S                                                               0
#define SCRINGOSC                                                      (0xAC100510)
#define   SCRINGOSC__RESERVED_BITS31_14___M                               0xFFFFC000
#define   SCRINGOSC__RESERVED_BITS31_14___S                                           14
#define   SCRINGOSC__RING_OSC_SEL___M                                     0x00003F00
#define   SCRINGOSC__RING_OSC_SEL___S                                                  8
#define   SCRINGOSC__RESERVED_BITS7_2___M                                 0x000000FC
#define   SCRINGOSC__RESERVED_BITS7_2___S                                              2
#define   SCRINGOSC__RO_LT_EN___M                                         0x00000002
#define   SCRINGOSC__RO_LT_EN___S                                                      1
#define   SCRINGOSC__RO_NT_EN___M                                         0x00000001
#define   SCRINGOSC__RO_NT_EN___S                                                      0
#define   SCRINGOSC___M                                                   0xFFFFFFFF
#define   SCRINGOSC___S                                                                0
#define SPSS_TEST_BUS_SEL                                              (0xAC100518)
#define   SPSS_TEST_BUS_SEL__EN___M                                       0x00000004
#define   SPSS_TEST_BUS_SEL__EN___S                                                    2
#define   SPSS_TEST_BUS_SEL__EN__YES                                                 0x1
#define   SPSS_TEST_BUS_SEL__EN__NO                                                  0x0
#define   SPSS_TEST_BUS_SEL__SEL___M                                      0x00000003
#define   SPSS_TEST_BUS_SEL__SEL___S                                                   0
#define   SPSS_TEST_BUS_SEL__SEL__TMR                                                0x3
#define   SPSS_TEST_BUS_SEL__SEL__CSR                                                0x1
#define   SPSS_TEST_BUS_SEL__SEL__CLK                                                0x2
#define   SPSS_TEST_BUS_SEL__SEL__VIC                                                0x0
#define   SPSS_TEST_BUS_SEL___M                                           0x00000007
#define   SPSS_TEST_BUS_SEL___S                                                        0
#define SPSS_TIC_RESET_DISABLE                                         (0xAC10051C)
#define   SPSS_TIC_RESET_DISABLE__RESERVED_BITS31_1___M                   0xFFFFFFFE
#define   SPSS_TIC_RESET_DISABLE__RESERVED_BITS31_1___S                                1
#define   SPSS_TIC_RESET_DISABLE__DIS___M                                 0x00000001
#define   SPSS_TIC_RESET_DISABLE__DIS___S                                              0
#define   SPSS_TIC_RESET_DISABLE__DIS__SCORPION_PROCESSOR_IS_RESET                   0x0
#define   SPSS_TIC_RESET_DISABLE__DIS__SCORPION_PROCESSOR_IS_NOT_RESET               0x1
#define   SPSS_TIC_RESET_DISABLE___M                                      0xFFFFFFFF
#define   SPSS_TIC_RESET_DISABLE___S                                                   0
#define SPSS_SEC_HW_KEY0                                               (0xAC100600)
#define   SPSS_SEC_HW_KEY0__VAL___M                                       0xFFFFFFFF
#define   SPSS_SEC_HW_KEY0__VAL___S                                                    0
#define   SPSS_SEC_HW_KEY0___M                                            0xFFFFFFFF
#define   SPSS_SEC_HW_KEY0___S                                                         0
#define SPSS_SEC_HW_KEY1                                               (0xAC100604)
#define   SPSS_SEC_HW_KEY1__VAL___M                                       0xFFFFFFFF
#define   SPSS_SEC_HW_KEY1__VAL___S                                                    0
#define   SPSS_SEC_HW_KEY1___M                                            0xFFFFFFFF
#define   SPSS_SEC_HW_KEY1___S                                                         0
#define SPSS_SEC_HW_KEY2                                               (0xAC100608)
#define   SPSS_SEC_HW_KEY2__VAL___M                                       0xFFFFFFFF
#define   SPSS_SEC_HW_KEY2__VAL___S                                                    0
#define   SPSS_SEC_HW_KEY2___M                                            0xFFFFFFFF
#define   SPSS_SEC_HW_KEY2___S                                                         0
#define SPSS_SEC_HW_KEY3                                               (0xAC10060C)
#define   SPSS_SEC_HW_KEY3__VAL___M                                       0xFFFFFFFF
#define   SPSS_SEC_HW_KEY3__VAL___S                                                    0
#define   SPSS_SEC_HW_KEY3___M                                            0xFFFFFFFF
#define   SPSS_SEC_HW_KEY3___S                                                         0
#define SPSS_SEC_HW_KEY4                                               (0xAC100610)
#define   SPSS_SEC_HW_KEY4___M                                            0x00000001
#define   SPSS_SEC_HW_KEY4___S                                                         0
#define SPSS_SEC_HW_KEY5                                               (0xAC100614)
#define   SPSS_SEC_HW_KEY5___M                                            0x00000001
#define   SPSS_SEC_HW_KEY5___S                                                         0
#define SPSS_SEC_HW_KEY6                                               (0xAC100618)
#define   SPSS_SEC_HW_KEY6___M                                            0x00000001
#define   SPSS_SEC_HW_KEY6___S                                                         0
#define SPSS_SEC_HW_KEY7                                               (0xAC10061C)
#define   SPSS_SEC_HW_KEY7___M                                            0x00000001
#define   SPSS_SEC_HW_KEY7___S                                                         0

#endif   /* __QC_8x50_REG_H */