{
  "title": "Digital_Logic - Combinational_Circuit — Slot 2 (15 Questions)",
  "duration": 42,
  "sections": [
    {
      "name": "Combinational_Circuit — Slot 2",
      "questions": [
        {
          "id": 1,
          "question": "<p>For a binary half-subtractor having two inputs A and B, the correct set of logical outputs D(=A minus B) and X(=borrow) are <br><br><strong>(ISRO CSE 2016)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>\\(D=AB+\\bar{A}B, X=\\bar{A}B\\)</p>",
            "<b>B.</b> <p>\\(D=\\bar{A}B+A\\bar{B}, X=A\\bar{B}\\)</p>",
            "<b>C.</b> <p>\\(D=\\bar{A}B+A\\bar{B}, X=\\bar{A} B\\)</p>",
            "<b>D.</b> <p>\\(D=AB+\\bar{A}B, X=A\\bar{B}\\)</p>"
          ],
          "correct_answer": "<b>C.</b> <p>\\(D=\\bar{A}B+A\\bar{B}, X=\\bar{A} B\\)</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/55958/isro2016-9\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 2,
          "question": "<p>Consider an eight-bit ripple-carry Combinational Circuit for computing the sum of A and B, where A and B are integers represented in 2's complement form. If the decimal value of  A is one, the decimal value of B that leads to the longest latency for the sum to stabilize is ________. <br><br><strong>(GATE CSE 2016 SET-2)</strong></p>",
          "type": "numeric",
          "options": [],
          "correct_answer": "-1",
          "marks": 1,
          "negative_marks": 0,
          "explanation": "<a href=\"https://gateoverflow.in/39575/gate2016-2-7#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 3,
          "question": "<p>Consider the two cascaded 2-to-1 multiplexers as shown in the figure. <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Combinational_Circuit\\q30_c36da989.jpg\">  <br> The minimal sum of products form of the output X is <br><br><strong>(GATE CSE 2016 SET-1)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>\\(\\bar{P}\\bar{Q}+PQR\\)</p>",
            "<b>B.</b> <p>\\(\\bar{P}Q+QR\\)</p>",
            "<b>C.</b> <p>\\(PQ+\\bar{P}\\bar{Q}R\\)</p>",
            "<b>D.</b> <p>\\(\\bar{Q}\\bar{R}+PQR\\)</p>"
          ],
          "correct_answer": "<b>D.</b> <p>\\(\\bar{Q}\\bar{R}+PQR\\)</p>",
          "marks": 2,
          "negative_marks": 0.67,
          "explanation": "<a href=\"https://gateoverflow.in/39722/gate2016-1-30#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 4,
          "question": "<p>Minimum number of 2x1 multiplexers required to realize the following function, \\(f=\\bar{A} \\bar{B} C+\\bar{A} \\bar{B} \\bar{C}\\)<br>Assume that inputs are available only in true form and Boolean a constant 1 and 0 are available. <br><br><strong>(ISRO CSE 2015)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>1</p>",
            "<b>B.</b> <p>2</p>",
            "<b>C.</b> <p>3</p>",
            "<b>D.</b> <p>7</p>"
          ],
          "correct_answer": "<b>B.</b> <p>2</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/50782/isro2015-8\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 5,
          "question": "<p>If half adders and full adders are implements using gates, then for the addition of two 17 bit numbers (using minimum gates) the number of half adders and full adders required will be <br><br><strong>(ISRO CSE 2015)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>0,17</p>",
            "<b>B.</b> <p>16,1</p>",
            "<b>C.</b> <p>1,16</p>",
            "<b>D.</b> <p>8,8</p>"
          ],
          "correct_answer": "<b>C.</b> <p>1,16</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/19462/isro2015-7\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 6,
          "question": "<p>A half adder is implemented with XOR and AND gates. A full Combinational Circuit is implemented with two half Combinational Circuits and one OR gate. The propagation delay of an XOR gate is twice that of an AND/OR gate. The propagation delay of an AND/OR gate is 1.2 microseconds. A 4-bit ripple-carry binary Combinational Circuit is implemented by using four full Combinational Circuits. The total propagation time of this 4-bit binary Combinational Circuit in microseconds is____________. <br><br><strong>(GATE CSE 2015 SET-2)</strong></p>",
          "type": "numeric",
          "options": [],
          "correct_answer": "19.2",
          "marks": 2,
          "negative_marks": 0,
          "explanation": "<a href=\"https://gateoverflow.in/8250/gate2015-2-55#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 7,
          "question": "<p>Consider the following combinational function block involving four Boolean variables x, y, a, b where x, a, b are inputs and y is the output.<pre><code> f (x, y, a, b)\n{\n    if (x is 1) y = a; \n    else y = b;\n} </code></pre>\nWhich one of the following digital logic blocks is the most suitable for implementing this function? <br><br><strong>(GATE CSE 2014 SET-3)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>Full adder</p>",
            "<b>B.</b> <p>Priority encoder</p>",
            "<b>C.</b> <p>Multiplexor</p>",
            "<b>D.</b> <p>Flip-flop</p>"
          ],
          "correct_answer": "<b>C.</b> <p>Multiplexor</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/2042/gate2014-3-8#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 8,
          "question": "<p>Consider the 4-to-1 multiplexer with two lines S1 and S0 given below. <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Combinational_Circuit\\q45_b1af9dd8.jpg\">  <br>  The minimal sum of-products form of the Boolean expression for the output F of the multiplexer is <br><br><strong>(GATE CSE 2014 SET-1)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>\\(\\bar{P}Q+Q\\bar{R}+P\\bar{Q}R\\)</p>",
            "<b>B.</b> <p>\\(\\bar{P}Q+\\bar{P}Q\\bar{R}+PQ\\bar{R}+P\\bar{Q}R\\)</p>",
            "<b>C.</b> <p>\\(\\bar{P}QR+\\bar{P}Q\\bar{R}+Q\\bar{R}+P\\bar{Q}R\\)</p>",
            "<b>D.</b> <p>\\(PQ\\bar{R}\\)</p>"
          ],
          "correct_answer": "<b>A.</b> <p>\\(\\bar{P}Q+Q\\bar{R}+P\\bar{Q}R\\)</p>",
          "marks": 2,
          "negative_marks": 0.67,
          "explanation": "<a href=\"https://gateoverflow.in/1923/gate2014-1-45#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 9,
          "question": "<p>How many programmable fuses are required in a PLA which takes 16 inputs and gives 8 outputs? It has to use 8 OR gates and 32 AND gates. <br><br><strong>(ISRO CSE 2013)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>1032</p>",
            "<b>B.</b> <p>776</p>",
            "<b>C.</b> <p>1284</p>",
            "<b>D.</b> <p>1536</p>"
          ],
          "correct_answer": "<b>C.</b> <p>1284</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/43964/isro-2013-29\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 10,
          "question": "<p>In the following truth table, V = 1 if and only if the input is valid. <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Combinational_Circuit\\q5_f3a25897.jpg\"> <br> What function does the truth table represent? <br><br><strong>(GATE CSE 2013)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>Priority encoder</p>",
            "<b>B.</b> <p>Decoder</p>",
            "<b>C.</b> <p>Multiplexer</p>",
            "<b>D.</b> <p>Demultiplexer</p>"
          ],
          "correct_answer": "<b>A.</b> <p>Priority encoder</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/1414/gate2013-5#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 11,
          "question": "<p>How many 3-to-8 line decoders with an enable input are needed to construct a 6-to-64 line decoder without using any other logic gates? <br><br><strong>(ISRO CSE 2011)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>7</p>",
            "<b>B.</b> <p>8</p>",
            "<b>C.</b> <p>9</p>",
            "<b>D.</b> <p>10</p>"
          ],
          "correct_answer": "<b>C.</b> <p>9</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/1206/gate2007-8-isro2011-31\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 12,
          "question": "<p>The Boolean expression for the output f of the multiplexer shown below is <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Combinational_Circuit\\q9_a0a5ecab.jpg\"> <br><br><strong>(GATE CSE 2010)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>\\(\\overline{P\\bigoplus Q\\bigoplus R}\\)</p>",
            "<b>B.</b> <p>\\(P\\bigoplus Q\\bigoplus R\\)</p>",
            "<b>C.</b> <p>P+Q+R</p>",
            "<b>D.</b> <p>\\(\\overline{P+Q+R}\\)</p>"
          ],
          "correct_answer": "<b>B.</b> <p>\\(P\\bigoplus Q\\bigoplus R\\)</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/2182/gate2010-9#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 13,
          "question": "<p>The logic operations of two combinational circuits in Figure-I and Figure -II are<br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Combinational_Circuit\\q26_7e078718.jpg\"><br> <br><br><strong>(ISRO CSE 2008)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>entirely different</p>",
            "<b>B.</b> <p>identical</p>",
            "<b>C.</b> <p>complementary</p>",
            "<b>D.</b> <p>dual</p>"
          ],
          "correct_answer": "<b>A.</b> <p>entirely different</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/49903/isro2008-26\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 14,
          "question": "<p>How many 2-input multiplexers are required to construct a \\(2^{10}\\)-input multiplexer? <br><br><strong>(ISRO CSE 2008)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>1023</p>",
            "<b>B.</b> <p>31</p>",
            "<b>C.</b> <p>10</p>",
            "<b>D.</b> <p>127</p>"
          ],
          "correct_answer": "<b>A.</b> <p>1023</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/49891/isro2008-22\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 15,
          "question": "<p>What Boolean function does the circuit below realize?<br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Combinational_Circuit\\q9_43e48617.jpg\"><br> <br><br><strong>(GATE IT 2008)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>\\(xz + \\bar{x}\\bar{z}\\)</p>",
            "<b>B.</b> <p>\\(x\\bar{z} + \\bar{x}{z}\\)</p>",
            "<b>C.</b> <p>\\(\\bar{x}\\bar{y} + {y}{z}\\)</p>",
            "<b>D.</b> <p>\\(xy + \\bar{y}\\bar{z}\\)</p>"
          ],
          "correct_answer": "<b>B.</b> <p>\\(x\\bar{z} + \\bar{x}{z}\\)</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/3269/gate2008-it-9\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        }
      ]
    }
  ]
}