Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Wed Feb 20 15:24:32 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_mux
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.686        0.000                      0               262433       12.225        0.000                       0                524653  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 12.500}       25.000          40.000          
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 9.686        0.000                      0               262433       12.225        0.000                       0                393519  
clk_wrapper                                                                             498.562        0.000                       0                131134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        9.686ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.686ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_3_rep_2_rep_93[131076]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk rise@25.000ns - clk rise@0.000ns)
  Data Path Delay:        15.023ns  (logic 1.141ns (7.595%)  route 13.882ns (92.405%))
  Logic Levels:           7  (LUT3=5 LUT6=2)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 28.404 - 25.000 ) 
    Source Clock Delay      (SCD):    4.127ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.986ns (routing 1.491ns, distribution 1.495ns)
  Clock Net Delay (Destination): 2.574ns (routing 1.362ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=393518, routed)      2.986     4.127    shift_reg_tap_i/clk_c
    SLICE_X103Y383       FDRE                                         r  shift_reg_tap_i/sr_3_rep_2_rep_93[131076]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y383       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     4.223 r  shift_reg_tap_i/sr_3_rep_2_rep_93[131076]/Q
                         net (fo=208, routed)         9.393    13.616    mux_1/input_slr_rep_2_rep_93_0
    SLICE_X155Y561       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149    13.765 r  mux_1/output_507[18]/O
                         net (fo=1, routed)           0.592    14.357    mux_1/output_507[18]
    SLICE_X145Y571       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178    14.535 r  mux_1/output_509[18]/O
                         net (fo=1, routed)           0.724    15.259    mux_1/output_509[18]
    SLICE_X145Y516       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.116    15.375 r  mux_1/output_510[18]/O
                         net (fo=1, routed)           0.722    16.097    mux_1/output_510[18]
    SLICE_X123Y516       LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    16.245 r  mux_1/output_1023_18_.g2/O
                         net (fo=1, routed)           0.595    16.840    mux_1/g2_222
    SLICE_X117Y504       LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182    17.022 r  mux_1/output_1023_18_.g0/O
                         net (fo=1, routed)           1.562    18.584    mux_1/output_1023[18]
    SLICE_X76Y485        LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.122    18.706 r  mux_1/output_4095_18_.g2_lut6_2_o5/O
                         net (fo=1, routed)           0.224    18.930    mux_1/g1_1
    SLICE_X76Y485        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150    19.080 r  mux_1/output_4095_18_.g0/O
                         net (fo=1, routed)           0.070    19.150    shift_reg_tap_o/output_vector[19]
    SLICE_X76Y485        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       25.000    25.000 r  
    AV33                                              0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510    25.510 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000    25.510    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.510 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    25.806    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    25.830 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=393518, routed)      2.574    28.404    shift_reg_tap_o/clk_c
    SLICE_X76Y485        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[19]/C
                         clock pessimism              0.440    28.844    
                         clock uncertainty           -0.035    28.809    
    SLICE_X76Y485        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027    28.836    shift_reg_tap_o/sr_p.sr_1[19]
  -------------------------------------------------------------------
                         required time                         28.836    
                         arrival time                         -19.150    
  -------------------------------------------------------------------
                         slack                                  9.686    

Slack (MET) :             9.686ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_3_rep_2_rep_93[131076]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk rise@25.000ns - clk rise@0.000ns)
  Data Path Delay:        15.023ns  (logic 1.141ns (7.595%)  route 13.882ns (92.405%))
  Logic Levels:           7  (LUT3=5 LUT6=2)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 28.404 - 25.000 ) 
    Source Clock Delay      (SCD):    4.127ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.986ns (routing 1.491ns, distribution 1.495ns)
  Clock Net Delay (Destination): 2.574ns (routing 1.362ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=393518, routed)      2.986     4.127    shift_reg_tap_i/clk_c
    SLICE_X103Y383       FDRE                                         r  shift_reg_tap_i/sr_3_rep_2_rep_93[131076]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y383       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     4.223 f  shift_reg_tap_i/sr_3_rep_2_rep_93[131076]/Q
                         net (fo=208, routed)         9.393    13.616    mux_1/input_slr_rep_2_rep_93_0
    SLICE_X155Y561       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149    13.765 r  mux_1/output_507[18]/O
                         net (fo=1, routed)           0.592    14.357    mux_1/output_507[18]
    SLICE_X145Y571       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178    14.535 r  mux_1/output_509[18]/O
                         net (fo=1, routed)           0.724    15.259    mux_1/output_509[18]
    SLICE_X145Y516       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.116    15.375 r  mux_1/output_510[18]/O
                         net (fo=1, routed)           0.722    16.097    mux_1/output_510[18]
    SLICE_X123Y516       LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    16.245 r  mux_1/output_1023_18_.g2/O
                         net (fo=1, routed)           0.595    16.840    mux_1/g2_222
    SLICE_X117Y504       LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182    17.022 r  mux_1/output_1023_18_.g0/O
                         net (fo=1, routed)           1.562    18.584    mux_1/output_1023[18]
    SLICE_X76Y485        LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.122    18.706 r  mux_1/output_4095_18_.g2_lut6_2_o5/O
                         net (fo=1, routed)           0.224    18.930    mux_1/g1_1
    SLICE_X76Y485        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150    19.080 r  mux_1/output_4095_18_.g0/O
                         net (fo=1, routed)           0.070    19.150    shift_reg_tap_o/output_vector[19]
    SLICE_X76Y485        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       25.000    25.000 r  
    AV33                                              0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510    25.510 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000    25.510    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.510 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    25.806    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    25.830 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=393518, routed)      2.574    28.404    shift_reg_tap_o/clk_c
    SLICE_X76Y485        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[19]/C
                         clock pessimism              0.440    28.844    
                         clock uncertainty           -0.035    28.809    
    SLICE_X76Y485        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027    28.836    shift_reg_tap_o/sr_p.sr_1[19]
  -------------------------------------------------------------------
                         required time                         28.836    
                         arrival time                         -19.150    
  -------------------------------------------------------------------
                         slack                                  9.686    

Slack (MET) :             9.686ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_3_rep_2_rep_93[131076]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk rise@25.000ns - clk rise@0.000ns)
  Data Path Delay:        15.023ns  (logic 1.141ns (7.595%)  route 13.882ns (92.405%))
  Logic Levels:           7  (LUT3=5 LUT6=2)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 28.404 - 25.000 ) 
    Source Clock Delay      (SCD):    4.127ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.986ns (routing 1.491ns, distribution 1.495ns)
  Clock Net Delay (Destination): 2.574ns (routing 1.362ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=393518, routed)      2.986     4.127    shift_reg_tap_i/clk_c
    SLICE_X103Y383       FDRE                                         r  shift_reg_tap_i/sr_3_rep_2_rep_93[131076]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y383       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     4.223 r  shift_reg_tap_i/sr_3_rep_2_rep_93[131076]/Q
                         net (fo=208, routed)         9.393    13.616    mux_1/input_slr_rep_2_rep_93_0
    SLICE_X155Y561       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149    13.765 f  mux_1/output_507[18]/O
                         net (fo=1, routed)           0.592    14.357    mux_1/output_507[18]
    SLICE_X145Y571       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178    14.535 f  mux_1/output_509[18]/O
                         net (fo=1, routed)           0.724    15.259    mux_1/output_509[18]
    SLICE_X145Y516       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.116    15.375 f  mux_1/output_510[18]/O
                         net (fo=1, routed)           0.722    16.097    mux_1/output_510[18]
    SLICE_X123Y516       LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    16.245 f  mux_1/output_1023_18_.g2/O
                         net (fo=1, routed)           0.595    16.840    mux_1/g2_222
    SLICE_X117Y504       LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182    17.022 f  mux_1/output_1023_18_.g0/O
                         net (fo=1, routed)           1.562    18.584    mux_1/output_1023[18]
    SLICE_X76Y485        LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.122    18.706 f  mux_1/output_4095_18_.g2_lut6_2_o5/O
                         net (fo=1, routed)           0.224    18.930    mux_1/g1_1
    SLICE_X76Y485        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150    19.080 f  mux_1/output_4095_18_.g0/O
                         net (fo=1, routed)           0.070    19.150    shift_reg_tap_o/output_vector[19]
    SLICE_X76Y485        FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       25.000    25.000 r  
    AV33                                              0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510    25.510 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000    25.510    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.510 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    25.806    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    25.830 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=393518, routed)      2.574    28.404    shift_reg_tap_o/clk_c
    SLICE_X76Y485        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[19]/C
                         clock pessimism              0.440    28.844    
                         clock uncertainty           -0.035    28.809    
    SLICE_X76Y485        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027    28.836    shift_reg_tap_o/sr_p.sr_1[19]
  -------------------------------------------------------------------
                         required time                         28.836    
                         arrival time                         -19.150    
  -------------------------------------------------------------------
                         slack                                  9.686    

Slack (MET) :             9.686ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_3_rep_2_rep_93[131076]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk rise@25.000ns - clk rise@0.000ns)
  Data Path Delay:        15.023ns  (logic 1.141ns (7.595%)  route 13.882ns (92.405%))
  Logic Levels:           7  (LUT3=5 LUT6=2)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 28.404 - 25.000 ) 
    Source Clock Delay      (SCD):    4.127ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.986ns (routing 1.491ns, distribution 1.495ns)
  Clock Net Delay (Destination): 2.574ns (routing 1.362ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=393518, routed)      2.986     4.127    shift_reg_tap_i/clk_c
    SLICE_X103Y383       FDRE                                         r  shift_reg_tap_i/sr_3_rep_2_rep_93[131076]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y383       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     4.223 f  shift_reg_tap_i/sr_3_rep_2_rep_93[131076]/Q
                         net (fo=208, routed)         9.393    13.616    mux_1/input_slr_rep_2_rep_93_0
    SLICE_X155Y561       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149    13.765 f  mux_1/output_507[18]/O
                         net (fo=1, routed)           0.592    14.357    mux_1/output_507[18]
    SLICE_X145Y571       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178    14.535 f  mux_1/output_509[18]/O
                         net (fo=1, routed)           0.724    15.259    mux_1/output_509[18]
    SLICE_X145Y516       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.116    15.375 f  mux_1/output_510[18]/O
                         net (fo=1, routed)           0.722    16.097    mux_1/output_510[18]
    SLICE_X123Y516       LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    16.245 f  mux_1/output_1023_18_.g2/O
                         net (fo=1, routed)           0.595    16.840    mux_1/g2_222
    SLICE_X117Y504       LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182    17.022 f  mux_1/output_1023_18_.g0/O
                         net (fo=1, routed)           1.562    18.584    mux_1/output_1023[18]
    SLICE_X76Y485        LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.122    18.706 f  mux_1/output_4095_18_.g2_lut6_2_o5/O
                         net (fo=1, routed)           0.224    18.930    mux_1/g1_1
    SLICE_X76Y485        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150    19.080 f  mux_1/output_4095_18_.g0/O
                         net (fo=1, routed)           0.070    19.150    shift_reg_tap_o/output_vector[19]
    SLICE_X76Y485        FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       25.000    25.000 r  
    AV33                                              0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510    25.510 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000    25.510    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.510 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    25.806    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    25.830 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=393518, routed)      2.574    28.404    shift_reg_tap_o/clk_c
    SLICE_X76Y485        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[19]/C
                         clock pessimism              0.440    28.844    
                         clock uncertainty           -0.035    28.809    
    SLICE_X76Y485        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027    28.836    shift_reg_tap_o/sr_p.sr_1[19]
  -------------------------------------------------------------------
                         required time                         28.836    
                         arrival time                         -19.150    
  -------------------------------------------------------------------
                         slack                                  9.686    

Slack (MET) :             10.137ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_3_rep_2_rep_93[131076]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk rise@25.000ns - clk rise@0.000ns)
  Data Path Delay:        14.563ns  (logic 0.983ns (6.750%)  route 13.580ns (93.250%))
  Logic Levels:           7  (LUT3=5 LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.395ns = ( 28.395 - 25.000 ) 
    Source Clock Delay      (SCD):    4.127ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.986ns (routing 1.491ns, distribution 1.495ns)
  Clock Net Delay (Destination): 2.565ns (routing 1.362ns, distribution 1.203ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=393518, routed)      2.986     4.127    shift_reg_tap_i/clk_c
    SLICE_X103Y383       FDRE                                         r  shift_reg_tap_i/sr_3_rep_2_rep_93[131076]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y383       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     4.223 r  shift_reg_tap_i/sr_3_rep_2_rep_93[131076]/Q
                         net (fo=208, routed)         9.317    13.540    mux_1/input_slr_rep_2_rep_93_0
    SLICE_X159Y574       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100    13.640 r  mux_1/output_507[12]/O
                         net (fo=1, routed)           0.585    14.225    mux_1/output_507[12]
    SLICE_X146Y574       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062    14.287 r  mux_1/output_509[12]/O
                         net (fo=1, routed)           0.698    14.985    mux_1/output_509[12]
    SLICE_X146Y523       LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182    15.167 r  mux_1/output_510[12]/O
                         net (fo=1, routed)           0.696    15.863    mux_1/output_510[12]
    SLICE_X120Y523       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148    16.011 r  mux_1/output_1023_12_.g2/O
                         net (fo=1, routed)           0.459    16.470    mux_1/g2_204
    SLICE_X116Y509       LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148    16.618 r  mux_1/output_1023_12_.g0/O
                         net (fo=1, routed)           1.293    17.911    mux_1/output_1023[12]
    SLICE_X77Y509        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100    18.011 r  mux_1/output_4095_12_.g1/O
                         net (fo=1, routed)           0.474    18.485    mux_1/g1_169
    SLICE_X77Y486        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147    18.632 r  mux_1/output_4095_12_.g0/O
                         net (fo=1, routed)           0.058    18.690    shift_reg_tap_o/output_vector[13]
    SLICE_X77Y486        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       25.000    25.000 r  
    AV33                                              0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510    25.510 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000    25.510    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.510 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    25.806    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    25.830 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=393518, routed)      2.565    28.395    shift_reg_tap_o/clk_c
    SLICE_X77Y486        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[13]/C
                         clock pessimism              0.440    28.835    
                         clock uncertainty           -0.035    28.800    
    SLICE_X77Y486        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    28.827    shift_reg_tap_o/sr_p.sr_1[13]
  -------------------------------------------------------------------
                         required time                         28.827    
                         arrival time                         -18.690    
  -------------------------------------------------------------------
                         slack                                 10.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         25.000      23.501     BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         25.000      24.450     SLICE_X23Y307   shift_reg_tap_i/sr_1[103028]/C
Min Period        n/a     FDRE/C    n/a            0.550         25.000      24.450     SLICE_X22Y306   shift_reg_tap_i/sr_1[103029]/C
Min Period        n/a     FDRE/C    n/a            0.550         25.000      24.450     SLICE_X159Y450  shift_reg_tap_i/sr_1[10302]/C
Min Period        n/a     FDRE/C    n/a            0.550         25.000      24.450     SLICE_X22Y307   shift_reg_tap_i/sr_1[103030]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X159Y450  shift_reg_tap_i/sr_1[10302]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X159Y450  shift_reg_tap_i/sr_1[10303]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X110Y457  shift_reg_tap_i/sr_1[16988]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X110Y457  shift_reg_tap_i/sr_1[16989]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X110Y457  shift_reg_tap_i/sr_1[16990]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X23Y307   shift_reg_tap_i/sr_1[103028]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X22Y306   shift_reg_tap_i/sr_1[103029]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X22Y307   shift_reg_tap_i/sr_1[103030]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X23Y312   shift_reg_tap_i/sr_1[103034]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X23Y312   shift_reg_tap_i/sr_1[103035]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X134Y484         lsfr_1/output_vector[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X67Y354          lsfr_1/output_vector[100000]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X67Y354          lsfr_1/output_vector[100001]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X67Y354          lsfr_1/output_vector[100000]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X67Y354          lsfr_1/output_vector[100001]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X67Y354          lsfr_1/output_vector[100002]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X69Y354          lsfr_1/output_vector[100004]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X71Y354          lsfr_1/output_vector[100005]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X71Y354          lsfr_1/output_vector[100006]/C



