// Seed: 3386466308
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input tri id_2,
    input supply1 id_3,
    input tri0 id_4
);
  reg id_6;
  always @(posedge 1) begin
    id_6 <= 1;
  end
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1
    , id_6,
    input supply0 id_2,
    output tri id_3,
    input supply1 id_4
);
  id_7(
      1, id_0, id_4
  ); module_0(
      id_0, id_1, id_4, id_2, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_11(
      1, id_9
  );
  wire id_12 = id_10;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  reg   id_24;
  wire  id_25;
  uwire id_26;
  module_2(
      id_20, id_11, id_5, id_9, id_8, id_19, id_25, id_8, id_26, id_19
  );
  wire id_27;
  wire id_28;
  id_29 :
  assert property (@(posedge ~|id_18) id_1[1 : 1])
  else $display(1'b0);
  assign id_12 = id_3 !=? (1) ? 1 : 1;
  always @(1 >= {id_26{1 >= ~id_3}} or posedge 1) begin
    id_24 = #1 id_15 >= 1;
  end
  id_30(
      .id_0(id_10),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(1),
      .id_5(1),
      .id_6(1'b0 - 1),
      .id_7(~((id_11)))
  );
  assign id_29 = 1 ? id_24 : 1;
  assign id_15 = 1'h0 - id_9++;
endmodule
