# PARITY GENERATOR

Design, construct, and test a circuit that generates an even parity bit from four message bits.

Use XOR gates. 

Adding one more XOR gate, expand the circuit so that it generates an odd parity bit also.

see [document](https://gitlab.margay.ir/NimaYaqmuri/ComputerArchitectureLab/-/blob/master/Proteus/ParityGenerator/document.jpg) and [circuit](https://gitlab.margay.ir/NimaYaqmuri/ComputerArchitectureLab/-/blob/master/Proteus/ParityGenerator/circuit.png) of this section.