## 组合逻辑延迟
![[Pasted image 20231205140101.png]]
![[Pasted image 20231205140235.png]]
更改电路架构，可以减少延迟
![[Pasted image 20231205141315.png]]
延迟造成的故障glitch
![[Pasted image 20231205143410.png]]

1. 通过卡诺图，增添冗余项可以避免glitch
![[Pasted image 20231205144328.png]]
2. 延长采样时间可以避免glitch

## 触发器延迟
![[Pasted image 20231205145001.png]]

![[Pasted image 20231205145156.png]]
CL部分不能太快也不能太慢
![[Pasted image 20231205151311.png]]
因此采样频率$T_c$应该满足以下要求
不能让$t_{pd}$过大，会导致采样得到错误结果
不能让$t_{pd}$过小，会导致一个时钟周期内都在做无用功
![[Pasted image 20231205151701.png]]
同样地，$t_{cd}$也有要求
![[Pasted image 20231205153331.png]]
实际例子
![[Pasted image 20231205154658.png]]
![[Pasted image 20231205154803.png]]
可以通过增添gates来使$t_{cd}$变大,比如缓冲器
总结
![[Pasted image 20231205153613.png]]

## 时钟延迟
实际上不同位置上接收到的clock存在误差
![[Pasted image 20231205155723.png]]

![[Pasted image 20231205155710.png]]

![[Pasted image 20231205155919.png]]