<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AXI4Stream XUS VirtualTDL: XUS_TappedDelayLine_CARRY8 Entity Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AXI4Stream XUS VirtualTDL
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Generics">Generics</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Use_20Clauses">Use Clauses</a>  </div>
  <div class="headertitle">
<div class="title">XUS_TappedDelayLine_CARRY8 Entity Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>In this module the structure of the overall TDL in both cases of <em>SIM_VS_IMP = "IMP"</em> and <em>SIM_VS_IMP = "SIM"</em> is built, in a way that is described in the architecture description part. In both cases the length of the chain is determined by <em>NUM_TAP_TDL</em> and in input of the chain we have the <em>AsyncInput</em> which propagates with the physical intrinsic delay of the chain if <em>SIM_VS_IMP = "IMP", instead in case of *SIM_VS_IMP = "SIM"</em> the delays of the fictitious buffers are given by <em>CO_DELAY</em> for the <em>CO</em> outputs and by <em>O_DELAY</em> for the <em>O</em> outputs. In case we are in implementation we can choose whether to use the <em>CO_Taps</em> or the <em>O_Taps</em>.  
 <a href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#details">More...</a></p>
<div class="dynheader">
Inheritance diagram for XUS_TappedDelayLine_CARRY8:</div>
<div class="dyncontent">
<div class="center"><img src="class_x_u_s___tapped_delay_line___c_a_r_r_y8__inherit__graph.png" border="0" usemap="#_x_u_s___tapped_delay_line___c_a_r_r_y8_inherit__map" alt="Inheritance graph"/></div>
<map name="_x_u_s___tapped_delay_line___c_a_r_r_y8_inherit__map" id="_x_u_s___tapped_delay_line___c_a_r_r_y8_inherit__map">
<area shape="rect" title="In this module the structure of the overall TDL in both cases of SIM_VS_IMP = &quot;IMP&quot; and SIM_VS_IMP = ..." alt="" coords="141,80,307,121"/>
<area shape="rect" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html" title="This module basically manages the creation of a NUMBER_OF_TDL TDLs in parallel, with a NUM_TAP_TDL nu..." alt="" coords="93,169,355,196"/>
<area shape="rect" href="class_simulated___tapped_delay_line.html" title="Being a module used just in simulation phase, we need to have CO_DELAY and O_DELAY that are the value..." alt="" coords="121,5,327,32"/>
<area shape="rect" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html" title="The entity of this module can be described by the following images:" alt="" coords="5,251,213,278"/>
<area shape="rect" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html" title=" " alt="" coords="237,244,440,285"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for XUS_TappedDelayLine_CARRY8:</div>
<div class="dyncontent">
<div class="center"><img src="class_x_u_s___tapped_delay_line___c_a_r_r_y8__coll__graph.png" border="0" usemap="#_x_u_s___tapped_delay_line___c_a_r_r_y8_coll__map" alt="Collaboration graph"/></div>
<map name="_x_u_s___tapped_delay_line___c_a_r_r_y8_coll__map" id="_x_u_s___tapped_delay_line___c_a_r_r_y8_coll__map">
<area shape="rect" title="In this module the structure of the overall TDL in both cases of SIM_VS_IMP = &quot;IMP&quot; and SIM_VS_IMP = ..." alt="" coords="25,80,192,121"/>
<area shape="rect" href="class_simulated___tapped_delay_line.html" title="Being a module used just in simulation phase, we need to have CO_DELAY and O_DELAY that are the value..." alt="" coords="5,5,212,32"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8_1_1_behavioral.html">Behavioral</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">In order to build the chain of buffers , the module first computes (both for the PRE_TDL and the TDL) how many <em>CARRY8</em> we have to chain in order to get <em>NUM_TAP_TDL</em> buffers and <em>NUM_TAP_PRE_TDL</em>, by means of the function <em>Compute_NumCarryBlock</em>. We need to chain <em>NUM_CARRY_BLOCK_TDL</em> of <em>CARRY8</em>. In the following figure we can see the RTL structure of the chain of CARRY8 primitives:  <a href="class_x_u_s___tapped_delay_line___c_a_r_r_y8_1_1_behavioral.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:ae4f03c286607f3181e16b9aa12d0c6d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#ae4f03c286607f3181e16b9aa12d0c6d4">IEEE</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ae4f03c286607f3181e16b9aa12d0c6d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard IEEE library.  <a href="#ae4f03c286607f3181e16b9aa12d0c6d4"></a><br /></td></tr>
<tr class="memitem:a099d7649a33bb44048d09352dd453afc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#a099d7649a33bb44048d09352dd453afc">STD</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a099d7649a33bb44048d09352dd453afc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard.  <a href="#a099d7649a33bb44048d09352dd453afc"></a><br /></td></tr>
<tr class="memitem:afd13b50585152f6756d196bf3f1c52ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#afd13b50585152f6756d196bf3f1c52ac">UNISIM</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:afd13b50585152f6756d196bf3f1c52ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Xilinx Unisim library.  <a href="#afd13b50585152f6756d196bf3f1c52ac"></a><br /></td></tr>
<tr class="memitem:a9f49de6f5eed5b4488cba6c9cdd1c215"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#a9f49de6f5eed5b4488cba6c9cdd1c215">work</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Use_20Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:aa4b2b25246a821511120e3149b003563"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#aa4b2b25246a821511120e3149b003563">STD_LOGIC_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:aa4b2b25246a821511120e3149b003563"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard Logic Vector library.  <a href="#aa4b2b25246a821511120e3149b003563"></a><br /></td></tr>
<tr class="memitem:ae00f3f04545af57582ff10609eee23e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#ae00f3f04545af57582ff10609eee23e2">NUMERIC_STD</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:ae00f3f04545af57582ff10609eee23e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Numeric library.  <a href="#ae00f3f04545af57582ff10609eee23e2"></a><br /></td></tr>
<tr class="memitem:aa8c4e25998323a84db5b1fa701b92fcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#aa8c4e25998323a84db5b1fa701b92fcb">textio</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:aa8c4e25998323a84db5b1fa701b92fcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Textual Input/Output (only in simulation)  <a href="#aa8c4e25998323a84db5b1fa701b92fcb"></a><br /></td></tr>
<tr class="memitem:a0b4e29910fa9741df9382cff5f62bbdb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#a0b4e29910fa9741df9382cff5f62bbdb">VComponents</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:a0b4e29910fa9741df9382cff5f62bbdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Xilinx Unisim VComponent library.  <a href="#a0b4e29910fa9741df9382cff5f62bbdb"></a><br /></td></tr>
<tr class="memitem:a2b9c304bba72d0746d952c5849312599"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#a2b9c304bba72d0746d952c5849312599">LocalPackage_TDL</a>&#160;</td><td class="memItemRight" valign="bottom">   <b>Package</b><em><a class="el" href="class_local_package___t_d_l.html"> &lt;LocalPackage_TDL&gt;</a></td></tr>
<tr class="memdesc:a2b9c304bba72d0746d952c5849312599"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tapped Delay-Line local package.  <a href="#a2b9c304bba72d0746d952c5849312599"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Generics"></a>
Generics</h2></td></tr>
 <tr class="memitem:abeca324ac52b2aed2974629d8f581cad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#abeca324ac52b2aed2974629d8f581cad">SIM_VS_IMP</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">STRING</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; IMP &quot;</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:abeca324ac52b2aed2974629d8f581cad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simulation or Implementation.  <a href="#abeca324ac52b2aed2974629d8f581cad"></a><br /></td></tr>
<tr class="memitem:a1d382a7964d39a72ea7f5a1de7c07ebc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#a1d382a7964d39a72ea7f5a1de7c07ebc">CO_DELAY</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><b><a class="el" href="class_local_package___t_d_l.html#a19a7304d90b6168cb96d94f0aeb32449">TIME_ARRAY_TYPE</a></b> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a1d382a7964d39a72ea7f5a1de7c07ebc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Delay for CO in Simulation.  <a href="#a1d382a7964d39a72ea7f5a1de7c07ebc"></a><br /></td></tr>
<tr class="memitem:ad152055bc5a0e13245eb05575190fdd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#ad152055bc5a0e13245eb05575190fdd0">O_DELAY</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><b><a class="el" href="class_local_package___t_d_l.html#a19a7304d90b6168cb96d94f0aeb32449">TIME_ARRAY_TYPE</a></b> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:ad152055bc5a0e13245eb05575190fdd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Delay for O in Simulation.  <a href="#ad152055bc5a0e13245eb05575190fdd0"></a><br /></td></tr>
<tr class="memitem:abffd139ea89a5c44acc6a36c8c8a14fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#abffd139ea89a5c44acc6a36c8c8a14fb">NUM_TAP_TDL</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">POSITIVE</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4096</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:abffd139ea89a5c44acc6a36c8c8a14fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits of the TDL (number of buffers in the TDL)  <a href="#abffd139ea89a5c44acc6a36c8c8a14fb"></a><br /></td></tr>
<tr class="memitem:a102a2f146afcdd187cde02b2c746fadf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#a102a2f146afcdd187cde02b2c746fadf">NUM_TAP_PRE_TDL</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">INTEGER</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">256</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">256</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a102a2f146afcdd187cde02b2c746fadf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits of the PRE-Tapped Delay-Line (number of buffers in the PRE-TDL)  <a href="#a102a2f146afcdd187cde02b2c746fadf"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="3"><h2 class="groupheader"><a name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:a80ad79fcbc2377d71185d058ae327bc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#a80ad79fcbc2377d71185d058ae327bc4">AsyncInput</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a80ad79fcbc2377d71185d058ae327bc4"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Asynchronous input data.  <a href="#a80ad79fcbc2377d71185d058ae327bc4"></a><br /></td></tr>
<tr class="memitem:ae655bbe21ad143806bcf6970c6493435"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#ae655bbe21ad143806bcf6970c6493435">CO_Taps_TDL</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#abffd139ea89a5c44acc6a36c8c8a14fb">NUM_TAP_TDL</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae655bbe21ad143806bcf6970c6493435"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">CO Taps in output, AsyncInput delayed not inverted.  <a href="#ae655bbe21ad143806bcf6970c6493435"></a><br /></td></tr>
<tr class="memitem:a633c02ed9711b64f53ebafd9ccdbec7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#a633c02ed9711b64f53ebafd9ccdbec7a">O_Taps_TDL</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#abffd139ea89a5c44acc6a36c8c8a14fb">NUM_TAP_TDL</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a633c02ed9711b64f53ebafd9ccdbec7a"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">O Taps in output, AsyncInput delayed and inverted.  <a href="#a633c02ed9711b64f53ebafd9ccdbec7a"></a><br /></td></tr>
<tr class="memitem:ac07d87ece6681d3f310f6654d7a94dc5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#ac07d87ece6681d3f310f6654d7a94dc5">CO_Taps_preTDL</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#a102a2f146afcdd187cde02b2c746fadf">NUM_TAP_PRE_TDL</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ac07d87ece6681d3f310f6654d7a94dc5"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">CO Taps in output of the PRE-TDL, AsyncInput delayed not inverted.  <a href="#ac07d87ece6681d3f310f6654d7a94dc5"></a><br /></td></tr>
<tr class="memitem:a36aef79a4408f0ea320c2e0eb3468e4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#a36aef79a4408f0ea320c2e0eb3468e4d">O_Taps_preTDL</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#a102a2f146afcdd187cde02b2c746fadf">NUM_TAP_PRE_TDL</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a36aef79a4408f0ea320c2e0eb3468e4d"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">O Taps in output of the PRE-TDL, AsyncInput delayed and inverted.  <a href="#a36aef79a4408f0ea320c2e0eb3468e4d"></a><br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>In this module the structure of the overall TDL in both cases of <em>SIM_VS_IMP = "IMP"</em> and <em>SIM_VS_IMP = "SIM"</em> is built, in a way that is described in the architecture description part. In both cases the length of the chain is determined by <em>NUM_TAP_TDL</em> and in input of the chain we have the <em>AsyncInput</em> which propagates with the physical intrinsic delay of the chain if <em>SIM_VS_IMP = "IMP", instead in case of *SIM_VS_IMP = "SIM"</em> the delays of the fictitious buffers are given by <em>CO_DELAY</em> for the <em>CO</em> outputs and by <em>O_DELAY</em> for the <em>O</em> outputs. In case we are in implementation we can choose whether to use the <em>CO_Taps</em> or the <em>O_Taps</em>. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a80ad79fcbc2377d71185d058ae327bc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80ad79fcbc2377d71185d058ae327bc4">&#9670;&nbsp;</a></span>AsyncInput</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#a80ad79fcbc2377d71185d058ae327bc4">AsyncInput</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Asynchronous input data. </p>

</div>
</div>
<a id="a1d382a7964d39a72ea7f5a1de7c07ebc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d382a7964d39a72ea7f5a1de7c07ebc">&#9670;&nbsp;</a></span>CO_DELAY</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#a1d382a7964d39a72ea7f5a1de7c07ebc">CO_DELAY</a> <b><span class="vhdlchar"> </span></b> <b><b><a class="el" href="class_local_package___t_d_l.html#a19a7304d90b6168cb96d94f0aeb32449">TIME_ARRAY_TYPE</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Delay for CO in Simulation. </p>

</div>
</div>
<a id="ac07d87ece6681d3f310f6654d7a94dc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac07d87ece6681d3f310f6654d7a94dc5">&#9670;&nbsp;</a></span>CO_Taps_preTDL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#ac07d87ece6681d3f310f6654d7a94dc5">CO_Taps_preTDL</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#a102a2f146afcdd187cde02b2c746fadf">NUM_TAP_PRE_TDL</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CO Taps in output of the PRE-TDL, AsyncInput delayed not inverted. </p>

</div>
</div>
<a id="ae655bbe21ad143806bcf6970c6493435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae655bbe21ad143806bcf6970c6493435">&#9670;&nbsp;</a></span>CO_Taps_TDL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#ae655bbe21ad143806bcf6970c6493435">CO_Taps_TDL</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#abffd139ea89a5c44acc6a36c8c8a14fb">NUM_TAP_TDL</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CO Taps in output, AsyncInput delayed not inverted. </p>

</div>
</div>
<a id="ae4f03c286607f3181e16b9aa12d0c6d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4f03c286607f3181e16b9aa12d0c6d4">&#9670;&nbsp;</a></span>IEEE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#ae4f03c286607f3181e16b9aa12d0c6d4">IEEE</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Standard IEEE library. </p>

</div>
</div>
<a id="a2b9c304bba72d0746d952c5849312599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b9c304bba72d0746d952c5849312599">&#9670;&nbsp;</a></span>LocalPackage_TDL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#a2b9c304bba72d0746d952c5849312599">LocalPackage_TDL</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Tapped Delay-Line local package. </p>

</div>
</div>
<a id="a102a2f146afcdd187cde02b2c746fadf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a102a2f146afcdd187cde02b2c746fadf">&#9670;&nbsp;</a></span>NUM_TAP_PRE_TDL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#a102a2f146afcdd187cde02b2c746fadf">NUM_TAP_PRE_TDL</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">INTEGER</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">256</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">256</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Bits of the PRE-Tapped Delay-Line (number of buffers in the PRE-TDL) </p>

</div>
</div>
<a id="abffd139ea89a5c44acc6a36c8c8a14fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abffd139ea89a5c44acc6a36c8c8a14fb">&#9670;&nbsp;</a></span>NUM_TAP_TDL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#abffd139ea89a5c44acc6a36c8c8a14fb">NUM_TAP_TDL</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">POSITIVE</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4096</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Bits of the TDL (number of buffers in the TDL) </p>

</div>
</div>
<a id="ae00f3f04545af57582ff10609eee23e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae00f3f04545af57582ff10609eee23e2">&#9670;&nbsp;</a></span>NUMERIC_STD</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#ae00f3f04545af57582ff10609eee23e2">NUMERIC_STD</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Numeric library. </p>

</div>
</div>
<a id="ad152055bc5a0e13245eb05575190fdd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad152055bc5a0e13245eb05575190fdd0">&#9670;&nbsp;</a></span>O_DELAY</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#ad152055bc5a0e13245eb05575190fdd0">O_DELAY</a> <b><span class="vhdlchar"> </span></b> <b><b><a class="el" href="class_local_package___t_d_l.html#a19a7304d90b6168cb96d94f0aeb32449">TIME_ARRAY_TYPE</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Delay for O in Simulation. </p>

</div>
</div>
<a id="a36aef79a4408f0ea320c2e0eb3468e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36aef79a4408f0ea320c2e0eb3468e4d">&#9670;&nbsp;</a></span>O_Taps_preTDL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#a36aef79a4408f0ea320c2e0eb3468e4d">O_Taps_preTDL</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#a102a2f146afcdd187cde02b2c746fadf">NUM_TAP_PRE_TDL</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>O Taps in output of the PRE-TDL, AsyncInput delayed and inverted. </p>

</div>
</div>
<a id="a633c02ed9711b64f53ebafd9ccdbec7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a633c02ed9711b64f53ebafd9ccdbec7a">&#9670;&nbsp;</a></span>O_Taps_TDL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#a633c02ed9711b64f53ebafd9ccdbec7a">O_Taps_TDL</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#abffd139ea89a5c44acc6a36c8c8a14fb">NUM_TAP_TDL</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>O Taps in output, AsyncInput delayed and inverted. </p>

</div>
</div>
<a id="abeca324ac52b2aed2974629d8f581cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeca324ac52b2aed2974629d8f581cad">&#9670;&nbsp;</a></span>SIM_VS_IMP</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#abeca324ac52b2aed2974629d8f581cad">SIM_VS_IMP</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STRING</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; IMP &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Simulation or Implementation. </p>

</div>
</div>
<a id="a099d7649a33bb44048d09352dd453afc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a099d7649a33bb44048d09352dd453afc">&#9670;&nbsp;</a></span>STD</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#a099d7649a33bb44048d09352dd453afc">STD</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Standard. </p>

</div>
</div>
<a id="aa4b2b25246a821511120e3149b003563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4b2b25246a821511120e3149b003563">&#9670;&nbsp;</a></span>STD_LOGIC_1164</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#aa4b2b25246a821511120e3149b003563">STD_LOGIC_1164</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Standard Logic Vector library. </p>

</div>
</div>
<a id="aa8c4e25998323a84db5b1fa701b92fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8c4e25998323a84db5b1fa701b92fcb">&#9670;&nbsp;</a></span>textio</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#aa8c4e25998323a84db5b1fa701b92fcb">textio</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Textual Input/Output (only in simulation) </p>

</div>
</div>
<a id="afd13b50585152f6756d196bf3f1c52ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd13b50585152f6756d196bf3f1c52ac">&#9670;&nbsp;</a></span>UNISIM</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#afd13b50585152f6756d196bf3f1c52ac">UNISIM</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Xilinx Unisim library. </p>

</div>
</div>
<a id="a0b4e29910fa9741df9382cff5f62bbdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b4e29910fa9741df9382cff5f62bbdb">&#9670;&nbsp;</a></span>VComponents</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#a0b4e29910fa9741df9382cff5f62bbdb">VComponents</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Xilinx Unisim VComponent library. </p>

</div>
</div>
<a id="a9f49de6f5eed5b4488cba6c9cdd1c215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f49de6f5eed5b4488cba6c9cdd1c215">&#9670;&nbsp;</a></span>work</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#a9f49de6f5eed5b4488cba6c9cdd1c215">work</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4stream_xus_virtualtdl/hdl/<a class="el" href="_x_u_s___tapped_delay_line___c_a_r_r_y8_8vhd.html">XUS_TappedDelayLine_CARRY8.vhd</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
