#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000020d4e78d990 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000020d4e78db20 .scope module, "PC_tb" "PC_tb" 3 3;
 .timescale -9 -12;
v0000020d4e872fb0_0 .var "CLK", 0 0;
v0000020d4e873050_0 .net "PC", 31 0, v0000020d4e78dcb0_0;  1 drivers
v0000020d4e8ee030_0 .var "PCSrc", 0 0;
v0000020d4e8ee0d0_0 .net "PC_Plus_4", 31 0, L_0000020d4e8a33b0;  1 drivers
v0000020d4e8ee170_0 .var "Reset", 0 0;
v0000020d4e8ee210_0 .var "Result", 31 0;
S_0000020d4e872ce0 .scope module, "u_ProgramCounter" "ProgramCounter" 3 9, 4 1 0, S_0000020d4e78db20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 1 "PCSrc";
    .port_info 3 /INPUT 32 "Result";
    .port_info 4 /OUTPUT 32 "PC";
    .port_info 5 /OUTPUT 32 "PC_Plus_4";
v0000020d4e873920_0 .net "CLK", 0 0, v0000020d4e872fb0_0;  1 drivers
v0000020d4e78dcb0_0 .var "PC", 31 0;
v0000020d4e78dd50_0 .net "PCSrc", 0 0, v0000020d4e8ee030_0;  1 drivers
v0000020d4e78bc80_0 .net "PC_Plus_4", 31 0, L_0000020d4e8a33b0;  alias, 1 drivers
v0000020d4e78bd20_0 .net "Reset", 0 0, v0000020d4e8ee170_0;  1 drivers
v0000020d4e872e70_0 .net "Result", 31 0, v0000020d4e8ee210_0;  1 drivers
L_0000020d4e8ee2b8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000020d4e872f10_0 .net/2u *"_ivl_0", 31 0, L_0000020d4e8ee2b8;  1 drivers
E_0000020d4e8a7620 .event posedge, v0000020d4e78bd20_0, v0000020d4e873920_0;
L_0000020d4e8a33b0 .arith/sum 32, v0000020d4e78dcb0_0, L_0000020d4e8ee2b8;
    .scope S_0000020d4e872ce0;
T_0 ;
    %wait E_0000020d4e8a7620;
    %load/vec4 v0000020d4e78bd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020d4e78dcb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020d4e78dd50_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0000020d4e872e70_0;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0000020d4e78bc80_0;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0000020d4e78dcb0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020d4e78db20;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0000020d4e872fb0_0;
    %inv;
    %store/vec4 v0000020d4e872fb0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020d4e78db20;
T_2 ;
    %vpi_call/w 3 24 "$dumpfile", "Simulation_Source/PC.vcd" {0 0 0};
    %vpi_call/w 3 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020d4e78db20 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d4e872fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d4e8ee170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d4e8ee030_0, 0, 1;
    %pushi/vec4 689220430, 0, 32;
    %store/vec4 v0000020d4e8ee210_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d4e8ee170_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d4e8ee030_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d4e8ee030_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 36 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\Simulation_Source\PC_tb.v";
    ".\Design_Source\ProgramCounter.v";
