open! Core
open! Hardcaml
open! Hardcaml_networking
open! Udp

module Duplex_circuit =
  Circuit.With_interface (Udp_duplex_mac_top.I) (Udp_duplex_mac_top.O)

module Tx_path_circuit =
  Circuit.With_interface (Udp_duplex_mac_top.Tx_path.I) (Udp_duplex_mac_top.Tx_path.O)

module Rx_path_circuit =
  Circuit.With_interface (Udp_duplex_mac_top.Rx_path.I) (Udp_duplex_mac_top.Rx_path.O)

type design =
  { top : Circuit.t
  ; database : Circuit_database.t
  }

let build ~flatten_design =
  let scope = Scope.create ~flatten_design () in
  let top =
    Duplex_circuit.create_exn
      ~name:"udp_duplex_hierarchy_test"
      (Udp_duplex_mac_top.create scope)
  in
  { top; database = Scope.circuit_database scope }
;;

let build_tx_path ~flatten_design =
  let scope = Scope.create ~flatten_design () in
  let top =
    Tx_path_circuit.create_exn
      ~name:"udp_ipv4_tx_hierarchy_test"
      (Udp_duplex_mac_top.Tx_path.create scope)
  in
  { top; database = Scope.circuit_database scope }
;;

let build_rx_path ~flatten_design =
  let scope = Scope.create ~flatten_design () in
  let top =
    Rx_path_circuit.create_exn
      ~name:"udp_ipv4_rx_hierarchy_test"
      (Udp_duplex_mac_top.Rx_path.create scope)
  in
  { top; database = Scope.circuit_database scope }
;;

let sorted_circuit_names database =
  Circuit_database.get_circuits database
  |> List.map ~f:Circuit.name
  |> List.sort ~compare:String.compare
;;

let sorted_ports get_ports circuit =
  get_ports circuit
  |> List.map ~f:(fun signal -> List.hd_exn (Signal.names signal), Signal.width signal)
  |> List.sort ~compare:[%compare: string * int]
;;

let sorted_instantiations circuit =
  Circuit.instantiations circuit
  |> List.map ~f:(fun instantiation -> instantiation.instantiation.circuit_name)
  |> List.sort ~compare:String.compare
;;

let find_exn database name =
  Circuit_database.find database ~mangled_name:name
  |> Option.value_exn ~message:("missing circuit implementation: " ^ name)
;;

let expected_children =
  [ "hardcaml_async_fifo"
  ; "ipv4_rx"
  ; "ipv4_tx"
  ; "mac_rx_path"
  ; "mac_top"
  ; "mac_tx_path"
  ; "rx_byte_assembler"
  ; "rx_controller"
  ; "rx_crc"
  ; "rx_datapath"
  ; "tx_byte_disassembler"
  ; "tx_controller"
  ; "tx_crc"
  ; "tx_datapath"
  ; "tx_payload_fifo"
  ; "udp_ipv4_rx"
  ; "udp_ipv4_tx"
  ; "udp_rx"
  ; "udp_tx"
  ]
;;

let%test_unit "the duplex stack records and emits the IPv4 and UDP implementations" =
  let design = build ~flatten_design:false in
  [%test_result: string list]
    (sorted_circuit_names design.database)
    ~expect:expected_children;
  let emitted =
    Rtl.create ~database:design.database Verilog [ design.top ]
    |> Rtl.Hierarchical_circuits.subcircuits
    |> List.map ~f:Rtl.Circuit_instance.module_name
    |> List.sort ~compare:String.compare
  in
  [%test_result: string list] emitted ~expect:expected_children;
  let unresolved =
    Hierarchy.fold design.top design.database ~init:[] ~f:(fun unresolved circuit inst ->
      match circuit, inst with
      | None, Some inst -> inst.circuit_name :: unresolved
      | _ -> unresolved)
  in
  [%test_result: string list] unresolved ~expect:[];
  [%test_result: string list]
    (sorted_instantiations design.top)
    ~expect:[ "mac_top"; "udp_ipv4_rx"; "udp_ipv4_tx" ];
  [%test_result: string list]
    (sorted_instantiations (find_exn design.database "mac_top"))
    ~expect:[ "hardcaml_async_fifo"; "mac_rx_path"; "mac_tx_path" ];
  [%test_result: string list]
    (sorted_instantiations (find_exn design.database "udp_ipv4_tx"))
    ~expect:[ "ipv4_tx"; "udp_tx" ];
  [%test_result: string list]
    (sorted_instantiations (find_exn design.database "udp_ipv4_rx"))
    ~expect:[ "ipv4_rx"; "udp_rx" ];
  let rtl =
    Rtl.create ~database:design.database Verilog [ design.top ]
    |> Rtl.full_hierarchy
    |> Rope.to_string
  in
  assert (String.is_substring rtl ~substring:"module udp_ipv4_rx");
  assert (String.is_substring rtl ~substring:"module udp_ipv4_tx");
  assert (String.is_substring rtl ~substring:"module ipv4_rx");
  assert (String.is_substring rtl ~substring:"module ipv4_tx");
  assert (String.is_substring rtl ~substring:"module udp_rx");
  assert (String.is_substring rtl ~substring:"module udp_tx");
  assert (String.is_substring rtl ~substring:"module mac_top")
;;

let%test_unit "flat and hierarchical duplex stacks expose identical ports" =
  let flat = build ~flatten_design:true in
  let hierarchical = build ~flatten_design:false in
  [%test_result: (string * int) list]
    (sorted_ports Circuit.inputs hierarchical.top)
    ~expect:(sorted_ports Circuit.inputs flat.top);
  [%test_result: (string * int) list]
    (sorted_ports Circuit.outputs hierarchical.top)
    ~expect:(sorted_ports Circuit.outputs flat.top);
  [%test_result: int]
    (List.length (Circuit_database.get_circuits flat.database))
    ~expect:0;
  [%test_result: int] (List.length (Circuit.instantiations flat.top)) ~expect:0
;;

let%test_unit "the protocol paths are reusable single-clock standalone hierarchies" =
  let tx_flat = build_tx_path ~flatten_design:true in
  let tx_hierarchical = build_tx_path ~flatten_design:false in
  let rx_flat = build_rx_path ~flatten_design:true in
  let rx_hierarchical = build_rx_path ~flatten_design:false in
  [%test_result: string list]
    (sorted_circuit_names tx_hierarchical.database)
    ~expect:[ "ipv4_tx"; "udp_tx" ];
  [%test_result: string list]
    (sorted_circuit_names rx_hierarchical.database)
    ~expect:[ "ipv4_rx"; "udp_rx" ];
  [%test_result: (string * int) list]
    (sorted_ports Circuit.inputs tx_hierarchical.top)
    ~expect:(sorted_ports Circuit.inputs tx_flat.top);
  [%test_result: (string * int) list]
    (sorted_ports Circuit.outputs tx_hierarchical.top)
    ~expect:(sorted_ports Circuit.outputs tx_flat.top);
  [%test_result: (string * int) list]
    (sorted_ports Circuit.inputs rx_hierarchical.top)
    ~expect:(sorted_ports Circuit.inputs rx_flat.top);
  [%test_result: (string * int) list]
    (sorted_ports Circuit.outputs rx_hierarchical.top)
    ~expect:(sorted_ports Circuit.outputs rx_flat.top);
  [%test_result: string list]
    (Circuit.inputs tx_hierarchical.top
     |> List.filter_map ~f:(fun signal ->
       let name = List.hd_exn (Signal.names signal) in
       Option.some_if (String.is_substring name ~substring:"clock") name))
    ~expect:[ "clock_i" ];
  [%test_result: string list]
    (Circuit.inputs rx_hierarchical.top
     |> List.filter_map ~f:(fun signal ->
       let name = List.hd_exn (Signal.names signal) in
       Option.some_if (String.is_substring name ~substring:"clock") name))
    ~expect:[ "clock_i" ]
;;
