# seniordesignproject
RISC V core Implemented in Verilog 
