#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1ed5840 .scope module, "syscall" "syscall" 2 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syscallControl"
    .port_info 1 /INPUT 32 "v0"
    .port_info 2 /INPUT 32 "a0"
o0x7f17b4c3d018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1ed4830_0 .net "a0", 31 0, o0x7f17b4c3d018;  0 drivers
o0x7f17b4c3d048 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f01af0_0 .net "syscallControl", 0 0, o0x7f17b4c3d048;  0 drivers
o0x7f17b4c3d078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1f01bb0_0 .net "v0", 31 0, o0x7f17b4c3d078;  0 drivers
E_0x1ed1aa0 .event edge, v0x1f01af0_0, v0x1f01bb0_0, v0x1ed4830_0;
S_0x1ed0d50 .scope module, "testbench" "testbench" 3 21;
 .timescale 0 0;
v0x1f0dd50_0 .net "ALUResult", 31 0, v0x1f02130_0;  1 drivers
v0x1f0de10_0 .net "PCplus4", 31 0, L_0x1f1f6a0;  1 drivers
v0x1f0df60_0 .net "Zero", 0 0, v0x1f02210_0;  1 drivers
L_0x7f17b4bf40f0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x1f0e000_0 .net/2u *"_s6", 31 0, L_0x7f17b4bf40f0;  1 drivers
v0x1f0e0c0_0 .net "a0", 31 0, L_0x1f200f0;  1 drivers
v0x1f0e1d0_0 .net "aluMuxOut", 31 0, v0x1f0a410_0;  1 drivers
v0x1f0e2c0_0 .net "andOut", 0 0, v0x1f02e60_0;  1 drivers
v0x1f0e3b0_0 .net "branchAdderOut", 31 0, v0x1f03400_0;  1 drivers
v0x1f0e4c0_0 .net "branch_mux_out", 31 0, v0x1f0aad0_0;  1 drivers
v0x1f0e610_0 .var "clock", 0 0;
v0x1f0e6b0_0 .net "controlSig", 10 0, v0x1f04100_0;  1 drivers
v0x1f0e770_0 .net "currPC", 31 0, v0x1f0b760_0;  1 drivers
v0x1f0e810_0 .net "inst", 31 0, v0x1f08380_0;  1 drivers
v0x1f0e960_0 .net "jalControl", 0 0, v0x1f042c0_0;  1 drivers
v0x1f0ea00_0 .net "jrControl", 0 0, v0x1f04380_0;  1 drivers
v0x1f0eaf0_0 .net "jrMux_out", 31 0, v0x1f08a10_0;  1 drivers
v0x1f0ec00_0 .net "jumpAddr", 31 0, L_0x1f1fcf0;  1 drivers
v0x1f0edb0_0 .net "nextPC", 31 0, v0x1f0b1a0_0;  1 drivers
v0x1f0eea0_0 .net "ra", 31 0, L_0x1f201b0;  1 drivers
v0x1f0efb0_0 .net "readData1", 31 0, v0x1f0c370_0;  1 drivers
v0x1f0f0c0_0 .net "readData2", 31 0, v0x1f0c440_0;  1 drivers
v0x1f0f180_0 .net "readData_mem", 31 0, v0x1f07d40_0;  1 drivers
v0x1f0f290_0 .net "signExtendedValue", 31 0, v0x1f0dbc0_0;  1 drivers
v0x1f0f350_0 .net "syscallControl", 0 0, v0x1f04440_0;  1 drivers
v0x1f0f3f0_0 .net "v0", 31 0, L_0x1f1f740;  1 drivers
v0x1f0f490_0 .net "writeData", 31 0, v0x1f09d60_0;  1 drivers
v0x1f0f580_0 .net "writeReg", 4 0, v0x1f0d5d0_0;  1 drivers
L_0x1f1fe70 .part v0x1f04100_0, 10, 1;
L_0x1f1ff60 .part v0x1f08380_0, 16, 5;
L_0x1f20000 .part v0x1f08380_0, 11, 5;
L_0x1f20220 .arith/sum 32, v0x1f0b760_0, L_0x7f17b4bf40f0;
L_0x1f20380 .part v0x1f08380_0, 21, 5;
L_0x1f20530 .part v0x1f08380_0, 16, 5;
L_0x1f205d0 .part v0x1f04100_0, 2, 1;
L_0x1f20670 .part v0x1f04100_0, 1, 1;
L_0x1f207a0 .part v0x1f04100_0, 3, 3;
L_0x1f20840 .part v0x1f04100_0, 8, 1;
L_0x1f20940 .part v0x1f04100_0, 9, 1;
L_0x1f209e0 .part v0x1f04100_0, 0, 1;
L_0x1f20bc0 .part v0x1f04100_0, 7, 1;
L_0x1f20c60 .part v0x1f04100_0, 6, 1;
S_0x1f01d20 .scope module, "ALUBlock" "alu" 3 72, 4 4 0, S_0x1ed0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1"
    .port_info 1 /INPUT 32 "data2"
    .port_info 2 /INPUT 3 "ALUOp"
    .port_info 3 /OUTPUT 32 "ALUResult"
    .port_info 4 /OUTPUT 1 "Zero"
v0x1f02030_0 .net "ALUOp", 2 0, L_0x1f207a0;  1 drivers
v0x1f02130_0 .var "ALUResult", 31 0;
v0x1f02210_0 .var "Zero", 0 0;
v0x1f022e0_0 .net "data1", 31 0, v0x1f0c370_0;  alias, 1 drivers
v0x1f023c0_0 .net "data2", 31 0, v0x1f0a410_0;  alias, 1 drivers
E_0x1f01fa0 .event edge, v0x1f02030_0, v0x1f022e0_0, v0x1f023c0_0, v0x1f02130_0;
S_0x1f02590 .scope module, "add4PC" "add4" 3 54, 5 6 0, S_0x1ed0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "PCplus4"
v0x1f027c0_0 .net "PCplus4", 31 0, L_0x1f1f6a0;  alias, 1 drivers
L_0x7f17b4bf4018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1f028c0_0 .net/2u *"_s0", 31 0, L_0x7f17b4bf4018;  1 drivers
v0x1f029a0_0 .net "currPC", 31 0, v0x1f0b760_0;  alias, 1 drivers
L_0x1f1f6a0 .arith/sum 32, v0x1f0b760_0, L_0x7f17b4bf4018;
S_0x1f02ac0 .scope module, "andOPGate" "andOp" 3 74, 6 6 0, S_0x1ed0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "Zero"
    .port_info 2 /OUTPUT 1 "andOut"
v0x1f02d70_0 .net "Zero", 0 0, v0x1f02210_0;  alias, 1 drivers
v0x1f02e60_0 .var "andOut", 0 0;
v0x1f02f00_0 .net "branch", 0 0, L_0x1f20840;  1 drivers
E_0x1f02d10 .event edge, v0x1f02f00_0, v0x1f02210_0;
S_0x1f03050 .scope module, "branchAddressAdder" "adder" 3 68, 5 11 0, S_0x1ed0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCplus4"
    .port_info 1 /INPUT 32 "signExtImmediate"
    .port_info 2 /OUTPUT 32 "out"
v0x1f032f0_0 .net "PCplus4", 31 0, L_0x1f1f6a0;  alias, 1 drivers
v0x1f03400_0 .var "out", 31 0;
v0x1f034c0_0 .net "signExtImmediate", 31 0, v0x1f0dbc0_0;  alias, 1 drivers
E_0x1f03270 .event edge, v0x1f027c0_0, v0x1f034c0_0;
S_0x1f03630 .scope module, "controlBlock" "control" 3 60, 7 6 0, S_0x1ed0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst"
    .port_info 1 /OUTPUT 1 "syscallControl"
    .port_info 2 /OUTPUT 1 "jrControl"
    .port_info 3 /OUTPUT 1 "jalControl"
    .port_info 4 /OUTPUT 11 "controlSig"
v0x1f03930_0 .var "ALUOp", 2 0;
v0x1f03a30_0 .var "ALUsrc", 0 0;
v0x1f03af0_0 .var "Branch", 0 0;
v0x1f03bc0_0 .var "Jump", 0 0;
v0x1f03c80_0 .var "MemRead", 0 0;
v0x1f03d90_0 .var "MemToReg", 0 0;
v0x1f03e50_0 .var "MemWrite", 0 0;
v0x1f03f10_0 .var "RegDst", 0 0;
v0x1f03fd0_0 .var "RegWrite", 0 0;
v0x1f04100_0 .var "controlSig", 10 0;
v0x1f041e0_0 .net "inst", 31 0, v0x1f08380_0;  alias, 1 drivers
v0x1f042c0_0 .var "jalControl", 0 0;
v0x1f04380_0 .var "jrControl", 0 0;
v0x1f04440_0 .var "syscallControl", 0 0;
E_0x1f038d0 .event edge, v0x1f041e0_0;
S_0x1f045d0 .scope module, "dataMemory" "dataMem" 3 80, 8 6 0, S_0x1ed0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "memWrite"
    .port_info 2 /INPUT 1 "memRead"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /INPUT 32 "writeData"
    .port_info 5 /OUTPUT 32 "readData"
v0x1f05110_0 .net "address", 31 0, v0x1f02130_0;  alias, 1 drivers
v0x1f05200_0 .net "clock", 0 0, v0x1f0e610_0;  1 drivers
v0x1f052c0_0 .net "memRead", 0 0, L_0x1f20bc0;  1 drivers
v0x1f05360_0 .net "memWrite", 0 0, L_0x1f209e0;  1 drivers
v0x1f05420 .array "memory", 536870655 536870911, 31 0;
v0x1f07d40_0 .var "readData", 31 0;
v0x1f07e20_0 .net "writeData", 31 0, v0x1f0c440_0;  alias, 1 drivers
E_0x1f04830 .event negedge, v0x1f05200_0;
v0x1f05420_0 .array/port v0x1f05420, 0;
v0x1f05420_1 .array/port v0x1f05420, 1;
E_0x1f048b0/0 .event edge, v0x1f052c0_0, v0x1f02130_0, v0x1f05420_0, v0x1f05420_1;
v0x1f05420_2 .array/port v0x1f05420, 2;
v0x1f05420_3 .array/port v0x1f05420, 3;
v0x1f05420_4 .array/port v0x1f05420, 4;
v0x1f05420_5 .array/port v0x1f05420, 5;
E_0x1f048b0/1 .event edge, v0x1f05420_2, v0x1f05420_3, v0x1f05420_4, v0x1f05420_5;
v0x1f05420_6 .array/port v0x1f05420, 6;
v0x1f05420_7 .array/port v0x1f05420, 7;
v0x1f05420_8 .array/port v0x1f05420, 8;
v0x1f05420_9 .array/port v0x1f05420, 9;
E_0x1f048b0/2 .event edge, v0x1f05420_6, v0x1f05420_7, v0x1f05420_8, v0x1f05420_9;
v0x1f05420_10 .array/port v0x1f05420, 10;
v0x1f05420_11 .array/port v0x1f05420, 11;
v0x1f05420_12 .array/port v0x1f05420, 12;
v0x1f05420_13 .array/port v0x1f05420, 13;
E_0x1f048b0/3 .event edge, v0x1f05420_10, v0x1f05420_11, v0x1f05420_12, v0x1f05420_13;
v0x1f05420_14 .array/port v0x1f05420, 14;
v0x1f05420_15 .array/port v0x1f05420, 15;
v0x1f05420_16 .array/port v0x1f05420, 16;
v0x1f05420_17 .array/port v0x1f05420, 17;
E_0x1f048b0/4 .event edge, v0x1f05420_14, v0x1f05420_15, v0x1f05420_16, v0x1f05420_17;
v0x1f05420_18 .array/port v0x1f05420, 18;
v0x1f05420_19 .array/port v0x1f05420, 19;
v0x1f05420_20 .array/port v0x1f05420, 20;
v0x1f05420_21 .array/port v0x1f05420, 21;
E_0x1f048b0/5 .event edge, v0x1f05420_18, v0x1f05420_19, v0x1f05420_20, v0x1f05420_21;
v0x1f05420_22 .array/port v0x1f05420, 22;
v0x1f05420_23 .array/port v0x1f05420, 23;
v0x1f05420_24 .array/port v0x1f05420, 24;
v0x1f05420_25 .array/port v0x1f05420, 25;
E_0x1f048b0/6 .event edge, v0x1f05420_22, v0x1f05420_23, v0x1f05420_24, v0x1f05420_25;
v0x1f05420_26 .array/port v0x1f05420, 26;
v0x1f05420_27 .array/port v0x1f05420, 27;
v0x1f05420_28 .array/port v0x1f05420, 28;
v0x1f05420_29 .array/port v0x1f05420, 29;
E_0x1f048b0/7 .event edge, v0x1f05420_26, v0x1f05420_27, v0x1f05420_28, v0x1f05420_29;
v0x1f05420_30 .array/port v0x1f05420, 30;
v0x1f05420_31 .array/port v0x1f05420, 31;
v0x1f05420_32 .array/port v0x1f05420, 32;
v0x1f05420_33 .array/port v0x1f05420, 33;
E_0x1f048b0/8 .event edge, v0x1f05420_30, v0x1f05420_31, v0x1f05420_32, v0x1f05420_33;
v0x1f05420_34 .array/port v0x1f05420, 34;
v0x1f05420_35 .array/port v0x1f05420, 35;
v0x1f05420_36 .array/port v0x1f05420, 36;
v0x1f05420_37 .array/port v0x1f05420, 37;
E_0x1f048b0/9 .event edge, v0x1f05420_34, v0x1f05420_35, v0x1f05420_36, v0x1f05420_37;
v0x1f05420_38 .array/port v0x1f05420, 38;
v0x1f05420_39 .array/port v0x1f05420, 39;
v0x1f05420_40 .array/port v0x1f05420, 40;
v0x1f05420_41 .array/port v0x1f05420, 41;
E_0x1f048b0/10 .event edge, v0x1f05420_38, v0x1f05420_39, v0x1f05420_40, v0x1f05420_41;
v0x1f05420_42 .array/port v0x1f05420, 42;
v0x1f05420_43 .array/port v0x1f05420, 43;
v0x1f05420_44 .array/port v0x1f05420, 44;
v0x1f05420_45 .array/port v0x1f05420, 45;
E_0x1f048b0/11 .event edge, v0x1f05420_42, v0x1f05420_43, v0x1f05420_44, v0x1f05420_45;
v0x1f05420_46 .array/port v0x1f05420, 46;
v0x1f05420_47 .array/port v0x1f05420, 47;
v0x1f05420_48 .array/port v0x1f05420, 48;
v0x1f05420_49 .array/port v0x1f05420, 49;
E_0x1f048b0/12 .event edge, v0x1f05420_46, v0x1f05420_47, v0x1f05420_48, v0x1f05420_49;
v0x1f05420_50 .array/port v0x1f05420, 50;
v0x1f05420_51 .array/port v0x1f05420, 51;
v0x1f05420_52 .array/port v0x1f05420, 52;
v0x1f05420_53 .array/port v0x1f05420, 53;
E_0x1f048b0/13 .event edge, v0x1f05420_50, v0x1f05420_51, v0x1f05420_52, v0x1f05420_53;
v0x1f05420_54 .array/port v0x1f05420, 54;
v0x1f05420_55 .array/port v0x1f05420, 55;
v0x1f05420_56 .array/port v0x1f05420, 56;
v0x1f05420_57 .array/port v0x1f05420, 57;
E_0x1f048b0/14 .event edge, v0x1f05420_54, v0x1f05420_55, v0x1f05420_56, v0x1f05420_57;
v0x1f05420_58 .array/port v0x1f05420, 58;
v0x1f05420_59 .array/port v0x1f05420, 59;
v0x1f05420_60 .array/port v0x1f05420, 60;
v0x1f05420_61 .array/port v0x1f05420, 61;
E_0x1f048b0/15 .event edge, v0x1f05420_58, v0x1f05420_59, v0x1f05420_60, v0x1f05420_61;
v0x1f05420_62 .array/port v0x1f05420, 62;
v0x1f05420_63 .array/port v0x1f05420, 63;
v0x1f05420_64 .array/port v0x1f05420, 64;
v0x1f05420_65 .array/port v0x1f05420, 65;
E_0x1f048b0/16 .event edge, v0x1f05420_62, v0x1f05420_63, v0x1f05420_64, v0x1f05420_65;
v0x1f05420_66 .array/port v0x1f05420, 66;
v0x1f05420_67 .array/port v0x1f05420, 67;
v0x1f05420_68 .array/port v0x1f05420, 68;
v0x1f05420_69 .array/port v0x1f05420, 69;
E_0x1f048b0/17 .event edge, v0x1f05420_66, v0x1f05420_67, v0x1f05420_68, v0x1f05420_69;
v0x1f05420_70 .array/port v0x1f05420, 70;
v0x1f05420_71 .array/port v0x1f05420, 71;
v0x1f05420_72 .array/port v0x1f05420, 72;
v0x1f05420_73 .array/port v0x1f05420, 73;
E_0x1f048b0/18 .event edge, v0x1f05420_70, v0x1f05420_71, v0x1f05420_72, v0x1f05420_73;
v0x1f05420_74 .array/port v0x1f05420, 74;
v0x1f05420_75 .array/port v0x1f05420, 75;
v0x1f05420_76 .array/port v0x1f05420, 76;
v0x1f05420_77 .array/port v0x1f05420, 77;
E_0x1f048b0/19 .event edge, v0x1f05420_74, v0x1f05420_75, v0x1f05420_76, v0x1f05420_77;
v0x1f05420_78 .array/port v0x1f05420, 78;
v0x1f05420_79 .array/port v0x1f05420, 79;
v0x1f05420_80 .array/port v0x1f05420, 80;
v0x1f05420_81 .array/port v0x1f05420, 81;
E_0x1f048b0/20 .event edge, v0x1f05420_78, v0x1f05420_79, v0x1f05420_80, v0x1f05420_81;
v0x1f05420_82 .array/port v0x1f05420, 82;
v0x1f05420_83 .array/port v0x1f05420, 83;
v0x1f05420_84 .array/port v0x1f05420, 84;
v0x1f05420_85 .array/port v0x1f05420, 85;
E_0x1f048b0/21 .event edge, v0x1f05420_82, v0x1f05420_83, v0x1f05420_84, v0x1f05420_85;
v0x1f05420_86 .array/port v0x1f05420, 86;
v0x1f05420_87 .array/port v0x1f05420, 87;
v0x1f05420_88 .array/port v0x1f05420, 88;
v0x1f05420_89 .array/port v0x1f05420, 89;
E_0x1f048b0/22 .event edge, v0x1f05420_86, v0x1f05420_87, v0x1f05420_88, v0x1f05420_89;
v0x1f05420_90 .array/port v0x1f05420, 90;
v0x1f05420_91 .array/port v0x1f05420, 91;
v0x1f05420_92 .array/port v0x1f05420, 92;
v0x1f05420_93 .array/port v0x1f05420, 93;
E_0x1f048b0/23 .event edge, v0x1f05420_90, v0x1f05420_91, v0x1f05420_92, v0x1f05420_93;
v0x1f05420_94 .array/port v0x1f05420, 94;
v0x1f05420_95 .array/port v0x1f05420, 95;
v0x1f05420_96 .array/port v0x1f05420, 96;
v0x1f05420_97 .array/port v0x1f05420, 97;
E_0x1f048b0/24 .event edge, v0x1f05420_94, v0x1f05420_95, v0x1f05420_96, v0x1f05420_97;
v0x1f05420_98 .array/port v0x1f05420, 98;
v0x1f05420_99 .array/port v0x1f05420, 99;
v0x1f05420_100 .array/port v0x1f05420, 100;
v0x1f05420_101 .array/port v0x1f05420, 101;
E_0x1f048b0/25 .event edge, v0x1f05420_98, v0x1f05420_99, v0x1f05420_100, v0x1f05420_101;
v0x1f05420_102 .array/port v0x1f05420, 102;
v0x1f05420_103 .array/port v0x1f05420, 103;
v0x1f05420_104 .array/port v0x1f05420, 104;
v0x1f05420_105 .array/port v0x1f05420, 105;
E_0x1f048b0/26 .event edge, v0x1f05420_102, v0x1f05420_103, v0x1f05420_104, v0x1f05420_105;
v0x1f05420_106 .array/port v0x1f05420, 106;
v0x1f05420_107 .array/port v0x1f05420, 107;
v0x1f05420_108 .array/port v0x1f05420, 108;
v0x1f05420_109 .array/port v0x1f05420, 109;
E_0x1f048b0/27 .event edge, v0x1f05420_106, v0x1f05420_107, v0x1f05420_108, v0x1f05420_109;
v0x1f05420_110 .array/port v0x1f05420, 110;
v0x1f05420_111 .array/port v0x1f05420, 111;
v0x1f05420_112 .array/port v0x1f05420, 112;
v0x1f05420_113 .array/port v0x1f05420, 113;
E_0x1f048b0/28 .event edge, v0x1f05420_110, v0x1f05420_111, v0x1f05420_112, v0x1f05420_113;
v0x1f05420_114 .array/port v0x1f05420, 114;
v0x1f05420_115 .array/port v0x1f05420, 115;
v0x1f05420_116 .array/port v0x1f05420, 116;
v0x1f05420_117 .array/port v0x1f05420, 117;
E_0x1f048b0/29 .event edge, v0x1f05420_114, v0x1f05420_115, v0x1f05420_116, v0x1f05420_117;
v0x1f05420_118 .array/port v0x1f05420, 118;
v0x1f05420_119 .array/port v0x1f05420, 119;
v0x1f05420_120 .array/port v0x1f05420, 120;
v0x1f05420_121 .array/port v0x1f05420, 121;
E_0x1f048b0/30 .event edge, v0x1f05420_118, v0x1f05420_119, v0x1f05420_120, v0x1f05420_121;
v0x1f05420_122 .array/port v0x1f05420, 122;
v0x1f05420_123 .array/port v0x1f05420, 123;
v0x1f05420_124 .array/port v0x1f05420, 124;
v0x1f05420_125 .array/port v0x1f05420, 125;
E_0x1f048b0/31 .event edge, v0x1f05420_122, v0x1f05420_123, v0x1f05420_124, v0x1f05420_125;
v0x1f05420_126 .array/port v0x1f05420, 126;
v0x1f05420_127 .array/port v0x1f05420, 127;
v0x1f05420_128 .array/port v0x1f05420, 128;
v0x1f05420_129 .array/port v0x1f05420, 129;
E_0x1f048b0/32 .event edge, v0x1f05420_126, v0x1f05420_127, v0x1f05420_128, v0x1f05420_129;
v0x1f05420_130 .array/port v0x1f05420, 130;
v0x1f05420_131 .array/port v0x1f05420, 131;
v0x1f05420_132 .array/port v0x1f05420, 132;
v0x1f05420_133 .array/port v0x1f05420, 133;
E_0x1f048b0/33 .event edge, v0x1f05420_130, v0x1f05420_131, v0x1f05420_132, v0x1f05420_133;
v0x1f05420_134 .array/port v0x1f05420, 134;
v0x1f05420_135 .array/port v0x1f05420, 135;
v0x1f05420_136 .array/port v0x1f05420, 136;
v0x1f05420_137 .array/port v0x1f05420, 137;
E_0x1f048b0/34 .event edge, v0x1f05420_134, v0x1f05420_135, v0x1f05420_136, v0x1f05420_137;
v0x1f05420_138 .array/port v0x1f05420, 138;
v0x1f05420_139 .array/port v0x1f05420, 139;
v0x1f05420_140 .array/port v0x1f05420, 140;
v0x1f05420_141 .array/port v0x1f05420, 141;
E_0x1f048b0/35 .event edge, v0x1f05420_138, v0x1f05420_139, v0x1f05420_140, v0x1f05420_141;
v0x1f05420_142 .array/port v0x1f05420, 142;
v0x1f05420_143 .array/port v0x1f05420, 143;
v0x1f05420_144 .array/port v0x1f05420, 144;
v0x1f05420_145 .array/port v0x1f05420, 145;
E_0x1f048b0/36 .event edge, v0x1f05420_142, v0x1f05420_143, v0x1f05420_144, v0x1f05420_145;
v0x1f05420_146 .array/port v0x1f05420, 146;
v0x1f05420_147 .array/port v0x1f05420, 147;
v0x1f05420_148 .array/port v0x1f05420, 148;
v0x1f05420_149 .array/port v0x1f05420, 149;
E_0x1f048b0/37 .event edge, v0x1f05420_146, v0x1f05420_147, v0x1f05420_148, v0x1f05420_149;
v0x1f05420_150 .array/port v0x1f05420, 150;
v0x1f05420_151 .array/port v0x1f05420, 151;
v0x1f05420_152 .array/port v0x1f05420, 152;
v0x1f05420_153 .array/port v0x1f05420, 153;
E_0x1f048b0/38 .event edge, v0x1f05420_150, v0x1f05420_151, v0x1f05420_152, v0x1f05420_153;
v0x1f05420_154 .array/port v0x1f05420, 154;
v0x1f05420_155 .array/port v0x1f05420, 155;
v0x1f05420_156 .array/port v0x1f05420, 156;
v0x1f05420_157 .array/port v0x1f05420, 157;
E_0x1f048b0/39 .event edge, v0x1f05420_154, v0x1f05420_155, v0x1f05420_156, v0x1f05420_157;
v0x1f05420_158 .array/port v0x1f05420, 158;
v0x1f05420_159 .array/port v0x1f05420, 159;
v0x1f05420_160 .array/port v0x1f05420, 160;
v0x1f05420_161 .array/port v0x1f05420, 161;
E_0x1f048b0/40 .event edge, v0x1f05420_158, v0x1f05420_159, v0x1f05420_160, v0x1f05420_161;
v0x1f05420_162 .array/port v0x1f05420, 162;
v0x1f05420_163 .array/port v0x1f05420, 163;
v0x1f05420_164 .array/port v0x1f05420, 164;
v0x1f05420_165 .array/port v0x1f05420, 165;
E_0x1f048b0/41 .event edge, v0x1f05420_162, v0x1f05420_163, v0x1f05420_164, v0x1f05420_165;
v0x1f05420_166 .array/port v0x1f05420, 166;
v0x1f05420_167 .array/port v0x1f05420, 167;
v0x1f05420_168 .array/port v0x1f05420, 168;
v0x1f05420_169 .array/port v0x1f05420, 169;
E_0x1f048b0/42 .event edge, v0x1f05420_166, v0x1f05420_167, v0x1f05420_168, v0x1f05420_169;
v0x1f05420_170 .array/port v0x1f05420, 170;
v0x1f05420_171 .array/port v0x1f05420, 171;
v0x1f05420_172 .array/port v0x1f05420, 172;
v0x1f05420_173 .array/port v0x1f05420, 173;
E_0x1f048b0/43 .event edge, v0x1f05420_170, v0x1f05420_171, v0x1f05420_172, v0x1f05420_173;
v0x1f05420_174 .array/port v0x1f05420, 174;
v0x1f05420_175 .array/port v0x1f05420, 175;
v0x1f05420_176 .array/port v0x1f05420, 176;
v0x1f05420_177 .array/port v0x1f05420, 177;
E_0x1f048b0/44 .event edge, v0x1f05420_174, v0x1f05420_175, v0x1f05420_176, v0x1f05420_177;
v0x1f05420_178 .array/port v0x1f05420, 178;
v0x1f05420_179 .array/port v0x1f05420, 179;
v0x1f05420_180 .array/port v0x1f05420, 180;
v0x1f05420_181 .array/port v0x1f05420, 181;
E_0x1f048b0/45 .event edge, v0x1f05420_178, v0x1f05420_179, v0x1f05420_180, v0x1f05420_181;
v0x1f05420_182 .array/port v0x1f05420, 182;
v0x1f05420_183 .array/port v0x1f05420, 183;
v0x1f05420_184 .array/port v0x1f05420, 184;
v0x1f05420_185 .array/port v0x1f05420, 185;
E_0x1f048b0/46 .event edge, v0x1f05420_182, v0x1f05420_183, v0x1f05420_184, v0x1f05420_185;
v0x1f05420_186 .array/port v0x1f05420, 186;
v0x1f05420_187 .array/port v0x1f05420, 187;
v0x1f05420_188 .array/port v0x1f05420, 188;
v0x1f05420_189 .array/port v0x1f05420, 189;
E_0x1f048b0/47 .event edge, v0x1f05420_186, v0x1f05420_187, v0x1f05420_188, v0x1f05420_189;
v0x1f05420_190 .array/port v0x1f05420, 190;
v0x1f05420_191 .array/port v0x1f05420, 191;
v0x1f05420_192 .array/port v0x1f05420, 192;
v0x1f05420_193 .array/port v0x1f05420, 193;
E_0x1f048b0/48 .event edge, v0x1f05420_190, v0x1f05420_191, v0x1f05420_192, v0x1f05420_193;
v0x1f05420_194 .array/port v0x1f05420, 194;
v0x1f05420_195 .array/port v0x1f05420, 195;
v0x1f05420_196 .array/port v0x1f05420, 196;
v0x1f05420_197 .array/port v0x1f05420, 197;
E_0x1f048b0/49 .event edge, v0x1f05420_194, v0x1f05420_195, v0x1f05420_196, v0x1f05420_197;
v0x1f05420_198 .array/port v0x1f05420, 198;
v0x1f05420_199 .array/port v0x1f05420, 199;
v0x1f05420_200 .array/port v0x1f05420, 200;
v0x1f05420_201 .array/port v0x1f05420, 201;
E_0x1f048b0/50 .event edge, v0x1f05420_198, v0x1f05420_199, v0x1f05420_200, v0x1f05420_201;
v0x1f05420_202 .array/port v0x1f05420, 202;
v0x1f05420_203 .array/port v0x1f05420, 203;
v0x1f05420_204 .array/port v0x1f05420, 204;
v0x1f05420_205 .array/port v0x1f05420, 205;
E_0x1f048b0/51 .event edge, v0x1f05420_202, v0x1f05420_203, v0x1f05420_204, v0x1f05420_205;
v0x1f05420_206 .array/port v0x1f05420, 206;
v0x1f05420_207 .array/port v0x1f05420, 207;
v0x1f05420_208 .array/port v0x1f05420, 208;
v0x1f05420_209 .array/port v0x1f05420, 209;
E_0x1f048b0/52 .event edge, v0x1f05420_206, v0x1f05420_207, v0x1f05420_208, v0x1f05420_209;
v0x1f05420_210 .array/port v0x1f05420, 210;
v0x1f05420_211 .array/port v0x1f05420, 211;
v0x1f05420_212 .array/port v0x1f05420, 212;
v0x1f05420_213 .array/port v0x1f05420, 213;
E_0x1f048b0/53 .event edge, v0x1f05420_210, v0x1f05420_211, v0x1f05420_212, v0x1f05420_213;
v0x1f05420_214 .array/port v0x1f05420, 214;
v0x1f05420_215 .array/port v0x1f05420, 215;
v0x1f05420_216 .array/port v0x1f05420, 216;
v0x1f05420_217 .array/port v0x1f05420, 217;
E_0x1f048b0/54 .event edge, v0x1f05420_214, v0x1f05420_215, v0x1f05420_216, v0x1f05420_217;
v0x1f05420_218 .array/port v0x1f05420, 218;
v0x1f05420_219 .array/port v0x1f05420, 219;
v0x1f05420_220 .array/port v0x1f05420, 220;
v0x1f05420_221 .array/port v0x1f05420, 221;
E_0x1f048b0/55 .event edge, v0x1f05420_218, v0x1f05420_219, v0x1f05420_220, v0x1f05420_221;
v0x1f05420_222 .array/port v0x1f05420, 222;
v0x1f05420_223 .array/port v0x1f05420, 223;
v0x1f05420_224 .array/port v0x1f05420, 224;
v0x1f05420_225 .array/port v0x1f05420, 225;
E_0x1f048b0/56 .event edge, v0x1f05420_222, v0x1f05420_223, v0x1f05420_224, v0x1f05420_225;
v0x1f05420_226 .array/port v0x1f05420, 226;
v0x1f05420_227 .array/port v0x1f05420, 227;
v0x1f05420_228 .array/port v0x1f05420, 228;
v0x1f05420_229 .array/port v0x1f05420, 229;
E_0x1f048b0/57 .event edge, v0x1f05420_226, v0x1f05420_227, v0x1f05420_228, v0x1f05420_229;
v0x1f05420_230 .array/port v0x1f05420, 230;
v0x1f05420_231 .array/port v0x1f05420, 231;
v0x1f05420_232 .array/port v0x1f05420, 232;
v0x1f05420_233 .array/port v0x1f05420, 233;
E_0x1f048b0/58 .event edge, v0x1f05420_230, v0x1f05420_231, v0x1f05420_232, v0x1f05420_233;
v0x1f05420_234 .array/port v0x1f05420, 234;
v0x1f05420_235 .array/port v0x1f05420, 235;
v0x1f05420_236 .array/port v0x1f05420, 236;
v0x1f05420_237 .array/port v0x1f05420, 237;
E_0x1f048b0/59 .event edge, v0x1f05420_234, v0x1f05420_235, v0x1f05420_236, v0x1f05420_237;
v0x1f05420_238 .array/port v0x1f05420, 238;
v0x1f05420_239 .array/port v0x1f05420, 239;
v0x1f05420_240 .array/port v0x1f05420, 240;
v0x1f05420_241 .array/port v0x1f05420, 241;
E_0x1f048b0/60 .event edge, v0x1f05420_238, v0x1f05420_239, v0x1f05420_240, v0x1f05420_241;
v0x1f05420_242 .array/port v0x1f05420, 242;
v0x1f05420_243 .array/port v0x1f05420, 243;
v0x1f05420_244 .array/port v0x1f05420, 244;
v0x1f05420_245 .array/port v0x1f05420, 245;
E_0x1f048b0/61 .event edge, v0x1f05420_242, v0x1f05420_243, v0x1f05420_244, v0x1f05420_245;
v0x1f05420_246 .array/port v0x1f05420, 246;
v0x1f05420_247 .array/port v0x1f05420, 247;
v0x1f05420_248 .array/port v0x1f05420, 248;
v0x1f05420_249 .array/port v0x1f05420, 249;
E_0x1f048b0/62 .event edge, v0x1f05420_246, v0x1f05420_247, v0x1f05420_248, v0x1f05420_249;
v0x1f05420_250 .array/port v0x1f05420, 250;
v0x1f05420_251 .array/port v0x1f05420, 251;
v0x1f05420_252 .array/port v0x1f05420, 252;
v0x1f05420_253 .array/port v0x1f05420, 253;
E_0x1f048b0/63 .event edge, v0x1f05420_250, v0x1f05420_251, v0x1f05420_252, v0x1f05420_253;
v0x1f05420_254 .array/port v0x1f05420, 254;
v0x1f05420_255 .array/port v0x1f05420, 255;
v0x1f05420_256 .array/port v0x1f05420, 256;
E_0x1f048b0/64 .event edge, v0x1f05420_254, v0x1f05420_255, v0x1f05420_256;
E_0x1f048b0 .event/or E_0x1f048b0/0, E_0x1f048b0/1, E_0x1f048b0/2, E_0x1f048b0/3, E_0x1f048b0/4, E_0x1f048b0/5, E_0x1f048b0/6, E_0x1f048b0/7, E_0x1f048b0/8, E_0x1f048b0/9, E_0x1f048b0/10, E_0x1f048b0/11, E_0x1f048b0/12, E_0x1f048b0/13, E_0x1f048b0/14, E_0x1f048b0/15, E_0x1f048b0/16, E_0x1f048b0/17, E_0x1f048b0/18, E_0x1f048b0/19, E_0x1f048b0/20, E_0x1f048b0/21, E_0x1f048b0/22, E_0x1f048b0/23, E_0x1f048b0/24, E_0x1f048b0/25, E_0x1f048b0/26, E_0x1f048b0/27, E_0x1f048b0/28, E_0x1f048b0/29, E_0x1f048b0/30, E_0x1f048b0/31, E_0x1f048b0/32, E_0x1f048b0/33, E_0x1f048b0/34, E_0x1f048b0/35, E_0x1f048b0/36, E_0x1f048b0/37, E_0x1f048b0/38, E_0x1f048b0/39, E_0x1f048b0/40, E_0x1f048b0/41, E_0x1f048b0/42, E_0x1f048b0/43, E_0x1f048b0/44, E_0x1f048b0/45, E_0x1f048b0/46, E_0x1f048b0/47, E_0x1f048b0/48, E_0x1f048b0/49, E_0x1f048b0/50, E_0x1f048b0/51, E_0x1f048b0/52, E_0x1f048b0/53, E_0x1f048b0/54, E_0x1f048b0/55, E_0x1f048b0/56, E_0x1f048b0/57, E_0x1f048b0/58, E_0x1f048b0/59, E_0x1f048b0/60, E_0x1f048b0/61, E_0x1f048b0/62, E_0x1f048b0/63, E_0x1f048b0/64;
S_0x1f08000 .scope module, "instructionMemory" "memory" 3 56, 9 6 0, S_0x1ed0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "inst"
v0x1f08270_0 .net "currPC", 31 0, v0x1f0b760_0;  alias, 1 drivers
v0x1f08380_0 .var "inst", 31 0;
v0x1f08450 .array "mem", 1048832 1048576, 31 0;
E_0x1f081f0 .event edge, v0x1f029a0_0;
S_0x1f08560 .scope module, "jrMux" "mux2to1" 3 86, 10 6 0, S_0x1ed0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "muxIn1"
    .port_info 2 /INPUT 32 "muxIn2"
    .port_info 3 /OUTPUT 32 "muxOut"
v0x1f08830_0 .net "muxIn1", 31 0, L_0x1f1fcf0;  alias, 1 drivers
v0x1f08930_0 .net "muxIn2", 31 0, L_0x1f201b0;  alias, 1 drivers
v0x1f08a10_0 .var "muxOut", 31 0;
v0x1f08b00_0 .net "select", 0 0, v0x1f04380_0;  alias, 1 drivers
E_0x1f087d0 .event edge, v0x1f04380_0, v0x1f08830_0, v0x1f08930_0;
S_0x1f08c60 .scope module, "jumpAddressBlock" "JumpAdder" 3 58, 11 6 0, S_0x1ed0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst"
    .port_info 1 /INPUT 32 "PCplus4"
    .port_info 2 /OUTPUT 32 "jumpAddr"
v0x1f08ee0_0 .net "PCplus4", 31 0, L_0x1f1f6a0;  alias, 1 drivers
v0x1f09010_0 .net *"_s1", 3 0, L_0x1f1f840;  1 drivers
v0x1f090f0_0 .net *"_s10", 29 0, L_0x1f1fbb0;  1 drivers
L_0x7f17b4bf40a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f091b0_0 .net *"_s15", 1 0, L_0x7f17b4bf40a8;  1 drivers
v0x1f09290_0 .net *"_s3", 25 0, L_0x1f1f8e0;  1 drivers
v0x1f093c0_0 .net *"_s4", 25 0, L_0x1f1fa70;  1 drivers
v0x1f094a0_0 .net *"_s6", 23 0, L_0x1f1f980;  1 drivers
L_0x7f17b4bf4060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f09580_0 .net *"_s8", 1 0, L_0x7f17b4bf4060;  1 drivers
v0x1f09660_0 .net "inst", 31 0, v0x1f08380_0;  alias, 1 drivers
v0x1f097b0_0 .net "jumpAddr", 31 0, L_0x1f1fcf0;  alias, 1 drivers
L_0x1f1f840 .part L_0x1f1f6a0, 28, 4;
L_0x1f1f8e0 .part v0x1f08380_0, 0, 26;
L_0x1f1f980 .part L_0x1f1f8e0, 0, 24;
L_0x1f1fa70 .concat [ 2 24 0 0], L_0x7f17b4bf4060, L_0x1f1f980;
L_0x1f1fbb0 .concat [ 26 4 0 0], L_0x1f1fa70, L_0x1f1f840;
L_0x1f1fcf0 .concat [ 30 2 0 0], L_0x1f1fbb0, L_0x7f17b4bf40a8;
S_0x1f098d0 .scope module, "memToRegMux" "mux2to1" 3 83, 10 6 0, S_0x1ed0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "muxIn1"
    .port_info 2 /INPUT 32 "muxIn2"
    .port_info 3 /OUTPUT 32 "muxOut"
v0x1f09b70_0 .net "muxIn1", 31 0, v0x1f02130_0;  alias, 1 drivers
v0x1f09ca0_0 .net "muxIn2", 31 0, v0x1f07d40_0;  alias, 1 drivers
v0x1f09d60_0 .var "muxOut", 31 0;
v0x1f09e00_0 .net "select", 0 0, L_0x1f20c60;  1 drivers
E_0x1f09b10 .event edge, v0x1f09e00_0, v0x1f02130_0, v0x1f07d40_0;
S_0x1f09f70 .scope module, "muxALU" "mux2to1" 3 70, 10 6 0, S_0x1ed0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "muxIn1"
    .port_info 2 /INPUT 32 "muxIn2"
    .port_info 3 /OUTPUT 32 "muxOut"
v0x1f0a230_0 .net "muxIn1", 31 0, v0x1f0c440_0;  alias, 1 drivers
v0x1f0a340_0 .net "muxIn2", 31 0, v0x1f0dbc0_0;  alias, 1 drivers
v0x1f0a410_0 .var "muxOut", 31 0;
v0x1f0a510_0 .net "select", 0 0, L_0x1f20670;  1 drivers
E_0x1f0a1b0 .event edge, v0x1f0a510_0, v0x1f07e20_0, v0x1f034c0_0;
S_0x1f0a640 .scope module, "muxBranch" "mux2to1" 3 76, 10 6 0, S_0x1ed0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "muxIn1"
    .port_info 2 /INPUT 32 "muxIn2"
    .port_info 3 /OUTPUT 32 "muxOut"
v0x1f0a900_0 .net "muxIn1", 31 0, L_0x1f1f6a0;  alias, 1 drivers
v0x1f0a9e0_0 .net "muxIn2", 31 0, v0x1f03400_0;  alias, 1 drivers
v0x1f0aad0_0 .var "muxOut", 31 0;
v0x1f0aba0_0 .net "select", 0 0, v0x1f02e60_0;  alias, 1 drivers
E_0x1f0a880 .event edge, v0x1f02e60_0, v0x1f027c0_0, v0x1f03400_0;
S_0x1f0ad00 .scope module, "muxJump" "mux2to1" 3 78, 10 6 0, S_0x1ed0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "muxIn1"
    .port_info 2 /INPUT 32 "muxIn2"
    .port_info 3 /OUTPUT 32 "muxOut"
v0x1f0afc0_0 .net "muxIn1", 31 0, v0x1f0aad0_0;  alias, 1 drivers
v0x1f0b0d0_0 .net "muxIn2", 31 0, v0x1f08a10_0;  alias, 1 drivers
v0x1f0b1a0_0 .var "muxOut", 31 0;
v0x1f0b270_0 .net "select", 0 0, L_0x1f20940;  1 drivers
E_0x1f0af40 .event edge, v0x1f0b270_0, v0x1f0aad0_0, v0x1f08a10_0;
S_0x1f0b3e0 .scope module, "pcBlock" "pc" 3 52, 12 6 0, S_0x1ed0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 32 "nextPC"
    .port_info 2 /OUTPUT 32 "currPC"
v0x1f0b6a0_0 .net "clock", 0 0, v0x1f0e610_0;  alias, 1 drivers
v0x1f0b760_0 .var "currPC", 31 0;
v0x1f0b850_0 .net "nextPC", 31 0, v0x1f0b1a0_0;  alias, 1 drivers
E_0x1f0b620 .event posedge, v0x1f05200_0;
S_0x1f0b980 .scope module, "registerBlock" "register" 3 64, 13 7 0, S_0x1ed0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "jalControl"
    .port_info 2 /INPUT 32 "jalAddress"
    .port_info 3 /INPUT 5 "readRegister1"
    .port_info 4 /INPUT 5 "readRegister2"
    .port_info 5 /INPUT 5 "writeReg"
    .port_info 6 /INPUT 32 "writeData"
    .port_info 7 /INPUT 1 "RegWrite"
    .port_info 8 /OUTPUT 32 "readData1"
    .port_info 9 /OUTPUT 32 "readData2"
    .port_info 10 /OUTPUT 32 "v0"
    .port_info 11 /OUTPUT 32 "a0"
    .port_info 12 /OUTPUT 32 "ra"
v0x1f0c730_2 .array/port v0x1f0c730, 2;
L_0x1f1f740 .functor BUFZ 32, v0x1f0c730_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f0c730_4 .array/port v0x1f0c730, 4;
L_0x1f200f0 .functor BUFZ 32, v0x1f0c730_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f0c730_31 .array/port v0x1f0c730, 31;
L_0x1f201b0 .functor BUFZ 32, v0x1f0c730_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f0bd60_0 .net "RegWrite", 0 0, L_0x1f205d0;  1 drivers
v0x1f0be40_0 .net "a0", 31 0, L_0x1f200f0;  alias, 1 drivers
v0x1f0bf20_0 .net "clock", 0 0, v0x1f0e610_0;  alias, 1 drivers
v0x1f0c040_0 .var/i "j", 31 0;
v0x1f0c100_0 .net "jalAddress", 31 0, L_0x1f20220;  1 drivers
v0x1f0c230_0 .net "jalControl", 0 0, v0x1f042c0_0;  alias, 1 drivers
v0x1f0c2d0_0 .net "ra", 31 0, L_0x1f201b0;  alias, 1 drivers
v0x1f0c370_0 .var "readData1", 31 0;
v0x1f0c440_0 .var "readData2", 31 0;
v0x1f0c570_0 .net "readRegister1", 4 0, L_0x1f20380;  1 drivers
v0x1f0c650_0 .net "readRegister2", 4 0, L_0x1f20530;  1 drivers
v0x1f0c730 .array "register", 31 0, 31 0;
v0x1f0cd00_0 .net "v0", 31 0, L_0x1f1f740;  alias, 1 drivers
v0x1f0cde0_0 .net "writeData", 31 0, v0x1f09d60_0;  alias, 1 drivers
v0x1f0cea0_0 .net "writeReg", 4 0, v0x1f0d5d0_0;  alias, 1 drivers
E_0x1f0bd00 .event edge, v0x1f0c650_0, v0x1f0c570_0;
S_0x1f0d170 .scope module, "registerMux" "mux5bit" 3 62, 14 6 0, S_0x1ed0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 5 "muxIn1"
    .port_info 2 /INPUT 5 "muxIn2"
    .port_info 3 /OUTPUT 5 "muxOut"
v0x1f0d3f0_0 .net "muxIn1", 4 0, L_0x1f1ff60;  1 drivers
v0x1f0d4f0_0 .net "muxIn2", 4 0, L_0x1f20000;  1 drivers
v0x1f0d5d0_0 .var "muxOut", 4 0;
v0x1f0d6d0_0 .net "select", 0 0, L_0x1f1fe70;  1 drivers
E_0x1f0d370 .event edge, v0x1f0d6d0_0, v0x1f0d3f0_0, v0x1f0d4f0_0;
S_0x1f0d820 .scope module, "signExtendBlock" "signExtend16to32" 3 66, 15 6 0, S_0x1ed0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst"
    .port_info 1 /OUTPUT 32 "outVal"
v0x1f0db00_0 .net "inst", 31 0, v0x1f08380_0;  alias, 1 drivers
v0x1f0dbc0_0 .var "outVal", 31 0;
    .scope S_0x1ed5840;
T_0 ;
    %wait E_0x1ed1aa0;
    %load/vec4 v0x1f01af0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x1f01bb0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 2 10 "$display", "\012\012THIS IS THE SYSCALL OUTPUT = %d\012\012", v0x1ed4830_0 {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1f01bb0_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %vpi_call 2 13 "$display", "SYSCALL FOUND 10... ENDING EXECUTION\012" {0 0 0};
    %delay 1, 0;
    %vpi_call 2 14 "$finish" {0 0 0};
T_0.4 ;
T_0.3 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1f0b3e0;
T_1 ;
    %pushi/vec4 4194336, 0, 32;
    %store/vec4 v0x1f0b760_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x1f0b3e0;
T_2 ;
    %wait E_0x1f0b620;
    %vpi_func 12 12 "$time" 64 {0 0 0};
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x1f0b850_0;
    %store/vec4 v0x1f0b760_0, 0, 32;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1f08000;
T_3 ;
    %vpi_call 9 11 "$readmemh", "./fibonacci/fibonacciRefined.v", v0x1f08450 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1f08000;
T_4 ;
    %wait E_0x1f081f0;
    %load/vec4 v0x1f08270_0;
    %parti/s 30, 2, 3;
    %subi 1048576, 0, 30;
    %ix/vec4 4;
    %load/vec4a v0x1f08450, 4;
    %store/vec4 v0x1f08380_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1f03630;
T_5 ;
    %wait E_0x1f038d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f03f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f03bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f03af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f03c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f03d90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1f03930_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f03fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f03a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f03e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f04440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f04380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f042c0_0, 0, 1;
    %load/vec4 v0x1f041e0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %vpi_call 7 107 "$display", "Instruction Not Found\012" {0 0 0};
    %jmp T_5.12;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f03bc0_0, 0, 1;
    %jmp T_5.12;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f03bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f03fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f042c0_0, 0, 1;
    %jmp T_5.12;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f03fd0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1f03930_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f03a30_0, 0, 1;
    %jmp T_5.12;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f03fd0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1f03930_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f03a30_0, 0, 1;
    %jmp T_5.12;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f03fd0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1f03930_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f03a30_0, 0, 1;
    %jmp T_5.12;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f03af0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1f03930_0, 0, 3;
    %jmp T_5.12;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f03af0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1f03930_0, 0, 3;
    %jmp T_5.12;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f03fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f03a30_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1f03930_0, 0, 3;
    %jmp T_5.12;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f03c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f03d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f03fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f03a30_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1f03930_0, 0, 3;
    %jmp T_5.12;
T_5.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1f03930_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f03a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f03e50_0, 0, 1;
    %jmp T_5.12;
T_5.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f03f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f03fd0_0, 0, 1;
    %load/vec4 v0x1f041e0_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %vpi_call 7 103 "$display", "R Instruction can't be found\012" {0 0 0};
    %jmp T_5.22;
T_5.13 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1f03930_0, 0, 3;
    %jmp T_5.22;
T_5.14 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1f03930_0, 0, 3;
    %jmp T_5.22;
T_5.15 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1f03930_0, 0, 3;
    %jmp T_5.22;
T_5.16 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1f03930_0, 0, 3;
    %jmp T_5.22;
T_5.17 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1f03930_0, 0, 3;
    %jmp T_5.22;
T_5.18 ;
    %vpi_call 7 88 "$display", "We at JR" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f03bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f03fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f04380_0, 0, 1;
    %jmp T_5.22;
T_5.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f04440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f03fd0_0, 0, 1;
    %jmp T_5.22;
T_5.20 ;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x1f03930_0, 0, 3;
    %vpi_call 7 99 "$display", "This is a NOP" {0 0 0};
    %jmp T_5.22;
T_5.22 ;
    %pop/vec4 1;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
    %load/vec4 v0x1f03f10_0;
    %load/vec4 v0x1f03bc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1f03af0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1f03c80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1f03d90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1f03930_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1f03fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1f03a30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1f03e50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1f04100_0, 0, 11;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1f0d170;
T_6 ;
    %wait E_0x1f0d370;
    %load/vec4 v0x1f0d6d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1f0d3f0_0;
    %store/vec4 v0x1f0d5d0_0, 0, 5;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1f0d4f0_0;
    %store/vec4 v0x1f0d5d0_0, 0, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1f0b980;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f0c040_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x1f0c040_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x1f0c040_0;
    %store/vec4a v0x1f0c730, 4, 0;
    %load/vec4 v0x1f0c040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f0c040_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1f0b980;
T_8 ;
    %wait E_0x1f0bd00;
    %load/vec4 v0x1f0c570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1f0c730, 4;
    %store/vec4 v0x1f0c370_0, 0, 32;
    %load/vec4 v0x1f0c650_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1f0c730, 4;
    %store/vec4 v0x1f0c440_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1f0b980;
T_9 ;
    %wait E_0x1f04830;
    %load/vec4 v0x1f0cea0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1f0bd60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1f0c230_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_call 13 31 "$display", "Writing to ra this value: %x", v0x1f0c100_0 {0 0 0};
    %load/vec4 v0x1f0c100_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1f0c730, 4, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x1f0cea0_0;
    %cmpi/ne 31, 0, 5;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x1f0cde0_0;
    %load/vec4 v0x1f0cea0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x1f0c730, 4, 0;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1f0d820;
T_10 ;
    %wait E_0x1f038d0;
    %load/vec4 v0x1f0db00_0;
    %parti/s 6, 26, 6;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1f0db00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1f0dbc0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1f0db00_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1f0db00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1f0dbc0_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1f03050;
T_11 ;
    %wait E_0x1f03270;
    %load/vec4 v0x1f032f0_0;
    %load/vec4 v0x1f034c0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x1f03400_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1f09f70;
T_12 ;
    %wait E_0x1f0a1b0;
    %load/vec4 v0x1f0a510_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x1f0a230_0;
    %store/vec4 v0x1f0a410_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1f0a340_0;
    %store/vec4 v0x1f0a410_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1f01d20;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f02210_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x1f01d20;
T_14 ;
    %wait E_0x1f01fa0;
    %load/vec4 v0x1f02030_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x1f022e0_0;
    %load/vec4 v0x1f023c0_0;
    %and;
    %store/vec4 v0x1f02130_0, 0, 32;
    %load/vec4 v0x1f02130_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f02210_0, 0, 1;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f02210_0, 0, 1;
T_14.3 ;
T_14.0 ;
    %load/vec4 v0x1f02030_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x1f022e0_0;
    %load/vec4 v0x1f023c0_0;
    %or;
    %store/vec4 v0x1f02130_0, 0, 32;
    %load/vec4 v0x1f02130_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f02210_0, 0, 1;
    %jmp T_14.7;
T_14.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f02210_0, 0, 1;
T_14.7 ;
T_14.4 ;
    %load/vec4 v0x1f02030_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_14.8, 4;
    %load/vec4 v0x1f022e0_0;
    %load/vec4 v0x1f023c0_0;
    %add;
    %store/vec4 v0x1f02130_0, 0, 32;
    %load/vec4 v0x1f02130_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f02210_0, 0, 1;
    %jmp T_14.11;
T_14.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f02210_0, 0, 1;
T_14.11 ;
T_14.8 ;
    %load/vec4 v0x1f02030_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_14.12, 4;
    %load/vec4 v0x1f022e0_0;
    %load/vec4 v0x1f023c0_0;
    %sub;
    %store/vec4 v0x1f02130_0, 0, 32;
    %load/vec4 v0x1f02130_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f02210_0, 0, 1;
    %jmp T_14.15;
T_14.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f02210_0, 0, 1;
T_14.15 ;
T_14.12 ;
    %load/vec4 v0x1f02030_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_14.16, 4;
    %load/vec4 v0x1f022e0_0;
    %load/vec4 v0x1f023c0_0;
    %cmp/u;
    %jmp/0xz  T_14.18, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f02210_0, 0, 1;
T_14.18 ;
    %load/vec4 v0x1f023c0_0;
    %load/vec4 v0x1f022e0_0;
    %cmp/u;
    %jmp/0xz  T_14.20, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f02210_0, 0, 1;
T_14.20 ;
T_14.16 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x1f02ac0;
T_15 ;
    %wait E_0x1f02d10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f02e60_0, 0, 1;
    %load/vec4 v0x1f02f00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1f02d70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f02e60_0, 0, 1;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x1f0a640;
T_16 ;
    %wait E_0x1f0a880;
    %load/vec4 v0x1f0aba0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x1f0a900_0;
    %store/vec4 v0x1f0aad0_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1f0a9e0_0;
    %store/vec4 v0x1f0aad0_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x1f0ad00;
T_17 ;
    %wait E_0x1f0af40;
    %load/vec4 v0x1f0b270_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x1f0afc0_0;
    %store/vec4 v0x1f0b1a0_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1f0b0d0_0;
    %store/vec4 v0x1f0b1a0_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x1f045d0;
T_18 ;
    %wait E_0x1f048b0;
    %load/vec4 v0x1f052c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x1f05110_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536870655, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1f05420, 4;
    %store/vec4 v0x1f07d40_0, 0, 32;
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x1f045d0;
T_19 ;
    %wait E_0x1f04830;
    %load/vec4 v0x1f05360_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x1f07e20_0;
    %load/vec4 v0x1f05110_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536870655, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x1f05420, 4, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1f098d0;
T_20 ;
    %wait E_0x1f09b10;
    %load/vec4 v0x1f09e00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x1f09b70_0;
    %store/vec4 v0x1f09d60_0, 0, 32;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x1f09ca0_0;
    %store/vec4 v0x1f09d60_0, 0, 32;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x1f08560;
T_21 ;
    %wait E_0x1f087d0;
    %load/vec4 v0x1f08b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x1f08830_0;
    %store/vec4 v0x1f08a10_0, 0, 32;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x1f08930_0;
    %store/vec4 v0x1f08a10_0, 0, 32;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x1ed0d50;
T_22 ;
    %delay 10, 0;
    %load/vec4 v0x1f0e610_0;
    %inv;
    %store/vec4 v0x1f0e610_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1ed0d50;
T_23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f0e610_0, 0, 1;
    %vpi_call 3 96 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 3 97 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1ed0d50 {0 0 0};
    %vpi_call 3 98 "$monitor", $time, "in %m, currPC %08x, nextPC = %08x, inst =%08x, jumpAddr =%08x, PCplus4 =%08x", v0x1f0e770_0, v0x1f0edb0_0, v0x1f0e810_0, v0x1f0ec00_0, v0x1f0de10_0 {0 0 0};
    %delay 500000, 0;
    %vpi_call 3 99 "$finish" {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "./syscall.v";
    "Mips.v";
    "./alu.v";
    "./adder.v";
    "./and.v";
    "./control.v";
    "./dataMem.v";
    "./memory.v";
    "./mux2to1.v";
    "./JumpAdder.v";
    "./pc.v";
    "./register.v";
    "./mux5bit.v";
    "./signExtend16to32.v";
