/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [23:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 24'h000000;
    else _00_ <= in_data[31:8];
  assign celloutsig_0_0z = in_data[49:31] <= in_data[53:35];
  assign celloutsig_0_3z = { _00_[23:8], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } <= { _00_[18:7], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_16z = in_data[165:159] <= { in_data[152:149], celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_8z = { in_data[89:87], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_4z } <= { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_10z = { _00_[21:17], celloutsig_0_1z } <= { celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_11z = { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_0z } <= { in_data[92:89], celloutsig_0_8z };
  assign celloutsig_0_13z = _00_[5:0] <= { celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_15z = { in_data[66], celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_4z } <= { celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_16z = { _00_[7:5], celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_8z } <= { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_21z = { _00_[20:14], celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_6z } <= _00_[19:10];
  assign celloutsig_1_1z = { in_data[169:166], celloutsig_1_0z } <= in_data[120:116];
  assign celloutsig_1_2z = in_data[146:136] <= { in_data[164:157], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[173:165], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } <= { in_data[186:178], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_4z = { in_data[100:99], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } <= { in_data[105:104], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_5z = ~((celloutsig_1_1z & celloutsig_1_1z) | celloutsig_1_1z);
  assign celloutsig_1_6z = ~((celloutsig_1_2z & celloutsig_1_5z) | celloutsig_1_4z);
  assign celloutsig_1_7z = ~((celloutsig_1_3z & celloutsig_1_3z) | celloutsig_1_4z);
  assign celloutsig_1_8z = ~((celloutsig_1_5z & celloutsig_1_1z) | celloutsig_1_7z);
  assign celloutsig_1_15z = ~((celloutsig_1_0z & celloutsig_1_7z) | celloutsig_1_7z);
  assign celloutsig_1_18z = ~((celloutsig_1_3z & celloutsig_1_16z) | celloutsig_1_16z);
  assign celloutsig_1_19z = ~((celloutsig_1_8z & celloutsig_1_2z) | celloutsig_1_3z);
  assign celloutsig_0_4z = ~((in_data[17] & in_data[83]) | celloutsig_0_3z);
  assign celloutsig_0_5z = ~((celloutsig_0_0z & in_data[41]) | celloutsig_0_3z);
  assign celloutsig_0_6z = ~((celloutsig_0_5z & celloutsig_0_4z) | celloutsig_0_5z);
  assign celloutsig_0_7z = ~((celloutsig_0_3z & _00_[21]) | celloutsig_0_3z);
  assign celloutsig_0_9z = ~((celloutsig_0_5z & celloutsig_0_7z) | celloutsig_0_4z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | in_data[10]);
  assign celloutsig_0_12z = ~((celloutsig_0_7z & celloutsig_0_3z) | _00_[2]);
  assign celloutsig_0_14z = ~((in_data[57] & celloutsig_0_11z) | celloutsig_0_7z);
  assign celloutsig_0_18z = ~((celloutsig_0_9z & celloutsig_0_8z) | celloutsig_0_8z);
  assign celloutsig_0_19z = ~((celloutsig_0_14z & celloutsig_0_7z) | celloutsig_0_11z);
  assign celloutsig_0_20z = ~((celloutsig_0_19z & celloutsig_0_11z) | celloutsig_0_8z);
  assign celloutsig_0_22z = ~((celloutsig_0_19z & celloutsig_0_15z) | celloutsig_0_16z);
  assign celloutsig_1_0z = ~((in_data[190] & in_data[100]) | in_data[113]);
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
