Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Sun Jan  6 01:39:09 2019
| Host             : ubuntu running 64-bit Ubuntu 18.04.1 LTS
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.654        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.532        |
| Device Static (W)        | 0.122        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.9         |
| Junction Temperature (C) | 44.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.006 |        4 |       --- |             --- |
| Slice Logic              |     0.003 |     3322 |       --- |             --- |
|   LUT as Logic           |     0.003 |     1159 |     17600 |            6.59 |
|   Register               |    <0.001 |     1492 |     35200 |            4.24 |
|   CARRY4                 |    <0.001 |       44 |      4400 |            1.00 |
|   LUT as Distributed RAM |    <0.001 |       64 |      6000 |            1.07 |
|   F7/F8 Muxes            |    <0.001 |        1 |     17600 |           <0.01 |
|   LUT as Shift Register  |    <0.001 |       62 |      6000 |            1.03 |
|   Others                 |     0.000 |      239 |       --- |             --- |
| Signals                  |     0.005 |     2610 |       --- |             --- |
| DSPs                     |     0.005 |        4 |        80 |            5.00 |
| I/O                      |     0.004 |       25 |       100 |           25.00 |
| PS7                      |     1.510 |        1 |       --- |             --- |
| Static Power             |     0.122 |          |           |                 |
| Total                    |     1.654 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.025 |       0.018 |      0.007 |
| Vccaux    |       1.800 |     0.008 |       0.000 |      0.008 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.736 |       0.707 |      0.030 |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------------+-----------------+
| Clock      | Domain                                                    | Constraint (ns) |
+------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_1 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |            81.4 |
+------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------+-----------+
| Name                                                                        | Power (W) |
+-----------------------------------------------------------------------------+-----------+
| system_wrapper                                                              |     1.532 |
|   IIC_1_scl_iobuf                                                           |    <0.001 |
|   IIC_1_sda_iobuf                                                           |    <0.001 |
|   system_i                                                                  |     1.528 |
|     apply_0                                                                 |     0.005 |
|       inst                                                                  |     0.005 |
|         apply_fir_io_s_axi_U                                                |    <0.001 |
|         hist_U                                                              |     0.001 |
|           apply_hist_ram_U                                                  |     0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|             ram_reg_0_31_0_0                                                |    <0.001 |
|             ram_reg_0_31_0_0__0                                             |    <0.001 |
|             ram_reg_0_31_0_0__1                                             |    <0.001 |
|             ram_reg_0_31_0_0__10                                            |    <0.001 |
|             ram_reg_0_31_0_0__11                                            |    <0.001 |
|             ram_reg_0_31_0_0__12                                            |    <0.001 |
|             ram_reg_0_31_0_0__13                                            |    <0.001 |
|             ram_reg_0_31_0_0__14                                            |    <0.001 |
|             ram_reg_0_31_0_0__2                                             |    <0.001 |
|             ram_reg_0_31_0_0__3                                             |    <0.001 |
|             ram_reg_0_31_0_0__4                                             |    <0.001 |
|             ram_reg_0_31_0_0__5                                             |    <0.001 |
|             ram_reg_0_31_0_0__6                                             |    <0.001 |
|             ram_reg_0_31_0_0__7                                             |    <0.001 |
|             ram_reg_0_31_0_0__8                                             |    <0.001 |
|             ram_reg_0_31_0_0__9                                             |    <0.001 |
|     apply_1                                                                 |     0.005 |
|       inst                                                                  |     0.005 |
|         apply_fir_io_s_axi_U                                                |    <0.001 |
|         hist_U                                                              |     0.001 |
|           apply_hist_ram_U                                                  |     0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|             ram_reg_0_31_0_0                                                |    <0.001 |
|             ram_reg_0_31_0_0__0                                             |    <0.001 |
|             ram_reg_0_31_0_0__1                                             |    <0.001 |
|             ram_reg_0_31_0_0__10                                            |    <0.001 |
|             ram_reg_0_31_0_0__11                                            |    <0.001 |
|             ram_reg_0_31_0_0__12                                            |    <0.001 |
|             ram_reg_0_31_0_0__13                                            |    <0.001 |
|             ram_reg_0_31_0_0__14                                            |    <0.001 |
|             ram_reg_0_31_0_0__2                                             |    <0.001 |
|             ram_reg_0_31_0_0__3                                             |    <0.001 |
|             ram_reg_0_31_0_0__4                                             |    <0.001 |
|             ram_reg_0_31_0_0__5                                             |    <0.001 |
|             ram_reg_0_31_0_0__6                                             |    <0.001 |
|             ram_reg_0_31_0_0__7                                             |    <0.001 |
|             ram_reg_0_31_0_0__8                                             |    <0.001 |
|             ram_reg_0_31_0_0__9                                             |    <0.001 |
|     axi_gpio_0                                                              |    <0.001 |
|       U0                                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                |    <0.001 |
|             I_DECODER                                                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|         gpio_core_1                                                         |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                                           |    <0.001 |
|     axi_gpio_1                                                              |    <0.001 |
|       U0                                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                |    <0.001 |
|             I_DECODER                                                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|         gpio_core_1                                                         |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS4                                           |    <0.001 |
|     processing_system7_0                                                    |     1.510 |
|       inst                                                                  |     1.510 |
|     ps7_0_axi_periph                                                        |     0.005 |
|       s00_couplers                                                          |     0.004 |
|         auto_pc                                                             |     0.004 |
|           inst                                                              |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                            |     0.004 |
|               RD.ar_channel_0                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               RD.r_channel_0                                                |    <0.001 |
|                 rd_data_fifo_0                                              |    <0.001 |
|                 transaction_fifo_0                                          |    <0.001 |
|               SI_REG                                                        |     0.002 |
|                 ar.ar_pipe                                                  |    <0.001 |
|                 aw.aw_pipe                                                  |    <0.001 |
|                 b.b_pipe                                                    |    <0.001 |
|                 r.r_pipe                                                    |    <0.001 |
|               WR.aw_channel_0                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               WR.b_channel_0                                                |    <0.001 |
|                 bid_fifo_0                                                  |    <0.001 |
|                 bresp_fifo_0                                                |    <0.001 |
|       xbar                                                                  |    <0.001 |
|         inst                                                                |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                          |    <0.001 |
|             addr_arbiter_inst                                               |    <0.001 |
|             gen_decerr.decerr_slave_inst                                    |    <0.001 |
|             reg_slice_r                                                     |    <0.001 |
|             splitter_ar                                                     |    <0.001 |
|             splitter_aw                                                     |    <0.001 |
|     rst_ps7_0_100M                                                          |    <0.001 |
|       U0                                                                    |    <0.001 |
|         EXT_LPF                                                             |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                         |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                         |    <0.001 |
|         SEQ                                                                 |    <0.001 |
|           SEQ_COUNTER                                                       |    <0.001 |
|     xlconcat_0                                                              |     0.000 |
|     zybo_audio_ctrl_0                                                       |     0.001 |
|       U0                                                                    |     0.001 |
|         AXI_LITE_IPIF_I                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                |    <0.001 |
|             I_DECODER                                                       |    <0.001 |
|         USER_LOGIC_I                                                        |     0.001 |
|           Inst_iis_deser                                                    |    <0.001 |
|           Inst_iis_ser                                                      |    <0.001 |
+-----------------------------------------------------------------------------+-----------+


