<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <!-- original name: _tb_top_dut_u_dma_axi64_dma_axi64_dual_core_dma_axi64_core0_top_dma_axi64_core0_dma_axi64_core0_axim_wr_dma_axi64_axim_wdataContentFrame6.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html_newlook.css"/>
  <script type="text/javascript" src="../scripts/jquery.js"></script>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">Questa</span> Toggle Coverage Report</h1>
  <h3>Scope: /<a href="z000075.htm">tb_top</a>/<a href="z000076.htm">dut</a>/<a href="z000561.htm">u_dma_axi64</a>/<a href="z000834.htm">dma_axi64_dual_core</a>/<a href="z001731.htm">dma_axi64_core0_top</a>/<a href="z001975.htm">dma_axi64_core0</a>/<a href="z003051.htm">dma_axi64_core0_axim_wr</a>/<a href="z003344.htm">dma_axi64_axim_wdata</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <hr/><table>
  <tr/>
  <tr/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#132" z="cmd_data_empty" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#133" z="cmd_data_full" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#131" z="cmd_data_pop" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#130" z="cmd_data_push" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#127" z="cmd_empty" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#128" z="cmd_full" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#125" z="cmd_pop" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#126" z="cmd_pop_d" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#124" z="cmd_push" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#137" z="data_empty" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#138" z="data_full" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#116" z="data_fullness[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#116" z="data_fullness[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#116" z="data_fullness[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/data_fullness_pre[0]" lnk="__HDL_srcfile_16.htm#115"" z="data_fullness_pre[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/data_fullness_pre[1]" lnk="__HDL_srcfile_16.htm#115"" z="data_fullness_pre[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/data_fullness_pre[2]" lnk="__HDL_srcfile_16.htm#115"" z="data_fullness_pre[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#144" z="data_pending" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#143" z="data_pending_pre" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#136" z="data_pop" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#135" z="data_push" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#114" z="data_ready" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#117" z="joint_fifo_rd_valid" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#118" z="joint_req_out" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#107" z="last_channel[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#107" z="last_channel[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#107" z="last_channel[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#145" z="line_end" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/line_end_num[0]" lnk="__HDL_srcfile_16.htm#146"" z="line_end_num[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/line_end_num[1]" lnk="__HDL_srcfile_16.htm#146"" z="line_end_num[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/line_end_num[2]" lnk="__HDL_srcfile_16.htm#146"" z="line_end_num[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#141" z="rd_in_count[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#141" z="rd_in_count[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#141" z="rd_in_count[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#141" z="rd_in_count[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#140" z="rd_out_count[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#140" z="rd_out_count[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#140" z="rd_out_count[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#140" z="rd_out_count[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#122" z="rd_transfer_full" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#120" z="rd_transfer_joint" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/rd_transfer_size_joint[0]" lnk="__HDL_srcfile_16.htm#121"" z="rd_transfer_size_joint[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/rd_transfer_size_joint[1]" lnk="__HDL_srcfile_16.htm#121"" z="rd_transfer_size_joint[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/rd_transfer_size_joint[2]" lnk="__HDL_srcfile_16.htm#121"" z="rd_transfer_size_joint[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/rd_transfer_size_joint[3]" lnk="__HDL_srcfile_16.htm#121"" z="rd_transfer_size_joint[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#95" z="valid_last" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WID[0]" lnk="__HDL_srcfile_16.htm#83"" z="WID[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WID[1]" lnk="__HDL_srcfile_16.htm#83"" z="WID[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WID[2]" lnk="__HDL_srcfile_16.htm#83"" z="WID[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WID[3]" lnk="__HDL_srcfile_16.htm#83"" z="WID[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WID[4]" lnk="__HDL_srcfile_16.htm#83"" z="WID[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WID[5]" lnk="__HDL_srcfile_16.htm#83"" z="WID[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WID[6]" lnk="__HDL_srcfile_16.htm#83"" z="WID[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WID_cmd[0]" lnk="__HDL_srcfile_16.htm#109"" z="WID_cmd[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WID_cmd[1]" lnk="__HDL_srcfile_16.htm#109"" z="WID_cmd[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WID_cmd[2]" lnk="__HDL_srcfile_16.htm#109"" z="WID_cmd[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WID_cmd[3]" lnk="__HDL_srcfile_16.htm#109"" z="WID_cmd[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WID_cmd[4]" lnk="__HDL_srcfile_16.htm#109"" z="WID_cmd[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WID_cmd[5]" lnk="__HDL_srcfile_16.htm#109"" z="WID_cmd[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WID_cmd[6]" lnk="__HDL_srcfile_16.htm#109"" z="WID_cmd[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WID_data[0]" lnk="__HDL_srcfile_16.htm#89"" z="WID_data[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WID_data[1]" lnk="__HDL_srcfile_16.htm#89"" z="WID_data[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WID_data[2]" lnk="__HDL_srcfile_16.htm#89"" z="WID_data[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WID_data[3]" lnk="__HDL_srcfile_16.htm#89"" z="WID_data[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WID_data[4]" lnk="__HDL_srcfile_16.htm#89"" z="WID_data[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WID_data[5]" lnk="__HDL_srcfile_16.htm#89"" z="WID_data[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WID_data[6]" lnk="__HDL_srcfile_16.htm#89"" z="WID_data[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WID_pre[0]" lnk="__HDL_srcfile_16.htm#84"" z="WID_pre[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WID_pre[1]" lnk="__HDL_srcfile_16.htm#84"" z="WID_pre[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WID_pre[2]" lnk="__HDL_srcfile_16.htm#84"" z="WID_pre[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WID_pre[3]" lnk="__HDL_srcfile_16.htm#84"" z="WID_pre[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WID_pre[4]" lnk="__HDL_srcfile_16.htm#84"" z="WID_pre[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WID_pre[5]" lnk="__HDL_srcfile_16.htm#84"" z="WID_pre[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WID_pre[6]" lnk="__HDL_srcfile_16.htm#84"" z="WID_pre[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WLEN_cmd[0]" lnk="__HDL_srcfile_16.htm#112"" z="WLEN_cmd[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WLEN_cmd[1]" lnk="__HDL_srcfile_16.htm#112"" z="WLEN_cmd[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WLEN_cmd[2]" lnk="__HDL_srcfile_16.htm#112"" z="WLEN_cmd[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WLEN_cmd[3]" lnk="__HDL_srcfile_16.htm#112"" z="WLEN_cmd[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WLEN_data[0]" lnk="__HDL_srcfile_16.htm#92"" z="WLEN_data[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WLEN_data[1]" lnk="__HDL_srcfile_16.htm#92"" z="WLEN_data[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WLEN_data[2]" lnk="__HDL_srcfile_16.htm#92"" z="WLEN_data[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WLEN_data[3]" lnk="__HDL_srcfile_16.htm#92"" z="WLEN_data[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WLEN_pre[0]" lnk="__HDL_srcfile_16.htm#87"" z="WLEN_pre[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WLEN_pre[1]" lnk="__HDL_srcfile_16.htm#87"" z="WLEN_pre[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WLEN_pre[2]" lnk="__HDL_srcfile_16.htm#87"" z="WLEN_pre[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WLEN_pre[3]" lnk="__HDL_srcfile_16.htm#87"" z="WLEN_pre[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#60" z="wr_clr_line_num[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#60" z="wr_clr_line_num[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#60" z="wr_clr_line_num[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#98" z="wr_clr_line_pre" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#97" z="wr_clr_line_stall" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#96" z="wr_clr_line_stall_pre" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#55" z="wr_next_size[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#55" z="wr_next_size[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#55" z="wr_next_size[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#55" z="wr_next_size[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#52" z="wr_transfer_num[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#52" z="wr_transfer_num[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#52" z="wr_transfer_num[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/wr_transfer_num_pre[0]" lnk="__HDL_srcfile_16.htm#100"" z="wr_transfer_num_pre[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/wr_transfer_num_pre[1]" lnk="__HDL_srcfile_16.htm#100"" z="wr_transfer_num_pre[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/wr_transfer_num_pre[2]" lnk="__HDL_srcfile_16.htm#100"" z="wr_transfer_num_pre[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#101" z="wr_transfer_pre" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#54" z="wr_transfer_size[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#54" z="wr_transfer_size[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#54" z="wr_transfer_size[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#54" z="wr_transfer_size[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/wr_transfer_size_pre[0]" lnk="__HDL_srcfile_16.htm#102"" z="wr_transfer_size_pre[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/wr_transfer_size_pre[1]" lnk="__HDL_srcfile_16.htm#102"" z="wr_transfer_size_pre[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/wr_transfer_size_pre[2]" lnk="__HDL_srcfile_16.htm#102"" z="wr_transfer_size_pre[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/wr_transfer_size_pre[3]" lnk="__HDL_srcfile_16.htm#102"" z="wr_transfer_size_pre[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WSIZE_cmd[0]" lnk="__HDL_srcfile_16.htm#110"" z="WSIZE_cmd[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WSIZE_cmd[1]" lnk="__HDL_srcfile_16.htm#110"" z="WSIZE_cmd[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WSIZE_data[0]" lnk="__HDL_srcfile_16.htm#91"" z="WSIZE_data[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WSIZE_data[1]" lnk="__HDL_srcfile_16.htm#91"" z="WSIZE_data[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WSIZE_pre[0]" lnk="__HDL_srcfile_16.htm#86"" z="WSIZE_pre[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WSIZE_pre[1]" lnk="__HDL_srcfile_16.htm#86"" z="WSIZE_pre[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WSTRB_data[0]" lnk="__HDL_srcfile_16.htm#90"" z="WSTRB_data[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WSTRB_data[1]" lnk="__HDL_srcfile_16.htm#90"" z="WSTRB_data[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WSTRB_data[2]" lnk="__HDL_srcfile_16.htm#90"" z="WSTRB_data[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WSTRB_data[3]" lnk="__HDL_srcfile_16.htm#90"" z="WSTRB_data[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WSTRB_data[4]" lnk="__HDL_srcfile_16.htm#90"" z="WSTRB_data[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WSTRB_data[5]" lnk="__HDL_srcfile_16.htm#90"" z="WSTRB_data[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WSTRB_data[6]" lnk="__HDL_srcfile_16.htm#90"" z="WSTRB_data[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_axim_wr/dma_axi64_axim_wdata/WSTRB_data[7]" lnk="__HDL_srcfile_16.htm#90"" z="WSTRB_data[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#85" z="WSTRB_pre[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#85" z="WSTRB_pre[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#85" z="WSTRB_pre[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#85" z="WSTRB_pre[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#85" z="WSTRB_pre[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#85" z="WSTRB_pre[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#85" z="WSTRB_pre[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_16.htm#85" z="WSTRB_pre[0]" h1="0" h2="0" c="R" p="0.00"/>
  </table>
<h5>Note:<br/>[alias] denotes that the togglenode is an alias of a canonical node elsewhere in the design.</h5>
<script type="text/javascript" src="../scripts/buildtogglepage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
