GowinSynthesis start
Running parser ...
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\DDR_rd_fifo\DDR_rd_fifo.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\GMII2RGMII\GMII2RGMII.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\GMII_pll\GMII_pll.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\VexGBA.sv'
Analyzing included file 'F:\2024FPGA\gbatang\src\common\pproc_bus_gba.sv'("F:\2024FPGA\gbatang\src\VexGBA.sv":87)
Back to file 'F:\2024FPGA\gbatang\src\VexGBA.sv'("F:\2024FPGA\gbatang\src\VexGBA.sv":87)
Undeclared symbol 'req_w', assumed default net type 'wire'("F:\2024FPGA\gbatang\src\VexGBA.sv":322)
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\capture\GMII_send.sv'
WARN  (EX3801) : Parameter 'IP_HEAD_CODE' becomes localparam in 'GMII_send' with formal parameter declaration list("F:\2024FPGA\gbatang\src\capture\GMII_send.sv":29)
WARN  (EX3801) : Parameter 'DES_MAC_CODE' becomes localparam in 'GMII_send' with formal parameter declaration list("F:\2024FPGA\gbatang\src\capture\GMII_send.sv":30)
WARN  (EX3801) : Parameter 'BOARD_MAC_CODE' becomes localparam in 'GMII_send' with formal parameter declaration list("F:\2024FPGA\gbatang\src\capture\GMII_send.sv":31)
WARN  (EX3801) : Parameter 'DATA_TYPE' becomes localparam in 'GMII_send' with formal parameter declaration list("F:\2024FPGA\gbatang\src\capture\GMII_send.sv":32)
WARN  (EX3801) : Parameter 'MAC_DATA' becomes localparam in 'GMII_send' with formal parameter declaration list("F:\2024FPGA\gbatang\src\capture\GMII_send.sv":33)
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\capture\capture.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\capture\crc.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\capture\ddr_rd.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\capture\ddr_wr.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\capture\udp.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\common\dpram32_block.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\common\dpram_block.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\common\dual_clk_fifo.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv'
Analyzing included file 'F:\2024FPGA\gbatang\src\common\pproc_bus_gba.sv'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":10)
Back to file 'F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":10)
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\cpu\gba_cpu.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\cpu\gba_cpu_thumbdecoder.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\cpu\gba_interrupts.v'
Analyzing included file 'F:\2024FPGA\gbatang\src\common\pproc_bus_gba.sv'("F:\2024FPGA\gbatang\src\cpu\gba_interrupts.v":10)
Back to file 'F:\2024FPGA\gbatang\src\cpu\gba_interrupts.v'("F:\2024FPGA\gbatang\src\cpu\gba_interrupts.v":10)
Analyzing included file 'F:\2024FPGA\gbatang\src\common\preg_gba_system.sv'("F:\2024FPGA\gbatang\src\cpu\gba_interrupts.v":11)
Analyzing included file 'F:\2024FPGA\gbatang\src\common\pproc_bus_gba.sv'("F:\2024FPGA\gbatang\src\common\preg_gba_system.sv":5)
Back to file 'F:\2024FPGA\gbatang\src\common\preg_gba_system.sv'("F:\2024FPGA\gbatang\src\common\preg_gba_system.sv":5)
Back to file 'F:\2024FPGA\gbatang\src\cpu\gba_interrupts.v'("F:\2024FPGA\gbatang\src\cpu\gba_interrupts.v":11)
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\ddr3_memory_interface\ddr3_memory_interface.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\fifo_top\fifo_top.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\gba2hdmi.sv'
Undeclared symbol 'tmdsClk', assumed default net type 'wire'("F:\2024FPGA\gbatang\src\gba2hdmi.sv":251)
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\gowin_clkdiv\gowin_clkdiv.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\gowin_dpb\gowin_dpb.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\gowin_pll\gowin_pll.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\gowin_pll_6p25\gowin_pll_6p25.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\gowin_sdpb\gowin_sdpb.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\gpu\gba_drawer_merge.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode0.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode345.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv'
Analyzing included file 'F:\2024FPGA\gbatang\src\common\pproc_bus_gba.sv'("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":4)
Back to file 'F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv'("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":4)
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\gpu\gba_gpu.v'
Analyzing included file 'F:\2024FPGA\gbatang\src\common\pproc_bus_gba.sv'("F:\2024FPGA\gbatang\src\gpu\gba_gpu.v":7)
Back to file 'F:\2024FPGA\gbatang\src\gpu\gba_gpu.v'("F:\2024FPGA\gbatang\src\gpu\gba_gpu.v":7)
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\gpu\gba_gpu_colorshade.sv'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v'
Analyzing included file 'F:\2024FPGA\gbatang\src\common\pproc_bus_gba.sv'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":3)
Back to file 'F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":3)
Analyzing included file 'F:\2024FPGA\gbatang\src\common\preg_gba_display.sv'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":4)
Analyzing included file 'F:\2024FPGA\gbatang\src\common\pproc_bus_gba.sv'("F:\2024FPGA\gbatang\src\common\preg_gba_display.sv":5)
Back to file 'F:\2024FPGA\gbatang\src\common\preg_gba_display.sv'("F:\2024FPGA\gbatang\src\common\preg_gba_display.sv":5)
Back to file 'F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":4)
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\gpu\gba_gpu_timing.v'
Analyzing included file 'F:\2024FPGA\gbatang\src\common\pproc_bus_gba.sv'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_timing.v":5)
Back to file 'F:\2024FPGA\gbatang\src\gpu\gba_gpu_timing.v'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_timing.v":5)
Analyzing included file 'F:\2024FPGA\gbatang\src\common\preg_gba_display.sv'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_timing.v":6)
Analyzing included file 'F:\2024FPGA\gbatang\src\common\pproc_bus_gba.sv'("F:\2024FPGA\gbatang\src\common\preg_gba_display.sv":5)
Back to file 'F:\2024FPGA\gbatang\src\common\preg_gba_display.sv'("F:\2024FPGA\gbatang\src\common\preg_gba_display.sv":5)
Back to file 'F:\2024FPGA\gbatang\src\gpu\gba_gpu_timing.v'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_timing.v":6)
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\gpu\gba_timer.v'
Analyzing included file 'F:\2024FPGA\gbatang\src\common\pproc_bus_gba.sv'("F:\2024FPGA\gbatang\src\gpu\gba_timer.v":4)
Back to file 'F:\2024FPGA\gbatang\src\gpu\gba_timer.v'("F:\2024FPGA\gbatang\src\gpu\gba_timer.v":4)
Analyzing included file 'F:\2024FPGA\gbatang\src\common\preg_gba_timer.sv'("F:\2024FPGA\gbatang\src\gpu\gba_timer.v":5)
Analyzing included file 'F:\2024FPGA\gbatang\src\common\pproc_bus_gba.sv'("F:\2024FPGA\gbatang\src\common\preg_gba_timer.sv":5)
Back to file 'F:\2024FPGA\gbatang\src\common\preg_gba_timer.sv'("F:\2024FPGA\gbatang\src\common\preg_gba_timer.sv":5)
Back to file 'F:\2024FPGA\gbatang\src\gpu\gba_timer.v'("F:\2024FPGA\gbatang\src\gpu\gba_timer.v":5)
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\gpu\gba_timer_module.v'
Analyzing included file 'F:\2024FPGA\gbatang\src\common\pproc_bus_gba.sv'("F:\2024FPGA\gbatang\src\gpu\gba_timer_module.v":4)
Back to file 'F:\2024FPGA\gbatang\src\gpu\gba_timer_module.v'("F:\2024FPGA\gbatang\src\gpu\gba_timer_module.v":4)
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\gpu\vram_hi.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\gpu\vram_lo.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\hdmi\audio_clock_regeneration_packet.sv'
WARN  (EX2478) : Non-net output port 'clk_audio_counter_wrap' cannot be initialized at declaration in SystemVerilog mode("F:\2024FPGA\gbatang\src\hdmi\audio_clock_regeneration_packet.sv":13)
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\hdmi\audio_info_frame.sv'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\hdmi\audio_sample_packet.sv'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\hdmi\auxiliary_video_information_info_frame.sv'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\hdmi\hdmi.sv'
WARN  (EX2478) : Non-net output port 'cx' cannot be initialized at declaration in SystemVerilog mode("F:\2024FPGA\gbatang\src\hdmi\hdmi.sv":81)
WARN  (EX2478) : Non-net output port 'cy' cannot be initialized at declaration in SystemVerilog mode("F:\2024FPGA\gbatang\src\hdmi\hdmi.sv":82)
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\hdmi\packet_assembler.sv'
WARN  (EX2478) : Non-net output port 'counter' cannot be initialized at declaration in SystemVerilog mode("F:\2024FPGA\gbatang\src\hdmi\packet_assembler.sv":11)
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\hdmi\packet_picker.sv'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\hdmi\serializer.sv'
WARN  (EX3182) : Initial value of parameter 'VIDEO_RATE' is omitted("F:\2024FPGA\gbatang\src\hdmi\serializer.sv":6)
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\hdmi\source_product_description_info_frame.sv'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\hdmi\tmds_channel.sv'
WARN  (EX2478) : Non-net output port 'tmds' cannot be initialized at declaration in SystemVerilog mode("F:\2024FPGA\gbatang\src\hdmi\tmds_channel.sv":16)
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\iosys\Briey.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\iosys\Briey_defines.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\iosys\apb2custom.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\iosys\audio_drive.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\iosys\axi2custom.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\iosys\gowin_dpb_menu.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\iosys\iosys.v'
WARN  (EX2987) : Variable 'next_addr' must explicitly be declared as automatic or static("F:\2024FPGA\gbatang\src\iosys\iosys.v":112)
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\iosys\simplespimaster.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\iosys\simpleuart.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\iosys\spi_master.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\iosys\spiflash.v'
WARN  (EX2987) : Variable 'new_request_t' must explicitly be declared as automatic or static("F:\2024FPGA\gbatang\src\iosys\spiflash.v":69)
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\iosys\textdisp.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\m138k\pll_27.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\m138k\pll_33.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\m138k\pll_74.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\memory\gba_dma.v'
Analyzing included file 'F:\2024FPGA\gbatang\src\common\pproc_bus_gba.sv'("F:\2024FPGA\gbatang\src\memory\gba_dma.v":9)
Back to file 'F:\2024FPGA\gbatang\src\memory\gba_dma.v'("F:\2024FPGA\gbatang\src\memory\gba_dma.v":9)
Analyzing included file 'F:\2024FPGA\gbatang\src\common\preg_gba_dma.sv'("F:\2024FPGA\gbatang\src\memory\gba_dma.v":10)
Analyzing included file 'F:\2024FPGA\gbatang\src\common\pproc_bus_gba.sv'("F:\2024FPGA\gbatang\src\common\preg_gba_dma.sv":5)
Back to file 'F:\2024FPGA\gbatang\src\common\preg_gba_dma.sv'("F:\2024FPGA\gbatang\src\common\preg_gba_dma.sv":5)
Back to file 'F:\2024FPGA\gbatang\src\memory\gba_dma.v'("F:\2024FPGA\gbatang\src\memory\gba_dma.v":10)
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv'
Analyzing included file 'F:\2024FPGA\gbatang\src\common\pproc_bus_gba.sv'("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":10)
Back to file 'F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv'("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":10)
WARN  (EX3182) : Initial value of parameter 'index' is omitted("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":12)
WARN  (EX3182) : Initial value of parameter 'has_DRQ' is omitted("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":13)
WARN  (EX3182) : Initial value of parameter 'Reg_SAD' is omitted("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":14)
WARN  (EX3182) : Initial value of parameter 'Reg_DAD' is omitted("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":15)
WARN  (EX3182) : Initial value of parameter 'Reg_CNT_L' is omitted("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":16)
WARN  (EX3182) : Initial value of parameter 'Reg_CNT_H_Dest_Addr_Control' is omitted("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":17)
WARN  (EX3182) : Initial value of parameter 'Reg_CNT_H_Source_Adr_Control' is omitted("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":18)
WARN  (EX3182) : Initial value of parameter 'Reg_CNT_H_DMA_Repeat' is omitted("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":19)
WARN  (EX3182) : Initial value of parameter 'Reg_CNT_H_DMA_Transfer_Type' is omitted("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":20)
WARN  (EX3182) : Initial value of parameter 'Reg_CNT_H_Game_Pak_DRQ' is omitted("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":21)
WARN  (EX3182) : Initial value of parameter 'Reg_CNT_H_DMA_start_timing' is omitted("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":22)
WARN  (EX3182) : Initial value of parameter 'Reg_CNT_H_IRQ_on' is omitted("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":23)
WARN  (EX3182) : Initial value of parameter 'Reg_CNT_H_DMA_Enable' is omitted("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":24)
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\memory\gba_eeprom.sv'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\memory\gba_flash_sram.sv'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\memory\gba_memory.sv'
Analyzing included file 'F:\2024FPGA\gbatang\src\common\pproc_bus_gba.sv'("F:\2024FPGA\gbatang\src\memory\gba_memory.sv":171)
Back to file 'F:\2024FPGA\gbatang\src\memory\gba_memory.sv'("F:\2024FPGA\gbatang\src\memory\gba_memory.sv":171)
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\memory\mem_eeprom.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\memory\mem_iwram.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\memory\rv_sdram_adapter.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\memory\sdram_gba.v'
WARN  (EX2987) : Variable 'f_addr' must explicitly be declared as automatic or static("F:\2024FPGA\gbatang\src\memory\sdram_gba.v":376)
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\peripherals\controller_ds2.sv'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\peripherals\dualshock_controller.v'
WARN  (EX3182) : Initial value of parameter 'FREQ' is omitted("F:\2024FPGA\gbatang\src\peripherals\dualshock_controller.v":47)
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\peripherals\gba_joypad.v'
Analyzing included file 'F:\2024FPGA\gbatang\src\common\pproc_bus_gba.sv'("F:\2024FPGA\gbatang\src\peripherals\gba_joypad.v":29)
Back to file 'F:\2024FPGA\gbatang\src\peripherals\gba_joypad.v'("F:\2024FPGA\gbatang\src\peripherals\gba_joypad.v":29)
Analyzing included file 'F:\2024FPGA\gbatang\src\common\preg_gba_serial.sv'("F:\2024FPGA\gbatang\src\peripherals\gba_joypad.v":30)
Analyzing included file 'F:\2024FPGA\gbatang\src\common\pproc_bus_gba.sv'("F:\2024FPGA\gbatang\src\common\preg_gba_serial.sv":5)
Back to file 'F:\2024FPGA\gbatang\src\common\preg_gba_serial.sv'("F:\2024FPGA\gbatang\src\common\preg_gba_serial.sv":5)
Back to file 'F:\2024FPGA\gbatang\src\peripherals\gba_joypad.v'("F:\2024FPGA\gbatang\src\peripherals\gba_joypad.v":30)
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\pixel_udp_fifo\pixel_udp_fifo.v'
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\sound\gba_sound.v'
Analyzing included file 'F:\2024FPGA\gbatang\src\common\pproc_bus_gba.sv'("F:\2024FPGA\gbatang\src\sound\gba_sound.v":4)
Back to file 'F:\2024FPGA\gbatang\src\sound\gba_sound.v'("F:\2024FPGA\gbatang\src\sound\gba_sound.v":4)
Analyzing included file 'F:\2024FPGA\gbatang\src\common\preg_gba_sound.sv'("F:\2024FPGA\gbatang\src\sound\gba_sound.v":5)
Analyzing included file 'F:\2024FPGA\gbatang\src\common\pproc_bus_gba.sv'("F:\2024FPGA\gbatang\src\common\preg_gba_sound.sv":5)
Back to file 'F:\2024FPGA\gbatang\src\common\preg_gba_sound.sv'("F:\2024FPGA\gbatang\src\common\preg_gba_sound.sv":5)
Back to file 'F:\2024FPGA\gbatang\src\sound\gba_sound.v'("F:\2024FPGA\gbatang\src\sound\gba_sound.v":5)
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v'
Analyzing included file 'F:\2024FPGA\gbatang\src\common\pproc_bus_gba.sv'("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":7)
Back to file 'F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v'("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":7)
Analyzing included file 'F:\2024FPGA\gbatang\src\common\preg_gba_sound.sv'("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":8)
Analyzing included file 'F:\2024FPGA\gbatang\src\common\pproc_bus_gba.sv'("F:\2024FPGA\gbatang\src\common\preg_gba_sound.sv":5)
Back to file 'F:\2024FPGA\gbatang\src\common\preg_gba_sound.sv'("F:\2024FPGA\gbatang\src\common\preg_gba_sound.sv":5)
Back to file 'F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v'("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":8)
WARN  (EX3182) : Initial value of parameter 'Reg_Number_of_sweep_shift' is omitted("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":11)
WARN  (EX3182) : Initial value of parameter 'Reg_Sweep_Frequency_Direction' is omitted("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":12)
WARN  (EX3182) : Initial value of parameter 'Reg_Sweep_Time' is omitted("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":13)
WARN  (EX3182) : Initial value of parameter 'Reg_Sound_length' is omitted("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":14)
WARN  (EX3182) : Initial value of parameter 'Reg_Wave_Pattern_Duty' is omitted("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":15)
WARN  (EX3182) : Initial value of parameter 'Reg_Envelope_Step_Time' is omitted("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":16)
WARN  (EX3182) : Initial value of parameter 'Reg_Envelope_Direction' is omitted("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":17)
WARN  (EX3182) : Initial value of parameter 'Reg_Initial_Volume_of_envelope' is omitted("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":18)
WARN  (EX3182) : Initial value of parameter 'Reg_Frequency' is omitted("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":19)
WARN  (EX3182) : Initial value of parameter 'Reg_Length_Flag' is omitted("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":20)
WARN  (EX3182) : Initial value of parameter 'Reg_Initial' is omitted("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":21)
WARN  (EX3182) : Initial value of parameter 'Reg_HighZero' is omitted("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":22)
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\sound\gba_sound_ch3.v'
Analyzing included file 'F:\2024FPGA\gbatang\src\common\pproc_bus_gba.sv'("F:\2024FPGA\gbatang\src\sound\gba_sound_ch3.v":4)
Back to file 'F:\2024FPGA\gbatang\src\sound\gba_sound_ch3.v'("F:\2024FPGA\gbatang\src\sound\gba_sound_ch3.v":4)
Analyzing included file 'F:\2024FPGA\gbatang\src\common\preg_gba_sound.sv'("F:\2024FPGA\gbatang\src\sound\gba_sound_ch3.v":5)
Analyzing included file 'F:\2024FPGA\gbatang\src\common\pproc_bus_gba.sv'("F:\2024FPGA\gbatang\src\common\preg_gba_sound.sv":5)
Back to file 'F:\2024FPGA\gbatang\src\common\preg_gba_sound.sv'("F:\2024FPGA\gbatang\src\common\preg_gba_sound.sv":5)
Back to file 'F:\2024FPGA\gbatang\src\sound\gba_sound_ch3.v'("F:\2024FPGA\gbatang\src\sound\gba_sound_ch3.v":5)
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v'
Analyzing included file 'F:\2024FPGA\gbatang\src\common\pproc_bus_gba.sv'("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":5)
Back to file 'F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v'("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":5)
Analyzing included file 'F:\2024FPGA\gbatang\src\common\preg_gba_sound.sv'("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":6)
Analyzing included file 'F:\2024FPGA\gbatang\src\common\pproc_bus_gba.sv'("F:\2024FPGA\gbatang\src\common\preg_gba_sound.sv":5)
Back to file 'F:\2024FPGA\gbatang\src\common\preg_gba_sound.sv'("F:\2024FPGA\gbatang\src\common\preg_gba_sound.sv":5)
Back to file 'F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v'("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":6)
Analyzing Verilog file 'F:\2024FPGA\gbatang\src\sound\gba_sound_dma.v'
Analyzing included file 'F:\2024FPGA\gbatang\src\common\pproc_bus_gba.sv'("F:\2024FPGA\gbatang\src\sound\gba_sound_dma.v":4)
Back to file 'F:\2024FPGA\gbatang\src\sound\gba_sound_dma.v'("F:\2024FPGA\gbatang\src\sound\gba_sound_dma.v":4)
Analyzing included file 'F:\2024FPGA\gbatang\src\common\preg_gba_sound.sv'("F:\2024FPGA\gbatang\src\sound\gba_sound_dma.v":5)
Analyzing included file 'F:\2024FPGA\gbatang\src\common\pproc_bus_gba.sv'("F:\2024FPGA\gbatang\src\common\preg_gba_sound.sv":5)
Back to file 'F:\2024FPGA\gbatang\src\common\preg_gba_sound.sv'("F:\2024FPGA\gbatang\src\common\preg_gba_sound.sv":5)
Back to file 'F:\2024FPGA\gbatang\src\sound\gba_sound_dma.v'("F:\2024FPGA\gbatang\src\sound\gba_sound_dma.v":5)
WARN  (EX3073) : Port 'total_refresh' remains unconnected for this instance("F:\2024FPGA\gbatang\src\VexGBA.sv":446)
Compiling module 'VexGBA'("F:\2024FPGA\gbatang\src\VexGBA.sv":1)
Compiling module 'pll_27'("F:\2024FPGA\gbatang\src\m138k\pll_27.v":10)
Compiling module 'pll_33'("F:\2024FPGA\gbatang\src\m138k\pll_33.v":10)
Compiling module 'pll_74'("F:\2024FPGA\gbatang\src\m138k\pll_74.v":10)
Compiling module 'GMII_pll'("F:\2024FPGA\gbatang\src\GMII_pll\GMII_pll.v":10)
Compiling module 'gba_cpu'("F:\2024FPGA\gbatang\src\cpu\gba_cpu.v":51)
Compiling module 'ThumbDecoder'("F:\2024FPGA\gbatang\src\cpu\gba_cpu_thumbdecoder.v":7)
WARN  (EX3779) : 'code_is_dp1' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("F:\2024FPGA\gbatang\src\cpu\gba_cpu.v":338)
WARN  (EX3779) : 'thumb' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("F:\2024FPGA\gbatang\src\cpu\gba_cpu.v":338)
WARN  (EX3779) : 'thumb' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("F:\2024FPGA\gbatang\src\cpu\gba_cpu.v":339)
WARN  (EX3779) : 'code_is_dp1' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("F:\2024FPGA\gbatang\src\cpu\gba_cpu.v":388)
WARN  (EX3779) : 'thumb' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("F:\2024FPGA\gbatang\src\cpu\gba_cpu.v":388)
WARN  (EX3779) : 'thumb' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("F:\2024FPGA\gbatang\src\cpu\gba_cpu.v":389)
WARN  (EX3779) : 'cmd_is_dp1' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("F:\2024FPGA\gbatang\src\cpu\gba_cpu.v":630)
WARN  (EX3779) : 'thumb' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("F:\2024FPGA\gbatang\src\cpu\gba_cpu.v":632)
WARN  (EX3779) : 'cmd_is_dp1' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("F:\2024FPGA\gbatang\src\cpu\gba_cpu.v":655)
WARN  (EX3779) : 'thumb' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("F:\2024FPGA\gbatang\src\cpu\gba_cpu.v":656)
WARN  (EX3779) : 'cmd_thumb_load_addr_fix' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("F:\2024FPGA\gbatang\src\cpu\gba_cpu.v":657)
WARN  (EX3791) : Expression size 33 truncated to fit in target size 32("F:\2024FPGA\gbatang\src\cpu\gba_cpu.v":1206)
WARN  (EX3670) : Actual bit length 28 differs from formal bit length 32 for port 'ram_addr'("F:\2024FPGA\gbatang\src\VexGBA.sv":177)
WARN  (EX3670) : Actual bit length 28 differs from formal bit length 32 for port 'rom_addr'("F:\2024FPGA\gbatang\src\VexGBA.sv":178)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\VexGBA.sv":184)
WARN  (EX3858) : System task 'display' is ignored for synthesis("F:\2024FPGA\gbatang\src\VexGBA.sv":191)
Compiling module 'gba_gpu'("F:\2024FPGA\gbatang\src\gpu\gba_gpu.v":2)
WARN  (EX3073) : Port 'Dout' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_timing.v":59)
WARN  (EX3073) : Port 'Dout' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_timing.v":60)
WARN  (EX3073) : Port 'Dout' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_timing.v":61)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_timing.v":62)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_timing.v":63)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_timing.v":64)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_timing.v":65)
WARN  (EX3073) : Port 'Dout' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_timing.v":66)
Compiling module 'gba_gpu_timing'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_timing.v":2)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000000100,6'b000000,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX1998) : Net 'Dout_buffer[0]' does not have a driver("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":30)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000000100,6'b000001,6'b000001,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX1998) : Net 'Dout_buffer[1]' does not have a driver("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":30)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000000100,6'b000010,6'b000010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX1998) : Net 'Dout_buffer[2]' does not have a driver("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":30)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000000100,6'b000011,6'b000011,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000000100,6'b000100,6'b000100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000000100,6'b000101,6'b000101,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000000100,6'b001111,6'b001000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000000100,6'b011111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX1998) : Net 'Dout_buffer[31]' does not have a driver("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":30)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("F:\2024FPGA\gbatang\src\gpu\gba_gpu_timing.v":143)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("F:\2024FPGA\gbatang\src\gpu\gba_gpu_timing.v":150)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("F:\2024FPGA\gbatang\src\gpu\gba_gpu_timing.v":158)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("F:\2024FPGA\gbatang\src\gpu\gba_gpu_timing.v":171)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_gpu_timing.v":172)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("F:\2024FPGA\gbatang\src\gpu\gba_gpu_timing.v":198)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("F:\2024FPGA\gbatang\src\gpu\gba_gpu_timing.v":213)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_gpu_timing.v":214)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":559)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":560)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":561)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":562)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":563)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":564)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":565)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":566)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":567)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":568)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":569)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":570)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":571)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":572)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":573)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":575)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":576)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":577)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":578)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":579)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":580)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":581)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":583)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":584)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":585)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":586)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":587)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":588)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":589)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":591)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":592)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":593)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":594)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":595)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":596)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":597)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":598)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":600)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":601)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":602)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":603)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":604)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":605)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":606)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":607)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":609)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":610)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":611)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":612)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":613)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":614)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":615)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":616)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":649)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":650)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":652)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":653)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":655)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":656)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":658)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":659)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":661)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":662)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":663)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":664)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":665)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":666)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":667)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":668)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":669)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":670)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":671)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":672)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":674)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":675)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":676)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":677)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":678)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":679)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":680)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":681)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":682)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":683)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":684)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":685)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":687)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":688)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":689)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":690)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":692)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":693)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":694)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":695)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":696)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":697)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":698)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":699)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":700)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":701)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":702)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":703)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":704)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":706)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":707)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":709)
Compiling module 'gba_gpu_drawer'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1)
Extracting RAM for identifier 'PixelArraySmooth'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":554)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000000000,6'b000010,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000000000,6'b000011,6'b000011,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000000000,6'b000100,6'b000100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000000000,6'b000101,6'b000101,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000000000,6'b000110,6'b000110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000000000,6'b000111,6'b000111,28'b0000000000000000000000000001,32'b00000000000000000000000000000001,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000000000,6'b001000,6'b001000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000000000,6'b001001,6'b001001,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000000000,6'b001010,6'b001010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000000000,6'b001011,6'b001011,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000000000,6'b001100,6'b001100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000000000,6'b001101,6'b001101,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000000000,6'b001110,6'b001110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000000000,6'b001111,6'b001111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000000000,6'b011111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000001000,6'b000001,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000001000,6'b000011,6'b000010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000001000,6'b000101,6'b000100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000001000,6'b000110,6'b000110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000001000,6'b000111,6'b000111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000001000,6'b001100,6'b001000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000001000,6'b001111,6'b001110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000001000,6'b010001,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000001000,6'b010011,6'b010010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000001000,6'b010101,6'b010100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000001000,6'b010110,6'b010110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000001000,6'b010111,6'b010111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000001000,6'b011100,6'b011000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000001000,6'b011111,6'b011110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000001100,6'b000001,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000001100,6'b000011,6'b000010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000001100,6'b000101,6'b000100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000001100,6'b000110,6'b000110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000001100,6'b000111,6'b000111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000001100,6'b001100,6'b001000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000001100,6'b001101,6'b001101,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000001100,6'b001111,6'b001110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000001100,6'b010001,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000001100,6'b010011,6'b010010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000001100,6'b010101,6'b010100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000001100,6'b010110,6'b010110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000001100,6'b010111,6'b010111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000001100,6'b011100,6'b011000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000001100,6'b011101,6'b011101,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000001100,6'b011111,6'b011110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000010000,6'b001111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000010000,6'b011111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000010100,6'b001111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000010100,6'b011111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000011000,6'b001111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000011000,6'b011111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000011100,6'b001111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000011100,6'b011111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000100000,6'b001111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000100000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000100000,6'b011111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000100100,6'b001111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000100100,6'b011111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000100000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000101000,6'b011011,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000101100,6'b011011,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000110000,6'b001111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000100000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000110000,6'b011111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000110100,6'b001111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000110100,6'b011111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000100000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000111000,6'b011011,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000000111100,6'b011011,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001000000,6'b000111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001000000,6'b001111,6'b001000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001000000,6'b010111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001000000,6'b011111,6'b011000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001000100,6'b000111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001000100,6'b001111,6'b001000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001000100,6'b010111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001000100,6'b011111,6'b011000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001001000,6'b000000,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001001000,6'b000001,6'b000001,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001001000,6'b000010,6'b000010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001001000,6'b000011,6'b000011,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001001000,6'b000100,6'b000100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001001000,6'b000101,6'b000101,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001001000,6'b001000,6'b001000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001001000,6'b001001,6'b001001,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001001000,6'b001010,6'b001010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001001000,6'b001011,6'b001011,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001001000,6'b001100,6'b001100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001001000,6'b001101,6'b001101,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001001000,6'b010000,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001001000,6'b010001,6'b010001,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001001000,6'b010010,6'b010010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001001000,6'b010011,6'b010011,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001001000,6'b010100,6'b010100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001001000,6'b010101,6'b010101,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001001000,6'b011000,6'b011000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001001000,6'b011001,6'b011001,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001001000,6'b011010,6'b011010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001001000,6'b011011,6'b011011,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001001000,6'b011100,6'b011100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001001000,6'b011101,6'b011101,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001001100,6'b000011,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001001100,6'b000111,6'b000100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001001100,6'b001011,6'b001000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001001100,6'b001111,6'b001100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001010000,6'b000000,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001010000,6'b000001,6'b000001,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001010000,6'b000010,6'b000010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001010000,6'b000011,6'b000011,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001010000,6'b000100,6'b000100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001010000,6'b000101,6'b000101,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001010000,6'b000111,6'b000110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001010000,6'b001000,6'b001000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001010000,6'b001001,6'b001001,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001010000,6'b001010,6'b001010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001010000,6'b001011,6'b001011,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001010000,6'b001100,6'b001100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001010000,6'b001101,6'b001101,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001010000,6'b010100,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001010000,6'b011100,6'b011000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001010100,6'b000100,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'vram_lo'("F:\2024FPGA\gbatang\src\gpu\vram_lo.v":10)
Compiling module 'vram_hi'("F:\2024FPGA\gbatang\src\gpu\vram_hi.v":10)
Compiling module 'dpram32_block'("F:\2024FPGA\gbatang\src\common\dpram32_block.v":2)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 10 for port 'addr_a'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":864)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 10 for port 'addr_b'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":870)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 32 for port 'datain_b'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":871)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 10 for port 'addr_a'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":881)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 10 for port 'addr_b'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":887)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 32 for port 'datain_b'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":888)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 10 for port 'addr_a'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":897)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 10 for port 'addr_b'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":903)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 32 for port 'datain_b'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":904)
WARN  (EX3670) : Actual bit length 7 differs from formal bit length 10 for port 'addr_a'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":913)
WARN  (EX3670) : Actual bit length 7 differs from formal bit length 10 for port 'addr_b'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":919)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 32 for port 'datain_b'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":920)
WARN  (EX3670) : Actual bit length 7 differs from formal bit length 10 for port 'addr_a'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":929)
WARN  (EX3670) : Actual bit length 7 differs from formal bit length 10 for port 'addr_b'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":935)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 32 for port 'datain_b'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":936)
WARN  (EX3670) : Actual bit length 7 differs from formal bit length 10 for port 'addr_a'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":945)
WARN  (EX3670) : Actual bit length 7 differs from formal bit length 10 for port 'addr_b'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":951)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 32 for port 'datain_b'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":952)
WARN  (EX3670) : Actual bit length 7 differs from formal bit length 10 for port 'addr_a'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":961)
WARN  (EX3670) : Actual bit length 7 differs from formal bit length 10 for port 'addr_b'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":967)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 32 for port 'datain_b'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":968)
Compiling module 'gba_drawer_mode0'("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode0.v":2)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 10("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode0.v":125)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode0.v":156)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 19("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode0.v":186)
WARN  (EX3791) : Expression size 20 truncated to fit in target size 19("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode0.v":188)
WARN  (EX3791) : Expression size 20 truncated to fit in target size 19("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode0.v":191)
WARN  (EX3791) : Expression size 20 truncated to fit in target size 19("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode0.v":193)
WARN  (EX3791) : Expression size 20 truncated to fit in target size 19("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode0.v":196)
WARN  (EX3791) : Expression size 20 truncated to fit in target size 19("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode0.v":198)
WARN  (EX3791) : Expression size 19 truncated to fit in target size 17("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode0.v":199)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode0.v":244)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode0.v":272)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 2("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode0.v":310)
Compiling module 'gba_drawer_mode2'("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":2)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 20("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":135)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 20("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":136)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 20("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":139)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 20("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":140)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 20("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":143)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 20("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":144)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 20("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":147)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 20("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":148)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":158)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 14("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":171)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 14("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":173)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 14("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":175)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 14("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":177)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 17("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":180)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 2("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":196)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 19("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":214)
WARN  (EX3791) : Expression size 19 truncated to fit in target size 17("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":215)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 2("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":231)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":250)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":278)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 2("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":301)
Compiling module 'gba_drawer_mode2(DXYBITS=17,ACCURACYBITS=30,PIXELCOUNT=480,REFBITS=29)'("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":2)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 20("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":135)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 20("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":136)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 20("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":139)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 20("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":140)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 20("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":143)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 20("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":144)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 20("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":147)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 20("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":148)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":158)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 14("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":171)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 14("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":173)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 14("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":175)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 14("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":177)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 17("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":180)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 2("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":196)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 19("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":214)
WARN  (EX3791) : Expression size 19 truncated to fit in target size 17("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":215)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 2("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":231)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":250)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":278)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 2("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v":301)
WARN  (EX3670) : Actual bit length 9 differs from formal bit length 8 for port 'pixel_x'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1132)
WARN  (EX3670) : Actual bit length 9 differs from formal bit length 8 for port 'pixel_x'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1160)
WARN  (EX3670) : Actual bit length 9 differs from formal bit length 8 for port 'pixel_x'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1217)
WARN  (EX3670) : Actual bit length 9 differs from formal bit length 8 for port 'pixel_x'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1245)
Compiling module 'gba_drawer_mode345'("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode345.v":2)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 17("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode345.v":109)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode345.v":117)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 2("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode345.v":134)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode345.v":160)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode345.v":181)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 2("F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode345.v":214)
Compiling module 'gba_drawer_obj'("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":2)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 3("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":230)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":246)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":264)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":271)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":278)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":303)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":304)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":319)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":320)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 9("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":424)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 10("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":527)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":540)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":541)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":543)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":544)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":550)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 15("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":553)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 15("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":554)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 24("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":561)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 24("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":562)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":589)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":592)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 15("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":600)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 15("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":602)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":608)
WARN  (EX3791) : Expression size 31 truncated to fit in target size 6("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":617)
WARN  (EX3791) : Expression size 31 truncated to fit in target size 6("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":618)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 15("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":657)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":696)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":792)
Compiling module 'gba_drawer_obj(RESMULT=2,PIXELCOUNT=480)'("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":2)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 3("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":230)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":246)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":264)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":271)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":278)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":303)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":304)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":319)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":320)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 9("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":424)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 10("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":527)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":540)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":541)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":543)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":544)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":550)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 15("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":553)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 15("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":554)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 24("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":561)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 24("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":562)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":589)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":592)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 15("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":600)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 15("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":602)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":608)
WARN  (EX3791) : Expression size 31 truncated to fit in target size 6("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":617)
WARN  (EX3791) : Expression size 31 truncated to fit in target size 6("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":618)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 15("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":657)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":696)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":792)
WARN  (EX3670) : Actual bit length 9 differs from formal bit length 8 for port 'pixel_x'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1343)
Compiling module 'gba_drawer_obj(RESMULT=2,PIXELCOUNT=480,YMULTOFFSET=1)'("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":2)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 3("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":230)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":246)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":264)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":271)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":278)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":303)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":304)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":319)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":320)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 9("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":424)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 10("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":527)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":540)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":541)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":543)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":544)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":550)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 15("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":553)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 15("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":554)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 24("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":561)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 24("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":562)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 24("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":564)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 24("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":565)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":589)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":592)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 15("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":600)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 15("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":602)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":608)
WARN  (EX3791) : Expression size 31 truncated to fit in target size 6("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":617)
WARN  (EX3791) : Expression size 31 truncated to fit in target size 6("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":618)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 15("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":657)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":696)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv":792)
WARN  (EX3670) : Actual bit length 9 differs from formal bit length 8 for port 'pixel_x'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1379)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1460)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1481)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1531)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1566)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1567)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1568)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1569)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1570)
Compiling module 'dpram_block(DATA_WIDTH=16,ADDR_WIDTH=8)'("F:\2024FPGA\gbatang\src\common\dpram_block.v":2)
WARN  (EX3670) : Actual bit length 12 differs from formal bit length 14 for port 'ADA'("F:\2024FPGA\gbatang\src\common\dpram_block.v":35)
WARN  (EX3670) : Actual bit length 12 differs from formal bit length 14 for port 'ADB'("F:\2024FPGA\gbatang\src\common\dpram_block.v":42)
Compiling module 'dpram_block(DATA_WIDTH=16,ADDR_WIDTH=9)'("F:\2024FPGA\gbatang\src\common\dpram_block.v":2)
WARN  (EX3670) : Actual bit length 13 differs from formal bit length 14 for port 'ADA'("F:\2024FPGA\gbatang\src\common\dpram_block.v":35)
WARN  (EX3670) : Actual bit length 13 differs from formal bit length 14 for port 'ADB'("F:\2024FPGA\gbatang\src\common\dpram_block.v":42)
Compiling module 'dpram_block(DATA_WIDTH=4,ADDR_WIDTH=9)'("F:\2024FPGA\gbatang\src\common\dpram_block.v":2)
WARN  (EX3670) : Actual bit length 4 differs from formal bit length 16 for port 'DIA'("F:\2024FPGA\gbatang\src\common\dpram_block.v":31)
WARN  (EX3670) : Actual bit length 4 differs from formal bit length 16 for port 'DOA'("F:\2024FPGA\gbatang\src\common\dpram_block.v":31)
WARN  (EX3670) : Actual bit length 13 differs from formal bit length 14 for port 'ADA'("F:\2024FPGA\gbatang\src\common\dpram_block.v":35)
WARN  (EX3670) : Actual bit length 4 differs from formal bit length 16 for port 'DIB'("F:\2024FPGA\gbatang\src\common\dpram_block.v":38)
WARN  (EX3670) : Actual bit length 4 differs from formal bit length 16 for port 'DOB'("F:\2024FPGA\gbatang\src\common\dpram_block.v":38)
WARN  (EX3670) : Actual bit length 13 differs from formal bit length 14 for port 'ADB'("F:\2024FPGA\gbatang\src\common\dpram_block.v":42)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 9 for port 'addr_a'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1848)
WARN  (EX3670) : Actual bit length 3 differs from formal bit length 4 for port 'datain_a'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1849)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 9 for port 'addr_b'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1854)
WARN  (EX3670) : Actual bit length 3 differs from formal bit length 4 for port 'datain_b'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1855)
WARN  (EX3670) : Actual bit length 3 differs from formal bit length 4 for port 'dataout_b'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1856)
WARN  (EX3670) : Actual bit length 3 differs from formal bit length 4 for port 'datain_a'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1867)
WARN  (EX3670) : Actual bit length 3 differs from formal bit length 4 for port 'datain_b'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1873)
WARN  (EX3670) : Actual bit length 3 differs from formal bit length 4 for port 'dataout_b'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1874)
WARN  (EX3670) : Actual bit length 3 differs from formal bit length 4 for port 'datain_a'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1885)
WARN  (EX3670) : Actual bit length 3 differs from formal bit length 4 for port 'datain_b'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1891)
WARN  (EX3670) : Actual bit length 3 differs from formal bit length 4 for port 'dataout_b'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1892)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1948)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1986)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1989)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":2011)
Compiling module 'gba_drawer_merge'("F:\2024FPGA\gbatang\src\gpu\gba_drawer_merge.v":2)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("F:\2024FPGA\gbatang\src\gpu\gba_drawer_merge.v":543)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("F:\2024FPGA\gbatang\src\gpu\gba_drawer_merge.v":544)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("F:\2024FPGA\gbatang\src\gpu\gba_drawer_merge.v":545)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 5("F:\2024FPGA\gbatang\src\gpu\gba_drawer_merge.v":562)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 5("F:\2024FPGA\gbatang\src\gpu\gba_drawer_merge.v":564)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 5("F:\2024FPGA\gbatang\src\gpu\gba_drawer_merge.v":566)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 5("F:\2024FPGA\gbatang\src\gpu\gba_drawer_merge.v":572)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 5("F:\2024FPGA\gbatang\src\gpu\gba_drawer_merge.v":574)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 5("F:\2024FPGA\gbatang\src\gpu\gba_drawer_merge.v":576)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 5("F:\2024FPGA\gbatang\src\gpu\gba_drawer_merge.v":582)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 5("F:\2024FPGA\gbatang\src\gpu\gba_drawer_merge.v":584)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 5("F:\2024FPGA\gbatang\src\gpu\gba_drawer_merge.v":586)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":2361)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":2367)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":2373)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":2375)
Compiling module 'gba_gpu_colorshade'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_colorshade.sv":2)
Extracting RAM for identifier 'shade_lookup_linear'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_colorshade.sv":112)
Extracting RAM for identifier 'shade_lookup_rgb_border'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_colorshade.sv":114)
Extracting RAM for identifier 'colorlimitnext'("F:\2024FPGA\gbatang\src\gpu\gba_gpu_colorshade.sv":175)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 7("F:\2024FPGA\gbatang\src\gpu\gba_gpu_colorshade.sv":194)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("F:\2024FPGA\gbatang\src\gpu\gba_gpu_colorshade.sv":195)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_gpu_colorshade.sv":196)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("F:\2024FPGA\gbatang\src\gpu\gba_gpu_colorshade.sv":216)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("F:\2024FPGA\gbatang\src\gpu\gba_gpu_colorshade.sv":217)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\2024FPGA\gbatang\src\gpu\gba_gpu_colorshade.sv":220)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("F:\2024FPGA\gbatang\src\gpu\gba_gpu_colorshade.sv":221)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gpu\gba_gpu_colorshade.sv":223)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("F:\2024FPGA\gbatang\src\gpu\gba_gpu_colorshade.sv":224)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 10("F:\2024FPGA\gbatang\src\gpu\gba_gpu_colorshade.sv":307)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'pixel_in_x'("F:\2024FPGA\gbatang\src\gpu\gba_gpu.v":236)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'pixel_in_y'("F:\2024FPGA\gbatang\src\gpu\gba_gpu.v":238)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 16 for port 'pixel_in_addr'("F:\2024FPGA\gbatang\src\gpu\gba_gpu.v":239)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("F:\2024FPGA\gbatang\src\gpu\gba_gpu.v":267)
WARN  (EX3670) : Actual bit length 7 differs from formal bit length 8 for port 'PALETTE_BG_addr'("F:\2024FPGA\gbatang\src\VexGBA.sv":264)
WARN  (EX3670) : Actual bit length 7 differs from formal bit length 8 for port 'PALETTE_OAM_addr'("F:\2024FPGA\gbatang\src\VexGBA.sv":266)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound.v":100)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound.v":101)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound.v":102)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound.v":103)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound.v":104)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound.v":105)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound.v":106)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound.v":107)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound.v":108)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound.v":109)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound.v":111)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound.v":112)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound.v":113)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound.v":115)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound.v":116)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound.v":117)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound.v":118)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound.v":119)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound.v":120)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound.v":121)
WARN  (EX3073) : Port 'Dout' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound.v":123)
WARN  (EX3073) : Port 'Dout' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound.v":124)
WARN  (EX3073) : Port 'Dout' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound.v":125)
WARN  (EX3073) : Port 'Dout' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound.v":126)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound.v":127)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound.v":129)
WARN  (EX3073) : Port 'Dout' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound.v":131)
WARN  (EX3073) : Port 'Dout' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound.v":132)
Compiling module 'gba_sound'("F:\2024FPGA\gbatang\src\sound\gba_sound.v":2)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010000000,6'b000010,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010000000,6'b000110,6'b000100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010000000,6'b001000,6'b001000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010000000,6'b001001,6'b001001,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010000000,6'b001010,6'b001010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010000000,6'b001011,6'b001011,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010000000,6'b001100,6'b001100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010000000,6'b001101,6'b001101,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010000000,6'b001110,6'b001110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010000000,6'b001111,6'b001111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010000000,6'b010001,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010000000,6'b010010,6'b010010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010000000,6'b010011,6'b010011,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010000000,6'b011000,6'b011000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010000000,6'b011001,6'b011001,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010000000,6'b011010,6'b011010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010000000,6'b011011,6'b011011,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'Din'("F:\2024FPGA\gbatang\src\sound\gba_sound.v":117)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010000000,6'b011100,6'b011100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010000000,6'b011101,6'b011101,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010000000,6'b011110,6'b011110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010000000,6'b011111,6'b011111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'Din'("F:\2024FPGA\gbatang\src\sound\gba_sound.v":121)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010000100,6'b000000,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX1998) : Net 'Dout_buffer[0]' does not have a driver("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":30)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010000100,6'b000001,6'b000001,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX1998) : Net 'Dout_buffer[1]' does not have a driver("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":30)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010000100,6'b000010,6'b000010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX1998) : Net 'Dout_buffer[2]' does not have a driver("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":30)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010000100,6'b000011,6'b000011,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX1998) : Net 'Dout_buffer[3]' does not have a driver("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":30)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010000100,6'b000111,6'b000111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010001000,6'b001111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000001000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010000100,6'b011111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX1998) : Net 'Dout_buffer[31]' does not have a driver("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":30)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010001000,6'b011111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX1998) : Net 'Dout_buffer[31]' does not have a driver("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":30)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":87)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":88)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":92)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":93)
WARN  (EX3073) : Port 'Dout' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":94)
Compiling module 'gba_sound_ch1(has_sweep=1'b1,Reg_Number_of_sweep_shift={28'b0000000000000000000001100000,6'b000010,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_Sweep_Frequency_Direction={28'b0000000000000000000001100000,6'b000011,6'b000011,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_Sweep_Time={28'b0000000000000000000001100000,6'b000110,6'b000100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_Sound_length={28'b0000000000000000000001100000,6'b010101,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10},Reg_Wave_Pattern_Duty={28'b0000000000000000000001100000,6'b010111,6'b010110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_Envelope_Step_Time={28'b0000000000000000000001100000,6'b011010,6'b011000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_Envelope_Direction={28'b0000000000000000000001100000,6'b011011,6'b011011,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_Initial_Volume_of_envelope={28'b0000000000000000000001100000,6'b011111,6'b011100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_Frequency={28'b0000000000000000000001100100,6'b001010,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b11},Reg_Length_Flag={28'b0000000000000000000001100100,6'b001110,6'b001110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_Initial={28'b0000000000000000000001100100,6'b001111,6'b001111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10},Reg_HighZero={28'b0000000000000000000001100100,6'b011111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})'("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":4)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001100000,6'b000010,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001100000,6'b000011,6'b000011,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001100000,6'b000110,6'b000100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001100000,6'b010101,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001100000,6'b010111,6'b010110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001100000,6'b011010,6'b011000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001100000,6'b011011,6'b011011,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001100000,6'b011111,6'b011100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001100100,6'b001010,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b11})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001100100,6'b001110,6'b001110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001100100,6'b001111,6'b001111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001100100,6'b011111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX1998) : Net 'Dout_buffer[31]' does not have a driver("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":30)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":180)
WARN  (EX3791) : Expression size 18 truncated to fit in target size 17("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":181)
WARN  (EX3791) : Expression size 19 truncated to fit in target size 18("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":182)
WARN  (EX3791) : Expression size 18 truncated to fit in target size 17("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":183)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":187)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":188)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":191)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":195)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 17("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":203)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":205)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 18("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":226)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":228)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":235)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 4("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":240)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 4("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":245)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 17("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":252)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 7("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":254)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":275)
WARN  (EX1998) : Net 'Channel_HighZero[31]' does not have a driver("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":45)
WARN  (EX2565) : Input 'Din[23]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":86)
WARN  (EX2565) : Input 'Din[22]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":86)
Compiling module 'gba_sound_ch1(has_sweep=1'b0,Reg_Number_of_sweep_shift={28'b0000000000000000000001100000,6'b000010,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_Sweep_Frequency_Direction={28'b0000000000000000000001100000,6'b000011,6'b000011,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_Sweep_Time={28'b0000000000000000000001100000,6'b000110,6'b000100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_Sound_length={28'b0000000000000000000001101000,6'b000101,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b11},Reg_Wave_Pattern_Duty={28'b0000000000000000000001101000,6'b000111,6'b000110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_Envelope_Step_Time={28'b0000000000000000000001101000,6'b001010,6'b001000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_Envelope_Direction={28'b0000000000000000000001101000,6'b001011,6'b001011,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_Initial_Volume_of_envelope={28'b0000000000000000000001101000,6'b001111,6'b001100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_Frequency={28'b0000000000000000000001101100,6'b001010,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b11},Reg_Length_Flag={28'b0000000000000000000001101100,6'b001110,6'b001110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_Initial={28'b0000000000000000000001101100,6'b001111,6'b001111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10},Reg_HighZero={28'b0000000000000000000001101100,6'b011111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})'("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":4)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001101000,6'b000101,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b11})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001101000,6'b000111,6'b000110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001101000,6'b001010,6'b001000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001101000,6'b001011,6'b001011,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001101000,6'b001111,6'b001100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001101100,6'b001010,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b11})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001101100,6'b001110,6'b001110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001101100,6'b001111,6'b001111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001101100,6'b011111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX1998) : Net 'Dout_buffer[31]' does not have a driver("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":30)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":180)
WARN  (EX3791) : Expression size 18 truncated to fit in target size 17("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":181)
WARN  (EX3791) : Expression size 19 truncated to fit in target size 18("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":182)
WARN  (EX3791) : Expression size 18 truncated to fit in target size 17("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":183)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":187)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":188)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":191)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":195)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 18("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":226)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":228)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":235)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 4("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":240)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 4("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":245)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 17("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":252)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 7("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":254)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":275)
WARN  (EX1998) : Net 'Channel_Number_of_sweep_shift[2]' does not have a driver("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":34)
WARN  (EX1998) : Net 'Channel_Sweep_Frequency_Direction[3]' does not have a driver("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":35)
WARN  (EX1998) : Net 'Channel_Sweep_Time[6]' does not have a driver("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":36)
WARN  (EX1998) : Net 'Channel_HighZero[31]' does not have a driver("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":45)
WARN  (EX2565) : Input 'Din[7]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":86)
WARN  (EX2565) : Input 'Din[6]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":86)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound_ch3.v":67)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound_ch3.v":72)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound_ch3.v":75)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound_ch3.v":76)
WARN  (EX3073) : Port 'Dout' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound_ch3.v":77)
Compiling module 'gba_sound_ch3'("F:\2024FPGA\gbatang\src\sound\gba_sound_ch3.v":2)
Extracting RAM for identifier 'waveram'("F:\2024FPGA\gbatang\src\sound\gba_sound_ch3.v":43)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001110000,6'b000101,6'b000101,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001110000,6'b000110,6'b000110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001110000,6'b000111,6'b000111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001110000,6'b010111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001110000,6'b011110,6'b011101,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001110000,6'b011111,6'b011111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001110100,6'b001010,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b11})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001110100,6'b001110,6'b001110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001110100,6'b001111,6'b001111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001110100,6'b011111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX1998) : Net 'Dout_buffer[31]' does not have a driver("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":30)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 16 for port 'Din'("F:\2024FPGA\gbatang\src\sound\gba_sound_ch3.v":77)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010010000,6'b011111,6'b000000,28'b0000000000000000000000000100,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010010100,6'b011111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010011000,6'b011111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010011100,6'b011111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\sound\gba_sound_ch3.v":222)
WARN  (EX3791) : Expression size 18 truncated to fit in target size 17("F:\2024FPGA\gbatang\src\sound\gba_sound_ch3.v":223)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("F:\2024FPGA\gbatang\src\sound\gba_sound_ch3.v":226)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\sound\gba_sound_ch3.v":227)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("F:\2024FPGA\gbatang\src\sound\gba_sound_ch3.v":230)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("F:\2024FPGA\gbatang\src\sound\gba_sound_ch3.v":234)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 17("F:\2024FPGA\gbatang\src\sound\gba_sound_ch3.v":241)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("F:\2024FPGA\gbatang\src\sound\gba_sound_ch3.v":243)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("F:\2024FPGA\gbatang\src\sound\gba_sound_ch3.v":250)
WARN  (EX3791) : Expression size 31 truncated to fit in target size 5("F:\2024FPGA\gbatang\src\sound\gba_sound_ch3.v":253)
WARN  (EX3791) : Expression size 31 truncated to fit in target size 5("F:\2024FPGA\gbatang\src\sound\gba_sound_ch3.v":258)
WARN  (EX3791) : Expression size 31 truncated to fit in target size 5("F:\2024FPGA\gbatang\src\sound\gba_sound_ch3.v":259)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":56)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":57)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":61)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":62)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":63)
WARN  (EX3073) : Port 'Dout' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":66)
WARN  (EX3073) : Port 'Dout' remains unconnected for this instance("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":67)
Compiling module 'gba_sound_ch4'("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":3)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001111000,6'b000101,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b11})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001111000,6'b001010,6'b001000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001111000,6'b001011,6'b001011,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001111000,6'b001111,6'b001100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001111100,6'b000010,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001111100,6'b000011,6'b000011,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001111100,6'b000111,6'b000100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001111100,6'b001110,6'b001110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001111100,6'b001111,6'b001111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001111000,6'b011111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX1998) : Net 'Dout_buffer[31]' does not have a driver("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":30)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000001111100,6'b011111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX1998) : Net 'Dout_buffer[31]' does not have a driver("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":30)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":138)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":139)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 5("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":140)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 5("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":141)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 5("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":142)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 5("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":143)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":167)
WARN  (EX3791) : Expression size 19 truncated to fit in target size 18("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":168)
WARN  (EX3791) : Expression size 18 truncated to fit in target size 17("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":169)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 18("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":184)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":186)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":193)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 4("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":198)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 4("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":203)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 17("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":210)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 7("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":212)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":222)
Compiling module 'gba_sound_dma(REG_FIFO={28'b0000000000000000000010100000,6'b011111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\sound\gba_sound_dma.v":2)
Extracting RAM for identifier 'fifo'("F:\2024FPGA\gbatang\src\sound\gba_sound_dma.v":59)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010100000,6'b011111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("F:\2024FPGA\gbatang\src\sound\gba_sound_dma.v":109)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("F:\2024FPGA\gbatang\src\sound\gba_sound_dma.v":129)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 3("F:\2024FPGA\gbatang\src\sound\gba_sound_dma.v":132)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("F:\2024FPGA\gbatang\src\sound\gba_sound_dma.v":133)
Compiling module 'gba_sound_dma(REG_FIFO={28'b0000000000000000000010100100,6'b011111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\sound\gba_sound_dma.v":2)
Extracting RAM for identifier 'fifo'("F:\2024FPGA\gbatang\src\sound\gba_sound_dma.v":59)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010100100,6'b011111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("F:\2024FPGA\gbatang\src\sound\gba_sound_dma.v":109)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("F:\2024FPGA\gbatang\src\sound\gba_sound_dma.v":129)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 3("F:\2024FPGA\gbatang\src\sound\gba_sound_dma.v":132)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("F:\2024FPGA\gbatang\src\sound\gba_sound_dma.v":133)
WARN  (EX3791) : Expression size 31 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\sound\gba_sound.v":344)
WARN  (EX3791) : Expression size 31 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\sound\gba_sound.v":345)
WARN  (EX3791) : Expression size 31 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\sound\gba_sound.v":348)
WARN  (EX3791) : Expression size 31 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\sound\gba_sound.v":349)
WARN  (EX3791) : Expression size 21 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\sound\gba_sound.v":395)
WARN  (EX3791) : Expression size 21 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\sound\gba_sound.v":396)
Compiling module 'clk_6p25m'("F:\2024FPGA\gbatang\src\gowin_pll_6p25\gowin_pll_6p25.v":10)
Compiling module 'clk_1p526m'("F:\2024FPGA\gbatang\src\gowin_clkdiv\gowin_clkdiv.v":10)
Compiling module 'Audio_SDPB'("F:\2024FPGA\gbatang\src\gowin_sdpb\gowin_sdpb.v":10)
Compiling module 'audio_drive'("F:\2024FPGA\gbatang\src\iosys\audio_drive.v":2)
Compiling module 'gba_memory'("F:\2024FPGA\gbatang\src\memory\gba_memory.sv":59)
Extracting RAM for identifier 'loader_buf'("F:\2024FPGA\gbatang\src\memory\gba_memory.sv":179)
Extracting RAM for identifier 'mem_bios'("F:\2024FPGA\gbatang\src\memory\gba_memory.sv":666)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_memory.sv":242)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_memory.sv":253)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_memory.sv":262)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_memory.sv":269)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_memory.sv":376)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("F:\2024FPGA\gbatang\src\memory\gba_memory.sv":564)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("F:\2024FPGA\gbatang\src\memory\gba_memory.sv":575)
WARN  (EX3791) : Expression size 29 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_memory.sv":579)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("F:\2024FPGA\gbatang\src\memory\gba_memory.sv":588)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 3("F:\2024FPGA\gbatang\src\memory\gba_memory.sv":590)
WARN  (EX3858) : System task 'display' is ignored for synthesis("F:\2024FPGA\gbatang\src\memory\gba_memory.sv":592)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("F:\2024FPGA\gbatang\src\memory\gba_memory.sv":600)
WARN  (EX3858) : System task 'display' is ignored for synthesis("F:\2024FPGA\gbatang\src\memory\gba_memory.sv":613)
WARN  (EX3858) : System task 'display' is ignored for synthesis("F:\2024FPGA\gbatang\src\memory\gba_memory.sv":615)
Compiling module 'mem_iwram'("F:\2024FPGA\gbatang\src\memory\mem_iwram.v":10)
Compiling module 'gba_eeprom'("F:\2024FPGA\gbatang\src\memory\gba_eeprom.sv":32)
Compiling module 'mem_eeprom'("F:\2024FPGA\gbatang\src\memory\mem_eeprom.v":10)
WARN  (EX3791) : Expression size 21 truncated to fit in target size 20("F:\2024FPGA\gbatang\src\memory\gba_eeprom.sv":116)
WARN  (EX3858) : System task 'display' is ignored for synthesis("F:\2024FPGA\gbatang\src\memory\gba_eeprom.sv":146)
WARN  (EX3858) : System task 'display' is ignored for synthesis("F:\2024FPGA\gbatang\src\memory\gba_eeprom.sv":148)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("F:\2024FPGA\gbatang\src\memory\gba_eeprom.sv":150)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\2024FPGA\gbatang\src\memory\gba_eeprom.sv":161)
WARN  (EX3670) : Actual bit length 4 differs from formal bit length 1 for port 'rv_wr'("F:\2024FPGA\gbatang\src\memory\gba_memory.sv":748)
WARN  (EX3670) : Actual bit length 28 differs from formal bit length 32 for port 'rom_addr'("F:\2024FPGA\gbatang\src\VexGBA.sv":389)
WARN  (EX3670) : Actual bit length 28 differs from formal bit length 32 for port 'ram_addr'("F:\2024FPGA\gbatang\src\VexGBA.sv":391)
WARN  (EX3670) : Actual bit length 28 differs from formal bit length 32 for port 'dma_addr'("F:\2024FPGA\gbatang\src\VexGBA.sv":394)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("F:\2024FPGA\gbatang\src\VexGBA.sv":625)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 4 for port 'eeprom_wr'("F:\2024FPGA\gbatang\src\VexGBA.sv":404)
Compiling module 'sdram_gba'("F:\2024FPGA\gbatang\src\memory\sdram_gba.v":45)
WARN  (EX3791) : Expression size 33 truncated to fit in target size 32("F:\2024FPGA\gbatang\src\memory\sdram_gba.v":278)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("F:\2024FPGA\gbatang\src\memory\sdram_gba.v":340)
WARN  (EX3858) : System task 'display' is ignored for synthesis("F:\2024FPGA\gbatang\src\memory\sdram_gba.v":398)
WARN  (EX3858) : System task 'display' is ignored for synthesis("F:\2024FPGA\gbatang\src\memory\sdram_gba.v":410)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\memory\sdram_gba.v":464)
WARN  (EX3791) : Expression size 2 truncated to fit in target size 1("F:\2024FPGA\gbatang\src\memory\sdram_gba.v":483)
Compiling module 'rv_sdram_adapter'("F:\2024FPGA\gbatang\src\memory\rv_sdram_adapter.v":2)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\cpu\gba_interrupts.v":31)
WARN  (EX3073) : Port 'Dout' remains unconnected for this instance("F:\2024FPGA\gbatang\src\cpu\gba_interrupts.v":34)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\cpu\gba_interrupts.v":35)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\cpu\gba_interrupts.v":36)
Compiling module 'gba_interrupts'("F:\2024FPGA\gbatang\src\cpu\gba_interrupts.v":5)
Compiling module 'eProcReg_gba(register={28'b0000000000000000001000000000,6'b001111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 16 for port 'Din'("F:\2024FPGA\gbatang\src\cpu\gba_interrupts.v":31)
Compiling module 'eProcReg_gba(register={28'b0000000000000000001000000000,6'b011111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 16 for port 'Din'("F:\2024FPGA\gbatang\src\cpu\gba_interrupts.v":32)
Compiling module 'eProcReg_gba(register={28'b0000000000000000001000000100,6'b001110,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 15 for port 'Din'("F:\2024FPGA\gbatang\src\cpu\gba_interrupts.v":33)
Compiling module 'eProcReg_gba(register={28'b0000000000000000001000000100,6'b001111,6'b001111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'Din'("F:\2024FPGA\gbatang\src\cpu\gba_interrupts.v":34)
Compiling module 'eProcReg_gba(register={28'b0000000000000000001000001000,6'b000000,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'Din'("F:\2024FPGA\gbatang\src\cpu\gba_interrupts.v":35)
Compiling module 'eProcReg_gba(register={28'b0000000000000000001100000000,6'b000111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'Din'("F:\2024FPGA\gbatang\src\cpu\gba_interrupts.v":36)
Compiling module 'eProcReg_gba(register={28'b0000000000000000001100000000,6'b001111,6'b001000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'Din'("F:\2024FPGA\gbatang\src\cpu\gba_interrupts.v":37)
Compiling module 'gba_dma'("F:\2024FPGA\gbatang\src\memory\gba_dma.v":2)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":112)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":113)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":114)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":115)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":116)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":117)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":118)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":119)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":120)
Compiling module 'gba_dma_module(index=0,has_DRQ=1'b0,Reg_SAD={28'b0000000000000000000010110000,6'b011111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10},Reg_DAD={28'b0000000000000000000010110100,6'b011111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10},Reg_CNT_L={28'b0000000000000000000010111000,6'b001111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b11},Reg_CNT_H_Dest_Addr_Control={28'b0000000000000000000010111000,6'b010110,6'b010101,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_CNT_H_Source_Adr_Control={28'b0000000000000000000010111000,6'b011000,6'b010111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_CNT_H_DMA_Repeat={28'b0000000000000000000010111000,6'b011001,6'b011001,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_CNT_H_DMA_Transfer_Type={28'b0000000000000000000010111000,6'b011010,6'b011010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_CNT_H_Game_Pak_DRQ={28'b0000000000000000000011011100,6'b011011,6'b011011,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_CNT_H_DMA_start_timing={28'b0000000000000000000010111000,6'b011101,6'b011100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_CNT_H_IRQ_on={28'b0000000000000000000010111000,6'b011110,6'b011110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_CNT_H_DMA_Enable={28'b0000000000000000000010111000,6'b011111,6'b011111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":1)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010110000,6'b011111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010110100,6'b011111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010111000,6'b001111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b11})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010111000,6'b010110,6'b010101,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010111000,6'b011000,6'b010111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010111000,6'b011001,6'b011001,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010111000,6'b011010,6'b011010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010111000,6'b011101,6'b011100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010111000,6'b011110,6'b011110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010111000,6'b011111,6'b011111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 2("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":308)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 17("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":394)
WARN  (EX3791) : Expression size 29 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":447)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":449)
WARN  (EX3791) : Expression size 29 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":452)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":454)
WARN  (EX3791) : Expression size 29 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":457)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":459)
WARN  (EX3791) : Expression size 29 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":462)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":464)
WARN  (EX1998) : Net 'CNT_H_Game_Pak_DRQ[27]' does not have a driver("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":79)
Compiling module 'gba_dma_module(index=1,has_DRQ=1'b0,Reg_SAD={28'b0000000000000000000010111100,6'b011111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10},Reg_DAD={28'b0000000000000000000011000000,6'b011111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10},Reg_CNT_L={28'b0000000000000000000011000100,6'b001111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b11},Reg_CNT_H_Dest_Addr_Control={28'b0000000000000000000011000100,6'b010110,6'b010101,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_CNT_H_Source_Adr_Control={28'b0000000000000000000011000100,6'b011000,6'b010111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_CNT_H_DMA_Repeat={28'b0000000000000000000011000100,6'b011001,6'b011001,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_CNT_H_DMA_Transfer_Type={28'b0000000000000000000011000100,6'b011010,6'b011010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_CNT_H_Game_Pak_DRQ={28'b0000000000000000000011011100,6'b011011,6'b011011,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_CNT_H_DMA_start_timing={28'b0000000000000000000011000100,6'b011101,6'b011100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_CNT_H_IRQ_on={28'b0000000000000000000011000100,6'b011110,6'b011110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_CNT_H_DMA_Enable={28'b0000000000000000000011000100,6'b011111,6'b011111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":1)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000010111100,6'b011111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000011000000,6'b011111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000011000100,6'b001111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b11})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000011000100,6'b010110,6'b010101,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000011000100,6'b011000,6'b010111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000011000100,6'b011001,6'b011001,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000011000100,6'b011010,6'b011010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000011000100,6'b011101,6'b011100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000011000100,6'b011110,6'b011110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000011000100,6'b011111,6'b011111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 2("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":308)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 17("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":394)
WARN  (EX3791) : Expression size 29 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":447)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":449)
WARN  (EX3791) : Expression size 29 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":452)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":454)
WARN  (EX3791) : Expression size 29 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":457)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":459)
WARN  (EX3791) : Expression size 29 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":462)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":464)
WARN  (EX1998) : Net 'CNT_H_Game_Pak_DRQ[27]' does not have a driver("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":79)
Compiling module 'gba_dma_module(index=2,has_DRQ=1'b0,Reg_SAD={28'b0000000000000000000011001000,6'b011111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10},Reg_DAD={28'b0000000000000000000011001100,6'b011111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10},Reg_CNT_L={28'b0000000000000000000011010000,6'b001111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b11},Reg_CNT_H_Dest_Addr_Control={28'b0000000000000000000011010000,6'b010110,6'b010101,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_CNT_H_Source_Adr_Control={28'b0000000000000000000011010000,6'b011000,6'b010111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_CNT_H_DMA_Repeat={28'b0000000000000000000011010000,6'b011001,6'b011001,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_CNT_H_DMA_Transfer_Type={28'b0000000000000000000011010000,6'b011010,6'b011010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_CNT_H_Game_Pak_DRQ={28'b0000000000000000000011011100,6'b011011,6'b011011,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_CNT_H_DMA_start_timing={28'b0000000000000000000011010000,6'b011101,6'b011100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_CNT_H_IRQ_on={28'b0000000000000000000011010000,6'b011110,6'b011110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_CNT_H_DMA_Enable={28'b0000000000000000000011010000,6'b011111,6'b011111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":1)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000011001000,6'b011111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000011001100,6'b011111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000011010000,6'b001111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b11})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000011010000,6'b010110,6'b010101,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000011010000,6'b011000,6'b010111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000011010000,6'b011001,6'b011001,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000011010000,6'b011010,6'b011010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000011010000,6'b011101,6'b011100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000011010000,6'b011110,6'b011110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000011010000,6'b011111,6'b011111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 2("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":308)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 17("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":394)
WARN  (EX3791) : Expression size 29 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":447)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":449)
WARN  (EX3791) : Expression size 29 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":452)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":454)
WARN  (EX3791) : Expression size 29 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":457)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":459)
WARN  (EX3791) : Expression size 29 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":462)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":464)
WARN  (EX1998) : Net 'CNT_H_Game_Pak_DRQ[27]' does not have a driver("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":79)
Compiling module 'gba_dma_module(index=3,has_DRQ=1'b1,Reg_SAD={28'b0000000000000000000011010100,6'b011111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10},Reg_DAD={28'b0000000000000000000011011000,6'b011111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10},Reg_CNT_L={28'b0000000000000000000011011100,6'b001111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b11},Reg_CNT_H_Dest_Addr_Control={28'b0000000000000000000011011100,6'b010110,6'b010101,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_CNT_H_Source_Adr_Control={28'b0000000000000000000011011100,6'b011000,6'b010111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_CNT_H_DMA_Repeat={28'b0000000000000000000011011100,6'b011001,6'b011001,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_CNT_H_DMA_Transfer_Type={28'b0000000000000000000011011100,6'b011010,6'b011010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_CNT_H_Game_Pak_DRQ={28'b0000000000000000000011011100,6'b011011,6'b011011,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_CNT_H_DMA_start_timing={28'b0000000000000000000011011100,6'b011101,6'b011100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_CNT_H_IRQ_on={28'b0000000000000000000011011100,6'b011110,6'b011110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},Reg_CNT_H_DMA_Enable={28'b0000000000000000000011011100,6'b011111,6'b011111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":1)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000011011100,6'b011011,6'b011011,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000011010100,6'b011111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000011011000,6'b011111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b10})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000011011100,6'b001111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b11})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000011011100,6'b010110,6'b010101,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000011011100,6'b011000,6'b010111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000011011100,6'b011001,6'b011001,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000011011100,6'b011010,6'b011010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000011011100,6'b011101,6'b011100,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000011011100,6'b011110,6'b011110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000011011100,6'b011111,6'b011111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 2("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":308)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 17("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":394)
WARN  (EX3791) : Expression size 29 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":447)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":449)
WARN  (EX3791) : Expression size 29 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":452)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":454)
WARN  (EX3791) : Expression size 29 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":457)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":459)
WARN  (EX3791) : Expression size 29 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":462)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 28("F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv":464)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'new_cycles'("F:\2024FPGA\gbatang\src\VexGBA.sv":477)
Compiling module 'gba_timer'("F:\2024FPGA\gbatang\src\gpu\gba_timer.v":2)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_timer_module.v":45)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_timer_module.v":46)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_timer_module.v":47)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gpu\gba_timer_module.v":48)
Compiling module 'gba_timer_module(reg_l={28'b0000000000000000000100000000,6'b001111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},reg_h_prescaler={28'b0000000000000000000100000000,6'b010001,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},reg_h_count_up={28'b0000000000000000000100000000,6'b010010,6'b010010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},reg_h_timer_irq_enable={28'b0000000000000000000100000000,6'b010110,6'b010110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},reg_h_timer_start_stop={28'b0000000000000000000100000000,6'b010111,6'b010111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\gpu\gba_timer_module.v":2)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000100000000,6'b001111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000100000000,6'b010001,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000100000000,6'b010010,6'b010010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000100000000,6'b010110,6'b010110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("F:\2024FPGA\gbatang\src\gpu\gba_timer_module.v":130)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\gpu\gba_timer_module.v":133)
Compiling module 'gba_timer_module(index=1,reg_l={28'b0000000000000000000100000100,6'b001111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},reg_h_prescaler={28'b0000000000000000000100000100,6'b010001,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},reg_h_count_up={28'b0000000000000000000100000100,6'b010010,6'b010010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},reg_h_timer_irq_enable={28'b0000000000000000000100000100,6'b010110,6'b010110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},reg_h_timer_start_stop={28'b0000000000000000000100000100,6'b010111,6'b010111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\gpu\gba_timer_module.v":2)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000100000100,6'b001111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000100000100,6'b010001,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000100000100,6'b010010,6'b010010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000100000100,6'b010110,6'b010110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("F:\2024FPGA\gbatang\src\gpu\gba_timer_module.v":130)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\gpu\gba_timer_module.v":133)
Compiling module 'gba_timer_module(index=2,reg_l={28'b0000000000000000000100001000,6'b001111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},reg_h_prescaler={28'b0000000000000000000100001000,6'b010001,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},reg_h_count_up={28'b0000000000000000000100001000,6'b010010,6'b010010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},reg_h_timer_irq_enable={28'b0000000000000000000100001000,6'b010110,6'b010110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},reg_h_timer_start_stop={28'b0000000000000000000100001000,6'b010111,6'b010111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\gpu\gba_timer_module.v":2)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000100001000,6'b001111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000100001000,6'b010001,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000100001000,6'b010010,6'b010010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000100001000,6'b010110,6'b010110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("F:\2024FPGA\gbatang\src\gpu\gba_timer_module.v":130)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\gpu\gba_timer_module.v":133)
Compiling module 'gba_timer_module(index=3,reg_l={28'b0000000000000000000100001100,6'b001111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},reg_h_prescaler={28'b0000000000000000000100001100,6'b010001,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},reg_h_count_up={28'b0000000000000000000100001100,6'b010010,6'b010010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},reg_h_timer_irq_enable={28'b0000000000000000000100001100,6'b010110,6'b010110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00},reg_h_timer_start_stop={28'b0000000000000000000100001100,6'b010111,6'b010111,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\gpu\gba_timer_module.v":2)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000100001100,6'b001111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000100001100,6'b010001,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000100001100,6'b010010,6'b010010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000100001100,6'b010110,6'b010110,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("F:\2024FPGA\gbatang\src\gpu\gba_timer_module.v":130)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\gpu\gba_timer_module.v":133)
Compiling module 'controller_ds2'("F:\2024FPGA\gbatang\src\peripherals\controller_ds2.sv":3)
Compiling module 'dualshock_controller(FREQ=21600000)'("F:\2024FPGA\gbatang\src\peripherals\dualshock_controller.v":46)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("F:\2024FPGA\gbatang\src\peripherals\dualshock_controller.v":74)
Compiling module 'ps_pls_gan'("F:\2024FPGA\gbatang\src\peripherals\dualshock_controller.v":144)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("F:\2024FPGA\gbatang\src\peripherals\dualshock_controller.v":171)
Compiling module 'ps_txd'("F:\2024FPGA\gbatang\src\peripherals\dualshock_controller.v":262)
Compiling module 'ps_rxd'("F:\2024FPGA\gbatang\src\peripherals\dualshock_controller.v":237)
WARN  (EX3073) : Port 'Dout' remains unconnected for this instance("F:\2024FPGA\gbatang\src\peripherals\gba_joypad.v":45)
WARN  (EX3073) : Port 'written' remains unconnected for this instance("F:\2024FPGA\gbatang\src\peripherals\gba_joypad.v":46)
Compiling module 'gba_joypad'("F:\2024FPGA\gbatang\src\peripherals\gba_joypad.v":1)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000100110000,6'b001111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX1998) : Net 'Dout_buffer[15]' does not have a driver("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":30)
Compiling module 'eProcReg_gba(register={28'b0000000000000000000100110000,6'b011111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b00})'("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":8)
WARN  (EX1998) : Net 'Keys[15]' does not have a driver("F:\2024FPGA\gbatang\src\peripherals\gba_joypad.v":40)
WARN  (EX3073) : Port 'screen_width' remains unconnected for this instance("F:\2024FPGA\gbatang\src\gba2hdmi.sv":255)
Compiling module 'gba2hdmi'("F:\2024FPGA\gbatang\src\gba2hdmi.sv":4)
Extracting RAM for identifier 'mem'("F:\2024FPGA\gbatang\src\gba2hdmi.sv":74)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gba2hdmi.sv":115)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\gba2hdmi.sv":116)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\gba2hdmi.sv":122)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\gba2hdmi.sv":129)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\2024FPGA\gbatang\src\gba2hdmi.sv":178)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\gba2hdmi.sv":180)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\2024FPGA\gbatang\src\gba2hdmi.sv":193)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\gba2hdmi.sv":195)
Compiling module 'hdmi(VIDEO_ID_CODE=4,VIDEO_REFRESH_RATE=60.0,AUDIO_RATE=48000)'("F:\2024FPGA\gbatang\src\hdmi\hdmi.sv":4)
Compiling module 'packet_picker(VIDEO_RATE=74250000.0,IT_CONTENT=1'b1,AUDIO_BIT_WIDTH=16,AUDIO_RATE=48000,VENDOR_NAME=64'b0101010101101110011010110110111001101111011101110110111000000000,PRODUCT_DESCRIPTION=128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,SOURCE_DEVICE_INFORMATION=8'b00000000)'("F:\2024FPGA\gbatang\src\hdmi\packet_picker.sv":4)
Extracting RAM for identifier 'audio_sample_word_buffer'("F:\2024FPGA\gbatang\src\hdmi\packet_picker.sv":84)
Compiling module 'audio_clock_regeneration_packet(VIDEO_RATE=74250000.0,AUDIO_RATE=48000)'("F:\2024FPGA\gbatang\src\hdmi\audio_clock_regeneration_packet.sv":5)
Compiling module 'audio_sample_packet(SAMPLING_FREQUENCY=4'b0010,WORD_LENGTH=4'b0010)'("F:\2024FPGA\gbatang\src\hdmi\audio_sample_packet.sv":8)
WARN  (EX3780) : Using initial value of 'CHANNEL_LEFT' since it is never assigned("F:\2024FPGA\gbatang\src\hdmi\audio_sample_packet.sv":63)
WARN  (EX3780) : Using initial value of 'CHANNEL_RIGHT' since it is never assigned("F:\2024FPGA\gbatang\src\hdmi\audio_sample_packet.sv":64)
Compiling module 'auxiliary_video_information_info_frame(IT_CONTENT=1'b1,VIDEO_ID_CODE=32'sb00000000000000000000000000000100)'("F:\2024FPGA\gbatang\src\hdmi\auxiliary_video_information_info_frame.sv":5)
Compiling module 'source_product_description_info_frame(VENDOR_NAME=64'b0101010101101110011010110110111001101111011101110110111000000000,PRODUCT_DESCRIPTION=128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,SOURCE_DEVICE_INFORMATION=8'b00000000)'("F:\2024FPGA\gbatang\src\hdmi\source_product_description_info_frame.sv":5)
Compiling module 'audio_info_frame'("F:\2024FPGA\gbatang\src\hdmi\audio_info_frame.sv":5)
WARN  (EX1998) : Net 'headers[255][23]' does not have a driver("F:\2024FPGA\gbatang\src\hdmi\packet_picker.sv":29)
WARN  (EX1998) : Net 'subs[255][3][55]' does not have a driver("F:\2024FPGA\gbatang\src\hdmi\packet_picker.sv":30)
Compiling module 'packet_assembler'("F:\2024FPGA\gbatang\src\hdmi\packet_assembler.sv":4)
Compiling module 'tmds_channel'("F:\2024FPGA\gbatang\src\hdmi\tmds_channel.sv":4)
Compiling module 'tmds_channel(CN=1)'("F:\2024FPGA\gbatang\src\hdmi\tmds_channel.sv":4)
Compiling module 'tmds_channel(CN=2)'("F:\2024FPGA\gbatang\src\hdmi\tmds_channel.sv":4)
Compiling module 'serializer(VIDEO_RATE=74250000.0)'("F:\2024FPGA\gbatang\src\hdmi\serializer.sv":3)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 16 for port 'overlay_color'("F:\2024FPGA\gbatang\src\VexGBA.sv":536)
Compiling module 'iosys(CORE_ID=3)'("F:\2024FPGA\gbatang\src\iosys\iosys.v":1)
WARN  (EX3791) : Expression size 22 truncated to fit in target size 21("F:\2024FPGA\gbatang\src\iosys\iosys.v":112)
WARN  (EX3791) : Expression size 22 truncated to fit in target size 21("F:\2024FPGA\gbatang\src\iosys\iosys.v":112)
Compiling module 'Briey'("F:\2024FPGA\gbatang\src\iosys\Briey.v":7)
Compiling module 'BufferCC'("F:\2024FPGA\gbatang\src\iosys\Briey.v":8928)
Compiling module 'Axi4SharedOnChipRam'("F:\2024FPGA\gbatang\src\iosys\Briey.v":8566)
Extracting RAM for identifier 'ram_symbol0'("F:\2024FPGA\gbatang\src\iosys\Briey.v":8668)
Extracting RAM for identifier 'ram_symbol1'("F:\2024FPGA\gbatang\src\iosys\Briey.v":8669)
Extracting RAM for identifier 'ram_symbol2'("F:\2024FPGA\gbatang\src\iosys\Briey.v":8670)
Extracting RAM for identifier 'ram_symbol3'("F:\2024FPGA\gbatang\src\iosys\Briey.v":8671)
Compiling module 'PPU'("F:\2024FPGA\gbatang\src\iosys\Briey.v":8340)
Compiling module 'VexRiscv'("F:\2024FPGA\gbatang\src\iosys\Briey.v":3195)
Extracting RAM for identifier 'RegFilePlugin_regFile'("F:\2024FPGA\gbatang\src\iosys\Briey.v":4465)
Compiling module 'InstructionCache'("F:\2024FPGA\gbatang\src\iosys\Briey.v":10245)
Extracting RAM for identifier 'banks_0'("F:\2024FPGA\gbatang\src\iosys\Briey.v":10352)
Extracting RAM for identifier 'ways_0_tags'("F:\2024FPGA\gbatang\src\iosys\Briey.v":10353)
Compiling module 'DataCache'("F:\2024FPGA\gbatang\src\iosys\Briey.v":9391)
Extracting RAM for identifier 'ways_0_tags'("F:\2024FPGA\gbatang\src\iosys\Briey.v":9605)
Extracting RAM for identifier 'ways_0_data_symbol0'("F:\2024FPGA\gbatang\src\iosys\Briey.v":9606)
Extracting RAM for identifier 'ways_0_data_symbol1'("F:\2024FPGA\gbatang\src\iosys\Briey.v":9607)
Extracting RAM for identifier 'ways_0_data_symbol2'("F:\2024FPGA\gbatang\src\iosys\Briey.v":9608)
Extracting RAM for identifier 'ways_0_data_symbol3'("F:\2024FPGA\gbatang\src\iosys\Briey.v":9609)
WARN  (EX1998) : Net 'IBusCachedPlugin_cache_io_cpu_fetch_isRemoved' does not have a driver("F:\2024FPGA\gbatang\src\iosys\Briey.v":3259)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SW' does not have a driver("F:\2024FPGA\gbatang\src\iosys\Briey.v":3273)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SR' does not have a driver("F:\2024FPGA\gbatang\src\iosys\Briey.v":3274)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SO' does not have a driver("F:\2024FPGA\gbatang\src\iosys\Briey.v":3275)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SI' does not have a driver("F:\2024FPGA\gbatang\src\iosys\Briey.v":3276)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PW' does not have a driver("F:\2024FPGA\gbatang\src\iosys\Briey.v":3277)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PR' does not have a driver("F:\2024FPGA\gbatang\src\iosys\Briey.v":3278)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PO' does not have a driver("F:\2024FPGA\gbatang\src\iosys\Briey.v":3279)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PI' does not have a driver("F:\2024FPGA\gbatang\src\iosys\Briey.v":3280)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_FM[3]' does not have a driver("F:\2024FPGA\gbatang\src\iosys\Briey.v":3281)
WARN  (EX1998) : Net 'IBusCachedPlugin_mmuBus_rsp_bypassTranslation' does not have a driver("F:\2024FPGA\gbatang\src\iosys\Briey.v":3795)
WARN  (EX1998) : Net 'DBusCachedPlugin_mmuBus_rsp_bypassTranslation' does not have a driver("F:\2024FPGA\gbatang\src\iosys\Briey.v":3810)
Compiling module 'BufferCC_1'("F:\2024FPGA\gbatang\src\iosys\Briey.v":3176)
Compiling module 'JtagBridge'("F:\2024FPGA\gbatang\src\iosys\Briey.v":2448)
Compiling module 'FlowCCUnsafeByToggle'("F:\2024FPGA\gbatang\src\iosys\Briey.v":9319)
Compiling module 'BufferCC_2'("F:\2024FPGA\gbatang\src\iosys\Briey.v":10640)
Compiling module 'SystemDebugger'("F:\2024FPGA\gbatang\src\iosys\Briey.v":2361)
Compiling module 'Axi4ReadOnlyDecoder'("F:\2024FPGA\gbatang\src\iosys\Briey.v":2178)
Compiling module 'Axi4ReadOnlyErrorSlave'("F:\2024FPGA\gbatang\src\iosys\Briey.v":9260)
Compiling module 'Axi4SharedDecoder'("F:\2024FPGA\gbatang\src\iosys\Briey.v":1854)
Compiling module 'Axi4SharedErrorSlave'("F:\2024FPGA\gbatang\src\iosys\Briey.v":9171)
Compiling module 'Axi4SharedArbiter'("F:\2024FPGA\gbatang\src\iosys\Briey.v":1526)
Compiling module 'StreamArbiter_1'("F:\2024FPGA\gbatang\src\iosys\Briey.v":9077)
Compiling module 'StreamFifoLowLatency_1'("F:\2024FPGA\gbatang\src\iosys\Briey.v":9042)
Compiling module 'StreamFifo_1'("F:\2024FPGA\gbatang\src\iosys\Briey.v":10546)
Compiling module 'Axi4SharedArbiter_1'("F:\2024FPGA\gbatang\src\iosys\Briey.v":1198)
Compiling module 'StreamArbiter'("F:\2024FPGA\gbatang\src\iosys\Briey.v":8948)
WARN  (EX1998) : Net 'axi_core_cpu_dBus_rsp_payload_last' does not have a driver("F:\2024FPGA\gbatang\src\iosys\Briey.v":26)
Compiling module 'apb2custom'("F:\2024FPGA\gbatang\src\iosys\apb2custom.v":1)
WARN  (EX3791) : Expression size 24 truncated to fit in target size 23("F:\2024FPGA\gbatang\src\iosys\iosys.v":285)
Compiling module 'textdisp(COLOR_LOGO=15'b000000000000000)'("F:\2024FPGA\gbatang\src\iosys\textdisp.v":4)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 2("F:\2024FPGA\gbatang\src\iosys\textdisp.v":40)
Compiling module 'gowin_dpb_menu'("F:\2024FPGA\gbatang\src\iosys\gowin_dpb_menu.v":10)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\iosys\textdisp.v":112)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 7("F:\2024FPGA\gbatang\src\iosys\textdisp.v":140)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("F:\2024FPGA\gbatang\src\iosys\textdisp.v":141)
WARN  (EX2565) : Input 'ocea' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\2024FPGA\gbatang\src\iosys\textdisp.v":58)
WARN  (EX2565) : Input 'oceb' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\2024FPGA\gbatang\src\iosys\textdisp.v":58)
WARN  (EX2565) : Input 'dinb[7]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\2024FPGA\gbatang\src\iosys\textdisp.v":58)
WARN  (EX2565) : Input 'dinb[6]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\2024FPGA\gbatang\src\iosys\textdisp.v":58)
WARN  (EX2565) : Input 'dinb[5]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\2024FPGA\gbatang\src\iosys\textdisp.v":58)
WARN  (EX2565) : Input 'dinb[4]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\2024FPGA\gbatang\src\iosys\textdisp.v":58)
WARN  (EX2565) : Input 'dinb[3]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\2024FPGA\gbatang\src\iosys\textdisp.v":58)
WARN  (EX2565) : Input 'dinb[2]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\2024FPGA\gbatang\src\iosys\textdisp.v":58)
WARN  (EX2565) : Input 'dinb[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\2024FPGA\gbatang\src\iosys\textdisp.v":58)
WARN  (EX2565) : Input 'dinb[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\2024FPGA\gbatang\src\iosys\textdisp.v":58)
Compiling module 'simpleuart'("F:\2024FPGA\gbatang\src\iosys\simpleuart.v":20)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\iosys\simpleuart.v":74)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\2024FPGA\gbatang\src\iosys\simpleuart.v":99)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("F:\2024FPGA\gbatang\src\iosys\simpleuart.v":112)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("F:\2024FPGA\gbatang\src\iosys\simpleuart.v":130)
Compiling module 'simplespimaster'("F:\2024FPGA\gbatang\src\iosys\simplespimaster.v":13)
Compiling module 'SPI_Master'("F:\2024FPGA\gbatang\src\iosys\spi_master.v":33)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("F:\2024FPGA\gbatang\src\iosys\simplespimaster.v":70)
Compiling module 'spiflash(ADDR=24'h500000,LEN=262144)'("F:\2024FPGA\gbatang\src\iosys\spiflash.v":13)
WARN  (EX3791) : Expression size 22 truncated to fit in target size 21("F:\2024FPGA\gbatang\src\iosys\spiflash.v":90)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 23("F:\2024FPGA\gbatang\src\iosys\iosys.v":408)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 15("F:\2024FPGA\gbatang\src\iosys\iosys.v":424)
Compiling module 'capture'("F:\2024FPGA\gbatang\src\capture\capture.v":1)
Compiling module 'ddr_wr'("F:\2024FPGA\gbatang\src\capture\ddr_wr.v":1)
Compiling module 'pixel_udp_fifo'("F:\2024FPGA\gbatang\src\pixel_udp_fifo\pixel_udp_fifo.v":599)
Compiling module '**'("F:\2024FPGA\gbatang\src\pixel_udp_fifo\pixel_udp_fifo.v":0)
Compiling module 'udp'("F:\2024FPGA\gbatang\src\capture\udp.v":1)
Compiling module 'GMII_send(BOARD_MAC=48'b000100010100010100010100000110010001100110000001,BOARD_IP=32'b11000000101010000000001100000010,BOARD_PORT=16'b1000000000000000,DES_MAC=48'b111111111111111111111111111111111111111111111111,DES_IP=32'b11000000101010000000001100000011,DES_PORT=16'b1000000000000000,DATA_SIZE=16'b0000001111000001)'("F:\2024FPGA\gbatang\src\capture\GMII_send.sv":1)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("F:\2024FPGA\gbatang\src\capture\GMII_send.sv":75)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("F:\2024FPGA\gbatang\src\capture\GMII_send.sv":89)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("F:\2024FPGA\gbatang\src\capture\GMII_send.sv":98)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("F:\2024FPGA\gbatang\src\capture\GMII_send.sv":107)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("F:\2024FPGA\gbatang\src\capture\GMII_send.sv":115)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("F:\2024FPGA\gbatang\src\capture\GMII_send.sv":123)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\2024FPGA\gbatang\src\capture\GMII_send.sv":167)
Compiling module 'crc'("F:\2024FPGA\gbatang\src\capture\crc.v":3)
Compiling module 'GMII2RGMII'("F:\2024FPGA\gbatang\src\GMII2RGMII\GMII2RGMII.v":9)
WARN  (EX1998) : Net 'IRP_Serial' does not have a driver("F:\2024FPGA\gbatang\src\VexGBA.sv":165)
WARN  (EX2565) : Input 'dma_bus_unread' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\2024FPGA\gbatang\src\VexGBA.sv":486)
WARN  (EX2565) : Input 'cpu_done' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\2024FPGA\gbatang\src\VexGBA.sv":514)
NOTE  (EX0101) : Current top module is "VexGBA"
WARN  (EX0211) : The output port "written" of module "eProcReg_gba(register={28'b0000000000000000000000000100,6'b000000,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":28)
WARN  (EX0211) : The output port "written" of module "eProcReg_gba(register={28'b0000000000000000000000000100,6'b000001,6'b000001,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":28)
WARN  (EX0211) : The output port "written" of module "eProcReg_gba(register={28'b0000000000000000000000000100,6'b000010,6'b000010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":28)
WARN  (EX0211) : The output port "written" of module "eProcReg_gba(register={28'b0000000000000000000000000100,6'b011111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":28)
WARN  (EX0211) : The output port "written" of module "eProcReg_gba(register={28'b0000000000000000000010000100,6'b000000,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":28)
WARN  (EX0211) : The output port "written" of module "eProcReg_gba(register={28'b0000000000000000000010000100,6'b000001,6'b000001,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":28)
WARN  (EX0211) : The output port "written" of module "eProcReg_gba(register={28'b0000000000000000000010000100,6'b000010,6'b000010,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":28)
WARN  (EX0211) : The output port "written" of module "eProcReg_gba(register={28'b0000000000000000000010000100,6'b000011,6'b000011,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":28)
WARN  (EX0211) : The output port "written" of module "eProcReg_gba(register={28'b0000000000000000000010000100,6'b011111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":28)
WARN  (EX0211) : The output port "written" of module "eProcReg_gba(register={28'b0000000000000000000010001000,6'b011111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":28)
WARN  (EX0211) : The output port "written" of module "eProcReg_gba(register={28'b0000000000000000000001100100,6'b011111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":28)
WARN  (EX0211) : The output port "written" of module "eProcReg_gba(register={28'b0000000000000000000001101100,6'b011111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":28)
WARN  (EX0211) : The output port "written" of module "eProcReg_gba(register={28'b0000000000000000000001110100,6'b011111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":28)
WARN  (EX0211) : The output port "written" of module "eProcReg_gba(register={28'b0000000000000000000001111000,6'b011111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":28)
WARN  (EX0211) : The output port "written" of module "eProcReg_gba(register={28'b0000000000000000000001111100,6'b011111,6'b010000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":28)
WARN  (EX0211) : The output port "gb_bus_done" of module "gba_memory" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\memory\gba_memory.sv":96)
WARN  (EX0211) : The output port "gb_bus_rst" of module "gba_memory" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\memory\gba_memory.sv":99)
WARN  (EX0211) : The output port "written" of module "eProcReg_gba(register={28'b0000000000000000000100110000,6'b001111,6'b000000,28'b0000000000000000000000000001,32'b00000000000000000000000000000000,2'b01})" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv":28)
WARN  (EX0211) : The output port "io_cpu_writeBack_exclusiveOk" of module "DataCache" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9434)
WARN  (EX0211) : The output port "io_cpu_writesPending" of module "DataCache" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9440)
WARN  (EX0211) : The output port "io_axi_r_payload_data[31]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[30]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[29]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[28]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[27]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[26]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[25]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[24]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[23]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[22]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[21]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[20]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[19]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[18]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[17]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[16]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[15]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[14]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[13]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[12]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[11]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[10]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[9]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[8]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[7]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[6]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[5]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[4]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[3]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[2]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[1]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[0]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9270)
WARN  (EX0211) : The output port "io_axi_r_payload_data[31]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[30]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[29]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[28]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[27]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[26]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[25]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[24]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[23]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[22]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[21]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[20]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[19]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[18]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[17]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[16]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[15]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[14]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[13]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[12]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[11]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[10]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[9]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[8]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[7]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[6]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[5]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[4]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[3]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[2]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[1]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
WARN  (EX0211) : The output port "io_axi_r_payload_data[0]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\2024FPGA\gbatang\src\iosys\Briey.v":9190)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "gba_drawer_merge" instantiated to "igba_drawer_merge2" is swept in optimizing("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":2227)
WARN  (NL0002) : The module "gba_drawer_mode2" instantiated to "igba_drawer_mode2_2_hd0" is swept in optimizing("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1139)
WARN  (NL0002) : The module "gba_drawer_mode2" instantiated to "igba_drawer_mode2_2_hd1" is swept in optimizing("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1167)
WARN  (NL0002) : The module "gba_drawer_mode2" instantiated to "igba_drawer_mode2_3_hd0" is swept in optimizing("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1224)
WARN  (NL0002) : The module "gba_drawer_mode2" instantiated to "igba_drawer_mode2_3_hd1" is swept in optimizing("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1252)
WARN  (NL0002) : The module "gba_drawer_obj" instantiated to "igba_drawer_obj_hd0" is swept in optimizing("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1355)
WARN  (NL0002) : The module "gba_drawer_obj" instantiated to "igba_drawer_obj_hd1" is swept in optimizing("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1391)
WARN  (NL0002) : The module "dpram_block" instantiated to "ilinebuffer_bg2_hd0" is swept in optimizing("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1714)
WARN  (NL0002) : The module "dpram_block" instantiated to "ilinebuffer_bg2_hd1" is swept in optimizing("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1732)
WARN  (NL0002) : The module "dpram_block" instantiated to "ilinebuffer_bg3_hd0" is swept in optimizing("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1768)
WARN  (NL0002) : The module "dpram_block" instantiated to "ilinebuffer_bg3_hd1" is swept in optimizing("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1786)
WARN  (NL0002) : The module "dpram_block" instantiated to "ilinebuffer_obj_color_hd0" is swept in optimizing("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1822)
WARN  (NL0002) : The module "dpram_block" instantiated to "ilinebuffer_obj_color_hd1" is swept in optimizing("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1840)
WARN  (NL0002) : The module "dpram_block" instantiated to "ilinebuffer_obj_settings_hd0" is swept in optimizing("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1877)
WARN  (NL0002) : The module "dpram_block" instantiated to "ilinebuffer_obj_settings_hd1" is swept in optimizing("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":1895)
WARN  (NL0002) : The module "dpram32_block" instantiated to "oamram_hd0" is swept in optimizing("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":891)
WARN  (NL0002) : The module "dpram32_block" instantiated to "oamram_hd1" is swept in optimizing("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":907)
WARN  (NL0002) : The module "dpram32_block" instantiated to "paletteram_oam_hd0" is swept in optimizing("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":955)
WARN  (NL0002) : The module "dpram32_block" instantiated to "paletteram_oam_hd1" is swept in optimizing("F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v":971)
WARN  (NL0002) : The module "gba_gpu_colorshade" instantiated to "igba_gpu_colorshade2" is swept in optimizing("F:\2024FPGA\gbatang\src\gpu\gba_gpu.v":249)
WARN  (NL0002) : The module "eProcReg_gba" instantiated to "iREG_DISPSTAT_H_Blank_flag" is swept in optimizing("F:\2024FPGA\gbatang\src\gpu\gba_gpu_timing.v":60)
WARN  (NL0002) : The module "eProcReg_gba" instantiated to "iREG_DISPSTAT_V_Blank_flag" is swept in optimizing("F:\2024FPGA\gbatang\src\gpu\gba_gpu_timing.v":59)
WARN  (NL0002) : The module "eProcReg_gba" instantiated to "iREG_DISPSTAT_V_Counter_flag" is swept in optimizing("F:\2024FPGA\gbatang\src\gpu\gba_gpu_timing.v":61)
WARN  (NL0002) : The module "eProcReg_gba" instantiated to "iREG_VCOUNT" is swept in optimizing("F:\2024FPGA\gbatang\src\gpu\gba_gpu_timing.v":66)
WARN  (NL0002) : The module "eProcReg_gba" instantiated to "iREG_ISCGB" is swept in optimizing("F:\2024FPGA\gbatang\src\cpu\gba_interrupts.v":34)
WARN  (NL0002) : The module "eProcReg_gba" instantiated to "iREG_POSTFLG" is swept in optimizing("F:\2024FPGA\gbatang\src\cpu\gba_interrupts.v":36)
WARN  (NL0002) : The module "eProcReg_gba" instantiated to "iReg_KEYINPUT" is swept in optimizing("F:\2024FPGA\gbatang\src\peripherals\gba_joypad.v":45)
WARN  (NL0002) : The module "eProcReg_gba" instantiated to "iSOUNDBIAS_HighZero" is swept in optimizing("F:\2024FPGA\gbatang\src\sound\gba_sound.v":132)
WARN  (NL0002) : The module "eProcReg_gba" instantiated to "iSOUNDCNT_XHighZero" is swept in optimizing("F:\2024FPGA\gbatang\src\sound\gba_sound.v":131)
WARN  (NL0002) : The module "eProcReg_gba" instantiated to "iSound_1_ON_flag" is swept in optimizing("F:\2024FPGA\gbatang\src\sound\gba_sound.v":123)
WARN  (NL0002) : The module "eProcReg_gba" instantiated to "iSound_2_ON_flag" is swept in optimizing("F:\2024FPGA\gbatang\src\sound\gba_sound.v":124)
WARN  (NL0002) : The module "eProcReg_gba" instantiated to "iSound_3_ON_flag" is swept in optimizing("F:\2024FPGA\gbatang\src\sound\gba_sound.v":125)
WARN  (NL0002) : The module "eProcReg_gba" instantiated to "iSound_4_ON_flag" is swept in optimizing("F:\2024FPGA\gbatang\src\sound\gba_sound.v":126)
WARN  (NL0002) : The module "eProcReg_gba" instantiated to "iReg_Channel_HighZero" is swept in optimizing("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":94)
WARN  (NL0002) : The module "eProcReg_gba" instantiated to "iReg_Channel_HighZero" is swept in optimizing("F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v":94)
WARN  (NL0002) : The module "eProcReg_gba" instantiated to "iREG_SOUND3CNT_XHighZero" is swept in optimizing("F:\2024FPGA\gbatang\src\sound\gba_sound_ch3.v":77)
WARN  (NL0002) : The module "eProcReg_gba" instantiated to "iSOUND4CNT_HHighZero" is swept in optimizing("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":67)
WARN  (NL0002) : The module "eProcReg_gba" instantiated to "iSOUND4CNT_LHighZero" is swept in optimizing("F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v":66)
WARN  (NL0002) : The module "audio_info_frame" instantiated to "audio_info_frame" is swept in optimizing("F:\2024FPGA\gbatang\src\hdmi\packet_picker.sv":147)
WARN  (NL0002) : The module "audio_sample_packet" instantiated to "audio_sample_packet" is swept in optimizing("F:\2024FPGA\gbatang\src\hdmi\packet_picker.sv":135)
WARN  (NL0002) : The module "auxiliary_video_information_info_frame" instantiated to "auxiliary_video_information_info_frame" is swept in optimizing("F:\2024FPGA\gbatang\src\hdmi\packet_picker.sv":141)
WARN  (NL0002) : The module "source_product_description_info_frame" instantiated to "source_product_description_info_frame" is swept in optimizing("F:\2024FPGA\gbatang\src\hdmi\packet_picker.sv":144)
[95%] Generate netlist file "F:\2024FPGA\gbatang\impl\gwsynthesis\VexGBA.vg" completed
WARN  (CK3000) : Can't calculate clocks' relationship between: "pll33/PLL_inst/CLKOUT1.default_gen_clk" and "clk_6p25m/PLL_inst/CLKOUT0.default_gen_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "GMII_pll/PLL_inst/CLKOUT0.default_gen_clk" and "pll33/PLL_inst/CLKOUT0.default_gen_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "pll33/PLL_inst/CLKOUT0.default_gen_clk" and "GMII_pll/PLL_inst/CLKOUT0.default_gen_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "pll33/PLL_inst/CLKOUT1.default_gen_clk" and "pll74/PLL_inst/CLKOUT0.default_gen_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "pll33/PLL_inst/CLKOUT1.default_gen_clk" and "io_jtag_tck"
WARN  (CK3000) : Can't calculate clocks' relationship between: "io_jtag_tck" and "pll33/PLL_inst/CLKOUT1.default_gen_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "pll33/PLL_inst/CLKOUT1.default_gen_clk" and "GMII_pll/PLL_inst/CLKOUT0.default_gen_clk"
[100%] Generate report file "F:\2024FPGA\gbatang\impl\gwsynthesis\VexGBA_syn.rpt.html" completed
GowinSynthesis finish
