{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619314555402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619314555402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 24 22:35:55 2021 " "Processing started: Sat Apr 24 22:35:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619314555402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1619314555402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB06 -c LAB06 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB06 -c LAB06 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1619314555403 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1619314555751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1619314555751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab06_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab06_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB06_TB-q1 " "Found design unit 1: LAB06_TB-q1" {  } { { "LAB06_TB.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB06/q1 - lab6/Projeto/LAB06_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619314563960 ""} { "Info" "ISGN_ENTITY_NAME" "1 LAB06_TB " "Found entity 1: LAB06_TB" {  } { { "LAB06_TB.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB06/q1 - lab6/Projeto/LAB06_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619314563960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619314563960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab06.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab06.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB06-q1 " "Found design unit 1: LAB06-q1" {  } { { "LAB06.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB06/q1 - lab6/Projeto/LAB06.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619314563962 ""} { "Info" "ISGN_ENTITY_NAME" "1 LAB06 " "Found entity 1: LAB06" {  } { { "LAB06.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB06/q1 - lab6/Projeto/LAB06.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619314563962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619314563962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorlib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file somadorlib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorLib " "Found design unit 1: SomadorLib" {  } { { "SomadorLib.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB06/q1 - lab6/Projeto/SomadorLib.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619314563964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619314563964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador-q1 " "Found design unit 1: Somador-q1" {  } { { "Somador.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB06/q1 - lab6/Projeto/Somador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619314563966 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "Somador.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB06/q1 - lab6/Projeto/Somador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619314563966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619314563966 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB06_TB " "Elaborating entity \"LAB06_TB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1619314563996 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s LAB06_TB.vhd(10) " "Verilog HDL or VHDL warning at LAB06_TB.vhd(10): object \"s\" assigned a value but never read" {  } { { "LAB06_TB.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB06/q1 - lab6/Projeto/LAB06_TB.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619314563997 "|LAB06_TB"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout LAB06_TB.vhd(10) " "Verilog HDL or VHDL warning at LAB06_TB.vhd(10): object \"cout\" assigned a value but never read" {  } { { "LAB06_TB.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB06/q1 - lab6/Projeto/LAB06_TB.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619314563997 "|LAB06_TB"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "LAB06_TB.vhd(14) " "VHDL warning at LAB06_TB.vhd(14): synthesis ignores all but the first waveform" {  } { { "LAB06_TB.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB06/q1 - lab6/Projeto/LAB06_TB.vhd" 14 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Design Software" 0 -1 1619314563997 "|LAB06_TB"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "LAB06_TB.vhd(17) " "VHDL warning at LAB06_TB.vhd(17): synthesis ignores all but the first waveform" {  } { { "LAB06_TB.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB06/q1 - lab6/Projeto/LAB06_TB.vhd" 17 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Design Software" 0 -1 1619314563997 "|LAB06_TB"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "LAB06_TB.vhd(20) " "VHDL warning at LAB06_TB.vhd(20): synthesis ignores all but the first waveform" {  } { { "LAB06_TB.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB06/q1 - lab6/Projeto/LAB06_TB.vhd" 20 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Design Software" 0 -1 1619314563997 "|LAB06_TB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador Somador:SomadorOutput " "Elaborating entity \"Somador\" for hierarchy \"Somador:SomadorOutput\"" {  } { { "LAB06_TB.vhd" "SomadorOutput" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB06/q1 - lab6/Projeto/LAB06_TB.vhd" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619314564003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619314564074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 24 22:36:04 2021 " "Processing ended: Sat Apr 24 22:36:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619314564074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619314564074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619314564074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1619314564074 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 6 s " "Quartus Prime Flow was successful. 0 errors, 6 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1619314564675 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619314565226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619314565226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 24 22:36:04 2021 " "Processing started: Sat Apr 24 22:36:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619314565226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1619314565226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim LAB06 LAB06 " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim LAB06 LAB06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1619314565226 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim LAB06 LAB06 " "Quartus(args): --rtl_sim LAB06 LAB06" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1619314565226 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1619314565425 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Shell" 0 0 1619314565508 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1619314565509 ""}
{ "Warning" "0" "" "Warning: File LAB06_run_msim_rtl_vhdl.do already exists - backing up current file as LAB06_run_msim_rtl_vhdl.do.bak1" {  } {  } 0 0 "Warning: File LAB06_run_msim_rtl_vhdl.do already exists - backing up current file as LAB06_run_msim_rtl_vhdl.do.bak1" 0 0 "Shell" 0 0 1619314565599 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB06/q1 - lab6/Projeto/simulation/modelsim/LAB06_run_msim_rtl_vhdl.do" {  } { { "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB06/q1 - lab6/Projeto/simulation/modelsim/LAB06_run_msim_rtl_vhdl.do" "0" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB06/q1 - lab6/Projeto/simulation/modelsim/LAB06_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB06/q1 - lab6/Projeto/simulation/modelsim/LAB06_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1619314565611 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1619314565612 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1619314565614 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1619314565614 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB06/q1 - lab6/Projeto/LAB06_nativelink_simulation.rpt" {  } { { "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB06/q1 - lab6/Projeto/LAB06_nativelink_simulation.rpt" "0" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB06/q1 - lab6/Projeto/LAB06_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB06/q1 - lab6/Projeto/LAB06_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1619314565614 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1619314565615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619314565616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 24 22:36:05 2021 " "Processing ended: Sat Apr 24 22:36:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619314565616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619314565616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619314565616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1619314565616 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 7 s " "Quartus Prime Flow was successful. 0 errors, 7 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1619314782995 ""}
