// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "01/19/2025 15:00:32"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Parte_DE2 (
	uart_tx_o,
	clk_50,
	reset_btn,
	trigger_btn,
	pix_clk,
	line_valid,
	frame_valid,
	pix_data,
	sram_dq,
	sram_ce_n,
	sram_oe_n,
	sram_we_n,
	sram_ub_n,
	sram_lb_n,
	trigger_out,
	data_led,
	sram_addr);
output 	uart_tx_o;
input 	clk_50;
input 	reset_btn;
input 	trigger_btn;
input 	pix_clk;
input 	line_valid;
input 	frame_valid;
input 	[7:0] pix_data;
inout 	[15:0] sram_dq;
output 	sram_ce_n;
output 	sram_oe_n;
output 	sram_we_n;
output 	sram_ub_n;
output 	sram_lb_n;
output 	trigger_out;
output 	[7:0] data_led;
output 	[19:0] sram_addr;

// Design Ports Information
// uart_tx_o	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_ce_n	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_oe_n	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_we_n	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_ub_n	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_lb_n	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// trigger_out	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_led[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_led[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_led[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_led[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_led[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_led[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_led[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_led[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_addr[19]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_addr[18]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_addr[17]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_addr[16]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_addr[15]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_addr[14]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_addr[13]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_addr[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_addr[11]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_addr[10]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_addr[9]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_addr[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_addr[7]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_addr[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_addr[5]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_addr[4]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_addr[3]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_addr[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_addr[1]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_addr[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_dq[15]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_dq[14]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_dq[13]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_dq[12]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_dq[11]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_dq[10]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_dq[9]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_dq[8]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_dq[7]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_dq[6]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_dq[5]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_dq[4]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_dq[3]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_dq[2]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_dq[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_dq[0]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_btn	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pix_data[7]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pix_clk	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// line_valid	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frame_valid	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pix_data[6]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pix_data[5]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pix_data[4]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pix_data[3]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pix_data[2]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pix_data[1]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pix_data[0]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// trigger_btn	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \sram_dq[15]~output_o ;
wire \sram_dq[14]~output_o ;
wire \sram_dq[13]~output_o ;
wire \sram_dq[12]~output_o ;
wire \sram_dq[11]~output_o ;
wire \sram_dq[10]~output_o ;
wire \sram_dq[9]~output_o ;
wire \sram_dq[8]~output_o ;
wire \sram_dq[7]~output_o ;
wire \sram_dq[6]~output_o ;
wire \sram_dq[5]~output_o ;
wire \sram_dq[4]~output_o ;
wire \sram_dq[3]~output_o ;
wire \sram_dq[2]~output_o ;
wire \sram_dq[1]~output_o ;
wire \sram_dq[0]~output_o ;
wire \uart_tx_o~output_o ;
wire \sram_ce_n~output_o ;
wire \sram_oe_n~output_o ;
wire \sram_we_n~output_o ;
wire \sram_ub_n~output_o ;
wire \sram_lb_n~output_o ;
wire \trigger_out~output_o ;
wire \data_led[7]~output_o ;
wire \data_led[6]~output_o ;
wire \data_led[5]~output_o ;
wire \data_led[4]~output_o ;
wire \data_led[3]~output_o ;
wire \data_led[2]~output_o ;
wire \data_led[1]~output_o ;
wire \data_led[0]~output_o ;
wire \sram_addr[19]~output_o ;
wire \sram_addr[18]~output_o ;
wire \sram_addr[17]~output_o ;
wire \sram_addr[16]~output_o ;
wire \sram_addr[15]~output_o ;
wire \sram_addr[14]~output_o ;
wire \sram_addr[13]~output_o ;
wire \sram_addr[12]~output_o ;
wire \sram_addr[11]~output_o ;
wire \sram_addr[10]~output_o ;
wire \sram_addr[9]~output_o ;
wire \sram_addr[8]~output_o ;
wire \sram_addr[7]~output_o ;
wire \sram_addr[6]~output_o ;
wire \sram_addr[5]~output_o ;
wire \sram_addr[4]~output_o ;
wire \sram_addr[3]~output_o ;
wire \sram_addr[2]~output_o ;
wire \sram_addr[1]~output_o ;
wire \sram_addr[0]~output_o ;
wire \clk_50~input_o ;
wire \clk_50~inputclkctrl_outclk ;
wire \pix_clk~input_o ;
wire \pix_data[7]~input_o ;
wire \inst15|Add0~0_combout ;
wire \inst15|contador~2_combout ;
wire \trigger_btn~input_o ;
wire \inst15|trigger_prev~0_combout ;
wire \inst15|trigger_prev~q ;
wire \inst15|Equal0~1_combout ;
wire \inst15|inicio~0_combout ;
wire \inst15|inicio~q ;
wire \inst15|Add0~1 ;
wire \inst15|Add0~2_combout ;
wire \inst15|Add0~3 ;
wire \inst15|Add0~5 ;
wire \inst15|Add0~6_combout ;
wire \inst15|Equal0~0_combout ;
wire \inst15|Add0~7 ;
wire \inst15|Add0~8_combout ;
wire \inst15|contador~0_combout ;
wire \inst15|Add0~4_combout ;
wire \inst15|contador~1_combout ;
wire \inst15|LessThan0~0_combout ;
wire \inst15|trigger_o~q ;
wire \line_valid~input_o ;
wire \frame_valid~input_o ;
wire \inst3|pix_valid_int~0_combout ;
wire \inst4|Add0~0_combout ;
wire \inst4|pix_cnt_int[0]~1_combout ;
wire \reset_btn~input_o ;
wire \inst4|process_0~0_combout ;
wire \inst4|Add0~1 ;
wire \inst4|Add0~2_combout ;
wire \inst4|Selector21~0_combout ;
wire \inst4|pix_cnt_int[19]~0_combout ;
wire \inst4|Add0~3 ;
wire \inst4|Add0~4_combout ;
wire \inst4|Selector20~0_combout ;
wire \inst4|Add0~5 ;
wire \inst4|Add0~6_combout ;
wire \inst4|Selector19~0_combout ;
wire \inst4|Add0~7 ;
wire \inst4|Add0~8_combout ;
wire \inst4|Selector18~0_combout ;
wire \inst4|Add0~9 ;
wire \inst4|Add0~10_combout ;
wire \inst4|Selector17~0_combout ;
wire \inst4|Add0~11 ;
wire \inst4|Add0~12_combout ;
wire \inst4|Selector16~0_combout ;
wire \inst4|Add0~13 ;
wire \inst4|Add0~14_combout ;
wire \inst4|Selector15~0_combout ;
wire \inst4|Add0~15 ;
wire \inst4|Add0~16_combout ;
wire \inst4|Selector14~0_combout ;
wire \inst4|Add0~17 ;
wire \inst4|Add0~18_combout ;
wire \inst4|Selector13~0_combout ;
wire \inst4|Add0~19 ;
wire \inst4|Add0~20_combout ;
wire \inst4|Selector12~0_combout ;
wire \inst4|Add0~21 ;
wire \inst4|Add0~22_combout ;
wire \inst4|Selector11~0_combout ;
wire \inst4|Add0~23 ;
wire \inst4|Add0~24_combout ;
wire \inst4|Selector10~0_combout ;
wire \inst4|Add0~25 ;
wire \inst4|Add0~26_combout ;
wire \inst4|Selector9~0_combout ;
wire \inst4|Add0~27 ;
wire \inst4|Add0~28_combout ;
wire \inst4|Selector8~0_combout ;
wire \inst4|Add0~29 ;
wire \inst4|Add0~30_combout ;
wire \inst4|Selector7~0_combout ;
wire \inst4|Add0~31 ;
wire \inst4|Add0~32_combout ;
wire \inst4|Selector6~0_combout ;
wire \inst4|Add0~33 ;
wire \inst4|Add0~34_combout ;
wire \inst4|Selector5~0_combout ;
wire \inst4|Add0~35 ;
wire \inst4|Add0~36_combout ;
wire \inst4|Selector4~0_combout ;
wire \inst4|Selector25~0_combout ;
wire \inst4|Selector25~1_combout ;
wire \inst4|state~9_combout ;
wire \inst4|state.escritura_lsb~q ;
wire \inst4|Selector27~0_combout ;
wire \inst4|Selector25~2_combout ;
wire \inst4|state.espero_proximo~q ;
wire \inst4|Selector26~1_combout ;
wire \inst4|Selector26~0_combout ;
wire \inst4|Selector26~2_combout ;
wire \inst4|state.fin~q ;
wire \inst4|Add0~37 ;
wire \inst4|Add0~38_combout ;
wire \inst4|Selector3~0_combout ;
wire \inst4|Add0~39 ;
wire \inst4|Add0~40_combout ;
wire \inst4|Selector2~0_combout ;
wire \inst4|LessThan1~1_combout ;
wire \inst4|LessThan1~0_combout ;
wire \inst4|LessThan1~2_combout ;
wire \inst4|LessThan1~3_combout ;
wire \inst4|LessThan1~4_combout ;
wire \inst4|LessThan1~5_combout ;
wire \inst4|LessThan1~6_combout ;
wire \inst4|state~11_combout ;
wire \inst4|state.add_increment~q ;
wire \inst4|lsb~0_combout ;
wire \inst4|lsb~q ;
wire \inst4|state~10_combout ;
wire \inst4|state.escritura_msb~q ;
wire \inst3|pix_valid_int~1_combout ;
wire \inst3|pix_valid_int~q ;
wire \inst3|register_0[7]~0_combout ;
wire \inst3|register_0[7]~1_combout ;
wire \inst4|state~12_combout ;
wire \inst16|Add0~0_combout ;
wire \inst12|cycle_counter[0]~10_combout ;
wire \~GND~combout ;
wire \inst12|cycle_counter[0]~11 ;
wire \inst12|cycle_counter[1]~12_combout ;
wire \inst12|cycle_counter[1]~13 ;
wire \inst12|cycle_counter[2]~14_combout ;
wire \inst12|cycle_counter[2]~15 ;
wire \inst12|cycle_counter[3]~16_combout ;
wire \inst12|cycle_counter[3]~17 ;
wire \inst12|cycle_counter[4]~18_combout ;
wire \inst12|cycle_counter[4]~19 ;
wire \inst12|cycle_counter[5]~20_combout ;
wire \inst12|cycle_counter[5]~21 ;
wire \inst12|cycle_counter[6]~22_combout ;
wire \inst12|cycle_counter[6]~23 ;
wire \inst12|cycle_counter[7]~24_combout ;
wire \inst12|cycle_counter[7]~25 ;
wire \inst12|cycle_counter[8]~26_combout ;
wire \inst12|cycle_counter[8]~27 ;
wire \inst12|cycle_counter[9]~28_combout ;
wire \inst12|Equal0~0_combout ;
wire \inst12|Equal0~1_combout ;
wire \inst12|Equal0~2_combout ;
wire \inst12|Selector1~2_combout ;
wire \inst12|fsm_state.FSM_START~q ;
wire \inst12|bit_counter[0]~0_combout ;
wire \inst12|bit_counter[0]~5_combout ;
wire \inst12|bit_counter[3]~1_combout ;
wire \inst12|bit_counter[1]~4_combout ;
wire \inst12|Add0~1_combout ;
wire \inst12|bit_counter[2]~3_combout ;
wire \inst12|Add0~0_combout ;
wire \inst12|bit_counter[3]~2_combout ;
wire \inst12|Selector3~0_combout ;
wire \inst12|Selector2~0_combout ;
wire \inst12|fsm_state.FSM_SEND~q ;
wire \inst12|Selector0~0_combout ;
wire \inst12|Selector3~1_combout ;
wire \inst12|fsm_state.FSM_STOP~q ;
wire \inst12|fsm_state~9_combout ;
wire \inst12|fsm_state~10_combout ;
wire \inst12|fsm_state.FSM_IDLE~q ;
wire \inst16|Add0~3 ;
wire \inst16|Add0~5 ;
wire \inst16|Add0~6_combout ;
wire \inst16|count_mem[3]~25_combout ;
wire \inst16|Add0~7 ;
wire \inst16|Add0~8_combout ;
wire \inst16|count_mem[4]~24_combout ;
wire \inst16|Add0~9 ;
wire \inst16|Add0~10_combout ;
wire \inst16|count_mem[5]~23_combout ;
wire \inst16|Add0~11 ;
wire \inst16|Add0~12_combout ;
wire \inst16|count_mem[6]~22_combout ;
wire \inst16|Add0~13 ;
wire \inst16|Add0~14_combout ;
wire \inst16|count_mem[7]~21_combout ;
wire \inst16|Equal0~4_combout ;
wire \inst16|Add0~15 ;
wire \inst16|Add0~16_combout ;
wire \inst16|count_mem[8]~20_combout ;
wire \inst16|Add0~17 ;
wire \inst16|Add0~18_combout ;
wire \inst16|count_mem[9]~19_combout ;
wire \inst16|Add0~19 ;
wire \inst16|Add0~20_combout ;
wire \inst16|count_mem[10]~18_combout ;
wire \inst16|Add0~21 ;
wire \inst16|Add0~22_combout ;
wire \inst16|count_mem[11]~17_combout ;
wire \inst16|Equal0~3_combout ;
wire \inst16|Add0~23 ;
wire \inst16|Add0~24_combout ;
wire \inst16|count_mem[12]~16_combout ;
wire \inst16|Add0~25 ;
wire \inst16|Add0~26_combout ;
wire \inst16|count_mem[13]~15_combout ;
wire \inst16|Add0~27 ;
wire \inst16|Add0~28_combout ;
wire \inst16|count_mem[14]~14_combout ;
wire \inst16|Add0~29 ;
wire \inst16|Add0~30_combout ;
wire \inst16|count_mem[15]~13_combout ;
wire \inst16|Equal0~1_combout ;
wire \inst16|cuenta_vueltas[0]~0_combout ;
wire \inst16|count_mem[13]~1_combout ;
wire \inst16|count_mem[18]~7_combout ;
wire \inst16|count_mem[0]~5_combout ;
wire \inst16|Add0~31 ;
wire \inst16|Add0~32_combout ;
wire \inst16|count_mem[16]~12_combout ;
wire \inst16|Add0~33 ;
wire \inst16|Add0~34_combout ;
wire \inst16|count_mem[17]~11_combout ;
wire \inst16|Add0~35 ;
wire \inst16|Add0~36_combout ;
wire \inst16|count_mem[18]~8_combout ;
wire \inst16|count_mem[19]~2_combout ;
wire \inst16|Add0~37 ;
wire \inst16|Add0~38_combout ;
wire \inst16|count_mem[19]~6_combout ;
wire \inst16|Equal0~0_combout ;
wire \inst16|Equal0~2_combout ;
wire \inst16|Equal0~5_combout ;
wire \inst16|LessThan0~0_combout ;
wire \inst16|Selector14~0_combout ;
wire \inst16|state.UART_mandando~q ;
wire \inst16|state~12_combout ;
wire \inst16|state.UART_terminado~q ;
wire \inst16|Selector13~0_combout ;
wire \inst16|state.UART_send_start~q ;
wire \inst16|WideOr11~1_combout ;
wire \inst16|count_mem[13]~9_combout ;
wire \inst16|count_mem[0]~10_combout ;
wire \inst16|count_mem[0]~28_combout ;
wire \inst16|Add0~1 ;
wire \inst16|Add0~2_combout ;
wire \inst16|count_mem[1]~27_combout ;
wire \inst16|WideOr11~0_combout ;
wire \inst16|Selector8~0_combout ;
wire \inst16|state.reset_state~q ;
wire \inst16|count_mem[13]~0_combout ;
wire \inst16|count_mem[13]~3_combout ;
wire \inst16|Add0~4_combout ;
wire \inst16|count_mem[2]~26_combout ;
wire \inst16|Equal0~6_combout ;
wire \inst16|Selector10~0_combout ;
wire \inst16|state.errase~q ;
wire \inst16|count_mem[13]~4_combout ;
wire \inst16|state.wait_done~q ;
wire \inst16|Selector9~0_combout ;
wire \inst16|state.trigger_wait~q ;
wire \inst16|Selector12~0_combout ;
wire \inst16|state.escritura~q ;
wire \inst16|Selector72~0_combout ;
wire \inst18|SRAM_DQ[15]~reg0_q ;
wire \inst18|SRAM_DQ[15]~enfeeder_combout ;
wire \inst18|SRAM_DQ[15]~en_q ;
wire \pix_data[6]~input_o ;
wire \inst3|register_0[6]~feeder_combout ;
wire \inst4|data_reg[6]~feeder_combout ;
wire \inst4|vec_salida_lsb[6]~feeder_combout ;
wire \inst16|Selector71~0_combout ;
wire \inst18|SRAM_DQ[14]~reg0_q ;
wire \inst18|SRAM_DQ[14]~enfeeder_combout ;
wire \inst18|SRAM_DQ[14]~en_q ;
wire \pix_data[5]~input_o ;
wire \inst3|register_0[5]~feeder_combout ;
wire \inst4|data_reg[5]~feeder_combout ;
wire \inst4|vec_salida_lsb[5]~feeder_combout ;
wire \inst16|Selector70~0_combout ;
wire \inst18|SRAM_DQ[13]~reg0_q ;
wire \inst18|SRAM_DQ[13]~enfeeder_combout ;
wire \inst18|SRAM_DQ[13]~en_q ;
wire \pix_data[4]~input_o ;
wire \inst3|register_0[4]~feeder_combout ;
wire \inst4|data_reg[4]~feeder_combout ;
wire \inst4|vec_salida_lsb[4]~feeder_combout ;
wire \inst16|Selector69~0_combout ;
wire \inst18|SRAM_DQ[12]~reg0_q ;
wire \inst18|SRAM_DQ[12]~enfeeder_combout ;
wire \inst18|SRAM_DQ[12]~en_q ;
wire \pix_data[3]~input_o ;
wire \inst3|register_0[3]~feeder_combout ;
wire \inst4|data_reg[3]~feeder_combout ;
wire \inst4|vec_salida_lsb[3]~feeder_combout ;
wire \inst16|Selector0~0_combout ;
wire \inst18|SRAM_DQ[11]~reg0_q ;
wire \inst18|SRAM_DQ[11]~enfeeder_combout ;
wire \inst18|SRAM_DQ[11]~en_q ;
wire \pix_data[2]~input_o ;
wire \inst3|register_0[2]~feeder_combout ;
wire \inst4|data_reg[2]~feeder_combout ;
wire \inst4|vec_salida_lsb[2]~feeder_combout ;
wire \inst16|Selector1~0_combout ;
wire \inst18|SRAM_DQ[10]~reg0_q ;
wire \inst18|SRAM_DQ[10]~enfeeder_combout ;
wire \inst18|SRAM_DQ[10]~en_q ;
wire \pix_data[1]~input_o ;
wire \inst4|data_reg[1]~feeder_combout ;
wire \inst4|vec_salida_lsb[1]~feeder_combout ;
wire \inst16|Selector2~0_combout ;
wire \inst18|SRAM_DQ[9]~reg0_q ;
wire \inst18|SRAM_DQ[9]~enfeeder_combout ;
wire \inst18|SRAM_DQ[9]~en_q ;
wire \pix_data[0]~input_o ;
wire \inst4|data_reg[0]~feeder_combout ;
wire \inst16|Selector3~0_combout ;
wire \inst18|SRAM_DQ[8]~reg0_q ;
wire \inst18|SRAM_DQ[8]~enfeeder_combout ;
wire \inst18|SRAM_DQ[8]~en_q ;
wire \inst16|Selector4~0_combout ;
wire \inst18|SRAM_DQ[7]~reg0_q ;
wire \inst18|SRAM_DQ[7]~enfeeder_combout ;
wire \inst18|SRAM_DQ[7]~en_q ;
wire \inst16|Selector5~0_combout ;
wire \inst18|SRAM_DQ[6]~reg0_q ;
wire \inst18|SRAM_DQ[6]~enfeeder_combout ;
wire \inst18|SRAM_DQ[6]~en_q ;
wire \inst16|Selector6~0_combout ;
wire \inst18|SRAM_DQ[5]~reg0_q ;
wire \inst18|SRAM_DQ[5]~enfeeder_combout ;
wire \inst18|SRAM_DQ[5]~en_q ;
wire \inst16|Selector7~0_combout ;
wire \inst18|SRAM_DQ[4]~reg0_q ;
wire \inst18|SRAM_DQ[4]~enfeeder_combout ;
wire \inst18|SRAM_DQ[4]~en_q ;
wire \inst16|Selector35~0_combout ;
wire \inst18|SRAM_DQ[3]~reg0_q ;
wire \inst18|SRAM_DQ[3]~enfeeder_combout ;
wire \inst18|SRAM_DQ[3]~en_q ;
wire \inst16|Selector36~0_combout ;
wire \inst18|SRAM_DQ[2]~reg0_q ;
wire \inst18|SRAM_DQ[2]~enfeeder_combout ;
wire \inst18|SRAM_DQ[2]~en_q ;
wire \inst16|Selector59~0_combout ;
wire \inst18|SRAM_DQ[1]~reg0_q ;
wire \inst18|SRAM_DQ[1]~enfeeder_combout ;
wire \inst18|SRAM_DQ[1]~en_q ;
wire \inst16|Selector60~0_combout ;
wire \inst18|SRAM_DQ[0]~reg0_q ;
wire \inst18|SRAM_DQ[0]~enfeeder_combout ;
wire \inst18|SRAM_DQ[0]~en_q ;
wire \sram_dq[8]~input_o ;
wire \inst18|DATA_OUT[8]~feeder_combout ;
wire \inst18|DATA_OUT[0]~0_combout ;
wire \sram_dq[0]~input_o ;
wire \inst12|data_to_send~16_combout ;
wire \sram_dq[10]~input_o ;
wire \sram_dq[2]~input_o ;
wire \inst12|data_to_send~19_combout ;
wire \sram_dq[12]~input_o ;
wire \inst18|DATA_OUT[12]~feeder_combout ;
wire \sram_dq[4]~input_o ;
wire \inst12|data_to_send~21_combout ;
wire \sram_dq[15]~input_o ;
wire \inst18|DATA_OUT[15]~feeder_combout ;
wire \sram_dq[7]~input_o ;
wire \inst12|data_to_send~24_combout ;
wire \inst12|data_to_send~32_combout ;
wire \sram_dq[14]~input_o ;
wire \inst18|DATA_OUT[14]~feeder_combout ;
wire \sram_dq[6]~input_o ;
wire \inst12|data_to_send~23_combout ;
wire \inst12|data_to_send~31_combout ;
wire \inst12|always1~0_combout ;
wire \inst12|data_to_send[6]~17_combout ;
wire \sram_dq[13]~input_o ;
wire \inst18|DATA_OUT[13]~feeder_combout ;
wire \sram_dq[5]~input_o ;
wire \inst12|data_to_send~22_combout ;
wire \inst12|data_to_send~30_combout ;
wire \inst12|data_to_send~29_combout ;
wire \sram_dq[11]~input_o ;
wire \inst18|DATA_OUT[11]~feeder_combout ;
wire \sram_dq[3]~input_o ;
wire \inst12|data_to_send~20_combout ;
wire \inst12|data_to_send~28_combout ;
wire \inst12|data_to_send~27_combout ;
wire \sram_dq[9]~input_o ;
wire \inst18|DATA_OUT[9]~feeder_combout ;
wire \sram_dq[1]~input_o ;
wire \inst12|data_to_send~18_combout ;
wire \inst12|data_to_send~26_combout ;
wire \inst12|data_to_send~25_combout ;
wire \inst12|txd_reg~0_combout ;
wire \inst12|txd_reg~1_combout ;
wire \inst12|txd_reg~q ;
wire \inst18|S_ACTION~feeder_combout ;
wire \inst18|S_ACTION~q ;
wire \inst18|SRAM_UB_N~feeder_combout ;
wire \inst18|SRAM_UB_N~q ;
wire \inst18|SRAM_LB_N~feeder_combout ;
wire \inst18|SRAM_LB_N~q ;
wire \inst15|trigger_camara~q ;
wire \inst4|add_count[0]~20_combout ;
wire \inst4|add_count[0]~21 ;
wire \inst4|add_count[1]~22_combout ;
wire \inst4|add_count[1]~23 ;
wire \inst4|add_count[2]~24_combout ;
wire \inst4|add_count[2]~25 ;
wire \inst4|add_count[3]~26_combout ;
wire \inst4|add_count[3]~27 ;
wire \inst4|add_count[4]~28_combout ;
wire \inst4|add_count[4]~29 ;
wire \inst4|add_count[5]~30_combout ;
wire \inst4|add_count[5]~31 ;
wire \inst4|add_count[6]~32_combout ;
wire \inst4|add_count[6]~33 ;
wire \inst4|add_count[7]~34_combout ;
wire \inst4|add_count[7]~35 ;
wire \inst4|add_count[8]~36_combout ;
wire \inst4|add_count[8]~37 ;
wire \inst4|add_count[9]~38_combout ;
wire \inst4|add_count[9]~39 ;
wire \inst4|add_count[10]~40_combout ;
wire \inst4|add_count[10]~41 ;
wire \inst4|add_count[11]~42_combout ;
wire \inst4|add_count[11]~43 ;
wire \inst4|add_count[12]~44_combout ;
wire \inst4|add_count[12]~45 ;
wire \inst4|add_count[13]~46_combout ;
wire \inst4|add_count[13]~47 ;
wire \inst4|add_count[14]~48_combout ;
wire \inst4|add_count[14]~49 ;
wire \inst4|add_count[15]~50_combout ;
wire \inst4|add_count[15]~51 ;
wire \inst4|add_count[16]~52_combout ;
wire \inst4|add_count[16]~53 ;
wire \inst4|add_count[17]~54_combout ;
wire \inst4|add_count[17]~55 ;
wire \inst4|add_count[18]~56_combout ;
wire \inst4|add_count[18]~57 ;
wire \inst4|add_count[19]~58_combout ;
wire \inst16|WideOr11~combout ;
wire \inst16|Selector38~0_combout ;
wire \inst16|Selector39~0_combout ;
wire \inst16|Selector40~0_combout ;
wire \inst16|Selector41~0_combout ;
wire \inst16|Selector42~0_combout ;
wire \inst16|Selector43~0_combout ;
wire \inst16|Selector44~0_combout ;
wire \inst16|Selector45~0_combout ;
wire \inst16|Selector46~0_combout ;
wire \inst16|Selector47~0_combout ;
wire \inst16|Selector48~0_combout ;
wire \inst16|Selector49~0_combout ;
wire \inst16|Selector50~0_combout ;
wire \inst16|Selector51~0_combout ;
wire \inst16|Selector52~0_combout ;
wire \inst16|Selector53~0_combout ;
wire \inst16|Selector54~0_combout ;
wire \inst16|Selector55~0_combout ;
wire \inst16|Selector56~0_combout ;
wire \inst16|Selector57~0_combout ;
wire [19:0] \inst16|count_mem ;
wire [7:0] \inst12|data_to_send ;
wire [19:0] \inst4|add_count ;
wire [9:0] \inst12|cycle_counter ;
wire [4:0] \inst15|contador ;
wire [7:0] \inst3|register_0 ;
wire [19:0] \inst18|SRAM_ADDR ;
wire [15:0] \inst18|DATA_OUT ;
wire [1:0] \inst16|cuenta_vueltas ;
wire [3:0] \inst12|bit_counter ;
wire [20:0] \inst4|pix_cnt_int ;
wire [7:0] \inst4|vec_salida_lsb ;
wire [7:0] \inst4|data_reg ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \sram_dq[15]~output (
	.i(\inst18|SRAM_DQ[15]~reg0_q ),
	.oe(\inst18|SRAM_DQ[15]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[15]~output .bus_hold = "false";
defparam \sram_dq[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \sram_dq[14]~output (
	.i(\inst18|SRAM_DQ[14]~reg0_q ),
	.oe(\inst18|SRAM_DQ[14]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[14]~output .bus_hold = "false";
defparam \sram_dq[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \sram_dq[13]~output (
	.i(\inst18|SRAM_DQ[13]~reg0_q ),
	.oe(\inst18|SRAM_DQ[13]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[13]~output .bus_hold = "false";
defparam \sram_dq[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \sram_dq[12]~output (
	.i(\inst18|SRAM_DQ[12]~reg0_q ),
	.oe(\inst18|SRAM_DQ[12]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[12]~output .bus_hold = "false";
defparam \sram_dq[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \sram_dq[11]~output (
	.i(\inst18|SRAM_DQ[11]~reg0_q ),
	.oe(\inst18|SRAM_DQ[11]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[11]~output .bus_hold = "false";
defparam \sram_dq[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \sram_dq[10]~output (
	.i(\inst18|SRAM_DQ[10]~reg0_q ),
	.oe(\inst18|SRAM_DQ[10]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[10]~output .bus_hold = "false";
defparam \sram_dq[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \sram_dq[9]~output (
	.i(\inst18|SRAM_DQ[9]~reg0_q ),
	.oe(\inst18|SRAM_DQ[9]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[9]~output .bus_hold = "false";
defparam \sram_dq[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \sram_dq[8]~output (
	.i(\inst18|SRAM_DQ[8]~reg0_q ),
	.oe(\inst18|SRAM_DQ[8]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[8]~output .bus_hold = "false";
defparam \sram_dq[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \sram_dq[7]~output (
	.i(\inst18|SRAM_DQ[7]~reg0_q ),
	.oe(\inst18|SRAM_DQ[7]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[7]~output .bus_hold = "false";
defparam \sram_dq[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \sram_dq[6]~output (
	.i(\inst18|SRAM_DQ[6]~reg0_q ),
	.oe(\inst18|SRAM_DQ[6]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[6]~output .bus_hold = "false";
defparam \sram_dq[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \sram_dq[5]~output (
	.i(\inst18|SRAM_DQ[5]~reg0_q ),
	.oe(\inst18|SRAM_DQ[5]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[5]~output .bus_hold = "false";
defparam \sram_dq[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \sram_dq[4]~output (
	.i(\inst18|SRAM_DQ[4]~reg0_q ),
	.oe(\inst18|SRAM_DQ[4]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[4]~output .bus_hold = "false";
defparam \sram_dq[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \sram_dq[3]~output (
	.i(\inst18|SRAM_DQ[3]~reg0_q ),
	.oe(\inst18|SRAM_DQ[3]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[3]~output .bus_hold = "false";
defparam \sram_dq[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \sram_dq[2]~output (
	.i(\inst18|SRAM_DQ[2]~reg0_q ),
	.oe(\inst18|SRAM_DQ[2]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[2]~output .bus_hold = "false";
defparam \sram_dq[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \sram_dq[1]~output (
	.i(\inst18|SRAM_DQ[1]~reg0_q ),
	.oe(\inst18|SRAM_DQ[1]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[1]~output .bus_hold = "false";
defparam \sram_dq[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \sram_dq[0]~output (
	.i(\inst18|SRAM_DQ[0]~reg0_q ),
	.oe(\inst18|SRAM_DQ[0]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[0]~output .bus_hold = "false";
defparam \sram_dq[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \uart_tx_o~output (
	.i(\inst12|txd_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uart_tx_o~output_o ),
	.obar());
// synopsys translate_off
defparam \uart_tx_o~output .bus_hold = "false";
defparam \uart_tx_o~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \sram_ce_n~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_ce_n~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_ce_n~output .bus_hold = "false";
defparam \sram_ce_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \sram_oe_n~output (
	.i(\inst18|S_ACTION~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_oe_n~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_oe_n~output .bus_hold = "false";
defparam \sram_oe_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \sram_we_n~output (
	.i(!\inst18|S_ACTION~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_we_n~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_we_n~output .bus_hold = "false";
defparam \sram_we_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \sram_ub_n~output (
	.i(!\inst18|SRAM_UB_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_ub_n~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_ub_n~output .bus_hold = "false";
defparam \sram_ub_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \sram_lb_n~output (
	.i(!\inst18|SRAM_LB_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_lb_n~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_lb_n~output .bus_hold = "false";
defparam \sram_lb_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \trigger_out~output (
	.i(\inst15|trigger_camara~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\trigger_out~output_o ),
	.obar());
// synopsys translate_off
defparam \trigger_out~output .bus_hold = "false";
defparam \trigger_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \data_led[7]~output (
	.i(\inst3|register_0 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_led[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_led[7]~output .bus_hold = "false";
defparam \data_led[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \data_led[6]~output (
	.i(\inst3|register_0 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_led[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_led[6]~output .bus_hold = "false";
defparam \data_led[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \data_led[5]~output (
	.i(\inst3|register_0 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_led[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_led[5]~output .bus_hold = "false";
defparam \data_led[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \data_led[4]~output (
	.i(\inst3|register_0 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_led[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_led[4]~output .bus_hold = "false";
defparam \data_led[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \data_led[3]~output (
	.i(\inst3|register_0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_led[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_led[3]~output .bus_hold = "false";
defparam \data_led[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \data_led[2]~output (
	.i(\inst3|register_0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_led[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_led[2]~output .bus_hold = "false";
defparam \data_led[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \data_led[1]~output (
	.i(\inst3|register_0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_led[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_led[1]~output .bus_hold = "false";
defparam \data_led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \data_led[0]~output (
	.i(\inst3|register_0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_led[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_led[0]~output .bus_hold = "false";
defparam \data_led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \sram_addr[19]~output (
	.i(\inst18|SRAM_ADDR [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[19]~output .bus_hold = "false";
defparam \sram_addr[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \sram_addr[18]~output (
	.i(\inst18|SRAM_ADDR [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[18]~output .bus_hold = "false";
defparam \sram_addr[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \sram_addr[17]~output (
	.i(\inst18|SRAM_ADDR [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[17]~output .bus_hold = "false";
defparam \sram_addr[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \sram_addr[16]~output (
	.i(\inst18|SRAM_ADDR [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[16]~output .bus_hold = "false";
defparam \sram_addr[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \sram_addr[15]~output (
	.i(\inst18|SRAM_ADDR [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[15]~output .bus_hold = "false";
defparam \sram_addr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \sram_addr[14]~output (
	.i(\inst18|SRAM_ADDR [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[14]~output .bus_hold = "false";
defparam \sram_addr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \sram_addr[13]~output (
	.i(\inst18|SRAM_ADDR [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[13]~output .bus_hold = "false";
defparam \sram_addr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \sram_addr[12]~output (
	.i(\inst18|SRAM_ADDR [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[12]~output .bus_hold = "false";
defparam \sram_addr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \sram_addr[11]~output (
	.i(\inst18|SRAM_ADDR [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[11]~output .bus_hold = "false";
defparam \sram_addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \sram_addr[10]~output (
	.i(\inst18|SRAM_ADDR [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[10]~output .bus_hold = "false";
defparam \sram_addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \sram_addr[9]~output (
	.i(\inst18|SRAM_ADDR [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[9]~output .bus_hold = "false";
defparam \sram_addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \sram_addr[8]~output (
	.i(\inst18|SRAM_ADDR [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[8]~output .bus_hold = "false";
defparam \sram_addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \sram_addr[7]~output (
	.i(\inst18|SRAM_ADDR [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[7]~output .bus_hold = "false";
defparam \sram_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \sram_addr[6]~output (
	.i(\inst18|SRAM_ADDR [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[6]~output .bus_hold = "false";
defparam \sram_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \sram_addr[5]~output (
	.i(\inst18|SRAM_ADDR [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[5]~output .bus_hold = "false";
defparam \sram_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \sram_addr[4]~output (
	.i(\inst18|SRAM_ADDR [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[4]~output .bus_hold = "false";
defparam \sram_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \sram_addr[3]~output (
	.i(\inst18|SRAM_ADDR [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[3]~output .bus_hold = "false";
defparam \sram_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \sram_addr[2]~output (
	.i(\inst18|SRAM_ADDR [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[2]~output .bus_hold = "false";
defparam \sram_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \sram_addr[1]~output (
	.i(\inst18|SRAM_ADDR [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[1]~output .bus_hold = "false";
defparam \sram_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \sram_addr[0]~output (
	.i(\inst18|SRAM_ADDR [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[0]~output .bus_hold = "false";
defparam \sram_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clk_50~input (
	.i(clk_50),
	.ibar(gnd),
	.o(\clk_50~input_o ));
// synopsys translate_off
defparam \clk_50~input .bus_hold = "false";
defparam \clk_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clk_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_50~inputclkctrl .clock_type = "global clock";
defparam \clk_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N1
cycloneive_io_ibuf \pix_clk~input (
	.i(pix_clk),
	.ibar(gnd),
	.o(\pix_clk~input_o ));
// synopsys translate_off
defparam \pix_clk~input .bus_hold = "false";
defparam \pix_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N8
cycloneive_io_ibuf \pix_data[7]~input (
	.i(pix_data[7]),
	.ibar(gnd),
	.o(\pix_data[7]~input_o ));
// synopsys translate_off
defparam \pix_data[7]~input .bus_hold = "false";
defparam \pix_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N4
cycloneive_lcell_comb \inst15|Add0~0 (
// Equation(s):
// \inst15|Add0~0_combout  = \inst15|contador [0] $ (VCC)
// \inst15|Add0~1  = CARRY(\inst15|contador [0])

	.dataa(gnd),
	.datab(\inst15|contador [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst15|Add0~0_combout ),
	.cout(\inst15|Add0~1 ));
// synopsys translate_off
defparam \inst15|Add0~0 .lut_mask = 16'h33CC;
defparam \inst15|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N0
cycloneive_lcell_comb \inst15|contador~2 (
// Equation(s):
// \inst15|contador~2_combout  = (\inst15|Add0~0_combout  & (((!\inst15|Equal0~0_combout ) # (!\inst15|contador [2])) # (!\inst15|contador [4])))

	.dataa(\inst15|contador [4]),
	.datab(\inst15|Add0~0_combout ),
	.datac(\inst15|contador [2]),
	.datad(\inst15|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst15|contador~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|contador~2 .lut_mask = 16'h4CCC;
defparam \inst15|contador~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \trigger_btn~input (
	.i(trigger_btn),
	.ibar(gnd),
	.o(\trigger_btn~input_o ));
// synopsys translate_off
defparam \trigger_btn~input .bus_hold = "false";
defparam \trigger_btn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N18
cycloneive_lcell_comb \inst15|trigger_prev~0 (
// Equation(s):
// \inst15|trigger_prev~0_combout  = !\trigger_btn~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\trigger_btn~input_o ),
	.cin(gnd),
	.combout(\inst15|trigger_prev~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|trigger_prev~0 .lut_mask = 16'h00FF;
defparam \inst15|trigger_prev~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N19
dffeas \inst15|trigger_prev (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst15|trigger_prev~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|trigger_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|trigger_prev .is_wysiwyg = "true";
defparam \inst15|trigger_prev .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N28
cycloneive_lcell_comb \inst15|Equal0~1 (
// Equation(s):
// \inst15|Equal0~1_combout  = ((!\inst15|Equal0~0_combout ) # (!\inst15|contador [4])) # (!\inst15|contador [2])

	.dataa(\inst15|contador [2]),
	.datab(gnd),
	.datac(\inst15|contador [4]),
	.datad(\inst15|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst15|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Equal0~1 .lut_mask = 16'h5FFF;
defparam \inst15|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N20
cycloneive_lcell_comb \inst15|inicio~0 (
// Equation(s):
// \inst15|inicio~0_combout  = (\inst15|inicio~q  & (((\inst15|Equal0~1_combout )))) # (!\inst15|inicio~q  & (!\trigger_btn~input_o  & (!\inst15|trigger_prev~q )))

	.dataa(\trigger_btn~input_o ),
	.datab(\inst15|trigger_prev~q ),
	.datac(\inst15|inicio~q ),
	.datad(\inst15|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst15|inicio~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inicio~0 .lut_mask = 16'hF101;
defparam \inst15|inicio~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N21
dffeas \inst15|inicio (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst15|inicio~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inicio~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inicio .is_wysiwyg = "true";
defparam \inst15|inicio .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N1
dffeas \inst15|contador[0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst15|contador~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|inicio~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|contador [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|contador[0] .is_wysiwyg = "true";
defparam \inst15|contador[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N6
cycloneive_lcell_comb \inst15|Add0~2 (
// Equation(s):
// \inst15|Add0~2_combout  = (\inst15|contador [1] & (!\inst15|Add0~1 )) # (!\inst15|contador [1] & ((\inst15|Add0~1 ) # (GND)))
// \inst15|Add0~3  = CARRY((!\inst15|Add0~1 ) # (!\inst15|contador [1]))

	.dataa(\inst15|contador [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst15|Add0~1 ),
	.combout(\inst15|Add0~2_combout ),
	.cout(\inst15|Add0~3 ));
// synopsys translate_off
defparam \inst15|Add0~2 .lut_mask = 16'h5A5F;
defparam \inst15|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N7
dffeas \inst15|contador[1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst15|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|inicio~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|contador [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|contador[1] .is_wysiwyg = "true";
defparam \inst15|contador[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N8
cycloneive_lcell_comb \inst15|Add0~4 (
// Equation(s):
// \inst15|Add0~4_combout  = (\inst15|contador [2] & (\inst15|Add0~3  $ (GND))) # (!\inst15|contador [2] & (!\inst15|Add0~3  & VCC))
// \inst15|Add0~5  = CARRY((\inst15|contador [2] & !\inst15|Add0~3 ))

	.dataa(\inst15|contador [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst15|Add0~3 ),
	.combout(\inst15|Add0~4_combout ),
	.cout(\inst15|Add0~5 ));
// synopsys translate_off
defparam \inst15|Add0~4 .lut_mask = 16'hA50A;
defparam \inst15|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N10
cycloneive_lcell_comb \inst15|Add0~6 (
// Equation(s):
// \inst15|Add0~6_combout  = (\inst15|contador [3] & (!\inst15|Add0~5 )) # (!\inst15|contador [3] & ((\inst15|Add0~5 ) # (GND)))
// \inst15|Add0~7  = CARRY((!\inst15|Add0~5 ) # (!\inst15|contador [3]))

	.dataa(\inst15|contador [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst15|Add0~5 ),
	.combout(\inst15|Add0~6_combout ),
	.cout(\inst15|Add0~7 ));
// synopsys translate_off
defparam \inst15|Add0~6 .lut_mask = 16'h5A5F;
defparam \inst15|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N11
dffeas \inst15|contador[3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst15|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|inicio~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|contador [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|contador[3] .is_wysiwyg = "true";
defparam \inst15|contador[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N2
cycloneive_lcell_comb \inst15|Equal0~0 (
// Equation(s):
// \inst15|Equal0~0_combout  = (!\inst15|contador [1] & (!\inst15|contador [0] & !\inst15|contador [3]))

	.dataa(\inst15|contador [1]),
	.datab(\inst15|contador [0]),
	.datac(gnd),
	.datad(\inst15|contador [3]),
	.cin(gnd),
	.combout(\inst15|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Equal0~0 .lut_mask = 16'h0011;
defparam \inst15|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N12
cycloneive_lcell_comb \inst15|Add0~8 (
// Equation(s):
// \inst15|Add0~8_combout  = \inst15|contador [4] $ (!\inst15|Add0~7 )

	.dataa(\inst15|contador [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst15|Add0~7 ),
	.combout(\inst15|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Add0~8 .lut_mask = 16'hA5A5;
defparam \inst15|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N22
cycloneive_lcell_comb \inst15|contador~0 (
// Equation(s):
// \inst15|contador~0_combout  = (\inst15|Add0~8_combout  & (((!\inst15|contador [4]) # (!\inst15|Equal0~0_combout )) # (!\inst15|contador [2])))

	.dataa(\inst15|contador [2]),
	.datab(\inst15|Equal0~0_combout ),
	.datac(\inst15|contador [4]),
	.datad(\inst15|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst15|contador~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|contador~0 .lut_mask = 16'h7F00;
defparam \inst15|contador~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N23
dffeas \inst15|contador[4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst15|contador~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|inicio~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|contador [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|contador[4] .is_wysiwyg = "true";
defparam \inst15|contador[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N26
cycloneive_lcell_comb \inst15|contador~1 (
// Equation(s):
// \inst15|contador~1_combout  = (\inst15|Add0~4_combout  & (((!\inst15|Equal0~0_combout ) # (!\inst15|contador [2])) # (!\inst15|contador [4])))

	.dataa(\inst15|contador [4]),
	.datab(\inst15|Add0~4_combout ),
	.datac(\inst15|contador [2]),
	.datad(\inst15|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst15|contador~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|contador~1 .lut_mask = 16'h4CCC;
defparam \inst15|contador~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N27
dffeas \inst15|contador[2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst15|contador~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|inicio~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|contador [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|contador[2] .is_wysiwyg = "true";
defparam \inst15|contador[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N16
cycloneive_lcell_comb \inst15|LessThan0~0 (
// Equation(s):
// \inst15|LessThan0~0_combout  = (!\inst15|contador [2] & (!\inst15|contador [4] & \inst15|Equal0~0_combout ))

	.dataa(\inst15|contador [2]),
	.datab(gnd),
	.datac(\inst15|contador [4]),
	.datad(\inst15|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst15|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|LessThan0~0 .lut_mask = 16'h0500;
defparam \inst15|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N25
dffeas \inst15|trigger_o (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|LessThan0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst15|inicio~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|trigger_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|trigger_o .is_wysiwyg = "true";
defparam \inst15|trigger_o .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X87_Y0_N22
cycloneive_io_ibuf \line_valid~input (
	.i(line_valid),
	.ibar(gnd),
	.o(\line_valid~input_o ));
// synopsys translate_off
defparam \line_valid~input .bus_hold = "false";
defparam \line_valid~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N8
cycloneive_io_ibuf \frame_valid~input (
	.i(frame_valid),
	.ibar(gnd),
	.o(\frame_valid~input_o ));
// synopsys translate_off
defparam \frame_valid~input .bus_hold = "false";
defparam \frame_valid~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N6
cycloneive_lcell_comb \inst3|pix_valid_int~0 (
// Equation(s):
// \inst3|pix_valid_int~0_combout  = (\inst3|pix_valid_int~q ) # ((\line_valid~input_o  & \frame_valid~input_o ))

	.dataa(gnd),
	.datab(\line_valid~input_o ),
	.datac(\inst3|pix_valid_int~q ),
	.datad(\frame_valid~input_o ),
	.cin(gnd),
	.combout(\inst3|pix_valid_int~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|pix_valid_int~0 .lut_mask = 16'hFCF0;
defparam \inst3|pix_valid_int~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N12
cycloneive_lcell_comb \inst4|Add0~0 (
// Equation(s):
// \inst4|Add0~0_combout  = (\inst3|pix_valid_int~q  & (\inst4|pix_cnt_int [0] $ (GND))) # (!\inst3|pix_valid_int~q  & (!\inst4|pix_cnt_int [0] & VCC))
// \inst4|Add0~1  = CARRY((\inst3|pix_valid_int~q  & !\inst4|pix_cnt_int [0]))

	.dataa(\inst3|pix_valid_int~q ),
	.datab(\inst4|pix_cnt_int [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|Add0~0_combout ),
	.cout(\inst4|Add0~1 ));
// synopsys translate_off
defparam \inst4|Add0~0 .lut_mask = 16'h9922;
defparam \inst4|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N2
cycloneive_lcell_comb \inst4|pix_cnt_int[0]~1 (
// Equation(s):
// \inst4|pix_cnt_int[0]~1_combout  = (\inst4|Selector25~0_combout  & ((!\inst4|Add0~0_combout ))) # (!\inst4|Selector25~0_combout  & (\inst4|pix_cnt_int [0]))

	.dataa(\inst4|Selector25~0_combout ),
	.datab(gnd),
	.datac(\inst4|pix_cnt_int [0]),
	.datad(\inst4|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst4|pix_cnt_int[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|pix_cnt_int[0]~1 .lut_mask = 16'h50FA;
defparam \inst4|pix_cnt_int[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \reset_btn~input (
	.i(reset_btn),
	.ibar(gnd),
	.o(\reset_btn~input_o ));
// synopsys translate_off
defparam \reset_btn~input .bus_hold = "false";
defparam \reset_btn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N12
cycloneive_lcell_comb \inst4|process_0~0 (
// Equation(s):
// \inst4|process_0~0_combout  = (\inst15|trigger_o~q ) # (!\reset_btn~input_o )

	.dataa(\reset_btn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|trigger_o~q ),
	.cin(gnd),
	.combout(\inst4|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|process_0~0 .lut_mask = 16'hFF55;
defparam \inst4|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N3
dffeas \inst4|pix_cnt_int[0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|pix_cnt_int[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_cnt_int [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_cnt_int[0] .is_wysiwyg = "true";
defparam \inst4|pix_cnt_int[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N14
cycloneive_lcell_comb \inst4|Add0~2 (
// Equation(s):
// \inst4|Add0~2_combout  = (\inst4|pix_cnt_int [1] & (!\inst4|Add0~1 )) # (!\inst4|pix_cnt_int [1] & ((\inst4|Add0~1 ) # (GND)))
// \inst4|Add0~3  = CARRY((!\inst4|Add0~1 ) # (!\inst4|pix_cnt_int [1]))

	.dataa(\inst4|pix_cnt_int [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~1 ),
	.combout(\inst4|Add0~2_combout ),
	.cout(\inst4|Add0~3 ));
// synopsys translate_off
defparam \inst4|Add0~2 .lut_mask = 16'h5A5F;
defparam \inst4|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N0
cycloneive_lcell_comb \inst4|Selector21~0 (
// Equation(s):
// \inst4|Selector21~0_combout  = (!\inst4|state.fin~q  & \inst4|Add0~2_combout )

	.dataa(\inst4|state.fin~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst4|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector21~0 .lut_mask = 16'h5500;
defparam \inst4|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N20
cycloneive_lcell_comb \inst4|pix_cnt_int[19]~0 (
// Equation(s):
// \inst4|pix_cnt_int[19]~0_combout  = (\inst4|Selector25~0_combout ) # ((\inst4|state.fin~q  & \inst15|trigger_o~q ))

	.dataa(\inst4|state.fin~q ),
	.datab(\inst15|trigger_o~q ),
	.datac(gnd),
	.datad(\inst4|Selector25~0_combout ),
	.cin(gnd),
	.combout(\inst4|pix_cnt_int[19]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|pix_cnt_int[19]~0 .lut_mask = 16'hFF88;
defparam \inst4|pix_cnt_int[19]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N1
dffeas \inst4|pix_cnt_int[1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_cnt_int[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_cnt_int [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_cnt_int[1] .is_wysiwyg = "true";
defparam \inst4|pix_cnt_int[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N16
cycloneive_lcell_comb \inst4|Add0~4 (
// Equation(s):
// \inst4|Add0~4_combout  = (\inst4|pix_cnt_int [2] & (\inst4|Add0~3  $ (GND))) # (!\inst4|pix_cnt_int [2] & (!\inst4|Add0~3  & VCC))
// \inst4|Add0~5  = CARRY((\inst4|pix_cnt_int [2] & !\inst4|Add0~3 ))

	.dataa(gnd),
	.datab(\inst4|pix_cnt_int [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~3 ),
	.combout(\inst4|Add0~4_combout ),
	.cout(\inst4|Add0~5 ));
// synopsys translate_off
defparam \inst4|Add0~4 .lut_mask = 16'hC30C;
defparam \inst4|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N0
cycloneive_lcell_comb \inst4|Selector20~0 (
// Equation(s):
// \inst4|Selector20~0_combout  = (!\inst4|state.fin~q  & \inst4|Add0~4_combout )

	.dataa(\inst4|state.fin~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|Add0~4_combout ),
	.cin(gnd),
	.combout(\inst4|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector20~0 .lut_mask = 16'h5500;
defparam \inst4|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N1
dffeas \inst4|pix_cnt_int[2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_cnt_int[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_cnt_int [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_cnt_int[2] .is_wysiwyg = "true";
defparam \inst4|pix_cnt_int[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N18
cycloneive_lcell_comb \inst4|Add0~6 (
// Equation(s):
// \inst4|Add0~6_combout  = (\inst4|pix_cnt_int [3] & (!\inst4|Add0~5 )) # (!\inst4|pix_cnt_int [3] & ((\inst4|Add0~5 ) # (GND)))
// \inst4|Add0~7  = CARRY((!\inst4|Add0~5 ) # (!\inst4|pix_cnt_int [3]))

	.dataa(\inst4|pix_cnt_int [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~5 ),
	.combout(\inst4|Add0~6_combout ),
	.cout(\inst4|Add0~7 ));
// synopsys translate_off
defparam \inst4|Add0~6 .lut_mask = 16'h5A5F;
defparam \inst4|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N14
cycloneive_lcell_comb \inst4|Selector19~0 (
// Equation(s):
// \inst4|Selector19~0_combout  = (!\inst4|state.fin~q  & \inst4|Add0~6_combout )

	.dataa(\inst4|state.fin~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|Add0~6_combout ),
	.cin(gnd),
	.combout(\inst4|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector19~0 .lut_mask = 16'h5500;
defparam \inst4|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N15
dffeas \inst4|pix_cnt_int[3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_cnt_int[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_cnt_int [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_cnt_int[3] .is_wysiwyg = "true";
defparam \inst4|pix_cnt_int[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N20
cycloneive_lcell_comb \inst4|Add0~8 (
// Equation(s):
// \inst4|Add0~8_combout  = (\inst4|pix_cnt_int [4] & (\inst4|Add0~7  $ (GND))) # (!\inst4|pix_cnt_int [4] & (!\inst4|Add0~7  & VCC))
// \inst4|Add0~9  = CARRY((\inst4|pix_cnt_int [4] & !\inst4|Add0~7 ))

	.dataa(gnd),
	.datab(\inst4|pix_cnt_int [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~7 ),
	.combout(\inst4|Add0~8_combout ),
	.cout(\inst4|Add0~9 ));
// synopsys translate_off
defparam \inst4|Add0~8 .lut_mask = 16'hC30C;
defparam \inst4|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N4
cycloneive_lcell_comb \inst4|Selector18~0 (
// Equation(s):
// \inst4|Selector18~0_combout  = (!\inst4|state.fin~q  & \inst4|Add0~8_combout )

	.dataa(\inst4|state.fin~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst4|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector18~0 .lut_mask = 16'h5500;
defparam \inst4|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N29
dffeas \inst4|pix_cnt_int[4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|Selector18~0_combout ),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|pix_cnt_int[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_cnt_int [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_cnt_int[4] .is_wysiwyg = "true";
defparam \inst4|pix_cnt_int[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N22
cycloneive_lcell_comb \inst4|Add0~10 (
// Equation(s):
// \inst4|Add0~10_combout  = (\inst4|pix_cnt_int [5] & (!\inst4|Add0~9 )) # (!\inst4|pix_cnt_int [5] & ((\inst4|Add0~9 ) # (GND)))
// \inst4|Add0~11  = CARRY((!\inst4|Add0~9 ) # (!\inst4|pix_cnt_int [5]))

	.dataa(gnd),
	.datab(\inst4|pix_cnt_int [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~9 ),
	.combout(\inst4|Add0~10_combout ),
	.cout(\inst4|Add0~11 ));
// synopsys translate_off
defparam \inst4|Add0~10 .lut_mask = 16'h3C3F;
defparam \inst4|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N30
cycloneive_lcell_comb \inst4|Selector17~0 (
// Equation(s):
// \inst4|Selector17~0_combout  = (!\inst4|state.fin~q  & \inst4|Add0~10_combout )

	.dataa(\inst4|state.fin~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|Add0~10_combout ),
	.cin(gnd),
	.combout(\inst4|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector17~0 .lut_mask = 16'h5500;
defparam \inst4|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N31
dffeas \inst4|pix_cnt_int[5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_cnt_int[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_cnt_int [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_cnt_int[5] .is_wysiwyg = "true";
defparam \inst4|pix_cnt_int[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N24
cycloneive_lcell_comb \inst4|Add0~12 (
// Equation(s):
// \inst4|Add0~12_combout  = (\inst4|pix_cnt_int [6] & (\inst4|Add0~11  $ (GND))) # (!\inst4|pix_cnt_int [6] & (!\inst4|Add0~11  & VCC))
// \inst4|Add0~13  = CARRY((\inst4|pix_cnt_int [6] & !\inst4|Add0~11 ))

	.dataa(\inst4|pix_cnt_int [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~11 ),
	.combout(\inst4|Add0~12_combout ),
	.cout(\inst4|Add0~13 ));
// synopsys translate_off
defparam \inst4|Add0~12 .lut_mask = 16'hA50A;
defparam \inst4|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N26
cycloneive_lcell_comb \inst4|Selector16~0 (
// Equation(s):
// \inst4|Selector16~0_combout  = (!\inst4|state.fin~q  & \inst4|Add0~12_combout )

	.dataa(\inst4|state.fin~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|Add0~12_combout ),
	.cin(gnd),
	.combout(\inst4|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector16~0 .lut_mask = 16'h5500;
defparam \inst4|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N27
dffeas \inst4|pix_cnt_int[6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_cnt_int[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_cnt_int [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_cnt_int[6] .is_wysiwyg = "true";
defparam \inst4|pix_cnt_int[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N26
cycloneive_lcell_comb \inst4|Add0~14 (
// Equation(s):
// \inst4|Add0~14_combout  = (\inst4|pix_cnt_int [7] & (!\inst4|Add0~13 )) # (!\inst4|pix_cnt_int [7] & ((\inst4|Add0~13 ) # (GND)))
// \inst4|Add0~15  = CARRY((!\inst4|Add0~13 ) # (!\inst4|pix_cnt_int [7]))

	.dataa(gnd),
	.datab(\inst4|pix_cnt_int [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~13 ),
	.combout(\inst4|Add0~14_combout ),
	.cout(\inst4|Add0~15 ));
// synopsys translate_off
defparam \inst4|Add0~14 .lut_mask = 16'h3C3F;
defparam \inst4|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N28
cycloneive_lcell_comb \inst4|Selector15~0 (
// Equation(s):
// \inst4|Selector15~0_combout  = (!\inst4|state.fin~q  & \inst4|Add0~14_combout )

	.dataa(\inst4|state.fin~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|Add0~14_combout ),
	.cin(gnd),
	.combout(\inst4|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector15~0 .lut_mask = 16'h5500;
defparam \inst4|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N29
dffeas \inst4|pix_cnt_int[7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_cnt_int[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_cnt_int [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_cnt_int[7] .is_wysiwyg = "true";
defparam \inst4|pix_cnt_int[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N28
cycloneive_lcell_comb \inst4|Add0~16 (
// Equation(s):
// \inst4|Add0~16_combout  = (\inst4|pix_cnt_int [8] & (\inst4|Add0~15  $ (GND))) # (!\inst4|pix_cnt_int [8] & (!\inst4|Add0~15  & VCC))
// \inst4|Add0~17  = CARRY((\inst4|pix_cnt_int [8] & !\inst4|Add0~15 ))

	.dataa(gnd),
	.datab(\inst4|pix_cnt_int [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~15 ),
	.combout(\inst4|Add0~16_combout ),
	.cout(\inst4|Add0~17 ));
// synopsys translate_off
defparam \inst4|Add0~16 .lut_mask = 16'hC30C;
defparam \inst4|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N22
cycloneive_lcell_comb \inst4|Selector14~0 (
// Equation(s):
// \inst4|Selector14~0_combout  = (!\inst4|state.fin~q  & \inst4|Add0~16_combout )

	.dataa(\inst4|state.fin~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|Add0~16_combout ),
	.cin(gnd),
	.combout(\inst4|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector14~0 .lut_mask = 16'h5500;
defparam \inst4|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N23
dffeas \inst4|pix_cnt_int[8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_cnt_int[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_cnt_int [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_cnt_int[8] .is_wysiwyg = "true";
defparam \inst4|pix_cnt_int[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N30
cycloneive_lcell_comb \inst4|Add0~18 (
// Equation(s):
// \inst4|Add0~18_combout  = (\inst4|pix_cnt_int [9] & (!\inst4|Add0~17 )) # (!\inst4|pix_cnt_int [9] & ((\inst4|Add0~17 ) # (GND)))
// \inst4|Add0~19  = CARRY((!\inst4|Add0~17 ) # (!\inst4|pix_cnt_int [9]))

	.dataa(gnd),
	.datab(\inst4|pix_cnt_int [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~17 ),
	.combout(\inst4|Add0~18_combout ),
	.cout(\inst4|Add0~19 ));
// synopsys translate_off
defparam \inst4|Add0~18 .lut_mask = 16'h3C3F;
defparam \inst4|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N24
cycloneive_lcell_comb \inst4|Selector13~0 (
// Equation(s):
// \inst4|Selector13~0_combout  = (\inst4|Add0~18_combout  & !\inst4|state.fin~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|Add0~18_combout ),
	.datad(\inst4|state.fin~q ),
	.cin(gnd),
	.combout(\inst4|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector13~0 .lut_mask = 16'h00F0;
defparam \inst4|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N25
dffeas \inst4|pix_cnt_int[9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_cnt_int[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_cnt_int [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_cnt_int[9] .is_wysiwyg = "true";
defparam \inst4|pix_cnt_int[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N0
cycloneive_lcell_comb \inst4|Add0~20 (
// Equation(s):
// \inst4|Add0~20_combout  = (\inst4|pix_cnt_int [10] & (\inst4|Add0~19  $ (GND))) # (!\inst4|pix_cnt_int [10] & (!\inst4|Add0~19  & VCC))
// \inst4|Add0~21  = CARRY((\inst4|pix_cnt_int [10] & !\inst4|Add0~19 ))

	.dataa(gnd),
	.datab(\inst4|pix_cnt_int [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~19 ),
	.combout(\inst4|Add0~20_combout ),
	.cout(\inst4|Add0~21 ));
// synopsys translate_off
defparam \inst4|Add0~20 .lut_mask = 16'hC30C;
defparam \inst4|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N8
cycloneive_lcell_comb \inst4|Selector12~0 (
// Equation(s):
// \inst4|Selector12~0_combout  = (\inst4|Add0~20_combout  & !\inst4|state.fin~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|Add0~20_combout ),
	.datad(\inst4|state.fin~q ),
	.cin(gnd),
	.combout(\inst4|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector12~0 .lut_mask = 16'h00F0;
defparam \inst4|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N9
dffeas \inst4|pix_cnt_int[10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_cnt_int[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_cnt_int [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_cnt_int[10] .is_wysiwyg = "true";
defparam \inst4|pix_cnt_int[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N2
cycloneive_lcell_comb \inst4|Add0~22 (
// Equation(s):
// \inst4|Add0~22_combout  = (\inst4|pix_cnt_int [11] & (!\inst4|Add0~21 )) # (!\inst4|pix_cnt_int [11] & ((\inst4|Add0~21 ) # (GND)))
// \inst4|Add0~23  = CARRY((!\inst4|Add0~21 ) # (!\inst4|pix_cnt_int [11]))

	.dataa(gnd),
	.datab(\inst4|pix_cnt_int [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~21 ),
	.combout(\inst4|Add0~22_combout ),
	.cout(\inst4|Add0~23 ));
// synopsys translate_off
defparam \inst4|Add0~22 .lut_mask = 16'h3C3F;
defparam \inst4|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N30
cycloneive_lcell_comb \inst4|Selector11~0 (
// Equation(s):
// \inst4|Selector11~0_combout  = (!\inst4|state.fin~q  & \inst4|Add0~22_combout )

	.dataa(\inst4|state.fin~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|Add0~22_combout ),
	.cin(gnd),
	.combout(\inst4|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector11~0 .lut_mask = 16'h5500;
defparam \inst4|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N31
dffeas \inst4|pix_cnt_int[11] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_cnt_int[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_cnt_int [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_cnt_int[11] .is_wysiwyg = "true";
defparam \inst4|pix_cnt_int[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N4
cycloneive_lcell_comb \inst4|Add0~24 (
// Equation(s):
// \inst4|Add0~24_combout  = (\inst4|pix_cnt_int [12] & (\inst4|Add0~23  $ (GND))) # (!\inst4|pix_cnt_int [12] & (!\inst4|Add0~23  & VCC))
// \inst4|Add0~25  = CARRY((\inst4|pix_cnt_int [12] & !\inst4|Add0~23 ))

	.dataa(gnd),
	.datab(\inst4|pix_cnt_int [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~23 ),
	.combout(\inst4|Add0~24_combout ),
	.cout(\inst4|Add0~25 ));
// synopsys translate_off
defparam \inst4|Add0~24 .lut_mask = 16'hC30C;
defparam \inst4|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N20
cycloneive_lcell_comb \inst4|Selector10~0 (
// Equation(s):
// \inst4|Selector10~0_combout  = (!\inst4|state.fin~q  & \inst4|Add0~24_combout )

	.dataa(\inst4|state.fin~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|Add0~24_combout ),
	.cin(gnd),
	.combout(\inst4|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector10~0 .lut_mask = 16'h5500;
defparam \inst4|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N21
dffeas \inst4|pix_cnt_int[12] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_cnt_int[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_cnt_int [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_cnt_int[12] .is_wysiwyg = "true";
defparam \inst4|pix_cnt_int[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N6
cycloneive_lcell_comb \inst4|Add0~26 (
// Equation(s):
// \inst4|Add0~26_combout  = (\inst4|pix_cnt_int [13] & (!\inst4|Add0~25 )) # (!\inst4|pix_cnt_int [13] & ((\inst4|Add0~25 ) # (GND)))
// \inst4|Add0~27  = CARRY((!\inst4|Add0~25 ) # (!\inst4|pix_cnt_int [13]))

	.dataa(\inst4|pix_cnt_int [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~25 ),
	.combout(\inst4|Add0~26_combout ),
	.cout(\inst4|Add0~27 ));
// synopsys translate_off
defparam \inst4|Add0~26 .lut_mask = 16'h5A5F;
defparam \inst4|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N30
cycloneive_lcell_comb \inst4|Selector9~0 (
// Equation(s):
// \inst4|Selector9~0_combout  = (!\inst4|state.fin~q  & \inst4|Add0~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|state.fin~q ),
	.datad(\inst4|Add0~26_combout ),
	.cin(gnd),
	.combout(\inst4|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector9~0 .lut_mask = 16'h0F00;
defparam \inst4|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N31
dffeas \inst4|pix_cnt_int[13] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_cnt_int[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_cnt_int [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_cnt_int[13] .is_wysiwyg = "true";
defparam \inst4|pix_cnt_int[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N8
cycloneive_lcell_comb \inst4|Add0~28 (
// Equation(s):
// \inst4|Add0~28_combout  = (\inst4|pix_cnt_int [14] & (\inst4|Add0~27  $ (GND))) # (!\inst4|pix_cnt_int [14] & (!\inst4|Add0~27  & VCC))
// \inst4|Add0~29  = CARRY((\inst4|pix_cnt_int [14] & !\inst4|Add0~27 ))

	.dataa(gnd),
	.datab(\inst4|pix_cnt_int [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~27 ),
	.combout(\inst4|Add0~28_combout ),
	.cout(\inst4|Add0~29 ));
// synopsys translate_off
defparam \inst4|Add0~28 .lut_mask = 16'hC30C;
defparam \inst4|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N4
cycloneive_lcell_comb \inst4|Selector8~0 (
// Equation(s):
// \inst4|Selector8~0_combout  = (\inst4|Add0~28_combout  & !\inst4|state.fin~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|Add0~28_combout ),
	.datad(\inst4|state.fin~q ),
	.cin(gnd),
	.combout(\inst4|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector8~0 .lut_mask = 16'h00F0;
defparam \inst4|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N5
dffeas \inst4|pix_cnt_int[14] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_cnt_int[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_cnt_int [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_cnt_int[14] .is_wysiwyg = "true";
defparam \inst4|pix_cnt_int[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N10
cycloneive_lcell_comb \inst4|Add0~30 (
// Equation(s):
// \inst4|Add0~30_combout  = (\inst4|pix_cnt_int [15] & (!\inst4|Add0~29 )) # (!\inst4|pix_cnt_int [15] & ((\inst4|Add0~29 ) # (GND)))
// \inst4|Add0~31  = CARRY((!\inst4|Add0~29 ) # (!\inst4|pix_cnt_int [15]))

	.dataa(gnd),
	.datab(\inst4|pix_cnt_int [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~29 ),
	.combout(\inst4|Add0~30_combout ),
	.cout(\inst4|Add0~31 ));
// synopsys translate_off
defparam \inst4|Add0~30 .lut_mask = 16'h3C3F;
defparam \inst4|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N28
cycloneive_lcell_comb \inst4|Selector7~0 (
// Equation(s):
// \inst4|Selector7~0_combout  = (!\inst4|state.fin~q  & \inst4|Add0~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|state.fin~q ),
	.datad(\inst4|Add0~30_combout ),
	.cin(gnd),
	.combout(\inst4|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector7~0 .lut_mask = 16'h0F00;
defparam \inst4|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N29
dffeas \inst4|pix_cnt_int[15] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_cnt_int[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_cnt_int [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_cnt_int[15] .is_wysiwyg = "true";
defparam \inst4|pix_cnt_int[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N12
cycloneive_lcell_comb \inst4|Add0~32 (
// Equation(s):
// \inst4|Add0~32_combout  = (\inst4|pix_cnt_int [16] & (\inst4|Add0~31  $ (GND))) # (!\inst4|pix_cnt_int [16] & (!\inst4|Add0~31  & VCC))
// \inst4|Add0~33  = CARRY((\inst4|pix_cnt_int [16] & !\inst4|Add0~31 ))

	.dataa(\inst4|pix_cnt_int [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~31 ),
	.combout(\inst4|Add0~32_combout ),
	.cout(\inst4|Add0~33 ));
// synopsys translate_off
defparam \inst4|Add0~32 .lut_mask = 16'hA50A;
defparam \inst4|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N22
cycloneive_lcell_comb \inst4|Selector6~0 (
// Equation(s):
// \inst4|Selector6~0_combout  = (!\inst4|state.fin~q  & \inst4|Add0~32_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|state.fin~q ),
	.datad(\inst4|Add0~32_combout ),
	.cin(gnd),
	.combout(\inst4|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector6~0 .lut_mask = 16'h0F00;
defparam \inst4|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N23
dffeas \inst4|pix_cnt_int[16] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_cnt_int[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_cnt_int [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_cnt_int[16] .is_wysiwyg = "true";
defparam \inst4|pix_cnt_int[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N14
cycloneive_lcell_comb \inst4|Add0~34 (
// Equation(s):
// \inst4|Add0~34_combout  = (\inst4|pix_cnt_int [17] & (!\inst4|Add0~33 )) # (!\inst4|pix_cnt_int [17] & ((\inst4|Add0~33 ) # (GND)))
// \inst4|Add0~35  = CARRY((!\inst4|Add0~33 ) # (!\inst4|pix_cnt_int [17]))

	.dataa(\inst4|pix_cnt_int [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~33 ),
	.combout(\inst4|Add0~34_combout ),
	.cout(\inst4|Add0~35 ));
// synopsys translate_off
defparam \inst4|Add0~34 .lut_mask = 16'h5A5F;
defparam \inst4|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N26
cycloneive_lcell_comb \inst4|Selector5~0 (
// Equation(s):
// \inst4|Selector5~0_combout  = (\inst4|Add0~34_combout  & !\inst4|state.fin~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|Add0~34_combout ),
	.datad(\inst4|state.fin~q ),
	.cin(gnd),
	.combout(\inst4|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector5~0 .lut_mask = 16'h00F0;
defparam \inst4|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N27
dffeas \inst4|pix_cnt_int[17] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_cnt_int[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_cnt_int [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_cnt_int[17] .is_wysiwyg = "true";
defparam \inst4|pix_cnt_int[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N16
cycloneive_lcell_comb \inst4|Add0~36 (
// Equation(s):
// \inst4|Add0~36_combout  = (\inst4|pix_cnt_int [18] & (\inst4|Add0~35  $ (GND))) # (!\inst4|pix_cnt_int [18] & (!\inst4|Add0~35  & VCC))
// \inst4|Add0~37  = CARRY((\inst4|pix_cnt_int [18] & !\inst4|Add0~35 ))

	.dataa(gnd),
	.datab(\inst4|pix_cnt_int [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~35 ),
	.combout(\inst4|Add0~36_combout ),
	.cout(\inst4|Add0~37 ));
// synopsys translate_off
defparam \inst4|Add0~36 .lut_mask = 16'hC30C;
defparam \inst4|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N24
cycloneive_lcell_comb \inst4|Selector4~0 (
// Equation(s):
// \inst4|Selector4~0_combout  = (!\inst4|state.fin~q  & \inst4|Add0~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|state.fin~q ),
	.datad(\inst4|Add0~36_combout ),
	.cin(gnd),
	.combout(\inst4|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector4~0 .lut_mask = 16'h0F00;
defparam \inst4|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N25
dffeas \inst4|pix_cnt_int[18] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_cnt_int[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_cnt_int [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_cnt_int[18] .is_wysiwyg = "true";
defparam \inst4|pix_cnt_int[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N24
cycloneive_lcell_comb \inst4|Selector25~0 (
// Equation(s):
// \inst4|Selector25~0_combout  = (!\inst4|state.espero_proximo~q  & (((!\inst4|pix_cnt_int [19] & !\inst4|pix_cnt_int [18])) # (!\inst4|pix_cnt_int [20])))

	.dataa(\inst4|state.espero_proximo~q ),
	.datab(\inst4|pix_cnt_int [19]),
	.datac(\inst4|pix_cnt_int [20]),
	.datad(\inst4|pix_cnt_int [18]),
	.cin(gnd),
	.combout(\inst4|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector25~0 .lut_mask = 16'h0515;
defparam \inst4|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N2
cycloneive_lcell_comb \inst4|Selector25~1 (
// Equation(s):
// \inst4|Selector25~1_combout  = (\inst4|state.fin~q  & ((\inst15|trigger_o~q ) # ((\inst4|state.add_increment~q  & \inst4|LessThan1~6_combout )))) # (!\inst4|state.fin~q  & (\inst4|state.add_increment~q  & ((\inst4|LessThan1~6_combout ))))

	.dataa(\inst4|state.fin~q ),
	.datab(\inst4|state.add_increment~q ),
	.datac(\inst15|trigger_o~q ),
	.datad(\inst4|LessThan1~6_combout ),
	.cin(gnd),
	.combout(\inst4|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector25~1 .lut_mask = 16'hECA0;
defparam \inst4|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N14
cycloneive_lcell_comb \inst4|state~9 (
// Equation(s):
// \inst4|state~9_combout  = (!\inst4|lsb~q  & (\inst3|pix_valid_int~q  & \inst4|Selector25~0_combout ))

	.dataa(\inst4|lsb~q ),
	.datab(gnd),
	.datac(\inst3|pix_valid_int~q ),
	.datad(\inst4|Selector25~0_combout ),
	.cin(gnd),
	.combout(\inst4|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|state~9 .lut_mask = 16'h5000;
defparam \inst4|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N5
dffeas \inst4|state.escritura_lsb (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|state~9_combout ),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.escritura_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.escritura_lsb .is_wysiwyg = "true";
defparam \inst4|state.escritura_lsb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N2
cycloneive_lcell_comb \inst4|Selector27~0 (
// Equation(s):
// \inst4|Selector27~0_combout  = (\inst4|state.escritura_lsb~q  & \inst4|LessThan1~6_combout )

	.dataa(\inst4|state.escritura_lsb~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|LessThan1~6_combout ),
	.cin(gnd),
	.combout(\inst4|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector27~0 .lut_mask = 16'hAA00;
defparam \inst4|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N6
cycloneive_lcell_comb \inst4|Selector25~2 (
// Equation(s):
// \inst4|Selector25~2_combout  = (!\inst4|Selector25~1_combout  & (!\inst4|Selector27~0_combout  & ((\inst3|pix_valid_int~q ) # (!\inst4|Selector25~0_combout ))))

	.dataa(\inst3|pix_valid_int~q ),
	.datab(\inst4|Selector25~0_combout ),
	.datac(\inst4|Selector25~1_combout ),
	.datad(\inst4|Selector27~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector25~2 .lut_mask = 16'h000B;
defparam \inst4|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N7
dffeas \inst4|state.espero_proximo (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|Selector25~2_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.espero_proximo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.espero_proximo .is_wysiwyg = "true";
defparam \inst4|state.espero_proximo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N30
cycloneive_lcell_comb \inst4|Selector26~1 (
// Equation(s):
// \inst4|Selector26~1_combout  = (!\inst4|state.espero_proximo~q  & (\inst4|pix_cnt_int [20] & ((\inst4|pix_cnt_int [18]) # (\inst4|pix_cnt_int [19]))))

	.dataa(\inst4|state.espero_proximo~q ),
	.datab(\inst4|pix_cnt_int [18]),
	.datac(\inst4|pix_cnt_int [20]),
	.datad(\inst4|pix_cnt_int [19]),
	.cin(gnd),
	.combout(\inst4|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector26~1 .lut_mask = 16'h5040;
defparam \inst4|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N20
cycloneive_lcell_comb \inst4|Selector26~0 (
// Equation(s):
// \inst4|Selector26~0_combout  = (!\inst4|LessThan1~6_combout  & ((\inst4|state.escritura_lsb~q ) # ((\inst4|state.add_increment~q ) # (\inst4|state.escritura_msb~q ))))

	.dataa(\inst4|state.escritura_lsb~q ),
	.datab(\inst4|state.add_increment~q ),
	.datac(\inst4|state.escritura_msb~q ),
	.datad(\inst4|LessThan1~6_combout ),
	.cin(gnd),
	.combout(\inst4|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector26~0 .lut_mask = 16'h00FE;
defparam \inst4|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N16
cycloneive_lcell_comb \inst4|Selector26~2 (
// Equation(s):
// \inst4|Selector26~2_combout  = (\inst4|Selector26~1_combout ) # ((\inst4|Selector26~0_combout ) # ((!\inst15|trigger_o~q  & \inst4|state.fin~q )))

	.dataa(\inst4|Selector26~1_combout ),
	.datab(\inst15|trigger_o~q ),
	.datac(\inst4|state.fin~q ),
	.datad(\inst4|Selector26~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector26~2 .lut_mask = 16'hFFBA;
defparam \inst4|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N17
dffeas \inst4|state.fin (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|Selector26~2_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.fin~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.fin .is_wysiwyg = "true";
defparam \inst4|state.fin .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N18
cycloneive_lcell_comb \inst4|Add0~38 (
// Equation(s):
// \inst4|Add0~38_combout  = (\inst4|pix_cnt_int [19] & (!\inst4|Add0~37 )) # (!\inst4|pix_cnt_int [19] & ((\inst4|Add0~37 ) # (GND)))
// \inst4|Add0~39  = CARRY((!\inst4|Add0~37 ) # (!\inst4|pix_cnt_int [19]))

	.dataa(\inst4|pix_cnt_int [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~37 ),
	.combout(\inst4|Add0~38_combout ),
	.cout(\inst4|Add0~39 ));
// synopsys translate_off
defparam \inst4|Add0~38 .lut_mask = 16'h5A5F;
defparam \inst4|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N26
cycloneive_lcell_comb \inst4|Selector3~0 (
// Equation(s):
// \inst4|Selector3~0_combout  = (!\inst4|state.fin~q  & \inst4|Add0~38_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|state.fin~q ),
	.datad(\inst4|Add0~38_combout ),
	.cin(gnd),
	.combout(\inst4|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector3~0 .lut_mask = 16'h0F00;
defparam \inst4|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N27
dffeas \inst4|pix_cnt_int[19] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_cnt_int[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_cnt_int [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_cnt_int[19] .is_wysiwyg = "true";
defparam \inst4|pix_cnt_int[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N20
cycloneive_lcell_comb \inst4|Add0~40 (
// Equation(s):
// \inst4|Add0~40_combout  = \inst4|Add0~39  $ (!\inst4|pix_cnt_int [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|pix_cnt_int [20]),
	.cin(\inst4|Add0~39 ),
	.combout(\inst4|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~40 .lut_mask = 16'hF00F;
defparam \inst4|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N6
cycloneive_lcell_comb \inst4|Selector2~0 (
// Equation(s):
// \inst4|Selector2~0_combout  = (\inst4|Add0~40_combout  & !\inst4|state.fin~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|Add0~40_combout ),
	.datad(\inst4|state.fin~q ),
	.cin(gnd),
	.combout(\inst4|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector2~0 .lut_mask = 16'h00F0;
defparam \inst4|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N7
dffeas \inst4|pix_cnt_int[20] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|pix_cnt_int[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|pix_cnt_int [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|pix_cnt_int[20] .is_wysiwyg = "true";
defparam \inst4|pix_cnt_int[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N22
cycloneive_lcell_comb \inst4|LessThan1~1 (
// Equation(s):
// \inst4|LessThan1~1_combout  = (((!\inst4|pix_cnt_int [13]) # (!\inst4|pix_cnt_int [12])) # (!\inst4|pix_cnt_int [10])) # (!\inst4|pix_cnt_int [11])

	.dataa(\inst4|pix_cnt_int [11]),
	.datab(\inst4|pix_cnt_int [10]),
	.datac(\inst4|pix_cnt_int [12]),
	.datad(\inst4|pix_cnt_int [13]),
	.cin(gnd),
	.combout(\inst4|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|LessThan1~1 .lut_mask = 16'h7FFF;
defparam \inst4|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N18
cycloneive_lcell_comb \inst4|LessThan1~0 (
// Equation(s):
// \inst4|LessThan1~0_combout  = (((!\inst4|pix_cnt_int [15]) # (!\inst4|pix_cnt_int [14])) # (!\inst4|pix_cnt_int [16])) # (!\inst4|pix_cnt_int [17])

	.dataa(\inst4|pix_cnt_int [17]),
	.datab(\inst4|pix_cnt_int [16]),
	.datac(\inst4|pix_cnt_int [14]),
	.datad(\inst4|pix_cnt_int [15]),
	.cin(gnd),
	.combout(\inst4|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|LessThan1~0 .lut_mask = 16'h7FFF;
defparam \inst4|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N20
cycloneive_lcell_comb \inst4|LessThan1~2 (
// Equation(s):
// \inst4|LessThan1~2_combout  = (((!\inst4|pix_cnt_int [7]) # (!\inst4|pix_cnt_int [6])) # (!\inst4|pix_cnt_int [9])) # (!\inst4|pix_cnt_int [8])

	.dataa(\inst4|pix_cnt_int [8]),
	.datab(\inst4|pix_cnt_int [9]),
	.datac(\inst4|pix_cnt_int [6]),
	.datad(\inst4|pix_cnt_int [7]),
	.cin(gnd),
	.combout(\inst4|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|LessThan1~2 .lut_mask = 16'h7FFF;
defparam \inst4|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N28
cycloneive_lcell_comb \inst4|LessThan1~3 (
// Equation(s):
// \inst4|LessThan1~3_combout  = (((!\inst4|pix_cnt_int [2]) # (!\inst4|pix_cnt_int [4])) # (!\inst4|pix_cnt_int [3])) # (!\inst4|pix_cnt_int [5])

	.dataa(\inst4|pix_cnt_int [5]),
	.datab(\inst4|pix_cnt_int [3]),
	.datac(\inst4|pix_cnt_int [4]),
	.datad(\inst4|pix_cnt_int [2]),
	.cin(gnd),
	.combout(\inst4|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|LessThan1~3 .lut_mask = 16'h7FFF;
defparam \inst4|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N10
cycloneive_lcell_comb \inst4|LessThan1~4 (
// Equation(s):
// \inst4|LessThan1~4_combout  = (\inst4|LessThan1~1_combout ) # ((\inst4|LessThan1~0_combout ) # ((\inst4|LessThan1~2_combout ) # (\inst4|LessThan1~3_combout )))

	.dataa(\inst4|LessThan1~1_combout ),
	.datab(\inst4|LessThan1~0_combout ),
	.datac(\inst4|LessThan1~2_combout ),
	.datad(\inst4|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\inst4|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|LessThan1~4 .lut_mask = 16'hFFFE;
defparam \inst4|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N24
cycloneive_lcell_comb \inst4|LessThan1~5 (
// Equation(s):
// \inst4|LessThan1~5_combout  = (\inst4|pix_cnt_int [0]) # ((\inst4|LessThan1~4_combout ) # (!\inst4|pix_cnt_int [1]))

	.dataa(\inst4|pix_cnt_int [0]),
	.datab(\inst4|pix_cnt_int [1]),
	.datac(gnd),
	.datad(\inst4|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\inst4|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|LessThan1~5 .lut_mask = 16'hFFBB;
defparam \inst4|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N16
cycloneive_lcell_comb \inst4|LessThan1~6 (
// Equation(s):
// \inst4|LessThan1~6_combout  = ((!\inst4|pix_cnt_int [19] & (\inst4|LessThan1~5_combout  & !\inst4|pix_cnt_int [18]))) # (!\inst4|pix_cnt_int [20])

	.dataa(\inst4|pix_cnt_int [20]),
	.datab(\inst4|pix_cnt_int [19]),
	.datac(\inst4|LessThan1~5_combout ),
	.datad(\inst4|pix_cnt_int [18]),
	.cin(gnd),
	.combout(\inst4|LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|LessThan1~6 .lut_mask = 16'h5575;
defparam \inst4|LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N30
cycloneive_lcell_comb \inst4|state~11 (
// Equation(s):
// \inst4|state~11_combout  = (\inst4|state.escritura_msb~q  & \inst4|LessThan1~6_combout )

	.dataa(\inst4|state.escritura_msb~q ),
	.datab(gnd),
	.datac(\inst4|LessThan1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|state~11 .lut_mask = 16'hA0A0;
defparam \inst4|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N31
dffeas \inst4|state.add_increment (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|state~11_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.add_increment~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.add_increment .is_wysiwyg = "true";
defparam \inst4|state.add_increment .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N16
cycloneive_lcell_comb \inst4|lsb~0 (
// Equation(s):
// \inst4|lsb~0_combout  = (\inst4|LessThan1~6_combout  & (!\inst4|state.add_increment~q  & ((\inst4|state.escritura_lsb~q ) # (\inst4|lsb~q )))) # (!\inst4|LessThan1~6_combout  & (((\inst4|lsb~q ))))

	.dataa(\inst4|state.add_increment~q ),
	.datab(\inst4|state.escritura_lsb~q ),
	.datac(\inst4|lsb~q ),
	.datad(\inst4|LessThan1~6_combout ),
	.cin(gnd),
	.combout(\inst4|lsb~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|lsb~0 .lut_mask = 16'h54F0;
defparam \inst4|lsb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N17
dffeas \inst4|lsb (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|lsb~0_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|lsb .is_wysiwyg = "true";
defparam \inst4|lsb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N10
cycloneive_lcell_comb \inst4|state~10 (
// Equation(s):
// \inst4|state~10_combout  = (\inst4|lsb~q  & (\inst4|Selector25~0_combout  & \inst3|pix_valid_int~q ))

	.dataa(\inst4|lsb~q ),
	.datab(gnd),
	.datac(\inst4|Selector25~0_combout ),
	.datad(\inst3|pix_valid_int~q ),
	.cin(gnd),
	.combout(\inst4|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|state~10 .lut_mask = 16'hA000;
defparam \inst4|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N11
dffeas \inst4|state.escritura_msb (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|state~10_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|state.escritura_msb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|state.escritura_msb .is_wysiwyg = "true";
defparam \inst4|state.escritura_msb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N0
cycloneive_lcell_comb \inst3|pix_valid_int~1 (
// Equation(s):
// \inst3|pix_valid_int~1_combout  = (\inst4|state.escritura_msb~q ) # ((\inst4|state.escritura_lsb~q ) # (\inst15|trigger_o~q ))

	.dataa(\inst4|state.escritura_msb~q ),
	.datab(\inst4|state.escritura_lsb~q ),
	.datac(gnd),
	.datad(\inst15|trigger_o~q ),
	.cin(gnd),
	.combout(\inst3|pix_valid_int~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|pix_valid_int~1 .lut_mask = 16'hFFEE;
defparam \inst3|pix_valid_int~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N7
dffeas \inst3|pix_valid_int (
	.clk(!\pix_clk~input_o ),
	.d(\inst3|pix_valid_int~0_combout ),
	.asdata(vcc),
	.clrn(!\inst3|pix_valid_int~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|pix_valid_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|pix_valid_int .is_wysiwyg = "true";
defparam \inst3|pix_valid_int .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N8
cycloneive_lcell_comb \inst3|register_0[7]~0 (
// Equation(s):
// \inst3|register_0[7]~0_combout  = (\line_valid~input_o  & (\frame_valid~input_o  & (!\inst4|state.escritura_lsb~q  & !\inst4|state.escritura_msb~q )))

	.dataa(\line_valid~input_o ),
	.datab(\frame_valid~input_o ),
	.datac(\inst4|state.escritura_lsb~q ),
	.datad(\inst4|state.escritura_msb~q ),
	.cin(gnd),
	.combout(\inst3|register_0[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|register_0[7]~0 .lut_mask = 16'h0008;
defparam \inst3|register_0[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N12
cycloneive_lcell_comb \inst3|register_0[7]~1 (
// Equation(s):
// \inst3|register_0[7]~1_combout  = (!\inst3|pix_valid_int~q  & \inst3|register_0[7]~0_combout )

	.dataa(gnd),
	.datab(\inst3|pix_valid_int~q ),
	.datac(gnd),
	.datad(\inst3|register_0[7]~0_combout ),
	.cin(gnd),
	.combout(\inst3|register_0[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|register_0[7]~1 .lut_mask = 16'h3300;
defparam \inst3|register_0[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N29
dffeas \inst3|register_0[7] (
	.clk(!\pix_clk~input_o ),
	.d(gnd),
	.asdata(\pix_data[7]~input_o ),
	.clrn(!\inst15|trigger_o~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|register_0[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|register_0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|register_0[7] .is_wysiwyg = "true";
defparam \inst3|register_0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N20
cycloneive_lcell_comb \inst4|state~12 (
// Equation(s):
// \inst4|state~12_combout  = (\inst3|pix_valid_int~q  & \inst4|Selector25~0_combout )

	.dataa(\inst3|pix_valid_int~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|Selector25~0_combout ),
	.cin(gnd),
	.combout(\inst4|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|state~12 .lut_mask = 16'hAA00;
defparam \inst4|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N21
dffeas \inst4|data_reg[7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|register_0 [7]),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|state~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|data_reg[7] .is_wysiwyg = "true";
defparam \inst4|data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y4_N3
dffeas \inst4|vec_salida_lsb[7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|data_reg [7]),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Selector27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|vec_salida_lsb [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|vec_salida_lsb[7] .is_wysiwyg = "true";
defparam \inst4|vec_salida_lsb[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N12
cycloneive_lcell_comb \inst16|Add0~0 (
// Equation(s):
// \inst16|Add0~0_combout  = \inst16|count_mem [0] $ (VCC)
// \inst16|Add0~1  = CARRY(\inst16|count_mem [0])

	.dataa(\inst16|count_mem [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst16|Add0~0_combout ),
	.cout(\inst16|Add0~1 ));
// synopsys translate_off
defparam \inst16|Add0~0 .lut_mask = 16'h55AA;
defparam \inst16|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N12
cycloneive_lcell_comb \inst12|cycle_counter[0]~10 (
// Equation(s):
// \inst12|cycle_counter[0]~10_combout  = (\inst12|cycle_counter [0] & (\inst12|fsm_state.FSM_IDLE~q  $ (VCC))) # (!\inst12|cycle_counter [0] & (\inst12|fsm_state.FSM_IDLE~q  & VCC))
// \inst12|cycle_counter[0]~11  = CARRY((\inst12|cycle_counter [0] & \inst12|fsm_state.FSM_IDLE~q ))

	.dataa(\inst12|cycle_counter [0]),
	.datab(\inst12|fsm_state.FSM_IDLE~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst12|cycle_counter[0]~10_combout ),
	.cout(\inst12|cycle_counter[0]~11 ));
// synopsys translate_off
defparam \inst12|cycle_counter[0]~10 .lut_mask = 16'h6688;
defparam \inst12|cycle_counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N10
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N13
dffeas \inst12|cycle_counter[0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst12|cycle_counter[0]~10_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_btn~input_o ),
	.sload(\inst12|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|cycle_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|cycle_counter[0] .is_wysiwyg = "true";
defparam \inst12|cycle_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N14
cycloneive_lcell_comb \inst12|cycle_counter[1]~12 (
// Equation(s):
// \inst12|cycle_counter[1]~12_combout  = (\inst12|cycle_counter [1] & (!\inst12|cycle_counter[0]~11 )) # (!\inst12|cycle_counter [1] & ((\inst12|cycle_counter[0]~11 ) # (GND)))
// \inst12|cycle_counter[1]~13  = CARRY((!\inst12|cycle_counter[0]~11 ) # (!\inst12|cycle_counter [1]))

	.dataa(gnd),
	.datab(\inst12|cycle_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|cycle_counter[0]~11 ),
	.combout(\inst12|cycle_counter[1]~12_combout ),
	.cout(\inst12|cycle_counter[1]~13 ));
// synopsys translate_off
defparam \inst12|cycle_counter[1]~12 .lut_mask = 16'h3C3F;
defparam \inst12|cycle_counter[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y6_N15
dffeas \inst12|cycle_counter[1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst12|cycle_counter[1]~12_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_btn~input_o ),
	.sload(\inst12|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|cycle_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|cycle_counter[1] .is_wysiwyg = "true";
defparam \inst12|cycle_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N16
cycloneive_lcell_comb \inst12|cycle_counter[2]~14 (
// Equation(s):
// \inst12|cycle_counter[2]~14_combout  = (\inst12|cycle_counter [2] & (\inst12|cycle_counter[1]~13  $ (GND))) # (!\inst12|cycle_counter [2] & (!\inst12|cycle_counter[1]~13  & VCC))
// \inst12|cycle_counter[2]~15  = CARRY((\inst12|cycle_counter [2] & !\inst12|cycle_counter[1]~13 ))

	.dataa(gnd),
	.datab(\inst12|cycle_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|cycle_counter[1]~13 ),
	.combout(\inst12|cycle_counter[2]~14_combout ),
	.cout(\inst12|cycle_counter[2]~15 ));
// synopsys translate_off
defparam \inst12|cycle_counter[2]~14 .lut_mask = 16'hC30C;
defparam \inst12|cycle_counter[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y6_N17
dffeas \inst12|cycle_counter[2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst12|cycle_counter[2]~14_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_btn~input_o ),
	.sload(\inst12|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|cycle_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|cycle_counter[2] .is_wysiwyg = "true";
defparam \inst12|cycle_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N18
cycloneive_lcell_comb \inst12|cycle_counter[3]~16 (
// Equation(s):
// \inst12|cycle_counter[3]~16_combout  = (\inst12|cycle_counter [3] & (!\inst12|cycle_counter[2]~15 )) # (!\inst12|cycle_counter [3] & ((\inst12|cycle_counter[2]~15 ) # (GND)))
// \inst12|cycle_counter[3]~17  = CARRY((!\inst12|cycle_counter[2]~15 ) # (!\inst12|cycle_counter [3]))

	.dataa(gnd),
	.datab(\inst12|cycle_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|cycle_counter[2]~15 ),
	.combout(\inst12|cycle_counter[3]~16_combout ),
	.cout(\inst12|cycle_counter[3]~17 ));
// synopsys translate_off
defparam \inst12|cycle_counter[3]~16 .lut_mask = 16'h3C3F;
defparam \inst12|cycle_counter[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y6_N19
dffeas \inst12|cycle_counter[3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst12|cycle_counter[3]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_btn~input_o ),
	.sload(\inst12|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|cycle_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|cycle_counter[3] .is_wysiwyg = "true";
defparam \inst12|cycle_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N20
cycloneive_lcell_comb \inst12|cycle_counter[4]~18 (
// Equation(s):
// \inst12|cycle_counter[4]~18_combout  = (\inst12|cycle_counter [4] & (\inst12|cycle_counter[3]~17  $ (GND))) # (!\inst12|cycle_counter [4] & (!\inst12|cycle_counter[3]~17  & VCC))
// \inst12|cycle_counter[4]~19  = CARRY((\inst12|cycle_counter [4] & !\inst12|cycle_counter[3]~17 ))

	.dataa(gnd),
	.datab(\inst12|cycle_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|cycle_counter[3]~17 ),
	.combout(\inst12|cycle_counter[4]~18_combout ),
	.cout(\inst12|cycle_counter[4]~19 ));
// synopsys translate_off
defparam \inst12|cycle_counter[4]~18 .lut_mask = 16'hC30C;
defparam \inst12|cycle_counter[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y6_N21
dffeas \inst12|cycle_counter[4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst12|cycle_counter[4]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_btn~input_o ),
	.sload(\inst12|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|cycle_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|cycle_counter[4] .is_wysiwyg = "true";
defparam \inst12|cycle_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N22
cycloneive_lcell_comb \inst12|cycle_counter[5]~20 (
// Equation(s):
// \inst12|cycle_counter[5]~20_combout  = (\inst12|cycle_counter [5] & (!\inst12|cycle_counter[4]~19 )) # (!\inst12|cycle_counter [5] & ((\inst12|cycle_counter[4]~19 ) # (GND)))
// \inst12|cycle_counter[5]~21  = CARRY((!\inst12|cycle_counter[4]~19 ) # (!\inst12|cycle_counter [5]))

	.dataa(\inst12|cycle_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|cycle_counter[4]~19 ),
	.combout(\inst12|cycle_counter[5]~20_combout ),
	.cout(\inst12|cycle_counter[5]~21 ));
// synopsys translate_off
defparam \inst12|cycle_counter[5]~20 .lut_mask = 16'h5A5F;
defparam \inst12|cycle_counter[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y6_N23
dffeas \inst12|cycle_counter[5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst12|cycle_counter[5]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_btn~input_o ),
	.sload(\inst12|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|cycle_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|cycle_counter[5] .is_wysiwyg = "true";
defparam \inst12|cycle_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N24
cycloneive_lcell_comb \inst12|cycle_counter[6]~22 (
// Equation(s):
// \inst12|cycle_counter[6]~22_combout  = (\inst12|cycle_counter [6] & (\inst12|cycle_counter[5]~21  $ (GND))) # (!\inst12|cycle_counter [6] & (!\inst12|cycle_counter[5]~21  & VCC))
// \inst12|cycle_counter[6]~23  = CARRY((\inst12|cycle_counter [6] & !\inst12|cycle_counter[5]~21 ))

	.dataa(gnd),
	.datab(\inst12|cycle_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|cycle_counter[5]~21 ),
	.combout(\inst12|cycle_counter[6]~22_combout ),
	.cout(\inst12|cycle_counter[6]~23 ));
// synopsys translate_off
defparam \inst12|cycle_counter[6]~22 .lut_mask = 16'hC30C;
defparam \inst12|cycle_counter[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y6_N25
dffeas \inst12|cycle_counter[6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst12|cycle_counter[6]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_btn~input_o ),
	.sload(\inst12|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|cycle_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|cycle_counter[6] .is_wysiwyg = "true";
defparam \inst12|cycle_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N26
cycloneive_lcell_comb \inst12|cycle_counter[7]~24 (
// Equation(s):
// \inst12|cycle_counter[7]~24_combout  = (\inst12|cycle_counter [7] & (!\inst12|cycle_counter[6]~23 )) # (!\inst12|cycle_counter [7] & ((\inst12|cycle_counter[6]~23 ) # (GND)))
// \inst12|cycle_counter[7]~25  = CARRY((!\inst12|cycle_counter[6]~23 ) # (!\inst12|cycle_counter [7]))

	.dataa(\inst12|cycle_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|cycle_counter[6]~23 ),
	.combout(\inst12|cycle_counter[7]~24_combout ),
	.cout(\inst12|cycle_counter[7]~25 ));
// synopsys translate_off
defparam \inst12|cycle_counter[7]~24 .lut_mask = 16'h5A5F;
defparam \inst12|cycle_counter[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y6_N27
dffeas \inst12|cycle_counter[7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst12|cycle_counter[7]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_btn~input_o ),
	.sload(\inst12|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|cycle_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|cycle_counter[7] .is_wysiwyg = "true";
defparam \inst12|cycle_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N28
cycloneive_lcell_comb \inst12|cycle_counter[8]~26 (
// Equation(s):
// \inst12|cycle_counter[8]~26_combout  = (\inst12|cycle_counter [8] & (\inst12|cycle_counter[7]~25  $ (GND))) # (!\inst12|cycle_counter [8] & (!\inst12|cycle_counter[7]~25  & VCC))
// \inst12|cycle_counter[8]~27  = CARRY((\inst12|cycle_counter [8] & !\inst12|cycle_counter[7]~25 ))

	.dataa(gnd),
	.datab(\inst12|cycle_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|cycle_counter[7]~25 ),
	.combout(\inst12|cycle_counter[8]~26_combout ),
	.cout(\inst12|cycle_counter[8]~27 ));
// synopsys translate_off
defparam \inst12|cycle_counter[8]~26 .lut_mask = 16'hC30C;
defparam \inst12|cycle_counter[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y6_N29
dffeas \inst12|cycle_counter[8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst12|cycle_counter[8]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_btn~input_o ),
	.sload(\inst12|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|cycle_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|cycle_counter[8] .is_wysiwyg = "true";
defparam \inst12|cycle_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N30
cycloneive_lcell_comb \inst12|cycle_counter[9]~28 (
// Equation(s):
// \inst12|cycle_counter[9]~28_combout  = \inst12|cycle_counter [9] $ (\inst12|cycle_counter[8]~27 )

	.dataa(\inst12|cycle_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst12|cycle_counter[8]~27 ),
	.combout(\inst12|cycle_counter[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|cycle_counter[9]~28 .lut_mask = 16'h5A5A;
defparam \inst12|cycle_counter[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y6_N31
dffeas \inst12|cycle_counter[9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst12|cycle_counter[9]~28_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_btn~input_o ),
	.sload(\inst12|Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|cycle_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|cycle_counter[9] .is_wysiwyg = "true";
defparam \inst12|cycle_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N8
cycloneive_lcell_comb \inst12|Equal0~0 (
// Equation(s):
// \inst12|Equal0~0_combout  = (!\inst12|cycle_counter [0] & (!\inst12|cycle_counter [2] & (\inst12|cycle_counter [1] & !\inst12|cycle_counter [3])))

	.dataa(\inst12|cycle_counter [0]),
	.datab(\inst12|cycle_counter [2]),
	.datac(\inst12|cycle_counter [1]),
	.datad(\inst12|cycle_counter [3]),
	.cin(gnd),
	.combout(\inst12|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Equal0~0 .lut_mask = 16'h0010;
defparam \inst12|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N6
cycloneive_lcell_comb \inst12|Equal0~1 (
// Equation(s):
// \inst12|Equal0~1_combout  = (\inst12|cycle_counter [5] & (!\inst12|cycle_counter [6] & (\inst12|cycle_counter [7] & \inst12|cycle_counter [4])))

	.dataa(\inst12|cycle_counter [5]),
	.datab(\inst12|cycle_counter [6]),
	.datac(\inst12|cycle_counter [7]),
	.datad(\inst12|cycle_counter [4]),
	.cin(gnd),
	.combout(\inst12|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Equal0~1 .lut_mask = 16'h2000;
defparam \inst12|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N4
cycloneive_lcell_comb \inst12|Equal0~2 (
// Equation(s):
// \inst12|Equal0~2_combout  = (!\inst12|cycle_counter [9] & (\inst12|cycle_counter [8] & (\inst12|Equal0~0_combout  & \inst12|Equal0~1_combout )))

	.dataa(\inst12|cycle_counter [9]),
	.datab(\inst12|cycle_counter [8]),
	.datac(\inst12|Equal0~0_combout ),
	.datad(\inst12|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst12|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Equal0~2 .lut_mask = 16'h4000;
defparam \inst12|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N20
cycloneive_lcell_comb \inst12|Selector1~2 (
// Equation(s):
// \inst12|Selector1~2_combout  = (\inst12|Equal0~2_combout  & (!\inst12|fsm_state.FSM_IDLE~q  & ((\inst16|state.UART_send_start~q )))) # (!\inst12|Equal0~2_combout  & ((\inst12|fsm_state.FSM_START~q ) # ((!\inst12|fsm_state.FSM_IDLE~q  & 
// \inst16|state.UART_send_start~q ))))

	.dataa(\inst12|Equal0~2_combout ),
	.datab(\inst12|fsm_state.FSM_IDLE~q ),
	.datac(\inst12|fsm_state.FSM_START~q ),
	.datad(\inst16|state.UART_send_start~q ),
	.cin(gnd),
	.combout(\inst12|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Selector1~2 .lut_mask = 16'h7350;
defparam \inst12|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N21
dffeas \inst12|fsm_state.FSM_START (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst12|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_btn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|fsm_state.FSM_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|fsm_state.FSM_START .is_wysiwyg = "true";
defparam \inst12|fsm_state.FSM_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N10
cycloneive_lcell_comb \inst12|bit_counter[0]~0 (
// Equation(s):
// \inst12|bit_counter[0]~0_combout  = (\reset_btn~input_o  & ((\inst12|fsm_state.FSM_SEND~q  & ((!\inst12|Selector3~0_combout ))) # (!\inst12|fsm_state.FSM_SEND~q  & (\inst12|fsm_state.FSM_STOP~q ))))

	.dataa(\inst12|fsm_state.FSM_SEND~q ),
	.datab(\inst12|fsm_state.FSM_STOP~q ),
	.datac(\inst12|Selector3~0_combout ),
	.datad(\reset_btn~input_o ),
	.cin(gnd),
	.combout(\inst12|bit_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|bit_counter[0]~0 .lut_mask = 16'h4E00;
defparam \inst12|bit_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N12
cycloneive_lcell_comb \inst12|bit_counter[0]~5 (
// Equation(s):
// \inst12|bit_counter[0]~5_combout  = (\inst12|bit_counter[0]~0_combout  & (\inst12|Equal0~2_combout  $ (\inst12|bit_counter [0])))

	.dataa(gnd),
	.datab(\inst12|Equal0~2_combout ),
	.datac(\inst12|bit_counter [0]),
	.datad(\inst12|bit_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\inst12|bit_counter[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|bit_counter[0]~5 .lut_mask = 16'h3C00;
defparam \inst12|bit_counter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N13
dffeas \inst12|bit_counter[0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst12|bit_counter[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit_counter[0] .is_wysiwyg = "true";
defparam \inst12|bit_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N18
cycloneive_lcell_comb \inst12|bit_counter[3]~1 (
// Equation(s):
// \inst12|bit_counter[3]~1_combout  = (!\inst12|Equal0~2_combout  & \inst12|bit_counter[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|Equal0~2_combout ),
	.datad(\inst12|bit_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\inst12|bit_counter[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|bit_counter[3]~1 .lut_mask = 16'h0F00;
defparam \inst12|bit_counter[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N26
cycloneive_lcell_comb \inst12|bit_counter[1]~4 (
// Equation(s):
// \inst12|bit_counter[1]~4_combout  = (\inst12|bit_counter[3]~1_combout  & (((\inst12|bit_counter [1])))) # (!\inst12|bit_counter[3]~1_combout  & (\inst12|bit_counter[0]~0_combout  & (\inst12|bit_counter [0] $ (\inst12|bit_counter [1]))))

	.dataa(\inst12|bit_counter [0]),
	.datab(\inst12|bit_counter[3]~1_combout ),
	.datac(\inst12|bit_counter [1]),
	.datad(\inst12|bit_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\inst12|bit_counter[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|bit_counter[1]~4 .lut_mask = 16'hD2C0;
defparam \inst12|bit_counter[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N27
dffeas \inst12|bit_counter[1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst12|bit_counter[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit_counter[1] .is_wysiwyg = "true";
defparam \inst12|bit_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N20
cycloneive_lcell_comb \inst12|Add0~1 (
// Equation(s):
// \inst12|Add0~1_combout  = \inst12|bit_counter [2] $ (((\inst12|bit_counter [0] & \inst12|bit_counter [1])))

	.dataa(\inst12|bit_counter [0]),
	.datab(gnd),
	.datac(\inst12|bit_counter [1]),
	.datad(\inst12|bit_counter [2]),
	.cin(gnd),
	.combout(\inst12|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Add0~1 .lut_mask = 16'h5FA0;
defparam \inst12|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N28
cycloneive_lcell_comb \inst12|bit_counter[2]~3 (
// Equation(s):
// \inst12|bit_counter[2]~3_combout  = (\inst12|bit_counter[3]~1_combout  & (((\inst12|bit_counter [2])))) # (!\inst12|bit_counter[3]~1_combout  & (\inst12|bit_counter[0]~0_combout  & (\inst12|Add0~1_combout )))

	.dataa(\inst12|bit_counter[0]~0_combout ),
	.datab(\inst12|Add0~1_combout ),
	.datac(\inst12|bit_counter [2]),
	.datad(\inst12|bit_counter[3]~1_combout ),
	.cin(gnd),
	.combout(\inst12|bit_counter[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|bit_counter[2]~3 .lut_mask = 16'hF088;
defparam \inst12|bit_counter[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N29
dffeas \inst12|bit_counter[2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst12|bit_counter[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit_counter[2] .is_wysiwyg = "true";
defparam \inst12|bit_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N4
cycloneive_lcell_comb \inst12|Add0~0 (
// Equation(s):
// \inst12|Add0~0_combout  = \inst12|bit_counter [3] $ (((\inst12|bit_counter [0] & (\inst12|bit_counter [2] & \inst12|bit_counter [1]))))

	.dataa(\inst12|bit_counter [0]),
	.datab(\inst12|bit_counter [2]),
	.datac(\inst12|bit_counter [1]),
	.datad(\inst12|bit_counter [3]),
	.cin(gnd),
	.combout(\inst12|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Add0~0 .lut_mask = 16'h7F80;
defparam \inst12|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N6
cycloneive_lcell_comb \inst12|bit_counter[3]~2 (
// Equation(s):
// \inst12|bit_counter[3]~2_combout  = (\inst12|bit_counter[3]~1_combout  & (((\inst12|bit_counter [3])))) # (!\inst12|bit_counter[3]~1_combout  & (\inst12|bit_counter[0]~0_combout  & (\inst12|Add0~0_combout )))

	.dataa(\inst12|bit_counter[0]~0_combout ),
	.datab(\inst12|Add0~0_combout ),
	.datac(\inst12|bit_counter [3]),
	.datad(\inst12|bit_counter[3]~1_combout ),
	.cin(gnd),
	.combout(\inst12|bit_counter[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|bit_counter[3]~2 .lut_mask = 16'hF088;
defparam \inst12|bit_counter[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N7
dffeas \inst12|bit_counter[3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst12|bit_counter[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit_counter[3] .is_wysiwyg = "true";
defparam \inst12|bit_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N14
cycloneive_lcell_comb \inst12|Selector3~0 (
// Equation(s):
// \inst12|Selector3~0_combout  = (!\inst12|bit_counter [0] & (!\inst12|bit_counter [2] & (!\inst12|bit_counter [1] & \inst12|bit_counter [3])))

	.dataa(\inst12|bit_counter [0]),
	.datab(\inst12|bit_counter [2]),
	.datac(\inst12|bit_counter [1]),
	.datad(\inst12|bit_counter [3]),
	.cin(gnd),
	.combout(\inst12|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Selector3~0 .lut_mask = 16'h0100;
defparam \inst12|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N6
cycloneive_lcell_comb \inst12|Selector2~0 (
// Equation(s):
// \inst12|Selector2~0_combout  = (\inst12|Equal0~2_combout  & ((\inst12|fsm_state.FSM_START~q ) # ((\inst12|fsm_state.FSM_SEND~q  & !\inst12|Selector3~0_combout )))) # (!\inst12|Equal0~2_combout  & (((\inst12|fsm_state.FSM_SEND~q  & 
// !\inst12|Selector3~0_combout ))))

	.dataa(\inst12|Equal0~2_combout ),
	.datab(\inst12|fsm_state.FSM_START~q ),
	.datac(\inst12|fsm_state.FSM_SEND~q ),
	.datad(\inst12|Selector3~0_combout ),
	.cin(gnd),
	.combout(\inst12|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Selector2~0 .lut_mask = 16'h88F8;
defparam \inst12|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N7
dffeas \inst12|fsm_state.FSM_SEND (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst12|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_btn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|fsm_state.FSM_SEND~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|fsm_state.FSM_SEND .is_wysiwyg = "true";
defparam \inst12|fsm_state.FSM_SEND .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N16
cycloneive_lcell_comb \inst12|Selector0~0 (
// Equation(s):
// \inst12|Selector0~0_combout  = (\inst12|bit_counter [0] & (!\inst12|bit_counter [2] & (!\inst12|bit_counter [1] & !\inst12|bit_counter [3])))

	.dataa(\inst12|bit_counter [0]),
	.datab(\inst12|bit_counter [2]),
	.datac(\inst12|bit_counter [1]),
	.datad(\inst12|bit_counter [3]),
	.cin(gnd),
	.combout(\inst12|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Selector0~0 .lut_mask = 16'h0002;
defparam \inst12|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N24
cycloneive_lcell_comb \inst12|Selector3~1 (
// Equation(s):
// \inst12|Selector3~1_combout  = (\inst12|fsm_state.FSM_SEND~q  & ((\inst12|Selector3~0_combout ) # ((\inst12|fsm_state.FSM_STOP~q  & !\inst12|Selector0~0_combout )))) # (!\inst12|fsm_state.FSM_SEND~q  & (((\inst12|fsm_state.FSM_STOP~q  & 
// !\inst12|Selector0~0_combout ))))

	.dataa(\inst12|fsm_state.FSM_SEND~q ),
	.datab(\inst12|Selector3~0_combout ),
	.datac(\inst12|fsm_state.FSM_STOP~q ),
	.datad(\inst12|Selector0~0_combout ),
	.cin(gnd),
	.combout(\inst12|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Selector3~1 .lut_mask = 16'h88F8;
defparam \inst12|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N25
dffeas \inst12|fsm_state.FSM_STOP (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst12|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_btn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|fsm_state.FSM_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|fsm_state.FSM_STOP .is_wysiwyg = "true";
defparam \inst12|fsm_state.FSM_STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N0
cycloneive_lcell_comb \inst12|fsm_state~9 (
// Equation(s):
// \inst12|fsm_state~9_combout  = ((!\inst12|fsm_state.FSM_IDLE~q  & !\inst16|state.UART_send_start~q )) # (!\reset_btn~input_o )

	.dataa(\inst12|fsm_state.FSM_IDLE~q ),
	.datab(gnd),
	.datac(\reset_btn~input_o ),
	.datad(\inst16|state.UART_send_start~q ),
	.cin(gnd),
	.combout(\inst12|fsm_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|fsm_state~9 .lut_mask = 16'h0F5F;
defparam \inst12|fsm_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N10
cycloneive_lcell_comb \inst12|fsm_state~10 (
// Equation(s):
// \inst12|fsm_state~10_combout  = (!\inst12|fsm_state~9_combout  & ((!\inst12|Selector0~0_combout ) # (!\inst12|fsm_state.FSM_STOP~q )))

	.dataa(gnd),
	.datab(\inst12|fsm_state.FSM_STOP~q ),
	.datac(\inst12|Selector0~0_combout ),
	.datad(\inst12|fsm_state~9_combout ),
	.cin(gnd),
	.combout(\inst12|fsm_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|fsm_state~10 .lut_mask = 16'h003F;
defparam \inst12|fsm_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N11
dffeas \inst12|fsm_state.FSM_IDLE (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst12|fsm_state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|fsm_state.FSM_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|fsm_state.FSM_IDLE .is_wysiwyg = "true";
defparam \inst12|fsm_state.FSM_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N14
cycloneive_lcell_comb \inst16|Add0~2 (
// Equation(s):
// \inst16|Add0~2_combout  = (\inst16|count_mem [1] & (!\inst16|Add0~1 )) # (!\inst16|count_mem [1] & ((\inst16|Add0~1 ) # (GND)))
// \inst16|Add0~3  = CARRY((!\inst16|Add0~1 ) # (!\inst16|count_mem [1]))

	.dataa(gnd),
	.datab(\inst16|count_mem [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add0~1 ),
	.combout(\inst16|Add0~2_combout ),
	.cout(\inst16|Add0~3 ));
// synopsys translate_off
defparam \inst16|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst16|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N16
cycloneive_lcell_comb \inst16|Add0~4 (
// Equation(s):
// \inst16|Add0~4_combout  = (\inst16|count_mem [2] & (\inst16|Add0~3  $ (GND))) # (!\inst16|count_mem [2] & (!\inst16|Add0~3  & VCC))
// \inst16|Add0~5  = CARRY((\inst16|count_mem [2] & !\inst16|Add0~3 ))

	.dataa(gnd),
	.datab(\inst16|count_mem [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add0~3 ),
	.combout(\inst16|Add0~4_combout ),
	.cout(\inst16|Add0~5 ));
// synopsys translate_off
defparam \inst16|Add0~4 .lut_mask = 16'hC30C;
defparam \inst16|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N18
cycloneive_lcell_comb \inst16|Add0~6 (
// Equation(s):
// \inst16|Add0~6_combout  = (\inst16|count_mem [3] & (!\inst16|Add0~5 )) # (!\inst16|count_mem [3] & ((\inst16|Add0~5 ) # (GND)))
// \inst16|Add0~7  = CARRY((!\inst16|Add0~5 ) # (!\inst16|count_mem [3]))

	.dataa(\inst16|count_mem [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add0~5 ),
	.combout(\inst16|Add0~6_combout ),
	.cout(\inst16|Add0~7 ));
// synopsys translate_off
defparam \inst16|Add0~6 .lut_mask = 16'h5A5F;
defparam \inst16|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N6
cycloneive_lcell_comb \inst16|count_mem[3]~25 (
// Equation(s):
// \inst16|count_mem[3]~25_combout  = (\inst16|count_mem[13]~3_combout  & ((\inst16|count_mem [3]) # ((\inst16|Add0~6_combout  & \inst16|count_mem[0]~10_combout )))) # (!\inst16|count_mem[13]~3_combout  & (\inst16|Add0~6_combout  & 
// ((\inst16|count_mem[0]~10_combout ))))

	.dataa(\inst16|count_mem[13]~3_combout ),
	.datab(\inst16|Add0~6_combout ),
	.datac(\inst16|count_mem [3]),
	.datad(\inst16|count_mem[0]~10_combout ),
	.cin(gnd),
	.combout(\inst16|count_mem[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|count_mem[3]~25 .lut_mask = 16'hECA0;
defparam \inst16|count_mem[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N7
dffeas \inst16|count_mem[3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|count_mem[3]~25_combout ),
	.asdata(vcc),
	.clrn(\reset_btn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|count_mem [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|count_mem[3] .is_wysiwyg = "true";
defparam \inst16|count_mem[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N20
cycloneive_lcell_comb \inst16|Add0~8 (
// Equation(s):
// \inst16|Add0~8_combout  = (\inst16|count_mem [4] & (\inst16|Add0~7  $ (GND))) # (!\inst16|count_mem [4] & (!\inst16|Add0~7  & VCC))
// \inst16|Add0~9  = CARRY((\inst16|count_mem [4] & !\inst16|Add0~7 ))

	.dataa(\inst16|count_mem [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add0~7 ),
	.combout(\inst16|Add0~8_combout ),
	.cout(\inst16|Add0~9 ));
// synopsys translate_off
defparam \inst16|Add0~8 .lut_mask = 16'hA50A;
defparam \inst16|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N24
cycloneive_lcell_comb \inst16|count_mem[4]~24 (
// Equation(s):
// \inst16|count_mem[4]~24_combout  = (\inst16|Add0~8_combout  & ((\inst16|count_mem[0]~10_combout ) # ((\inst16|count_mem[13]~3_combout  & \inst16|count_mem [4])))) # (!\inst16|Add0~8_combout  & (\inst16|count_mem[13]~3_combout  & (\inst16|count_mem [4])))

	.dataa(\inst16|Add0~8_combout ),
	.datab(\inst16|count_mem[13]~3_combout ),
	.datac(\inst16|count_mem [4]),
	.datad(\inst16|count_mem[0]~10_combout ),
	.cin(gnd),
	.combout(\inst16|count_mem[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|count_mem[4]~24 .lut_mask = 16'hEAC0;
defparam \inst16|count_mem[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N25
dffeas \inst16|count_mem[4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|count_mem[4]~24_combout ),
	.asdata(vcc),
	.clrn(\reset_btn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|count_mem [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|count_mem[4] .is_wysiwyg = "true";
defparam \inst16|count_mem[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N22
cycloneive_lcell_comb \inst16|Add0~10 (
// Equation(s):
// \inst16|Add0~10_combout  = (\inst16|count_mem [5] & (!\inst16|Add0~9 )) # (!\inst16|count_mem [5] & ((\inst16|Add0~9 ) # (GND)))
// \inst16|Add0~11  = CARRY((!\inst16|Add0~9 ) # (!\inst16|count_mem [5]))

	.dataa(gnd),
	.datab(\inst16|count_mem [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add0~9 ),
	.combout(\inst16|Add0~10_combout ),
	.cout(\inst16|Add0~11 ));
// synopsys translate_off
defparam \inst16|Add0~10 .lut_mask = 16'h3C3F;
defparam \inst16|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N8
cycloneive_lcell_comb \inst16|count_mem[5]~23 (
// Equation(s):
// \inst16|count_mem[5]~23_combout  = (\inst16|count_mem[13]~3_combout  & ((\inst16|count_mem [5]) # ((\inst16|Add0~10_combout  & \inst16|count_mem[0]~10_combout )))) # (!\inst16|count_mem[13]~3_combout  & (\inst16|Add0~10_combout  & 
// ((\inst16|count_mem[0]~10_combout ))))

	.dataa(\inst16|count_mem[13]~3_combout ),
	.datab(\inst16|Add0~10_combout ),
	.datac(\inst16|count_mem [5]),
	.datad(\inst16|count_mem[0]~10_combout ),
	.cin(gnd),
	.combout(\inst16|count_mem[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|count_mem[5]~23 .lut_mask = 16'hECA0;
defparam \inst16|count_mem[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N9
dffeas \inst16|count_mem[5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|count_mem[5]~23_combout ),
	.asdata(vcc),
	.clrn(\reset_btn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|count_mem [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|count_mem[5] .is_wysiwyg = "true";
defparam \inst16|count_mem[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N24
cycloneive_lcell_comb \inst16|Add0~12 (
// Equation(s):
// \inst16|Add0~12_combout  = (\inst16|count_mem [6] & (\inst16|Add0~11  $ (GND))) # (!\inst16|count_mem [6] & (!\inst16|Add0~11  & VCC))
// \inst16|Add0~13  = CARRY((\inst16|count_mem [6] & !\inst16|Add0~11 ))

	.dataa(gnd),
	.datab(\inst16|count_mem [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add0~11 ),
	.combout(\inst16|Add0~12_combout ),
	.cout(\inst16|Add0~13 ));
// synopsys translate_off
defparam \inst16|Add0~12 .lut_mask = 16'hC30C;
defparam \inst16|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N26
cycloneive_lcell_comb \inst16|count_mem[6]~22 (
// Equation(s):
// \inst16|count_mem[6]~22_combout  = (\inst16|count_mem[13]~3_combout  & ((\inst16|count_mem [6]) # ((\inst16|Add0~12_combout  & \inst16|count_mem[0]~10_combout )))) # (!\inst16|count_mem[13]~3_combout  & (\inst16|Add0~12_combout  & 
// ((\inst16|count_mem[0]~10_combout ))))

	.dataa(\inst16|count_mem[13]~3_combout ),
	.datab(\inst16|Add0~12_combout ),
	.datac(\inst16|count_mem [6]),
	.datad(\inst16|count_mem[0]~10_combout ),
	.cin(gnd),
	.combout(\inst16|count_mem[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|count_mem[6]~22 .lut_mask = 16'hECA0;
defparam \inst16|count_mem[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N27
dffeas \inst16|count_mem[6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|count_mem[6]~22_combout ),
	.asdata(vcc),
	.clrn(\reset_btn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|count_mem [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|count_mem[6] .is_wysiwyg = "true";
defparam \inst16|count_mem[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N26
cycloneive_lcell_comb \inst16|Add0~14 (
// Equation(s):
// \inst16|Add0~14_combout  = (\inst16|count_mem [7] & (!\inst16|Add0~13 )) # (!\inst16|count_mem [7] & ((\inst16|Add0~13 ) # (GND)))
// \inst16|Add0~15  = CARRY((!\inst16|Add0~13 ) # (!\inst16|count_mem [7]))

	.dataa(gnd),
	.datab(\inst16|count_mem [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add0~13 ),
	.combout(\inst16|Add0~14_combout ),
	.cout(\inst16|Add0~15 ));
// synopsys translate_off
defparam \inst16|Add0~14 .lut_mask = 16'h3C3F;
defparam \inst16|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N16
cycloneive_lcell_comb \inst16|count_mem[7]~21 (
// Equation(s):
// \inst16|count_mem[7]~21_combout  = (\inst16|count_mem[0]~10_combout  & ((\inst16|Add0~14_combout ) # ((\inst16|count_mem[13]~3_combout  & \inst16|count_mem [7])))) # (!\inst16|count_mem[0]~10_combout  & (\inst16|count_mem[13]~3_combout  & 
// (\inst16|count_mem [7])))

	.dataa(\inst16|count_mem[0]~10_combout ),
	.datab(\inst16|count_mem[13]~3_combout ),
	.datac(\inst16|count_mem [7]),
	.datad(\inst16|Add0~14_combout ),
	.cin(gnd),
	.combout(\inst16|count_mem[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|count_mem[7]~21 .lut_mask = 16'hEAC0;
defparam \inst16|count_mem[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N17
dffeas \inst16|count_mem[7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|count_mem[7]~21_combout ),
	.asdata(vcc),
	.clrn(\reset_btn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|count_mem [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|count_mem[7] .is_wysiwyg = "true";
defparam \inst16|count_mem[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N28
cycloneive_lcell_comb \inst16|Equal0~4 (
// Equation(s):
// \inst16|Equal0~4_combout  = (\inst16|count_mem [7] & (\inst16|count_mem [4] & (\inst16|count_mem [6] & \inst16|count_mem [5])))

	.dataa(\inst16|count_mem [7]),
	.datab(\inst16|count_mem [4]),
	.datac(\inst16|count_mem [6]),
	.datad(\inst16|count_mem [5]),
	.cin(gnd),
	.combout(\inst16|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Equal0~4 .lut_mask = 16'h8000;
defparam \inst16|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N28
cycloneive_lcell_comb \inst16|Add0~16 (
// Equation(s):
// \inst16|Add0~16_combout  = (\inst16|count_mem [8] & (\inst16|Add0~15  $ (GND))) # (!\inst16|count_mem [8] & (!\inst16|Add0~15  & VCC))
// \inst16|Add0~17  = CARRY((\inst16|count_mem [8] & !\inst16|Add0~15 ))

	.dataa(\inst16|count_mem [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add0~15 ),
	.combout(\inst16|Add0~16_combout ),
	.cout(\inst16|Add0~17 ));
// synopsys translate_off
defparam \inst16|Add0~16 .lut_mask = 16'hA50A;
defparam \inst16|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N16
cycloneive_lcell_comb \inst16|count_mem[8]~20 (
// Equation(s):
// \inst16|count_mem[8]~20_combout  = (\inst16|Add0~16_combout  & ((\inst16|count_mem[0]~10_combout ) # ((\inst16|count_mem[13]~3_combout  & \inst16|count_mem [8])))) # (!\inst16|Add0~16_combout  & (\inst16|count_mem[13]~3_combout  & (\inst16|count_mem 
// [8])))

	.dataa(\inst16|Add0~16_combout ),
	.datab(\inst16|count_mem[13]~3_combout ),
	.datac(\inst16|count_mem [8]),
	.datad(\inst16|count_mem[0]~10_combout ),
	.cin(gnd),
	.combout(\inst16|count_mem[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|count_mem[8]~20 .lut_mask = 16'hEAC0;
defparam \inst16|count_mem[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N17
dffeas \inst16|count_mem[8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|count_mem[8]~20_combout ),
	.asdata(vcc),
	.clrn(\reset_btn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|count_mem [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|count_mem[8] .is_wysiwyg = "true";
defparam \inst16|count_mem[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N30
cycloneive_lcell_comb \inst16|Add0~18 (
// Equation(s):
// \inst16|Add0~18_combout  = (\inst16|count_mem [9] & (!\inst16|Add0~17 )) # (!\inst16|count_mem [9] & ((\inst16|Add0~17 ) # (GND)))
// \inst16|Add0~19  = CARRY((!\inst16|Add0~17 ) # (!\inst16|count_mem [9]))

	.dataa(\inst16|count_mem [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add0~17 ),
	.combout(\inst16|Add0~18_combout ),
	.cout(\inst16|Add0~19 ));
// synopsys translate_off
defparam \inst16|Add0~18 .lut_mask = 16'h5A5F;
defparam \inst16|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N10
cycloneive_lcell_comb \inst16|count_mem[9]~19 (
// Equation(s):
// \inst16|count_mem[9]~19_combout  = (\inst16|Add0~18_combout  & ((\inst16|count_mem[0]~10_combout ) # ((\inst16|count_mem[13]~3_combout  & \inst16|count_mem [9])))) # (!\inst16|Add0~18_combout  & (\inst16|count_mem[13]~3_combout  & (\inst16|count_mem 
// [9])))

	.dataa(\inst16|Add0~18_combout ),
	.datab(\inst16|count_mem[13]~3_combout ),
	.datac(\inst16|count_mem [9]),
	.datad(\inst16|count_mem[0]~10_combout ),
	.cin(gnd),
	.combout(\inst16|count_mem[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|count_mem[9]~19 .lut_mask = 16'hEAC0;
defparam \inst16|count_mem[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N11
dffeas \inst16|count_mem[9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|count_mem[9]~19_combout ),
	.asdata(vcc),
	.clrn(\reset_btn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|count_mem [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|count_mem[9] .is_wysiwyg = "true";
defparam \inst16|count_mem[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N0
cycloneive_lcell_comb \inst16|Add0~20 (
// Equation(s):
// \inst16|Add0~20_combout  = (\inst16|count_mem [10] & (\inst16|Add0~19  $ (GND))) # (!\inst16|count_mem [10] & (!\inst16|Add0~19  & VCC))
// \inst16|Add0~21  = CARRY((\inst16|count_mem [10] & !\inst16|Add0~19 ))

	.dataa(gnd),
	.datab(\inst16|count_mem [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add0~19 ),
	.combout(\inst16|Add0~20_combout ),
	.cout(\inst16|Add0~21 ));
// synopsys translate_off
defparam \inst16|Add0~20 .lut_mask = 16'hC30C;
defparam \inst16|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N4
cycloneive_lcell_comb \inst16|count_mem[10]~18 (
// Equation(s):
// \inst16|count_mem[10]~18_combout  = (\inst16|Add0~20_combout  & ((\inst16|count_mem[0]~10_combout ) # ((\inst16|count_mem[13]~3_combout  & \inst16|count_mem [10])))) # (!\inst16|Add0~20_combout  & (\inst16|count_mem[13]~3_combout  & (\inst16|count_mem 
// [10])))

	.dataa(\inst16|Add0~20_combout ),
	.datab(\inst16|count_mem[13]~3_combout ),
	.datac(\inst16|count_mem [10]),
	.datad(\inst16|count_mem[0]~10_combout ),
	.cin(gnd),
	.combout(\inst16|count_mem[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|count_mem[10]~18 .lut_mask = 16'hEAC0;
defparam \inst16|count_mem[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N5
dffeas \inst16|count_mem[10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|count_mem[10]~18_combout ),
	.asdata(vcc),
	.clrn(\reset_btn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|count_mem [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|count_mem[10] .is_wysiwyg = "true";
defparam \inst16|count_mem[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N2
cycloneive_lcell_comb \inst16|Add0~22 (
// Equation(s):
// \inst16|Add0~22_combout  = (\inst16|count_mem [11] & (!\inst16|Add0~21 )) # (!\inst16|count_mem [11] & ((\inst16|Add0~21 ) # (GND)))
// \inst16|Add0~23  = CARRY((!\inst16|Add0~21 ) # (!\inst16|count_mem [11]))

	.dataa(gnd),
	.datab(\inst16|count_mem [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add0~21 ),
	.combout(\inst16|Add0~22_combout ),
	.cout(\inst16|Add0~23 ));
// synopsys translate_off
defparam \inst16|Add0~22 .lut_mask = 16'h3C3F;
defparam \inst16|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N30
cycloneive_lcell_comb \inst16|count_mem[11]~17 (
// Equation(s):
// \inst16|count_mem[11]~17_combout  = (\inst16|Add0~22_combout  & ((\inst16|count_mem[0]~10_combout ) # ((\inst16|count_mem[13]~3_combout  & \inst16|count_mem [11])))) # (!\inst16|Add0~22_combout  & (\inst16|count_mem[13]~3_combout  & (\inst16|count_mem 
// [11])))

	.dataa(\inst16|Add0~22_combout ),
	.datab(\inst16|count_mem[13]~3_combout ),
	.datac(\inst16|count_mem [11]),
	.datad(\inst16|count_mem[0]~10_combout ),
	.cin(gnd),
	.combout(\inst16|count_mem[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|count_mem[11]~17 .lut_mask = 16'hEAC0;
defparam \inst16|count_mem[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N31
dffeas \inst16|count_mem[11] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|count_mem[11]~17_combout ),
	.asdata(vcc),
	.clrn(\reset_btn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|count_mem [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|count_mem[11] .is_wysiwyg = "true";
defparam \inst16|count_mem[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N6
cycloneive_lcell_comb \inst16|Equal0~3 (
// Equation(s):
// \inst16|Equal0~3_combout  = (\inst16|count_mem [11] & (\inst16|count_mem [8] & (\inst16|count_mem [10] & \inst16|count_mem [9])))

	.dataa(\inst16|count_mem [11]),
	.datab(\inst16|count_mem [8]),
	.datac(\inst16|count_mem [10]),
	.datad(\inst16|count_mem [9]),
	.cin(gnd),
	.combout(\inst16|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Equal0~3 .lut_mask = 16'h8000;
defparam \inst16|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N4
cycloneive_lcell_comb \inst16|Add0~24 (
// Equation(s):
// \inst16|Add0~24_combout  = (\inst16|count_mem [12] & (\inst16|Add0~23  $ (GND))) # (!\inst16|count_mem [12] & (!\inst16|Add0~23  & VCC))
// \inst16|Add0~25  = CARRY((\inst16|count_mem [12] & !\inst16|Add0~23 ))

	.dataa(\inst16|count_mem [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add0~23 ),
	.combout(\inst16|Add0~24_combout ),
	.cout(\inst16|Add0~25 ));
// synopsys translate_off
defparam \inst16|Add0~24 .lut_mask = 16'hA50A;
defparam \inst16|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N26
cycloneive_lcell_comb \inst16|count_mem[12]~16 (
// Equation(s):
// \inst16|count_mem[12]~16_combout  = (\inst16|Add0~24_combout  & ((\inst16|count_mem[0]~10_combout ) # ((\inst16|count_mem[13]~3_combout  & \inst16|count_mem [12])))) # (!\inst16|Add0~24_combout  & (\inst16|count_mem[13]~3_combout  & (\inst16|count_mem 
// [12])))

	.dataa(\inst16|Add0~24_combout ),
	.datab(\inst16|count_mem[13]~3_combout ),
	.datac(\inst16|count_mem [12]),
	.datad(\inst16|count_mem[0]~10_combout ),
	.cin(gnd),
	.combout(\inst16|count_mem[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|count_mem[12]~16 .lut_mask = 16'hEAC0;
defparam \inst16|count_mem[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N27
dffeas \inst16|count_mem[12] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|count_mem[12]~16_combout ),
	.asdata(vcc),
	.clrn(\reset_btn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|count_mem [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|count_mem[12] .is_wysiwyg = "true";
defparam \inst16|count_mem[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N6
cycloneive_lcell_comb \inst16|Add0~26 (
// Equation(s):
// \inst16|Add0~26_combout  = (\inst16|count_mem [13] & (!\inst16|Add0~25 )) # (!\inst16|count_mem [13] & ((\inst16|Add0~25 ) # (GND)))
// \inst16|Add0~27  = CARRY((!\inst16|Add0~25 ) # (!\inst16|count_mem [13]))

	.dataa(\inst16|count_mem [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add0~25 ),
	.combout(\inst16|Add0~26_combout ),
	.cout(\inst16|Add0~27 ));
// synopsys translate_off
defparam \inst16|Add0~26 .lut_mask = 16'h5A5F;
defparam \inst16|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N16
cycloneive_lcell_comb \inst16|count_mem[13]~15 (
// Equation(s):
// \inst16|count_mem[13]~15_combout  = (\inst16|Add0~26_combout  & ((\inst16|count_mem[0]~10_combout ) # ((\inst16|count_mem[13]~3_combout  & \inst16|count_mem [13])))) # (!\inst16|Add0~26_combout  & (\inst16|count_mem[13]~3_combout  & (\inst16|count_mem 
// [13])))

	.dataa(\inst16|Add0~26_combout ),
	.datab(\inst16|count_mem[13]~3_combout ),
	.datac(\inst16|count_mem [13]),
	.datad(\inst16|count_mem[0]~10_combout ),
	.cin(gnd),
	.combout(\inst16|count_mem[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|count_mem[13]~15 .lut_mask = 16'hEAC0;
defparam \inst16|count_mem[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N17
dffeas \inst16|count_mem[13] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|count_mem[13]~15_combout ),
	.asdata(vcc),
	.clrn(\reset_btn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|count_mem [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|count_mem[13] .is_wysiwyg = "true";
defparam \inst16|count_mem[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N8
cycloneive_lcell_comb \inst16|Add0~28 (
// Equation(s):
// \inst16|Add0~28_combout  = (\inst16|count_mem [14] & (\inst16|Add0~27  $ (GND))) # (!\inst16|count_mem [14] & (!\inst16|Add0~27  & VCC))
// \inst16|Add0~29  = CARRY((\inst16|count_mem [14] & !\inst16|Add0~27 ))

	.dataa(\inst16|count_mem [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add0~27 ),
	.combout(\inst16|Add0~28_combout ),
	.cout(\inst16|Add0~29 ));
// synopsys translate_off
defparam \inst16|Add0~28 .lut_mask = 16'hA50A;
defparam \inst16|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N10
cycloneive_lcell_comb \inst16|count_mem[14]~14 (
// Equation(s):
// \inst16|count_mem[14]~14_combout  = (\inst16|Add0~28_combout  & ((\inst16|count_mem[0]~10_combout ) # ((\inst16|count_mem[13]~3_combout  & \inst16|count_mem [14])))) # (!\inst16|Add0~28_combout  & (\inst16|count_mem[13]~3_combout  & (\inst16|count_mem 
// [14])))

	.dataa(\inst16|Add0~28_combout ),
	.datab(\inst16|count_mem[13]~3_combout ),
	.datac(\inst16|count_mem [14]),
	.datad(\inst16|count_mem[0]~10_combout ),
	.cin(gnd),
	.combout(\inst16|count_mem[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|count_mem[14]~14 .lut_mask = 16'hEAC0;
defparam \inst16|count_mem[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N11
dffeas \inst16|count_mem[14] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|count_mem[14]~14_combout ),
	.asdata(vcc),
	.clrn(\reset_btn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|count_mem [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|count_mem[14] .is_wysiwyg = "true";
defparam \inst16|count_mem[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N10
cycloneive_lcell_comb \inst16|Add0~30 (
// Equation(s):
// \inst16|Add0~30_combout  = (\inst16|count_mem [15] & (!\inst16|Add0~29 )) # (!\inst16|count_mem [15] & ((\inst16|Add0~29 ) # (GND)))
// \inst16|Add0~31  = CARRY((!\inst16|Add0~29 ) # (!\inst16|count_mem [15]))

	.dataa(gnd),
	.datab(\inst16|count_mem [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add0~29 ),
	.combout(\inst16|Add0~30_combout ),
	.cout(\inst16|Add0~31 ));
// synopsys translate_off
defparam \inst16|Add0~30 .lut_mask = 16'h3C3F;
defparam \inst16|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N28
cycloneive_lcell_comb \inst16|count_mem[15]~13 (
// Equation(s):
// \inst16|count_mem[15]~13_combout  = (\inst16|Add0~30_combout  & ((\inst16|count_mem[0]~10_combout ) # ((\inst16|count_mem[13]~3_combout  & \inst16|count_mem [15])))) # (!\inst16|Add0~30_combout  & (\inst16|count_mem[13]~3_combout  & (\inst16|count_mem 
// [15])))

	.dataa(\inst16|Add0~30_combout ),
	.datab(\inst16|count_mem[13]~3_combout ),
	.datac(\inst16|count_mem [15]),
	.datad(\inst16|count_mem[0]~10_combout ),
	.cin(gnd),
	.combout(\inst16|count_mem[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|count_mem[15]~13 .lut_mask = 16'hEAC0;
defparam \inst16|count_mem[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N29
dffeas \inst16|count_mem[15] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|count_mem[15]~13_combout ),
	.asdata(vcc),
	.clrn(\reset_btn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|count_mem [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|count_mem[15] .is_wysiwyg = "true";
defparam \inst16|count_mem[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N22
cycloneive_lcell_comb \inst16|Equal0~1 (
// Equation(s):
// \inst16|Equal0~1_combout  = (\inst16|count_mem [12] & \inst16|count_mem [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst16|count_mem [12]),
	.datad(\inst16|count_mem [13]),
	.cin(gnd),
	.combout(\inst16|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Equal0~1 .lut_mask = 16'hF000;
defparam \inst16|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N26
cycloneive_lcell_comb \inst16|cuenta_vueltas[0]~0 (
// Equation(s):
// \inst16|cuenta_vueltas[0]~0_combout  = \inst16|cuenta_vueltas [0] $ (((!\inst16|LessThan0~0_combout  & (\inst16|state.UART_terminado~q  & \reset_btn~input_o ))))

	.dataa(\inst16|LessThan0~0_combout ),
	.datab(\inst16|state.UART_terminado~q ),
	.datac(\inst16|cuenta_vueltas [0]),
	.datad(\reset_btn~input_o ),
	.cin(gnd),
	.combout(\inst16|cuenta_vueltas[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|cuenta_vueltas[0]~0 .lut_mask = 16'hB4F0;
defparam \inst16|cuenta_vueltas[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N27
dffeas \inst16|cuenta_vueltas[0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|cuenta_vueltas[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|cuenta_vueltas [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|cuenta_vueltas[0] .is_wysiwyg = "true";
defparam \inst16|cuenta_vueltas[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N6
cycloneive_lcell_comb \inst16|count_mem[13]~1 (
// Equation(s):
// \inst16|count_mem[13]~1_combout  = (\inst16|state.UART_mandando~q ) # ((\inst16|state.UART_send_start~q ) # ((!\inst16|cuenta_vueltas [0] & \inst16|state.UART_terminado~q )))

	.dataa(\inst16|cuenta_vueltas [0]),
	.datab(\inst16|state.UART_mandando~q ),
	.datac(\inst16|state.UART_send_start~q ),
	.datad(\inst16|state.UART_terminado~q ),
	.cin(gnd),
	.combout(\inst16|count_mem[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|count_mem[13]~1 .lut_mask = 16'hFDFC;
defparam \inst16|count_mem[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N6
cycloneive_lcell_comb \inst16|count_mem[18]~7 (
// Equation(s):
// \inst16|count_mem[18]~7_combout  = (\inst16|count_mem [18] & ((\inst16|count_mem[13]~0_combout ) # ((\inst16|count_mem[13]~1_combout  & !\inst16|LessThan0~0_combout ))))

	.dataa(\inst16|count_mem [18]),
	.datab(\inst16|count_mem[13]~0_combout ),
	.datac(\inst16|count_mem[13]~1_combout ),
	.datad(\inst16|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst16|count_mem[18]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|count_mem[18]~7 .lut_mask = 16'h88A8;
defparam \inst16|count_mem[18]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N4
cycloneive_lcell_comb \inst16|count_mem[0]~5 (
// Equation(s):
// \inst16|count_mem[0]~5_combout  = (!\inst16|count_mem[13]~3_combout  & (!\inst16|count_mem[13]~4_combout  & ((!\inst16|state.UART_terminado~q ) # (!\inst16|LessThan0~0_combout ))))

	.dataa(\inst16|LessThan0~0_combout ),
	.datab(\inst16|state.UART_terminado~q ),
	.datac(\inst16|count_mem[13]~3_combout ),
	.datad(\inst16|count_mem[13]~4_combout ),
	.cin(gnd),
	.combout(\inst16|count_mem[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|count_mem[0]~5 .lut_mask = 16'h0007;
defparam \inst16|count_mem[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N12
cycloneive_lcell_comb \inst16|Add0~32 (
// Equation(s):
// \inst16|Add0~32_combout  = (\inst16|count_mem [16] & (\inst16|Add0~31  $ (GND))) # (!\inst16|count_mem [16] & (!\inst16|Add0~31  & VCC))
// \inst16|Add0~33  = CARRY((\inst16|count_mem [16] & !\inst16|Add0~31 ))

	.dataa(\inst16|count_mem [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add0~31 ),
	.combout(\inst16|Add0~32_combout ),
	.cout(\inst16|Add0~33 ));
// synopsys translate_off
defparam \inst16|Add0~32 .lut_mask = 16'hA50A;
defparam \inst16|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N2
cycloneive_lcell_comb \inst16|count_mem[16]~12 (
// Equation(s):
// \inst16|count_mem[16]~12_combout  = (\inst16|count_mem[13]~3_combout  & ((\inst16|count_mem [16]) # ((\inst16|Add0~32_combout  & \inst16|count_mem[0]~10_combout )))) # (!\inst16|count_mem[13]~3_combout  & (\inst16|Add0~32_combout  & 
// ((\inst16|count_mem[0]~10_combout ))))

	.dataa(\inst16|count_mem[13]~3_combout ),
	.datab(\inst16|Add0~32_combout ),
	.datac(\inst16|count_mem [16]),
	.datad(\inst16|count_mem[0]~10_combout ),
	.cin(gnd),
	.combout(\inst16|count_mem[16]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|count_mem[16]~12 .lut_mask = 16'hECA0;
defparam \inst16|count_mem[16]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N3
dffeas \inst16|count_mem[16] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|count_mem[16]~12_combout ),
	.asdata(vcc),
	.clrn(\reset_btn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|count_mem [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|count_mem[16] .is_wysiwyg = "true";
defparam \inst16|count_mem[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N14
cycloneive_lcell_comb \inst16|Add0~34 (
// Equation(s):
// \inst16|Add0~34_combout  = (\inst16|count_mem [17] & (!\inst16|Add0~33 )) # (!\inst16|count_mem [17] & ((\inst16|Add0~33 ) # (GND)))
// \inst16|Add0~35  = CARRY((!\inst16|Add0~33 ) # (!\inst16|count_mem [17]))

	.dataa(gnd),
	.datab(\inst16|count_mem [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add0~33 ),
	.combout(\inst16|Add0~34_combout ),
	.cout(\inst16|Add0~35 ));
// synopsys translate_off
defparam \inst16|Add0~34 .lut_mask = 16'h3C3F;
defparam \inst16|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N20
cycloneive_lcell_comb \inst16|count_mem[17]~11 (
// Equation(s):
// \inst16|count_mem[17]~11_combout  = (\inst16|count_mem[13]~3_combout  & ((\inst16|count_mem [17]) # ((\inst16|Add0~34_combout  & \inst16|count_mem[0]~10_combout )))) # (!\inst16|count_mem[13]~3_combout  & (\inst16|Add0~34_combout  & 
// ((\inst16|count_mem[0]~10_combout ))))

	.dataa(\inst16|count_mem[13]~3_combout ),
	.datab(\inst16|Add0~34_combout ),
	.datac(\inst16|count_mem [17]),
	.datad(\inst16|count_mem[0]~10_combout ),
	.cin(gnd),
	.combout(\inst16|count_mem[17]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|count_mem[17]~11 .lut_mask = 16'hECA0;
defparam \inst16|count_mem[17]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N21
dffeas \inst16|count_mem[17] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|count_mem[17]~11_combout ),
	.asdata(vcc),
	.clrn(\reset_btn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|count_mem [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|count_mem[17] .is_wysiwyg = "true";
defparam \inst16|count_mem[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N16
cycloneive_lcell_comb \inst16|Add0~36 (
// Equation(s):
// \inst16|Add0~36_combout  = (\inst16|count_mem [18] & (\inst16|Add0~35  $ (GND))) # (!\inst16|count_mem [18] & (!\inst16|Add0~35  & VCC))
// \inst16|Add0~37  = CARRY((\inst16|count_mem [18] & !\inst16|Add0~35 ))

	.dataa(\inst16|count_mem [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add0~35 ),
	.combout(\inst16|Add0~36_combout ),
	.cout(\inst16|Add0~37 ));
// synopsys translate_off
defparam \inst16|Add0~36 .lut_mask = 16'hA50A;
defparam \inst16|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N30
cycloneive_lcell_comb \inst16|count_mem[18]~8 (
// Equation(s):
// \inst16|count_mem[18]~8_combout  = (\inst16|count_mem[18]~7_combout ) # ((\inst16|WideOr11~1_combout  & (\inst16|count_mem[0]~5_combout  & \inst16|Add0~36_combout )))

	.dataa(\inst16|count_mem[18]~7_combout ),
	.datab(\inst16|WideOr11~1_combout ),
	.datac(\inst16|count_mem[0]~5_combout ),
	.datad(\inst16|Add0~36_combout ),
	.cin(gnd),
	.combout(\inst16|count_mem[18]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|count_mem[18]~8 .lut_mask = 16'hEAAA;
defparam \inst16|count_mem[18]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N31
dffeas \inst16|count_mem[18] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|count_mem[18]~8_combout ),
	.asdata(vcc),
	.clrn(\reset_btn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|count_mem [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|count_mem[18] .is_wysiwyg = "true";
defparam \inst16|count_mem[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N14
cycloneive_lcell_comb \inst16|count_mem[19]~2 (
// Equation(s):
// \inst16|count_mem[19]~2_combout  = (\inst16|count_mem [19] & ((\inst16|count_mem[13]~0_combout ) # ((\inst16|count_mem[13]~1_combout  & !\inst16|LessThan0~0_combout ))))

	.dataa(\inst16|count_mem [19]),
	.datab(\inst16|count_mem[13]~0_combout ),
	.datac(\inst16|count_mem[13]~1_combout ),
	.datad(\inst16|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst16|count_mem[19]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|count_mem[19]~2 .lut_mask = 16'h88A8;
defparam \inst16|count_mem[19]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N18
cycloneive_lcell_comb \inst16|Add0~38 (
// Equation(s):
// \inst16|Add0~38_combout  = \inst16|count_mem [19] $ (\inst16|Add0~37 )

	.dataa(\inst16|count_mem [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst16|Add0~37 ),
	.combout(\inst16|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Add0~38 .lut_mask = 16'h5A5A;
defparam \inst16|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N8
cycloneive_lcell_comb \inst16|count_mem[19]~6 (
// Equation(s):
// \inst16|count_mem[19]~6_combout  = (\inst16|count_mem[19]~2_combout ) # ((\inst16|WideOr11~1_combout  & (\inst16|count_mem[0]~5_combout  & \inst16|Add0~38_combout )))

	.dataa(\inst16|WideOr11~1_combout ),
	.datab(\inst16|count_mem[19]~2_combout ),
	.datac(\inst16|count_mem[0]~5_combout ),
	.datad(\inst16|Add0~38_combout ),
	.cin(gnd),
	.combout(\inst16|count_mem[19]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|count_mem[19]~6 .lut_mask = 16'hECCC;
defparam \inst16|count_mem[19]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N9
dffeas \inst16|count_mem[19] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|count_mem[19]~6_combout ),
	.asdata(vcc),
	.clrn(\reset_btn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|count_mem [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|count_mem[19] .is_wysiwyg = "true";
defparam \inst16|count_mem[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N24
cycloneive_lcell_comb \inst16|Equal0~0 (
// Equation(s):
// \inst16|Equal0~0_combout  = (\inst16|count_mem [18] & (\inst16|count_mem [16] & (\inst16|count_mem [19] & \inst16|count_mem [17])))

	.dataa(\inst16|count_mem [18]),
	.datab(\inst16|count_mem [16]),
	.datac(\inst16|count_mem [19]),
	.datad(\inst16|count_mem [17]),
	.cin(gnd),
	.combout(\inst16|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Equal0~0 .lut_mask = 16'h8000;
defparam \inst16|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N12
cycloneive_lcell_comb \inst16|Equal0~2 (
// Equation(s):
// \inst16|Equal0~2_combout  = (\inst16|count_mem [14] & (\inst16|count_mem [15] & (\inst16|Equal0~1_combout  & \inst16|Equal0~0_combout )))

	.dataa(\inst16|count_mem [14]),
	.datab(\inst16|count_mem [15]),
	.datac(\inst16|Equal0~1_combout ),
	.datad(\inst16|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst16|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Equal0~2 .lut_mask = 16'h8000;
defparam \inst16|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N2
cycloneive_lcell_comb \inst16|Equal0~5 (
// Equation(s):
// \inst16|Equal0~5_combout  = (\inst16|count_mem [3] & (\inst16|Equal0~4_combout  & (\inst16|Equal0~3_combout  & \inst16|Equal0~2_combout )))

	.dataa(\inst16|count_mem [3]),
	.datab(\inst16|Equal0~4_combout ),
	.datac(\inst16|Equal0~3_combout ),
	.datad(\inst16|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst16|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Equal0~5 .lut_mask = 16'h8000;
defparam \inst16|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N12
cycloneive_lcell_comb \inst16|LessThan0~0 (
// Equation(s):
// \inst16|LessThan0~0_combout  = (\inst16|Equal0~5_combout  & ((\inst16|count_mem [1]) # (\inst16|count_mem [2])))

	.dataa(gnd),
	.datab(\inst16|count_mem [1]),
	.datac(\inst16|count_mem [2]),
	.datad(\inst16|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst16|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LessThan0~0 .lut_mask = 16'hFC00;
defparam \inst16|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N0
cycloneive_lcell_comb \inst16|Selector14~0 (
// Equation(s):
// \inst16|Selector14~0_combout  = (!\inst16|LessThan0~0_combout  & ((\inst16|state.UART_send_start~q ) # ((\inst12|fsm_state.FSM_IDLE~q  & \inst16|state.UART_mandando~q ))))

	.dataa(\inst12|fsm_state.FSM_IDLE~q ),
	.datab(\inst16|LessThan0~0_combout ),
	.datac(\inst16|state.UART_mandando~q ),
	.datad(\inst16|state.UART_send_start~q ),
	.cin(gnd),
	.combout(\inst16|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector14~0 .lut_mask = 16'h3320;
defparam \inst16|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N1
dffeas \inst16|state.UART_mandando (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\reset_btn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|state.UART_mandando~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|state.UART_mandando .is_wysiwyg = "true";
defparam \inst16|state.UART_mandando .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N12
cycloneive_lcell_comb \inst16|state~12 (
// Equation(s):
// \inst16|state~12_combout  = (!\inst12|fsm_state.FSM_IDLE~q  & (\inst16|state.UART_mandando~q  & !\inst16|LessThan0~0_combout ))

	.dataa(\inst12|fsm_state.FSM_IDLE~q ),
	.datab(\inst16|state.UART_mandando~q ),
	.datac(\inst16|LessThan0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst16|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|state~12 .lut_mask = 16'h0404;
defparam \inst16|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N13
dffeas \inst16|state.UART_terminado (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|state~12_combout ),
	.asdata(vcc),
	.clrn(\reset_btn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|state.UART_terminado~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|state.UART_terminado .is_wysiwyg = "true";
defparam \inst16|state.UART_terminado .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N2
cycloneive_lcell_comb \inst16|Selector13~0 (
// Equation(s):
// \inst16|Selector13~0_combout  = (\inst16|state.UART_terminado~q  & (((\inst16|state.escritura~q  & \inst4|state.fin~q )) # (!\inst16|LessThan0~0_combout ))) # (!\inst16|state.UART_terminado~q  & (\inst16|state.escritura~q  & ((\inst4|state.fin~q ))))

	.dataa(\inst16|state.UART_terminado~q ),
	.datab(\inst16|state.escritura~q ),
	.datac(\inst16|LessThan0~0_combout ),
	.datad(\inst4|state.fin~q ),
	.cin(gnd),
	.combout(\inst16|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector13~0 .lut_mask = 16'hCE0A;
defparam \inst16|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N3
dffeas \inst16|state.UART_send_start (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\reset_btn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|state.UART_send_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|state.UART_send_start .is_wysiwyg = "true";
defparam \inst16|state.UART_send_start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N28
cycloneive_lcell_comb \inst16|WideOr11~1 (
// Equation(s):
// \inst16|WideOr11~1_combout  = (!\inst16|state.UART_send_start~q  & !\inst16|state.UART_mandando~q )

	.dataa(gnd),
	.datab(\inst16|state.UART_send_start~q ),
	.datac(gnd),
	.datad(\inst16|state.UART_mandando~q ),
	.cin(gnd),
	.combout(\inst16|WideOr11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|WideOr11~1 .lut_mask = 16'h0033;
defparam \inst16|WideOr11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N4
cycloneive_lcell_comb \inst16|count_mem[13]~9 (
// Equation(s):
// \inst16|count_mem[13]~9_combout  = (\inst16|state.UART_terminado~q  & (\inst16|Equal0~5_combout  & ((\inst16|count_mem [1]) # (\inst16|count_mem [2]))))

	.dataa(\inst16|state.UART_terminado~q ),
	.datab(\inst16|count_mem [1]),
	.datac(\inst16|count_mem [2]),
	.datad(\inst16|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst16|count_mem[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|count_mem[13]~9 .lut_mask = 16'hA800;
defparam \inst16|count_mem[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N6
cycloneive_lcell_comb \inst16|count_mem[0]~10 (
// Equation(s):
// \inst16|count_mem[0]~10_combout  = (\inst16|WideOr11~1_combout  & (!\inst16|count_mem[13]~9_combout  & (!\inst16|count_mem[13]~3_combout  & !\inst16|count_mem[13]~4_combout )))

	.dataa(\inst16|WideOr11~1_combout ),
	.datab(\inst16|count_mem[13]~9_combout ),
	.datac(\inst16|count_mem[13]~3_combout ),
	.datad(\inst16|count_mem[13]~4_combout ),
	.cin(gnd),
	.combout(\inst16|count_mem[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|count_mem[0]~10 .lut_mask = 16'h0002;
defparam \inst16|count_mem[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N14
cycloneive_lcell_comb \inst16|count_mem[0]~28 (
// Equation(s):
// \inst16|count_mem[0]~28_combout  = (\inst16|count_mem[13]~3_combout  & ((\inst16|count_mem [0]) # ((\inst16|Add0~0_combout  & \inst16|count_mem[0]~10_combout )))) # (!\inst16|count_mem[13]~3_combout  & (\inst16|Add0~0_combout  & 
// ((\inst16|count_mem[0]~10_combout ))))

	.dataa(\inst16|count_mem[13]~3_combout ),
	.datab(\inst16|Add0~0_combout ),
	.datac(\inst16|count_mem [0]),
	.datad(\inst16|count_mem[0]~10_combout ),
	.cin(gnd),
	.combout(\inst16|count_mem[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|count_mem[0]~28 .lut_mask = 16'hECA0;
defparam \inst16|count_mem[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N15
dffeas \inst16|count_mem[0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|count_mem[0]~28_combout ),
	.asdata(vcc),
	.clrn(\reset_btn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|count_mem [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|count_mem[0] .is_wysiwyg = "true";
defparam \inst16|count_mem[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N20
cycloneive_lcell_comb \inst16|count_mem[1]~27 (
// Equation(s):
// \inst16|count_mem[1]~27_combout  = (\inst16|count_mem[13]~3_combout  & ((\inst16|count_mem [1]) # ((\inst16|Add0~2_combout  & \inst16|count_mem[0]~10_combout )))) # (!\inst16|count_mem[13]~3_combout  & (\inst16|Add0~2_combout  & 
// ((\inst16|count_mem[0]~10_combout ))))

	.dataa(\inst16|count_mem[13]~3_combout ),
	.datab(\inst16|Add0~2_combout ),
	.datac(\inst16|count_mem [1]),
	.datad(\inst16|count_mem[0]~10_combout ),
	.cin(gnd),
	.combout(\inst16|count_mem[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|count_mem[1]~27 .lut_mask = 16'hECA0;
defparam \inst16|count_mem[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N21
dffeas \inst16|count_mem[1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|count_mem[1]~27_combout ),
	.asdata(vcc),
	.clrn(\reset_btn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|count_mem [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|count_mem[1] .is_wysiwyg = "true";
defparam \inst16|count_mem[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N24
cycloneive_lcell_comb \inst16|WideOr11~0 (
// Equation(s):
// \inst16|WideOr11~0_combout  = (!\inst16|state.UART_mandando~q  & (!\inst16|state.UART_send_start~q  & !\inst16|state.UART_terminado~q ))

	.dataa(gnd),
	.datab(\inst16|state.UART_mandando~q ),
	.datac(\inst16|state.UART_send_start~q ),
	.datad(\inst16|state.UART_terminado~q ),
	.cin(gnd),
	.combout(\inst16|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|WideOr11~0 .lut_mask = 16'h0003;
defparam \inst16|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N6
cycloneive_lcell_comb \inst16|Selector8~0 (
// Equation(s):
// \inst16|Selector8~0_combout  = ((\inst16|WideOr11~0_combout ) # ((!\inst16|count_mem [1] & !\inst16|count_mem [2]))) # (!\inst16|Equal0~5_combout )

	.dataa(\inst16|count_mem [1]),
	.datab(\inst16|Equal0~5_combout ),
	.datac(\inst16|count_mem [2]),
	.datad(\inst16|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst16|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector8~0 .lut_mask = 16'hFF37;
defparam \inst16|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N7
dffeas \inst16|state.reset_state (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\reset_btn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|state.reset_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|state.reset_state .is_wysiwyg = "true";
defparam \inst16|state.reset_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N0
cycloneive_lcell_comb \inst16|count_mem[13]~0 (
// Equation(s):
// \inst16|count_mem[13]~0_combout  = (\inst16|state.trigger_wait~q ) # (((\inst16|state.wait_done~q ) # (\inst16|state.escritura~q )) # (!\inst16|state.reset_state~q ))

	.dataa(\inst16|state.trigger_wait~q ),
	.datab(\inst16|state.reset_state~q ),
	.datac(\inst16|state.wait_done~q ),
	.datad(\inst16|state.escritura~q ),
	.cin(gnd),
	.combout(\inst16|count_mem[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|count_mem[13]~0 .lut_mask = 16'hFFFB;
defparam \inst16|count_mem[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N8
cycloneive_lcell_comb \inst16|count_mem[13]~3 (
// Equation(s):
// \inst16|count_mem[13]~3_combout  = (\inst16|count_mem[13]~0_combout ) # ((\inst16|count_mem[13]~1_combout  & !\inst16|LessThan0~0_combout ))

	.dataa(\inst16|count_mem[13]~0_combout ),
	.datab(gnd),
	.datac(\inst16|count_mem[13]~1_combout ),
	.datad(\inst16|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst16|count_mem[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|count_mem[13]~3 .lut_mask = 16'hAAFA;
defparam \inst16|count_mem[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N22
cycloneive_lcell_comb \inst16|count_mem[2]~26 (
// Equation(s):
// \inst16|count_mem[2]~26_combout  = (\inst16|count_mem[13]~3_combout  & ((\inst16|count_mem [2]) # ((\inst16|Add0~4_combout  & \inst16|count_mem[0]~10_combout )))) # (!\inst16|count_mem[13]~3_combout  & (\inst16|Add0~4_combout  & 
// ((\inst16|count_mem[0]~10_combout ))))

	.dataa(\inst16|count_mem[13]~3_combout ),
	.datab(\inst16|Add0~4_combout ),
	.datac(\inst16|count_mem [2]),
	.datad(\inst16|count_mem[0]~10_combout ),
	.cin(gnd),
	.combout(\inst16|count_mem[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|count_mem[2]~26 .lut_mask = 16'hECA0;
defparam \inst16|count_mem[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N23
dffeas \inst16|count_mem[2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|count_mem[2]~26_combout ),
	.asdata(vcc),
	.clrn(\reset_btn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|count_mem [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|count_mem[2] .is_wysiwyg = "true";
defparam \inst16|count_mem[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N18
cycloneive_lcell_comb \inst16|Equal0~6 (
// Equation(s):
// \inst16|Equal0~6_combout  = (\inst16|count_mem [2] & (\inst16|count_mem [1] & (\inst16|count_mem [0] & \inst16|Equal0~5_combout )))

	.dataa(\inst16|count_mem [2]),
	.datab(\inst16|count_mem [1]),
	.datac(\inst16|count_mem [0]),
	.datad(\inst16|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst16|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Equal0~6 .lut_mask = 16'h8000;
defparam \inst16|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N14
cycloneive_lcell_comb \inst16|Selector10~0 (
// Equation(s):
// \inst16|Selector10~0_combout  = ((!\inst16|Equal0~6_combout  & \inst16|state.errase~q )) # (!\inst16|state.reset_state~q )

	.dataa(gnd),
	.datab(\inst16|Equal0~6_combout ),
	.datac(\inst16|state.errase~q ),
	.datad(\inst16|state.reset_state~q ),
	.cin(gnd),
	.combout(\inst16|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector10~0 .lut_mask = 16'h30FF;
defparam \inst16|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N15
dffeas \inst16|state.errase (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\reset_btn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|state.errase~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|state.errase .is_wysiwyg = "true";
defparam \inst16|state.errase .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N10
cycloneive_lcell_comb \inst16|count_mem[13]~4 (
// Equation(s):
// \inst16|count_mem[13]~4_combout  = (\inst16|state.errase~q  & \inst16|Equal0~6_combout )

	.dataa(gnd),
	.datab(\inst16|state.errase~q ),
	.datac(gnd),
	.datad(\inst16|Equal0~6_combout ),
	.cin(gnd),
	.combout(\inst16|count_mem[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|count_mem[13]~4 .lut_mask = 16'hCC00;
defparam \inst16|count_mem[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N11
dffeas \inst16|state.wait_done (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|count_mem[13]~4_combout ),
	.asdata(vcc),
	.clrn(\reset_btn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|state.wait_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|state.wait_done .is_wysiwyg = "true";
defparam \inst16|state.wait_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N6
cycloneive_lcell_comb \inst16|Selector9~0 (
// Equation(s):
// \inst16|Selector9~0_combout  = (\inst16|state.wait_done~q ) # ((\inst16|state.trigger_wait~q  & !\inst15|trigger_o~q ))

	.dataa(\inst16|state.wait_done~q ),
	.datab(gnd),
	.datac(\inst16|state.trigger_wait~q ),
	.datad(\inst15|trigger_o~q ),
	.cin(gnd),
	.combout(\inst16|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector9~0 .lut_mask = 16'hAAFA;
defparam \inst16|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N7
dffeas \inst16|state.trigger_wait (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\reset_btn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|state.trigger_wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|state.trigger_wait .is_wysiwyg = "true";
defparam \inst16|state.trigger_wait .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N16
cycloneive_lcell_comb \inst16|Selector12~0 (
// Equation(s):
// \inst16|Selector12~0_combout  = (\inst15|trigger_o~q  & ((\inst16|state.trigger_wait~q ) # ((!\inst4|state.fin~q  & \inst16|state.escritura~q )))) # (!\inst15|trigger_o~q  & (!\inst4|state.fin~q  & (\inst16|state.escritura~q )))

	.dataa(\inst15|trigger_o~q ),
	.datab(\inst4|state.fin~q ),
	.datac(\inst16|state.escritura~q ),
	.datad(\inst16|state.trigger_wait~q ),
	.cin(gnd),
	.combout(\inst16|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector12~0 .lut_mask = 16'hBA30;
defparam \inst16|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N17
dffeas \inst16|state.escritura (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\reset_btn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|state.escritura~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|state.escritura .is_wysiwyg = "true";
defparam \inst16|state.escritura .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N14
cycloneive_lcell_comb \inst16|Selector72~0 (
// Equation(s):
// \inst16|Selector72~0_combout  = (\inst4|vec_salida_lsb [7] & (\inst16|state.escritura~q  & ((\inst4|state.add_increment~q ) # (\inst4|state.escritura_msb~q ))))

	.dataa(\inst4|vec_salida_lsb [7]),
	.datab(\inst4|state.add_increment~q ),
	.datac(\inst4|state.escritura_msb~q ),
	.datad(\inst16|state.escritura~q ),
	.cin(gnd),
	.combout(\inst16|Selector72~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector72~0 .lut_mask = 16'hA800;
defparam \inst16|Selector72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N15
dffeas \inst18|SRAM_DQ[15]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector72~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[15]~reg0 .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N16
cycloneive_lcell_comb \inst18|SRAM_DQ[15]~enfeeder (
// Equation(s):
// \inst18|SRAM_DQ[15]~enfeeder_combout  = \inst16|WideOr11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst16|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst18|SRAM_DQ[15]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|SRAM_DQ[15]~enfeeder .lut_mask = 16'hFF00;
defparam \inst18|SRAM_DQ[15]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N17
dffeas \inst18|SRAM_DQ[15]~en (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst18|SRAM_DQ[15]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\inst16|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[15]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[15]~en .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[15]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X109_Y0_N1
cycloneive_io_ibuf \pix_data[6]~input (
	.i(pix_data[6]),
	.ibar(gnd),
	.o(\pix_data[6]~input_o ));
// synopsys translate_off
defparam \pix_data[6]~input .bus_hold = "false";
defparam \pix_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N22
cycloneive_lcell_comb \inst3|register_0[6]~feeder (
// Equation(s):
// \inst3|register_0[6]~feeder_combout  = \pix_data[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pix_data[6]~input_o ),
	.cin(gnd),
	.combout(\inst3|register_0[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|register_0[6]~feeder .lut_mask = 16'hFF00;
defparam \inst3|register_0[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N23
dffeas \inst3|register_0[6] (
	.clk(!\pix_clk~input_o ),
	.d(\inst3|register_0[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst15|trigger_o~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|register_0[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|register_0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|register_0[6] .is_wysiwyg = "true";
defparam \inst3|register_0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N10
cycloneive_lcell_comb \inst4|data_reg[6]~feeder (
// Equation(s):
// \inst4|data_reg[6]~feeder_combout  = \inst3|register_0 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|register_0 [6]),
	.cin(gnd),
	.combout(\inst4|data_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \inst4|data_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N11
dffeas \inst4|data_reg[6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|data_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|state~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|data_reg[6] .is_wysiwyg = "true";
defparam \inst4|data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N12
cycloneive_lcell_comb \inst4|vec_salida_lsb[6]~feeder (
// Equation(s):
// \inst4|vec_salida_lsb[6]~feeder_combout  = \inst4|data_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|data_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|vec_salida_lsb[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|vec_salida_lsb[6]~feeder .lut_mask = 16'hF0F0;
defparam \inst4|vec_salida_lsb[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N13
dffeas \inst4|vec_salida_lsb[6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|vec_salida_lsb[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Selector27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|vec_salida_lsb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|vec_salida_lsb[6] .is_wysiwyg = "true";
defparam \inst4|vec_salida_lsb[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N24
cycloneive_lcell_comb \inst16|Selector71~0 (
// Equation(s):
// \inst16|Selector71~0_combout  = (\inst4|vec_salida_lsb [6] & (\inst16|state.escritura~q  & ((\inst4|state.escritura_msb~q ) # (\inst4|state.add_increment~q ))))

	.dataa(\inst4|state.escritura_msb~q ),
	.datab(\inst4|state.add_increment~q ),
	.datac(\inst4|vec_salida_lsb [6]),
	.datad(\inst16|state.escritura~q ),
	.cin(gnd),
	.combout(\inst16|Selector71~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector71~0 .lut_mask = 16'hE000;
defparam \inst16|Selector71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N25
dffeas \inst18|SRAM_DQ[14]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector71~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[14]~reg0 .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N12
cycloneive_lcell_comb \inst18|SRAM_DQ[14]~enfeeder (
// Equation(s):
// \inst18|SRAM_DQ[14]~enfeeder_combout  = \inst16|WideOr11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst16|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst18|SRAM_DQ[14]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|SRAM_DQ[14]~enfeeder .lut_mask = 16'hFF00;
defparam \inst18|SRAM_DQ[14]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N13
dffeas \inst18|SRAM_DQ[14]~en (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst18|SRAM_DQ[14]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\inst16|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[14]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[14]~en .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[14]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cycloneive_io_ibuf \pix_data[5]~input (
	.i(pix_data[5]),
	.ibar(gnd),
	.o(\pix_data[5]~input_o ));
// synopsys translate_off
defparam \pix_data[5]~input .bus_hold = "false";
defparam \pix_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N4
cycloneive_lcell_comb \inst3|register_0[5]~feeder (
// Equation(s):
// \inst3|register_0[5]~feeder_combout  = \pix_data[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pix_data[5]~input_o ),
	.cin(gnd),
	.combout(\inst3|register_0[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|register_0[5]~feeder .lut_mask = 16'hFF00;
defparam \inst3|register_0[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N5
dffeas \inst3|register_0[5] (
	.clk(!\pix_clk~input_o ),
	.d(\inst3|register_0[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst15|trigger_o~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|register_0[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|register_0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|register_0[5] .is_wysiwyg = "true";
defparam \inst3|register_0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N12
cycloneive_lcell_comb \inst4|data_reg[5]~feeder (
// Equation(s):
// \inst4|data_reg[5]~feeder_combout  = \inst3|register_0 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|register_0 [5]),
	.cin(gnd),
	.combout(\inst4|data_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \inst4|data_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N13
dffeas \inst4|data_reg[5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|data_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|state~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|data_reg[5] .is_wysiwyg = "true";
defparam \inst4|data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N10
cycloneive_lcell_comb \inst4|vec_salida_lsb[5]~feeder (
// Equation(s):
// \inst4|vec_salida_lsb[5]~feeder_combout  = \inst4|data_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|data_reg [5]),
	.cin(gnd),
	.combout(\inst4|vec_salida_lsb[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|vec_salida_lsb[5]~feeder .lut_mask = 16'hFF00;
defparam \inst4|vec_salida_lsb[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N11
dffeas \inst4|vec_salida_lsb[5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|vec_salida_lsb[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Selector27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|vec_salida_lsb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|vec_salida_lsb[5] .is_wysiwyg = "true";
defparam \inst4|vec_salida_lsb[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N26
cycloneive_lcell_comb \inst16|Selector70~0 (
// Equation(s):
// \inst16|Selector70~0_combout  = (\inst4|vec_salida_lsb [5] & (\inst16|state.escritura~q  & ((\inst4|state.add_increment~q ) # (\inst4|state.escritura_msb~q ))))

	.dataa(\inst4|vec_salida_lsb [5]),
	.datab(\inst4|state.add_increment~q ),
	.datac(\inst4|state.escritura_msb~q ),
	.datad(\inst16|state.escritura~q ),
	.cin(gnd),
	.combout(\inst16|Selector70~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector70~0 .lut_mask = 16'hA800;
defparam \inst16|Selector70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N27
dffeas \inst18|SRAM_DQ[13]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector70~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[13]~reg0 .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N30
cycloneive_lcell_comb \inst18|SRAM_DQ[13]~enfeeder (
// Equation(s):
// \inst18|SRAM_DQ[13]~enfeeder_combout  = \inst16|WideOr11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst16|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst18|SRAM_DQ[13]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|SRAM_DQ[13]~enfeeder .lut_mask = 16'hFF00;
defparam \inst18|SRAM_DQ[13]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N31
dffeas \inst18|SRAM_DQ[13]~en (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst18|SRAM_DQ[13]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\inst16|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[13]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[13]~en .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[13]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N1
cycloneive_io_ibuf \pix_data[4]~input (
	.i(pix_data[4]),
	.ibar(gnd),
	.o(\pix_data[4]~input_o ));
// synopsys translate_off
defparam \pix_data[4]~input .bus_hold = "false";
defparam \pix_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N30
cycloneive_lcell_comb \inst3|register_0[4]~feeder (
// Equation(s):
// \inst3|register_0[4]~feeder_combout  = \pix_data[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pix_data[4]~input_o ),
	.cin(gnd),
	.combout(\inst3|register_0[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|register_0[4]~feeder .lut_mask = 16'hFF00;
defparam \inst3|register_0[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N31
dffeas \inst3|register_0[4] (
	.clk(!\pix_clk~input_o ),
	.d(\inst3|register_0[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst15|trigger_o~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|register_0[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|register_0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|register_0[4] .is_wysiwyg = "true";
defparam \inst3|register_0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N26
cycloneive_lcell_comb \inst4|data_reg[4]~feeder (
// Equation(s):
// \inst4|data_reg[4]~feeder_combout  = \inst3|register_0 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|register_0 [4]),
	.cin(gnd),
	.combout(\inst4|data_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \inst4|data_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N27
dffeas \inst4|data_reg[4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|data_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|state~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|data_reg[4] .is_wysiwyg = "true";
defparam \inst4|data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N8
cycloneive_lcell_comb \inst4|vec_salida_lsb[4]~feeder (
// Equation(s):
// \inst4|vec_salida_lsb[4]~feeder_combout  = \inst4|data_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|data_reg [4]),
	.cin(gnd),
	.combout(\inst4|vec_salida_lsb[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|vec_salida_lsb[4]~feeder .lut_mask = 16'hFF00;
defparam \inst4|vec_salida_lsb[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N9
dffeas \inst4|vec_salida_lsb[4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|vec_salida_lsb[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Selector27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|vec_salida_lsb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|vec_salida_lsb[4] .is_wysiwyg = "true";
defparam \inst4|vec_salida_lsb[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N12
cycloneive_lcell_comb \inst16|Selector69~0 (
// Equation(s):
// \inst16|Selector69~0_combout  = (\inst4|vec_salida_lsb [4] & (\inst16|state.escritura~q  & ((\inst4|state.escritura_msb~q ) # (\inst4|state.add_increment~q ))))

	.dataa(\inst4|state.escritura_msb~q ),
	.datab(\inst4|state.add_increment~q ),
	.datac(\inst4|vec_salida_lsb [4]),
	.datad(\inst16|state.escritura~q ),
	.cin(gnd),
	.combout(\inst16|Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector69~0 .lut_mask = 16'hE000;
defparam \inst16|Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N13
dffeas \inst18|SRAM_DQ[12]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector69~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[12]~reg0 .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N24
cycloneive_lcell_comb \inst18|SRAM_DQ[12]~enfeeder (
// Equation(s):
// \inst18|SRAM_DQ[12]~enfeeder_combout  = \inst16|WideOr11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst16|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst18|SRAM_DQ[12]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|SRAM_DQ[12]~enfeeder .lut_mask = 16'hFF00;
defparam \inst18|SRAM_DQ[12]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N25
dffeas \inst18|SRAM_DQ[12]~en (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst18|SRAM_DQ[12]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\inst16|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[12]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[12]~en .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[12]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N8
cycloneive_io_ibuf \pix_data[3]~input (
	.i(pix_data[3]),
	.ibar(gnd),
	.o(\pix_data[3]~input_o ));
// synopsys translate_off
defparam \pix_data[3]~input .bus_hold = "false";
defparam \pix_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N20
cycloneive_lcell_comb \inst3|register_0[3]~feeder (
// Equation(s):
// \inst3|register_0[3]~feeder_combout  = \pix_data[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pix_data[3]~input_o ),
	.cin(gnd),
	.combout(\inst3|register_0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|register_0[3]~feeder .lut_mask = 16'hFF00;
defparam \inst3|register_0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N21
dffeas \inst3|register_0[3] (
	.clk(!\pix_clk~input_o ),
	.d(\inst3|register_0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst15|trigger_o~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|register_0[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|register_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|register_0[3] .is_wysiwyg = "true";
defparam \inst3|register_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N24
cycloneive_lcell_comb \inst4|data_reg[3]~feeder (
// Equation(s):
// \inst4|data_reg[3]~feeder_combout  = \inst3|register_0 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|register_0 [3]),
	.cin(gnd),
	.combout(\inst4|data_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \inst4|data_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N25
dffeas \inst4|data_reg[3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|data_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|state~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|data_reg[3] .is_wysiwyg = "true";
defparam \inst4|data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N18
cycloneive_lcell_comb \inst4|vec_salida_lsb[3]~feeder (
// Equation(s):
// \inst4|vec_salida_lsb[3]~feeder_combout  = \inst4|data_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|data_reg [3]),
	.cin(gnd),
	.combout(\inst4|vec_salida_lsb[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|vec_salida_lsb[3]~feeder .lut_mask = 16'hFF00;
defparam \inst4|vec_salida_lsb[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N19
dffeas \inst4|vec_salida_lsb[3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|vec_salida_lsb[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Selector27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|vec_salida_lsb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|vec_salida_lsb[3] .is_wysiwyg = "true";
defparam \inst4|vec_salida_lsb[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N6
cycloneive_lcell_comb \inst16|Selector0~0 (
// Equation(s):
// \inst16|Selector0~0_combout  = (\inst4|vec_salida_lsb [3] & (\inst16|state.escritura~q  & ((\inst4|state.add_increment~q ) # (\inst4|state.escritura_msb~q ))))

	.dataa(\inst4|vec_salida_lsb [3]),
	.datab(\inst4|state.add_increment~q ),
	.datac(\inst4|state.escritura_msb~q ),
	.datad(\inst16|state.escritura~q ),
	.cin(gnd),
	.combout(\inst16|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector0~0 .lut_mask = 16'hA800;
defparam \inst16|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N7
dffeas \inst18|SRAM_DQ[11]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[11]~reg0 .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N26
cycloneive_lcell_comb \inst18|SRAM_DQ[11]~enfeeder (
// Equation(s):
// \inst18|SRAM_DQ[11]~enfeeder_combout  = \inst16|WideOr11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst16|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst18|SRAM_DQ[11]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|SRAM_DQ[11]~enfeeder .lut_mask = 16'hFF00;
defparam \inst18|SRAM_DQ[11]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N27
dffeas \inst18|SRAM_DQ[11]~en (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst18|SRAM_DQ[11]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\inst16|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[11]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[11]~en .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[11]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N1
cycloneive_io_ibuf \pix_data[2]~input (
	.i(pix_data[2]),
	.ibar(gnd),
	.o(\pix_data[2]~input_o ));
// synopsys translate_off
defparam \pix_data[2]~input .bus_hold = "false";
defparam \pix_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N2
cycloneive_lcell_comb \inst3|register_0[2]~feeder (
// Equation(s):
// \inst3|register_0[2]~feeder_combout  = \pix_data[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pix_data[2]~input_o ),
	.cin(gnd),
	.combout(\inst3|register_0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|register_0[2]~feeder .lut_mask = 16'hFF00;
defparam \inst3|register_0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N3
dffeas \inst3|register_0[2] (
	.clk(!\pix_clk~input_o ),
	.d(\inst3|register_0[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst15|trigger_o~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|register_0[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|register_0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|register_0[2] .is_wysiwyg = "true";
defparam \inst3|register_0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N18
cycloneive_lcell_comb \inst4|data_reg[2]~feeder (
// Equation(s):
// \inst4|data_reg[2]~feeder_combout  = \inst3|register_0 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|register_0 [2]),
	.cin(gnd),
	.combout(\inst4|data_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \inst4|data_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N19
dffeas \inst4|data_reg[2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|data_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|state~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|data_reg[2] .is_wysiwyg = "true";
defparam \inst4|data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N28
cycloneive_lcell_comb \inst4|vec_salida_lsb[2]~feeder (
// Equation(s):
// \inst4|vec_salida_lsb[2]~feeder_combout  = \inst4|data_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|data_reg [2]),
	.cin(gnd),
	.combout(\inst4|vec_salida_lsb[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|vec_salida_lsb[2]~feeder .lut_mask = 16'hFF00;
defparam \inst4|vec_salida_lsb[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N29
dffeas \inst4|vec_salida_lsb[2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|vec_salida_lsb[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Selector27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|vec_salida_lsb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|vec_salida_lsb[2] .is_wysiwyg = "true";
defparam \inst4|vec_salida_lsb[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N28
cycloneive_lcell_comb \inst16|Selector1~0 (
// Equation(s):
// \inst16|Selector1~0_combout  = (\inst16|state.escritura~q  & (\inst4|vec_salida_lsb [2] & ((\inst4|state.add_increment~q ) # (\inst4|state.escritura_msb~q ))))

	.dataa(\inst16|state.escritura~q ),
	.datab(\inst4|state.add_increment~q ),
	.datac(\inst4|state.escritura_msb~q ),
	.datad(\inst4|vec_salida_lsb [2]),
	.cin(gnd),
	.combout(\inst16|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector1~0 .lut_mask = 16'hA800;
defparam \inst16|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N29
dffeas \inst18|SRAM_DQ[10]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[10]~reg0 .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N8
cycloneive_lcell_comb \inst18|SRAM_DQ[10]~enfeeder (
// Equation(s):
// \inst18|SRAM_DQ[10]~enfeeder_combout  = \inst16|WideOr11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst16|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst18|SRAM_DQ[10]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|SRAM_DQ[10]~enfeeder .lut_mask = 16'hFF00;
defparam \inst18|SRAM_DQ[10]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N9
dffeas \inst18|SRAM_DQ[10]~en (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst18|SRAM_DQ[10]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\inst16|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[10]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[10]~en .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[10]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N15
cycloneive_io_ibuf \pix_data[1]~input (
	.i(pix_data[1]),
	.ibar(gnd),
	.o(\pix_data[1]~input_o ));
// synopsys translate_off
defparam \pix_data[1]~input .bus_hold = "false";
defparam \pix_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y5_N13
dffeas \inst3|register_0[1] (
	.clk(!\pix_clk~input_o ),
	.d(gnd),
	.asdata(\pix_data[1]~input_o ),
	.clrn(!\inst15|trigger_o~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|register_0[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|register_0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|register_0[1] .is_wysiwyg = "true";
defparam \inst3|register_0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N0
cycloneive_lcell_comb \inst4|data_reg[1]~feeder (
// Equation(s):
// \inst4|data_reg[1]~feeder_combout  = \inst3|register_0 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|register_0 [1]),
	.cin(gnd),
	.combout(\inst4|data_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \inst4|data_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N1
dffeas \inst4|data_reg[1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|data_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|state~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|data_reg[1] .is_wysiwyg = "true";
defparam \inst4|data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N14
cycloneive_lcell_comb \inst4|vec_salida_lsb[1]~feeder (
// Equation(s):
// \inst4|vec_salida_lsb[1]~feeder_combout  = \inst4|data_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|data_reg [1]),
	.cin(gnd),
	.combout(\inst4|vec_salida_lsb[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|vec_salida_lsb[1]~feeder .lut_mask = 16'hFF00;
defparam \inst4|vec_salida_lsb[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N15
dffeas \inst4|vec_salida_lsb[1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|vec_salida_lsb[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Selector27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|vec_salida_lsb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|vec_salida_lsb[1] .is_wysiwyg = "true";
defparam \inst4|vec_salida_lsb[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N2
cycloneive_lcell_comb \inst16|Selector2~0 (
// Equation(s):
// \inst16|Selector2~0_combout  = (\inst4|vec_salida_lsb [1] & (\inst16|state.escritura~q  & ((\inst4|state.escritura_msb~q ) # (\inst4|state.add_increment~q ))))

	.dataa(\inst4|state.escritura_msb~q ),
	.datab(\inst4|state.add_increment~q ),
	.datac(\inst4|vec_salida_lsb [1]),
	.datad(\inst16|state.escritura~q ),
	.cin(gnd),
	.combout(\inst16|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector2~0 .lut_mask = 16'hE000;
defparam \inst16|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N3
dffeas \inst18|SRAM_DQ[9]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[9]~reg0 .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N10
cycloneive_lcell_comb \inst18|SRAM_DQ[9]~enfeeder (
// Equation(s):
// \inst18|SRAM_DQ[9]~enfeeder_combout  = \inst16|WideOr11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst16|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst18|SRAM_DQ[9]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|SRAM_DQ[9]~enfeeder .lut_mask = 16'hFF00;
defparam \inst18|SRAM_DQ[9]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N11
dffeas \inst18|SRAM_DQ[9]~en (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst18|SRAM_DQ[9]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\inst16|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[9]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[9]~en .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[9]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N8
cycloneive_io_ibuf \pix_data[0]~input (
	.i(pix_data[0]),
	.ibar(gnd),
	.o(\pix_data[0]~input_o ));
// synopsys translate_off
defparam \pix_data[0]~input .bus_hold = "false";
defparam \pix_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y5_N11
dffeas \inst3|register_0[0] (
	.clk(!\pix_clk~input_o ),
	.d(gnd),
	.asdata(\pix_data[0]~input_o ),
	.clrn(!\inst15|trigger_o~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|register_0[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|register_0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|register_0[0] .is_wysiwyg = "true";
defparam \inst3|register_0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N22
cycloneive_lcell_comb \inst4|data_reg[0]~feeder (
// Equation(s):
// \inst4|data_reg[0]~feeder_combout  = \inst3|register_0 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|register_0 [0]),
	.cin(gnd),
	.combout(\inst4|data_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst4|data_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N23
dffeas \inst4|data_reg[0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|data_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|state~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|data_reg[0] .is_wysiwyg = "true";
defparam \inst4|data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y4_N21
dffeas \inst4|vec_salida_lsb[0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|data_reg [0]),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Selector27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|vec_salida_lsb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|vec_salida_lsb[0] .is_wysiwyg = "true";
defparam \inst4|vec_salida_lsb[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N0
cycloneive_lcell_comb \inst16|Selector3~0 (
// Equation(s):
// \inst16|Selector3~0_combout  = (\inst4|vec_salida_lsb [0] & (\inst16|state.escritura~q  & ((\inst4|state.escritura_msb~q ) # (\inst4|state.add_increment~q ))))

	.dataa(\inst4|state.escritura_msb~q ),
	.datab(\inst4|state.add_increment~q ),
	.datac(\inst4|vec_salida_lsb [0]),
	.datad(\inst16|state.escritura~q ),
	.cin(gnd),
	.combout(\inst16|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector3~0 .lut_mask = 16'hE000;
defparam \inst16|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N1
dffeas \inst18|SRAM_DQ[8]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[8]~reg0 .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N12
cycloneive_lcell_comb \inst18|SRAM_DQ[8]~enfeeder (
// Equation(s):
// \inst18|SRAM_DQ[8]~enfeeder_combout  = \inst16|WideOr11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst16|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst18|SRAM_DQ[8]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|SRAM_DQ[8]~enfeeder .lut_mask = 16'hFF00;
defparam \inst18|SRAM_DQ[8]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N13
dffeas \inst18|SRAM_DQ[8]~en (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst18|SRAM_DQ[8]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\inst16|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[8]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[8]~en .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[8]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N30
cycloneive_lcell_comb \inst16|Selector4~0 (
// Equation(s):
// \inst16|Selector4~0_combout  = (\inst4|data_reg [7] & (\inst16|state.escritura~q  & ((\inst4|state.add_increment~q ) # (\inst4|state.escritura_msb~q ))))

	.dataa(\inst4|state.add_increment~q ),
	.datab(\inst4|data_reg [7]),
	.datac(\inst4|state.escritura_msb~q ),
	.datad(\inst16|state.escritura~q ),
	.cin(gnd),
	.combout(\inst16|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector4~0 .lut_mask = 16'hC800;
defparam \inst16|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N31
dffeas \inst18|SRAM_DQ[7]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[7]~reg0 .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N2
cycloneive_lcell_comb \inst18|SRAM_DQ[7]~enfeeder (
// Equation(s):
// \inst18|SRAM_DQ[7]~enfeeder_combout  = \inst16|WideOr11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst16|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst18|SRAM_DQ[7]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|SRAM_DQ[7]~enfeeder .lut_mask = 16'hFF00;
defparam \inst18|SRAM_DQ[7]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N3
dffeas \inst18|SRAM_DQ[7]~en (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst18|SRAM_DQ[7]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\inst16|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[7]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[7]~en .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[7]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N16
cycloneive_lcell_comb \inst16|Selector5~0 (
// Equation(s):
// \inst16|Selector5~0_combout  = (\inst4|data_reg [6] & (\inst16|state.escritura~q  & ((\inst4|state.add_increment~q ) # (\inst4|state.escritura_msb~q ))))

	.dataa(\inst4|state.add_increment~q ),
	.datab(\inst4|data_reg [6]),
	.datac(\inst4|state.escritura_msb~q ),
	.datad(\inst16|state.escritura~q ),
	.cin(gnd),
	.combout(\inst16|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector5~0 .lut_mask = 16'hC800;
defparam \inst16|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N17
dffeas \inst18|SRAM_DQ[6]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[6]~reg0 .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N20
cycloneive_lcell_comb \inst18|SRAM_DQ[6]~enfeeder (
// Equation(s):
// \inst18|SRAM_DQ[6]~enfeeder_combout  = \inst16|WideOr11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst16|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst18|SRAM_DQ[6]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|SRAM_DQ[6]~enfeeder .lut_mask = 16'hFF00;
defparam \inst18|SRAM_DQ[6]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N21
dffeas \inst18|SRAM_DQ[6]~en (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst18|SRAM_DQ[6]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\inst16|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[6]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[6]~en .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[6]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N22
cycloneive_lcell_comb \inst16|Selector6~0 (
// Equation(s):
// \inst16|Selector6~0_combout  = (\inst4|data_reg [5] & (\inst16|state.escritura~q  & ((\inst4|state.add_increment~q ) # (\inst4|state.escritura_msb~q ))))

	.dataa(\inst4|state.add_increment~q ),
	.datab(\inst4|data_reg [5]),
	.datac(\inst4|state.escritura_msb~q ),
	.datad(\inst16|state.escritura~q ),
	.cin(gnd),
	.combout(\inst16|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector6~0 .lut_mask = 16'hC800;
defparam \inst16|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N23
dffeas \inst18|SRAM_DQ[5]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[5]~reg0 .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N22
cycloneive_lcell_comb \inst18|SRAM_DQ[5]~enfeeder (
// Equation(s):
// \inst18|SRAM_DQ[5]~enfeeder_combout  = \inst16|WideOr11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst16|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst18|SRAM_DQ[5]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|SRAM_DQ[5]~enfeeder .lut_mask = 16'hFF00;
defparam \inst18|SRAM_DQ[5]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N23
dffeas \inst18|SRAM_DQ[5]~en (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst18|SRAM_DQ[5]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\inst16|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[5]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[5]~en .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[5]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N26
cycloneive_lcell_comb \inst16|Selector7~0 (
// Equation(s):
// \inst16|Selector7~0_combout  = (\inst16|state.escritura~q  & (\inst4|data_reg [4] & ((\inst4|state.add_increment~q ) # (\inst4|state.escritura_msb~q ))))

	.dataa(\inst4|state.add_increment~q ),
	.datab(\inst16|state.escritura~q ),
	.datac(\inst4|state.escritura_msb~q ),
	.datad(\inst4|data_reg [4]),
	.cin(gnd),
	.combout(\inst16|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector7~0 .lut_mask = 16'hC800;
defparam \inst16|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N27
dffeas \inst18|SRAM_DQ[4]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[4]~reg0 .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N0
cycloneive_lcell_comb \inst18|SRAM_DQ[4]~enfeeder (
// Equation(s):
// \inst18|SRAM_DQ[4]~enfeeder_combout  = \inst16|WideOr11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst16|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst18|SRAM_DQ[4]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|SRAM_DQ[4]~enfeeder .lut_mask = 16'hFF00;
defparam \inst18|SRAM_DQ[4]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N1
dffeas \inst18|SRAM_DQ[4]~en (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst18|SRAM_DQ[4]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\inst16|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[4]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[4]~en .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[4]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N4
cycloneive_lcell_comb \inst16|Selector35~0 (
// Equation(s):
// \inst16|Selector35~0_combout  = (\inst16|state.escritura~q  & (\inst4|data_reg [3] & ((\inst4|state.add_increment~q ) # (\inst4|state.escritura_msb~q ))))

	.dataa(\inst4|state.add_increment~q ),
	.datab(\inst16|state.escritura~q ),
	.datac(\inst4|state.escritura_msb~q ),
	.datad(\inst4|data_reg [3]),
	.cin(gnd),
	.combout(\inst16|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector35~0 .lut_mask = 16'hC800;
defparam \inst16|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N5
dffeas \inst18|SRAM_DQ[3]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[3]~reg0 .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N14
cycloneive_lcell_comb \inst18|SRAM_DQ[3]~enfeeder (
// Equation(s):
// \inst18|SRAM_DQ[3]~enfeeder_combout  = \inst16|WideOr11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst16|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst18|SRAM_DQ[3]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|SRAM_DQ[3]~enfeeder .lut_mask = 16'hFF00;
defparam \inst18|SRAM_DQ[3]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N15
dffeas \inst18|SRAM_DQ[3]~en (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst18|SRAM_DQ[3]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\inst16|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[3]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[3]~en .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[3]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N22
cycloneive_lcell_comb \inst16|Selector36~0 (
// Equation(s):
// \inst16|Selector36~0_combout  = (\inst16|state.escritura~q  & (\inst4|data_reg [2] & ((\inst4|state.escritura_msb~q ) # (\inst4|state.add_increment~q ))))

	.dataa(\inst4|state.escritura_msb~q ),
	.datab(\inst16|state.escritura~q ),
	.datac(\inst4|state.add_increment~q ),
	.datad(\inst4|data_reg [2]),
	.cin(gnd),
	.combout(\inst16|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector36~0 .lut_mask = 16'hC800;
defparam \inst16|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N23
dffeas \inst18|SRAM_DQ[2]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[2]~reg0 .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N28
cycloneive_lcell_comb \inst18|SRAM_DQ[2]~enfeeder (
// Equation(s):
// \inst18|SRAM_DQ[2]~enfeeder_combout  = \inst16|WideOr11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst16|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst18|SRAM_DQ[2]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|SRAM_DQ[2]~enfeeder .lut_mask = 16'hFF00;
defparam \inst18|SRAM_DQ[2]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N29
dffeas \inst18|SRAM_DQ[2]~en (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst18|SRAM_DQ[2]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\inst16|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[2]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[2]~en .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[2]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N0
cycloneive_lcell_comb \inst16|Selector59~0 (
// Equation(s):
// \inst16|Selector59~0_combout  = (\inst16|state.escritura~q  & (\inst4|data_reg [1] & ((\inst4|state.add_increment~q ) # (\inst4|state.escritura_msb~q ))))

	.dataa(\inst4|state.add_increment~q ),
	.datab(\inst16|state.escritura~q ),
	.datac(\inst4|state.escritura_msb~q ),
	.datad(\inst4|data_reg [1]),
	.cin(gnd),
	.combout(\inst16|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector59~0 .lut_mask = 16'hC800;
defparam \inst16|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N1
dffeas \inst18|SRAM_DQ[1]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector59~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[1]~reg0 .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N28
cycloneive_lcell_comb \inst18|SRAM_DQ[1]~enfeeder (
// Equation(s):
// \inst18|SRAM_DQ[1]~enfeeder_combout  = \inst16|WideOr11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst16|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst18|SRAM_DQ[1]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|SRAM_DQ[1]~enfeeder .lut_mask = 16'hFF00;
defparam \inst18|SRAM_DQ[1]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N29
dffeas \inst18|SRAM_DQ[1]~en (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst18|SRAM_DQ[1]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\inst16|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[1]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[1]~en .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[1]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N10
cycloneive_lcell_comb \inst16|Selector60~0 (
// Equation(s):
// \inst16|Selector60~0_combout  = (\inst4|data_reg [0] & (\inst16|state.escritura~q  & ((\inst4|state.add_increment~q ) # (\inst4|state.escritura_msb~q ))))

	.dataa(\inst4|data_reg [0]),
	.datab(\inst4|state.add_increment~q ),
	.datac(\inst4|state.escritura_msb~q ),
	.datad(\inst16|state.escritura~q ),
	.cin(gnd),
	.combout(\inst16|Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector60~0 .lut_mask = 16'hA800;
defparam \inst16|Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N11
dffeas \inst18|SRAM_DQ[0]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector60~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[0]~reg0 .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N18
cycloneive_lcell_comb \inst18|SRAM_DQ[0]~enfeeder (
// Equation(s):
// \inst18|SRAM_DQ[0]~enfeeder_combout  = \inst16|WideOr11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst16|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst18|SRAM_DQ[0]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|SRAM_DQ[0]~enfeeder .lut_mask = 16'hFF00;
defparam \inst18|SRAM_DQ[0]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N19
dffeas \inst18|SRAM_DQ[0]~en (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst18|SRAM_DQ[0]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\inst16|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_DQ[0]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_DQ[0]~en .is_wysiwyg = "true";
defparam \inst18|SRAM_DQ[0]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \sram_dq[8]~input (
	.i(sram_dq[8]),
	.ibar(gnd),
	.o(\sram_dq[8]~input_o ));
// synopsys translate_off
defparam \sram_dq[8]~input .bus_hold = "false";
defparam \sram_dq[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N20
cycloneive_lcell_comb \inst18|DATA_OUT[8]~feeder (
// Equation(s):
// \inst18|DATA_OUT[8]~feeder_combout  = \sram_dq[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_dq[8]~input_o ),
	.cin(gnd),
	.combout(\inst18|DATA_OUT[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|DATA_OUT[8]~feeder .lut_mask = 16'hFF00;
defparam \inst18|DATA_OUT[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N14
cycloneive_lcell_comb \inst18|DATA_OUT[0]~0 (
// Equation(s):
// \inst18|DATA_OUT[0]~0_combout  = (\inst16|state.reset_state~q  & ((\inst16|state.UART_send_start~q ) # ((\inst16|state.UART_mandando~q ) # (\inst16|state.UART_terminado~q ))))

	.dataa(\inst16|state.UART_send_start~q ),
	.datab(\inst16|state.UART_mandando~q ),
	.datac(\inst16|state.reset_state~q ),
	.datad(\inst16|state.UART_terminado~q ),
	.cin(gnd),
	.combout(\inst18|DATA_OUT[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|DATA_OUT[0]~0 .lut_mask = 16'hF0E0;
defparam \inst18|DATA_OUT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y4_N21
dffeas \inst18|DATA_OUT[8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst18|DATA_OUT[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|DATA_OUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|DATA_OUT[8] .is_wysiwyg = "true";
defparam \inst18|DATA_OUT[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \sram_dq[0]~input (
	.i(sram_dq[0]),
	.ibar(gnd),
	.o(\sram_dq[0]~input_o ));
// synopsys translate_off
defparam \sram_dq[0]~input .bus_hold = "false";
defparam \sram_dq[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X6_Y4_N3
dffeas \inst18|DATA_OUT[0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_dq[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst18|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|DATA_OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|DATA_OUT[0] .is_wysiwyg = "true";
defparam \inst18|DATA_OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N2
cycloneive_lcell_comb \inst12|data_to_send~16 (
// Equation(s):
// \inst12|data_to_send~16_combout  = (\inst16|cuenta_vueltas [0] & (\inst18|DATA_OUT [8])) # (!\inst16|cuenta_vueltas [0] & ((\inst18|DATA_OUT [0])))

	.dataa(gnd),
	.datab(\inst18|DATA_OUT [8]),
	.datac(\inst18|DATA_OUT [0]),
	.datad(\inst16|cuenta_vueltas [0]),
	.cin(gnd),
	.combout(\inst12|data_to_send~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|data_to_send~16 .lut_mask = 16'hCCF0;
defparam \inst12|data_to_send~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \sram_dq[10]~input (
	.i(sram_dq[10]),
	.ibar(gnd),
	.o(\sram_dq[10]~input_o ));
// synopsys translate_off
defparam \sram_dq[10]~input .bus_hold = "false";
defparam \sram_dq[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X6_Y4_N17
dffeas \inst18|DATA_OUT[10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_dq[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst18|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|DATA_OUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|DATA_OUT[10] .is_wysiwyg = "true";
defparam \inst18|DATA_OUT[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \sram_dq[2]~input (
	.i(sram_dq[2]),
	.ibar(gnd),
	.o(\sram_dq[2]~input_o ));
// synopsys translate_off
defparam \sram_dq[2]~input .bus_hold = "false";
defparam \sram_dq[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X6_Y4_N19
dffeas \inst18|DATA_OUT[2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_dq[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst18|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|DATA_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|DATA_OUT[2] .is_wysiwyg = "true";
defparam \inst18|DATA_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N18
cycloneive_lcell_comb \inst12|data_to_send~19 (
// Equation(s):
// \inst12|data_to_send~19_combout  = (\inst16|cuenta_vueltas [0] & (\inst18|DATA_OUT [10])) # (!\inst16|cuenta_vueltas [0] & ((\inst18|DATA_OUT [2])))

	.dataa(gnd),
	.datab(\inst18|DATA_OUT [10]),
	.datac(\inst18|DATA_OUT [2]),
	.datad(\inst16|cuenta_vueltas [0]),
	.cin(gnd),
	.combout(\inst12|data_to_send~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|data_to_send~19 .lut_mask = 16'hCCF0;
defparam \inst12|data_to_send~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \sram_dq[12]~input (
	.i(sram_dq[12]),
	.ibar(gnd),
	.o(\sram_dq[12]~input_o ));
// synopsys translate_off
defparam \sram_dq[12]~input .bus_hold = "false";
defparam \sram_dq[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N12
cycloneive_lcell_comb \inst18|DATA_OUT[12]~feeder (
// Equation(s):
// \inst18|DATA_OUT[12]~feeder_combout  = \sram_dq[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_dq[12]~input_o ),
	.cin(gnd),
	.combout(\inst18|DATA_OUT[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|DATA_OUT[12]~feeder .lut_mask = 16'hFF00;
defparam \inst18|DATA_OUT[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y4_N13
dffeas \inst18|DATA_OUT[12] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst18|DATA_OUT[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|DATA_OUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|DATA_OUT[12] .is_wysiwyg = "true";
defparam \inst18|DATA_OUT[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \sram_dq[4]~input (
	.i(sram_dq[4]),
	.ibar(gnd),
	.o(\sram_dq[4]~input_o ));
// synopsys translate_off
defparam \sram_dq[4]~input .bus_hold = "false";
defparam \sram_dq[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X6_Y4_N11
dffeas \inst18|DATA_OUT[4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_dq[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst18|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|DATA_OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|DATA_OUT[4] .is_wysiwyg = "true";
defparam \inst18|DATA_OUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N10
cycloneive_lcell_comb \inst12|data_to_send~21 (
// Equation(s):
// \inst12|data_to_send~21_combout  = (\inst16|cuenta_vueltas [0] & (\inst18|DATA_OUT [12])) # (!\inst16|cuenta_vueltas [0] & ((\inst18|DATA_OUT [4])))

	.dataa(\inst18|DATA_OUT [12]),
	.datab(gnd),
	.datac(\inst18|DATA_OUT [4]),
	.datad(\inst16|cuenta_vueltas [0]),
	.cin(gnd),
	.combout(\inst12|data_to_send~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|data_to_send~21 .lut_mask = 16'hAAF0;
defparam \inst12|data_to_send~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \sram_dq[15]~input (
	.i(sram_dq[15]),
	.ibar(gnd),
	.o(\sram_dq[15]~input_o ));
// synopsys translate_off
defparam \sram_dq[15]~input .bus_hold = "false";
defparam \sram_dq[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N4
cycloneive_lcell_comb \inst18|DATA_OUT[15]~feeder (
// Equation(s):
// \inst18|DATA_OUT[15]~feeder_combout  = \sram_dq[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_dq[15]~input_o ),
	.cin(gnd),
	.combout(\inst18|DATA_OUT[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|DATA_OUT[15]~feeder .lut_mask = 16'hFF00;
defparam \inst18|DATA_OUT[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y4_N5
dffeas \inst18|DATA_OUT[15] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst18|DATA_OUT[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|DATA_OUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|DATA_OUT[15] .is_wysiwyg = "true";
defparam \inst18|DATA_OUT[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \sram_dq[7]~input (
	.i(sram_dq[7]),
	.ibar(gnd),
	.o(\sram_dq[7]~input_o ));
// synopsys translate_off
defparam \sram_dq[7]~input .bus_hold = "false";
defparam \sram_dq[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X6_Y4_N31
dffeas \inst18|DATA_OUT[7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_dq[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst18|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|DATA_OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|DATA_OUT[7] .is_wysiwyg = "true";
defparam \inst18|DATA_OUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N30
cycloneive_lcell_comb \inst12|data_to_send~24 (
// Equation(s):
// \inst12|data_to_send~24_combout  = (\inst16|cuenta_vueltas [0] & (\inst18|DATA_OUT [15])) # (!\inst16|cuenta_vueltas [0] & ((\inst18|DATA_OUT [7])))

	.dataa(gnd),
	.datab(\inst18|DATA_OUT [15]),
	.datac(\inst18|DATA_OUT [7]),
	.datad(\inst16|cuenta_vueltas [0]),
	.cin(gnd),
	.combout(\inst12|data_to_send~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|data_to_send~24 .lut_mask = 16'hCCF0;
defparam \inst12|data_to_send~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N18
cycloneive_lcell_comb \inst12|data_to_send~32 (
// Equation(s):
// \inst12|data_to_send~32_combout  = (\inst16|state.UART_send_start~q  & ((\inst12|fsm_state.FSM_IDLE~q  & ((\inst12|data_to_send [7]))) # (!\inst12|fsm_state.FSM_IDLE~q  & (\inst12|data_to_send~24_combout )))) # (!\inst16|state.UART_send_start~q  & 
// (((\inst12|data_to_send [7]))))

	.dataa(\inst16|state.UART_send_start~q ),
	.datab(\inst12|data_to_send~24_combout ),
	.datac(\inst12|data_to_send [7]),
	.datad(\inst12|fsm_state.FSM_IDLE~q ),
	.cin(gnd),
	.combout(\inst12|data_to_send~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|data_to_send~32 .lut_mask = 16'hF0D8;
defparam \inst12|data_to_send~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N19
dffeas \inst12|data_to_send[7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst12|data_to_send~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_btn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|data_to_send [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|data_to_send[7] .is_wysiwyg = "true";
defparam \inst12|data_to_send[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \sram_dq[14]~input (
	.i(sram_dq[14]),
	.ibar(gnd),
	.o(\sram_dq[14]~input_o ));
// synopsys translate_off
defparam \sram_dq[14]~input .bus_hold = "false";
defparam \sram_dq[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N28
cycloneive_lcell_comb \inst18|DATA_OUT[14]~feeder (
// Equation(s):
// \inst18|DATA_OUT[14]~feeder_combout  = \sram_dq[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_dq[14]~input_o ),
	.cin(gnd),
	.combout(\inst18|DATA_OUT[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|DATA_OUT[14]~feeder .lut_mask = 16'hFF00;
defparam \inst18|DATA_OUT[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y4_N29
dffeas \inst18|DATA_OUT[14] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst18|DATA_OUT[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|DATA_OUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|DATA_OUT[14] .is_wysiwyg = "true";
defparam \inst18|DATA_OUT[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \sram_dq[6]~input (
	.i(sram_dq[6]),
	.ibar(gnd),
	.o(\sram_dq[6]~input_o ));
// synopsys translate_off
defparam \sram_dq[6]~input .bus_hold = "false";
defparam \sram_dq[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X6_Y4_N27
dffeas \inst18|DATA_OUT[6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_dq[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst18|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|DATA_OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|DATA_OUT[6] .is_wysiwyg = "true";
defparam \inst18|DATA_OUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N26
cycloneive_lcell_comb \inst12|data_to_send~23 (
// Equation(s):
// \inst12|data_to_send~23_combout  = (\inst16|cuenta_vueltas [0] & (\inst18|DATA_OUT [14])) # (!\inst16|cuenta_vueltas [0] & ((\inst18|DATA_OUT [6])))

	.dataa(gnd),
	.datab(\inst18|DATA_OUT [14]),
	.datac(\inst18|DATA_OUT [6]),
	.datad(\inst16|cuenta_vueltas [0]),
	.cin(gnd),
	.combout(\inst12|data_to_send~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|data_to_send~23 .lut_mask = 16'hCCF0;
defparam \inst12|data_to_send~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N28
cycloneive_lcell_comb \inst12|data_to_send~31 (
// Equation(s):
// \inst12|data_to_send~31_combout  = (\inst12|fsm_state.FSM_IDLE~q  & (\inst12|data_to_send [7])) # (!\inst12|fsm_state.FSM_IDLE~q  & ((\inst16|state.UART_send_start~q  & ((\inst12|data_to_send~23_combout ))) # (!\inst16|state.UART_send_start~q  & 
// (\inst12|data_to_send [7]))))

	.dataa(\inst12|fsm_state.FSM_IDLE~q ),
	.datab(\inst12|data_to_send [7]),
	.datac(\inst12|data_to_send~23_combout ),
	.datad(\inst16|state.UART_send_start~q ),
	.cin(gnd),
	.combout(\inst12|data_to_send~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|data_to_send~31 .lut_mask = 16'hD8CC;
defparam \inst12|data_to_send~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N4
cycloneive_lcell_comb \inst12|always1~0 (
// Equation(s):
// \inst12|always1~0_combout  = (!\inst12|fsm_state.FSM_IDLE~q  & \inst16|state.UART_send_start~q )

	.dataa(\inst12|fsm_state.FSM_IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst16|state.UART_send_start~q ),
	.cin(gnd),
	.combout(\inst12|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|always1~0 .lut_mask = 16'h5500;
defparam \inst12|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N2
cycloneive_lcell_comb \inst12|data_to_send[6]~17 (
// Equation(s):
// \inst12|data_to_send[6]~17_combout  = (\inst12|always1~0_combout ) # (((\inst12|fsm_state.FSM_SEND~q  & \inst12|Equal0~2_combout )) # (!\reset_btn~input_o ))

	.dataa(\inst12|fsm_state.FSM_SEND~q ),
	.datab(\inst12|always1~0_combout ),
	.datac(\reset_btn~input_o ),
	.datad(\inst12|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst12|data_to_send[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|data_to_send[6]~17 .lut_mask = 16'hEFCF;
defparam \inst12|data_to_send[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N29
dffeas \inst12|data_to_send[6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst12|data_to_send~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_btn~input_o ),
	.sload(gnd),
	.ena(\inst12|data_to_send[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|data_to_send [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|data_to_send[6] .is_wysiwyg = "true";
defparam \inst12|data_to_send[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \sram_dq[13]~input (
	.i(sram_dq[13]),
	.ibar(gnd),
	.o(\sram_dq[13]~input_o ));
// synopsys translate_off
defparam \sram_dq[13]~input .bus_hold = "false";
defparam \sram_dq[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N8
cycloneive_lcell_comb \inst18|DATA_OUT[13]~feeder (
// Equation(s):
// \inst18|DATA_OUT[13]~feeder_combout  = \sram_dq[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_dq[13]~input_o ),
	.cin(gnd),
	.combout(\inst18|DATA_OUT[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|DATA_OUT[13]~feeder .lut_mask = 16'hFF00;
defparam \inst18|DATA_OUT[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y4_N9
dffeas \inst18|DATA_OUT[13] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst18|DATA_OUT[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|DATA_OUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|DATA_OUT[13] .is_wysiwyg = "true";
defparam \inst18|DATA_OUT[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \sram_dq[5]~input (
	.i(sram_dq[5]),
	.ibar(gnd),
	.o(\sram_dq[5]~input_o ));
// synopsys translate_off
defparam \sram_dq[5]~input .bus_hold = "false";
defparam \sram_dq[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X6_Y4_N7
dffeas \inst18|DATA_OUT[5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_dq[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst18|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|DATA_OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|DATA_OUT[5] .is_wysiwyg = "true";
defparam \inst18|DATA_OUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N6
cycloneive_lcell_comb \inst12|data_to_send~22 (
// Equation(s):
// \inst12|data_to_send~22_combout  = (\inst16|cuenta_vueltas [0] & (\inst18|DATA_OUT [13])) # (!\inst16|cuenta_vueltas [0] & ((\inst18|DATA_OUT [5])))

	.dataa(gnd),
	.datab(\inst18|DATA_OUT [13]),
	.datac(\inst18|DATA_OUT [5]),
	.datad(\inst16|cuenta_vueltas [0]),
	.cin(gnd),
	.combout(\inst12|data_to_send~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|data_to_send~22 .lut_mask = 16'hCCF0;
defparam \inst12|data_to_send~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N22
cycloneive_lcell_comb \inst12|data_to_send~30 (
// Equation(s):
// \inst12|data_to_send~30_combout  = (\inst12|fsm_state.FSM_IDLE~q  & (\inst12|data_to_send [6])) # (!\inst12|fsm_state.FSM_IDLE~q  & ((\inst16|state.UART_send_start~q  & ((\inst12|data_to_send~22_combout ))) # (!\inst16|state.UART_send_start~q  & 
// (\inst12|data_to_send [6]))))

	.dataa(\inst12|fsm_state.FSM_IDLE~q ),
	.datab(\inst12|data_to_send [6]),
	.datac(\inst12|data_to_send~22_combout ),
	.datad(\inst16|state.UART_send_start~q ),
	.cin(gnd),
	.combout(\inst12|data_to_send~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|data_to_send~30 .lut_mask = 16'hD8CC;
defparam \inst12|data_to_send~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N23
dffeas \inst12|data_to_send[5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst12|data_to_send~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_btn~input_o ),
	.sload(gnd),
	.ena(\inst12|data_to_send[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|data_to_send [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|data_to_send[5] .is_wysiwyg = "true";
defparam \inst12|data_to_send[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N16
cycloneive_lcell_comb \inst12|data_to_send~29 (
// Equation(s):
// \inst12|data_to_send~29_combout  = (\inst12|fsm_state.FSM_IDLE~q  & (((\inst12|data_to_send [5])))) # (!\inst12|fsm_state.FSM_IDLE~q  & ((\inst16|state.UART_send_start~q  & (\inst12|data_to_send~21_combout )) # (!\inst16|state.UART_send_start~q  & 
// ((\inst12|data_to_send [5])))))

	.dataa(\inst12|fsm_state.FSM_IDLE~q ),
	.datab(\inst12|data_to_send~21_combout ),
	.datac(\inst12|data_to_send [5]),
	.datad(\inst16|state.UART_send_start~q ),
	.cin(gnd),
	.combout(\inst12|data_to_send~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|data_to_send~29 .lut_mask = 16'hE4F0;
defparam \inst12|data_to_send~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N17
dffeas \inst12|data_to_send[4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst12|data_to_send~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_btn~input_o ),
	.sload(gnd),
	.ena(\inst12|data_to_send[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|data_to_send [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|data_to_send[4] .is_wysiwyg = "true";
defparam \inst12|data_to_send[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \sram_dq[11]~input (
	.i(sram_dq[11]),
	.ibar(gnd),
	.o(\sram_dq[11]~input_o ));
// synopsys translate_off
defparam \sram_dq[11]~input .bus_hold = "false";
defparam \sram_dq[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N24
cycloneive_lcell_comb \inst18|DATA_OUT[11]~feeder (
// Equation(s):
// \inst18|DATA_OUT[11]~feeder_combout  = \sram_dq[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_dq[11]~input_o ),
	.cin(gnd),
	.combout(\inst18|DATA_OUT[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|DATA_OUT[11]~feeder .lut_mask = 16'hFF00;
defparam \inst18|DATA_OUT[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y4_N25
dffeas \inst18|DATA_OUT[11] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst18|DATA_OUT[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|DATA_OUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|DATA_OUT[11] .is_wysiwyg = "true";
defparam \inst18|DATA_OUT[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \sram_dq[3]~input (
	.i(sram_dq[3]),
	.ibar(gnd),
	.o(\sram_dq[3]~input_o ));
// synopsys translate_off
defparam \sram_dq[3]~input .bus_hold = "false";
defparam \sram_dq[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X6_Y4_N15
dffeas \inst18|DATA_OUT[3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_dq[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst18|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|DATA_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|DATA_OUT[3] .is_wysiwyg = "true";
defparam \inst18|DATA_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N14
cycloneive_lcell_comb \inst12|data_to_send~20 (
// Equation(s):
// \inst12|data_to_send~20_combout  = (\inst16|cuenta_vueltas [0] & (\inst18|DATA_OUT [11])) # (!\inst16|cuenta_vueltas [0] & ((\inst18|DATA_OUT [3])))

	.dataa(gnd),
	.datab(\inst18|DATA_OUT [11]),
	.datac(\inst18|DATA_OUT [3]),
	.datad(\inst16|cuenta_vueltas [0]),
	.cin(gnd),
	.combout(\inst12|data_to_send~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|data_to_send~20 .lut_mask = 16'hCCF0;
defparam \inst12|data_to_send~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N30
cycloneive_lcell_comb \inst12|data_to_send~28 (
// Equation(s):
// \inst12|data_to_send~28_combout  = (\inst12|fsm_state.FSM_IDLE~q  & (\inst12|data_to_send [4])) # (!\inst12|fsm_state.FSM_IDLE~q  & ((\inst16|state.UART_send_start~q  & ((\inst12|data_to_send~20_combout ))) # (!\inst16|state.UART_send_start~q  & 
// (\inst12|data_to_send [4]))))

	.dataa(\inst12|fsm_state.FSM_IDLE~q ),
	.datab(\inst12|data_to_send [4]),
	.datac(\inst12|data_to_send~20_combout ),
	.datad(\inst16|state.UART_send_start~q ),
	.cin(gnd),
	.combout(\inst12|data_to_send~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|data_to_send~28 .lut_mask = 16'hD8CC;
defparam \inst12|data_to_send~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N31
dffeas \inst12|data_to_send[3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst12|data_to_send~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_btn~input_o ),
	.sload(gnd),
	.ena(\inst12|data_to_send[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|data_to_send [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|data_to_send[3] .is_wysiwyg = "true";
defparam \inst12|data_to_send[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N24
cycloneive_lcell_comb \inst12|data_to_send~27 (
// Equation(s):
// \inst12|data_to_send~27_combout  = (\inst12|fsm_state.FSM_IDLE~q  & (((\inst12|data_to_send [3])))) # (!\inst12|fsm_state.FSM_IDLE~q  & ((\inst16|state.UART_send_start~q  & (\inst12|data_to_send~19_combout )) # (!\inst16|state.UART_send_start~q  & 
// ((\inst12|data_to_send [3])))))

	.dataa(\inst12|fsm_state.FSM_IDLE~q ),
	.datab(\inst12|data_to_send~19_combout ),
	.datac(\inst12|data_to_send [3]),
	.datad(\inst16|state.UART_send_start~q ),
	.cin(gnd),
	.combout(\inst12|data_to_send~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|data_to_send~27 .lut_mask = 16'hE4F0;
defparam \inst12|data_to_send~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N25
dffeas \inst12|data_to_send[2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst12|data_to_send~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_btn~input_o ),
	.sload(gnd),
	.ena(\inst12|data_to_send[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|data_to_send [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|data_to_send[2] .is_wysiwyg = "true";
defparam \inst12|data_to_send[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \sram_dq[9]~input (
	.i(sram_dq[9]),
	.ibar(gnd),
	.o(\sram_dq[9]~input_o ));
// synopsys translate_off
defparam \sram_dq[9]~input .bus_hold = "false";
defparam \sram_dq[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N0
cycloneive_lcell_comb \inst18|DATA_OUT[9]~feeder (
// Equation(s):
// \inst18|DATA_OUT[9]~feeder_combout  = \sram_dq[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_dq[9]~input_o ),
	.cin(gnd),
	.combout(\inst18|DATA_OUT[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|DATA_OUT[9]~feeder .lut_mask = 16'hFF00;
defparam \inst18|DATA_OUT[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y4_N1
dffeas \inst18|DATA_OUT[9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst18|DATA_OUT[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|DATA_OUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|DATA_OUT[9] .is_wysiwyg = "true";
defparam \inst18|DATA_OUT[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \sram_dq[1]~input (
	.i(sram_dq[1]),
	.ibar(gnd),
	.o(\sram_dq[1]~input_o ));
// synopsys translate_off
defparam \sram_dq[1]~input .bus_hold = "false";
defparam \sram_dq[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X6_Y4_N23
dffeas \inst18|DATA_OUT[1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_dq[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst18|DATA_OUT[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|DATA_OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|DATA_OUT[1] .is_wysiwyg = "true";
defparam \inst18|DATA_OUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N22
cycloneive_lcell_comb \inst12|data_to_send~18 (
// Equation(s):
// \inst12|data_to_send~18_combout  = (\inst16|cuenta_vueltas [0] & (\inst18|DATA_OUT [9])) # (!\inst16|cuenta_vueltas [0] & ((\inst18|DATA_OUT [1])))

	.dataa(gnd),
	.datab(\inst18|DATA_OUT [9]),
	.datac(\inst18|DATA_OUT [1]),
	.datad(\inst16|cuenta_vueltas [0]),
	.cin(gnd),
	.combout(\inst12|data_to_send~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|data_to_send~18 .lut_mask = 16'hCCF0;
defparam \inst12|data_to_send~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N26
cycloneive_lcell_comb \inst12|data_to_send~26 (
// Equation(s):
// \inst12|data_to_send~26_combout  = (\inst12|fsm_state.FSM_IDLE~q  & (\inst12|data_to_send [2])) # (!\inst12|fsm_state.FSM_IDLE~q  & ((\inst16|state.UART_send_start~q  & ((\inst12|data_to_send~18_combout ))) # (!\inst16|state.UART_send_start~q  & 
// (\inst12|data_to_send [2]))))

	.dataa(\inst12|fsm_state.FSM_IDLE~q ),
	.datab(\inst12|data_to_send [2]),
	.datac(\inst12|data_to_send~18_combout ),
	.datad(\inst16|state.UART_send_start~q ),
	.cin(gnd),
	.combout(\inst12|data_to_send~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|data_to_send~26 .lut_mask = 16'hD8CC;
defparam \inst12|data_to_send~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N27
dffeas \inst12|data_to_send[1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst12|data_to_send~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_btn~input_o ),
	.sload(gnd),
	.ena(\inst12|data_to_send[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|data_to_send [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|data_to_send[1] .is_wysiwyg = "true";
defparam \inst12|data_to_send[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N12
cycloneive_lcell_comb \inst12|data_to_send~25 (
// Equation(s):
// \inst12|data_to_send~25_combout  = (\inst12|fsm_state.FSM_IDLE~q  & (((\inst12|data_to_send [1])))) # (!\inst12|fsm_state.FSM_IDLE~q  & ((\inst16|state.UART_send_start~q  & (\inst12|data_to_send~16_combout )) # (!\inst16|state.UART_send_start~q  & 
// ((\inst12|data_to_send [1])))))

	.dataa(\inst12|fsm_state.FSM_IDLE~q ),
	.datab(\inst12|data_to_send~16_combout ),
	.datac(\inst12|data_to_send [1]),
	.datad(\inst16|state.UART_send_start~q ),
	.cin(gnd),
	.combout(\inst12|data_to_send~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|data_to_send~25 .lut_mask = 16'hE4F0;
defparam \inst12|data_to_send~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N13
dffeas \inst12|data_to_send[0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst12|data_to_send~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_btn~input_o ),
	.sload(gnd),
	.ena(\inst12|data_to_send[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|data_to_send [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|data_to_send[0] .is_wysiwyg = "true";
defparam \inst12|data_to_send[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N8
cycloneive_lcell_comb \inst12|txd_reg~0 (
// Equation(s):
// \inst12|txd_reg~0_combout  = (\inst12|fsm_state.FSM_SEND~q  & (((\inst12|data_to_send [0])))) # (!\inst12|fsm_state.FSM_SEND~q  & ((\inst12|fsm_state.FSM_STOP~q ) # ((\inst12|txd_reg~q ))))

	.dataa(\inst12|fsm_state.FSM_SEND~q ),
	.datab(\inst12|fsm_state.FSM_STOP~q ),
	.datac(\inst12|data_to_send [0]),
	.datad(\inst12|txd_reg~q ),
	.cin(gnd),
	.combout(\inst12|txd_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|txd_reg~0 .lut_mask = 16'hF5E4;
defparam \inst12|txd_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N24
cycloneive_lcell_comb \inst12|txd_reg~1 (
// Equation(s):
// \inst12|txd_reg~1_combout  = ((!\inst12|fsm_state.FSM_START~q  & \inst12|txd_reg~0_combout )) # (!\inst12|fsm_state.FSM_IDLE~q )

	.dataa(\inst12|fsm_state.FSM_IDLE~q ),
	.datab(\inst12|fsm_state.FSM_START~q ),
	.datac(gnd),
	.datad(\inst12|txd_reg~0_combout ),
	.cin(gnd),
	.combout(\inst12|txd_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|txd_reg~1 .lut_mask = 16'h7755;
defparam \inst12|txd_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N25
dffeas \inst12|txd_reg (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst12|txd_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reset_btn~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|txd_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|txd_reg .is_wysiwyg = "true";
defparam \inst12|txd_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N4
cycloneive_lcell_comb \inst18|S_ACTION~feeder (
// Equation(s):
// \inst18|S_ACTION~feeder_combout  = \inst16|WideOr11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst16|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst18|S_ACTION~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|S_ACTION~feeder .lut_mask = 16'hFF00;
defparam \inst18|S_ACTION~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N5
dffeas \inst18|S_ACTION (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst18|S_ACTION~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|state.reset_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|S_ACTION~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|S_ACTION .is_wysiwyg = "true";
defparam \inst18|S_ACTION .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N18
cycloneive_lcell_comb \inst18|SRAM_UB_N~feeder (
// Equation(s):
// \inst18|SRAM_UB_N~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|SRAM_UB_N~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|SRAM_UB_N~feeder .lut_mask = 16'hFFFF;
defparam \inst18|SRAM_UB_N~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N19
dffeas \inst18|SRAM_UB_N (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst18|SRAM_UB_N~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst16|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_UB_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_UB_N .is_wysiwyg = "true";
defparam \inst18|SRAM_UB_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N4
cycloneive_lcell_comb \inst18|SRAM_LB_N~feeder (
// Equation(s):
// \inst18|SRAM_LB_N~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|SRAM_LB_N~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|SRAM_LB_N~feeder .lut_mask = 16'hFFFF;
defparam \inst18|SRAM_LB_N~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N5
dffeas \inst18|SRAM_LB_N (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst18|SRAM_LB_N~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst16|state.reset_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_LB_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_LB_N .is_wysiwyg = "true";
defparam \inst18|SRAM_LB_N .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N29
dffeas \inst15|trigger_camara (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst15|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15|inicio~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|trigger_camara~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|trigger_camara .is_wysiwyg = "true";
defparam \inst15|trigger_camara .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N12
cycloneive_lcell_comb \inst4|add_count[0]~20 (
// Equation(s):
// \inst4|add_count[0]~20_combout  = \inst4|add_count [0] $ (VCC)
// \inst4|add_count[0]~21  = CARRY(\inst4|add_count [0])

	.dataa(\inst4|add_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|add_count[0]~20_combout ),
	.cout(\inst4|add_count[0]~21 ));
// synopsys translate_off
defparam \inst4|add_count[0]~20 .lut_mask = 16'h55AA;
defparam \inst4|add_count[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N13
dffeas \inst4|add_count[0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|add_count[0]~20_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(\inst4|state.fin~q ),
	.sload(gnd),
	.ena(\inst4|Selector25~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|add_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|add_count[0] .is_wysiwyg = "true";
defparam \inst4|add_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N14
cycloneive_lcell_comb \inst4|add_count[1]~22 (
// Equation(s):
// \inst4|add_count[1]~22_combout  = (\inst4|add_count [1] & (!\inst4|add_count[0]~21 )) # (!\inst4|add_count [1] & ((\inst4|add_count[0]~21 ) # (GND)))
// \inst4|add_count[1]~23  = CARRY((!\inst4|add_count[0]~21 ) # (!\inst4|add_count [1]))

	.dataa(gnd),
	.datab(\inst4|add_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|add_count[0]~21 ),
	.combout(\inst4|add_count[1]~22_combout ),
	.cout(\inst4|add_count[1]~23 ));
// synopsys translate_off
defparam \inst4|add_count[1]~22 .lut_mask = 16'h3C3F;
defparam \inst4|add_count[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y6_N15
dffeas \inst4|add_count[1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|add_count[1]~22_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(\inst4|state.fin~q ),
	.sload(gnd),
	.ena(\inst4|Selector25~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|add_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|add_count[1] .is_wysiwyg = "true";
defparam \inst4|add_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N16
cycloneive_lcell_comb \inst4|add_count[2]~24 (
// Equation(s):
// \inst4|add_count[2]~24_combout  = (\inst4|add_count [2] & (\inst4|add_count[1]~23  $ (GND))) # (!\inst4|add_count [2] & (!\inst4|add_count[1]~23  & VCC))
// \inst4|add_count[2]~25  = CARRY((\inst4|add_count [2] & !\inst4|add_count[1]~23 ))

	.dataa(gnd),
	.datab(\inst4|add_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|add_count[1]~23 ),
	.combout(\inst4|add_count[2]~24_combout ),
	.cout(\inst4|add_count[2]~25 ));
// synopsys translate_off
defparam \inst4|add_count[2]~24 .lut_mask = 16'hC30C;
defparam \inst4|add_count[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y6_N17
dffeas \inst4|add_count[2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|add_count[2]~24_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(\inst4|state.fin~q ),
	.sload(gnd),
	.ena(\inst4|Selector25~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|add_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|add_count[2] .is_wysiwyg = "true";
defparam \inst4|add_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N18
cycloneive_lcell_comb \inst4|add_count[3]~26 (
// Equation(s):
// \inst4|add_count[3]~26_combout  = (\inst4|add_count [3] & (!\inst4|add_count[2]~25 )) # (!\inst4|add_count [3] & ((\inst4|add_count[2]~25 ) # (GND)))
// \inst4|add_count[3]~27  = CARRY((!\inst4|add_count[2]~25 ) # (!\inst4|add_count [3]))

	.dataa(gnd),
	.datab(\inst4|add_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|add_count[2]~25 ),
	.combout(\inst4|add_count[3]~26_combout ),
	.cout(\inst4|add_count[3]~27 ));
// synopsys translate_off
defparam \inst4|add_count[3]~26 .lut_mask = 16'h3C3F;
defparam \inst4|add_count[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y6_N19
dffeas \inst4|add_count[3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|add_count[3]~26_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(\inst4|state.fin~q ),
	.sload(gnd),
	.ena(\inst4|Selector25~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|add_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|add_count[3] .is_wysiwyg = "true";
defparam \inst4|add_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N20
cycloneive_lcell_comb \inst4|add_count[4]~28 (
// Equation(s):
// \inst4|add_count[4]~28_combout  = (\inst4|add_count [4] & (\inst4|add_count[3]~27  $ (GND))) # (!\inst4|add_count [4] & (!\inst4|add_count[3]~27  & VCC))
// \inst4|add_count[4]~29  = CARRY((\inst4|add_count [4] & !\inst4|add_count[3]~27 ))

	.dataa(gnd),
	.datab(\inst4|add_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|add_count[3]~27 ),
	.combout(\inst4|add_count[4]~28_combout ),
	.cout(\inst4|add_count[4]~29 ));
// synopsys translate_off
defparam \inst4|add_count[4]~28 .lut_mask = 16'hC30C;
defparam \inst4|add_count[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y6_N21
dffeas \inst4|add_count[4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|add_count[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(\inst4|state.fin~q ),
	.sload(gnd),
	.ena(\inst4|Selector25~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|add_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|add_count[4] .is_wysiwyg = "true";
defparam \inst4|add_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N22
cycloneive_lcell_comb \inst4|add_count[5]~30 (
// Equation(s):
// \inst4|add_count[5]~30_combout  = (\inst4|add_count [5] & (!\inst4|add_count[4]~29 )) # (!\inst4|add_count [5] & ((\inst4|add_count[4]~29 ) # (GND)))
// \inst4|add_count[5]~31  = CARRY((!\inst4|add_count[4]~29 ) # (!\inst4|add_count [5]))

	.dataa(\inst4|add_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|add_count[4]~29 ),
	.combout(\inst4|add_count[5]~30_combout ),
	.cout(\inst4|add_count[5]~31 ));
// synopsys translate_off
defparam \inst4|add_count[5]~30 .lut_mask = 16'h5A5F;
defparam \inst4|add_count[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y6_N23
dffeas \inst4|add_count[5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|add_count[5]~30_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(\inst4|state.fin~q ),
	.sload(gnd),
	.ena(\inst4|Selector25~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|add_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|add_count[5] .is_wysiwyg = "true";
defparam \inst4|add_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N24
cycloneive_lcell_comb \inst4|add_count[6]~32 (
// Equation(s):
// \inst4|add_count[6]~32_combout  = (\inst4|add_count [6] & (\inst4|add_count[5]~31  $ (GND))) # (!\inst4|add_count [6] & (!\inst4|add_count[5]~31  & VCC))
// \inst4|add_count[6]~33  = CARRY((\inst4|add_count [6] & !\inst4|add_count[5]~31 ))

	.dataa(gnd),
	.datab(\inst4|add_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|add_count[5]~31 ),
	.combout(\inst4|add_count[6]~32_combout ),
	.cout(\inst4|add_count[6]~33 ));
// synopsys translate_off
defparam \inst4|add_count[6]~32 .lut_mask = 16'hC30C;
defparam \inst4|add_count[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y6_N25
dffeas \inst4|add_count[6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|add_count[6]~32_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(\inst4|state.fin~q ),
	.sload(gnd),
	.ena(\inst4|Selector25~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|add_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|add_count[6] .is_wysiwyg = "true";
defparam \inst4|add_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N26
cycloneive_lcell_comb \inst4|add_count[7]~34 (
// Equation(s):
// \inst4|add_count[7]~34_combout  = (\inst4|add_count [7] & (!\inst4|add_count[6]~33 )) # (!\inst4|add_count [7] & ((\inst4|add_count[6]~33 ) # (GND)))
// \inst4|add_count[7]~35  = CARRY((!\inst4|add_count[6]~33 ) # (!\inst4|add_count [7]))

	.dataa(\inst4|add_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|add_count[6]~33 ),
	.combout(\inst4|add_count[7]~34_combout ),
	.cout(\inst4|add_count[7]~35 ));
// synopsys translate_off
defparam \inst4|add_count[7]~34 .lut_mask = 16'h5A5F;
defparam \inst4|add_count[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y6_N27
dffeas \inst4|add_count[7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|add_count[7]~34_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(\inst4|state.fin~q ),
	.sload(gnd),
	.ena(\inst4|Selector25~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|add_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|add_count[7] .is_wysiwyg = "true";
defparam \inst4|add_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N28
cycloneive_lcell_comb \inst4|add_count[8]~36 (
// Equation(s):
// \inst4|add_count[8]~36_combout  = (\inst4|add_count [8] & (\inst4|add_count[7]~35  $ (GND))) # (!\inst4|add_count [8] & (!\inst4|add_count[7]~35  & VCC))
// \inst4|add_count[8]~37  = CARRY((\inst4|add_count [8] & !\inst4|add_count[7]~35 ))

	.dataa(gnd),
	.datab(\inst4|add_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|add_count[7]~35 ),
	.combout(\inst4|add_count[8]~36_combout ),
	.cout(\inst4|add_count[8]~37 ));
// synopsys translate_off
defparam \inst4|add_count[8]~36 .lut_mask = 16'hC30C;
defparam \inst4|add_count[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y6_N29
dffeas \inst4|add_count[8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|add_count[8]~36_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(\inst4|state.fin~q ),
	.sload(gnd),
	.ena(\inst4|Selector25~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|add_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|add_count[8] .is_wysiwyg = "true";
defparam \inst4|add_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N30
cycloneive_lcell_comb \inst4|add_count[9]~38 (
// Equation(s):
// \inst4|add_count[9]~38_combout  = (\inst4|add_count [9] & (!\inst4|add_count[8]~37 )) # (!\inst4|add_count [9] & ((\inst4|add_count[8]~37 ) # (GND)))
// \inst4|add_count[9]~39  = CARRY((!\inst4|add_count[8]~37 ) # (!\inst4|add_count [9]))

	.dataa(\inst4|add_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|add_count[8]~37 ),
	.combout(\inst4|add_count[9]~38_combout ),
	.cout(\inst4|add_count[9]~39 ));
// synopsys translate_off
defparam \inst4|add_count[9]~38 .lut_mask = 16'h5A5F;
defparam \inst4|add_count[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y6_N31
dffeas \inst4|add_count[9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|add_count[9]~38_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(\inst4|state.fin~q ),
	.sload(gnd),
	.ena(\inst4|Selector25~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|add_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|add_count[9] .is_wysiwyg = "true";
defparam \inst4|add_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N0
cycloneive_lcell_comb \inst4|add_count[10]~40 (
// Equation(s):
// \inst4|add_count[10]~40_combout  = (\inst4|add_count [10] & (\inst4|add_count[9]~39  $ (GND))) # (!\inst4|add_count [10] & (!\inst4|add_count[9]~39  & VCC))
// \inst4|add_count[10]~41  = CARRY((\inst4|add_count [10] & !\inst4|add_count[9]~39 ))

	.dataa(gnd),
	.datab(\inst4|add_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|add_count[9]~39 ),
	.combout(\inst4|add_count[10]~40_combout ),
	.cout(\inst4|add_count[10]~41 ));
// synopsys translate_off
defparam \inst4|add_count[10]~40 .lut_mask = 16'hC30C;
defparam \inst4|add_count[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y5_N1
dffeas \inst4|add_count[10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|add_count[10]~40_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(\inst4|state.fin~q ),
	.sload(gnd),
	.ena(\inst4|Selector25~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|add_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|add_count[10] .is_wysiwyg = "true";
defparam \inst4|add_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N2
cycloneive_lcell_comb \inst4|add_count[11]~42 (
// Equation(s):
// \inst4|add_count[11]~42_combout  = (\inst4|add_count [11] & (!\inst4|add_count[10]~41 )) # (!\inst4|add_count [11] & ((\inst4|add_count[10]~41 ) # (GND)))
// \inst4|add_count[11]~43  = CARRY((!\inst4|add_count[10]~41 ) # (!\inst4|add_count [11]))

	.dataa(gnd),
	.datab(\inst4|add_count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|add_count[10]~41 ),
	.combout(\inst4|add_count[11]~42_combout ),
	.cout(\inst4|add_count[11]~43 ));
// synopsys translate_off
defparam \inst4|add_count[11]~42 .lut_mask = 16'h3C3F;
defparam \inst4|add_count[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y5_N3
dffeas \inst4|add_count[11] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|add_count[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(\inst4|state.fin~q ),
	.sload(gnd),
	.ena(\inst4|Selector25~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|add_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|add_count[11] .is_wysiwyg = "true";
defparam \inst4|add_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N4
cycloneive_lcell_comb \inst4|add_count[12]~44 (
// Equation(s):
// \inst4|add_count[12]~44_combout  = (\inst4|add_count [12] & (\inst4|add_count[11]~43  $ (GND))) # (!\inst4|add_count [12] & (!\inst4|add_count[11]~43  & VCC))
// \inst4|add_count[12]~45  = CARRY((\inst4|add_count [12] & !\inst4|add_count[11]~43 ))

	.dataa(gnd),
	.datab(\inst4|add_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|add_count[11]~43 ),
	.combout(\inst4|add_count[12]~44_combout ),
	.cout(\inst4|add_count[12]~45 ));
// synopsys translate_off
defparam \inst4|add_count[12]~44 .lut_mask = 16'hC30C;
defparam \inst4|add_count[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y5_N5
dffeas \inst4|add_count[12] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|add_count[12]~44_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(\inst4|state.fin~q ),
	.sload(gnd),
	.ena(\inst4|Selector25~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|add_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|add_count[12] .is_wysiwyg = "true";
defparam \inst4|add_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N6
cycloneive_lcell_comb \inst4|add_count[13]~46 (
// Equation(s):
// \inst4|add_count[13]~46_combout  = (\inst4|add_count [13] & (!\inst4|add_count[12]~45 )) # (!\inst4|add_count [13] & ((\inst4|add_count[12]~45 ) # (GND)))
// \inst4|add_count[13]~47  = CARRY((!\inst4|add_count[12]~45 ) # (!\inst4|add_count [13]))

	.dataa(\inst4|add_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|add_count[12]~45 ),
	.combout(\inst4|add_count[13]~46_combout ),
	.cout(\inst4|add_count[13]~47 ));
// synopsys translate_off
defparam \inst4|add_count[13]~46 .lut_mask = 16'h5A5F;
defparam \inst4|add_count[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y5_N7
dffeas \inst4|add_count[13] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|add_count[13]~46_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(\inst4|state.fin~q ),
	.sload(gnd),
	.ena(\inst4|Selector25~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|add_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|add_count[13] .is_wysiwyg = "true";
defparam \inst4|add_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N8
cycloneive_lcell_comb \inst4|add_count[14]~48 (
// Equation(s):
// \inst4|add_count[14]~48_combout  = (\inst4|add_count [14] & (\inst4|add_count[13]~47  $ (GND))) # (!\inst4|add_count [14] & (!\inst4|add_count[13]~47  & VCC))
// \inst4|add_count[14]~49  = CARRY((\inst4|add_count [14] & !\inst4|add_count[13]~47 ))

	.dataa(gnd),
	.datab(\inst4|add_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|add_count[13]~47 ),
	.combout(\inst4|add_count[14]~48_combout ),
	.cout(\inst4|add_count[14]~49 ));
// synopsys translate_off
defparam \inst4|add_count[14]~48 .lut_mask = 16'hC30C;
defparam \inst4|add_count[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y5_N9
dffeas \inst4|add_count[14] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|add_count[14]~48_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(\inst4|state.fin~q ),
	.sload(gnd),
	.ena(\inst4|Selector25~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|add_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|add_count[14] .is_wysiwyg = "true";
defparam \inst4|add_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N10
cycloneive_lcell_comb \inst4|add_count[15]~50 (
// Equation(s):
// \inst4|add_count[15]~50_combout  = (\inst4|add_count [15] & (!\inst4|add_count[14]~49 )) # (!\inst4|add_count [15] & ((\inst4|add_count[14]~49 ) # (GND)))
// \inst4|add_count[15]~51  = CARRY((!\inst4|add_count[14]~49 ) # (!\inst4|add_count [15]))

	.dataa(\inst4|add_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|add_count[14]~49 ),
	.combout(\inst4|add_count[15]~50_combout ),
	.cout(\inst4|add_count[15]~51 ));
// synopsys translate_off
defparam \inst4|add_count[15]~50 .lut_mask = 16'h5A5F;
defparam \inst4|add_count[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y5_N11
dffeas \inst4|add_count[15] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|add_count[15]~50_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(\inst4|state.fin~q ),
	.sload(gnd),
	.ena(\inst4|Selector25~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|add_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|add_count[15] .is_wysiwyg = "true";
defparam \inst4|add_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N12
cycloneive_lcell_comb \inst4|add_count[16]~52 (
// Equation(s):
// \inst4|add_count[16]~52_combout  = (\inst4|add_count [16] & (\inst4|add_count[15]~51  $ (GND))) # (!\inst4|add_count [16] & (!\inst4|add_count[15]~51  & VCC))
// \inst4|add_count[16]~53  = CARRY((\inst4|add_count [16] & !\inst4|add_count[15]~51 ))

	.dataa(\inst4|add_count [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|add_count[15]~51 ),
	.combout(\inst4|add_count[16]~52_combout ),
	.cout(\inst4|add_count[16]~53 ));
// synopsys translate_off
defparam \inst4|add_count[16]~52 .lut_mask = 16'hA50A;
defparam \inst4|add_count[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y5_N13
dffeas \inst4|add_count[16] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|add_count[16]~52_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(\inst4|state.fin~q ),
	.sload(gnd),
	.ena(\inst4|Selector25~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|add_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|add_count[16] .is_wysiwyg = "true";
defparam \inst4|add_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N14
cycloneive_lcell_comb \inst4|add_count[17]~54 (
// Equation(s):
// \inst4|add_count[17]~54_combout  = (\inst4|add_count [17] & (!\inst4|add_count[16]~53 )) # (!\inst4|add_count [17] & ((\inst4|add_count[16]~53 ) # (GND)))
// \inst4|add_count[17]~55  = CARRY((!\inst4|add_count[16]~53 ) # (!\inst4|add_count [17]))

	.dataa(gnd),
	.datab(\inst4|add_count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|add_count[16]~53 ),
	.combout(\inst4|add_count[17]~54_combout ),
	.cout(\inst4|add_count[17]~55 ));
// synopsys translate_off
defparam \inst4|add_count[17]~54 .lut_mask = 16'h3C3F;
defparam \inst4|add_count[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y5_N15
dffeas \inst4|add_count[17] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|add_count[17]~54_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(\inst4|state.fin~q ),
	.sload(gnd),
	.ena(\inst4|Selector25~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|add_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|add_count[17] .is_wysiwyg = "true";
defparam \inst4|add_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N16
cycloneive_lcell_comb \inst4|add_count[18]~56 (
// Equation(s):
// \inst4|add_count[18]~56_combout  = (\inst4|add_count [18] & (\inst4|add_count[17]~55  $ (GND))) # (!\inst4|add_count [18] & (!\inst4|add_count[17]~55  & VCC))
// \inst4|add_count[18]~57  = CARRY((\inst4|add_count [18] & !\inst4|add_count[17]~55 ))

	.dataa(gnd),
	.datab(\inst4|add_count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|add_count[17]~55 ),
	.combout(\inst4|add_count[18]~56_combout ),
	.cout(\inst4|add_count[18]~57 ));
// synopsys translate_off
defparam \inst4|add_count[18]~56 .lut_mask = 16'hC30C;
defparam \inst4|add_count[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y5_N17
dffeas \inst4|add_count[18] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|add_count[18]~56_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(\inst4|state.fin~q ),
	.sload(gnd),
	.ena(\inst4|Selector25~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|add_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|add_count[18] .is_wysiwyg = "true";
defparam \inst4|add_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N18
cycloneive_lcell_comb \inst4|add_count[19]~58 (
// Equation(s):
// \inst4|add_count[19]~58_combout  = \inst4|add_count[18]~57  $ (\inst4|add_count [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|add_count [19]),
	.cin(\inst4|add_count[18]~57 ),
	.combout(\inst4|add_count[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|add_count[19]~58 .lut_mask = 16'h0FF0;
defparam \inst4|add_count[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y5_N19
dffeas \inst4|add_count[19] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst4|add_count[19]~58_combout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(\inst4|state.fin~q ),
	.sload(gnd),
	.ena(\inst4|Selector25~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|add_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|add_count[19] .is_wysiwyg = "true";
defparam \inst4|add_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N20
cycloneive_lcell_comb \inst16|WideOr11 (
// Equation(s):
// \inst16|WideOr11~combout  = (\inst16|state.UART_terminado~q ) # ((\inst16|state.UART_mandando~q ) # ((\inst16|state.errase~q ) # (\inst16|state.UART_send_start~q )))

	.dataa(\inst16|state.UART_terminado~q ),
	.datab(\inst16|state.UART_mandando~q ),
	.datac(\inst16|state.errase~q ),
	.datad(\inst16|state.UART_send_start~q ),
	.cin(gnd),
	.combout(\inst16|WideOr11~combout ),
	.cout());
// synopsys translate_off
defparam \inst16|WideOr11 .lut_mask = 16'hFFFE;
defparam \inst16|WideOr11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N0
cycloneive_lcell_comb \inst16|Selector38~0 (
// Equation(s):
// \inst16|Selector38~0_combout  = (\inst4|add_count [19] & ((\inst16|state.escritura~q ) # ((\inst16|WideOr11~combout  & \inst16|count_mem [19])))) # (!\inst4|add_count [19] & (((\inst16|WideOr11~combout  & \inst16|count_mem [19]))))

	.dataa(\inst4|add_count [19]),
	.datab(\inst16|state.escritura~q ),
	.datac(\inst16|WideOr11~combout ),
	.datad(\inst16|count_mem [19]),
	.cin(gnd),
	.combout(\inst16|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector38~0 .lut_mask = 16'hF888;
defparam \inst16|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N1
dffeas \inst18|SRAM_ADDR[19] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_ADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_ADDR[19] .is_wysiwyg = "true";
defparam \inst18|SRAM_ADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N28
cycloneive_lcell_comb \inst16|Selector39~0 (
// Equation(s):
// \inst16|Selector39~0_combout  = (\inst16|WideOr11~combout  & ((\inst16|count_mem [18]) # ((\inst4|add_count [18] & \inst16|state.escritura~q )))) # (!\inst16|WideOr11~combout  & (\inst4|add_count [18] & ((\inst16|state.escritura~q ))))

	.dataa(\inst16|WideOr11~combout ),
	.datab(\inst4|add_count [18]),
	.datac(\inst16|count_mem [18]),
	.datad(\inst16|state.escritura~q ),
	.cin(gnd),
	.combout(\inst16|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector39~0 .lut_mask = 16'hECA0;
defparam \inst16|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N29
dffeas \inst18|SRAM_ADDR[18] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_ADDR[18] .is_wysiwyg = "true";
defparam \inst18|SRAM_ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N26
cycloneive_lcell_comb \inst16|Selector40~0 (
// Equation(s):
// \inst16|Selector40~0_combout  = (\inst16|WideOr11~combout  & ((\inst16|count_mem [17]) # ((\inst4|add_count [17] & \inst16|state.escritura~q )))) # (!\inst16|WideOr11~combout  & (((\inst4|add_count [17] & \inst16|state.escritura~q ))))

	.dataa(\inst16|WideOr11~combout ),
	.datab(\inst16|count_mem [17]),
	.datac(\inst4|add_count [17]),
	.datad(\inst16|state.escritura~q ),
	.cin(gnd),
	.combout(\inst16|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector40~0 .lut_mask = 16'hF888;
defparam \inst16|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N27
dffeas \inst18|SRAM_ADDR[17] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_ADDR[17] .is_wysiwyg = "true";
defparam \inst18|SRAM_ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N20
cycloneive_lcell_comb \inst16|Selector41~0 (
// Equation(s):
// \inst16|Selector41~0_combout  = (\inst16|WideOr11~combout  & ((\inst16|count_mem [16]) # ((\inst4|add_count [16] & \inst16|state.escritura~q )))) # (!\inst16|WideOr11~combout  & (((\inst4|add_count [16] & \inst16|state.escritura~q ))))

	.dataa(\inst16|WideOr11~combout ),
	.datab(\inst16|count_mem [16]),
	.datac(\inst4|add_count [16]),
	.datad(\inst16|state.escritura~q ),
	.cin(gnd),
	.combout(\inst16|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector41~0 .lut_mask = 16'hF888;
defparam \inst16|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N21
dffeas \inst18|SRAM_ADDR[16] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_ADDR[16] .is_wysiwyg = "true";
defparam \inst18|SRAM_ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N30
cycloneive_lcell_comb \inst16|Selector42~0 (
// Equation(s):
// \inst16|Selector42~0_combout  = (\inst16|state.escritura~q  & ((\inst4|add_count [15]) # ((\inst16|count_mem [15] & \inst16|WideOr11~combout )))) # (!\inst16|state.escritura~q  & (\inst16|count_mem [15] & ((\inst16|WideOr11~combout ))))

	.dataa(\inst16|state.escritura~q ),
	.datab(\inst16|count_mem [15]),
	.datac(\inst4|add_count [15]),
	.datad(\inst16|WideOr11~combout ),
	.cin(gnd),
	.combout(\inst16|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector42~0 .lut_mask = 16'hECA0;
defparam \inst16|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N31
dffeas \inst18|SRAM_ADDR[15] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_ADDR[15] .is_wysiwyg = "true";
defparam \inst18|SRAM_ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N18
cycloneive_lcell_comb \inst16|Selector43~0 (
// Equation(s):
// \inst16|Selector43~0_combout  = (\inst16|count_mem [14] & ((\inst16|WideOr11~combout ) # ((\inst4|add_count [14] & \inst16|state.escritura~q )))) # (!\inst16|count_mem [14] & (((\inst4|add_count [14] & \inst16|state.escritura~q ))))

	.dataa(\inst16|count_mem [14]),
	.datab(\inst16|WideOr11~combout ),
	.datac(\inst4|add_count [14]),
	.datad(\inst16|state.escritura~q ),
	.cin(gnd),
	.combout(\inst16|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector43~0 .lut_mask = 16'hF888;
defparam \inst16|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N19
dffeas \inst18|SRAM_ADDR[14] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_ADDR[14] .is_wysiwyg = "true";
defparam \inst18|SRAM_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N24
cycloneive_lcell_comb \inst16|Selector44~0 (
// Equation(s):
// \inst16|Selector44~0_combout  = (\inst4|add_count [13] & ((\inst16|state.escritura~q ) # ((\inst16|count_mem [13] & \inst16|WideOr11~combout )))) # (!\inst4|add_count [13] & (((\inst16|count_mem [13] & \inst16|WideOr11~combout ))))

	.dataa(\inst4|add_count [13]),
	.datab(\inst16|state.escritura~q ),
	.datac(\inst16|count_mem [13]),
	.datad(\inst16|WideOr11~combout ),
	.cin(gnd),
	.combout(\inst16|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector44~0 .lut_mask = 16'hF888;
defparam \inst16|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N25
dffeas \inst18|SRAM_ADDR[13] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_ADDR[13] .is_wysiwyg = "true";
defparam \inst18|SRAM_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N28
cycloneive_lcell_comb \inst16|Selector45~0 (
// Equation(s):
// \inst16|Selector45~0_combout  = (\inst16|WideOr11~combout  & ((\inst16|count_mem [12]) # ((\inst4|add_count [12] & \inst16|state.escritura~q )))) # (!\inst16|WideOr11~combout  & (\inst4|add_count [12] & ((\inst16|state.escritura~q ))))

	.dataa(\inst16|WideOr11~combout ),
	.datab(\inst4|add_count [12]),
	.datac(\inst16|count_mem [12]),
	.datad(\inst16|state.escritura~q ),
	.cin(gnd),
	.combout(\inst16|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector45~0 .lut_mask = 16'hECA0;
defparam \inst16|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N29
dffeas \inst18|SRAM_ADDR[12] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_ADDR[12] .is_wysiwyg = "true";
defparam \inst18|SRAM_ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N22
cycloneive_lcell_comb \inst16|Selector46~0 (
// Equation(s):
// \inst16|Selector46~0_combout  = (\inst4|add_count [11] & ((\inst16|state.escritura~q ) # ((\inst16|count_mem [11] & \inst16|WideOr11~combout )))) # (!\inst4|add_count [11] & (((\inst16|count_mem [11] & \inst16|WideOr11~combout ))))

	.dataa(\inst4|add_count [11]),
	.datab(\inst16|state.escritura~q ),
	.datac(\inst16|count_mem [11]),
	.datad(\inst16|WideOr11~combout ),
	.cin(gnd),
	.combout(\inst16|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector46~0 .lut_mask = 16'hF888;
defparam \inst16|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N23
dffeas \inst18|SRAM_ADDR[11] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_ADDR[11] .is_wysiwyg = "true";
defparam \inst18|SRAM_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N26
cycloneive_lcell_comb \inst16|Selector47~0 (
// Equation(s):
// \inst16|Selector47~0_combout  = (\inst4|add_count [10] & ((\inst16|state.escritura~q ) # ((\inst16|count_mem [10] & \inst16|WideOr11~combout )))) # (!\inst4|add_count [10] & (\inst16|count_mem [10] & ((\inst16|WideOr11~combout ))))

	.dataa(\inst4|add_count [10]),
	.datab(\inst16|count_mem [10]),
	.datac(\inst16|state.escritura~q ),
	.datad(\inst16|WideOr11~combout ),
	.cin(gnd),
	.combout(\inst16|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector47~0 .lut_mask = 16'hECA0;
defparam \inst16|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N27
dffeas \inst18|SRAM_ADDR[10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_ADDR[10] .is_wysiwyg = "true";
defparam \inst18|SRAM_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N8
cycloneive_lcell_comb \inst16|Selector48~0 (
// Equation(s):
// \inst16|Selector48~0_combout  = (\inst16|count_mem [9] & ((\inst16|WideOr11~combout ) # ((\inst4|add_count [9] & \inst16|state.escritura~q )))) # (!\inst16|count_mem [9] & (\inst4|add_count [9] & (\inst16|state.escritura~q )))

	.dataa(\inst16|count_mem [9]),
	.datab(\inst4|add_count [9]),
	.datac(\inst16|state.escritura~q ),
	.datad(\inst16|WideOr11~combout ),
	.cin(gnd),
	.combout(\inst16|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector48~0 .lut_mask = 16'hEAC0;
defparam \inst16|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N9
dffeas \inst18|SRAM_ADDR[9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_ADDR[9] .is_wysiwyg = "true";
defparam \inst18|SRAM_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N22
cycloneive_lcell_comb \inst16|Selector49~0 (
// Equation(s):
// \inst16|Selector49~0_combout  = (\inst16|count_mem [8] & ((\inst16|WideOr11~combout ) # ((\inst16|state.escritura~q  & \inst4|add_count [8])))) # (!\inst16|count_mem [8] & (((\inst16|state.escritura~q  & \inst4|add_count [8]))))

	.dataa(\inst16|count_mem [8]),
	.datab(\inst16|WideOr11~combout ),
	.datac(\inst16|state.escritura~q ),
	.datad(\inst4|add_count [8]),
	.cin(gnd),
	.combout(\inst16|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector49~0 .lut_mask = 16'hF888;
defparam \inst16|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N23
dffeas \inst18|SRAM_ADDR[8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_ADDR[8] .is_wysiwyg = "true";
defparam \inst18|SRAM_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N0
cycloneive_lcell_comb \inst16|Selector50~0 (
// Equation(s):
// \inst16|Selector50~0_combout  = (\inst16|state.escritura~q  & ((\inst4|add_count [7]) # ((\inst16|WideOr11~combout  & \inst16|count_mem [7])))) # (!\inst16|state.escritura~q  & (\inst16|WideOr11~combout  & (\inst16|count_mem [7])))

	.dataa(\inst16|state.escritura~q ),
	.datab(\inst16|WideOr11~combout ),
	.datac(\inst16|count_mem [7]),
	.datad(\inst4|add_count [7]),
	.cin(gnd),
	.combout(\inst16|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector50~0 .lut_mask = 16'hEAC0;
defparam \inst16|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N1
dffeas \inst18|SRAM_ADDR[7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_ADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_ADDR[7] .is_wysiwyg = "true";
defparam \inst18|SRAM_ADDR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N10
cycloneive_lcell_comb \inst16|Selector51~0 (
// Equation(s):
// \inst16|Selector51~0_combout  = (\inst16|state.escritura~q  & ((\inst4|add_count [6]) # ((\inst16|WideOr11~combout  & \inst16|count_mem [6])))) # (!\inst16|state.escritura~q  & (\inst16|WideOr11~combout  & (\inst16|count_mem [6])))

	.dataa(\inst16|state.escritura~q ),
	.datab(\inst16|WideOr11~combout ),
	.datac(\inst16|count_mem [6]),
	.datad(\inst4|add_count [6]),
	.cin(gnd),
	.combout(\inst16|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector51~0 .lut_mask = 16'hEAC0;
defparam \inst16|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N11
dffeas \inst18|SRAM_ADDR[6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_ADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_ADDR[6] .is_wysiwyg = "true";
defparam \inst18|SRAM_ADDR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N0
cycloneive_lcell_comb \inst16|Selector52~0 (
// Equation(s):
// \inst16|Selector52~0_combout  = (\inst16|WideOr11~combout  & ((\inst16|count_mem [5]) # ((\inst16|state.escritura~q  & \inst4|add_count [5])))) # (!\inst16|WideOr11~combout  & (\inst16|state.escritura~q  & (\inst4|add_count [5])))

	.dataa(\inst16|WideOr11~combout ),
	.datab(\inst16|state.escritura~q ),
	.datac(\inst4|add_count [5]),
	.datad(\inst16|count_mem [5]),
	.cin(gnd),
	.combout(\inst16|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector52~0 .lut_mask = 16'hEAC0;
defparam \inst16|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N1
dffeas \inst18|SRAM_ADDR[5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector52~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_ADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_ADDR[5] .is_wysiwyg = "true";
defparam \inst18|SRAM_ADDR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N4
cycloneive_lcell_comb \inst16|Selector53~0 (
// Equation(s):
// \inst16|Selector53~0_combout  = (\inst4|add_count [4] & ((\inst16|state.escritura~q ) # ((\inst16|WideOr11~combout  & \inst16|count_mem [4])))) # (!\inst4|add_count [4] & (\inst16|WideOr11~combout  & ((\inst16|count_mem [4]))))

	.dataa(\inst4|add_count [4]),
	.datab(\inst16|WideOr11~combout ),
	.datac(\inst16|state.escritura~q ),
	.datad(\inst16|count_mem [4]),
	.cin(gnd),
	.combout(\inst16|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector53~0 .lut_mask = 16'hECA0;
defparam \inst16|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N5
dffeas \inst18|SRAM_ADDR[4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_ADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_ADDR[4] .is_wysiwyg = "true";
defparam \inst18|SRAM_ADDR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N2
cycloneive_lcell_comb \inst16|Selector54~0 (
// Equation(s):
// \inst16|Selector54~0_combout  = (\inst16|state.escritura~q  & ((\inst4|add_count [3]) # ((\inst16|WideOr11~combout  & \inst16|count_mem [3])))) # (!\inst16|state.escritura~q  & (((\inst16|WideOr11~combout  & \inst16|count_mem [3]))))

	.dataa(\inst16|state.escritura~q ),
	.datab(\inst4|add_count [3]),
	.datac(\inst16|WideOr11~combout ),
	.datad(\inst16|count_mem [3]),
	.cin(gnd),
	.combout(\inst16|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector54~0 .lut_mask = 16'hF888;
defparam \inst16|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N3
dffeas \inst18|SRAM_ADDR[3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_ADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_ADDR[3] .is_wysiwyg = "true";
defparam \inst18|SRAM_ADDR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N6
cycloneive_lcell_comb \inst16|Selector55~0 (
// Equation(s):
// \inst16|Selector55~0_combout  = (\inst16|WideOr11~combout  & ((\inst16|count_mem [2]) # ((\inst4|add_count [2] & \inst16|state.escritura~q )))) # (!\inst16|WideOr11~combout  & (\inst4|add_count [2] & (\inst16|state.escritura~q )))

	.dataa(\inst16|WideOr11~combout ),
	.datab(\inst4|add_count [2]),
	.datac(\inst16|state.escritura~q ),
	.datad(\inst16|count_mem [2]),
	.cin(gnd),
	.combout(\inst16|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector55~0 .lut_mask = 16'hEAC0;
defparam \inst16|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N7
dffeas \inst18|SRAM_ADDR[2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_ADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_ADDR[2] .is_wysiwyg = "true";
defparam \inst18|SRAM_ADDR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N4
cycloneive_lcell_comb \inst16|Selector56~0 (
// Equation(s):
// \inst16|Selector56~0_combout  = (\inst16|WideOr11~combout  & ((\inst16|count_mem [1]) # ((\inst16|state.escritura~q  & \inst4|add_count [1])))) # (!\inst16|WideOr11~combout  & (\inst16|state.escritura~q  & (\inst4|add_count [1])))

	.dataa(\inst16|WideOr11~combout ),
	.datab(\inst16|state.escritura~q ),
	.datac(\inst4|add_count [1]),
	.datad(\inst16|count_mem [1]),
	.cin(gnd),
	.combout(\inst16|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector56~0 .lut_mask = 16'hEAC0;
defparam \inst16|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N5
dffeas \inst18|SRAM_ADDR[1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector56~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_ADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_ADDR[1] .is_wysiwyg = "true";
defparam \inst18|SRAM_ADDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N10
cycloneive_lcell_comb \inst16|Selector57~0 (
// Equation(s):
// \inst16|Selector57~0_combout  = (\inst4|add_count [0] & ((\inst16|state.escritura~q ) # ((\inst16|count_mem [0] & \inst16|WideOr11~combout )))) # (!\inst4|add_count [0] & (((\inst16|count_mem [0] & \inst16|WideOr11~combout ))))

	.dataa(\inst4|add_count [0]),
	.datab(\inst16|state.escritura~q ),
	.datac(\inst16|count_mem [0]),
	.datad(\inst16|WideOr11~combout ),
	.cin(gnd),
	.combout(\inst16|Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Selector57~0 .lut_mask = 16'hF888;
defparam \inst16|Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N11
dffeas \inst18|SRAM_ADDR[0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inst16|Selector57~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|SRAM_ADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|SRAM_ADDR[0] .is_wysiwyg = "true";
defparam \inst18|SRAM_ADDR[0] .power_up = "low";
// synopsys translate_on

assign uart_tx_o = \uart_tx_o~output_o ;

assign sram_ce_n = \sram_ce_n~output_o ;

assign sram_oe_n = \sram_oe_n~output_o ;

assign sram_we_n = \sram_we_n~output_o ;

assign sram_ub_n = \sram_ub_n~output_o ;

assign sram_lb_n = \sram_lb_n~output_o ;

assign trigger_out = \trigger_out~output_o ;

assign data_led[7] = \data_led[7]~output_o ;

assign data_led[6] = \data_led[6]~output_o ;

assign data_led[5] = \data_led[5]~output_o ;

assign data_led[4] = \data_led[4]~output_o ;

assign data_led[3] = \data_led[3]~output_o ;

assign data_led[2] = \data_led[2]~output_o ;

assign data_led[1] = \data_led[1]~output_o ;

assign data_led[0] = \data_led[0]~output_o ;

assign sram_addr[19] = \sram_addr[19]~output_o ;

assign sram_addr[18] = \sram_addr[18]~output_o ;

assign sram_addr[17] = \sram_addr[17]~output_o ;

assign sram_addr[16] = \sram_addr[16]~output_o ;

assign sram_addr[15] = \sram_addr[15]~output_o ;

assign sram_addr[14] = \sram_addr[14]~output_o ;

assign sram_addr[13] = \sram_addr[13]~output_o ;

assign sram_addr[12] = \sram_addr[12]~output_o ;

assign sram_addr[11] = \sram_addr[11]~output_o ;

assign sram_addr[10] = \sram_addr[10]~output_o ;

assign sram_addr[9] = \sram_addr[9]~output_o ;

assign sram_addr[8] = \sram_addr[8]~output_o ;

assign sram_addr[7] = \sram_addr[7]~output_o ;

assign sram_addr[6] = \sram_addr[6]~output_o ;

assign sram_addr[5] = \sram_addr[5]~output_o ;

assign sram_addr[4] = \sram_addr[4]~output_o ;

assign sram_addr[3] = \sram_addr[3]~output_o ;

assign sram_addr[2] = \sram_addr[2]~output_o ;

assign sram_addr[1] = \sram_addr[1]~output_o ;

assign sram_addr[0] = \sram_addr[0]~output_o ;

assign sram_dq[15] = \sram_dq[15]~output_o ;

assign sram_dq[14] = \sram_dq[14]~output_o ;

assign sram_dq[13] = \sram_dq[13]~output_o ;

assign sram_dq[12] = \sram_dq[12]~output_o ;

assign sram_dq[11] = \sram_dq[11]~output_o ;

assign sram_dq[10] = \sram_dq[10]~output_o ;

assign sram_dq[9] = \sram_dq[9]~output_o ;

assign sram_dq[8] = \sram_dq[8]~output_o ;

assign sram_dq[7] = \sram_dq[7]~output_o ;

assign sram_dq[6] = \sram_dq[6]~output_o ;

assign sram_dq[5] = \sram_dq[5]~output_o ;

assign sram_dq[4] = \sram_dq[4]~output_o ;

assign sram_dq[3] = \sram_dq[3]~output_o ;

assign sram_dq[2] = \sram_dq[2]~output_o ;

assign sram_dq[1] = \sram_dq[1]~output_o ;

assign sram_dq[0] = \sram_dq[0]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
