Running: D:\Xilinx_ISE_14.7\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Xilinx_ISE_14.7/ISE_project/ALU/alu_t_isim_beh.exe -prj D:/Xilinx_ISE_14.7/ISE_project/ALU/alu_t_beh.prj work.alu_t work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Xilinx_ISE_14.7/ISE_project/ALU/alu.v" into library work
Analyzing Verilog file "D:/Xilinx_ISE_14.7/ISE_project/ALU/alu_t.v" into library work
Analyzing Verilog file "D:/Xilinx_ISE_14.7/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/Xilinx_ISE_14.7/ISE_project/ALU/alu_t.v" Line 8: Size mismatch in connection of port <aluc>. Formal port size is 2-bit while actual signal size is 3-bit.
Completed static elaboration
Fuse Memory Usage: 160816 KB
Fuse CPU Usage: 171 ms
Compiling module alu
Compiling module alu_t
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable D:/Xilinx_ISE_14.7/ISE_project/ALU/alu_t_isim_beh.exe
Fuse Memory Usage: 167316 KB
Fuse CPU Usage: 218 ms
