<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af15a39e54d1b2ca7c70d779f214700db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af15a39e54d1b2ca7c70d779f214700db">Get</a> ()</td></tr>
<tr class="separator:af15a39e54d1b2ca7c70d779f214700db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:afadc9c9e1e85efb1c8637cb4ce982733"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af92b6a9a8ac0a2fa092374e590bd8a6e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:adcc9906eccbbfa84a3d9345f5fa7e22e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:adcc9906eccbbfa84a3d9345f5fa7e22e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af92b6a9a8ac0a2fa092374e590bd8a6e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af92b6a9a8ac0a2fa092374e590bd8a6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6a03782915613c01aa7a72230999b7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ad6a03782915613c01aa7a72230999b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afadc9c9e1e85efb1c8637cb4ce982733"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#afadc9c9e1e85efb1c8637cb4ce982733">EAX</a></td></tr>
<tr class="separator:afadc9c9e1e85efb1c8637cb4ce982733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0e641356aa6040a41f1e3c62aeb38cd"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af446997cc85fc8bf8c046167ca4a66f9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a0c0d3276e9782fe3e2a0cf5dc23a6de2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:a0c0d3276e9782fe3e2a0cf5dc23a6de2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#a0c0d3276e9782fe3e2a0cf5dc23a6de2">More...</a><br /></td></tr>
<tr class="separator:a0c0d3276e9782fe3e2a0cf5dc23a6de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fa156ac3d48c4cc0285c8967aeea122"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:a6fa156ac3d48c4cc0285c8967aeea122"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#a6fa156ac3d48c4cc0285c8967aeea122">More...</a><br /></td></tr>
<tr class="separator:a6fa156ac3d48c4cc0285c8967aeea122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68fbb3ca054d649e2f10ab52bb0d21e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:a68fbb3ca054d649e2f10ab52bb0d21e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#a68fbb3ca054d649e2f10ab52bb0d21e1">More...</a><br /></td></tr>
<tr class="separator:a68fbb3ca054d649e2f10ab52bb0d21e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e12389e2c34ddcfab1715555d8dea2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:a7e12389e2c34ddcfab1715555d8dea2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#a7e12389e2c34ddcfab1715555d8dea2d">More...</a><br /></td></tr>
<tr class="separator:a7e12389e2c34ddcfab1715555d8dea2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02c5704cf8c508442e9c6602dc04e57a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:a02c5704cf8c508442e9c6602dc04e57a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#a02c5704cf8c508442e9c6602dc04e57a">More...</a><br /></td></tr>
<tr class="separator:a02c5704cf8c508442e9c6602dc04e57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47921adc9204b2e7ae773653c51c9eb3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:a47921adc9204b2e7ae773653c51c9eb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#a47921adc9204b2e7ae773653c51c9eb3">More...</a><br /></td></tr>
<tr class="separator:a47921adc9204b2e7ae773653c51c9eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac68c9ee495758ba754dd7a3f2168bbbd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:ac68c9ee495758ba754dd7a3f2168bbbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#ac68c9ee495758ba754dd7a3f2168bbbd">More...</a><br /></td></tr>
<tr class="separator:ac68c9ee495758ba754dd7a3f2168bbbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b1d763afbaa1b7af518844abf7959a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:a0b1d763afbaa1b7af518844abf7959a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Execution Protection.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#a0b1d763afbaa1b7af518844abf7959a7">More...</a><br /></td></tr>
<tr class="separator:a0b1d763afbaa1b7af518844abf7959a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06f1e9584fc1e6fe248e0c09a49ac7f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:a06f1e9584fc1e6fe248e0c09a49ac7f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#a06f1e9584fc1e6fe248e0c09a49ac7f6">More...</a><br /></td></tr>
<tr class="separator:a06f1e9584fc1e6fe248e0c09a49ac7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cfa0955f4330f6e6975452a100a0539"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:a7cfa0955f4330f6e6975452a100a0539"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#a7cfa0955f4330f6e6975452a100a0539">More...</a><br /></td></tr>
<tr class="separator:a7cfa0955f4330f6e6975452a100a0539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a849bee933ff99f3225d64c78149dadf7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:a849bee933ff99f3225d64c78149dadf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#a849bee933ff99f3225d64c78149dadf7">More...</a><br /></td></tr>
<tr class="separator:a849bee933ff99f3225d64c78149dadf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1571a4accb85bd8c17ac807844f16db9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:a1571a4accb85bd8c17ac807844f16db9"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#a1571a4accb85bd8c17ac807844f16db9">More...</a><br /></td></tr>
<tr class="separator:a1571a4accb85bd8c17ac807844f16db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc04840d0b1b008ddeaf18eb6cc232ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:afc04840d0b1b008ddeaf18eb6cc232ab"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#afc04840d0b1b008ddeaf18eb6cc232ab">More...</a><br /></td></tr>
<tr class="separator:afc04840d0b1b008ddeaf18eb6cc232ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac670d674e17bbbb35df0f983e840d727"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:ac670d674e17bbbb35df0f983e840d727"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#ac670d674e17bbbb35df0f983e840d727">More...</a><br /></td></tr>
<tr class="separator:ac670d674e17bbbb35df0f983e840d727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74022a6ce4517d1c6be461cb59b4e18e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:a74022a6ce4517d1c6be461cb59b4e18e"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#a74022a6ce4517d1c6be461cb59b4e18e">More...</a><br /></td></tr>
<tr class="separator:a74022a6ce4517d1c6be461cb59b4e18e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84b9427a5c76e167602b63714f80fb29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:a84b9427a5c76e167602b63714f80fb29"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#a84b9427a5c76e167602b63714f80fb29">More...</a><br /></td></tr>
<tr class="separator:a84b9427a5c76e167602b63714f80fb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e499ad9c904fea62b512ffe4a4a504a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:a1e499ad9c904fea62b512ffe4a4a504a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#a1e499ad9c904fea62b512ffe4a4a504a">More...</a><br /></td></tr>
<tr class="separator:a1e499ad9c904fea62b512ffe4a4a504a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af928e62e0e5f572382c4ae7d7f3c51d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:af928e62e0e5f572382c4ae7d7f3c51d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#af928e62e0e5f572382c4ae7d7f3c51d5">More...</a><br /></td></tr>
<tr class="separator:af928e62e0e5f572382c4ae7d7f3c51d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae49883c63531ae1dcc85f48449d85722"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:ae49883c63531ae1dcc85f48449d85722"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#ae49883c63531ae1dcc85f48449d85722">More...</a><br /></td></tr>
<tr class="separator:ae49883c63531ae1dcc85f48449d85722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b4cbdebbb5ecbbbce1e5474b3cb8700"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:a9b4cbdebbb5ecbbbce1e5474b3cb8700"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#a9b4cbdebbb5ecbbbce1e5474b3cb8700">More...</a><br /></td></tr>
<tr class="separator:a9b4cbdebbb5ecbbbce1e5474b3cb8700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7799da30f7f429ebbc98804f2e33c092"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:a7799da30f7f429ebbc98804f2e33c092"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Access Prevention.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#a7799da30f7f429ebbc98804f2e33c092">More...</a><br /></td></tr>
<tr class="separator:a7799da30f7f429ebbc98804f2e33c092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aa3bbd8034b86ca3a21c2e6407e551c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:a0aa3bbd8034b86ca3a21c2e6407e551c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#a0aa3bbd8034b86ca3a21c2e6407e551c">More...</a><br /></td></tr>
<tr class="separator:a0aa3bbd8034b86ca3a21c2e6407e551c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7809e9f97d303672525912da619ca42f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:a7809e9f97d303672525912da619ca42f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#a7809e9f97d303672525912da619ca42f">More...</a><br /></td></tr>
<tr class="separator:a7809e9f97d303672525912da619ca42f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe9328f9e3eb923f0180ef9b082a85df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:abe9328f9e3eb923f0180ef9b082a85df"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#abe9328f9e3eb923f0180ef9b082a85df">More...</a><br /></td></tr>
<tr class="separator:abe9328f9e3eb923f0180ef9b082a85df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac73932b5e56684485e087240e8a0cebf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:ac73932b5e56684485e087240e8a0cebf"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#ac73932b5e56684485e087240e8a0cebf">More...</a><br /></td></tr>
<tr class="separator:ac73932b5e56684485e087240e8a0cebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a395d5ea28d5588ec37c5b53b69fa0eaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:a395d5ea28d5588ec37c5b53b69fa0eaa"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#a395d5ea28d5588ec37c5b53b69fa0eaa">More...</a><br /></td></tr>
<tr class="separator:a395d5ea28d5588ec37c5b53b69fa0eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6141b55d37e6bb232d4e45a133232be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:ab6141b55d37e6bb232d4e45a133232be"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#ab6141b55d37e6bb232d4e45a133232be">More...</a><br /></td></tr>
<tr class="separator:ab6141b55d37e6bb232d4e45a133232be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecc804670c49a300ab19a29209c910fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:aecc804670c49a300ab19a29209c910fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#aecc804670c49a300ab19a29209c910fd">More...</a><br /></td></tr>
<tr class="separator:aecc804670c49a300ab19a29209c910fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a682cc1082422c88c35c2820650c3f2ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:a682cc1082422c88c35c2820650c3f2ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#a682cc1082422c88c35c2820650c3f2ac">More...</a><br /></td></tr>
<tr class="separator:a682cc1082422c88c35c2820650c3f2ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a029f6fde4ffaad44e6d5aff387f24255"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:a029f6fde4ffaad44e6d5aff387f24255"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#a029f6fde4ffaad44e6d5aff387f24255">More...</a><br /></td></tr>
<tr class="separator:a029f6fde4ffaad44e6d5aff387f24255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c1687f6dd02f88587637613db926755"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:a5c1687f6dd02f88587637613db926755"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#a5c1687f6dd02f88587637613db926755">More...</a><br /></td></tr>
<tr class="separator:a5c1687f6dd02f88587637613db926755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1ad98ab06484b363fcc87bc82db8361"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:ab1ad98ab06484b363fcc87bc82db8361"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d481_1_1_0d506.html#ab1ad98ab06484b363fcc87bc82db8361">More...</a><br /></td></tr>
<tr class="separator:ab1ad98ab06484b363fcc87bc82db8361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af446997cc85fc8bf8c046167ca4a66f9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af446997cc85fc8bf8c046167ca4a66f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93aab80a7ea1008d7259cc4fa4d4e858"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a93aab80a7ea1008d7259cc4fa4d4e858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0e641356aa6040a41f1e3c62aeb38cd"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af0e641356aa6040a41f1e3c62aeb38cd">EBX</a></td></tr>
<tr class="separator:af0e641356aa6040a41f1e3c62aeb38cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad6b7a400397197ccb3a3ef1177a821f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4391d2ad154aad058a9cbda96101b494"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a30cfd0e33684b56e2bffbaa89f97a905"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:a30cfd0e33684b56e2bffbaa89f97a905"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../d8/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d489_1_1_0d549.html#a30cfd0e33684b56e2bffbaa89f97a905">More...</a><br /></td></tr>
<tr class="separator:a30cfd0e33684b56e2bffbaa89f97a905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a780aefd6ceb49e4d211d0b61a609d37e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:a780aefd6ceb49e4d211d0b61a609d37e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../d8/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d489_1_1_0d549.html#a780aefd6ceb49e4d211d0b61a609d37e">More...</a><br /></td></tr>
<tr class="separator:a780aefd6ceb49e4d211d0b61a609d37e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af900cde3da454ec7c161e1c389a124fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:af900cde3da454ec7c161e1c389a124fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Mode Instruction Prevention.  <a href="../../d8/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d489_1_1_0d549.html#af900cde3da454ec7c161e1c389a124fa">More...</a><br /></td></tr>
<tr class="separator:af900cde3da454ec7c161e1c389a124fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60d7d329ef9bf5a48413c11aeaa48169"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:a60d7d329ef9bf5a48413c11aeaa48169"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../d8/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d489_1_1_0d549.html#a60d7d329ef9bf5a48413c11aeaa48169">More...</a><br /></td></tr>
<tr class="separator:a60d7d329ef9bf5a48413c11aeaa48169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac5e00a78aed1b53ceb9246e7ac66e36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:aac5e00a78aed1b53ceb9246e7ac66e36"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../d8/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d489_1_1_0d549.html#aac5e00a78aed1b53ceb9246e7ac66e36">More...</a><br /></td></tr>
<tr class="separator:aac5e00a78aed1b53ceb9246e7ac66e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a539c94e53ab671978dcbfe949a722397"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:a539c94e53ab671978dcbfe949a722397"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../d8/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d489_1_1_0d549.html#a539c94e53ab671978dcbfe949a722397">More...</a><br /></td></tr>
<tr class="separator:a539c94e53ab671978dcbfe949a722397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a8c2072e8b1aa1a41bb0ac9ef71f12a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:a7a8c2072e8b1aa1a41bb0ac9ef71f12a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../d8/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d489_1_1_0d549.html#a7a8c2072e8b1aa1a41bb0ac9ef71f12a">More...</a><br /></td></tr>
<tr class="separator:a7a8c2072e8b1aa1a41bb0ac9ef71f12a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56fb43c4a10fd57962fafc8e04575d43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:a56fb43c4a10fd57962fafc8e04575d43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../d8/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d489_1_1_0d549.html#a56fb43c4a10fd57962fafc8e04575d43">More...</a><br /></td></tr>
<tr class="separator:a56fb43c4a10fd57962fafc8e04575d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b2682abff5c5fa2acf5f2bd08a47281"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:a7b2682abff5c5fa2acf5f2bd08a47281"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../d8/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d489_1_1_0d549.html#a7b2682abff5c5fa2acf5f2bd08a47281">More...</a><br /></td></tr>
<tr class="separator:a7b2682abff5c5fa2acf5f2bd08a47281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf08b20bc3604c86e40dd898b1208238"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:abf08b20bc3604c86e40dd898b1208238"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../d8/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d489_1_1_0d549.html#abf08b20bc3604c86e40dd898b1208238">More...</a><br /></td></tr>
<tr class="separator:abf08b20bc3604c86e40dd898b1208238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5deae9b04d37b84f6f4ee64f9c6dee6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:a5deae9b04d37b84f6f4ee64f9c6dee6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../d8/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d489_1_1_0d549.html#a5deae9b04d37b84f6f4ee64f9c6dee6c">More...</a><br /></td></tr>
<tr class="separator:a5deae9b04d37b84f6f4ee64f9c6dee6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46a6d8f4245ba2644924783758389302"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:a46a6d8f4245ba2644924783758389302"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../d8/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d489_1_1_0d549.html#a46a6d8f4245ba2644924783758389302">More...</a><br /></td></tr>
<tr class="separator:a46a6d8f4245ba2644924783758389302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a573ae210f1355ae12ecd66cd7dfb5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:a0a573ae210f1355ae12ecd66cd7dfb5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../d8/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d489_1_1_0d549.html#a0a573ae210f1355ae12ecd66cd7dfb5e">More...</a><br /></td></tr>
<tr class="separator:a0a573ae210f1355ae12ecd66cd7dfb5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae13da8ff5e9308ecb7489e3fc007603c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:ae13da8ff5e9308ecb7489e3fc007603c"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../d8/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d489_1_1_0d549.html#ae13da8ff5e9308ecb7489e3fc007603c">More...</a><br /></td></tr>
<tr class="separator:ae13da8ff5e9308ecb7489e3fc007603c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acedf162002701ddb9cfc99071a1584cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:acedf162002701ddb9cfc99071a1584cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../d8/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d489_1_1_0d549.html#acedf162002701ddb9cfc99071a1584cb">More...</a><br /></td></tr>
<tr class="separator:acedf162002701ddb9cfc99071a1584cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eba0714b58de9ce4cdeadf7de156213"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:a1eba0714b58de9ce4cdeadf7de156213"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d489_1_1_0d549.html#a1eba0714b58de9ce4cdeadf7de156213">More...</a><br /></td></tr>
<tr class="separator:a1eba0714b58de9ce4cdeadf7de156213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d53179fc065574d117abcb9e2ba1c7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:a3d53179fc065574d117abcb9e2ba1c7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../d8/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d489_1_1_0d549.html#a3d53179fc065574d117abcb9e2ba1c7d">More...</a><br /></td></tr>
<tr class="separator:a3d53179fc065574d117abcb9e2ba1c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad95d8adcb0362051a9259e7e5e077fab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:ad95d8adcb0362051a9259e7e5e077fab"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../d8/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d489_1_1_0d549.html#ad95d8adcb0362051a9259e7e5e077fab">More...</a><br /></td></tr>
<tr class="separator:ad95d8adcb0362051a9259e7e5e077fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7c2f7514e922ecf590898e7604d277d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:ad7c2f7514e922ecf590898e7604d277d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../d8/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d489_1_1_0d549.html#ad7c2f7514e922ecf590898e7604d277d">More...</a><br /></td></tr>
<tr class="separator:ad7c2f7514e922ecf590898e7604d277d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72e948c7ca85864b1a95ef4c7f90cd86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:a72e948c7ca85864b1a95ef4c7f90cd86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../d8/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d489_1_1_0d549.html#a72e948c7ca85864b1a95ef4c7f90cd86">More...</a><br /></td></tr>
<tr class="separator:a72e948c7ca85864b1a95ef4c7f90cd86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa24478e9e3b24476a0d73eaa4d9fe670"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:aa24478e9e3b24476a0d73eaa4d9fe670"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../d8/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d489_1_1_0d549.html#aa24478e9e3b24476a0d73eaa4d9fe670">More...</a><br /></td></tr>
<tr class="separator:aa24478e9e3b24476a0d73eaa4d9fe670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1f8c52851733a46f3a1f28f305ecdfb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:ac1f8c52851733a46f3a1f28f305ecdfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../d8/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d489_1_1_0d549.html#ac1f8c52851733a46f3a1f28f305ecdfb">More...</a><br /></td></tr>
<tr class="separator:ac1f8c52851733a46f3a1f28f305ecdfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05db84d45a01d601320b01fbaec4c862"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a05db84d45a01d601320b01fbaec4c862"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d489_1_1_0d549.html#a05db84d45a01d601320b01fbaec4c862">More...</a><br /></td></tr>
<tr class="separator:a05db84d45a01d601320b01fbaec4c862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68026561d1906ad8aca0b98b757353fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:a68026561d1906ad8aca0b98b757353fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../d8/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d489_1_1_0d549.html#a68026561d1906ad8aca0b98b757353fd">More...</a><br /></td></tr>
<tr class="separator:a68026561d1906ad8aca0b98b757353fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad958d997f8bcbe899e69ba6fdaf88fd2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:ad958d997f8bcbe899e69ba6fdaf88fd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../d8/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d489_1_1_0d549.html#ad958d997f8bcbe899e69ba6fdaf88fd2">More...</a><br /></td></tr>
<tr class="separator:ad958d997f8bcbe899e69ba6fdaf88fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92cbd8fd1a029458d86a8f4ee45e208e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:a92cbd8fd1a029458d86a8f4ee45e208e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../d8/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d489_1_1_0d549.html#a92cbd8fd1a029458d86a8f4ee45e208e">More...</a><br /></td></tr>
<tr class="separator:a92cbd8fd1a029458d86a8f4ee45e208e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfc79bdfd6f14bebeda1b48340ae383d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:abfc79bdfd6f14bebeda1b48340ae383d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../d8/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d489_1_1_0d549.html#abfc79bdfd6f14bebeda1b48340ae383d">More...</a><br /></td></tr>
<tr class="separator:abfc79bdfd6f14bebeda1b48340ae383d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4391d2ad154aad058a9cbda96101b494"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4391d2ad154aad058a9cbda96101b494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23efe43bae189c927edbde4ec516018f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a23efe43bae189c927edbde4ec516018f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad6b7a400397197ccb3a3ef1177a821f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#aad6b7a400397197ccb3a3ef1177a821f">ECX</a></td></tr>
<tr class="separator:aad6b7a400397197ccb3a3ef1177a821f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac08ca747c1ea60a341e79b70f8428e87"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a91acbdfdea6ea9cd1e3f88b132ff4bb3"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a0f27c8b59f2c04446717ffeb52f08dc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:a0f27c8b59f2c04446717ffeb52f08dc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d7/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d494_1_1_0d592.html#a0f27c8b59f2c04446717ffeb52f08dc4">More...</a><br /></td></tr>
<tr class="separator:a0f27c8b59f2c04446717ffeb52f08dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66d2464bf9f9257dc753f406fec3c539"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:a66d2464bf9f9257dc753f406fec3c539"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../d7/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d494_1_1_0d592.html#a66d2464bf9f9257dc753f406fec3c539">More...</a><br /></td></tr>
<tr class="separator:a66d2464bf9f9257dc753f406fec3c539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23ee7d0569d0a40ff1bad9e4ef9d5648"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:a23ee7d0569d0a40ff1bad9e4ef9d5648"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../d7/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d494_1_1_0d592.html#a23ee7d0569d0a40ff1bad9e4ef9d5648">More...</a><br /></td></tr>
<tr class="separator:a23ee7d0569d0a40ff1bad9e4ef9d5648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbae2f5cfee82f200457e24bc0bb8398"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:adbae2f5cfee82f200457e24bc0bb8398"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../d7/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d494_1_1_0d592.html#adbae2f5cfee82f200457e24bc0bb8398">More...</a><br /></td></tr>
<tr class="separator:adbae2f5cfee82f200457e24bc0bb8398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab693b738810b6e60696c41d154422b0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:ab693b738810b6e60696c41d154422b0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../d7/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d494_1_1_0d592.html#ab693b738810b6e60696c41d154422b0d">More...</a><br /></td></tr>
<tr class="separator:ab693b738810b6e60696c41d154422b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5aba98bd4b63c87bf4d757d15a1ad85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:aa5aba98bd4b63c87bf4d757d15a1ad85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d7/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d494_1_1_0d592.html#aa5aba98bd4b63c87bf4d757d15a1ad85">More...</a><br /></td></tr>
<tr class="separator:aa5aba98bd4b63c87bf4d757d15a1ad85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17626305edb73f9735e7ab908a58c74c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:a17626305edb73f9735e7ab908a58c74c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../d7/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d494_1_1_0d592.html#a17626305edb73f9735e7ab908a58c74c">More...</a><br /></td></tr>
<tr class="separator:a17626305edb73f9735e7ab908a58c74c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74aa9c92ea4b28483c7754a4c0887179"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:a74aa9c92ea4b28483c7754a4c0887179"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../d7/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d494_1_1_0d592.html#a74aa9c92ea4b28483c7754a4c0887179">More...</a><br /></td></tr>
<tr class="separator:a74aa9c92ea4b28483c7754a4c0887179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1bd2a35dfe723e1c4402e90b59c985d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:aa1bd2a35dfe723e1c4402e90b59c985d"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../d7/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d494_1_1_0d592.html#aa1bd2a35dfe723e1c4402e90b59c985d">More...</a><br /></td></tr>
<tr class="separator:aa1bd2a35dfe723e1c4402e90b59c985d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8784f1e3f57d7d55706bb7302af569c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:ab8784f1e3f57d7d55706bb7302af569c"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../d7/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d494_1_1_0d592.html#ab8784f1e3f57d7d55706bb7302af569c">More...</a><br /></td></tr>
<tr class="separator:ab8784f1e3f57d7d55706bb7302af569c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a465e00ec00e0a5c97e9b87e634a3fed2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a465e00ec00e0a5c97e9b87e634a3fed2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d7/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d494_1_1_0d592.html#a465e00ec00e0a5c97e9b87e634a3fed2">More...</a><br /></td></tr>
<tr class="separator:a465e00ec00e0a5c97e9b87e634a3fed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2be6ef65f78ab5c75bcc66f3950a11cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:a2be6ef65f78ab5c75bcc66f3950a11cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../d7/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d494_1_1_0d592.html#a2be6ef65f78ab5c75bcc66f3950a11cf">More...</a><br /></td></tr>
<tr class="separator:a2be6ef65f78ab5c75bcc66f3950a11cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77124b886a7df3767588b98ce5996995"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:a77124b886a7df3767588b98ce5996995"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../d7/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d494_1_1_0d592.html#a77124b886a7df3767588b98ce5996995">More...</a><br /></td></tr>
<tr class="separator:a77124b886a7df3767588b98ce5996995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b45028b2857ebabe21cfe88d136f9d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:a8b45028b2857ebabe21cfe88d136f9d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../d7/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d494_1_1_0d592.html#a8b45028b2857ebabe21cfe88d136f9d2">More...</a><br /></td></tr>
<tr class="separator:a8b45028b2857ebabe21cfe88d136f9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a909a8ed0a9c31ee14555829bb5dda2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:a0a909a8ed0a9c31ee14555829bb5dda2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../d7/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d494_1_1_0d592.html#a0a909a8ed0a9c31ee14555829bb5dda2">More...</a><br /></td></tr>
<tr class="separator:a0a909a8ed0a9c31ee14555829bb5dda2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27365bb5969630de7adc015527b5aa3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:a27365bb5969630de7adc015527b5aa3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d7/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d494_1_1_0d592.html#a27365bb5969630de7adc015527b5aa3a">More...</a><br /></td></tr>
<tr class="separator:a27365bb5969630de7adc015527b5aa3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61a0987001658b5cbfe0cf5a4dd3fd6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:a61a0987001658b5cbfe0cf5a4dd3fd6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../d7/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d494_1_1_0d592.html#a61a0987001658b5cbfe0cf5a4dd3fd6e">More...</a><br /></td></tr>
<tr class="separator:a61a0987001658b5cbfe0cf5a4dd3fd6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56a5dd81e80c96eb95a0d8641cf80e73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:a56a5dd81e80c96eb95a0d8641cf80e73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../d7/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d494_1_1_0d592.html#a56a5dd81e80c96eb95a0d8641cf80e73">More...</a><br /></td></tr>
<tr class="separator:a56a5dd81e80c96eb95a0d8641cf80e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a77f709dcd42fe923fedbd71c14fbdd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:a2a77f709dcd42fe923fedbd71c14fbdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../d7/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d494_1_1_0d592.html#a2a77f709dcd42fe923fedbd71c14fbdd">More...</a><br /></td></tr>
<tr class="separator:a2a77f709dcd42fe923fedbd71c14fbdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e3af60b20cb5d803d540423f9e82a3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a0e3af60b20cb5d803d540423f9e82a3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d7/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d494_1_1_0d592.html#a0e3af60b20cb5d803d540423f9e82a3c">More...</a><br /></td></tr>
<tr class="separator:a0e3af60b20cb5d803d540423f9e82a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a200cfb74ebf840319249532f4fd82fbe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:a200cfb74ebf840319249532f4fd82fbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../d7/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d494_1_1_0d592.html#a200cfb74ebf840319249532f4fd82fbe">More...</a><br /></td></tr>
<tr class="separator:a200cfb74ebf840319249532f4fd82fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c0518133a7553f4a7fbb9761af5fec1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:a4c0518133a7553f4a7fbb9761af5fec1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../d7/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d494_1_1_0d592.html#a4c0518133a7553f4a7fbb9761af5fec1">More...</a><br /></td></tr>
<tr class="separator:a4c0518133a7553f4a7fbb9761af5fec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a866792d3538164f55ab8c4c83a77a9d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:a866792d3538164f55ab8c4c83a77a9d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../d7/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d494_1_1_0d592.html#a866792d3538164f55ab8c4c83a77a9d0">More...</a><br /></td></tr>
<tr class="separator:a866792d3538164f55ab8c4c83a77a9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf3f16388e072560fe56cf627ac3ece0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:adf3f16388e072560fe56cf627ac3ece0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../d7/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d494_1_1_0d592.html#adf3f16388e072560fe56cf627ac3ece0">More...</a><br /></td></tr>
<tr class="separator:adf3f16388e072560fe56cf627ac3ece0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3c3263e3ae6cd45c7dc2e6030184516"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:ad3c3263e3ae6cd45c7dc2e6030184516"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../d7/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d494_1_1_0d592.html#ad3c3263e3ae6cd45c7dc2e6030184516">More...</a><br /></td></tr>
<tr class="separator:ad3c3263e3ae6cd45c7dc2e6030184516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5088082c15e10af2c02f5976b0437464"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:a5088082c15e10af2c02f5976b0437464"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Thread Indirect Branch Predictor, part of IBC.  <a href="../../d7/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d494_1_1_0d592.html#a5088082c15e10af2c02f5976b0437464">More...</a><br /></td></tr>
<tr class="separator:a5088082c15e10af2c02f5976b0437464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae61e26364f926b8ac61ba42bdbe9fd8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:aae61e26364f926b8ac61ba42bdbe9fd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../d7/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d494_1_1_0d592.html#aae61e26364f926b8ac61ba42bdbe9fd8">More...</a><br /></td></tr>
<tr class="separator:aae61e26364f926b8ac61ba42bdbe9fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a661ebb477a13f46cc4bf91f49823ae22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:a661ebb477a13f46cc4bf91f49823ae22"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../d7/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d494_1_1_0d592.html#a661ebb477a13f46cc4bf91f49823ae22">More...</a><br /></td></tr>
<tr class="separator:a661ebb477a13f46cc4bf91f49823ae22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d613dc367709bbf39a997404271b128"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:a0d613dc367709bbf39a997404271b128"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../d7/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d494_1_1_0d592.html#a0d613dc367709bbf39a997404271b128">More...</a><br /></td></tr>
<tr class="separator:a0d613dc367709bbf39a997404271b128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0e58b64a0927d7d42e343a157f5346f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:aa0e58b64a0927d7d42e343a157f5346f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../d7/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d494_1_1_0d592.html#aa0e58b64a0927d7d42e343a157f5346f">More...</a><br /></td></tr>
<tr class="separator:aa0e58b64a0927d7d42e343a157f5346f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91acbdfdea6ea9cd1e3f88b132ff4bb3"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a91acbdfdea6ea9cd1e3f88b132ff4bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeee5ab1e69bb8299593a3db80b3eea0a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:aeee5ab1e69bb8299593a3db80b3eea0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac08ca747c1ea60a341e79b70f8428e87"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac08ca747c1ea60a341e79b70f8428e87">EDX</a></td></tr>
<tr class="separator:ac08ca747c1ea60a341e79b70f8428e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00495">495</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="af15a39e54d1b2ca7c70d779f214700db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15a39e54d1b2ca7c70d779f214700db">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_0::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">497</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#afadc9c9e1e85efb1c8637cb4ce982733">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af0e641356aa6040a41f1e3c62aeb38cd">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#aad6b7a400397197ccb3a3ef1177a821f">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac08ca747c1ea60a341e79b70f8428e87">EDX</a>.raw)</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x0)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_aad6b7a400397197ccb3a3ef1177a821f"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#aad6b7a400397197ccb3a3ef1177a821f">CPU::x86::Intel::CPUID0x00000007_0::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@489 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_ac08ca747c1ea60a341e79b70f8428e87"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac08ca747c1ea60a341e79b70f8428e87">CPU::x86::Intel::CPUID0x00000007_0::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@494 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_af0e641356aa6040a41f1e3c62aeb38cd"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af0e641356aa6040a41f1e3c62aeb38cd">CPU::x86::Intel::CPUID0x00000007_0::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@481 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_afadc9c9e1e85efb1c8637cb4ce982733"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#afadc9c9e1e85efb1c8637cb4ce982733">CPU::x86::Intel::CPUID0x00000007_0::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@480 EAX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#afadc9c9e1e85efb1c8637cb4ce982733">EAX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af0e641356aa6040a41f1e3c62aeb38cd">EBX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#aad6b7a400397197ccb3a3ef1177a821f">ECX</a>, and <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac08ca747c1ea60a341e79b70f8428e87">EDX</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="afadc9c9e1e85efb1c8637cb4ce982733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afadc9c9e1e85efb1c8637cb4ce982733">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<a id="af0e641356aa6040a41f1e3c62aeb38cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0e641356aa6040a41f1e3c62aeb38cd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="aad6b7a400397197ccb3a3ef1177a821f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad6b7a400397197ccb3a3ef1177a821f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="ac08ca747c1ea60a341e79b70f8428e87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac08ca747c1ea60a341e79b70f8428e87">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
