#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1751160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17512f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x176a050 .functor NOT 1, L_0x179ece0, C4<0>, C4<0>, C4<0>;
L_0x179ea40 .functor XOR 1, L_0x179e8e0, L_0x179e9a0, C4<0>, C4<0>;
L_0x179ebd0 .functor XOR 1, L_0x179ea40, L_0x179eb00, C4<0>, C4<0>;
v0x1794090_0 .net *"_ivl_10", 0 0, L_0x179eb00;  1 drivers
v0x1794190_0 .net *"_ivl_12", 0 0, L_0x179ebd0;  1 drivers
v0x1794270_0 .net *"_ivl_2", 0 0, L_0x1795f70;  1 drivers
v0x1794330_0 .net *"_ivl_4", 0 0, L_0x179e8e0;  1 drivers
v0x1794410_0 .net *"_ivl_6", 0 0, L_0x179e9a0;  1 drivers
v0x1794540_0 .net *"_ivl_8", 0 0, L_0x179ea40;  1 drivers
v0x1794620_0 .net "a", 0 0, v0x178d880_0;  1 drivers
v0x17946c0_0 .net "b", 0 0, v0x178d920_0;  1 drivers
v0x1794760_0 .net "c", 0 0, v0x178d9c0_0;  1 drivers
v0x1794800_0 .var "clk", 0 0;
v0x17948a0_0 .net "d", 0 0, v0x178db00_0;  1 drivers
v0x1794940_0 .net "q_dut", 0 0, L_0x179e780;  1 drivers
v0x17949e0_0 .net "q_ref", 0 0, L_0x176a0c0;  1 drivers
v0x1794a80_0 .var/2u "stats1", 159 0;
v0x1794b20_0 .var/2u "strobe", 0 0;
v0x1794bc0_0 .net "tb_match", 0 0, L_0x179ece0;  1 drivers
v0x1794c80_0 .net "tb_mismatch", 0 0, L_0x176a050;  1 drivers
v0x1794d40_0 .net "wavedrom_enable", 0 0, v0x178dbf0_0;  1 drivers
v0x1794de0_0 .net "wavedrom_title", 511 0, v0x178dc90_0;  1 drivers
L_0x1795f70 .concat [ 1 0 0 0], L_0x176a0c0;
L_0x179e8e0 .concat [ 1 0 0 0], L_0x176a0c0;
L_0x179e9a0 .concat [ 1 0 0 0], L_0x179e780;
L_0x179eb00 .concat [ 1 0 0 0], L_0x176a0c0;
L_0x179ece0 .cmp/eeq 1, L_0x1795f70, L_0x179ebd0;
S_0x1751480 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x17512f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x173aea0 .functor OR 1, v0x178d880_0, v0x178d920_0, C4<0>, C4<0>;
L_0x1751be0 .functor OR 1, v0x178d9c0_0, v0x178db00_0, C4<0>, C4<0>;
L_0x176a0c0 .functor AND 1, L_0x173aea0, L_0x1751be0, C4<1>, C4<1>;
v0x176a2c0_0 .net *"_ivl_0", 0 0, L_0x173aea0;  1 drivers
v0x176a360_0 .net *"_ivl_2", 0 0, L_0x1751be0;  1 drivers
v0x173aff0_0 .net "a", 0 0, v0x178d880_0;  alias, 1 drivers
v0x173b090_0 .net "b", 0 0, v0x178d920_0;  alias, 1 drivers
v0x178cd00_0 .net "c", 0 0, v0x178d9c0_0;  alias, 1 drivers
v0x178ce10_0 .net "d", 0 0, v0x178db00_0;  alias, 1 drivers
v0x178ced0_0 .net "q", 0 0, L_0x176a0c0;  alias, 1 drivers
S_0x178d030 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x17512f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x178d880_0 .var "a", 0 0;
v0x178d920_0 .var "b", 0 0;
v0x178d9c0_0 .var "c", 0 0;
v0x178da60_0 .net "clk", 0 0, v0x1794800_0;  1 drivers
v0x178db00_0 .var "d", 0 0;
v0x178dbf0_0 .var "wavedrom_enable", 0 0;
v0x178dc90_0 .var "wavedrom_title", 511 0;
E_0x174c100/0 .event negedge, v0x178da60_0;
E_0x174c100/1 .event posedge, v0x178da60_0;
E_0x174c100 .event/or E_0x174c100/0, E_0x174c100/1;
E_0x174c350 .event posedge, v0x178da60_0;
E_0x17339f0 .event negedge, v0x178da60_0;
S_0x178d380 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x178d030;
 .timescale -12 -12;
v0x178d580_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x178d680 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x178d030;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x178ddf0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x17512f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1795110 .functor NOT 1, v0x178d880_0, C4<0>, C4<0>, C4<0>;
L_0x17951a0 .functor NOT 1, v0x178d920_0, C4<0>, C4<0>, C4<0>;
L_0x1795230 .functor AND 1, L_0x1795110, L_0x17951a0, C4<1>, C4<1>;
L_0x17952a0 .functor NOT 1, v0x178d9c0_0, C4<0>, C4<0>, C4<0>;
L_0x1795340 .functor AND 1, L_0x1795230, L_0x17952a0, C4<1>, C4<1>;
L_0x1795450 .functor NOT 1, v0x178db00_0, C4<0>, C4<0>, C4<0>;
L_0x1795500 .functor AND 1, L_0x1795340, L_0x1795450, C4<1>, C4<1>;
L_0x1795610 .functor NOT 1, v0x178d880_0, C4<0>, C4<0>, C4<0>;
L_0x17956d0 .functor NOT 1, v0x178d920_0, C4<0>, C4<0>, C4<0>;
L_0x1795740 .functor AND 1, L_0x1795610, L_0x17956d0, C4<1>, C4<1>;
L_0x17958b0 .functor NOT 1, v0x178d9c0_0, C4<0>, C4<0>, C4<0>;
L_0x1795920 .functor AND 1, L_0x1795740, L_0x17958b0, C4<1>, C4<1>;
L_0x1795a50 .functor AND 1, L_0x1795920, v0x178db00_0, C4<1>, C4<1>;
L_0x1795b10 .functor OR 1, L_0x1795500, L_0x1795a50, C4<0>, C4<0>;
L_0x17959e0 .functor NOT 1, v0x178d880_0, C4<0>, C4<0>, C4<0>;
L_0x1795ca0 .functor NOT 1, v0x178d920_0, C4<0>, C4<0>, C4<0>;
L_0x1795da0 .functor AND 1, L_0x17959e0, L_0x1795ca0, C4<1>, C4<1>;
L_0x1795eb0 .functor AND 1, L_0x1795da0, v0x178d9c0_0, C4<1>, C4<1>;
L_0x1796010 .functor NOT 1, v0x178db00_0, C4<0>, C4<0>, C4<0>;
L_0x1796080 .functor AND 1, L_0x1795eb0, L_0x1796010, C4<1>, C4<1>;
L_0x1796240 .functor OR 1, L_0x1795b10, L_0x1796080, C4<0>, C4<0>;
L_0x1796350 .functor NOT 1, v0x178d880_0, C4<0>, C4<0>, C4<0>;
L_0x1796590 .functor NOT 1, v0x178d920_0, C4<0>, C4<0>, C4<0>;
L_0x1796710 .functor AND 1, L_0x1796350, L_0x1796590, C4<1>, C4<1>;
L_0x17968f0 .functor AND 1, L_0x1796710, v0x178d9c0_0, C4<1>, C4<1>;
L_0x1796ac0 .functor AND 1, L_0x17968f0, v0x178db00_0, C4<1>, C4<1>;
L_0x1796d70 .functor OR 1, L_0x1796240, L_0x1796ac0, C4<0>, C4<0>;
L_0x1796e80 .functor NOT 1, v0x178d880_0, C4<0>, C4<0>, C4<0>;
L_0x1796fe0 .functor AND 1, L_0x1796e80, v0x178d920_0, C4<1>, C4<1>;
L_0x17970a0 .functor NOT 1, v0x178d9c0_0, C4<0>, C4<0>, C4<0>;
L_0x1797210 .functor AND 1, L_0x1796fe0, L_0x17970a0, C4<1>, C4<1>;
L_0x1797320 .functor NOT 1, v0x178db00_0, C4<0>, C4<0>, C4<0>;
L_0x17974a0 .functor AND 1, L_0x1797210, L_0x1797320, C4<1>, C4<1>;
L_0x17975b0 .functor OR 1, L_0x1796d70, L_0x17974a0, C4<0>, C4<0>;
L_0x17977e0 .functor NOT 1, v0x178d880_0, C4<0>, C4<0>, C4<0>;
L_0x1797850 .functor AND 1, L_0x17977e0, v0x178d920_0, C4<1>, C4<1>;
L_0x1797a40 .functor NOT 1, v0x178d9c0_0, C4<0>, C4<0>, C4<0>;
L_0x1797ab0 .functor AND 1, L_0x1797850, L_0x1797a40, C4<1>, C4<1>;
L_0x1797d00 .functor AND 1, L_0x1797ab0, v0x178db00_0, C4<1>, C4<1>;
L_0x1797dc0 .functor OR 1, L_0x17975b0, L_0x1797d00, C4<0>, C4<0>;
L_0x1798020 .functor NOT 1, v0x178d880_0, C4<0>, C4<0>, C4<0>;
L_0x1798090 .functor AND 1, L_0x1798020, v0x178d920_0, C4<1>, C4<1>;
L_0x17982b0 .functor AND 1, L_0x1798090, v0x178d9c0_0, C4<1>, C4<1>;
L_0x1798370 .functor NOT 1, v0x178db00_0, C4<0>, C4<0>, C4<0>;
L_0x1798550 .functor AND 1, L_0x17982b0, L_0x1798370, C4<1>, C4<1>;
L_0x1798660 .functor OR 1, L_0x1797dc0, L_0x1798550, C4<0>, C4<0>;
L_0x17988f0 .functor NOT 1, v0x178d880_0, C4<0>, C4<0>, C4<0>;
L_0x1798960 .functor AND 1, L_0x17988f0, v0x178d920_0, C4<1>, C4<1>;
L_0x1798bb0 .functor AND 1, L_0x1798960, v0x178d9c0_0, C4<1>, C4<1>;
L_0x1798c70 .functor AND 1, L_0x1798bb0, v0x178db00_0, C4<1>, C4<1>;
L_0x1798ed0 .functor OR 1, L_0x1798660, L_0x1798c70, C4<0>, C4<0>;
L_0x1798fe0 .functor NOT 1, v0x178d920_0, C4<0>, C4<0>, C4<0>;
L_0x1799200 .functor AND 1, v0x178d880_0, L_0x1798fe0, C4<1>, C4<1>;
L_0x17992c0 .functor NOT 1, v0x178d9c0_0, C4<0>, C4<0>, C4<0>;
L_0x17994f0 .functor AND 1, L_0x1799200, L_0x17992c0, C4<1>, C4<1>;
L_0x1799600 .functor NOT 1, v0x178db00_0, C4<0>, C4<0>, C4<0>;
L_0x1799840 .functor AND 1, L_0x17994f0, L_0x1799600, C4<1>, C4<1>;
L_0x1799950 .functor OR 1, L_0x1798ed0, L_0x1799840, C4<0>, C4<0>;
L_0x1799c40 .functor NOT 1, v0x178d920_0, C4<0>, C4<0>, C4<0>;
L_0x1799cb0 .functor AND 1, v0x178d880_0, L_0x1799c40, C4<1>, C4<1>;
L_0x1799f60 .functor NOT 1, v0x178d9c0_0, C4<0>, C4<0>, C4<0>;
L_0x1799fd0 .functor AND 1, L_0x1799cb0, L_0x1799f60, C4<1>, C4<1>;
L_0x179a2e0 .functor AND 1, L_0x1799fd0, v0x178db00_0, C4<1>, C4<1>;
L_0x179a3a0 .functor OR 1, L_0x1799950, L_0x179a2e0, C4<0>, C4<0>;
L_0x179a6c0 .functor NOT 1, v0x178d920_0, C4<0>, C4<0>, C4<0>;
L_0x179a730 .functor AND 1, v0x178d880_0, L_0x179a6c0, C4<1>, C4<1>;
L_0x179aa10 .functor AND 1, L_0x179a730, v0x178d9c0_0, C4<1>, C4<1>;
L_0x179aad0 .functor NOT 1, v0x178db00_0, C4<0>, C4<0>, C4<0>;
L_0x179ad70 .functor AND 1, L_0x179aa10, L_0x179aad0, C4<1>, C4<1>;
L_0x179ae80 .functor OR 1, L_0x179a3a0, L_0x179ad70, C4<0>, C4<0>;
L_0x179b1d0 .functor NOT 1, v0x178d920_0, C4<0>, C4<0>, C4<0>;
L_0x179b240 .functor AND 1, v0x178d880_0, L_0x179b1d0, C4<1>, C4<1>;
L_0x179b550 .functor AND 1, L_0x179b240, v0x178d9c0_0, C4<1>, C4<1>;
L_0x179b820 .functor AND 1, L_0x179b550, v0x178db00_0, C4<1>, C4<1>;
L_0x179bd50 .functor OR 1, L_0x179ae80, L_0x179b820, C4<0>, C4<0>;
L_0x179be60 .functor AND 1, v0x178d880_0, v0x178d920_0, C4<1>, C4<1>;
L_0x179c140 .functor NOT 1, v0x178d9c0_0, C4<0>, C4<0>, C4<0>;
L_0x179c1b0 .functor AND 1, L_0x179be60, L_0x179c140, C4<1>, C4<1>;
L_0x179c540 .functor NOT 1, v0x178db00_0, C4<0>, C4<0>, C4<0>;
L_0x179c5b0 .functor AND 1, L_0x179c1b0, L_0x179c540, C4<1>, C4<1>;
L_0x179c950 .functor OR 1, L_0x179bd50, L_0x179c5b0, C4<0>, C4<0>;
L_0x179ca60 .functor AND 1, v0x178d880_0, v0x178d920_0, C4<1>, C4<1>;
L_0x179cd70 .functor NOT 1, v0x178d9c0_0, C4<0>, C4<0>, C4<0>;
L_0x179cde0 .functor AND 1, L_0x179ca60, L_0x179cd70, C4<1>, C4<1>;
L_0x179d1a0 .functor AND 1, L_0x179cde0, v0x178db00_0, C4<1>, C4<1>;
L_0x179d260 .functor OR 1, L_0x179c950, L_0x179d1a0, C4<0>, C4<0>;
L_0x179d630 .functor AND 1, v0x178d880_0, v0x178d920_0, C4<1>, C4<1>;
L_0x179d6a0 .functor AND 1, L_0x179d630, v0x178d9c0_0, C4<1>, C4<1>;
L_0x179da30 .functor NOT 1, v0x178db00_0, C4<0>, C4<0>, C4<0>;
L_0x179daa0 .functor AND 1, L_0x179d6a0, L_0x179da30, C4<1>, C4<1>;
L_0x179de90 .functor OR 1, L_0x179d260, L_0x179daa0, C4<0>, C4<0>;
L_0x179dfa0 .functor AND 1, v0x178d880_0, v0x178d920_0, C4<1>, C4<1>;
L_0x179e300 .functor AND 1, L_0x179dfa0, v0x178d9c0_0, C4<1>, C4<1>;
L_0x179e3c0 .functor AND 1, L_0x179e300, v0x178db00_0, C4<1>, C4<1>;
L_0x179e780 .functor OR 1, L_0x179de90, L_0x179e3c0, C4<0>, C4<0>;
v0x178e0e0_0 .net *"_ivl_0", 0 0, L_0x1795110;  1 drivers
v0x178e1c0_0 .net *"_ivl_10", 0 0, L_0x1795450;  1 drivers
v0x178e2a0_0 .net *"_ivl_100", 0 0, L_0x1798ed0;  1 drivers
v0x178e390_0 .net *"_ivl_102", 0 0, L_0x1798fe0;  1 drivers
v0x178e470_0 .net *"_ivl_104", 0 0, L_0x1799200;  1 drivers
v0x178e5a0_0 .net *"_ivl_106", 0 0, L_0x17992c0;  1 drivers
v0x178e680_0 .net *"_ivl_108", 0 0, L_0x17994f0;  1 drivers
v0x178e760_0 .net *"_ivl_110", 0 0, L_0x1799600;  1 drivers
v0x178e840_0 .net *"_ivl_112", 0 0, L_0x1799840;  1 drivers
v0x178e920_0 .net *"_ivl_114", 0 0, L_0x1799950;  1 drivers
v0x178ea00_0 .net *"_ivl_116", 0 0, L_0x1799c40;  1 drivers
v0x178eae0_0 .net *"_ivl_118", 0 0, L_0x1799cb0;  1 drivers
v0x178ebc0_0 .net *"_ivl_12", 0 0, L_0x1795500;  1 drivers
v0x178eca0_0 .net *"_ivl_120", 0 0, L_0x1799f60;  1 drivers
v0x178ed80_0 .net *"_ivl_122", 0 0, L_0x1799fd0;  1 drivers
v0x178ee60_0 .net *"_ivl_124", 0 0, L_0x179a2e0;  1 drivers
v0x178ef40_0 .net *"_ivl_126", 0 0, L_0x179a3a0;  1 drivers
v0x178f020_0 .net *"_ivl_128", 0 0, L_0x179a6c0;  1 drivers
v0x178f100_0 .net *"_ivl_130", 0 0, L_0x179a730;  1 drivers
v0x178f1e0_0 .net *"_ivl_132", 0 0, L_0x179aa10;  1 drivers
v0x178f2c0_0 .net *"_ivl_134", 0 0, L_0x179aad0;  1 drivers
v0x178f3a0_0 .net *"_ivl_136", 0 0, L_0x179ad70;  1 drivers
v0x178f480_0 .net *"_ivl_138", 0 0, L_0x179ae80;  1 drivers
v0x178f560_0 .net *"_ivl_14", 0 0, L_0x1795610;  1 drivers
v0x178f640_0 .net *"_ivl_140", 0 0, L_0x179b1d0;  1 drivers
v0x178f720_0 .net *"_ivl_142", 0 0, L_0x179b240;  1 drivers
v0x178f800_0 .net *"_ivl_144", 0 0, L_0x179b550;  1 drivers
v0x178f8e0_0 .net *"_ivl_146", 0 0, L_0x179b820;  1 drivers
v0x178f9c0_0 .net *"_ivl_148", 0 0, L_0x179bd50;  1 drivers
v0x178faa0_0 .net *"_ivl_150", 0 0, L_0x179be60;  1 drivers
v0x178fb80_0 .net *"_ivl_152", 0 0, L_0x179c140;  1 drivers
v0x178fc60_0 .net *"_ivl_154", 0 0, L_0x179c1b0;  1 drivers
v0x178fd40_0 .net *"_ivl_156", 0 0, L_0x179c540;  1 drivers
v0x1790030_0 .net *"_ivl_158", 0 0, L_0x179c5b0;  1 drivers
v0x1790110_0 .net *"_ivl_16", 0 0, L_0x17956d0;  1 drivers
v0x17901f0_0 .net *"_ivl_160", 0 0, L_0x179c950;  1 drivers
v0x17902d0_0 .net *"_ivl_162", 0 0, L_0x179ca60;  1 drivers
v0x17903b0_0 .net *"_ivl_164", 0 0, L_0x179cd70;  1 drivers
v0x1790490_0 .net *"_ivl_166", 0 0, L_0x179cde0;  1 drivers
v0x1790570_0 .net *"_ivl_168", 0 0, L_0x179d1a0;  1 drivers
v0x1790650_0 .net *"_ivl_170", 0 0, L_0x179d260;  1 drivers
v0x1790730_0 .net *"_ivl_172", 0 0, L_0x179d630;  1 drivers
v0x1790810_0 .net *"_ivl_174", 0 0, L_0x179d6a0;  1 drivers
v0x17908f0_0 .net *"_ivl_176", 0 0, L_0x179da30;  1 drivers
v0x17909d0_0 .net *"_ivl_178", 0 0, L_0x179daa0;  1 drivers
v0x1790ab0_0 .net *"_ivl_18", 0 0, L_0x1795740;  1 drivers
v0x1790b90_0 .net *"_ivl_180", 0 0, L_0x179de90;  1 drivers
v0x1790c70_0 .net *"_ivl_182", 0 0, L_0x179dfa0;  1 drivers
v0x1790d50_0 .net *"_ivl_184", 0 0, L_0x179e300;  1 drivers
v0x1790e30_0 .net *"_ivl_186", 0 0, L_0x179e3c0;  1 drivers
v0x1790f10_0 .net *"_ivl_2", 0 0, L_0x17951a0;  1 drivers
v0x1790ff0_0 .net *"_ivl_20", 0 0, L_0x17958b0;  1 drivers
v0x17910d0_0 .net *"_ivl_22", 0 0, L_0x1795920;  1 drivers
v0x17911b0_0 .net *"_ivl_24", 0 0, L_0x1795a50;  1 drivers
v0x1791290_0 .net *"_ivl_26", 0 0, L_0x1795b10;  1 drivers
v0x1791370_0 .net *"_ivl_28", 0 0, L_0x17959e0;  1 drivers
v0x1791450_0 .net *"_ivl_30", 0 0, L_0x1795ca0;  1 drivers
v0x1791530_0 .net *"_ivl_32", 0 0, L_0x1795da0;  1 drivers
v0x1791610_0 .net *"_ivl_34", 0 0, L_0x1795eb0;  1 drivers
v0x17916f0_0 .net *"_ivl_36", 0 0, L_0x1796010;  1 drivers
v0x17917d0_0 .net *"_ivl_38", 0 0, L_0x1796080;  1 drivers
v0x17918b0_0 .net *"_ivl_4", 0 0, L_0x1795230;  1 drivers
v0x1791990_0 .net *"_ivl_40", 0 0, L_0x1796240;  1 drivers
v0x1791a70_0 .net *"_ivl_42", 0 0, L_0x1796350;  1 drivers
v0x1791b50_0 .net *"_ivl_44", 0 0, L_0x1796590;  1 drivers
v0x1792040_0 .net *"_ivl_46", 0 0, L_0x1796710;  1 drivers
v0x1792120_0 .net *"_ivl_48", 0 0, L_0x17968f0;  1 drivers
v0x1792200_0 .net *"_ivl_50", 0 0, L_0x1796ac0;  1 drivers
v0x17922e0_0 .net *"_ivl_52", 0 0, L_0x1796d70;  1 drivers
v0x17923c0_0 .net *"_ivl_54", 0 0, L_0x1796e80;  1 drivers
v0x17924a0_0 .net *"_ivl_56", 0 0, L_0x1796fe0;  1 drivers
v0x1792580_0 .net *"_ivl_58", 0 0, L_0x17970a0;  1 drivers
v0x1792660_0 .net *"_ivl_6", 0 0, L_0x17952a0;  1 drivers
v0x1792740_0 .net *"_ivl_60", 0 0, L_0x1797210;  1 drivers
v0x1792820_0 .net *"_ivl_62", 0 0, L_0x1797320;  1 drivers
v0x1792900_0 .net *"_ivl_64", 0 0, L_0x17974a0;  1 drivers
v0x17929e0_0 .net *"_ivl_66", 0 0, L_0x17975b0;  1 drivers
v0x1792ac0_0 .net *"_ivl_68", 0 0, L_0x17977e0;  1 drivers
v0x1792ba0_0 .net *"_ivl_70", 0 0, L_0x1797850;  1 drivers
v0x1792c80_0 .net *"_ivl_72", 0 0, L_0x1797a40;  1 drivers
v0x1792d60_0 .net *"_ivl_74", 0 0, L_0x1797ab0;  1 drivers
v0x1792e40_0 .net *"_ivl_76", 0 0, L_0x1797d00;  1 drivers
v0x1792f20_0 .net *"_ivl_78", 0 0, L_0x1797dc0;  1 drivers
v0x1793000_0 .net *"_ivl_8", 0 0, L_0x1795340;  1 drivers
v0x17930e0_0 .net *"_ivl_80", 0 0, L_0x1798020;  1 drivers
v0x17931c0_0 .net *"_ivl_82", 0 0, L_0x1798090;  1 drivers
v0x17932a0_0 .net *"_ivl_84", 0 0, L_0x17982b0;  1 drivers
v0x1793380_0 .net *"_ivl_86", 0 0, L_0x1798370;  1 drivers
v0x1793460_0 .net *"_ivl_88", 0 0, L_0x1798550;  1 drivers
v0x1793540_0 .net *"_ivl_90", 0 0, L_0x1798660;  1 drivers
v0x1793620_0 .net *"_ivl_92", 0 0, L_0x17988f0;  1 drivers
v0x1793700_0 .net *"_ivl_94", 0 0, L_0x1798960;  1 drivers
v0x17937e0_0 .net *"_ivl_96", 0 0, L_0x1798bb0;  1 drivers
v0x17938c0_0 .net *"_ivl_98", 0 0, L_0x1798c70;  1 drivers
v0x17939a0_0 .net "a", 0 0, v0x178d880_0;  alias, 1 drivers
v0x1793a40_0 .net "b", 0 0, v0x178d920_0;  alias, 1 drivers
v0x1793b30_0 .net "c", 0 0, v0x178d9c0_0;  alias, 1 drivers
v0x1793c20_0 .net "d", 0 0, v0x178db00_0;  alias, 1 drivers
v0x1793d10_0 .net "q", 0 0, L_0x179e780;  alias, 1 drivers
S_0x1793e70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x17512f0;
 .timescale -12 -12;
E_0x174bea0 .event anyedge, v0x1794b20_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1794b20_0;
    %nor/r;
    %assign/vec4 v0x1794b20_0, 0;
    %wait E_0x174bea0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x178d030;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x178db00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x178d9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x178d920_0, 0;
    %assign/vec4 v0x178d880_0, 0;
    %wait E_0x17339f0;
    %wait E_0x174c350;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x178db00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x178d9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x178d920_0, 0;
    %assign/vec4 v0x178d880_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x174c100;
    %load/vec4 v0x178d880_0;
    %load/vec4 v0x178d920_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x178d9c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x178db00_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x178db00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x178d9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x178d920_0, 0;
    %assign/vec4 v0x178d880_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x178d680;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x174c100;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x178db00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x178d9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x178d920_0, 0;
    %assign/vec4 v0x178d880_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x17512f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1794800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1794b20_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x17512f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1794800_0;
    %inv;
    %store/vec4 v0x1794800_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x17512f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x178da60_0, v0x1794c80_0, v0x1794620_0, v0x17946c0_0, v0x1794760_0, v0x17948a0_0, v0x17949e0_0, v0x1794940_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x17512f0;
T_7 ;
    %load/vec4 v0x1794a80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1794a80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1794a80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1794a80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1794a80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1794a80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1794a80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x17512f0;
T_8 ;
    %wait E_0x174c100;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1794a80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1794a80_0, 4, 32;
    %load/vec4 v0x1794bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1794a80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1794a80_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1794a80_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1794a80_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x17949e0_0;
    %load/vec4 v0x17949e0_0;
    %load/vec4 v0x1794940_0;
    %xor;
    %load/vec4 v0x17949e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1794a80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1794a80_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1794a80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1794a80_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/circuit3/iter4/response0/top_module.sv";
