Analysis & Elaboration report for finalProject
Sun Apr 02 22:59:11 2017
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for ram_TA:b2v_inst2|altsyncram:altsyncram_component|altsyncram_k7i1:auto_generated
  6. Parameter Settings for User Entity Instance: ram_TA:b2v_inst2|altsyncram:altsyncram_component
  7. altsyncram Parameter Settings by Entity Instance
  8. Analysis & Elaboration Settings
  9. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                       ;
+------------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Sun Apr 02 22:59:11 2017           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; finalProject                                    ;
; Top-level Entity Name              ; phase3                                          ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                             ;
+--------+--------------+---------+--------------+--------------+--------------------------+----------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance          ; IP Include File                                          ;
+--------+--------------+---------+--------------+--------------+--------------------------+----------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |phase3|ram_TA:b2v_inst2 ; C:/Users/luke/Documents/ELEC374_RISC_Computer/ram_TA.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for ram_TA:b2v_inst2|altsyncram:altsyncram_component|altsyncram_k7i1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_TA:b2v_inst2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                    ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                    ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; ram_mif.mif          ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_k7i1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                             ;
+-------------------------------------------+--------------------------------------------------+
; Name                                      ; Value                                            ;
+-------------------------------------------+--------------------------------------------------+
; Number of entity instances                ; 1                                                ;
; Entity Instance                           ; ram_TA:b2v_inst2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                      ;
;     -- WIDTH_A                            ; 32                                               ;
;     -- NUMWORDS_A                         ; 512                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                           ;
;     -- WIDTH_B                            ; 1                                                ;
;     -- NUMWORDS_B                         ; 1                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
+-------------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; phase3             ; finalProject       ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Elaboration
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Apr 02 22:59:05 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject --analysis_and_elaboration
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file phase4.vhd
    Info (12022): Found design unit 1: phase4-bdf_type
    Info (12023): Found entity 1: phase4
Info (12021): Found 2 design units, including 1 entities, in source file phase3.vhd
    Info (12022): Found design unit 1: phase3-bdf_type
    Info (12023): Found entity 1: phase3
Info (12021): Found 2 design units, including 1 entities, in source file control_unit.vhd
    Info (12022): Found design unit 1: control_unit-behavioral
    Info (12023): Found entity 1: control_unit
Info (12021): Found 2 design units, including 1 entities, in source file reg_64_tb.vhd
    Info (12022): Found design unit 1: register_64_tb-register_64_tb_arch
    Info (12023): Found entity 1: register_64_tb
Info (12021): Found 2 design units, including 1 entities, in source file register_r0.vhd
    Info (12022): Found design unit 1: register_R0-behavioral
    Info (12023): Found entity 1: register_R0
Info (12021): Found 2 design units, including 1 entities, in source file select_encode_logic_sel_tb.vhd
    Info (12022): Found design unit 1: select_encode_logic_sel_tb-select_encode_logic_sel_tb_arch
    Info (12023): Found entity 1: select_encode_logic_sel_tb
Info (12021): Found 2 design units, including 1 entities, in source file select_encode_logic_sel.vhd
    Info (12022): Found design unit 1: select_encode_logic_sel-behavioral
    Info (12023): Found entity 1: select_encode_logic_sel
Info (12021): Found 2 design units, including 1 entities, in source file z_split.vhd
    Info (12022): Found design unit 1: Z_split-behavioral
    Info (12023): Found entity 1: Z_split
Info (12021): Found 2 design units, including 1 entities, in source file register_64.vhd
    Info (12022): Found design unit 1: register_64-behavioral
    Info (12023): Found entity 1: register_64
Info (12021): Found 2 design units, including 1 entities, in source file register_32.vhd
    Info (12022): Found design unit 1: register_32-behavioral
    Info (12023): Found entity 1: register_32
Info (12021): Found 2 design units, including 1 entities, in source file mdmux.vhd
    Info (12022): Found design unit 1: MDMUX-behavioral
    Info (12023): Found entity 1: MDMUX
Info (12021): Found 2 design units, including 1 entities, in source file encoder_32_to_5.vhd
    Info (12022): Found design unit 1: encoder_32_to_5-behavioral
    Info (12023): Found entity 1: encoder_32_to_5
Info (12021): Found 2 design units, including 1 entities, in source file bus_mux_32_to_1.vhd
    Info (12022): Found design unit 1: bus_mux_32_to_1-behavioral
    Info (12023): Found entity 1: bus_mux_32_to_1
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-behavioral
    Info (12023): Found entity 1: ALU
Info (12021): Found 2 design units, including 1 entities, in source file con_ff_logic.vhd
    Info (12022): Found design unit 1: con_ff_logic-behavioral
    Info (12023): Found entity 1: con_ff_logic
Info (12021): Found 2 design units, including 1 entities, in source file d_flipflop.vhd
    Info (12022): Found design unit 1: d_flipflop-behavioral
    Info (12023): Found entity 1: d_flipflop
Info (12021): Found 2 design units, including 1 entities, in source file con_ff_logic_tb.vhd
    Info (12022): Found design unit 1: con_ff_logic_tb-con_ff_logic_tb_arch
    Info (12023): Found entity 1: con_ff_logic_tb
Info (12021): Found 2 design units, including 1 entities, in source file mar_splicer.vhd
    Info (12022): Found design unit 1: MAR_splicer-behavioral
    Info (12023): Found entity 1: MAR_splicer
Info (12021): Found 2 design units, including 1 entities, in source file selecencodelogic_r_splitter.vhd
    Info (12022): Found design unit 1: SelectEncodeLogic_R_splitter-behavioral
    Info (12023): Found entity 1: SelectEncodeLogic_R_splitter
Info (12021): Found 2 design units, including 1 entities, in source file ir_conff_split.vhd
    Info (12022): Found design unit 1: IR_ConFF_Split-behavioral
    Info (12023): Found entity 1: IR_ConFF_Split
Info (12021): Found 2 design units, including 1 entities, in source file ram_ta.vhd
    Info (12022): Found design unit 1: ram_ta-SYN
    Info (12023): Found entity 1: ram_TA
Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd
    Info (12022): Found design unit 1: lpm_add_sub0-SYN
    Info (12023): Found entity 1: lpm_add_sub0
Info (12021): Found 2 design units, including 1 entities, in source file incpc.vhd
    Info (12022): Found design unit 1: IncPC-behavioral
    Info (12023): Found entity 1: IncPC
Info (12021): Found 2 design units, including 1 entities, in source file r14mux.vhd
    Info (12022): Found design unit 1: R14MUX-behavioral
    Info (12023): Found entity 1: R14MUX
Info (12021): Found 2 design units, including 1 entities, in source file in_port_reg.vhd
    Info (12022): Found design unit 1: in_port_reg-behavioral
    Info (12023): Found entity 1: in_port_reg
Info (12021): Found 2 design units, including 1 entities, in source file phase3_tb.vhd
    Info (12022): Found design unit 1: phase3_tb-phase3_tb_arch
    Info (12023): Found entity 1: phase3_tb
Info (12021): Found 2 design units, including 1 entities, in source file seven_seg_display_out.vhd
    Info (12022): Found design unit 1: Seven_Seg_Display_Out-Behavior
    Info (12023): Found entity 1: Seven_Seg_Display_Out
Info (12021): Found 2 design units, including 1 entities, in source file display_splitter.vhd
    Info (12022): Found design unit 1: display_splitter-behavioral
    Info (12023): Found entity 1: display_splitter
Info (12021): Found 2 design units, including 1 entities, in source file clock_divider.vhd
    Info (12022): Found design unit 1: clock_divider-Behavioral
    Info (12023): Found entity 1: clock_divider
Info (12127): Elaborating entity "phase3" for the top level hierarchy
Info (12128): Elaborating entity "register_32" for hierarchy "register_32:b2v_C_sign_extended"
Info (12128): Elaborating entity "encoder_32_to_5" for hierarchy "encoder_32_to_5:b2v_inst"
Info (12128): Elaborating entity "bus_mux_32_to_1" for hierarchy "bus_mux_32_to_1:b2v_inst1"
Info (12128): Elaborating entity "IncPC" for hierarchy "IncPC:b2v_inst10"
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:b2v_inst11"
Warning (10492): VHDL Process Statement warning at control_unit.vhd(63): signal "stop" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "clear", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "run", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "Gra", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "Grb", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "Grc", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "Rin", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "Rout", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "MDRout", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "Zhighout", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "Zlowout", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "HIout", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "LOout", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "In_portout", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "Cout", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "HIin", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "LOin", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "Con_in", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "PCin", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "IRin", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "Yin", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "Zin", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "MDRin", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "Out_portin", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "BAout", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "R14MUX_enable", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "IncPC_enable", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "write_signal", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "read_signal", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "PCout", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "MARin", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "Cin", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "ALU_cs", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "Zhighin", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable "ZLowin", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "ZLowin" at control_unit.vhd(534)
Info (10041): Inferred latch for "Zhighin" at control_unit.vhd(534)
Info (10041): Inferred latch for "ALU_cs[0]" at control_unit.vhd(534)
Info (10041): Inferred latch for "ALU_cs[1]" at control_unit.vhd(534)
Info (10041): Inferred latch for "ALU_cs[2]" at control_unit.vhd(534)
Info (10041): Inferred latch for "ALU_cs[3]" at control_unit.vhd(534)
Info (10041): Inferred latch for "Cin" at control_unit.vhd(534)
Info (10041): Inferred latch for "MARin" at control_unit.vhd(534)
Info (10041): Inferred latch for "PCout" at control_unit.vhd(534)
Info (10041): Inferred latch for "read_signal" at control_unit.vhd(534)
Info (10041): Inferred latch for "write_signal" at control_unit.vhd(534)
Info (10041): Inferred latch for "IncPC_enable" at control_unit.vhd(534)
Info (10041): Inferred latch for "R14MUX_enable" at control_unit.vhd(534)
Info (10041): Inferred latch for "BAout" at control_unit.vhd(534)
Info (10041): Inferred latch for "Out_portin" at control_unit.vhd(534)
Info (10041): Inferred latch for "MDRin" at control_unit.vhd(534)
Info (10041): Inferred latch for "Zin" at control_unit.vhd(534)
Info (10041): Inferred latch for "Yin" at control_unit.vhd(534)
Info (10041): Inferred latch for "IRin" at control_unit.vhd(534)
Info (10041): Inferred latch for "PCin" at control_unit.vhd(534)
Info (10041): Inferred latch for "Con_in" at control_unit.vhd(534)
Info (10041): Inferred latch for "LOin" at control_unit.vhd(534)
Info (10041): Inferred latch for "HIin" at control_unit.vhd(534)
Info (10041): Inferred latch for "Cout" at control_unit.vhd(534)
Info (10041): Inferred latch for "In_portout" at control_unit.vhd(534)
Info (10041): Inferred latch for "LOout" at control_unit.vhd(534)
Info (10041): Inferred latch for "HIout" at control_unit.vhd(534)
Info (10041): Inferred latch for "Zlowout" at control_unit.vhd(534)
Info (10041): Inferred latch for "Zhighout" at control_unit.vhd(534)
Info (10041): Inferred latch for "MDRout" at control_unit.vhd(534)
Info (10041): Inferred latch for "Rout" at control_unit.vhd(534)
Info (10041): Inferred latch for "Rin" at control_unit.vhd(534)
Info (10041): Inferred latch for "Grc" at control_unit.vhd(534)
Info (10041): Inferred latch for "Grb" at control_unit.vhd(534)
Info (10041): Inferred latch for "Gra" at control_unit.vhd(534)
Info (10041): Inferred latch for "run" at control_unit.vhd(534)
Info (10041): Inferred latch for "clear" at control_unit.vhd(534)
Info (10018): Can't recognize finite state machine "present_state" because it has a complex reset state
Info (12128): Elaborating entity "R14MUX" for hierarchy "R14MUX:b2v_inst12"
Info (12128): Elaborating entity "in_port_reg" for hierarchy "in_port_reg:b2v_inst13"
Info (12128): Elaborating entity "register_R0" for hierarchy "register_R0:b2v_inst16"
Info (12128): Elaborating entity "con_ff_logic" for hierarchy "con_ff_logic:b2v_inst17"
Info (12128): Elaborating entity "d_flipflop" for hierarchy "con_ff_logic:b2v_inst17|d_flipflop:d_ff_con"
Warning (10492): VHDL Process Statement warning at D_flipflop.vhd(14): signal "enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "IR_ConFF_Split" for hierarchy "IR_ConFF_Split:b2v_inst18"
Info (12128): Elaborating entity "ram_TA" for hierarchy "ram_TA:b2v_inst2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_TA:b2v_inst2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram_TA:b2v_inst2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram_TA:b2v_inst2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ram_mif.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k7i1.tdf
    Info (12023): Found entity 1: altsyncram_k7i1
Info (12128): Elaborating entity "altsyncram_k7i1" for hierarchy "ram_TA:b2v_inst2|altsyncram:altsyncram_component|altsyncram_k7i1:auto_generated"
Critical Warning (127005): Memory depth (512) in the design file differs from memory depth (256) in the Memory Initialization File "C:/Users/luke/Documents/ELEC374_RISC_Computer/ram_mif.mif" -- setting initial value for remaining addresses to 0
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:b2v_inst3"
Warning (10631): VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable "temp_C", which holds its previous value in one or more paths through the process
Info (12128): Elaborating entity "Z_split" for hierarchy "Z_split:b2v_inst4"
Info (12128): Elaborating entity "select_encode_logic_sel" for hierarchy "select_encode_logic_sel:b2v_inst5"
Info (12128): Elaborating entity "MDMUX" for hierarchy "MDMUX:b2v_inst6"
Info (12128): Elaborating entity "MAR_splicer" for hierarchy "MAR_splicer:b2v_inst7"
Info (12128): Elaborating entity "SelectEncodeLogic_R_splitter" for hierarchy "SelectEncodeLogic_R_splitter:b2v_inst8"
Info (12128): Elaborating entity "register_64" for hierarchy "register_64:b2v_Z"
Info: Quartus II 32-bit Analysis & Elaboration was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 417 megabytes
    Info: Processing ended: Sun Apr 02 22:59:11 2017
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


