// Seed: 1584012514
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output wire id_26;
  input wire id_25;
  inout wire id_24;
  input wire id_23;
  input wire id_22;
  input wire id_21;
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_27 = id_21;
  wire id_28 = id_2;
  specify
    specparam id_29 = id_13 || 1;
    (id_30 => id_31) = (1  : 1'b0 : 1'b0, 1'b0);
  endspecify
  assign module_1.type_7 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    input tri0 id_2,
    output wire id_3,
    input wand id_4,
    output tri0 id_5,
    input wor id_6,
    output wand id_7,
    input uwire id_8,
    input wand id_9,
    output wand id_10,
    input tri0 id_11,
    output tri0 id_12,
    input supply1 id_13,
    input tri0 id_14,
    input tri0 id_15,
    input tri1 id_16,
    input tri0 id_17,
    input uwire id_18,
    output uwire id_19,
    output supply1 id_20,
    output supply0 id_21
    , id_30,
    input wand id_22,
    input wire id_23,
    output supply0 id_24,
    output tri1 id_25,
    input uwire id_26
    , id_31,
    input tri0 id_27,
    output wor id_28
);
  wire id_32;
  module_0 modCall_1 (
      id_32,
      id_32,
      id_31,
      id_32,
      id_32,
      id_30,
      id_32,
      id_30,
      id_31,
      id_30,
      id_31,
      id_30,
      id_30,
      id_32,
      id_31,
      id_30,
      id_30,
      id_30,
      id_32,
      id_32,
      id_32,
      id_30,
      id_31,
      id_30,
      id_31,
      id_32
  );
endmodule
