<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6E00/ip/hpm_clc_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6E00_2ip_2hpm__clc__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_clc_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6E00_2ip_2hpm__clc__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2025 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_CLC_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_CLC_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="foldopen" id="foldopen00012" data-start="{" data-end="};">
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="structCLC__Type.html">   12</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="structCLC__Type.html#a01f7162750d76ecbf6a76834f2adcc05">   14</a></span>        __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#a01f7162750d76ecbf6a76834f2adcc05">MODE</a>;                    <span class="comment">/* 0x0:  mode ctrl */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="structCLC__Type.html#a2b9dcd864f74f0da8131b2b65a84658f">   15</a></span>        __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#a2b9dcd864f74f0da8131b2b65a84658f">ADC_EXPECT</a>;              <span class="comment">/* 0x4:  adc expect */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="structCLC__Type.html#a43db117baf7a45d4ed04ea6a17294f8d">   16</a></span>        __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#a43db117baf7a45d4ed04ea6a17294f8d">ADC_CHAN</a>;                <span class="comment">/* 0x8:  adc used channel */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="structCLC__Type.html#ab561848b1c4386950372587eb4a26bd1">   17</a></span>        __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#ab561848b1c4386950372587eb4a26bd1">ADC_OFFSET</a>;              <span class="comment">/* 0xC:  adc used offset */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="structCLC__Type.html#aeb46a1fcdad33aadbd3571b496889cea">   18</a></span>        __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#aeb46a1fcdad33aadbd3571b496889cea">EADC_LOWTH</a>;              <span class="comment">/* 0x10:  eadc_lowth value used in error adc cofficient selection */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="structCLC__Type.html#a7ad2a86c0db7577e98ed723a9725fdc1">   19</a></span>        __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#a7ad2a86c0db7577e98ed723a9725fdc1">EADC_HIGHTH</a>;             <span class="comment">/* 0x14:  eadc_highth value used in error adc cofficient selection */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structCLC__Type.html#a0528dea1e50de95e4baddcd252a8fb07">   20</a></span>        __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#a0528dea1e50de95e4baddcd252a8fb07">EADC_MIDLOWTH</a>;           <span class="comment">/* 0x18:  eadc_midlowth value used in error adc cofficient selection */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="structCLC__Type.html#ac117b083a8fc883b0ae8775db47926df">   21</a></span>        __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#ac117b083a8fc883b0ae8775db47926df">EADC_MIDHIGHTH</a>;          <span class="comment">/* 0x1C:  eadc_midhighth value used in error adc cofficient selection */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="structCLC__Type.html#a07f3aa250e8988c7e475e69bb017d18f">   22</a></span>        __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#a07f3aa250e8988c7e475e69bb017d18f">P2Z2_CLAMP_LO</a>;           <span class="comment">/* 0x20:  2p2z output clamp low threshold */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="structCLC__Type.html#af033bc33511368374e2e4e5ac57a2c15">   23</a></span>        __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#af033bc33511368374e2e4e5ac57a2c15">P2Z2_CLAMP_HI</a>;           <span class="comment">/* 0x24:  2p2z output clamp high threshold */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="structCLC__Type.html#a9e774cbbbe753fcde1c8a35a7e279b0a">   24</a></span>        __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#a9e774cbbbe753fcde1c8a35a7e279b0a">P3Z3_CLAMP_LO</a>;           <span class="comment">/* 0x28:  3p3z output clamp low threshold */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="structCLC__Type.html#a718f68e074982494fa3ffd7efda5a3c4">   25</a></span>        __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#a718f68e074982494fa3ffd7efda5a3c4">P3Z3_CLAMP_HI</a>;           <span class="comment">/* 0x2C:  3p3z output clamp high threshold */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="structCLC__Type.html#ac3d43815d52169ad9fc1c5fe5686b3cf">   26</a></span>        __R  uint8_t  <a class="code hl_variable" href="structCLC__Type.html#ac3d43815d52169ad9fc1c5fe5686b3cf">RESERVED0</a>[16];           <span class="comment">/* 0x30 - 0x3F: Reserved */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>        <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structCLC__Type.html#af4234a8b16c2b891899e7d3324cf67da">   28</a></span>            __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#af4234a8b16c2b891899e7d3324cf67da">COEFF_B0</a>;            <span class="comment">/* 0x40:  zone  b0 */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="structCLC__Type.html#a683af981e290e0845b980f6c8a935f8d">   29</a></span>            __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#a683af981e290e0845b980f6c8a935f8d">COEFF_B1</a>;            <span class="comment">/* 0x44:  zone  b1 */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="structCLC__Type.html#a5e3476cd71d4e5cde421d34b4b164355">   30</a></span>            __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#a5e3476cd71d4e5cde421d34b4b164355">COEFF_B2</a>;            <span class="comment">/* 0x48:  zone  b2 */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="structCLC__Type.html#a5477700911e6a8d06684962b60cea873">   31</a></span>            __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#a5477700911e6a8d06684962b60cea873">COEFF_B3</a>;            <span class="comment">/* 0x4C:  zone  b3 */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="structCLC__Type.html#ae0bf30119ab8e701291bb21d04f3a3ea">   32</a></span>            __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#ae0bf30119ab8e701291bb21d04f3a3ea">COEFF_A0</a>;            <span class="comment">/* 0x50:  zone  a0 */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="structCLC__Type.html#aef02118a87dba093698a59d90d2449a7">   33</a></span>            __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#aef02118a87dba093698a59d90d2449a7">COEFF_A1</a>;            <span class="comment">/* 0x54:  zone  a1 */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="structCLC__Type.html#ae1f16b5e24cc8eb82fadb4bc998b4838">   34</a></span>            __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#ae1f16b5e24cc8eb82fadb4bc998b4838">COEFF_A2</a>;            <span class="comment">/* 0x58:  zone  a2 */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="structCLC__Type.html#a2f6323bf661fbe95eda9f0fb3143c800">   35</a></span>            __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#a2f6323bf661fbe95eda9f0fb3143c800">COEFF_KS</a>;            <span class="comment">/* 0x5C:  zone  kscaling */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="structCLC__Type.html#a9b2b28b04ff0f0b70f40629a968e85f0">   36</a></span>        } COEFF[3];</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="structCLC__Type.html#a68aec8bde58677accdf600b9561bcfee">   37</a></span>        __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#a68aec8bde58677accdf600b9561bcfee">PWM_PERIOD</a>;              <span class="comment">/* 0xA0:  pwm_period */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="structCLC__Type.html#a0383f0011d8a0704ec1f2dc15147eb0c">   38</a></span>        __R  uint32_t <a class="code hl_variable" href="structCLC__Type.html#a0383f0011d8a0704ec1f2dc15147eb0c">OUTPUT_VALUE</a>;            <span class="comment">/* 0xA4:  output value */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="structCLC__Type.html#a44d87a7ab5782a3f5dfec3f612952e56">   39</a></span>        __R  uint32_t <a class="code hl_variable" href="structCLC__Type.html#a44d87a7ab5782a3f5dfec3f612952e56">TIMESTAMP</a>;               <span class="comment">/* 0xA8:  adc timestamp used */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="structCLC__Type.html#ac7e1201811681334ff34e05b855f8b97">   40</a></span>        __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#ac7e1201811681334ff34e05b855f8b97">EADC_CURR</a>;               <span class="comment">/* 0xAC:  error adc latest value */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structCLC__Type.html#a4afe65433fb375ff34922a6c13725813">   41</a></span>        __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#a4afe65433fb375ff34922a6c13725813">EADC_PRE0</a>;               <span class="comment">/* 0xB0:  error adc previous0 value */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structCLC__Type.html#a6ea15407f066149a9860209491ecd5b9">   42</a></span>        __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#a6ea15407f066149a9860209491ecd5b9">EADC_PRE1</a>;               <span class="comment">/* 0xB4:  error adc previous1 value */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structCLC__Type.html#a4a6e7d862949bfb08193d72374d2180d">   43</a></span>        __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#a4a6e7d862949bfb08193d72374d2180d">P2Z2_CURR</a>;               <span class="comment">/* 0xB8:  2p2z latest value */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structCLC__Type.html#aa34b58e7a917cae24a4dd18bec53def0">   44</a></span>        __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#aa34b58e7a917cae24a4dd18bec53def0">P2Z2_PRE0</a>;               <span class="comment">/* 0xBC:  2p2z previous0 value */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structCLC__Type.html#a6f619d554de4b474bcf959e9c8d8e861">   45</a></span>        __R  uint8_t  <a class="code hl_variable" href="structCLC__Type.html#a6f619d554de4b474bcf959e9c8d8e861">RESERVED1</a>[4];            <span class="comment">/* 0xC0 - 0xC3: Reserved */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="structCLC__Type.html#a056a88db05a7282dedc7a18674272eb5">   46</a></span>        __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#a056a88db05a7282dedc7a18674272eb5">P3Z3_CURR</a>;               <span class="comment">/* 0xC4:  3p3z latest value */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="structCLC__Type.html#ab1c80fd5eb45b2c9528d23dac323e88b">   47</a></span>        __R  uint8_t  <a class="code hl_variable" href="structCLC__Type.html#ab1c80fd5eb45b2c9528d23dac323e88b">RESERVED2</a>[4];            <span class="comment">/* 0xC8 - 0xCB: Reserved */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="structCLC__Type.html#a509fc4998f62c2b5131625e0482727c3">   48</a></span>        __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#a509fc4998f62c2b5131625e0482727c3">P3Z3_FORBID_LO</a>;          <span class="comment">/* 0xCC:  3p3z output forbid low threshold */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="structCLC__Type.html#a7e483013932a8fb8250a1ab6d20fcddc">   49</a></span>        __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#a7e483013932a8fb8250a1ab6d20fcddc">P3Z3_FORBID_MD</a>;          <span class="comment">/* 0xD0:  3p3z output forbid middle threshold */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="structCLC__Type.html#ad20335297847c8954e1fe0eb24eff99f">   50</a></span>        __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#ad20335297847c8954e1fe0eb24eff99f">P3Z3_FORBID_HI</a>;          <span class="comment">/* 0xD4:  3p3z output forbid high threshold */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="structCLC__Type.html#ac37cbd5a5339f8cfdd1806f17d5d3c89">   51</a></span>        __R  uint8_t  <a class="code hl_variable" href="structCLC__Type.html#ac37cbd5a5339f8cfdd1806f17d5d3c89">RESERVED3</a>[8];            <span class="comment">/* 0xD8 - 0xDF: Reserved */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="structCLC__Type.html#a3181bc64827d25b896e6fb1e7561e70f">   52</a></span>        __RW uint32_t <a class="code hl_variable" href="structCLC__Type.html#a3181bc64827d25b896e6fb1e7561e70f">ADC_SW</a>;                  <span class="comment">/* 0xE0:  adc software inject value */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="structCLC__Type.html#a2e6987bd1144a83c52ded250a4414d50">   53</a></span>        __R  uint8_t  <a class="code hl_variable" href="structCLC__Type.html#a2e6987bd1144a83c52ded250a4414d50">RESERVED4</a>[24];           <span class="comment">/* 0xE4 - 0xFB: Reserved */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="structCLC__Type.html#a23c5d2526262e3be594a1f827b7674cf">   54</a></span>        __W  uint32_t <a class="code hl_variable" href="structCLC__Type.html#a23c5d2526262e3be594a1f827b7674cf">STATUS</a>;                  <span class="comment">/* 0xFC:  irq_status */</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="structCLC__Type.html#a97286cf13390944e63433175417f1aba">   55</a></span>    } VDVQ_CHAN[2];</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="structCLC__Type.html#afcde719e23be640745dc2a130f294321">   56</a></span>    __W  uint32_t <a class="code hl_variable" href="structCLC__Type.html#afcde719e23be640745dc2a130f294321">DQ_ADC_SW_READY</a>;             <span class="comment">/* 0x200: enable d/q chan software inject adc value */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>} <a class="code hl_struct" href="structCLC__Type.html">CLC_Type</a>;</div>
</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: MODE */</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">/*</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment"> * ENABLE_CLC (RW)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment"> *</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment"> * enable CLC</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"> */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a817997ce41947fd289f4868fcf26b2ff">   66</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_MODE_ENABLE_CLC_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a83fd3c005b50271ce4e8c11788710202">   67</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_MODE_ENABLE_CLC_SHIFT (31U)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a601a66107db7da690f75fc31a0959408">   68</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_MODE_ENABLE_CLC_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_MODE_ENABLE_CLC_SHIFT) &amp; CLC_VDVQ_CHAN_MODE_ENABLE_CLC_MASK)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a7d6f71bbd000f898d8b6bcd353c80d3e">   69</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_MODE_ENABLE_CLC_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_MODE_ENABLE_CLC_MASK) &gt;&gt; CLC_VDVQ_CHAN_MODE_ENABLE_CLC_SHIFT)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">/*</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"> * MASK_MODE (RW)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment"> *</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"> * open mode: CLC keep working even if bad irq status ocurred</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment"> */</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a848428b87f5e62a176c1a8a9cdb08483">   76</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_MODE_MASK_MODE_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a5d4e9cad3c37b9748c8fc5ef74822fd0">   77</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_MODE_MASK_MODE_SHIFT (24U)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a25b7485a4c316357976f8bb93842cc52">   78</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_MODE_MASK_MODE_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_MODE_MASK_MODE_SHIFT) &amp; CLC_VDVQ_CHAN_MODE_MASK_MODE_MASK)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a344e4ee446969b5eb48a95d3ae2cc57c">   79</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_MODE_MASK_MODE_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_MODE_MASK_MODE_MASK) &gt;&gt; CLC_VDVQ_CHAN_MODE_MASK_MODE_SHIFT)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">/*</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> * DQ_MODE (RW)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"> *</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"> * dq mode</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"> */</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a5c7f017b71e4ddfe5fd290514cdb3d89">   86</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_MODE_DQ_MODE_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a9ab731dde2b738982507af4d6cbeabfc">   87</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_MODE_DQ_MODE_SHIFT (16U)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#ac3a07ca01c7ede0bd90b18173a0ddf9c">   88</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_MODE_DQ_MODE_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_MODE_DQ_MODE_SHIFT) &amp; CLC_VDVQ_CHAN_MODE_DQ_MODE_MASK)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a06cc06eb501ea80aa8b00100e6bea60f">   89</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_MODE_DQ_MODE_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_MODE_DQ_MODE_MASK) &gt;&gt; CLC_VDVQ_CHAN_MODE_DQ_MODE_SHIFT)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">/*</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"> * ENABLE_IRQ (RW)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> *</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"> * enable irq:</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"> * irq_data_in_forbid     , // 10</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> * irq_forb_err_boundary  , // 9</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"> * irq_p3z3_over_lo       , // 8</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"> * irq_p3z3_over_hi       , // 7</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"> * irq_p3z3_err_boundary  , // 6</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"> * irq_z2_over_sf         , // 5</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> * irq_z2_over_lo         , // 4</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment"> * irq_z2_over_hi         , // 3</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment"> * irq_z2_err_boundary    , // 2</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment"> * irq_coef_err_boundary  , // 1</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"> * irq_valid_clc            // 0</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment"> */</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a307d81f93a0c8c009be313c95f669d26">  107</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_MODE_ENABLE_IRQ_MASK (0x7FFU)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a2ad5ea833586427cc1e24e6cf775409f">  108</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_MODE_ENABLE_IRQ_SHIFT (0U)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#ab7beebbebdf6c5250d7274e0513a4e06">  109</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_MODE_ENABLE_IRQ_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_MODE_ENABLE_IRQ_SHIFT) &amp; CLC_VDVQ_CHAN_MODE_ENABLE_IRQ_MASK)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a01be6ca96b2a28b0d65ded9699beabb1">  110</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_MODE_ENABLE_IRQ_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_MODE_ENABLE_IRQ_MASK) &gt;&gt; CLC_VDVQ_CHAN_MODE_ENABLE_IRQ_SHIFT)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: ADC_EXPECT */</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">/*</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"> * ADC_EXPECT (RW)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment"> *</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"> * adc expect value</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment"> */</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a6b9d5687c76646344c36dbedca1a9e8e">  118</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_ADC_EXPECT_ADC_EXPECT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a9df6af4d1900b5a7ab00aa59bb964721">  119</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_ADC_EXPECT_ADC_EXPECT_SHIFT (0U)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a36e24a34cdd1220db56ae1cfb30383f5">  120</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_ADC_EXPECT_ADC_EXPECT_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_ADC_EXPECT_ADC_EXPECT_SHIFT) &amp; CLC_VDVQ_CHAN_ADC_EXPECT_ADC_EXPECT_MASK)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a195ae796fa9703e161e2df1835eddd7e">  121</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_ADC_EXPECT_ADC_EXPECT_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_ADC_EXPECT_ADC_EXPECT_MASK) &gt;&gt; CLC_VDVQ_CHAN_ADC_EXPECT_ADC_EXPECT_SHIFT)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: ADC_CHAN */</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">/*</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"> * ADC_CHAN (RW)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment"> *</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment"> * adc used chan ID</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment"> */</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#ad12aaafa1c54dee8b5df412c8a1127e1">  129</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_ADC_CHAN_ADC_CHAN_MASK (0x1FU)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a03507976c96e08db08f60b92f11c9441">  130</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_ADC_CHAN_ADC_CHAN_SHIFT (0U)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#aa6ae50173317e3640e19741514922aa2">  131</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_ADC_CHAN_ADC_CHAN_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_ADC_CHAN_ADC_CHAN_SHIFT) &amp; CLC_VDVQ_CHAN_ADC_CHAN_ADC_CHAN_MASK)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a9a1ca734d4b93c7990a1c8606a86c629">  132</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_ADC_CHAN_ADC_CHAN_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_ADC_CHAN_ADC_CHAN_MASK) &gt;&gt; CLC_VDVQ_CHAN_ADC_CHAN_ADC_CHAN_SHIFT)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: ADC_OFFSET */</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">/*</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> * ADC_OFFSET (RW)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"> *</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"> * adc used offset</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment"> */</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a00adf3612b6cd38e16a0ca3848d72122">  140</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_ADC_OFFSET_ADC_OFFSET_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a9eee2649d582e7abea33f1306716ff6c">  141</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_ADC_OFFSET_ADC_OFFSET_SHIFT (0U)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a1d3c6e6a81770eb087cca07810d26538">  142</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_ADC_OFFSET_ADC_OFFSET_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_ADC_OFFSET_ADC_OFFSET_SHIFT) &amp; CLC_VDVQ_CHAN_ADC_OFFSET_ADC_OFFSET_MASK)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a816dcef58a7e5a84d77b89aa18b99ed6">  143</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_ADC_OFFSET_ADC_OFFSET_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_ADC_OFFSET_ADC_OFFSET_MASK) &gt;&gt; CLC_VDVQ_CHAN_ADC_OFFSET_ADC_OFFSET_SHIFT)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: EADC_LOWTH */</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">/*</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> * EADC_LOWTH (RW)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"> *</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"> * if error adc not bigger than eadc_lowth or not less than eadc_highth, use zone 2 cofficient；if not less than midlowth and not bigger than midhighth, use zone 0 cofficient；otherwire, use zone 1 cofficient</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment"> */</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a6c0875b9c81bc1d828ccdc470dc0d4d5">  151</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_EADC_LOWTH_EADC_LOWTH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#aea6c1805bb93a5f48915c156ea8de39c">  152</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_EADC_LOWTH_EADC_LOWTH_SHIFT (0U)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a7958c6587c4e36473af67eaec3029d0a">  153</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_EADC_LOWTH_EADC_LOWTH_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_EADC_LOWTH_EADC_LOWTH_SHIFT) &amp; CLC_VDVQ_CHAN_EADC_LOWTH_EADC_LOWTH_MASK)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#ac2b347cefe9fc9abbc10b7f89a9b3efd">  154</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_EADC_LOWTH_EADC_LOWTH_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_EADC_LOWTH_EADC_LOWTH_MASK) &gt;&gt; CLC_VDVQ_CHAN_EADC_LOWTH_EADC_LOWTH_SHIFT)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: EADC_HIGHTH */</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">/*</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"> * EADC_HIGHTH (RW)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"> *</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"> * if error adc not bigger than eadc_lowth or not less than eadc_highth, use zone 2 cofficient；if not less than midlowth and not bigger than midhighth, use zone 0 cofficient；otherwire, use zone 1 cofficient</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment"> */</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#ae1a5b2c0c75f26e1becbdd804cc507ca">  162</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_EADC_HIGHTH_EADC_HIGHTH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#afe8cf618e16d6e48a624547c47a1d53a">  163</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_EADC_HIGHTH_EADC_HIGHTH_SHIFT (0U)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a651301133d4679ee1fd46f71b847812a">  164</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_EADC_HIGHTH_EADC_HIGHTH_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_EADC_HIGHTH_EADC_HIGHTH_SHIFT) &amp; CLC_VDVQ_CHAN_EADC_HIGHTH_EADC_HIGHTH_MASK)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#af00029c54fa1444f5a20470b8359137b">  165</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_EADC_HIGHTH_EADC_HIGHTH_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_EADC_HIGHTH_EADC_HIGHTH_MASK) &gt;&gt; CLC_VDVQ_CHAN_EADC_HIGHTH_EADC_HIGHTH_SHIFT)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: EADC_MIDLOWTH */</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">/*</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment"> * EADC_MIDLOWTH (RW)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"> *</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment"> * if error adc not bigger than eadc_lowth or not less than eadc_highth, use zone 2 cofficient；if not less than midlowth and not bigger than midhighth, use zone 0 cofficient；otherwire, use zone 1 cofficient</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment"> */</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a3601452a7eca6ed3b68ac6d8d2c2a61f">  173</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_EADC_MIDLOWTH_EADC_MIDLOWTH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#aab3d8e742d3c5bd29754f8784b0e19af">  174</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_EADC_MIDLOWTH_EADC_MIDLOWTH_SHIFT (0U)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#ab3f3a339c9b6198b670e32241b7af414">  175</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_EADC_MIDLOWTH_EADC_MIDLOWTH_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_EADC_MIDLOWTH_EADC_MIDLOWTH_SHIFT) &amp; CLC_VDVQ_CHAN_EADC_MIDLOWTH_EADC_MIDLOWTH_MASK)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a46afff70f83bb63e6a96c672ed573112">  176</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_EADC_MIDLOWTH_EADC_MIDLOWTH_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_EADC_MIDLOWTH_EADC_MIDLOWTH_MASK) &gt;&gt; CLC_VDVQ_CHAN_EADC_MIDLOWTH_EADC_MIDLOWTH_SHIFT)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span> </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: EADC_MIDHIGHTH */</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">/*</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment"> * EADC_MIDHIGHTH (RW)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment"> *</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"> * if error adc not bigger than eadc_lowth or not less than eadc_highth, use zone 2 cofficient；if not less than midlowth and not bigger than midhighth, use zone 0 cofficient；otherwire, use zone 1 cofficient</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment"> */</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#ae3f75571bab8bac11d9dc9c10acec246">  184</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_EADC_MIDHIGHTH_EADC_MIDHIGHTH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a95d404120cfd168c953782b33aec3bda">  185</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_EADC_MIDHIGHTH_EADC_MIDHIGHTH_SHIFT (0U)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a9e03c18511cc305478348a89f7bbb803">  186</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_EADC_MIDHIGHTH_EADC_MIDHIGHTH_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_EADC_MIDHIGHTH_EADC_MIDHIGHTH_SHIFT) &amp; CLC_VDVQ_CHAN_EADC_MIDHIGHTH_EADC_MIDHIGHTH_MASK)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a516adbd5625e3590a6fc8c2472065cd6">  187</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_EADC_MIDHIGHTH_EADC_MIDHIGHTH_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_EADC_MIDHIGHTH_EADC_MIDHIGHTH_MASK) &gt;&gt; CLC_VDVQ_CHAN_EADC_MIDHIGHTH_EADC_MIDHIGHTH_SHIFT)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: P2Z2_CLAMP_LO */</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment">/*</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> * 2P2Z_CLAMP_LO (RW)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"> *</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> * 2p2z output clamp low threshold</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"> */</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a63281f8bd9bb4a6dc82e652f361a4dfa">  195</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P2Z2_CLAMP_LO_2P2Z_CLAMP_LO_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a4e97b232a189d57a3d2c72f9c2f0fc4b">  196</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P2Z2_CLAMP_LO_2P2Z_CLAMP_LO_SHIFT (0U)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#ad0cda4a0b8e0f646d2910170f94ffeaf">  197</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P2Z2_CLAMP_LO_2P2Z_CLAMP_LO_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_P2Z2_CLAMP_LO_2P2Z_CLAMP_LO_SHIFT) &amp; CLC_VDVQ_CHAN_P2Z2_CLAMP_LO_2P2Z_CLAMP_LO_MASK)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a84f21ded4ac05bff94bed56655e66c51">  198</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P2Z2_CLAMP_LO_2P2Z_CLAMP_LO_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_P2Z2_CLAMP_LO_2P2Z_CLAMP_LO_MASK) &gt;&gt; CLC_VDVQ_CHAN_P2Z2_CLAMP_LO_2P2Z_CLAMP_LO_SHIFT)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: P2Z2_CLAMP_HI */</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">/*</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment"> * 2P2Z_CLAMP_HI (RW)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"> *</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"> * 2p2z output clamp high threshold</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment"> */</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a473115df28edcf76ccf109f9bfe6c228">  206</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P2Z2_CLAMP_HI_2P2Z_CLAMP_HI_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a642287606138d83b0111a7b3b2fda2e9">  207</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P2Z2_CLAMP_HI_2P2Z_CLAMP_HI_SHIFT (0U)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a1537a56f7fe3c5f7fde228f482b15b50">  208</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P2Z2_CLAMP_HI_2P2Z_CLAMP_HI_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_P2Z2_CLAMP_HI_2P2Z_CLAMP_HI_SHIFT) &amp; CLC_VDVQ_CHAN_P2Z2_CLAMP_HI_2P2Z_CLAMP_HI_MASK)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a83c4fbbcd02c47cbe42aec6e7d045641">  209</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P2Z2_CLAMP_HI_2P2Z_CLAMP_HI_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_P2Z2_CLAMP_HI_2P2Z_CLAMP_HI_MASK) &gt;&gt; CLC_VDVQ_CHAN_P2Z2_CLAMP_HI_2P2Z_CLAMP_HI_SHIFT)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: P3Z3_CLAMP_LO */</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment">/*</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment"> * 3P3Z_CLAMP_LO (RW)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment"> *</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"> * 3p3z output clamp low threshold</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"> */</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a377baba89bd8e6171976366b7b096526">  217</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P3Z3_CLAMP_LO_3P3Z_CLAMP_LO_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#ac17d3eef3e8dfedac77cdedf53645745">  218</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P3Z3_CLAMP_LO_3P3Z_CLAMP_LO_SHIFT (0U)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a6cc71ad9014c46d47a4ae2a5b9ade7ea">  219</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P3Z3_CLAMP_LO_3P3Z_CLAMP_LO_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_P3Z3_CLAMP_LO_3P3Z_CLAMP_LO_SHIFT) &amp; CLC_VDVQ_CHAN_P3Z3_CLAMP_LO_3P3Z_CLAMP_LO_MASK)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a240ffe458d1a9285c68c01484b568a48">  220</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P3Z3_CLAMP_LO_3P3Z_CLAMP_LO_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_P3Z3_CLAMP_LO_3P3Z_CLAMP_LO_MASK) &gt;&gt; CLC_VDVQ_CHAN_P3Z3_CLAMP_LO_3P3Z_CLAMP_LO_SHIFT)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: P3Z3_CLAMP_HI */</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">/*</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment"> * 3P3Z_CLAMP_HI (RW)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment"> *</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment"> * 3p3z output clamp high threshold</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"> */</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#aed31298d1f05c94e77d842fa38e02f25">  228</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P3Z3_CLAMP_HI_3P3Z_CLAMP_HI_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a254264143e473a72955d96ff2def8ee7">  229</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P3Z3_CLAMP_HI_3P3Z_CLAMP_HI_SHIFT (0U)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#abb2a99e98e9cb03dd0691da94e5540a4">  230</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P3Z3_CLAMP_HI_3P3Z_CLAMP_HI_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_P3Z3_CLAMP_HI_3P3Z_CLAMP_HI_SHIFT) &amp; CLC_VDVQ_CHAN_P3Z3_CLAMP_HI_3P3Z_CLAMP_HI_MASK)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#ae3c16aef283fe7a195d29ae605c95dfe">  231</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P3Z3_CLAMP_HI_3P3Z_CLAMP_HI_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_P3Z3_CLAMP_HI_3P3Z_CLAMP_HI_MASK) &gt;&gt; CLC_VDVQ_CHAN_P3Z3_CLAMP_HI_3P3Z_CLAMP_HI_SHIFT)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: COEFF_B0 */</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">/*</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"> * COEFF_B0 (RW)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"> *</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment"> * coefficient b0</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"> */</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a9d7c63946de6fcd6310745f458c00518">  239</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_B0_COEFF_B0_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a242d12639b90e294a623ddc540992117">  240</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_B0_COEFF_B0_SHIFT (0U)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a762fcbc4ae1bd1c96564846ce17ded9d">  241</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_B0_COEFF_B0_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_COEFF_COEFF_B0_COEFF_B0_SHIFT) &amp; CLC_VDVQ_CHAN_COEFF_COEFF_B0_COEFF_B0_MASK)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a6e3e4c01e2305ef47703cbe76f083f7c">  242</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_B0_COEFF_B0_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_COEFF_COEFF_B0_COEFF_B0_MASK) &gt;&gt; CLC_VDVQ_CHAN_COEFF_COEFF_B0_COEFF_B0_SHIFT)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: COEFF_B1 */</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">/*</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment"> * COEFF_B1 (RW)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment"> *</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"> * coefficient b1</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment"> */</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a18d175318995dd7802b449304294db4b">  250</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_B1_COEFF_B1_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a523cbccf5deb69164d5c4d03747b4b9a">  251</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_B1_COEFF_B1_SHIFT (0U)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#aba53e6cdd3bd3790cff61fccc765884f">  252</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_B1_COEFF_B1_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_COEFF_COEFF_B1_COEFF_B1_SHIFT) &amp; CLC_VDVQ_CHAN_COEFF_COEFF_B1_COEFF_B1_MASK)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#ab73bb6cf18a178a80bfd8a32b714fb8b">  253</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_B1_COEFF_B1_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_COEFF_COEFF_B1_COEFF_B1_MASK) &gt;&gt; CLC_VDVQ_CHAN_COEFF_COEFF_B1_COEFF_B1_SHIFT)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span> </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: COEFF_B2 */</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">/*</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment"> * COEFF_B2 (RW)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"> *</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment"> * coefficient b2</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment"> */</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a1c8204e16662591544833449b727a6ad">  261</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_B2_COEFF_B2_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a0f7da5aea2d64273ef51bbc79ad79a13">  262</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_B2_COEFF_B2_SHIFT (0U)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a2c05363ce19c20fa8378b1af25457196">  263</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_B2_COEFF_B2_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_COEFF_COEFF_B2_COEFF_B2_SHIFT) &amp; CLC_VDVQ_CHAN_COEFF_COEFF_B2_COEFF_B2_MASK)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a4b765e246749a427da898eb46107e9b7">  264</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_B2_COEFF_B2_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_COEFF_COEFF_B2_COEFF_B2_MASK) &gt;&gt; CLC_VDVQ_CHAN_COEFF_COEFF_B2_COEFF_B2_SHIFT)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span> </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: COEFF_B3 */</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">/*</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> * COEFF_B3 (RW)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> *</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"> * coefficient b3</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment"> */</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#ad39d2e4cf73fe1da4ab2a34ab01aaf6d">  272</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_B3_COEFF_B3_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a054240890b1e31a584226ee58620e227">  273</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_B3_COEFF_B3_SHIFT (0U)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#afa52fa4af6cce10c81ee1805053b733e">  274</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_B3_COEFF_B3_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_COEFF_COEFF_B3_COEFF_B3_SHIFT) &amp; CLC_VDVQ_CHAN_COEFF_COEFF_B3_COEFF_B3_MASK)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a10f97c78d99b0bdf9634a1924c9a83d8">  275</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_B3_COEFF_B3_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_COEFF_COEFF_B3_COEFF_B3_MASK) &gt;&gt; CLC_VDVQ_CHAN_COEFF_COEFF_B3_COEFF_B3_SHIFT)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: COEFF_A0 */</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">/*</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"> * COEFF_A0 (RW)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment"> *</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"> * coefficient a0</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"> */</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a4d08447911c6f5d0dd8027306f983ff4">  283</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_A0_COEFF_A0_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a40a5c17e03f73d950a2c037cde5f5bb0">  284</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_A0_COEFF_A0_SHIFT (0U)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#ab33fb1bcdcf0aca00eba975697fa456c">  285</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_A0_COEFF_A0_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_COEFF_COEFF_A0_COEFF_A0_SHIFT) &amp; CLC_VDVQ_CHAN_COEFF_COEFF_A0_COEFF_A0_MASK)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#af44171cd23239d633150b02d0adeec56">  286</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_A0_COEFF_A0_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_COEFF_COEFF_A0_COEFF_A0_MASK) &gt;&gt; CLC_VDVQ_CHAN_COEFF_COEFF_A0_COEFF_A0_SHIFT)</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span> </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: COEFF_A1 */</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">/*</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment"> * COEFF_A1 (RW)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"> *</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment"> * coefficient a1</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"> */</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#aabfcdfbd89eb1bc212b0115f9a45bea7">  294</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_A1_COEFF_A1_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#af4c0738f409a5f919cde973b2aadd17a">  295</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_A1_COEFF_A1_SHIFT (0U)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a34806bed9a14fda3468a450aa3974102">  296</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_A1_COEFF_A1_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_COEFF_COEFF_A1_COEFF_A1_SHIFT) &amp; CLC_VDVQ_CHAN_COEFF_COEFF_A1_COEFF_A1_MASK)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a49fa8110fd6342aa6f950cf327e74840">  297</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_A1_COEFF_A1_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_COEFF_COEFF_A1_COEFF_A1_MASK) &gt;&gt; CLC_VDVQ_CHAN_COEFF_COEFF_A1_COEFF_A1_SHIFT)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span> </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: COEFF_A2 */</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">/*</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment"> * COEFF_A2 (RW)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment"> *</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment"> * coefficient a2</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"> */</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#aac8de4de1f8bb17c1b79ecf2ad67733d">  305</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_A2_COEFF_A2_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a7e0f41f324729ead97ede094dde8c2e6">  306</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_A2_COEFF_A2_SHIFT (0U)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#ad9e4edcc4fd7911c0086086a5dc93ec6">  307</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_A2_COEFF_A2_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_COEFF_COEFF_A2_COEFF_A2_SHIFT) &amp; CLC_VDVQ_CHAN_COEFF_COEFF_A2_COEFF_A2_MASK)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a76f9884ebe69883e6c9c1f34ef759de3">  308</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_A2_COEFF_A2_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_COEFF_COEFF_A2_COEFF_A2_MASK) &gt;&gt; CLC_VDVQ_CHAN_COEFF_COEFF_A2_COEFF_A2_SHIFT)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span> </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: COEFF_KS */</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment">/*</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment"> * COEFF_KSCALING (RW)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment"> *</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment"> * coefficient kscaling</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment"> */</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a36c555ed7a89ae0407d31215b313384d">  316</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_KS_COEFF_KSCALING_MASK (0x1FU)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a831963dd72f4ee167eca34e594fdd227">  317</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_KS_COEFF_KSCALING_SHIFT (0U)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a034538e6e584eb033b66ed4500aa8938">  318</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_KS_COEFF_KSCALING_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_COEFF_COEFF_KS_COEFF_KSCALING_SHIFT) &amp; CLC_VDVQ_CHAN_COEFF_COEFF_KS_COEFF_KSCALING_MASK)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#af9018dd44fd96c56cc58fcf671290c6f">  319</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_COEFF_COEFF_KS_COEFF_KSCALING_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_COEFF_COEFF_KS_COEFF_KSCALING_MASK) &gt;&gt; CLC_VDVQ_CHAN_COEFF_COEFF_KS_COEFF_KSCALING_SHIFT)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span> </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: PWM_PERIOD */</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">/*</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment"> * PWM_PERIOD (RW)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment"> *</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment"> * pwm_period</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment"> */</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a12cbde4d12f61691ee3dc4fb00696e5f">  327</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_PWM_PERIOD_PWM_PERIOD_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a9ca6ab17f6908d5df47914dc6029d04e">  328</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_PWM_PERIOD_PWM_PERIOD_SHIFT (0U)</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#af95fe740841fc201b14051b865dd8f4e">  329</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_PWM_PERIOD_PWM_PERIOD_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_PWM_PERIOD_PWM_PERIOD_SHIFT) &amp; CLC_VDVQ_CHAN_PWM_PERIOD_PWM_PERIOD_MASK)</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a3aa3b84b8ca83a2c39b4e3db055fba36">  330</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_PWM_PERIOD_PWM_PERIOD_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_PWM_PERIOD_PWM_PERIOD_MASK) &gt;&gt; CLC_VDVQ_CHAN_PWM_PERIOD_PWM_PERIOD_SHIFT)</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span> </div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: OUTPUT_VALUE */</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment">/*</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment"> * OUTPUT_VALUE (RO)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment"> *</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment"> * output_value</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment"> */</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a8600ebf515b1c54d5434f8fc60867677">  338</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_OUTPUT_VALUE_OUTPUT_VALUE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a97fef2f65fff598e1ddf77851fd5c465">  339</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_OUTPUT_VALUE_OUTPUT_VALUE_SHIFT (0U)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a972c0f74d2dc299ae53e095bd044c45a">  340</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_OUTPUT_VALUE_OUTPUT_VALUE_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_OUTPUT_VALUE_OUTPUT_VALUE_MASK) &gt;&gt; CLC_VDVQ_CHAN_OUTPUT_VALUE_OUTPUT_VALUE_SHIFT)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span> </div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: TIMESTAMP */</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">/*</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment"> * TIMESTAMP (RO)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment"> *</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment"> * timestamp</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment"> */</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a6adfa5fed3ae599d89428ffa9aef079a">  348</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_TIMESTAMP_TIMESTAMP_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a52c1a2ad07653a04e0cbdf67d21b2260">  349</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_TIMESTAMP_TIMESTAMP_SHIFT (0U)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a10a1b6e8184181b7575541bf511f1547">  350</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_TIMESTAMP_TIMESTAMP_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_TIMESTAMP_TIMESTAMP_MASK) &gt;&gt; CLC_VDVQ_CHAN_TIMESTAMP_TIMESTAMP_SHIFT)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span> </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: EADC_CURR */</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">/*</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment"> * EADC_CURR (RW)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment"> *</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment"> * error adc latest value</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment"> */</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a182e42fba9d109479816d508310db7c3">  358</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_EADC_CURR_EADC_CURR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#acf6a8d36026412a62e256edf6de9a566">  359</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_EADC_CURR_EADC_CURR_SHIFT (0U)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#ac2550e6d2e89b7c30c6a6fe7650bf90f">  360</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_EADC_CURR_EADC_CURR_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_EADC_CURR_EADC_CURR_SHIFT) &amp; CLC_VDVQ_CHAN_EADC_CURR_EADC_CURR_MASK)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a35b3930be0a00f163544a7fb0c056411">  361</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_EADC_CURR_EADC_CURR_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_EADC_CURR_EADC_CURR_MASK) &gt;&gt; CLC_VDVQ_CHAN_EADC_CURR_EADC_CURR_SHIFT)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span> </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: EADC_PRE0 */</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">/*</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment"> * EADC_PRE0 (RW)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment"> *</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment"> * error adc previous 0 value</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"> */</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a7025d9cf02643ae25a094fe5d8797bb8">  369</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_EADC_PRE0_EADC_PRE0_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a8be9e1177e53f0749a3d92b46677db7f">  370</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_EADC_PRE0_EADC_PRE0_SHIFT (0U)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#ae82763f0bc1a99d434d6f054b804fec0">  371</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_EADC_PRE0_EADC_PRE0_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_EADC_PRE0_EADC_PRE0_SHIFT) &amp; CLC_VDVQ_CHAN_EADC_PRE0_EADC_PRE0_MASK)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a44c6bd9f9b174b39de64868a83a4b9a4">  372</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_EADC_PRE0_EADC_PRE0_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_EADC_PRE0_EADC_PRE0_MASK) &gt;&gt; CLC_VDVQ_CHAN_EADC_PRE0_EADC_PRE0_SHIFT)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span> </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: EADC_PRE1 */</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">/*</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment"> * EADC_PRE1 (RW)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment"> *</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"> * error adc previous 1 value</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"> */</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#aac4f2cb5e78ac099515d64c9b7c5f911">  380</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_EADC_PRE1_EADC_PRE1_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#aba7a354d5ff76a5d676bbd5fc5fd27c3">  381</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_EADC_PRE1_EADC_PRE1_SHIFT (0U)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#af1985919a186ffe7269fbf758730f8c9">  382</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_EADC_PRE1_EADC_PRE1_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_EADC_PRE1_EADC_PRE1_SHIFT) &amp; CLC_VDVQ_CHAN_EADC_PRE1_EADC_PRE1_MASK)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#ab9ebb1ff1757be479baaca0671156c74">  383</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_EADC_PRE1_EADC_PRE1_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_EADC_PRE1_EADC_PRE1_MASK) &gt;&gt; CLC_VDVQ_CHAN_EADC_PRE1_EADC_PRE1_SHIFT)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span> </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: P2Z2_CURR */</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment">/*</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment"> * 2P2Z_CURR (RW)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment"> *</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment"> * 2p2z latest value</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment"> */</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a3fa2dea8473bfdf793c4f17b1b308f60">  391</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P2Z2_CURR_2P2Z_CURR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a1a1bf6c3697a9a21bac57de2148fe73e">  392</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P2Z2_CURR_2P2Z_CURR_SHIFT (0U)</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#ad410bde3b70809e0d8df64eaa74dd2e1">  393</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P2Z2_CURR_2P2Z_CURR_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_P2Z2_CURR_2P2Z_CURR_SHIFT) &amp; CLC_VDVQ_CHAN_P2Z2_CURR_2P2Z_CURR_MASK)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a977c70826d84cfb4c543d8e4403c813c">  394</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P2Z2_CURR_2P2Z_CURR_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_P2Z2_CURR_2P2Z_CURR_MASK) &gt;&gt; CLC_VDVQ_CHAN_P2Z2_CURR_2P2Z_CURR_SHIFT)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span> </div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: P2Z2_PRE0 */</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment">/*</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment"> * 2P2Z_PRE0 (RW)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment"> *</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment"> * 2p2z previous 0 value</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment"> */</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a077fc8aa9944ec81b7fa1b9c31638234">  402</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P2Z2_PRE0_2P2Z_PRE0_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a4d14f6d440fd21e1d791862ec7dc008d">  403</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P2Z2_PRE0_2P2Z_PRE0_SHIFT (0U)</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#ad406b93ce9335bdb7e6694ae6ad212df">  404</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P2Z2_PRE0_2P2Z_PRE0_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_P2Z2_PRE0_2P2Z_PRE0_SHIFT) &amp; CLC_VDVQ_CHAN_P2Z2_PRE0_2P2Z_PRE0_MASK)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a252f8ff961a98fd9140ea03bd5ffff73">  405</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P2Z2_PRE0_2P2Z_PRE0_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_P2Z2_PRE0_2P2Z_PRE0_MASK) &gt;&gt; CLC_VDVQ_CHAN_P2Z2_PRE0_2P2Z_PRE0_SHIFT)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span> </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: P3Z3_CURR */</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment">/*</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment"> * 3P3Z_CURR (RW)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment"> *</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"> * 3p3z latest value</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"> */</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#aec9c469c9b1e821123eab73e54b95d0e">  413</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P3Z3_CURR_3P3Z_CURR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a0cf4d0ca0fbdab99230cb829ad0832d8">  414</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P3Z3_CURR_3P3Z_CURR_SHIFT (0U)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a0b16589bdb0b2f3f1b69721560f6694c">  415</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P3Z3_CURR_3P3Z_CURR_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_P3Z3_CURR_3P3Z_CURR_SHIFT) &amp; CLC_VDVQ_CHAN_P3Z3_CURR_3P3Z_CURR_MASK)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a7740c8da5df26272ed9c80ee610020fc">  416</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P3Z3_CURR_3P3Z_CURR_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_P3Z3_CURR_3P3Z_CURR_MASK) &gt;&gt; CLC_VDVQ_CHAN_P3Z3_CURR_3P3Z_CURR_SHIFT)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span> </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: P3Z3_FORBID_LO */</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">/*</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment"> * 3P3Z_FORBID_LO (RW)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment"> *</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"> * 3p3z output forbid low threshold</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"> */</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a02cf05f72bd949f75cfa2e08e8afd701">  424</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P3Z3_FORBID_LO_3P3Z_FORBID_LO_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a3f5e9f069e7365a6fdac4120f008fdaf">  425</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P3Z3_FORBID_LO_3P3Z_FORBID_LO_SHIFT (0U)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#ae50895392cda3d166f6a0d58ae008047">  426</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P3Z3_FORBID_LO_3P3Z_FORBID_LO_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_P3Z3_FORBID_LO_3P3Z_FORBID_LO_SHIFT) &amp; CLC_VDVQ_CHAN_P3Z3_FORBID_LO_3P3Z_FORBID_LO_MASK)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a99578770cc56e62426a56bc1416280a7">  427</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P3Z3_FORBID_LO_3P3Z_FORBID_LO_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_P3Z3_FORBID_LO_3P3Z_FORBID_LO_MASK) &gt;&gt; CLC_VDVQ_CHAN_P3Z3_FORBID_LO_3P3Z_FORBID_LO_SHIFT)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span> </div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: P3Z3_FORBID_MD */</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment">/*</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment"> * 3P3Z_FORBID_MD (RW)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment"> *</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"> * 3p3z output forbid middle threshold</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> */</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#ad63be6925b239688704fb0ae598cd7b5">  435</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P3Z3_FORBID_MD_3P3Z_FORBID_MD_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a365ed36dd16e35a070b19abc2b300bd5">  436</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P3Z3_FORBID_MD_3P3Z_FORBID_MD_SHIFT (0U)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a690496db8adc73dc145d9b2b9ad08a6a">  437</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P3Z3_FORBID_MD_3P3Z_FORBID_MD_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_P3Z3_FORBID_MD_3P3Z_FORBID_MD_SHIFT) &amp; CLC_VDVQ_CHAN_P3Z3_FORBID_MD_3P3Z_FORBID_MD_MASK)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a57de595e05764a7be54ed30ae7906d94">  438</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P3Z3_FORBID_MD_3P3Z_FORBID_MD_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_P3Z3_FORBID_MD_3P3Z_FORBID_MD_MASK) &gt;&gt; CLC_VDVQ_CHAN_P3Z3_FORBID_MD_3P3Z_FORBID_MD_SHIFT)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span> </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: P3Z3_FORBID_HI */</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">/*</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment"> * 3P3Z_FORBID_HI (RW)</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment"> *</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment"> * 3p3z output forbid high threshold</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment"> */</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a7eff6adfe5eee84463a07b48ef47ec10">  446</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P3Z3_FORBID_HI_3P3Z_FORBID_HI_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a59b94d4c5a66517fb87483829bdb78ca">  447</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P3Z3_FORBID_HI_3P3Z_FORBID_HI_SHIFT (0U)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#ab8a30b381b0f781233c8572568416600">  448</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P3Z3_FORBID_HI_3P3Z_FORBID_HI_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_P3Z3_FORBID_HI_3P3Z_FORBID_HI_SHIFT) &amp; CLC_VDVQ_CHAN_P3Z3_FORBID_HI_3P3Z_FORBID_HI_MASK)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#aae0e2c12055a56271676c7641f262bd2">  449</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_P3Z3_FORBID_HI_3P3Z_FORBID_HI_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_P3Z3_FORBID_HI_3P3Z_FORBID_HI_MASK) &gt;&gt; CLC_VDVQ_CHAN_P3Z3_FORBID_HI_3P3Z_FORBID_HI_SHIFT)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span> </div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: ADC_SW */</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment">/*</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment"> * ADC_SW (RW)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment"> *</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment"> * adc software inject value</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment"> */</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#aeb74aac51bae008c95af62dd4d496ff8">  457</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_ADC_SW_ADC_SW_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#acbe08ab03929400bd2ee610356fb62de">  458</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_ADC_SW_ADC_SW_SHIFT (0U)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a14bd8d99c3dea08b2016eaf597683816">  459</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_ADC_SW_ADC_SW_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_ADC_SW_ADC_SW_SHIFT) &amp; CLC_VDVQ_CHAN_ADC_SW_ADC_SW_MASK)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a76e9af4f87637fc94f11d9717dc1f1c7">  460</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_ADC_SW_ADC_SW_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_ADC_SW_ADC_SW_MASK) &gt;&gt; CLC_VDVQ_CHAN_ADC_SW_ADC_SW_SHIFT)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span> </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment">/* Bitfield definition for register of struct array VDVQ_CHAN: STATUS */</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment">/*</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment"> * STATUS (W1C)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment"> *</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment"> * status, write 1 to clear it. :</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment"> * irq_data_in_forbid     , // 10</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment"> * irq_forb_err_boundary  , // 9</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment"> * irq_p3z3_over_lo       , // 8</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"> * irq_p3z3_over_hi       , // 7</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"> * irq_p3z3_err_boundary  , // 6</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment"> * irq_z2_over_sf         , // 5</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment"> * irq_z2_over_lo         , // 4</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment"> * irq_z2_over_hi         , // 3</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment"> * irq_z2_err_boundary    , // 2</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment"> * irq_coef_err_boundary  , // 1</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment"> * irq_valid_clc            // 0</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment"> */</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#afa5392f8c741600f60914aa9ac2abaa0">  479</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_STATUS_STATUS_MASK (0x7FFU)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a2ad713d1dd61ca0fe30272df0d8ce431">  480</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_STATUS_STATUS_SHIFT (0U)</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a13f037b08f5696a8e5a16ae03c58c546">  481</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_STATUS_STATUS_SET(x) (((uint32_t)(x) &lt;&lt; CLC_VDVQ_CHAN_STATUS_STATUS_SHIFT) &amp; CLC_VDVQ_CHAN_STATUS_STATUS_MASK)</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a0afa774a58f0eaaebb3cebc8e258e29e">  482</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_STATUS_STATUS_GET(x) (((uint32_t)(x) &amp; CLC_VDVQ_CHAN_STATUS_STATUS_MASK) &gt;&gt; CLC_VDVQ_CHAN_STATUS_STATUS_SHIFT)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span> </div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment">/* Bitfield definition for register: DQ_ADC_SW_READY */</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment">/*</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment"> * DQ_ADC_SW_READY (W1C)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment"> *</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment"> * enable d/q chan software inject adc value</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment"> */</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#ac13f0d88ab53101c60e817ccac08d99c">  490</a></span><span class="preprocessor">#define CLC_DQ_ADC_SW_READY_DQ_ADC_SW_READY_MASK (0x1U)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#ac2872d44e5956ae50215906b21ffdf0d">  491</a></span><span class="preprocessor">#define CLC_DQ_ADC_SW_READY_DQ_ADC_SW_READY_SHIFT (0U)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a61673e65fc073c2353c8d715e04258dd">  492</a></span><span class="preprocessor">#define CLC_DQ_ADC_SW_READY_DQ_ADC_SW_READY_SET(x) (((uint32_t)(x) &lt;&lt; CLC_DQ_ADC_SW_READY_DQ_ADC_SW_READY_SHIFT) &amp; CLC_DQ_ADC_SW_READY_DQ_ADC_SW_READY_MASK)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#aa7d9c05b5ce04c9ac0042ac3c8fa4527">  493</a></span><span class="preprocessor">#define CLC_DQ_ADC_SW_READY_DQ_ADC_SW_READY_GET(x) (((uint32_t)(x) &amp; CLC_DQ_ADC_SW_READY_DQ_ADC_SW_READY_MASK) &gt;&gt; CLC_DQ_ADC_SW_READY_DQ_ADC_SW_READY_SHIFT)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span> </div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span> </div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span> </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment">/* COEFF register group index macro definition */</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a4e5baedd5824442b4f6a21a131544bfb">  498</a></span><span class="preprocessor">#define CLC_COEFF_0 (0UL)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#ae0a1311b6fdd84c03f00b1a4fbc7937c">  499</a></span><span class="preprocessor">#define CLC_COEFF_1 (1UL)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#adc4c78f42d9b719fdeb7e7efc09aa3af">  500</a></span><span class="preprocessor">#define CLC_COEFF_2 (2UL)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span> </div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment">/* VDVQ_CHAN register group index macro definition */</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a9c6fcce43b3dadecb450d46ad7ccc4b5">  503</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_VD (0UL)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__clc__regs_8h.html#a0bae6bac7f2c6e8aa75a4ab881a918ee">  504</a></span><span class="preprocessor">#define CLC_VDVQ_CHAN_VQ (1UL)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span> </div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span> </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_CLC_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructCLC__Type_html"><div class="ttname"><a href="structCLC__Type.html">CLC_Type</a></div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:12</div></div>
<div class="ttc" id="astructCLC__Type_html_a01f7162750d76ecbf6a76834f2adcc05"><div class="ttname"><a href="structCLC__Type.html#a01f7162750d76ecbf6a76834f2adcc05">CLC_Type::MODE</a></div><div class="ttdeci">__RW uint32_t MODE</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:14</div></div>
<div class="ttc" id="astructCLC__Type_html_a0383f0011d8a0704ec1f2dc15147eb0c"><div class="ttname"><a href="structCLC__Type.html#a0383f0011d8a0704ec1f2dc15147eb0c">CLC_Type::OUTPUT_VALUE</a></div><div class="ttdeci">__R uint32_t OUTPUT_VALUE</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:38</div></div>
<div class="ttc" id="astructCLC__Type_html_a0528dea1e50de95e4baddcd252a8fb07"><div class="ttname"><a href="structCLC__Type.html#a0528dea1e50de95e4baddcd252a8fb07">CLC_Type::EADC_MIDLOWTH</a></div><div class="ttdeci">__RW uint32_t EADC_MIDLOWTH</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:20</div></div>
<div class="ttc" id="astructCLC__Type_html_a056a88db05a7282dedc7a18674272eb5"><div class="ttname"><a href="structCLC__Type.html#a056a88db05a7282dedc7a18674272eb5">CLC_Type::P3Z3_CURR</a></div><div class="ttdeci">__RW uint32_t P3Z3_CURR</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:46</div></div>
<div class="ttc" id="astructCLC__Type_html_a07f3aa250e8988c7e475e69bb017d18f"><div class="ttname"><a href="structCLC__Type.html#a07f3aa250e8988c7e475e69bb017d18f">CLC_Type::P2Z2_CLAMP_LO</a></div><div class="ttdeci">__RW uint32_t P2Z2_CLAMP_LO</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:22</div></div>
<div class="ttc" id="astructCLC__Type_html_a23c5d2526262e3be594a1f827b7674cf"><div class="ttname"><a href="structCLC__Type.html#a23c5d2526262e3be594a1f827b7674cf">CLC_Type::STATUS</a></div><div class="ttdeci">__W uint32_t STATUS</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:54</div></div>
<div class="ttc" id="astructCLC__Type_html_a2b9dcd864f74f0da8131b2b65a84658f"><div class="ttname"><a href="structCLC__Type.html#a2b9dcd864f74f0da8131b2b65a84658f">CLC_Type::ADC_EXPECT</a></div><div class="ttdeci">__RW uint32_t ADC_EXPECT</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:15</div></div>
<div class="ttc" id="astructCLC__Type_html_a2e6987bd1144a83c52ded250a4414d50"><div class="ttname"><a href="structCLC__Type.html#a2e6987bd1144a83c52ded250a4414d50">CLC_Type::RESERVED4</a></div><div class="ttdeci">__R uint8_t RESERVED4[24]</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:53</div></div>
<div class="ttc" id="astructCLC__Type_html_a2f6323bf661fbe95eda9f0fb3143c800"><div class="ttname"><a href="structCLC__Type.html#a2f6323bf661fbe95eda9f0fb3143c800">CLC_Type::COEFF_KS</a></div><div class="ttdeci">__RW uint32_t COEFF_KS</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:35</div></div>
<div class="ttc" id="astructCLC__Type_html_a3181bc64827d25b896e6fb1e7561e70f"><div class="ttname"><a href="structCLC__Type.html#a3181bc64827d25b896e6fb1e7561e70f">CLC_Type::ADC_SW</a></div><div class="ttdeci">__RW uint32_t ADC_SW</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:52</div></div>
<div class="ttc" id="astructCLC__Type_html_a43db117baf7a45d4ed04ea6a17294f8d"><div class="ttname"><a href="structCLC__Type.html#a43db117baf7a45d4ed04ea6a17294f8d">CLC_Type::ADC_CHAN</a></div><div class="ttdeci">__RW uint32_t ADC_CHAN</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:16</div></div>
<div class="ttc" id="astructCLC__Type_html_a44d87a7ab5782a3f5dfec3f612952e56"><div class="ttname"><a href="structCLC__Type.html#a44d87a7ab5782a3f5dfec3f612952e56">CLC_Type::TIMESTAMP</a></div><div class="ttdeci">__R uint32_t TIMESTAMP</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:39</div></div>
<div class="ttc" id="astructCLC__Type_html_a4a6e7d862949bfb08193d72374d2180d"><div class="ttname"><a href="structCLC__Type.html#a4a6e7d862949bfb08193d72374d2180d">CLC_Type::P2Z2_CURR</a></div><div class="ttdeci">__RW uint32_t P2Z2_CURR</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:43</div></div>
<div class="ttc" id="astructCLC__Type_html_a4afe65433fb375ff34922a6c13725813"><div class="ttname"><a href="structCLC__Type.html#a4afe65433fb375ff34922a6c13725813">CLC_Type::EADC_PRE0</a></div><div class="ttdeci">__RW uint32_t EADC_PRE0</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:41</div></div>
<div class="ttc" id="astructCLC__Type_html_a509fc4998f62c2b5131625e0482727c3"><div class="ttname"><a href="structCLC__Type.html#a509fc4998f62c2b5131625e0482727c3">CLC_Type::P3Z3_FORBID_LO</a></div><div class="ttdeci">__RW uint32_t P3Z3_FORBID_LO</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:48</div></div>
<div class="ttc" id="astructCLC__Type_html_a5477700911e6a8d06684962b60cea873"><div class="ttname"><a href="structCLC__Type.html#a5477700911e6a8d06684962b60cea873">CLC_Type::COEFF_B3</a></div><div class="ttdeci">__RW uint32_t COEFF_B3</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:31</div></div>
<div class="ttc" id="astructCLC__Type_html_a5e3476cd71d4e5cde421d34b4b164355"><div class="ttname"><a href="structCLC__Type.html#a5e3476cd71d4e5cde421d34b4b164355">CLC_Type::COEFF_B2</a></div><div class="ttdeci">__RW uint32_t COEFF_B2</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:30</div></div>
<div class="ttc" id="astructCLC__Type_html_a683af981e290e0845b980f6c8a935f8d"><div class="ttname"><a href="structCLC__Type.html#a683af981e290e0845b980f6c8a935f8d">CLC_Type::COEFF_B1</a></div><div class="ttdeci">__RW uint32_t COEFF_B1</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:29</div></div>
<div class="ttc" id="astructCLC__Type_html_a68aec8bde58677accdf600b9561bcfee"><div class="ttname"><a href="structCLC__Type.html#a68aec8bde58677accdf600b9561bcfee">CLC_Type::PWM_PERIOD</a></div><div class="ttdeci">__RW uint32_t PWM_PERIOD</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:37</div></div>
<div class="ttc" id="astructCLC__Type_html_a6ea15407f066149a9860209491ecd5b9"><div class="ttname"><a href="structCLC__Type.html#a6ea15407f066149a9860209491ecd5b9">CLC_Type::EADC_PRE1</a></div><div class="ttdeci">__RW uint32_t EADC_PRE1</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:42</div></div>
<div class="ttc" id="astructCLC__Type_html_a6f619d554de4b474bcf959e9c8d8e861"><div class="ttname"><a href="structCLC__Type.html#a6f619d554de4b474bcf959e9c8d8e861">CLC_Type::RESERVED1</a></div><div class="ttdeci">__R uint8_t RESERVED1[4]</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:45</div></div>
<div class="ttc" id="astructCLC__Type_html_a718f68e074982494fa3ffd7efda5a3c4"><div class="ttname"><a href="structCLC__Type.html#a718f68e074982494fa3ffd7efda5a3c4">CLC_Type::P3Z3_CLAMP_HI</a></div><div class="ttdeci">__RW uint32_t P3Z3_CLAMP_HI</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:25</div></div>
<div class="ttc" id="astructCLC__Type_html_a7ad2a86c0db7577e98ed723a9725fdc1"><div class="ttname"><a href="structCLC__Type.html#a7ad2a86c0db7577e98ed723a9725fdc1">CLC_Type::EADC_HIGHTH</a></div><div class="ttdeci">__RW uint32_t EADC_HIGHTH</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:19</div></div>
<div class="ttc" id="astructCLC__Type_html_a7e483013932a8fb8250a1ab6d20fcddc"><div class="ttname"><a href="structCLC__Type.html#a7e483013932a8fb8250a1ab6d20fcddc">CLC_Type::P3Z3_FORBID_MD</a></div><div class="ttdeci">__RW uint32_t P3Z3_FORBID_MD</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:49</div></div>
<div class="ttc" id="astructCLC__Type_html_a9e774cbbbe753fcde1c8a35a7e279b0a"><div class="ttname"><a href="structCLC__Type.html#a9e774cbbbe753fcde1c8a35a7e279b0a">CLC_Type::P3Z3_CLAMP_LO</a></div><div class="ttdeci">__RW uint32_t P3Z3_CLAMP_LO</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:24</div></div>
<div class="ttc" id="astructCLC__Type_html_aa34b58e7a917cae24a4dd18bec53def0"><div class="ttname"><a href="structCLC__Type.html#aa34b58e7a917cae24a4dd18bec53def0">CLC_Type::P2Z2_PRE0</a></div><div class="ttdeci">__RW uint32_t P2Z2_PRE0</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:44</div></div>
<div class="ttc" id="astructCLC__Type_html_ab1c80fd5eb45b2c9528d23dac323e88b"><div class="ttname"><a href="structCLC__Type.html#ab1c80fd5eb45b2c9528d23dac323e88b">CLC_Type::RESERVED2</a></div><div class="ttdeci">__R uint8_t RESERVED2[4]</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:47</div></div>
<div class="ttc" id="astructCLC__Type_html_ab561848b1c4386950372587eb4a26bd1"><div class="ttname"><a href="structCLC__Type.html#ab561848b1c4386950372587eb4a26bd1">CLC_Type::ADC_OFFSET</a></div><div class="ttdeci">__RW uint32_t ADC_OFFSET</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:17</div></div>
<div class="ttc" id="astructCLC__Type_html_ac117b083a8fc883b0ae8775db47926df"><div class="ttname"><a href="structCLC__Type.html#ac117b083a8fc883b0ae8775db47926df">CLC_Type::EADC_MIDHIGHTH</a></div><div class="ttdeci">__RW uint32_t EADC_MIDHIGHTH</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:21</div></div>
<div class="ttc" id="astructCLC__Type_html_ac37cbd5a5339f8cfdd1806f17d5d3c89"><div class="ttname"><a href="structCLC__Type.html#ac37cbd5a5339f8cfdd1806f17d5d3c89">CLC_Type::RESERVED3</a></div><div class="ttdeci">__R uint8_t RESERVED3[8]</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:51</div></div>
<div class="ttc" id="astructCLC__Type_html_ac3d43815d52169ad9fc1c5fe5686b3cf"><div class="ttname"><a href="structCLC__Type.html#ac3d43815d52169ad9fc1c5fe5686b3cf">CLC_Type::RESERVED0</a></div><div class="ttdeci">__R uint8_t RESERVED0[16]</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:26</div></div>
<div class="ttc" id="astructCLC__Type_html_ac7e1201811681334ff34e05b855f8b97"><div class="ttname"><a href="structCLC__Type.html#ac7e1201811681334ff34e05b855f8b97">CLC_Type::EADC_CURR</a></div><div class="ttdeci">__RW uint32_t EADC_CURR</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:40</div></div>
<div class="ttc" id="astructCLC__Type_html_ad20335297847c8954e1fe0eb24eff99f"><div class="ttname"><a href="structCLC__Type.html#ad20335297847c8954e1fe0eb24eff99f">CLC_Type::P3Z3_FORBID_HI</a></div><div class="ttdeci">__RW uint32_t P3Z3_FORBID_HI</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:50</div></div>
<div class="ttc" id="astructCLC__Type_html_ae0bf30119ab8e701291bb21d04f3a3ea"><div class="ttname"><a href="structCLC__Type.html#ae0bf30119ab8e701291bb21d04f3a3ea">CLC_Type::COEFF_A0</a></div><div class="ttdeci">__RW uint32_t COEFF_A0</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:32</div></div>
<div class="ttc" id="astructCLC__Type_html_ae1f16b5e24cc8eb82fadb4bc998b4838"><div class="ttname"><a href="structCLC__Type.html#ae1f16b5e24cc8eb82fadb4bc998b4838">CLC_Type::COEFF_A2</a></div><div class="ttdeci">__RW uint32_t COEFF_A2</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:34</div></div>
<div class="ttc" id="astructCLC__Type_html_aeb46a1fcdad33aadbd3571b496889cea"><div class="ttname"><a href="structCLC__Type.html#aeb46a1fcdad33aadbd3571b496889cea">CLC_Type::EADC_LOWTH</a></div><div class="ttdeci">__RW uint32_t EADC_LOWTH</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:18</div></div>
<div class="ttc" id="astructCLC__Type_html_aef02118a87dba093698a59d90d2449a7"><div class="ttname"><a href="structCLC__Type.html#aef02118a87dba093698a59d90d2449a7">CLC_Type::COEFF_A1</a></div><div class="ttdeci">__RW uint32_t COEFF_A1</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:33</div></div>
<div class="ttc" id="astructCLC__Type_html_af033bc33511368374e2e4e5ac57a2c15"><div class="ttname"><a href="structCLC__Type.html#af033bc33511368374e2e4e5ac57a2c15">CLC_Type::P2Z2_CLAMP_HI</a></div><div class="ttdeci">__RW uint32_t P2Z2_CLAMP_HI</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:23</div></div>
<div class="ttc" id="astructCLC__Type_html_af4234a8b16c2b891899e7d3324cf67da"><div class="ttname"><a href="structCLC__Type.html#af4234a8b16c2b891899e7d3324cf67da">CLC_Type::COEFF_B0</a></div><div class="ttdeci">__RW uint32_t COEFF_B0</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:28</div></div>
<div class="ttc" id="astructCLC__Type_html_afcde719e23be640745dc2a130f294321"><div class="ttname"><a href="structCLC__Type.html#afcde719e23be640745dc2a130f294321">CLC_Type::DQ_ADC_SW_READY</a></div><div class="ttdeci">__W uint32_t DQ_ADC_SW_READY</div><div class="ttdef"><b>Definition</b> hpm_clc_regs.h:56</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_3c704b5ae633eeec3f8fdcdbd00dedae.html">HPM6E00</a></li><li class="navelem"><a class="el" href="dir_cf55b2ecca8f1a435bcea4a6a4f0afee.html">ip</a></li><li class="navelem"><a class="el" href="HPM6E00_2ip_2hpm__clc__regs_8h.html">hpm_clc_regs.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:17:18 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
