---------------------------------------------
-- USIMM: the Utah SImulated Memory Module --
--              Version: 1.3               --
---------------------------------------------

....................................................
                     Options
....................................................
Cache          Enabled
Subtree        No
Volcano        No
STT            No
STL            No
Write Bypass   No
Rho            No
Timing         No
Prefetch       No
Early WB       No
Snapshot       No
Timeout        Enabled

Ring           Enabled

....................................................
             Simulation Parameters
....................................................
Trace Size    4m
Queue Size    2000
Page Size     4 KB
L1 Latency    3
L2 Latency    10
Mem Latency   0
Warmup Thld   3m
Timeout Thld  10000 (s)
Top Boundry   10
Mid Boundry   20

....................................................
                  ORAM Config
....................................................
Level           24
Path            8388608
Node            16777215
Slot            176947188
Block           33260542
Z               12
U               0.500000
OV Threshold    -100
Stash Size      200
PLB Size        64 KB / 1-way
BK Eviction     0
Empty Top       0
Top Cache       10

L1  9       Z1  12
L2  17      Z2  12
L3  22      Z3  9

LZ 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 9 9 9 9 9 9 
= 270 ~> oram path length
  150 ~> oram effective path length


....................................................
                  Cache Config
....................................................
Cache Enable   On
LLC Size       2 MB / 8-way
Write Bypass   0

....................................................
                 Subtree Config
....................................................
Subtree Enable 	   Off
Subtree Channels   4
Subtree Size       32768
Subtree Slot	   512
Subtree Bucket     41
Subtree Level      6

....................................................
                   RHO Config
....................................................
Rho Enable          Off
Rho Level           19
Rho Path            262144
Rho Node            524287
Rho Slot            1048574
Rho Block           524287
Rho Set             16000
Rho Way             10
Rho Z               2
Rho OV Threshold    160
Rho Stash Size      200
Rho BK Eviction     0
Rho Empty Top       0
Rho Top Cache       6

Rho   L1  9     Z1  2
Rho   L2  12    Z2  2
Rho   L3  14    Z3  2

Rho LZ 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 
= 38 ~> rho path length
  26 ~> rho effective path length


....................................................
                 Timing Config
....................................................
Timing Enable       Off
T1 Interval         1000 cycles
T2 Interval         100 cycles


....................................................
                 Prefetch Config
....................................................
Prefetch Enable     Off
Buffer Entry #      32


....................................................
                 STT Config
....................................................
STT Enable     Off
STT Size       4096 entry / 4-way


....................................................
                 Ring Config
....................................................
Ring Enable     On
Ring A	        5
Ring S	        7
Ring Z	        5
Write Linger    Off
Ring STL        On
Ring   SL1  9     S1  7
Ring   SL2  17    S2  7
Ring   SL3  22    S3  4

Ring LS 
7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 4 4 4 4 4 4 
....................................................




Initializing.
Core 0: Input trace file .. : Addresses will have prefix 0
Reading vi file: 1Gb_x4.vi	
16 Chips per Rank
----------------------------------------------------------------------------------------
------------------------
- SIMULATOR PARAMETERS -
------------------------

-------------
- PROCESSOR -
-------------
PROCESSOR_CLK_MULTIPLIER:        4
ROBSIZE:                       128
MAX_FETCH:                       4
MAX_RETIRE:                      2
PIPELINEDEPTH:                  10

---------------
- DRAM Config -
---------------
NUM_CHANNELS:                    1
NUM_RANKS:                       2
NUM_BANKS:                       8
NUM_ROWS:                    32768
NUM_COLUMNS:                   128

---------------
- DRAM Timing -
---------------
T_RCD:                          44
T_RP:                           44
T_CAS:                          44
T_RC:                          156
T_RAS:                         112
T_RRD:                          20
T_FAW:                         128
T_WR:                           48
T_WTR:                          24
T_RTP:                          24
T_CCD:                          16
T_RFC:                         352
T_REFI:                      24960
T_CWD:                          20
T_RTRS:                          8
T_PD_MIN:                       16
T_XP:                           20
T_XP_DLL:                       80
T_DATA_TRANS:                   16

---------------------------
- DRAM Idd Specifications -
---------------------------
VDD:                        01.50
IDD0:                       70.00
IDD2P0:                     12.00
IDD2P1:                     30.00
IDD2N:                      45.00
IDD3P:                      35.00
IDD3N:                      45.00
IDD4R:                      140.00
IDD4W:                      145.00
IDD5:                       170.00

-------------------
- DRAM Controller -
-------------------
WQ_CAPACITY:                    64
ADDRESS_MAPPING:                 1
WQ_LOOKUP_LATENCY:              10

----------------------------------------------------------------------------------------
Starting simulation.

Trace            cam4
Endpoint         3382000
Timing Interval  100

51 
119 
102 
133 
120 
125 
124 
126 
128 
121 
119 
118 
127 
122 
123 
113 
129 
111 
137 
112 
121 
122 
122 
122 
126 
119 
127 
126 
132 
120 
117 
117 
130 
122 
109 
119 
116 
123 
121 
122 
128 
120 
118 
132 
115 
121 
128 
124 
120 
120 
124 
128 
116 
120 
129 
116 
125 
114 
125 
126 
113 
115 
116 
107 
115 
134 
119 
119 
127 
114 
121 
117 
121 
113 
137 
112 
122 
125 
121 
119 
119 
116 
134 
112 
127 
127 
120 
120 
113 
113 
115 
148 
126 
125 
109 
131 
115 
129 
109 
121 
122 
125 
117 
124 
105 
120 
132 
128 
119 
115 
123 
126 
120 
117 
117 
114 
121 
104 
134 
111 
118 
117 
120 
126 
136 
121 
127 
110 
131 
117 
118 
108 
124 
128 
109 
128 
118 
129 
126 
120 
124 
121 
106 
135 
126 
117 
131 
118 
133 
113 
132 
109 
132 
122 
109 
122 
107 
116 
112 
120 
123 
122 
121 
103 
118 
131 
122 
114 
122 
112 
126 
126 
122 
122 
121 
111 
132 
135 
111 
125 
136 
109 
128 
130 
132 
120 
114 
109 
140 
123 
125 
120 
134 
117 
122 
136 
125 
117 
116 
125 
113 
116 
118 
123 
114 
129 
131 
133 
115 
117 
126 
138 
115 
126 
126 
130 
128 
111 
123 
120 
126 
114 
129 
137 
118 
118 
122 
122 
126 
115 
116 
119 
126 
124 
120 
134 
121 
124 
120 
103 
138 
128 
120 
126 
140 
110 
134 
114 
123 
119 
117 
114 
121 
112 
134 
132 
110 
122 
111 
133 
125 
122 
116 
121 
134 
105 
125 
120 
136 
112 
139 
115 
127 
110 
124 
127 
114 
124 
121 
114 
120 
121 
117 
118 
104 
110 
118 
127 
127 
121 
126 
126 
126 
117 
118 
101 
124 
119 
118 
124 
130 
125 
113 
116 
122 
111 
116 
136 
121 
117 
129 
121 
120 
118 
111 
124 
133 
127 
118 
113 
127 
123 
135 
122 
117 
126 
112 
114 
124 
142 
122 
111 
131 
122 
126 
124 
Done with loop. Printing stats.
Cycles 1299874113
Done: Core 0: Fetched 77029545 : Committed 77029544 : At time : 1299874113
Sum of execution times for all programs: 1299874113
Num reads merged: 338080
Num writes merged: 11
-------- Channel 0 Stats-----------
Total Reads Serviced :          42248770
Total Writes Serviced :         30537466
Average Read Latency :          1826.78763
Average Read Queue Latency :    1766.78763
Average Write Latency :         1405.65909
Average Write Queue Latency :   1341.65909
Read Page Hit Rate :            0.45609
Write Page Hit Rate :           0.87016
------------------------------------

#-----------------------------Simulated Cycles Break-Up-------------------------------------------
Note:  1.(Read Cycles + Write Cycles + Read Other + Write Other) should add up to % cycles during which
          the channel is busy. This should be the same for all Ranks on a Channel
       2.(PRE_PDN_FAST + PRE_PDN_SLOW + ACT_PDN + ACT_STBY + PRE_STBY) should add up to 100%
       3.Power Down means Clock Enable, CKE = 0. In Standby mode, CKE = 1
#-------------------------------------------------------------------------------------------------
Total Simulation Cycles                       1299874113
---------------------------------------------------------------

Channel 0 Rank 0 Read Cycles(%)                0.26 # % cycles the Rank performed a Read
Channel 0 Rank 0 Write Cycles(%)               0.19 # % cycles the Rank performed a Write
Channel 0 Rank 0 Read Other(%)                 0.26 # % cycles other Ranks on the channel performed a Read
Channel 0 Rank 0 Write Other(%)                0.19 # % cycles other Ranks on the channel performed a Write
Channel 0 Rank 0 PRE_PDN_FAST(%)               0.00 # % cycles the Rank was in Fast Power Down and all Banks were Precharged
Channel 0 Rank 0 PRE_PDN_SLOW(%)               0.00 # % cycles the Rank was in Slow Power Down and all Banks were Precharged
Channel 0 Rank 0 ACT_PDN(%)                    0.00 # % cycles the Rank was in Active Power Down and atleast one Bank was Active
Channel 0 Rank 0 ACT_STBY(%)                   0.99 # % cycles the Rank was in Standby and atleast one bank was Active
Channel 0 Rank 0 PRE_STBY(%)                   0.01 # % cycles the Rank was in Standby and all Banks were Precharged
---------------------------------------------------------------

Channel 0 Rank 1 Read Cycles(%)                0.26 # % cycles the Rank performed a Read
Channel 0 Rank 1 Write Cycles(%)               0.19 # % cycles the Rank performed a Write
Channel 0 Rank 1 Read Other(%)                 0.26 # % cycles other Ranks on the channel performed a Read
Channel 0 Rank 1 Write Other(%)                0.19 # % cycles other Ranks on the channel performed a Write
Channel 0 Rank 1 PRE_PDN_FAST(%)               0.00 # % cycles the Rank was in Fast Power Down and all Banks were Precharged
Channel 0 Rank 1 PRE_PDN_SLOW(%)               0.00 # % cycles the Rank was in Slow Power Down and all Banks were Precharged
Channel 0 Rank 1 ACT_PDN(%)                    0.00 # % cycles the Rank was in Active Power Down and atleast one Bank was Active
Channel 0 Rank 1 ACT_STBY(%)                   0.99 # % cycles the Rank was in Standby and atleast one bank was Active
Channel 0 Rank 1 PRE_STBY(%)                   0.01 # % cycles the Rank was in Standby and all Banks were Precharged
---------------------------------------------------------------


#-------------------------------------- Power Stats ----------------------------------------------
Note:  1. termRoth/termWoth is the power dissipated in the ODT resistors when Read/Writes terminate 
          in other ranks on the same channel
#-------------------------------------------------------------------------------------------------

Channel 0 Rank 0 Background(mw)              67.50 # depends only on Power Down time and time all banks were precharged
Channel 0 Rank 0 Act(mW)                     60.45 # power spend bringing data to the row buffer
Channel 0 Rank 0 Read(mW)                    37.07 # power spent doing a Read  after the Row Buffer is open
Channel 0 Rank 0 Write(mW)                   28.21 # power spent doing a Write after the Row Buffer is open
Channel 0 Rank 0 Read Terminate(mW)           8.32 # power dissipated in ODT resistors during Read
Channel 0 Rank 0 Write Terminate(mW)          0.00 # power dissipated in ODT resistors during Write
Channel 0 Rank 0 termRoth(mW)                64.71 # power dissipated in ODT resistors during Reads  in other ranks
Channel 0 Rank 0 termWoth(mW)                42.98 # power dissipated in ODT resistors during Writes in other ranks
Channel 0 Rank 0 Refresh(mW)                  2.64 # depends on frequency of Refresh (tREFI)
---------------------------------------------------------------
Channel 0 Rank 0 Total Rank Power(mW)      4990.14 # (Sum of above components)*(num chips in each Rank)
---------------------------------------------------------------

Channel 0 Rank 1 Background(mw)              67.50 # depends only on Power Down time and time all banks were precharged
Channel 0 Rank 1 Act(mW)                     60.81 # power spend bringing data to the row buffer
Channel 0 Rank 1 Read(mW)                    37.03 # power spent doing a Read  after the Row Buffer is open
Channel 0 Rank 1 Write(mW)                   28.18 # power spent doing a Write after the Row Buffer is open
Channel 0 Rank 1 Read Terminate(mW)           8.32 # power dissipated in ODT resistors during Read
Channel 0 Rank 1 Write Terminate(mW)          0.00 # power dissipated in ODT resistors during Write
Channel 0 Rank 1 termRoth(mW)                64.78 # power dissipated in ODT resistors during Reads  in other ranks
Channel 0 Rank 1 termWoth(mW)                43.02 # power dissipated in ODT resistors during Writes in other ranks
Channel 0 Rank 1 Refresh(mW)                  2.64 # depends on frequency of Refresh (tREFI)
---------------------------------------------------------------
Channel 0 Rank 1 Total Rank Power(mW)      4996.57 # (Sum of above components)*(num chips in each Rank)
---------------------------------------------------------------


#-------------------------------------------------------------------------------------------------
Total memory system power = 9.986709 W
Miscellaneous system power = 10 W  # Processor uncore power, disk, I/O, cooling, etc.
Processor core power = 5.000000 W  # Assuming that each core consumes 5 W
Total system power = 24.986710 W # Sum of the previous three lines
Energy Delay product (EDP) = 4.122984409 J.s

reshuffle count of each level 
0
15622
30147
36017
38789
39777
40392
40639
40728
40763
40653
40634
40466
39869
38807
36772
32201
23178
85347
37062
9578
1784
260
39




............... ORAM Stats ...............

Execution Time (s)       3848.340000
Total Cycles             1299874113 
Trace Size               3382000
Mem Cycles #             0
Invoke Mem #             761908
ORAM Access #            0
ORAM Dummy #             0
Pos1 Access #            95217
Pos2 Access #            3541
PLB pos0 hit             0.000000%
PLB pos1 hit             69.807116%
PLB pos2 hit             98.426374%
PLB pos0 hit #           0
PLB pos1 hit #           531866
PLB pos2 hit #           226422
PLB pos0 acc #           761908
PLB pos1 acc #           761908
PLB pos2 acc #           230042
oramQ Size               13
Bk Evict                 -nan%
Bk Evict #               0
Cache Hit                0.251570%
Cache Evict              99.955123%
Rho Hit                  0.000000%
Rho Access #             0
Rho  Dummy #             0
Rho Bk Evict             -nan%
Early WB #               0
Early WB Pointer #       0
Cache Dirty #            381590
ptr fail #               0
search fail #            0
pin ctr #                0
unpin ctr #              0
prefetch case #          0
STT Cand #               0
Stash leftover #         0
Stash removed #          0
fill hit #               0
fill miss #              0
Top hit                  5.545589%
Mid hit                  42.896315%
Bot hit                  51.558096%
Ring evict               172133
Stash occ                1
Stash Contain            0
Linger Discard           0
Ring shuff               749524
Ring acc                 860666
