# system info unsaved_tb on 2022.06.05.17:50:54
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1654462250
#
#
# Files generated for unsaved_tb on 2022.06.05.17:50:54
files:
filepath,kind,attributes,module,is_top
unsaved/testbench/unsaved_tb/simulation/unsaved_tb.v,VERILOG,,unsaved_tb,true
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved.v,VERILOG,,unsaved,false
unsaved/testbench/unsaved_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
unsaved/testbench/unsaved_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
unsaved/testbench/unsaved_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_video_pll_0.v,VERILOG,,unsaved_video_pll_0,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_video_rgb_resampler_0.v,VERILOG,,unsaved_video_rgb_resampler_0,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_video_test_pattern_0.v,VERILOG,,unsaved_video_test_pattern_0,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_up_avalon_video_vga_timing.v,VERILOG,,unsaved_video_vga_controller_0,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_video_vga_controller_0.v,VERILOG,,unsaved_video_vga_controller_0,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_up_altpll.v,VERILOG,,altera_up_altpll,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_up_avalon_reset_from_locked_signal.v,VERILOG,,altera_up_avalon_reset_from_locked_signal,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
unsaved_tb.unsaved_inst,unsaved
unsaved_tb.unsaved_inst.video_pll_0,unsaved_video_pll_0
unsaved_tb.unsaved_inst.video_pll_0.video_pll,altera_up_altpll
unsaved_tb.unsaved_inst.video_pll_0.reset_from_locked,altera_up_avalon_reset_from_locked_signal
unsaved_tb.unsaved_inst.video_rgb_resampler_0,unsaved_video_rgb_resampler_0
unsaved_tb.unsaved_inst.video_test_pattern_0,unsaved_video_test_pattern_0
unsaved_tb.unsaved_inst.video_vga_controller_0,unsaved_video_vga_controller_0
unsaved_tb.unsaved_inst.rst_controller,altera_reset_controller
unsaved_tb.unsaved_inst.rst_controller_001,altera_reset_controller
unsaved_tb.unsaved_inst_clk_bfm,altera_avalon_clock_source
unsaved_tb.unsaved_inst_reset_bfm,altera_avalon_reset_source
unsaved_tb.unsaved_inst_video_vga_controller_conduits_bfm,altera_conduit_bfm
