{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575014378934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575014378934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 16:59:38 2019 " "Processing started: Fri Nov 29 16:59:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575014378934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575014378934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MCU_8051 -c MCU_8051 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MCU_8051 -c MCU_8051" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575014378934 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575014379559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/mcu/mdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/mcu/mdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mdecoder-rtl " "Found design unit 1: mdecoder-rtl" {  } { { "../mcu/mdecoder.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/mdecoder.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379965 ""} { "Info" "ISGN_ENTITY_NAME" "1 mdecoder " "Found entity 1: mdecoder" {  } { { "../mcu/mdecoder.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/mdecoder.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014379965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/mcu/mcu_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/mcu/mcu_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mcu_core-rtl " "Found design unit 1: mcu_core-rtl" {  } { { "../mcu/mcu_core.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/mcu_core.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379965 ""} { "Info" "ISGN_ENTITY_NAME" "1 mcu_core " "Found entity 1: mcu_core" {  } { { "../mcu/mcu_core.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/mcu_core.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014379965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/mcu/m8051wrap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/mcu/m8051wrap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m8051wrap-rtl " "Found design unit 1: m8051wrap-rtl" {  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379965 ""} { "Info" "ISGN_ENTITY_NAME" "1 m8051wrap " "Found entity 1: m8051wrap" {  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014379965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m8051.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m8051.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m8051-m8051_rtl " "Found design unit 1: m8051-m8051_rtl" {  } { { "../m8051/m8051.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379965 ""} { "Info" "ISGN_ENTITY_NAME" "1 m8051 " "Found entity 1: m8051" {  } { { "../m8051/m8051.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014379965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s041bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s041bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s041bo_e-m3s041bo_rtl " "Found design unit 1: m3s041bo_e-m3s041bo_rtl" {  } { { "../m8051/m3s041bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s041bo.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379965 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s041bo_e " "Found entity 1: m3s041bo_e" {  } { { "../m8051/m3s041bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s041bo.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014379965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s040bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s040bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s040bo_e-m3s040bo_rtl " "Found design unit 1: m3s040bo_e-m3s040bo_rtl" {  } { { "../m8051/m3s040bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s040bo.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379981 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s040bo_e " "Found entity 1: m3s040bo_e" {  } { { "../m8051/m3s040bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s040bo.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014379981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s039bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s039bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s039bo_e-m3s039bo_rtl " "Found design unit 1: m3s039bo_e-m3s039bo_rtl" {  } { { "../m8051/m3s039bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s039bo.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379981 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s039bo_e " "Found entity 1: m3s039bo_e" {  } { { "../m8051/m3s039bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s039bo.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014379981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s035bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s035bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s035bo_e-m3s035bo_rtl " "Found design unit 1: m3s035bo_e-m3s035bo_rtl" {  } { { "../m8051/m3s035bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s035bo.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379981 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s035bo_e " "Found entity 1: m3s035bo_e" {  } { { "../m8051/m3s035bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s035bo.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014379981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s034bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s034bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s034bo_e-m3s034bo_rtl " "Found design unit 1: m3s034bo_e-m3s034bo_rtl" {  } { { "../m8051/m3s034bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s034bo.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379981 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s034bo_e " "Found entity 1: m3s034bo_e" {  } { { "../m8051/m3s034bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s034bo.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014379981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s033bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s033bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s033bo_e-m3s033bo_rtl " "Found design unit 1: m3s033bo_e-m3s033bo_rtl" {  } { { "../m8051/m3s033bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s033bo.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379981 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s033bo_e " "Found entity 1: m3s033bo_e" {  } { { "../m8051/m3s033bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s033bo.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014379981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s032bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s032bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s032bo_e-m3s032bo_rtl " "Found design unit 1: m3s032bo_e-m3s032bo_rtl" {  } { { "../m8051/m3s032bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s032bo.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379996 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s032bo_e " "Found entity 1: m3s032bo_e" {  } { { "../m8051/m3s032bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s032bo.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014379996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s031bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s031bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s031bo_e-m3s031bo_rtl " "Found design unit 1: m3s031bo_e-m3s031bo_rtl" {  } { { "../m8051/m3s031bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s031bo.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379996 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s031bo_e " "Found entity 1: m3s031bo_e" {  } { { "../m8051/m3s031bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s031bo.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014379996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s030bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s030bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s030bo_e-m3s030bo_rtl " "Found design unit 1: m3s030bo_e-m3s030bo_rtl" {  } { { "../m8051/m3s030bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s030bo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379996 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s030bo_e " "Found entity 1: m3s030bo_e" {  } { { "../m8051/m3s030bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s030bo.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014379996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s029bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s029bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s029bo_e-m3s029bo_rtl " "Found design unit 1: m3s029bo_e-m3s029bo_rtl" {  } { { "../m8051/m3s029bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s029bo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379996 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s029bo_e " "Found entity 1: m3s029bo_e" {  } { { "../m8051/m3s029bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s029bo.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014379996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s028bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s028bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s028bo_e-m3s028bo_rtl " "Found design unit 1: m3s028bo_e-m3s028bo_rtl" {  } { { "../m8051/m3s028bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s028bo.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379996 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s028bo_e " "Found entity 1: m3s028bo_e" {  } { { "../m8051/m3s028bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s028bo.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014379996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s027bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s027bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s027bo_e-m3s027bo_rtl " "Found design unit 1: m3s027bo_e-m3s027bo_rtl" {  } { { "../m8051/m3s027bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s027bo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379996 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s027bo_e " "Found entity 1: m3s027bo_e" {  } { { "../m8051/m3s027bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s027bo.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014379996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014379996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s025bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s025bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s025bo_e-m3s025bo_rtl " "Found design unit 1: m3s025bo_e-m3s025bo_rtl" {  } { { "../m8051/m3s025bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s025bo.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380012 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s025bo_e " "Found entity 1: m3s025bo_e" {  } { { "../m8051/m3s025bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s025bo.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014380012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s024bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s024bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s024bo_e-m3s024bo_rtl " "Found design unit 1: m3s024bo_e-m3s024bo_rtl" {  } { { "../m8051/m3s024bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s024bo.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380012 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s024bo_e " "Found entity 1: m3s024bo_e" {  } { { "../m8051/m3s024bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s024bo.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014380012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s023bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s023bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s023bo_e-m3s023bo_rtl " "Found design unit 1: m3s023bo_e-m3s023bo_rtl" {  } { { "../m8051/m3s023bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s023bo.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380012 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s023bo_e " "Found entity 1: m3s023bo_e" {  } { { "../m8051/m3s023bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s023bo.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014380012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s022bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s022bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s022bo_e-m3s022bo_rtl " "Found design unit 1: m3s022bo_e-m3s022bo_rtl" {  } { { "../m8051/m3s022bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s022bo.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380012 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s022bo_e " "Found entity 1: m3s022bo_e" {  } { { "../m8051/m3s022bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s022bo.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014380012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s020bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s020bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s020bo_e-m3s020bo_rtl " "Found design unit 1: m3s020bo_e-m3s020bo_rtl" {  } { { "../m8051/m3s020bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s020bo.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380027 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s020bo_e " "Found entity 1: m3s020bo_e" {  } { { "../m8051/m3s020bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s020bo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014380027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s019bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s019bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s019bo_e-m3s019bo_rtl " "Found design unit 1: m3s019bo_e-m3s019bo_rtl" {  } { { "../m8051/m3s019bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s019bo.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380027 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s019bo_e " "Found entity 1: m3s019bo_e" {  } { { "../m8051/m3s019bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s019bo.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014380027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s018bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s018bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s018bo_e-m3s018bo_rtl " "Found design unit 1: m3s018bo_e-m3s018bo_rtl" {  } { { "../m8051/m3s018bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s018bo.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380027 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s018bo_e " "Found entity 1: m3s018bo_e" {  } { { "../m8051/m3s018bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s018bo.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014380027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s016bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s016bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s016bo_e-m3s016bo_rtl " "Found design unit 1: m3s016bo_e-m3s016bo_rtl" {  } { { "../m8051/m3s016bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s016bo.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380027 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s016bo_e " "Found entity 1: m3s016bo_e" {  } { { "../m8051/m3s016bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s016bo.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014380027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s015bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s015bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s015bo_e-m3s015bo_rtl " "Found design unit 1: m3s015bo_e-m3s015bo_rtl" {  } { { "../m8051/m3s015bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s015bo.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380027 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s015bo_e " "Found entity 1: m3s015bo_e" {  } { { "../m8051/m3s015bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s015bo.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014380027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s014bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s014bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s014bo_e-m3s014bo_rtl " "Found design unit 1: m3s014bo_e-m3s014bo_rtl" {  } { { "../m8051/m3s014bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s014bo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380043 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s014bo_e " "Found entity 1: m3s014bo_e" {  } { { "../m8051/m3s014bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s014bo.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014380043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s013bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s013bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s013bo_e-m3s013bo_rtl " "Found design unit 1: m3s013bo_e-m3s013bo_rtl" {  } { { "../m8051/m3s013bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s013bo.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380043 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s013bo_e " "Found entity 1: m3s013bo_e" {  } { { "../m8051/m3s013bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s013bo.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014380043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s011bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s011bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s011bo_e-m3s011bo_rtl " "Found design unit 1: m3s011bo_e-m3s011bo_rtl" {  } { { "../m8051/m3s011bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s011bo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380043 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s011bo_e " "Found entity 1: m3s011bo_e" {  } { { "../m8051/m3s011bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s011bo.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014380043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s010bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s010bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s010bo_e-m3s010bo_rtl " "Found design unit 1: m3s010bo_e-m3s010bo_rtl" {  } { { "../m8051/m3s010bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s010bo.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380043 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s010bo_e " "Found entity 1: m3s010bo_e" {  } { { "../m8051/m3s010bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s010bo.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014380043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s009bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s009bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s009bo_e-m3s009bo_rtl " "Found design unit 1: m3s009bo_e-m3s009bo_rtl" {  } { { "../m8051/m3s009bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s009bo.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380043 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s009bo_e " "Found entity 1: m3s009bo_e" {  } { { "../m8051/m3s009bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s009bo.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014380043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s008bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s008bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s008bo_e-m3s008bo_rtl " "Found design unit 1: m3s008bo_e-m3s008bo_rtl" {  } { { "../m8051/m3s008bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s008bo.vhd" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380043 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s008bo_e " "Found entity 1: m3s008bo_e" {  } { { "../m8051/m3s008bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s008bo.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014380043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s007bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s007bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s007bo_e-m3s007bo_rtl " "Found design unit 1: m3s007bo_e-m3s007bo_rtl" {  } { { "../m8051/m3s007bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s007bo.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380059 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s007bo_e " "Found entity 1: m3s007bo_e" {  } { { "../m8051/m3s007bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s007bo.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014380059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s006bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s006bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s006bo_e-m3s006bo_rtl " "Found design unit 1: m3s006bo_e-m3s006bo_rtl" {  } { { "../m8051/m3s006bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s006bo.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380059 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s006bo_e " "Found entity 1: m3s006bo_e" {  } { { "../m8051/m3s006bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s006bo.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014380059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s005bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s005bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s005bo_e-m3s005bo_rtl " "Found design unit 1: m3s005bo_e-m3s005bo_rtl" {  } { { "../m8051/m3s005bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s005bo.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380059 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s005bo_e " "Found entity 1: m3s005bo_e" {  } { { "../m8051/m3s005bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s005bo.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014380059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s004bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s004bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s004bo_e-m3s004bo_rtl " "Found design unit 1: m3s004bo_e-m3s004bo_rtl" {  } { { "../m8051/m3s004bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s004bo.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380059 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s004bo_e " "Found entity 1: m3s004bo_e" {  } { { "../m8051/m3s004bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s004bo.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014380059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s003bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s003bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s003bo_e-m3s003bo_rtl " "Found design unit 1: m3s003bo_e-m3s003bo_rtl" {  } { { "../m8051/m3s003bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s003bo.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380059 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s003bo_e " "Found entity 1: m3s003bo_e" {  } { { "../m8051/m3s003bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s003bo.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014380059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s002bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s002bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s002bo_e-m3s002bo_rtl " "Found design unit 1: m3s002bo_e-m3s002bo_rtl" {  } { { "../m8051/m3s002bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s002bo.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380074 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s002bo_e " "Found entity 1: m3s002bo_e" {  } { { "../m8051/m3s002bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s002bo.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014380074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/m8051/m3s001bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s001bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m3s001bo_e-m3s001bo_rtl " "Found design unit 1: m3s001bo_e-m3s001bo_rtl" {  } { { "../m8051/m3s001bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s001bo.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380074 ""} { "Info" "ISGN_ENTITY_NAME" "1 m3s001bo_e " "Found entity 1: m3s001bo_e" {  } { { "../m8051/m3s001bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s001bo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014380074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/megawizrd/ram256x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/megawizrd/ram256x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram256x8-SYN " "Found design unit 1: ram256x8-SYN" {  } { { "../MEGAWIZRD/RAM256x8.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/RAM256x8.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380074 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM256x8 " "Found entity 1: RAM256x8" {  } { { "../MEGAWIZRD/RAM256x8.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/RAM256x8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014380074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/megawizrd/r0m8192x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/megawizrd/r0m8192x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r0m8192x8-SYN " "Found design unit 1: r0m8192x8-SYN" {  } { { "../MEGAWIZRD/R0M8192x8.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/R0M8192x8.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380074 ""} { "Info" "ISGN_ENTITY_NAME" "1 R0M8192x8 " "Found entity 1: R0M8192x8" {  } { { "../MEGAWIZRD/R0M8192x8.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/R0M8192x8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014380074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/megawizrd/altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/megawizrd/altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "../MEGAWIZRD/altpll0.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/altpll0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380090 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "../MEGAWIZRD/altpll0.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014380090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/11_29_ex058_mcu_8051/megawizrd/mcu_8051.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/megawizrd/mcu_8051.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MCU_8051 " "Found entity 1: MCU_8051" {  } { { "../MEGAWIZRD/MCU_8051.bdf" "" { Schematic "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/MCU_8051.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014380090 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MCU_8051 " "Elaborating entity \"MCU_8051\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575014380184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_core mcu_core:inst " "Elaborating entity \"mcu_core\" for hierarchy \"mcu_core:inst\"" {  } { { "../MEGAWIZRD/MCU_8051.bdf" "inst" { Schematic "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/MCU_8051.bdf" { { 264 408 584 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380184 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ipm_nmoe mcu_core.vhd(126) " "Verilog HDL or VHDL warning at mcu_core.vhd(126): object \"ipm_nmoe\" assigned a value but never read" {  } { { "../mcu/mcu_core.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/mcu_core.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575014380184 "|MCU_8051|mcu_core:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "idm_nfoe mcu_core.vhd(130) " "Verilog HDL or VHDL warning at mcu_core.vhd(130): object \"idm_nfoe\" assigned a value but never read" {  } { { "../mcu/mcu_core.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/mcu_core.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575014380184 "|MCU_8051|mcu_core:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m8051wrap mcu_core:inst\|m8051wrap:U0 " "Elaborating entity \"m8051wrap\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\"" {  } { { "../mcu/mcu_core.vhd" "U0" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/mcu_core.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380184 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NMWE m8051wrap.vhd(98) " "Verilog HDL or VHDL warning at m8051wrap.vhd(98): object \"NMWE\" assigned a value but never read" {  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575014380184 "|MCU_8051|mcu_core:inst|m8051wrap:U0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DLM m8051wrap.vhd(99) " "Verilog HDL or VHDL warning at m8051wrap.vhd(99): object \"DLM\" assigned a value but never read" {  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575014380184 "|MCU_8051|mcu_core:inst|m8051wrap:U0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NPSEN m8051wrap.vhd(101) " "Verilog HDL or VHDL warning at m8051wrap.vhd(101): object \"NPSEN\" assigned a value but never read" {  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575014380184 "|MCU_8051|mcu_core:inst|m8051wrap:U0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NALEN m8051wrap.vhd(102) " "Verilog HDL or VHDL warning at m8051wrap.vhd(102): object \"NALEN\" assigned a value but never read" {  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575014380184 "|MCU_8051|mcu_core:inst|m8051wrap:U0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NSFRWE m8051wrap.vhd(105) " "Verilog HDL or VHDL warning at m8051wrap.vhd(105): object \"NSFRWE\" assigned a value but never read" {  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575014380184 "|MCU_8051|mcu_core:inst|m8051wrap:U0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NSFROE m8051wrap.vhd(106) " "Verilog HDL or VHDL warning at m8051wrap.vhd(106): object \"NSFROE\" assigned a value but never read" {  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575014380184 "|MCU_8051|mcu_core:inst|m8051wrap:U0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "XOFF m8051wrap.vhd(108) " "Verilog HDL or VHDL warning at m8051wrap.vhd(108): object \"XOFF\" assigned a value but never read" {  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575014380184 "|MCU_8051|mcu_core:inst|m8051wrap:U0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OB m8051wrap.vhd(110) " "Verilog HDL or VHDL warning at m8051wrap.vhd(110): object \"OB\" assigned a value but never read" {  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575014380184 "|MCU_8051|mcu_core:inst|m8051wrap:U0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AE m8051wrap.vhd(113) " "Verilog HDL or VHDL warning at m8051wrap.vhd(113): object \"AE\" assigned a value but never read" {  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575014380184 "|MCU_8051|mcu_core:inst|m8051wrap:U0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BE m8051wrap.vhd(114) " "Verilog HDL or VHDL warning at m8051wrap.vhd(114): object \"BE\" assigned a value but never read" {  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575014380184 "|MCU_8051|mcu_core:inst|m8051wrap:U0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CE m8051wrap.vhd(115) " "Verilog HDL or VHDL warning at m8051wrap.vhd(115): object \"CE\" assigned a value but never read" {  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575014380184 "|MCU_8051|mcu_core:inst|m8051wrap:U0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DE m8051wrap.vhd(116) " "Verilog HDL or VHDL warning at m8051wrap.vhd(116): object \"DE\" assigned a value but never read" {  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575014380184 "|MCU_8051|mcu_core:inst|m8051wrap:U0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BI m8051wrap.vhd(128) " "VHDL Signal Declaration warning at m8051wrap.vhd(128): used implicit default value for signal \"BI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../mcu/m8051wrap.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 128 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575014380184 "|MCU_8051|mcu_core:inst|m8051wrap:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m8051 mcu_core:inst\|m8051wrap:U0\|m8051:U0 " "Elaborating entity \"m8051\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\"" {  } { { "../mcu/m8051wrap.vhd" "U0" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s001bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s001bo_e:U1 " "Elaborating entity \"m3s001bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s001bo_e:U1\"" {  } { { "../m8051/m8051.vhd" "U1" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s003bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s003bo_e:U2 " "Elaborating entity \"m3s003bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s003bo_e:U2\"" {  } { { "../m8051/m8051.vhd" "U2" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s002bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s003bo_e:U2\|m3s002bo_e:U1 " "Elaborating entity \"m3s002bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s003bo_e:U2\|m3s002bo_e:U1\"" {  } { { "../m8051/m3s003bo.vhd" "U1" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s003bo.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s041bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s003bo_e:U2\|m3s041bo_e:U9 " "Elaborating entity \"m3s041bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s003bo_e:U2\|m3s041bo_e:U9\"" {  } { { "../m8051/m3s003bo.vhd" "U9" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s003bo.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s004bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s004bo_e:U3 " "Elaborating entity \"m3s004bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s004bo_e:U3\"" {  } { { "../m8051/m8051.vhd" "U3" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s022bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s004bo_e:U3\|m3s022bo_e:U1 " "Elaborating entity \"m3s022bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s004bo_e:U3\|m3s022bo_e:U1\"" {  } { { "../m8051/m3s004bo.vhd" "U1" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s004bo.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s024bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s004bo_e:U3\|m3s024bo_e:U2 " "Elaborating entity \"m3s024bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s004bo_e:U3\|m3s024bo_e:U2\"" {  } { { "../m8051/m3s004bo.vhd" "U2" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s004bo.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s033bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s004bo_e:U3\|m3s033bo_e:U3 " "Elaborating entity \"m3s033bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s004bo_e:U3\|m3s033bo_e:U3\"" {  } { { "../m8051/m3s004bo.vhd" "U3" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s004bo.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s032bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s004bo_e:U3\|m3s032bo_e:U4 " "Elaborating entity \"m3s032bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s004bo_e:U3\|m3s032bo_e:U4\"" {  } { { "../m8051/m3s004bo.vhd" "U4" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s004bo.vhd" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s034bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s004bo_e:U3\|m3s034bo_e:U5 " "Elaborating entity \"m3s034bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s004bo_e:U3\|m3s034bo_e:U5\"" {  } { { "../m8051/m3s004bo.vhd" "U5" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s004bo.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s035bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s004bo_e:U3\|m3s035bo_e:U6 " "Elaborating entity \"m3s035bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s004bo_e:U3\|m3s035bo_e:U6\"" {  } { { "../m8051/m3s004bo.vhd" "U6" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s004bo.vhd" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s005bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s005bo_e:U4 " "Elaborating entity \"m3s005bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s005bo_e:U4\"" {  } { { "../m8051/m8051.vhd" "U4" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s006bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s006bo_e:U5 " "Elaborating entity \"m3s006bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s006bo_e:U5\"" {  } { { "../m8051/m8051.vhd" "U5" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s007bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s007bo_e:U6 " "Elaborating entity \"m3s007bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s007bo_e:U6\"" {  } { { "../m8051/m8051.vhd" "U6" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s008bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s008bo_e:U7 " "Elaborating entity \"m3s008bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s008bo_e:U7\"" {  } { { "../m8051/m8051.vhd" "U7" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s009bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s008bo_e:U7\|m3s009bo_e:U1 " "Elaborating entity \"m3s009bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s008bo_e:U7\|m3s009bo_e:U1\"" {  } { { "../m8051/m3s008bo.vhd" "U1" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s008bo.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s039bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s008bo_e:U7\|m3s039bo_e:U2 " "Elaborating entity \"m3s039bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s008bo_e:U7\|m3s039bo_e:U2\"" {  } { { "../m8051/m3s008bo.vhd" "U2" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s008bo.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s010bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s010bo_e:U8 " "Elaborating entity \"m3s010bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s010bo_e:U8\"" {  } { { "../m8051/m8051.vhd" "U8" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s011bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s010bo_e:U8\|m3s011bo_e:U1 " "Elaborating entity \"m3s011bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s010bo_e:U8\|m3s011bo_e:U1\"" {  } { { "../m8051/m3s010bo.vhd" "U1" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s010bo.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s027bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s010bo_e:U8\|m3s011bo_e:U1\|m3s027bo_e:U1 " "Elaborating entity \"m3s027bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s010bo_e:U8\|m3s011bo_e:U1\|m3s027bo_e:U1\"" {  } { { "../m8051/m3s011bo.vhd" "U1" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s011bo.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s040bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s010bo_e:U8\|m3s011bo_e:U1\|m3s040bo_e:U5 " "Elaborating entity \"m3s040bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s010bo_e:U8\|m3s011bo_e:U1\|m3s040bo_e:U5\"" {  } { { "../m8051/m3s011bo.vhd" "U5" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s011bo.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s013bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s010bo_e:U8\|m3s013bo_e:U2 " "Elaborating entity \"m3s013bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s010bo_e:U8\|m3s013bo_e:U2\"" {  } { { "../m8051/m3s010bo.vhd" "U2" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s010bo.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s015bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s015bo_e:U9 " "Elaborating entity \"m3s015bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s015bo_e:U9\"" {  } { { "../m8051/m8051.vhd" "U9" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s016bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s015bo_e:U9\|m3s016bo_e:U1 " "Elaborating entity \"m3s016bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s015bo_e:U9\|m3s016bo_e:U1\"" {  } { { "../m8051/m3s015bo.vhd" "U1" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s015bo.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s018bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s018bo_e:U10 " "Elaborating entity \"m3s018bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s018bo_e:U10\"" {  } { { "../m8051/m8051.vhd" "U10" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s019bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s019bo_e:U11 " "Elaborating entity \"m3s019bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s019bo_e:U11\"" {  } { { "../m8051/m8051.vhd" "U11" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s020bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s020bo_e:U12 " "Elaborating entity \"m3s020bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s020bo_e:U12\"" {  } { { "../m8051/m8051.vhd" "U12" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s014bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s020bo_e:U12\|m3s014bo_e:U1 " "Elaborating entity \"m3s014bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s020bo_e:U12\|m3s014bo_e:U1\"" {  } { { "../m8051/m3s020bo.vhd" "U1" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s020bo.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s023bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s023bo_e:U13 " "Elaborating entity \"m3s023bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s023bo_e:U13\"" {  } { { "../m8051/m8051.vhd" "U13" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s025bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s025bo_e:U14 " "Elaborating entity \"m3s025bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s025bo_e:U14\"" {  } { { "../m8051/m8051.vhd" "U14" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 1032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s028bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s028bo_e:U15 " "Elaborating entity \"m3s028bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s028bo_e:U15\"" {  } { { "../m8051/m8051.vhd" "U15" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 1048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s029bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s028bo_e:U15\|m3s029bo_e:U1 " "Elaborating entity \"m3s029bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s028bo_e:U15\|m3s029bo_e:U1\"" {  } { { "../m8051/m3s028bo.vhd" "U1" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s028bo.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s030bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s028bo_e:U15\|m3s030bo_e:U9 " "Elaborating entity \"m3s030bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s028bo_e:U15\|m3s030bo_e:U9\"" {  } { { "../m8051/m3s028bo.vhd" "U9" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s028bo.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m3s031bo_e mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s028bo_e:U15\|m3s031bo_e:U10 " "Elaborating entity \"m3s031bo_e\" for hierarchy \"mcu_core:inst\|m8051wrap:U0\|m8051:U0\|m3s028bo_e:U15\|m3s031bo_e:U10\"" {  } { { "../m8051/m3s028bo.vhd" "U10" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s028bo.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R0M8192x8 mcu_core:inst\|R0M8192x8:prg_ram " "Elaborating entity \"R0M8192x8\" for hierarchy \"mcu_core:inst\|R0M8192x8:prg_ram\"" {  } { { "../mcu/mcu_core.vhd" "prg_ram" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/mcu_core.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mcu_core:inst\|R0M8192x8:prg_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mcu_core:inst\|R0M8192x8:prg_ram\|altsyncram:altsyncram_component\"" {  } { { "../MEGAWIZRD/R0M8192x8.vhd" "altsyncram_component" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/R0M8192x8.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mcu_core:inst\|R0M8192x8:prg_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mcu_core:inst\|R0M8192x8:prg_ram\|altsyncram:altsyncram_component\"" {  } { { "../MEGAWIZRD/R0M8192x8.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/R0M8192x8.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575014380387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mcu_core:inst\|R0M8192x8:prg_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"mcu_core:inst\|R0M8192x8:prg_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_design.hex " "Parameter \"init_file\" = \"soc_design.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380387 ""}  } { { "../MEGAWIZRD/R0M8192x8.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/R0M8192x8.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575014380387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_la81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_la81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_la81 " "Found entity 1: altsyncram_la81" {  } { { "db/altsyncram_la81.tdf" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/profject/db/altsyncram_la81.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014380449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_la81 mcu_core:inst\|R0M8192x8:prg_ram\|altsyncram:altsyncram_component\|altsyncram_la81:auto_generated " "Elaborating entity \"altsyncram_la81\" for hierarchy \"mcu_core:inst\|R0M8192x8:prg_ram\|altsyncram:altsyncram_component\|altsyncram_la81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/vhdlfile/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/profject/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014380512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa mcu_core:inst\|R0M8192x8:prg_ram\|altsyncram:altsyncram_component\|altsyncram_la81:auto_generated\|decode_1oa:deep_decode " "Elaborating entity \"decode_1oa\" for hierarchy \"mcu_core:inst\|R0M8192x8:prg_ram\|altsyncram:altsyncram_component\|altsyncram_la81:auto_generated\|decode_1oa:deep_decode\"" {  } { { "db/altsyncram_la81.tdf" "deep_decode" { Text "D:/VHDL/11_29_ex058_MCU_8051/profject/db/altsyncram_la81.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/profject/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014380574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib mcu_core:inst\|R0M8192x8:prg_ram\|altsyncram:altsyncram_component\|altsyncram_la81:auto_generated\|mux_hib:mux2 " "Elaborating entity \"mux_hib\" for hierarchy \"mcu_core:inst\|R0M8192x8:prg_ram\|altsyncram:altsyncram_component\|altsyncram_la81:auto_generated\|mux_hib:mux2\"" {  } { { "db/altsyncram_la81.tdf" "mux2" { Text "D:/VHDL/11_29_ex058_MCU_8051/profject/db/altsyncram_la81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM256x8 mcu_core:inst\|RAM256x8:sfr_ram " "Elaborating entity \"RAM256x8\" for hierarchy \"mcu_core:inst\|RAM256x8:sfr_ram\"" {  } { { "../mcu/mcu_core.vhd" "sfr_ram" { Text "D:/VHDL/11_29_ex058_MCU_8051/mcu/mcu_core.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mcu_core:inst\|RAM256x8:sfr_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mcu_core:inst\|RAM256x8:sfr_ram\|altsyncram:altsyncram_component\"" {  } { { "../MEGAWIZRD/RAM256x8.vhd" "altsyncram_component" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/RAM256x8.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mcu_core:inst\|RAM256x8:sfr_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mcu_core:inst\|RAM256x8:sfr_ram\|altsyncram:altsyncram_component\"" {  } { { "../MEGAWIZRD/RAM256x8.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/RAM256x8.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575014380590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mcu_core:inst\|RAM256x8:sfr_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"mcu_core:inst\|RAM256x8:sfr_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380590 ""}  } { { "../MEGAWIZRD/RAM256x8.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/RAM256x8.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575014380590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gra1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gra1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gra1 " "Found entity 1: altsyncram_gra1" {  } { { "db/altsyncram_gra1.tdf" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/profject/db/altsyncram_gra1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575014380637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575014380637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gra1 mcu_core:inst\|RAM256x8:sfr_ram\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated " "Elaborating entity \"altsyncram_gra1\" for hierarchy \"mcu_core:inst\|RAM256x8:sfr_ram\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/vhdlfile/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst5 " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst5\"" {  } { { "../MEGAWIZRD/MCU_8051.bdf" "inst5" { Schematic "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/MCU_8051.bdf" { { 24 392 696 200 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst5\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:inst5\|altpll:altpll_component\"" {  } { { "../MEGAWIZRD/altpll0.vhd" "altpll_component" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/altpll0.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst5\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:inst5\|altpll:altpll_component\"" {  } { { "../MEGAWIZRD/altpll0.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/altpll0.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst5\|altpll:altpll_component " "Instantiated megafunction \"altpll0:inst5\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575014380699 ""}  } { { "../MEGAWIZRD/altpll0.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/altpll0.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575014380699 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../m8051/m3s018bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s018bo.vhd" 185 -1 0 } } { "../m8051/m8051.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd" 643 -1 0 } } { "../m8051/m3s008bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s008bo.vhd" 157 -1 0 } } { "../m8051/m3s001bo.vhd" "" { Text "D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s001bo.vhd" 51 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1575014382621 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1575014382621 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1575014385042 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575014385370 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575014385370 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1448 " "Implemented 1448 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575014385526 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575014385526 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1419 " "Implemented 1419 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575014385526 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1575014385526 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1575014385526 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575014385526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575014385589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 16:59:45 2019 " "Processing ended: Fri Nov 29 16:59:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575014385589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575014385589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575014385589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575014385589 ""}
