{"files":[{"patch":"@@ -1073,1 +1073,1 @@\n-  void sc_w(Register Rd, Register Rs2, Register Rs1, Aqrl memory_order = aqrl) {\n+  void sc_w(Register Rd, Register Rs1, Register Rs2, Aqrl memory_order = aqrl) {\n@@ -1077,1 +1077,1 @@\n-  void sc_d(Register Rd, Register Rs2, Register Rs1, Aqrl memory_order = aqrl) {\n+  void sc_d(Register Rd, Register Rs1, Register Rs2, Aqrl memory_order = aqrl) {\n","filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"},{"patch":"@@ -3826,1 +3826,1 @@\n-      sc_d(dst, new_val, addr, release);\n+      sc_d(dst, addr, new_val, release);\n@@ -3830,1 +3830,1 @@\n-      sc_w(dst, new_val, addr, release);\n+      sc_w(dst, addr, new_val, release);\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"}]}