
*** Running vivado
    with args -log system_cnn_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_cnn_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_cnn_0_0.tcl -notrace
Command: synth_design -top system_cnn_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12864 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 462.336 ; gain = 108.371
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_cnn_0_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cnn' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_SLAVE' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/AXI_DMA_SLAVE.v:10]
	Parameter ap_ST_fsm_state1 bound to: 23'b00000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 23'b00000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 23'b00000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 23'b00000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 23'b00000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 23'b00000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 23'b00000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 23'b00000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 23'b00000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 23'b00000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 23'b00000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 23'b00000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 23'b00000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 23'b00000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 23'b00000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 23'b00000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 23'b00000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 23'b00000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 23'b00001000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 23'b00010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 23'b00100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 23'b01000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 23'b10000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/AXI_DMA_SLAVE.v:80]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_16s_8bkb' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_16s_8bkb.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_16s_8bkb_DSP48_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_16s_8bkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_16s_8bkb_DSP48_0' (1#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_16s_8bkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_16s_8bkb' (2#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_16s_8bkb.v:30]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_24s_8cud' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_24s_8cud.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_24s_8cud_DSP48_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_24s_8cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_24s_8cud_DSP48_1' (3#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_24s_8cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_24s_8cud' (4#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_24s_8cud.v:30]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_SLAVE' (5#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/AXI_DMA_SLAVE.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 34'b0000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 34'b0000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 34'b0000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 34'b0000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 34'b0000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 34'b0000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 34'b0000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 34'b0000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 34'b0000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 34'b0000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 34'b0000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 34'b0000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 34'b0000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 34'b0000000000000000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 34'b0000000000000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 34'b0000000000000000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 34'b0000000000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 34'b0000000000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 34'b0000000000000001000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 34'b0000000000000010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 34'b0000000000000100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 34'b0000000000001000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 34'b0000000000010000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 34'b0000000000100000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 34'b0000000001000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 34'b0000000010000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 34'b0000000100000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 34'b0000001000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 34'b0000010000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 34'b0000100000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 34'b0001000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 34'b0010000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 34'b0100000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 34'b1000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:91]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_dEe' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s_dEe.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_dEe_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s_dEe.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 28 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s_dEe.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_1_28_16_3_s_dEe_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s_dEe.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_dEe_ram' (6#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s_dEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_dEe' (7#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s_dEe.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_Ffa' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s_Ffa.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_Ffa_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s_Ffa.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 48 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s_Ffa.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_1_28_16_3_s_Ffa_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s_Ffa.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_Ffa_ram' (8#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s_Ffa.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_Ffa' (9#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s_Ffa.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_285_8_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mux_285_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 8 - type: integer 
	Parameter din25_WIDTH bound to: 8 - type: integer 
	Parameter din26_WIDTH bound to: 8 - type: integer 
	Parameter din27_WIDTH bound to: 8 - type: integer 
	Parameter din28_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_285_8_1_1' (10#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mux_285_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_32_8_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mux_32_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_32_8_1_1' (11#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mux_32_8_1_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:2558]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:2782]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s' (12#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 31'b0000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 31'b0000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 31'b0000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 31'b0000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 31'b0000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 31'b0000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 31'b0000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 31'b0000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 31'b0000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 31'b0000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 31'b0000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 31'b0000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 31'b0000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 31'b0000000000000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 31'b0000000000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 31'b0000000000000001000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 31'b0000000000000010000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 31'b0000000000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 31'b0000000000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 31'b0000000000010000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 31'b0000000000100000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 31'b0000000001000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage1 bound to: 31'b0000000010000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage2 bound to: 31'b0000000100000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage3 bound to: 31'b0000001000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage4 bound to: 31'b0000010000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage5 bound to: 31'b0000100000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage6 bound to: 31'b0001000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage7 bound to: 31'b0010000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage8 bound to: 31'b0100000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 31'b1000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:88]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sIfE' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_sIfE.v:61]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sIfE_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_sIfE.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_sIfE.v:25]
INFO: [Synth 8-3876] $readmem data file './Conv_16_26_32_3_sIfE_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_sIfE.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sIfE_ram' (13#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_sIfE.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sIfE' (14#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_sIfE.v:61]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sLf8' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_sLf8.v:61]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 416 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sLf8_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_sLf8.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 416 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_sLf8.v:25]
INFO: [Synth 8-3876] $readmem data file './Conv_16_26_32_3_sLf8_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_sLf8.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sLf8_ram' (15#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_sLf8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sLf8' (16#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_sLf8.v:61]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_5nbbk' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mac_muladd_5nbbk.v:48]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_5nbbk_DSP48_2' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mac_muladd_5nbbk.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_5nbbk_DSP48_2' (17#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mac_muladd_5nbbk.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_5nbbk' (18#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mac_muladd_5nbbk.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:4957]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:5379]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:5381]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:5399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:5401]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:5413]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:5415]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:5419]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:5423]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:5431]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:5435]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:5437]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:5449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:5553]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:5563]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:5567]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:5589]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:5597]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:5607]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:5619]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:5631]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:5643]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:5653]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:5659]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:5663]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:5665]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:5699]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:5709]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_s' (19#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_4_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 42'b000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 42'b000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 42'b000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 42'b000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 42'b000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 42'b000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 42'b000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 42'b000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 42'b000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 42'b000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 42'b000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 42'b000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 42'b000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 42'b000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 42'b000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 42'b000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 42'b000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 42'b000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 42'b000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 42'b000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 42'b000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 42'b000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 42'b000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 42'b000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 42'b000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 42'b000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 42'b000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 42'b000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 42'b000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 42'b000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 42'b000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 42'b000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 42'b000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 42'b000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 42'b000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 42'b000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 42'b000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 42'b000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 42'b000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 42'b001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 42'b010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 42'b100000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:99]
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_4_s_A_bck' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s_A_bck.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 768 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_4_s_A_bck_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s_A_bck.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 768 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s_A_bck.v:24]
INFO: [Synth 8-3876] $readmem data file './Pool_32_24_4_s_A_bck_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s_A_bck.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_4_s_A_bck_ram' (20#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s_A_bck.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_4_s_A_bck' (21#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s_A_bck.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_10ns_6nsbAo' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_10ns_6nsbAo.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_10ns_6nsbAo_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_10ns_6nsbAo.v:70]
	Parameter in0_WIDTH bound to: 10 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_10ns_6nsbAo_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_10ns_6nsbAo.v:10]
	Parameter in0_WIDTH bound to: 10 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 10 - type: integer 
	Parameter cal_WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[9].divisor_tmp_reg[10] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_10ns_6nsbAo.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_10ns_6nsbAo_div_u' (22#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_10ns_6nsbAo.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_10ns_6nsbAo_div' (23#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_10ns_6nsbAo.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_10ns_6nsbAo' (24#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_10ns_6nsbAo.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_6nsbBo' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_11ns_6nsbBo.v:158]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 15 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_6nsbBo_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_11ns_6nsbBo.v:85]
	Parameter in0_WIDTH bound to: 11 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_6nsbBo_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_11ns_6nsbBo.v:10]
	Parameter in0_WIDTH bound to: 11 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
	Parameter cal_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_6nsbBo_div_u' (25#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_11ns_6nsbBo.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_6nsbBo_div' (26#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_11ns_6nsbBo.v:85]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_6nsbBo' (27#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_11ns_6nsbBo.v:158]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_2432_8_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mux_2432_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_2432_8_1_1' (28#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mux_2432_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_13ns_6nsbCo' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_13ns_6nsbCo.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 17 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_13ns_6nsbCo_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_13ns_6nsbCo.v:70]
	Parameter in0_WIDTH bound to: 13 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_13ns_6nsbCo_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_13ns_6nsbCo.v:10]
	Parameter in0_WIDTH bound to: 13 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
	Parameter cal_WIDTH bound to: 13 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[12].divisor_tmp_reg[13] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_13ns_6nsbCo.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_13ns_6nsbCo_div_u' (29#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_13ns_6nsbCo.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_13ns_6nsbCo_div' (30#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_13ns_6nsbCo.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_13ns_6nsbCo' (31#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_13ns_6nsbCo.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_10ns_bDo' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_10ns_bDo.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_10ns_bDo_DSP48_3' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_10ns_bDo.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_10ns_bDo_DSP48_3' (32#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_10ns_bDo.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_10ns_bDo' (33#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_10ns_bDo.v:30]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_11ns_bEo' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_11ns_bEo.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_11ns_bEo_DSP48_4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_11ns_bEo.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_11ns_bEo_DSP48_4' (34#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_11ns_bEo.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_11ns_bEo' (35#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_11ns_bEo.v:30]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_15ns_bFp' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_15ns_bFp.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_15ns_bFp_DSP48_5' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_15ns_bFp.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_15ns_bFp_DSP48_5' (36#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_15ns_bFp.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_15ns_bFp' (37#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_15ns_bFp.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:3640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:3644]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:3650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:3652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:3694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:3696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:3708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:3712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:3714]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:3720]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:3802]
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_4_s' (38#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_1152_128_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 22'b0000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 22'b0000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 22'b0000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 22'b0000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 22'b0000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 22'b0000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 22'b0000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 22'b0000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 22'b0000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 22'b0000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 22'b0000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 22'b0000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 22'b0000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 22'b0000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 22'b0000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 22'b0000001000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 22'b0000010000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 22'b0000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 22'b0001000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 22'b0010000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 22'b0100000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 22'b1000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_1152_128_s.v:79]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_A_VbGp' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_1152_128_s_A_VbGp.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_A_VbGp_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_1152_128_s_A_VbGp.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_1152_128_s_A_VbGp.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1152_128_s_A_VbGp_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_1152_128_s_A_VbGp.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_A_VbGp_ram' (39#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_1152_128_s_A_VbGp.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_A_VbGp' (40#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_1152_128_s_A_VbGp.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_B_VcQA' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_1152_128_s_B_VcQA.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 2048 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_B_VcQA_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_1152_128_s_B_VcQA.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 2048 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_1152_128_s_B_VcQA.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1152_128_s_B_VcQA_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_1152_128_s_B_VcQA.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_B_VcQA_ram' (41#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_1152_128_s_B_VcQA.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_B_VcQA' (42#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_1152_128_s_B_VcQA.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_7232_8_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mux_7232_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 8 - type: integer 
	Parameter din25_WIDTH bound to: 8 - type: integer 
	Parameter din26_WIDTH bound to: 8 - type: integer 
	Parameter din27_WIDTH bound to: 8 - type: integer 
	Parameter din28_WIDTH bound to: 8 - type: integer 
	Parameter din29_WIDTH bound to: 8 - type: integer 
	Parameter din30_WIDTH bound to: 8 - type: integer 
	Parameter din31_WIDTH bound to: 8 - type: integer 
	Parameter din32_WIDTH bound to: 8 - type: integer 
	Parameter din33_WIDTH bound to: 8 - type: integer 
	Parameter din34_WIDTH bound to: 8 - type: integer 
	Parameter din35_WIDTH bound to: 8 - type: integer 
	Parameter din36_WIDTH bound to: 8 - type: integer 
	Parameter din37_WIDTH bound to: 8 - type: integer 
	Parameter din38_WIDTH bound to: 8 - type: integer 
	Parameter din39_WIDTH bound to: 8 - type: integer 
	Parameter din40_WIDTH bound to: 8 - type: integer 
	Parameter din41_WIDTH bound to: 8 - type: integer 
	Parameter din42_WIDTH bound to: 8 - type: integer 
	Parameter din43_WIDTH bound to: 8 - type: integer 
	Parameter din44_WIDTH bound to: 8 - type: integer 
	Parameter din45_WIDTH bound to: 8 - type: integer 
	Parameter din46_WIDTH bound to: 8 - type: integer 
	Parameter din47_WIDTH bound to: 8 - type: integer 
	Parameter din48_WIDTH bound to: 8 - type: integer 
	Parameter din49_WIDTH bound to: 8 - type: integer 
	Parameter din50_WIDTH bound to: 8 - type: integer 
	Parameter din51_WIDTH bound to: 8 - type: integer 
	Parameter din52_WIDTH bound to: 8 - type: integer 
	Parameter din53_WIDTH bound to: 8 - type: integer 
	Parameter din54_WIDTH bound to: 8 - type: integer 
	Parameter din55_WIDTH bound to: 8 - type: integer 
	Parameter din56_WIDTH bound to: 8 - type: integer 
	Parameter din57_WIDTH bound to: 8 - type: integer 
	Parameter din58_WIDTH bound to: 8 - type: integer 
	Parameter din59_WIDTH bound to: 8 - type: integer 
	Parameter din60_WIDTH bound to: 8 - type: integer 
	Parameter din61_WIDTH bound to: 8 - type: integer 
	Parameter din62_WIDTH bound to: 8 - type: integer 
	Parameter din63_WIDTH bound to: 8 - type: integer 
	Parameter din64_WIDTH bound to: 8 - type: integer 
	Parameter din65_WIDTH bound to: 8 - type: integer 
	Parameter din66_WIDTH bound to: 8 - type: integer 
	Parameter din67_WIDTH bound to: 8 - type: integer 
	Parameter din68_WIDTH bound to: 8 - type: integer 
	Parameter din69_WIDTH bound to: 8 - type: integer 
	Parameter din70_WIDTH bound to: 8 - type: integer 
	Parameter din71_WIDTH bound to: 8 - type: integer 
	Parameter din72_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_7232_8_1_1' (43#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mux_7232_8_1_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_1152_128_s.v:8942]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_1152_128_s.v:9144]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_1152_128_s.v:9150]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_1152_128_s.v:9160]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_1152_128_s.v:9182]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_1152_128_s.v:9186]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_1152_128_s.v:9198]
WARNING: [Synth 8-6014] Unused sequential element guard_variable_for_v_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_1152_128_s.v:4475]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s' (44#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_1152_128_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_128_10_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 22'b0000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 22'b0000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 22'b0000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 22'b0000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 22'b0000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 22'b0000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 22'b0000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 22'b0000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 22'b0000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 22'b0000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 22'b0000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 22'b0000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 22'b0000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 22'b0000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 22'b0000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 22'b0000001000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 22'b0000010000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 22'b0000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 22'b0001000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 22'b0010000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 22'b0100000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 22'b1000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_128_10_s.v:79]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_V_3_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_128_10_s_B_V_3_0.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 160 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_V_3_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_128_10_s_B_V_3_0.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 160 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_128_10_s_B_V_3_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_B_V_3_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_128_10_s_B_V_3_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_V_3_0_ram' (45#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_128_10_s_B_V_3_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_V_3_0' (46#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_128_10_s_B_V_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_832_8_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mux_832_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_832_8_1_1' (47#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mux_832_8_1_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_128_10_s.v:2021]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_128_10_s.v:2221]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_128_10_s.v:2227]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_128_10_s.v:2237]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_128_10_s.v:2257]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_128_10_s.v:2263]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_128_10_s.v:2273]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s' (48#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_128_10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_MASTER' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/AXI_DMA_MASTER.v:10]
	Parameter ap_ST_fsm_state1 bound to: 25'b0000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 25'b0000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 25'b0000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 25'b0000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 25'b0000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 25'b0000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 25'b0000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 25'b0000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 25'b0000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 25'b0000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 25'b0000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 25'b0000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 25'b0000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 25'b0000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 25'b0000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 25'b0000000001000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 25'b0000000010000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 25'b0000000100000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 25'b0000001000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 25'b0000010000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 25'b0000100000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 25'b0001000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 25'b0010000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 25'b0100000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 25'b1000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/AXI_DMA_MASTER.v:74]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/AXI_DMA_MASTER.v:160]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/AXI_DMA_MASTER.v:176]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_MASTER' (49#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/AXI_DMA_MASTER.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d1000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/fifo_w8_d1000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d1000_A' (50#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/fifo_w8_d1000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d15000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/fifo_w8_d15000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
	Parameter DEPTH bound to: 15000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d15000_A' (51#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/fifo_w8_d15000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d20000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/fifo_w8_d20000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DEPTH bound to: 20000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d20000_A' (52#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/fifo_w8_d20000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/fifo_w8_d2000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 2000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2000_A' (53#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/fifo_w8_d2000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d500_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/fifo_w8_d500_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d500_A' (54#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/fifo_w8_d500_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_d0M' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/start_for_Conv_1_d0M.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_d0M_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/start_for_Conv_1_d0M.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_d0M_shiftReg' (55#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/start_for_Conv_1_d0M.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_d0M' (56#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/start_for_Conv_1_d0M.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16d1M' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/start_for_Conv_16d1M.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16d1M_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/start_for_Conv_16d1M.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16d1M_shiftReg' (57#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/start_for_Conv_16d1M.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16d1M' (58#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/start_for_Conv_16d1M.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_32d2M' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/start_for_Pool_32d2M.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_32d2M_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/start_for_Pool_32d2M.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_32d2M_shiftReg' (59#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/start_for_Pool_32d2M.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_32d2M' (60#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/start_for_Pool_32d2M.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_1152d3M' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/start_for_FC_1152d3M.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_1152d3M_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/start_for_FC_1152d3M.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_1152d3M_shiftReg' (61#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/start_for_FC_1152d3M.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_1152d3M' (62#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/start_for_FC_1152d3M.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_128_d4N' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/start_for_FC_128_d4N.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_128_d4N_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/start_for_FC_128_d4N.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_128_d4N_shiftReg' (63#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/start_for_FC_128_d4N.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_128_d4N' (64#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/start_for_FC_128_d4N.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMAd5N' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/start_for_AXI_DMAd5N.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMAd5N_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/start_for_AXI_DMAd5N.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMAd5N_shiftReg' (65#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/start_for_AXI_DMAd5N.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMAd5N' (66#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/start_for_AXI_DMAd5N.v:45]
INFO: [Synth 8-6155] done synthesizing module 'cnn' (67#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_cnn_0_0' (68#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
WARNING: [Synth 8-3331] design cnn_mul_mul_24s_8cud_DSP48_1 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_mul_mul_16s_8bkb_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[31]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[30]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[29]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[28]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[27]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[26]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[25]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[24]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[23]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[22]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[21]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[20]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[19]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[18]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[17]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[16]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[15]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[14]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[13]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[12]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[11]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[10]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[9]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[8]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[7]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[6]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[5]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[4]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[3]
WARNING: [Synth 8-3331] design FC_128_10_s_B_V_3_0 has unconnected port reset
WARNING: [Synth 8-3331] design FC_1152_128_s_A_VbGp has unconnected port reset
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[31]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[30]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[29]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[28]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[27]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[26]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[25]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[24]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[23]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[22]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[21]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[20]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[19]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[18]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[17]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[16]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[15]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[14]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[13]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[12]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[11]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[10]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[9]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[8]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[7]
WARNING: [Synth 8-3331] design FC_1152_128_s_B_VcQA has unconnected port reset
WARNING: [Synth 8-3331] design cnn_mul_mul_15ns_bFp_DSP48_5 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_mul_mul_11ns_bEo_DSP48_4 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_mul_mul_10ns_bDo_DSP48_3 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[31]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[30]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[29]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[28]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[27]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[26]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[25]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[24]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[23]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[22]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[21]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[20]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[19]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[18]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[17]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[16]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[15]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[14]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[13]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[12]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[11]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[10]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[9]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[8]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[7]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[6]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[5]
WARNING: [Synth 8-3331] design cnn_urem_13ns_6nsbCo_div_u has unconnected port reset
WARNING: [Synth 8-3331] design cnn_urem_10ns_6nsbAo_div_u has unconnected port reset
WARNING: [Synth 8-3331] design Pool_32_24_4_s_A_bck has unconnected port reset
WARNING: [Synth 8-3331] design cnn_mac_muladd_5nbbk_DSP48_2 has unconnected port rst
WARNING: [Synth 8-3331] design Conv_16_26_32_3_sLf8 has unconnected port reset
WARNING: [Synth 8-3331] design Conv_16_26_32_3_sIfE has unconnected port reset
WARNING: [Synth 8-3331] design Conv_1_28_16_3_s_Ffa has unconnected port reset
WARNING: [Synth 8-3331] design Conv_1_28_16_3_s_dEe has unconnected port reset
WARNING: [Synth 8-3331] design AXI_DMA_SLAVE has unconnected port stream_in_TLAST
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 603.387 ; gain = 249.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 603.387 ; gain = 249.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 603.387 ; gain = 249.422
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 998.789 ; gain = 6.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 998.789 ; gain = 644.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 998.789 ; gain = 644.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 998.789 ; gain = 644.824
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_16s_8bkb.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_16s_8bkb.v:20]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_24s_8cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_24s_8cud.v:20]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_104_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_data_V_3_reg_227_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/AXI_DMA_SLAVE.v:486]
WARNING: [Synth 8-6014] Unused sequential element tmp_data_V_5_reg_239_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/AXI_DMA_SLAVE.v:498]
INFO: [Synth 8-4471] merging register 'A_V_10_addr_1_reg_1965_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:654]
INFO: [Synth 8-4471] merging register 'A_V_11_addr_1_reg_1970_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:670]
INFO: [Synth 8-4471] merging register 'A_V_12_addr_1_reg_1975_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:686]
INFO: [Synth 8-4471] merging register 'A_V_13_addr_1_reg_1980_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:702]
INFO: [Synth 8-4471] merging register 'A_V_14_addr_1_reg_1985_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:718]
INFO: [Synth 8-4471] merging register 'A_V_15_addr_1_reg_1990_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:734]
INFO: [Synth 8-4471] merging register 'A_V_16_addr_1_reg_1995_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:750]
INFO: [Synth 8-4471] merging register 'A_V_17_addr_1_reg_2000_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:766]
INFO: [Synth 8-4471] merging register 'A_V_186_addr_1_reg_2010_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:510]
INFO: [Synth 8-4471] merging register 'A_V_18_addr_1_reg_2005_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:782]
INFO: [Synth 8-4471] merging register 'A_V_19_addr_1_reg_2015_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:798]
INFO: [Synth 8-4471] merging register 'A_V_20_addr_1_reg_2020_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:814]
INFO: [Synth 8-4471] merging register 'A_V_21_addr_1_reg_2025_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:830]
INFO: [Synth 8-4471] merging register 'A_V_22_addr_1_reg_2030_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:846]
INFO: [Synth 8-4471] merging register 'A_V_23_addr_1_reg_2035_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:862]
INFO: [Synth 8-4471] merging register 'A_V_24_addr_1_reg_2040_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:878]
INFO: [Synth 8-4471] merging register 'A_V_25_addr_1_reg_2045_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:894]
INFO: [Synth 8-4471] merging register 'A_V_26_addr_1_reg_2050_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:910]
INFO: [Synth 8-4471] merging register 'A_V_27_addr_1_reg_2055_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:926]
INFO: [Synth 8-4471] merging register 'A_V_287_addr_1_reg_2060_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:526]
INFO: [Synth 8-4471] merging register 'A_V_388_addr_1_reg_2065_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:542]
INFO: [Synth 8-4471] merging register 'A_V_489_addr_1_reg_2070_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:558]
INFO: [Synth 8-4471] merging register 'A_V_5_addr_1_reg_2075_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:574]
INFO: [Synth 8-4471] merging register 'A_V_6_addr_1_reg_2080_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:590]
INFO: [Synth 8-4471] merging register 'A_V_7_addr_1_reg_2085_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:606]
INFO: [Synth 8-4471] merging register 'A_V_8_addr_1_reg_2090_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:622]
INFO: [Synth 8-4471] merging register 'A_V_9_addr_1_reg_2095_reg[4:0]' into 'A_V_0_addr_1_reg_1960_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:638]
INFO: [Synth 8-4471] merging register 'B_V_190_addr_1_reg_2105_reg[5:0]' into 'B_V_0_addr_1_reg_2100_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:958]
INFO: [Synth 8-4471] merging register 'B_V_291_addr_1_reg_2110_reg[5:0]' into 'B_V_0_addr_1_reg_2100_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:974]
INFO: [Synth 8-4471] merging register 'A_V_10_addr_reg_1780_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:657]
INFO: [Synth 8-4471] merging register 'A_V_11_addr_reg_1785_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:673]
INFO: [Synth 8-4471] merging register 'A_V_12_addr_reg_1790_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:689]
INFO: [Synth 8-4471] merging register 'A_V_13_addr_reg_1795_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:705]
INFO: [Synth 8-4471] merging register 'A_V_14_addr_reg_1800_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:721]
INFO: [Synth 8-4471] merging register 'A_V_15_addr_reg_1805_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:737]
INFO: [Synth 8-4471] merging register 'A_V_16_addr_reg_1810_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:753]
INFO: [Synth 8-4471] merging register 'A_V_17_addr_reg_1815_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:769]
INFO: [Synth 8-4471] merging register 'A_V_186_addr_reg_1825_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:513]
INFO: [Synth 8-4471] merging register 'A_V_18_addr_reg_1820_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:785]
INFO: [Synth 8-4471] merging register 'A_V_19_addr_reg_1830_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:801]
INFO: [Synth 8-4471] merging register 'A_V_20_addr_reg_1835_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:817]
INFO: [Synth 8-4471] merging register 'A_V_21_addr_reg_1840_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:833]
INFO: [Synth 8-4471] merging register 'A_V_22_addr_reg_1845_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:849]
INFO: [Synth 8-4471] merging register 'A_V_23_addr_reg_1850_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:865]
INFO: [Synth 8-4471] merging register 'A_V_24_addr_reg_1855_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:881]
INFO: [Synth 8-4471] merging register 'A_V_25_addr_reg_1860_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:897]
INFO: [Synth 8-4471] merging register 'A_V_26_addr_reg_1865_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:913]
INFO: [Synth 8-4471] merging register 'A_V_27_addr_reg_1870_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:929]
INFO: [Synth 8-4471] merging register 'A_V_287_addr_reg_1875_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:529]
INFO: [Synth 8-4471] merging register 'A_V_388_addr_reg_1880_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:545]
INFO: [Synth 8-4471] merging register 'A_V_489_addr_reg_1885_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:561]
INFO: [Synth 8-4471] merging register 'A_V_5_addr_reg_1890_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:577]
INFO: [Synth 8-4471] merging register 'A_V_6_addr_reg_1895_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:593]
INFO: [Synth 8-4471] merging register 'A_V_7_addr_reg_1900_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:609]
INFO: [Synth 8-4471] merging register 'A_V_8_addr_reg_1905_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:625]
INFO: [Synth 8-4471] merging register 'A_V_9_addr_reg_1910_reg[4:0]' into 'A_V_0_addr_reg_1775_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:641]
INFO: [Synth 8-4471] merging register 'B_V_190_addr_reg_2338_reg[5:0]' into 'B_V_0_addr_reg_2333_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:961]
INFO: [Synth 8-4471] merging register 'B_V_291_addr_reg_2343_reg[5:0]' into 'B_V_0_addr_reg_2333_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:977]
WARNING: [Synth 8-6014] Unused sequential element A_V_10_addr_1_reg_1965_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:654]
WARNING: [Synth 8-6014] Unused sequential element A_V_11_addr_1_reg_1970_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:670]
WARNING: [Synth 8-6014] Unused sequential element A_V_12_addr_1_reg_1975_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:686]
WARNING: [Synth 8-6014] Unused sequential element A_V_13_addr_1_reg_1980_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:702]
WARNING: [Synth 8-6014] Unused sequential element A_V_14_addr_1_reg_1985_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:718]
WARNING: [Synth 8-6014] Unused sequential element A_V_15_addr_1_reg_1990_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:734]
WARNING: [Synth 8-6014] Unused sequential element A_V_16_addr_1_reg_1995_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:750]
WARNING: [Synth 8-6014] Unused sequential element A_V_17_addr_1_reg_2000_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:766]
WARNING: [Synth 8-6014] Unused sequential element A_V_186_addr_1_reg_2010_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:510]
WARNING: [Synth 8-6014] Unused sequential element A_V_18_addr_1_reg_2005_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:782]
WARNING: [Synth 8-6014] Unused sequential element A_V_19_addr_1_reg_2015_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:798]
WARNING: [Synth 8-6014] Unused sequential element A_V_20_addr_1_reg_2020_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:814]
WARNING: [Synth 8-6014] Unused sequential element A_V_21_addr_1_reg_2025_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:830]
WARNING: [Synth 8-6014] Unused sequential element A_V_22_addr_1_reg_2030_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:846]
WARNING: [Synth 8-6014] Unused sequential element A_V_23_addr_1_reg_2035_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:862]
WARNING: [Synth 8-6014] Unused sequential element A_V_24_addr_1_reg_2040_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:878]
WARNING: [Synth 8-6014] Unused sequential element A_V_25_addr_1_reg_2045_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:894]
WARNING: [Synth 8-6014] Unused sequential element A_V_26_addr_1_reg_2050_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:910]
WARNING: [Synth 8-6014] Unused sequential element A_V_27_addr_1_reg_2055_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:926]
WARNING: [Synth 8-6014] Unused sequential element A_V_287_addr_1_reg_2060_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:526]
WARNING: [Synth 8-6014] Unused sequential element A_V_388_addr_1_reg_2065_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:542]
WARNING: [Synth 8-6014] Unused sequential element A_V_489_addr_1_reg_2070_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:558]
WARNING: [Synth 8-6014] Unused sequential element A_V_5_addr_1_reg_2075_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:574]
WARNING: [Synth 8-6014] Unused sequential element A_V_6_addr_1_reg_2080_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:590]
WARNING: [Synth 8-6014] Unused sequential element A_V_7_addr_1_reg_2085_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:606]
WARNING: [Synth 8-6014] Unused sequential element A_V_8_addr_1_reg_2090_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:622]
WARNING: [Synth 8-6014] Unused sequential element A_V_9_addr_1_reg_2095_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:638]
WARNING: [Synth 8-6014] Unused sequential element B_V_190_addr_1_reg_2105_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:958]
WARNING: [Synth 8-6014] Unused sequential element B_V_291_addr_1_reg_2110_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:974]
WARNING: [Synth 8-6014] Unused sequential element A_V_10_addr_reg_1780_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:657]
WARNING: [Synth 8-6014] Unused sequential element A_V_11_addr_reg_1785_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:673]
WARNING: [Synth 8-6014] Unused sequential element A_V_12_addr_reg_1790_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:689]
WARNING: [Synth 8-6014] Unused sequential element A_V_13_addr_reg_1795_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:705]
WARNING: [Synth 8-6014] Unused sequential element A_V_14_addr_reg_1800_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:721]
WARNING: [Synth 8-6014] Unused sequential element A_V_15_addr_reg_1805_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:737]
WARNING: [Synth 8-6014] Unused sequential element A_V_16_addr_reg_1810_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:753]
WARNING: [Synth 8-6014] Unused sequential element A_V_17_addr_reg_1815_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:769]
WARNING: [Synth 8-6014] Unused sequential element A_V_186_addr_reg_1825_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:513]
WARNING: [Synth 8-6014] Unused sequential element A_V_18_addr_reg_1820_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:785]
WARNING: [Synth 8-6014] Unused sequential element A_V_19_addr_reg_1830_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:801]
WARNING: [Synth 8-6014] Unused sequential element A_V_20_addr_reg_1835_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:817]
WARNING: [Synth 8-6014] Unused sequential element A_V_21_addr_reg_1840_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:833]
WARNING: [Synth 8-6014] Unused sequential element A_V_22_addr_reg_1845_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:849]
WARNING: [Synth 8-6014] Unused sequential element A_V_23_addr_reg_1850_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:865]
WARNING: [Synth 8-6014] Unused sequential element A_V_24_addr_reg_1855_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:881]
WARNING: [Synth 8-6014] Unused sequential element A_V_25_addr_reg_1860_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:897]
WARNING: [Synth 8-6014] Unused sequential element A_V_26_addr_reg_1865_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:913]
WARNING: [Synth 8-6014] Unused sequential element A_V_27_addr_reg_1870_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:929]
WARNING: [Synth 8-6014] Unused sequential element A_V_287_addr_reg_1875_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:529]
WARNING: [Synth 8-6014] Unused sequential element A_V_388_addr_reg_1880_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:545]
WARNING: [Synth 8-6014] Unused sequential element A_V_489_addr_reg_1885_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:561]
WARNING: [Synth 8-6014] Unused sequential element A_V_5_addr_reg_1890_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:577]
WARNING: [Synth 8-6014] Unused sequential element A_V_6_addr_reg_1895_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:593]
WARNING: [Synth 8-6014] Unused sequential element A_V_7_addr_reg_1900_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:609]
WARNING: [Synth 8-6014] Unused sequential element A_V_8_addr_reg_1905_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:625]
WARNING: [Synth 8-6014] Unused sequential element A_V_9_addr_reg_1910_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:641]
WARNING: [Synth 8-6014] Unused sequential element B_V_190_addr_reg_2338_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:961]
WARNING: [Synth 8-6014] Unused sequential element B_V_291_addr_reg_2343_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:977]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:2782]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_124_reg_2318_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:1459]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_130_reg_1942_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:1471]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond5_fu_1285_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_fu_1355_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_1175_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_49_fu_1181_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1241_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_1297_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_1303_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond7_fu_1456_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_1596_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_30_reg_2283_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:1477]
WARNING: [Synth 8-6014] Unused sequential element tmp_31_reg_2288_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:1478]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_90_reg_1697_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:1502]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_94_reg_1702_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_1_28_16_3_s.v:1508]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mac_muladd_5nbbk.v:33]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mac_muladd_5nbbk.v:32]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mac_muladd_5nbbk.v:32]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_0_1_phi_reg_1744_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_1691_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2430]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_0_2_phi_reg_1798_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_1691_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2431]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_1_0_phi_reg_2011_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_1691_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2432]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_1_1_phi_reg_2064_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_1691_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2433]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_1_2_phi_reg_2117_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_1691_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2434]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_2_0_phi_reg_1852_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_1691_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2435]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_2_1_phi_reg_1905_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_1691_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2436]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_2_2_phi_reg_1958_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_1691_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2437]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_1_load_0_1_phi_reg_1744_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_1_load_0_0_phi_reg_1691_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2444]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_1_load_0_2_phi_reg_1798_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_1_load_0_0_phi_reg_1691_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2445]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_1_load_1_0_phi_reg_2011_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_1_load_0_0_phi_reg_1691_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2446]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_1_load_1_1_phi_reg_2064_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_1_load_0_0_phi_reg_1691_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2447]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_1_load_1_2_phi_reg_2117_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_1_load_0_0_phi_reg_1691_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2448]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_1_load_2_0_phi_reg_1852_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_1_load_0_0_phi_reg_1691_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2449]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_1_load_2_1_phi_reg_1905_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_1_load_0_0_phi_reg_1691_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2450]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_1_load_2_2_phi_reg_1958_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_1_load_0_0_phi_reg_1691_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2451]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_1_load_0_1_phi_reg_1744_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2430]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_1_load_0_2_phi_reg_1798_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2431]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_1_load_1_0_phi_reg_2011_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2432]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_1_load_1_1_phi_reg_2064_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2433]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_1_load_1_2_phi_reg_2117_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2434]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_1_load_2_0_phi_reg_1852_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2435]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_1_load_2_1_phi_reg_1905_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2436]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_1_load_2_2_phi_reg_1958_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2437]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_1_load_0_1_phi_reg_1744_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2444]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_1_load_0_2_phi_reg_1798_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2445]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_1_load_1_0_phi_reg_2011_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2446]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_1_load_1_1_phi_reg_2064_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2447]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_1_load_1_2_phi_reg_2117_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2448]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_1_load_2_0_phi_reg_1852_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2449]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_1_load_2_1_phi_reg_1905_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2450]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_1_load_2_2_phi_reg_1958_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2451]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_14_2_2_reg_4914_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2644]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_14_1_2_reg_4994_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2626]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_14_0_2_reg_4949_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2624]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_14_2_1_reg_4899_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2643]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_14_1_1_reg_4979_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2625]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_14_0_1_reg_4934_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2623]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_1_reg_4869_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2646]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_14_1_reg_4964_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2627]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_14_2_reg_4884_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2645]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_69_reg_4230_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:3100]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_71_cast_reg_5149_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:3082]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_61_reg_5144_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:3075]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_68_cast_reg_5166_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:3094]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_75_cast_reg_5160_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:3112]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_62_reg_5155_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:3081]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_57_reg_5137_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:3069]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_104_reg_4779_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:3033]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_103_reg_4629_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2578]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_106_reg_4635_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2579]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_99_reg_4364_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:3138]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_85_reg_4352_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:3136]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_2754_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_38_fu_2760_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_2821_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_2970_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_3976_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_2833_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_2982_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_3014_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_3002_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_2878_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_3283_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_3994_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_85_reg_4352_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:3136]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_1_load_0_0_phi_reg_1691_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:1727]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_1_load_0_1_phi_reg_1744_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:1783]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_1_load_0_2_phi_reg_1798_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:1839]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_1_load_1_0_phi_reg_2011_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:1894]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_1_load_1_1_phi_reg_2064_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:1948]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_1_load_1_2_phi_reg_2117_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2002]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_1_load_2_0_phi_reg_1852_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2057]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_1_load_2_1_phi_reg_1905_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2113]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_1_load_2_2_phi_reg_1958_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2169]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "tmp_s_fu_2754_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_38_fu_2760_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_2821_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_2970_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_3976_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_2833_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_2982_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_3014_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_3002_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_2878_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_3283_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_3994_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_97_reg_4359" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_10ns_6nsbAo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_10ns_6nsbAo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_10ns_6nsbAo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_10ns_6nsbAo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_10ns_6nsbAo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_10ns_6nsbAo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_10ns_6nsbAo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_10ns_6nsbAo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_10ns_6nsbAo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '13' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_13ns_6nsbCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].dividend_tmp_reg[13]' and it is trimmed from '13' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_13ns_6nsbCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_13ns_6nsbCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_13ns_6nsbCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_13ns_6nsbCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_13ns_6nsbCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_13ns_6nsbCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_13ns_6nsbCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_13ns_6nsbCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_13ns_6nsbCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_13ns_6nsbCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_13ns_6nsbCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_13ns_6nsbCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_urem_13ns_6nsbCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_26_reg_2505_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:2162]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex3_reg_2500_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:2066]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_25_reg_2340_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:2156]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex2_mid2_v_reg_2330_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:2060]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_9_reg_2253_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:2180]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_24_reg_2335_reg' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:2155]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1398_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_1565_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1862_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1416_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1661_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_1583_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1336_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_1152_128_s.v:9198]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_32_mid2_v_reg_6865_pp3_iter1_reg_reg' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_1152_128_s.v:4467]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_30_fu_4445_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_31_fu_4451_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_4511_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_4612_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_5089_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_5107_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_4630_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_4829_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_128_10_s.v:2273]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_717_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_16_fu_723_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_783_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_820_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1041_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1059_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_838_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_909_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_116_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/fifo_w8_d1000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/fifo_w8_d15000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/fifo_w8_d20000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/fifo_w8_d2000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/fifo_w8_d500_A.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5583] The signal ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:01:03 . Memory (MB): peak = 998.789 ; gain = 644.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 3     
	   3 Input     14 Bit       Adders := 13    
	   2 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 15    
	   3 Input     11 Bit       Adders := 17    
	   2 Input     10 Bit       Adders := 11    
	   4 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 7     
	   2 Input      8 Bit       Adders := 13    
	   2 Input      7 Bit       Adders := 5     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 20    
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               42 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 11    
	               28 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 10    
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 10    
	               13 Bit    Registers := 17    
	               12 Bit    Registers := 14    
	               11 Bit    Registers := 34    
	               10 Bit    Registers := 61    
	                9 Bit    Registers := 14    
	                8 Bit    Registers := 701   
	                7 Bit    Registers := 19    
	                6 Bit    Registers := 56    
	                5 Bit    Registers := 50    
	                4 Bit    Registers := 22    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 304   
+---RAMs : 
	             156K Bit         RAMs := 1     
	             117K Bit         RAMs := 1     
	              16K Bit         RAMs := 72    
	              15K Bit         RAMs := 1     
	              12K Bit         RAMs := 3     
	               7K Bit         RAMs := 2     
	               6K Bit         RAMs := 24    
	               3K Bit         RAMs := 1     
	               1K Bit         RAMs := 8     
	              384 Bit         RAMs := 3     
+---Muxes : 
	   3 Input     42 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	  43 Input     42 Bit        Muxes := 1     
	   3 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   3 Input     31 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 2     
	   3 Input     25 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 1     
	  26 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	  24 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 2     
	   3 Input     22 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 3     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 2     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 4     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 7     
	   3 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   3 Input     15 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 5     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 12    
	   2 Input     11 Bit        Muxes := 21    
	   2 Input     10 Bit        Muxes := 11    
	   2 Input      9 Bit        Muxes := 65    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 304   
	   2 Input      7 Bit        Muxes := 11    
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      5 Bit        Muxes := 22    
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 15    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 194   
	  25 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cnn_mul_mul_16s_8bkb_DSP48_0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mul_mul_24s_8cud_DSP48_1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AXI_DMA_SLAVE 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               30 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   3 Input     23 Bit        Muxes := 1     
	  24 Input     23 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module Conv_1_28_16_3_s_dEe_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_Ffa_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module cnn_mux_285_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 27    
Module cnn_mux_32_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Conv_1_28_16_3_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 39    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 13    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module Conv_16_26_32_3_sIfE_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module Conv_16_26_32_3_sLf8_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module cnn_mac_muladd_5nbbk_DSP48_2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module Conv_16_26_32_3_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 6     
	   3 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 8     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 9     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 9     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 125   
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 31    
	                1 Bit    Registers := 56    
+---Muxes : 
	   3 Input     31 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 11    
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 50    
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
	  25 Input      1 Bit        Muxes := 1     
Module Pool_32_24_4_s_A_bck_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module cnn_urem_10ns_6nsbAo_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 10    
+---Registers : 
	               10 Bit    Registers := 13    
	                9 Bit    Registers := 9     
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
Module cnn_urem_10ns_6nsbAo_div 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_urem_11ns_6nsbBo_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
Module cnn_urem_11ns_6nsbBo_div 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module cnn_mux_2432_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_urem_13ns_6nsbCo_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 13    
+---Registers : 
	               13 Bit    Registers := 14    
	               12 Bit    Registers := 12    
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 13    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 12    
	   2 Input     11 Bit        Muxes := 1     
Module cnn_urem_13ns_6nsbCo_div 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
Module cnn_mul_mul_10ns_bDo_DSP48_3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module cnn_mul_mul_11ns_bEo_DSP48_4 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_15ns_bFp_DSP48_5 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module Pool_32_24_4_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 3     
	   4 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               42 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 37    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 31    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 19    
	                5 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 84    
+---Muxes : 
	   3 Input     42 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	  43 Input     42 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
Module FC_1152_128_s_A_VbGp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VcQA_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_mux_7232_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 71    
Module FC_1152_128_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 155   
	                7 Bit    Registers := 10    
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 39    
+---Muxes : 
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
Module FC_128_10_s_B_V_3_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module cnn_mux_832_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
Module FC_128_10_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 28    
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 17    
	                1 Bit    Registers := 39    
+---Muxes : 
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
Module AXI_DMA_MASTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   3 Input     25 Bit        Muxes := 1     
	  26 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module fifo_w8_d1000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d15000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	             117K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d20000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	             156K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d2000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	              15K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d500_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_Conv_1_d0M_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_1_d0M 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Conv_16d1M_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_16d1M 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Pool_32d2M_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Pool_32d2M 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_FC_1152d3M_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_FC_1152d3M 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_FC_128_d4N_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_FC_128_d4N 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_AXI_DMAd5N_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_AXI_DMAd5N 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "exitcond_fu_1596_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond7_fu_1456_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_1355_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond6_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_1303_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_1297_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1241_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_1285_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_1175_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_49_fu_1181_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_28_reg_2495_pp2_iter20_reg_reg' and it is trimmed from '10' to '5' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:2018]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_28_reg_2495_pp2_iter19_reg_reg' and it is trimmed from '10' to '5' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:2017]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_28_reg_2495_pp2_iter18_reg_reg' and it is trimmed from '10' to '5' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:2016]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_28_reg_2495_pp2_iter17_reg_reg' and it is trimmed from '10' to '5' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:2015]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_28_reg_2495_pp2_iter16_reg_reg' and it is trimmed from '10' to '5' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:2014]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_28_reg_2495_pp2_iter15_reg_reg' and it is trimmed from '10' to '5' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:2013]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_28_reg_2495_pp2_iter14_reg_reg' and it is trimmed from '10' to '5' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:2012]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_28_reg_2495_pp2_iter13_reg_reg' and it is trimmed from '10' to '5' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:2011]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_28_reg_2495_pp2_iter12_reg_reg' and it is trimmed from '10' to '5' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:2010]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_28_reg_2495_pp2_iter11_reg_reg' and it is trimmed from '10' to '5' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:2009]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_28_reg_2495_pp2_iter10_reg_reg' and it is trimmed from '10' to '5' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:2008]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_28_reg_2495_pp2_iter9_reg_reg' and it is trimmed from '10' to '5' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:2008]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_28_reg_2495_pp2_iter8_reg_reg' and it is trimmed from '10' to '5' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:2022]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_28_reg_2495_pp2_iter7_reg_reg' and it is trimmed from '10' to '5' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:2021]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_28_reg_2495_pp2_iter6_reg_reg' and it is trimmed from '10' to '5' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:2020]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_28_reg_2495_pp2_iter5_reg_reg' and it is trimmed from '10' to '5' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:2019]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_28_reg_2495_reg' and it is trimmed from '10' to '5' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:2168]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_21_reg_2325_reg' and it is trimmed from '8' to '5' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:2149]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_1862_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1661_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1416_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1336_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_1565_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1398_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_1583_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_717_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_783_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1041_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_16_fu_723_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_820_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_838_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_909_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1059_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'cnn_mul_mul_24s_8cud_U2/cnn_mul_mul_24s_8cud_DSP48_1_U/b_reg_reg[7:0]' into 'cnn_mul_mul_16s_8bkb_U1/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_24s_8cud.v:20]
INFO: [Synth 8-4471] merging register 'tmp_data_V_3_reg_227_reg[7:0]' into 'tmp_data_V_3_reg_227_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/AXI_DMA_SLAVE.v:486]
INFO: [Synth 8-4471] merging register 'tmp_data_V_4_reg_233_reg[7:0]' into 'tmp_data_V_4_reg_233_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/AXI_DMA_SLAVE.v:240]
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_104_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP r_V_7_reg_303_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_data_V_4_reg_233_reg is absorbed into DSP r_V_7_reg_303_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U3/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_7_reg_303_reg.
DSP Report: register r_V_reg_249_reg is absorbed into DSP r_V_7_reg_303_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U3/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_7_reg_303_reg.
DSP Report: register r_V_7_reg_303_reg is absorbed into DSP r_V_7_reg_303_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U3/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_7_reg_303_reg.
DSP Report: operator cnn_mul_mul_16s_8bkb_U3/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP r_V_7_reg_303_reg.
DSP Report: Generating DSP r_V_s_reg_318_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_data_V_1_reg_216_reg is absorbed into DSP r_V_s_reg_318_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U4/cnn_mul_mul_24s_8cud_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_s_reg_318_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U4/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_s_reg_318_reg.
DSP Report: register r_V_s_reg_318_reg is absorbed into DSP r_V_s_reg_318_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U4/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_s_reg_318_reg.
DSP Report: operator cnn_mul_mul_24s_8cud_U4/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP r_V_s_reg_318_reg.
DSP Report: Generating DSP r_V_4_reg_264_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_data_V_2_reg_221_reg is absorbed into DSP r_V_4_reg_264_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U1/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_4_reg_264_reg.
DSP Report: register r_V_3_reg_244_reg is absorbed into DSP r_V_4_reg_264_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U1/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_4_reg_264_reg.
DSP Report: register r_V_4_reg_264_reg is absorbed into DSP r_V_4_reg_264_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U1/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_4_reg_264_reg.
DSP Report: operator cnn_mul_mul_16s_8bkb_U1/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP r_V_4_reg_264_reg.
DSP Report: Generating DSP r_V_5_reg_279_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_data_V_2_reg_221_reg is absorbed into DSP r_V_5_reg_279_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U2/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_5_reg_279_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U1/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_5_reg_279_reg.
DSP Report: register r_V_5_reg_279_reg is absorbed into DSP r_V_5_reg_279_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U2/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_5_reg_279_reg.
DSP Report: operator cnn_mul_mul_24s_8cud_U2/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP r_V_5_reg_279_reg.
INFO: [Synth 8-4471] merging register 'cnn_mul_mul_24s_8cud_U13/cnn_mul_mul_24s_8cud_DSP48_1_U/b_reg_reg[7:0]' into 'cnn_mul_mul_16s_8bkb_U12/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_24s_8cud.v:20]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond5_fu_1285_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1175_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_49_fu_1181_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP r_V_6_reg_1730_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_88_reg_1691_reg is absorbed into DSP r_V_6_reg_1730_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U12/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_6_reg_1730_reg.
DSP Report: register r_V_reg_1715_reg is absorbed into DSP r_V_6_reg_1730_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U12/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_6_reg_1730_reg.
DSP Report: register r_V_6_reg_1730_reg is absorbed into DSP r_V_6_reg_1730_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U12/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_6_reg_1730_reg.
DSP Report: operator cnn_mul_mul_16s_8bkb_U12/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP r_V_6_reg_1730_reg.
DSP Report: Generating DSP r_V_s_reg_1745_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_V_88_reg_1691_reg is absorbed into DSP r_V_s_reg_1745_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U13/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_s_reg_1745_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U12/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_s_reg_1745_reg.
DSP Report: register r_V_s_reg_1745_reg is absorbed into DSP r_V_s_reg_1745_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U13/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_s_reg_1745_reg.
DSP Report: operator cnn_mul_mul_24s_8cud_U13/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP r_V_s_reg_1745_reg.
INFO: [Synth 8-4471] merging register 'cnn_mul_mul_24s_8cud_U21/cnn_mul_mul_24s_8cud_DSP48_1_U/b_reg_reg[7:0]' into 'cnn_mul_mul_16s_8bkb_U20/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_24s_8cud.v:20]
INFO: [Synth 8-4471] merging register 'reg_2574_reg[7:0]' into 'reg_2574_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2858]
INFO: [Synth 8-4471] merging register 'reg_2749_reg[7:0]' into 'reg_2749_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2379]
INFO: [Synth 8-4471] merging register 'reg_2744_reg[7:0]' into 'reg_2744_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2369]
INFO: [Synth 8-4471] merging register 'j4_mid2_reg_4320_reg[4:0]' into 'j4_mid2_reg_4320_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2524]
INFO: [Synth 8-4471] merging register 'j4_mid2_reg_4320_reg[4:0]' into 'j4_mid2_reg_4320_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2524]
INFO: [Synth 8-4471] merging register 'j4_mid2_reg_4320_reg[4:0]' into 'j4_mid2_reg_4320_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:2524]
INFO: [Synth 8-4471] merging register 'tmp_85_reg_4352_reg[8:0]' into 'tmp_85_reg_4352_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:3136]
INFO: [Synth 8-4471] merging register 'tmp_85_reg_4352_reg[8:0]' into 'tmp_85_reg_4352_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Conv_16_26_32_3_s.v:3136]
WARNING: [Synth 8-3936] Found unconnected internal register 'cnn_mac_muladd_5nbbk_U22/cnn_mac_muladd_5nbbk_DSP48_2_U/a_reg_reg' and it is trimmed from '25' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mac_muladd_5nbbk.v:32]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_2754_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_3976_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_2821_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_38_fu_2760_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_2982_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_3014_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_2970_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_2833_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP r_V_5_reg_4144_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_61_reg_4105_reg is absorbed into DSP r_V_5_reg_4144_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U20/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_5_reg_4144_reg.
DSP Report: register r_V_reg_4129_reg is absorbed into DSP r_V_5_reg_4144_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U20/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_5_reg_4144_reg.
DSP Report: register r_V_5_reg_4144_reg is absorbed into DSP r_V_5_reg_4144_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U20/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_5_reg_4144_reg.
DSP Report: operator cnn_mul_mul_16s_8bkb_U20/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP r_V_5_reg_4144_reg.
DSP Report: Generating DSP r_V_s_reg_4159_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_V_61_reg_4105_reg is absorbed into DSP r_V_s_reg_4159_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U21/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_s_reg_4159_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U20/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_s_reg_4159_reg.
DSP Report: register r_V_s_reg_4159_reg is absorbed into DSP r_V_s_reg_4159_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U21/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_s_reg_4159_reg.
DSP Report: operator cnn_mul_mul_24s_8cud_U21/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP r_V_s_reg_4159_reg.
DSP Report: Generating DSP tmp_69_reg_4230_reg, operation Mode is: (C'+(A''*(B:0x1a)')')'.
DSP Report: register cnn_mac_muladd_5nbbk_U22/cnn_mac_muladd_5nbbk_DSP48_2_U/b_reg_reg is absorbed into DSP tmp_69_reg_4230_reg.
DSP Report: register A is absorbed into DSP tmp_69_reg_4230_reg.
DSP Report: register A is absorbed into DSP tmp_69_reg_4230_reg.
DSP Report: register C is absorbed into DSP tmp_69_reg_4230_reg.
DSP Report: register tmp_69_reg_4230_reg is absorbed into DSP tmp_69_reg_4230_reg.
DSP Report: register cnn_mac_muladd_5nbbk_U22/cnn_mac_muladd_5nbbk_DSP48_2_U/m_reg_reg is absorbed into DSP tmp_69_reg_4230_reg.
DSP Report: operator cnn_mac_muladd_5nbbk_U22/cnn_mac_muladd_5nbbk_DSP48_2_U/p is absorbed into DSP tmp_69_reg_4230_reg.
DSP Report: operator cnn_mac_muladd_5nbbk_U22/cnn_mac_muladd_5nbbk_DSP48_2_U/m is absorbed into DSP tmp_69_reg_4230_reg.
INFO: [Synth 8-4471] merging register 'cnn_mul_mul_24s_8cud_U34/cnn_mul_mul_24s_8cud_DSP48_1_U/b_reg_reg[7:0]' into 'cnn_mul_mul_16s_8bkb_U33/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_24s_8cud.v:20]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul1_reg_2320_reg' and it is trimmed from '24' to '21' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:2042]
WARNING: [Synth 8-3936] Found unconnected internal register 'cnn_mul_mul_11ns_bEo_U36/cnn_mul_mul_11ns_bEo_DSP48_4_U/p_reg_reg' and it is trimmed from '24' to '21' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_11ns_bEo.v:21]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul2_reg_2490_reg' and it is trimmed from '28' to '23' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/Pool_32_24_4_s.v:2048]
WARNING: [Synth 8-3936] Found unconnected internal register 'cnn_mul_mul_15ns_bFp_U37/cnn_mul_mul_15ns_bFp_DSP48_5_U/p_reg_reg' and it is trimmed from '28' to '23' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_15ns_bFp.v:21]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_1336_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_1565_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1398_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_1583_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP r_V_1_reg_2169_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_1212_reg is absorbed into DSP r_V_1_reg_2169_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U33/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_1_reg_2169_reg.
DSP Report: register r_V_reg_2154_reg is absorbed into DSP r_V_1_reg_2169_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U33/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_1_reg_2169_reg.
DSP Report: register r_V_1_reg_2169_reg is absorbed into DSP r_V_1_reg_2169_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U33/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_1_reg_2169_reg.
DSP Report: operator cnn_mul_mul_16s_8bkb_U33/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP r_V_1_reg_2169_reg.
DSP Report: Generating DSP r_V_3_reg_2184_reg, operation Mode is: (A2*B'')'.
DSP Report: register reg_1212_reg is absorbed into DSP r_V_3_reg_2184_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U34/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_3_reg_2184_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U33/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_reg_2184_reg.
DSP Report: register r_V_3_reg_2184_reg is absorbed into DSP r_V_3_reg_2184_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U34/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_3_reg_2184_reg.
DSP Report: operator cnn_mul_mul_24s_8cud_U34/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP r_V_3_reg_2184_reg.
DSP Report: Generating DSP mul2_reg_2490_reg, operation Mode is: ((A:0x2aab)'*B'')'.
DSP Report: register tmp_14_reg_2474_reg is absorbed into DSP mul2_reg_2490_reg.
DSP Report: register cnn_mul_mul_15ns_bFp_U37/cnn_mul_mul_15ns_bFp_DSP48_5_U/b_reg_reg is absorbed into DSP mul2_reg_2490_reg.
DSP Report: register cnn_mul_mul_15ns_bFp_U37/cnn_mul_mul_15ns_bFp_DSP48_5_U/a_reg_reg is absorbed into DSP mul2_reg_2490_reg.
DSP Report: register mul2_reg_2490_reg is absorbed into DSP mul2_reg_2490_reg.
DSP Report: register cnn_mul_mul_15ns_bFp_U37/cnn_mul_mul_15ns_bFp_DSP48_5_U/p_reg_reg is absorbed into DSP mul2_reg_2490_reg.
DSP Report: operator cnn_mul_mul_15ns_bFp_U37/cnn_mul_mul_15ns_bFp_DSP48_5_U/p_reg0 is absorbed into DSP mul2_reg_2490_reg.
DSP Report: Generating DSP mul1_reg_2320_reg, operation Mode is: ((A:0xaab)'*B2)'.
DSP Report: register cnn_mul_mul_11ns_bEo_U36/cnn_mul_mul_11ns_bEo_DSP48_4_U/a_reg_reg is absorbed into DSP mul1_reg_2320_reg.
DSP Report: register cnn_mul_mul_11ns_bEo_U36/cnn_mul_mul_11ns_bEo_DSP48_4_U/b_reg_reg is absorbed into DSP mul1_reg_2320_reg.
DSP Report: register mul1_reg_2320_reg is absorbed into DSP mul1_reg_2320_reg.
DSP Report: register cnn_mul_mul_11ns_bEo_U36/cnn_mul_mul_11ns_bEo_DSP48_4_U/p_reg_reg is absorbed into DSP mul1_reg_2320_reg.
DSP Report: operator cnn_mul_mul_11ns_bEo_U36/cnn_mul_mul_11ns_bEo_DSP48_4_U/p_reg0 is absorbed into DSP mul1_reg_2320_reg.
DSP Report: Generating DSP mul_reg_2239_reg, operation Mode is: ((A:0x556)'*B'')'.
DSP Report: register arrayNo_mid2_v_reg_2222_reg is absorbed into DSP mul_reg_2239_reg.
DSP Report: register cnn_mul_mul_10ns_bDo_U35/cnn_mul_mul_10ns_bDo_DSP48_3_U/a_reg_reg is absorbed into DSP mul_reg_2239_reg.
DSP Report: register cnn_mul_mul_10ns_bDo_U35/cnn_mul_mul_10ns_bDo_DSP48_3_U/b_reg_reg is absorbed into DSP mul_reg_2239_reg.
DSP Report: register mul_reg_2239_reg is absorbed into DSP mul_reg_2239_reg.
DSP Report: register cnn_mul_mul_10ns_bDo_U35/cnn_mul_mul_10ns_bDo_DSP48_3_U/p_reg_reg is absorbed into DSP mul_reg_2239_reg.
DSP Report: operator cnn_mul_mul_10ns_bDo_U35/cnn_mul_mul_10ns_bDo_DSP48_3_U/p_reg0 is absorbed into DSP mul_reg_2239_reg.
INFO: [Synth 8-4471] merging register 'cnn_mul_mul_24s_8cud_U51/cnn_mul_mul_24s_8cud_DSP48_1_U/b_reg_reg[7:0]' into 'cnn_mul_mul_16s_8bkb_U50/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_24s_8cud.v:20]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_31_fu_4451_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_30_fu_4445_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_4511_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_4630_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP r_V_4_reg_5290_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_41_reg_5251_reg is absorbed into DSP r_V_4_reg_5290_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U50/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_4_reg_5290_reg.
DSP Report: register r_V_reg_5275_reg is absorbed into DSP r_V_4_reg_5290_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U50/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_4_reg_5290_reg.
DSP Report: register r_V_4_reg_5290_reg is absorbed into DSP r_V_4_reg_5290_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U50/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_4_reg_5290_reg.
DSP Report: operator cnn_mul_mul_16s_8bkb_U50/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP r_V_4_reg_5290_reg.
DSP Report: Generating DSP r_V_s_reg_5305_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_V_41_reg_5251_reg is absorbed into DSP r_V_s_reg_5305_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U51/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_s_reg_5305_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U50/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_s_reg_5305_reg.
DSP Report: register r_V_s_reg_5305_reg is absorbed into DSP r_V_s_reg_5305_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U51/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_s_reg_5305_reg.
DSP Report: operator cnn_mul_mul_24s_8cud_U51/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP r_V_s_reg_5305_reg.
INFO: [Synth 8-4471] merging register 'cnn_mul_mul_24s_8cud_U60/cnn_mul_mul_24s_8cud_DSP48_1_U/b_reg_reg[7:0]' into 'cnn_mul_mul_16s_8bkb_U59/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_24s_8cud.v:20]
WARNING: [Synth 8-3936] Found unconnected internal register 'arrayNo4_reg_1251_pp2_iter2_reg_reg' and it is trimmed from '4' to '3' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_128_10_s.v:1124]
WARNING: [Synth 8-3936] Found unconnected internal register 'arrayNo4_reg_1251_pp2_iter1_reg_reg' and it is trimmed from '4' to '3' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_128_10_s.v:1115]
WARNING: [Synth 8-3936] Found unconnected internal register 'arrayNo4_reg_1251_reg' and it is trimmed from '4' to '3' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/FC_128_10_s.v:1107]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP r_V_2_reg_1175_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_21_reg_1136_reg is absorbed into DSP r_V_2_reg_1175_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U59/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_2_reg_1175_reg.
DSP Report: register r_V_reg_1160_reg is absorbed into DSP r_V_2_reg_1175_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U59/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_2_reg_1175_reg.
DSP Report: register r_V_2_reg_1175_reg is absorbed into DSP r_V_2_reg_1175_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U59/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_2_reg_1175_reg.
DSP Report: operator cnn_mul_mul_16s_8bkb_U59/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP r_V_2_reg_1175_reg.
DSP Report: Generating DSP r_V_7_reg_1190_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_V_21_reg_1136_reg is absorbed into DSP r_V_7_reg_1190_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U60/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_7_reg_1190_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U59/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_7_reg_1190_reg.
DSP Report: register r_V_7_reg_1190_reg is absorbed into DSP r_V_7_reg_1190_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U60/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_7_reg_1190_reg.
DSP Report: operator cnn_mul_mul_24s_8cud_U60/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP r_V_7_reg_1190_reg.
INFO: [Synth 8-4471] merging register 'cnn_mul_mul_24s_8cud_U66/cnn_mul_mul_24s_8cud_DSP48_1_U/b_reg_reg[7:0]' into 'cnn_mul_mul_16s_8bkb_U65/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/cnn_mul_mul_24s_8cud.v:20]
INFO: [Synth 8-4471] merging register 'reg_111_reg[7:0]' into 'reg_111_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/AXI_DMA_MASTER.v:512]
INFO: [Synth 8-4471] merging register 'tmp_V_116_reg_260_reg[7:0]' into 'tmp_V_116_reg_260_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/be10/hdl/verilog/AXI_DMA_MASTER.v:264]
DSP Report: Generating DSP r_V_7_reg_287_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_112_reg_247_reg is absorbed into DSP r_V_7_reg_287_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U65/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_7_reg_287_reg.
DSP Report: register r_V_6_reg_267_reg is absorbed into DSP r_V_7_reg_287_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U65/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_7_reg_287_reg.
DSP Report: register r_V_7_reg_287_reg is absorbed into DSP r_V_7_reg_287_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U65/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_7_reg_287_reg.
DSP Report: operator cnn_mul_mul_16s_8bkb_U65/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP r_V_7_reg_287_reg.
DSP Report: Generating DSP r_V_9_reg_302_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_V_112_reg_247_reg is absorbed into DSP r_V_9_reg_302_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U66/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_9_reg_302_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U65/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_9_reg_302_reg.
DSP Report: register r_V_9_reg_302_reg is absorbed into DSP r_V_9_reg_302_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U66/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_9_reg_302_reg.
DSP Report: operator cnn_mul_mul_24s_8cud_U66/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP r_V_9_reg_302_reg.
DSP Report: Generating DSP r_V_8_reg_337_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_116_reg_260_reg is absorbed into DSP r_V_8_reg_337_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U67/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_8_reg_337_reg.
DSP Report: register r_V_reg_272_reg is absorbed into DSP r_V_8_reg_337_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U67/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_8_reg_337_reg.
DSP Report: register r_V_8_reg_337_reg is absorbed into DSP r_V_8_reg_337_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U67/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_8_reg_337_reg.
DSP Report: operator cnn_mul_mul_16s_8bkb_U67/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP r_V_8_reg_337_reg.
DSP Report: Generating DSP r_V_s_reg_352_reg, operation Mode is: (A2*B'')'.
DSP Report: register reg_106_reg is absorbed into DSP r_V_s_reg_352_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U68/cnn_mul_mul_24s_8cud_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_s_reg_352_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U68/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_s_reg_352_reg.
DSP Report: register r_V_s_reg_352_reg is absorbed into DSP r_V_s_reg_352_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U68/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_s_reg_352_reg.
DSP Report: operator cnn_mul_mul_24s_8cud_U68/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP r_V_s_reg_352_reg.
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[31]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[30]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5583] The signal B_V_0_U/Conv_1_28_16_3_s_Ffa_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal B_V_190_U/Conv_1_28_16_3_s_Ffa_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal B_V_291_U/Conv_1_28_16_3_s_Ffa_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/tmp_14_reg_2474_reg[11]' (FDE) to 'inst/Pool_32_24_4_U0/tmp_14_reg_2474_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/divisor0_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/dividend0_reg[11]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/dividend0_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/divisor0_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/dividend_tmp_reg[0][11]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/dividend_tmp_reg[0][12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/remd_tmp_reg[0][11] )
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/divisor0_reg[0]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/divisor_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/divisor0_reg[1]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/divisor0_reg[2]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/divisor0_reg[3]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/divisor0_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/divisor0_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[0].divisor_tmp_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/remd_tmp_reg[0][9]' (FDRE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/divisor_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/divisor_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/divisor_tmp_reg[0][3]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/divisor_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/remd_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/divisor_tmp_reg[0][4]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/divisor_tmp_reg[0][5]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/remd_tmp_reg[0][5]' (FDRE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/remd_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/remd_tmp_reg[0][6]' (FDRE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/remd_tmp_reg[0][7]' (FDRE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/remd_tmp_reg[0][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/remd_tmp_reg[0][8] )
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[1].divisor_tmp_reg[2][0]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[1].divisor_tmp_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[0].divisor_tmp_reg[1][1]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[0].divisor_tmp_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[0].divisor_tmp_reg[1][2]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[0].divisor_tmp_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[0].divisor_tmp_reg[1][3]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[0].divisor_tmp_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[2].divisor_tmp_reg[3][0]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[2].divisor_tmp_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[1].divisor_tmp_reg[2][1]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[1].divisor_tmp_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[1].divisor_tmp_reg[2][2]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[1].divisor_tmp_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[1].divisor_tmp_reg[2][3]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[1].divisor_tmp_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_reg[9]' (FDE) to 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_reg[8]' (FDE) to 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_reg[7]' (FDE) to 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[3].divisor_tmp_reg[4][0]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[3].divisor_tmp_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[2].divisor_tmp_reg[3][1]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[2].divisor_tmp_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[2].divisor_tmp_reg[3][2]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[2].divisor_tmp_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[2].divisor_tmp_reg[3][3]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[2].divisor_tmp_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter5_reg_reg[9]' (FDE) to 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter5_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter5_reg_reg[8]' (FDE) to 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter5_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter5_reg_reg[7]' (FDE) to 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter5_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[4].divisor_tmp_reg[5][0]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[4].divisor_tmp_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[3].divisor_tmp_reg[4][1]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[3].divisor_tmp_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[3].divisor_tmp_reg[4][2]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[3].divisor_tmp_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[3].divisor_tmp_reg[4][3]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[3].divisor_tmp_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter6_reg_reg[9]' (FDE) to 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter6_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter6_reg_reg[8]' (FDE) to 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter6_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter6_reg_reg[7]' (FDE) to 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter6_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[5].divisor_tmp_reg[6][0]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[5].divisor_tmp_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[4].divisor_tmp_reg[5][1]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[4].divisor_tmp_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[4].divisor_tmp_reg[5][2]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[4].divisor_tmp_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[4].divisor_tmp_reg[5][3]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[4].divisor_tmp_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter7_reg_reg[9]' (FDE) to 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter7_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter7_reg_reg[8]' (FDE) to 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter7_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter7_reg_reg[7]' (FDE) to 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter7_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/ia_2_reg_4240_reg[0]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_50_reg_4235_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[6].divisor_tmp_reg[7][0]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[6].divisor_tmp_reg[7][1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[5].divisor_tmp_reg[6][1]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[5].divisor_tmp_reg[6][2]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[5].divisor_tmp_reg[6][2]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[5].divisor_tmp_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[5].divisor_tmp_reg[6][3]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[5].divisor_tmp_reg[6][4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter8_reg_reg[9]' (FDE) to 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter8_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter8_reg_reg[8]' (FDE) to 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter8_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter8_reg_reg[7]' (FDE) to 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter8_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/ia_2_reg_4240_pp2_iter1_reg_reg[0]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_50_reg_4235_pp2_iter1_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[7].divisor_tmp_reg[8][0]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[7].divisor_tmp_reg[8][1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[6].divisor_tmp_reg[7][1]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[6].divisor_tmp_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[6].divisor_tmp_reg[7][2]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[6].divisor_tmp_reg[7][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[6].divisor_tmp_reg[7][3]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[6].divisor_tmp_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter9_reg_reg[9]' (FDE) to 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter9_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter9_reg_reg[8]' (FDE) to 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter9_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter9_reg_reg[7]' (FDE) to 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter9_reg_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_16_26_32_3_U0/\tmp_85_reg_4352_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_85_reg_4352_reg[1]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_99_reg_4364_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_85_reg_4352_reg[2]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_99_reg_4364_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_97_reg_4359_reg[0]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_99_reg_4364_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_97_reg_4359_reg[1]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_99_reg_4364_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_97_reg_4359_reg[2]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_99_reg_4364_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_97_reg_4359_reg[3]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_99_reg_4364_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_97_reg_4359_reg[4]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_99_reg_4364_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_97_reg_4359_reg[5]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_99_reg_4364_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_97_reg_4359_reg[6]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_99_reg_4364_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_97_reg_4359_reg[7]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_99_reg_4364_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_97_reg_4359_reg[8]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_99_reg_4364_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[8].divisor_tmp_reg[9][0]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[8].divisor_tmp_reg[9][1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[7].divisor_tmp_reg[8][1]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[7].divisor_tmp_reg[8][2]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[7].divisor_tmp_reg[8][2]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[7].divisor_tmp_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[7].divisor_tmp_reg[8][3]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[7].divisor_tmp_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter10_reg_reg[9]' (FDE) to 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter10_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter10_reg_reg[8]' (FDE) to 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter10_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter10_reg_reg[7]' (FDE) to 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter10_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/divisor0_reg[1]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/divisor0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/divisor0_reg[2]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/divisor0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/divisor0_reg[3]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/divisor0_reg[5]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/divisor0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[8].divisor_tmp_reg[9][1]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[8].divisor_tmp_reg[9][2]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[8].divisor_tmp_reg[9][2]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[8].divisor_tmp_reg[9][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[8].divisor_tmp_reg[9][3]' (FDE) to 'inst/Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[8].divisor_tmp_reg[9][4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter11_reg_reg[9]' (FDE) to 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter11_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter11_reg_reg[8]' (FDE) to 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter11_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter11_reg_reg[7]' (FDE) to 'inst/Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter11_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_14_2_1_reg_4899_reg[6]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_108_reg_4909_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\tmp_24_reg_2335_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\tmp_24_reg_2335_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\tmp_24_reg_2335_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_16_26_32_3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_128_10_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_DMA_SLAVE_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_1_28_16_3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_DMA_MASTER_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/divisor_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/divisor_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/divisor_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/divisor_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/divisor_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/divisor_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[0].remd_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[0].remd_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[0].remd_tmp_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[0].remd_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[0].remd_tmp_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[0].remd_tmp_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[0].remd_tmp_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[0].divisor_tmp_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[0].divisor_tmp_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[0].remd_tmp_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[0].divisor_tmp_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[0].remd_tmp_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[0].divisor_tmp_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[0].remd_tmp_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[0].divisor_tmp_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[0].remd_tmp_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[0].divisor_tmp_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[0].remd_tmp_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[1].remd_tmp_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[1].remd_tmp_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[1].remd_tmp_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[1].remd_tmp_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[1].remd_tmp_reg[2][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[1].remd_tmp_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[1].divisor_tmp_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[1].divisor_tmp_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[1].divisor_tmp_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[1].remd_tmp_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[1].divisor_tmp_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[1].remd_tmp_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[1].divisor_tmp_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[1].remd_tmp_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[1].divisor_tmp_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[1].remd_tmp_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[1].remd_tmp_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[2].remd_tmp_reg[3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[2].remd_tmp_reg[3][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[2].remd_tmp_reg[3][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[2].remd_tmp_reg[3][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[2].remd_tmp_reg[3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[2].divisor_tmp_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[2].divisor_tmp_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[2].divisor_tmp_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[2].divisor_tmp_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[2].remd_tmp_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[2].divisor_tmp_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[2].remd_tmp_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[2].divisor_tmp_reg[3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[2].remd_tmp_reg[3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[2].remd_tmp_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[2].remd_tmp_reg[3][7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (r_V_2_reg_2293_reg[14]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Conv_16_26_32_3_s.
WARNING: [Synth 8-3332] Sequential element (tmp_85_reg_4352_reg[0]) is unused and will be removed from module Conv_16_26_32_3_s.
WARNING: [Synth 8-3332] Sequential element (tmp_97_reg_4359_reg[11]) is unused and will be removed from module Conv_16_26_32_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/remd_tmp_reg[0][8]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[0].dividend_tmp_reg[1][0]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[1].dividend_tmp_reg[2][1]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[1].dividend_tmp_reg[2][0]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[2].dividend_tmp_reg[3][2]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[2].dividend_tmp_reg[3][1]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[2].dividend_tmp_reg[3][0]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[3].dividend_tmp_reg[4][3]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[3].dividend_tmp_reg[4][2]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[3].dividend_tmp_reg[4][1]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[3].dividend_tmp_reg[4][0]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[4].dividend_tmp_reg[5][4]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[4].dividend_tmp_reg[5][3]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[4].dividend_tmp_reg[5][2]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[4].dividend_tmp_reg[5][1]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[4].dividend_tmp_reg[5][0]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[5].dividend_tmp_reg[6][5]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[5].dividend_tmp_reg[6][4]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[5].dividend_tmp_reg[6][3]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[5].dividend_tmp_reg[6][2]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[5].dividend_tmp_reg[6][1]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[5].dividend_tmp_reg[6][0]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[6].dividend_tmp_reg[7][6]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[6].dividend_tmp_reg[7][5]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[6].dividend_tmp_reg[7][4]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[6].dividend_tmp_reg[7][3]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[6].dividend_tmp_reg[7][2]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[6].dividend_tmp_reg[7][1]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[6].dividend_tmp_reg[7][0]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[7].dividend_tmp_reg[8][7]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[7].dividend_tmp_reg[8][6]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[7].dividend_tmp_reg[8][5]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[7].dividend_tmp_reg[8][4]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[7].dividend_tmp_reg[8][3]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[7].dividend_tmp_reg[8][2]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[7].dividend_tmp_reg[8][1]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[7].dividend_tmp_reg[8][0]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[8].dividend_tmp_reg[9][8]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[8].dividend_tmp_reg[9][7]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[8].dividend_tmp_reg[9][6]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[8].dividend_tmp_reg[9][5]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[8].dividend_tmp_reg[9][4]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[8].dividend_tmp_reg[9][3]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[8].dividend_tmp_reg[9][2]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[8].dividend_tmp_reg[9][1]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[8].dividend_tmp_reg[9][0]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/divisor0_reg[4]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[7].remd_tmp_reg[8][8]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[3]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[2]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[1]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[0]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/divisor0_reg[4]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/divisor0_reg[0]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/remd_tmp_reg[10]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/done_reg) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/remd_reg[10]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/divisor0_reg[5]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/divisor0_reg[4]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/divisor0_reg[3]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/divisor0_reg[2]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/divisor0_reg[1]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/divisor0_reg[0]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/divisor_tmp_reg[0][5]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/divisor_tmp_reg[0][4]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/divisor_tmp_reg[0][3]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/divisor_tmp_reg[0][2]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/divisor_tmp_reg[0][1]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/divisor_tmp_reg[0][0]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/remd_tmp_reg[0][12]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/remd_tmp_reg[0][11]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/remd_tmp_reg[0][10]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/remd_tmp_reg[0][9]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/remd_tmp_reg[0][8]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/remd_tmp_reg[0][7]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/remd_tmp_reg[0][6]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/remd_tmp_reg[0][5]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/remd_tmp_reg[0][4]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/remd_tmp_reg[0][3]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/remd_tmp_reg[0][2]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/remd_tmp_reg[0][1]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/remd_tmp_reg[0][0]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[0].dividend_tmp_reg[1][0]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[0].divisor_tmp_reg[1][5]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[0].divisor_tmp_reg[1][4]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[0].divisor_tmp_reg[1][3]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[0].divisor_tmp_reg[1][2]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[0].divisor_tmp_reg[1][1]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[0].divisor_tmp_reg[1][0]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[0].remd_tmp_reg[1][11]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[0].remd_tmp_reg[1][10]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[0].remd_tmp_reg[1][9]) is unused and will be removed from module Pool_32_24_4_s.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:09 ; elapsed = 00:02:30 . Memory (MB): peak = 998.789 ; gain = 644.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Conv_1_28_16_3_s_Ffa_ram: | ram_reg    | 64 x 8(READ_FIRST)     | W |   | 64 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|Conv_1_28_16_3_s_Ffa_ram: | ram_reg    | 64 x 8(READ_FIRST)     | W |   | 64 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|Conv_1_28_16_3_s_Ffa_ram: | ram_reg    | 64 x 8(READ_FIRST)     | W |   | 64 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|Conv_16_26_32_3_sIfE_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_16_26_32_3_sIfE_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_16_26_32_3_sIfE_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:          | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d15000_A:         | mem_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|fifo_w8_d20000_A:         | mem_reg    | 32 K x 8(READ_FIRST)   | W |   | 32 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|fifo_w8_d2000_A:          | mem_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:          | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d500_A:           | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------------+-----------------------------------------------+----------------+----------------------+--------------------------------+
|Module Name             | RTL Object                                    | Inference      | Size (Depth x Width) | Primitives                     | 
+------------------------+-----------------------------------------------+----------------+----------------------+--------------------------------+
|inst/Conv_1_28_16_3_U0  | A_V_27_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_26_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_25_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_24_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_23_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_22_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_21_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_20_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_19_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_18_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_17_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_16_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_15_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_14_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_13_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_12_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_11_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_10_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_9_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_8_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_7_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_6_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_5_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_489_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_388_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_287_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_186_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_0_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_16_26_32_3_U0 | A_V_1_24_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_23_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_22_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_21_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_20_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_19_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_18_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_16_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_14_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_12_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_11_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_10_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_9_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_8_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_7_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_6_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_5_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_4_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_3_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_2_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_1_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_0_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_25_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/FC_1152_128_U0     | A_V_2_0_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_1_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_2_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_3_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_4_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_5_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_6_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_7_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_8_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_9_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_10_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_11_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_12_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_13_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_14_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_15_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_16_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_17_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_18_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_19_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_20_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_21_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_22_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_23_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_24_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_25_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_26_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_27_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_28_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_29_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_30_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_31_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_32_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_33_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_34_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_35_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_36_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_37_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_38_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_39_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_40_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_41_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_42_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_43_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_44_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_45_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_46_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_47_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_48_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_49_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_50_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_51_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_52_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_53_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_54_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_55_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_56_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_57_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_58_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_59_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_60_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_61_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_62_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_63_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_64_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_65_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_66_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_67_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_68_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_69_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_70_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_71_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_7_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_6_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_5_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_4_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_3_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_2_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_1_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_0_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
+------------------------+-----------------------------------------------+----------------+----------------------+--------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|AXI_DMA_SLAVE                | (A''*B'')'             | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (A2*B'')'              | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (A''*B'')'             | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (A2*B'')'              | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1_28_16_3_s             | (A''*B'')'             | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1_28_16_3_s             | (A2*B'')'              | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_16_26_32_3_s            | (A''*B'')'             | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_16_26_32_3_s            | (A2*B'')'              | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|cnn_mac_muladd_5nbbk_DSP48_2 | (C'+(A''*(B:0x1a)')')' | 10     | 10     | 6      | -      | 9      | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|Pool_32_24_4_s               | (A''*B'')'             | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Pool_32_24_4_s               | (A2*B'')'              | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Pool_32_24_4_s               | ((A:0x2aab)'*B'')'     | 13     | 15     | -      | -      | 23     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_11ns_bEo_DSP48_4 | ((A:0xaab)'*B2)'       | 11     | 13     | -      | -      | 21     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Pool_32_24_4_s               | ((A:0x556)'*B'')'      | 10     | 12     | -      | -      | 22     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|FC_1152_128_s                | (A''*B'')'             | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_1152_128_s                | (A2*B'')'              | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|FC_128_10_s                  | (A''*B'')'             | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_128_10_s                  | (A2*B'')'              | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A''*B'')'             | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A2*B'')'              | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A''*B'')'             | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A2*B'')'              | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
+-----------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0/i_13_0/B_V_1_2_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0/i_13_0/B_V_1_2_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0/i_13_1/B_V_1_1_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0/i_13_1/B_V_1_1_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_0_V_V_U/i_13_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/i_13_7/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/i_13_7/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/i_13_7/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/i_13_7/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_13_7/mem_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_13_7/mem_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_13_7/mem_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_13_7/mem_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_13_7/mem_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_13_7/mem_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_13_7/mem_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_13_7/mem_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_3_V_V_U/i_13_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_4_V_V_U/i_13_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_5_V_V_U/i_13_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:31 ; elapsed = 00:02:54 . Memory (MB): peak = 1033.246 ; gain = 679.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:39 ; elapsed = 00:03:03 . Memory (MB): peak = 1084.586 ; gain = 730.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Conv_1_28_16_3_s_Ffa_ram: | ram_reg    | 64 x 8(READ_FIRST)     | W |   | 64 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|Conv_1_28_16_3_s_Ffa_ram: | ram_reg    | 64 x 8(READ_FIRST)     | W |   | 64 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|Conv_1_28_16_3_s_Ffa_ram: | ram_reg    | 64 x 8(READ_FIRST)     | W |   | 64 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|Conv_16_26_32_3_sIfE_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_16_26_32_3_sIfE_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_16_26_32_3_sIfE_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcQA_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:          | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d15000_A:         | mem_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|fifo_w8_d20000_A:         | mem_reg    | 32 K x 8(READ_FIRST)   | W |   | 32 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|fifo_w8_d2000_A:          | mem_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:          | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d500_A:           | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------------------+-----------------------------------------------+----------------+----------------------+--------------------------------+
|Module Name             | RTL Object                                    | Inference      | Size (Depth x Width) | Primitives                     | 
+------------------------+-----------------------------------------------+----------------+----------------------+--------------------------------+
|inst/Conv_1_28_16_3_U0  | A_V_27_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_26_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_25_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_24_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_23_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_22_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_21_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_20_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_19_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_18_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_17_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_16_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_15_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_14_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_13_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_12_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_11_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_10_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_9_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_8_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_7_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_6_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_5_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_489_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_388_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_287_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_186_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_0_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_16_26_32_3_U0 | A_V_1_24_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_23_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_22_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_21_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_20_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_19_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_18_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_16_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_14_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_12_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_11_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_10_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_9_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_8_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_7_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_6_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_5_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_4_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_3_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_2_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_1_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_0_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_25_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/FC_1152_128_U0     | A_V_2_0_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_1_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_2_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_3_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_4_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_5_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_6_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_7_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_8_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_9_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_10_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_11_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_12_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_13_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_14_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_15_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_16_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_17_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_18_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_19_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_20_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_21_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_22_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_23_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_24_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_25_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_26_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_27_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_28_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_29_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_30_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_31_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_32_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_33_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_34_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_35_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_36_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_37_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_38_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_39_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_40_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_41_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_42_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_43_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_44_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_45_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_46_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_47_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_48_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_49_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_50_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_51_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_52_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_53_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_54_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_55_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_56_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_57_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_58_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_59_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_60_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_61_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_62_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_63_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_64_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_65_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_66_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_67_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_68_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_69_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_70_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_71_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_7_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_6_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_5_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_4_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_3_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_2_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_1_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_0_U/FC_1152_128_s_A_VbGp_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
+------------------------+-----------------------------------------------+----------------+----------------------+--------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0/B_V_1_2_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0/B_V_1_2_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0/B_V_1_1_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0/B_V_1_1_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_0_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_3_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_4_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_5_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:58 ; elapsed = 00:03:22 . Memory (MB): peak = 1367.781 ; gain = 1013.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net Conv_16_26_32_3_U0_stream_out_V_V_write is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/B_V_2_0_address0 [8] is driving 72 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/B_V_2_0_address0 [9] is driving 72 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/A_V_2_0_load_reg_61070  is driving 72 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/A_V_2_0_ce0  is driving 72 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:01 ; elapsed = 00:03:25 . Memory (MB): peak = 1367.781 ; gain = 1013.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:01 ; elapsed = 00:03:25 . Memory (MB): peak = 1367.781 ; gain = 1013.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:05 ; elapsed = 00:03:29 . Memory (MB): peak = 1367.781 ; gain = 1013.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:05 ; elapsed = 00:03:29 . Memory (MB): peak = 1367.781 ; gain = 1013.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:05 ; elapsed = 00:03:30 . Memory (MB): peak = 1367.781 ; gain = 1013.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:05 ; elapsed = 00:03:30 . Memory (MB): peak = 1367.781 ; gain = 1013.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cnn         | Conv_16_26_32_3_U0/ifzero_reg_4640_pp2_iter5_reg_reg[0]                                                                            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Conv_16_26_32_3_U0/tmp_76_reg_4315_pp2_iter4_reg_reg[0]                                                                            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Conv_16_26_32_3_U0/k_mid2_reg_4215_pp1_iter4_reg_reg[4]                                                                            | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[3].dividend_tmp_reg[4][9]    | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[4].dividend_tmp_reg[5][9]    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[5].dividend_tmp_reg[6][9]    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[6].dividend_tmp_reg[7][9]    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[7].dividend_tmp_reg[8][9]    | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[8].dividend_tmp_reg[9][9]    | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[5].dividend_tmp_reg[6][12]   | 8      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[6].dividend_tmp_reg[7][12]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[7].dividend_tmp_reg[8][12]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[8].dividend_tmp_reg[9][12]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[9].dividend_tmp_reg[10][12]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[10].dividend_tmp_reg[11][12] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbCo_U31/cnn_urem_13ns_6nsbCo_div_U/cnn_urem_13ns_6nsbCo_div_u_0/loop[11].dividend_tmp_reg[12][12] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/exitcond_flatten_reg_2207_pp1_iter13_reg_reg[0]                                                                    | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/exitcond_reg_2470_pp2_iter16_reg_reg[0]                                                                            | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_28_reg_2495_pp2_iter20_reg_reg[4]                                                                              | 16     | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/i1_mid2_reg_2216_pp1_iter14_reg_reg[5]                                                                             | 13     | 6     | NO           | NO                 | YES               | 6      | 0       | 
|cnn         | Pool_32_24_4_U0/arrayNo_mid2_reg_2244_pp1_iter15_reg_reg[6]                                                                        | 11     | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn         | FC_1152_128_U0/ifzero_reg_6103_pp2_iter6_reg_reg[0]                                                                                | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/exitcond4_reg_5355_pp2_iter5_reg_reg[0]                                                                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/ifzero_reg_1348_pp2_iter6_reg_reg[0]                                                                                  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/exitcond3_reg_1240_pp2_iter5_reg_reg[0]                                                                               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/r_stage_reg[11]                   | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/ap_enable_reg_pp2_iter19_reg                                                                                       | 18     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/ap_enable_reg_pp2_iter6_reg                                                                                         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/ap_enable_reg_pp2_iter6_reg                                                                                           | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   605|
|2     |DSP48E1_1  |    18|
|3     |DSP48E1_2  |     2|
|4     |DSP48E1_3  |     2|
|5     |LUT1       |   363|
|6     |LUT2       |   809|
|7     |LUT3       |  1247|
|8     |LUT4       |  1515|
|9     |LUT5       |  1283|
|10    |LUT6       |  3357|
|11    |MUXF7      |   216|
|12    |MUXF8      |    64|
|13    |RAM128X1D  |   624|
|14    |RAM32M     |   216|
|15    |RAM32X1D   |   208|
|16    |RAMB18E1_1 |     2|
|17    |RAMB18E1_3 |     3|
|18    |RAMB18E1_4 |     1|
|19    |RAMB18E1_5 |    35|
|20    |RAMB18E1_6 |     1|
|21    |RAMB18E1_7 |    72|
|22    |RAMB36E1   |     4|
|23    |RAMB36E1_1 |     8|
|24    |SRL16E     |    56|
|25    |FDRE       |  6398|
|26    |FDSE       |    27|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------+-----------------------------+------+
|      |Instance                               |Module                       |Cells |
+------+---------------------------------------+-----------------------------+------+
|1     |top                                    |                             | 17136|
|2     |  inst                                 |cnn                          | 17136|
|3     |    AXI_DMA_MASTER_U0                  |AXI_DMA_MASTER               |   623|
|4     |    AXI_DMA_SLAVE_U0                   |AXI_DMA_SLAVE                |   438|
|5     |    Conv_16_26_32_3_U0                 |Conv_16_26_32_3_s            |  7805|
|6     |      A_V_1_0_U                        |Conv_16_26_32_3_sLf8         |    93|
|7     |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_454 |    93|
|8     |      A_V_1_10_U                       |Conv_16_26_32_3_sLf8_401     |   115|
|9     |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_453 |   115|
|10    |      A_V_1_11_U                       |Conv_16_26_32_3_sLf8_402     |   117|
|11    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_452 |   117|
|12    |      A_V_1_12_U                       |Conv_16_26_32_3_sLf8_403     |   117|
|13    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_451 |   117|
|14    |      A_V_1_13_U                       |Conv_16_26_32_3_sLf8_404     |   117|
|15    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_450 |   117|
|16    |      A_V_1_14_U                       |Conv_16_26_32_3_sLf8_405     |   117|
|17    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_449 |   117|
|18    |      A_V_1_15_U                       |Conv_16_26_32_3_sLf8_406     |   119|
|19    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_448 |   119|
|20    |      A_V_1_16_U                       |Conv_16_26_32_3_sLf8_407     |   119|
|21    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_447 |   119|
|22    |      A_V_1_17_U                       |Conv_16_26_32_3_sLf8_408     |   117|
|23    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_446 |   117|
|24    |      A_V_1_18_U                       |Conv_16_26_32_3_sLf8_409     |   116|
|25    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_445 |   116|
|26    |      A_V_1_19_U                       |Conv_16_26_32_3_sLf8_410     |   117|
|27    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_444 |   117|
|28    |      A_V_1_1_U                        |Conv_16_26_32_3_sLf8_411     |   118|
|29    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_443 |   118|
|30    |      A_V_1_20_U                       |Conv_16_26_32_3_sLf8_412     |   116|
|31    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_442 |   116|
|32    |      A_V_1_21_U                       |Conv_16_26_32_3_sLf8_413     |   118|
|33    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_441 |   118|
|34    |      A_V_1_22_U                       |Conv_16_26_32_3_sLf8_414     |   115|
|35    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_440 |   115|
|36    |      A_V_1_23_U                       |Conv_16_26_32_3_sLf8_415     |   128|
|37    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_439 |   128|
|38    |      A_V_1_24_U                       |Conv_16_26_32_3_sLf8_416     |   136|
|39    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_438 |   136|
|40    |      A_V_1_25_U                       |Conv_16_26_32_3_sLf8_417     |   115|
|41    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_437 |   115|
|42    |      A_V_1_2_U                        |Conv_16_26_32_3_sLf8_418     |   117|
|43    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_436 |   117|
|44    |      A_V_1_3_U                        |Conv_16_26_32_3_sLf8_419     |   116|
|45    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_435 |   116|
|46    |      A_V_1_4_U                        |Conv_16_26_32_3_sLf8_420     |   116|
|47    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_434 |   116|
|48    |      A_V_1_5_U                        |Conv_16_26_32_3_sLf8_421     |   117|
|49    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_433 |   117|
|50    |      A_V_1_6_U                        |Conv_16_26_32_3_sLf8_422     |   119|
|51    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_432 |   119|
|52    |      A_V_1_7_U                        |Conv_16_26_32_3_sLf8_423     |   119|
|53    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_431 |   119|
|54    |      A_V_1_8_U                        |Conv_16_26_32_3_sLf8_424     |   120|
|55    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_430 |   120|
|56    |      A_V_1_9_U                        |Conv_16_26_32_3_sLf8_425     |   116|
|57    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram     |   116|
|58    |      B_V_1_0_U                        |Conv_16_26_32_3_sIfE         |   222|
|59    |        Conv_16_26_32_3_sIfE_ram_U     |Conv_16_26_32_3_sIfE_ram_429 |   222|
|60    |      B_V_1_1_U                        |Conv_16_26_32_3_sIfE_426     |    41|
|61    |        Conv_16_26_32_3_sIfE_ram_U     |Conv_16_26_32_3_sIfE_ram_428 |    41|
|62    |      B_V_1_2_U                        |Conv_16_26_32_3_sIfE_427     |    42|
|63    |        Conv_16_26_32_3_sIfE_ram_U     |Conv_16_26_32_3_sIfE_ram     |    42|
|64    |    Conv_1_28_16_3_U0                  |Conv_1_28_16_3_s             |  1363|
|65    |      A_V_0_U                          |Conv_1_28_16_3_s_dEe         |    11|
|66    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_400 |    11|
|67    |      A_V_10_U                         |Conv_1_28_16_3_s_dEe_347     |    11|
|68    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_399 |    11|
|69    |      A_V_11_U                         |Conv_1_28_16_3_s_dEe_348     |    11|
|70    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_398 |    11|
|71    |      A_V_12_U                         |Conv_1_28_16_3_s_dEe_349     |    11|
|72    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_397 |    11|
|73    |      A_V_13_U                         |Conv_1_28_16_3_s_dEe_350     |    11|
|74    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_396 |    11|
|75    |      A_V_14_U                         |Conv_1_28_16_3_s_dEe_351     |    11|
|76    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_395 |    11|
|77    |      A_V_15_U                         |Conv_1_28_16_3_s_dEe_352     |    11|
|78    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_394 |    11|
|79    |      A_V_16_U                         |Conv_1_28_16_3_s_dEe_353     |    11|
|80    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_393 |    11|
|81    |      A_V_17_U                         |Conv_1_28_16_3_s_dEe_354     |    11|
|82    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_392 |    11|
|83    |      A_V_186_U                        |Conv_1_28_16_3_s_dEe_355     |    11|
|84    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_391 |    11|
|85    |      A_V_18_U                         |Conv_1_28_16_3_s_dEe_356     |    11|
|86    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_390 |    11|
|87    |      A_V_19_U                         |Conv_1_28_16_3_s_dEe_357     |    11|
|88    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_389 |    11|
|89    |      A_V_20_U                         |Conv_1_28_16_3_s_dEe_358     |    11|
|90    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_388 |    11|
|91    |      A_V_21_U                         |Conv_1_28_16_3_s_dEe_359     |    11|
|92    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_387 |    11|
|93    |      A_V_22_U                         |Conv_1_28_16_3_s_dEe_360     |    11|
|94    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_386 |    11|
|95    |      A_V_23_U                         |Conv_1_28_16_3_s_dEe_361     |    11|
|96    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_385 |    11|
|97    |      A_V_24_U                         |Conv_1_28_16_3_s_dEe_362     |    11|
|98    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_384 |    11|
|99    |      A_V_25_U                         |Conv_1_28_16_3_s_dEe_363     |    11|
|100   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_383 |    11|
|101   |      A_V_26_U                         |Conv_1_28_16_3_s_dEe_364     |    11|
|102   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_382 |    11|
|103   |      A_V_27_U                         |Conv_1_28_16_3_s_dEe_365     |    11|
|104   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_381 |    11|
|105   |      A_V_287_U                        |Conv_1_28_16_3_s_dEe_366     |    11|
|106   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_380 |    11|
|107   |      A_V_388_U                        |Conv_1_28_16_3_s_dEe_367     |    11|
|108   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_379 |    11|
|109   |      A_V_489_U                        |Conv_1_28_16_3_s_dEe_368     |    11|
|110   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_378 |    11|
|111   |      A_V_5_U                          |Conv_1_28_16_3_s_dEe_369     |    11|
|112   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_377 |    11|
|113   |      A_V_6_U                          |Conv_1_28_16_3_s_dEe_370     |    11|
|114   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_376 |    11|
|115   |      A_V_7_U                          |Conv_1_28_16_3_s_dEe_371     |    11|
|116   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_375 |    11|
|117   |      A_V_8_U                          |Conv_1_28_16_3_s_dEe_372     |    11|
|118   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_374 |    11|
|119   |      A_V_9_U                          |Conv_1_28_16_3_s_dEe_373     |    11|
|120   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram     |    11|
|121   |      cnn_mux_285_8_1_1_U10            |cnn_mux_285_8_1_1            |    88|
|122   |    FC_1152_128_U0                     |FC_1152_128_s                |  3167|
|123   |      A_V_2_0_U                        |FC_1152_128_s_A_VbGp_61      |    11|
|124   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_346 |    11|
|125   |      A_V_2_10_U                       |FC_1152_128_s_A_VbGp_62      |    11|
|126   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_345 |    11|
|127   |      A_V_2_11_U                       |FC_1152_128_s_A_VbGp_63      |    11|
|128   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_344 |    11|
|129   |      A_V_2_12_U                       |FC_1152_128_s_A_VbGp_64      |    11|
|130   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_343 |    11|
|131   |      A_V_2_13_U                       |FC_1152_128_s_A_VbGp_65      |    11|
|132   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_342 |    11|
|133   |      A_V_2_14_U                       |FC_1152_128_s_A_VbGp_66      |    11|
|134   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_341 |    11|
|135   |      A_V_2_15_U                       |FC_1152_128_s_A_VbGp_67      |    11|
|136   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_340 |    11|
|137   |      A_V_2_16_U                       |FC_1152_128_s_A_VbGp_68      |    12|
|138   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_339 |    12|
|139   |      A_V_2_17_U                       |FC_1152_128_s_A_VbGp_69      |    12|
|140   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_338 |    12|
|141   |      A_V_2_18_U                       |FC_1152_128_s_A_VbGp_70      |    12|
|142   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_337 |    12|
|143   |      A_V_2_19_U                       |FC_1152_128_s_A_VbGp_71      |    12|
|144   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_336 |    12|
|145   |      A_V_2_1_U                        |FC_1152_128_s_A_VbGp_72      |    11|
|146   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_335 |    11|
|147   |      A_V_2_20_U                       |FC_1152_128_s_A_VbGp_73      |    11|
|148   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_334 |    11|
|149   |      A_V_2_21_U                       |FC_1152_128_s_A_VbGp_74      |    11|
|150   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_333 |    11|
|151   |      A_V_2_22_U                       |FC_1152_128_s_A_VbGp_75      |    11|
|152   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_332 |    11|
|153   |      A_V_2_23_U                       |FC_1152_128_s_A_VbGp_76      |    11|
|154   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_331 |    11|
|155   |      A_V_2_24_U                       |FC_1152_128_s_A_VbGp_77      |    12|
|156   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_330 |    12|
|157   |      A_V_2_25_U                       |FC_1152_128_s_A_VbGp_78      |    12|
|158   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_329 |    12|
|159   |      A_V_2_26_U                       |FC_1152_128_s_A_VbGp_79      |    12|
|160   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_328 |    12|
|161   |      A_V_2_27_U                       |FC_1152_128_s_A_VbGp_80      |    12|
|162   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_327 |    12|
|163   |      A_V_2_28_U                       |FC_1152_128_s_A_VbGp_81      |    11|
|164   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_326 |    11|
|165   |      A_V_2_29_U                       |FC_1152_128_s_A_VbGp_82      |    11|
|166   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_325 |    11|
|167   |      A_V_2_2_U                        |FC_1152_128_s_A_VbGp_83      |    11|
|168   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_324 |    11|
|169   |      A_V_2_30_U                       |FC_1152_128_s_A_VbGp_84      |    11|
|170   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_323 |    11|
|171   |      A_V_2_31_U                       |FC_1152_128_s_A_VbGp_85      |    11|
|172   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_322 |    11|
|173   |      A_V_2_32_U                       |FC_1152_128_s_A_VbGp_86      |    11|
|174   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_321 |    11|
|175   |      A_V_2_33_U                       |FC_1152_128_s_A_VbGp_87      |    11|
|176   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_320 |    11|
|177   |      A_V_2_34_U                       |FC_1152_128_s_A_VbGp_88      |    11|
|178   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_319 |    11|
|179   |      A_V_2_35_U                       |FC_1152_128_s_A_VbGp_89      |    11|
|180   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_318 |    11|
|181   |      A_V_2_36_U                       |FC_1152_128_s_A_VbGp_90      |    11|
|182   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_317 |    11|
|183   |      A_V_2_37_U                       |FC_1152_128_s_A_VbGp_91      |    11|
|184   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_316 |    11|
|185   |      A_V_2_38_U                       |FC_1152_128_s_A_VbGp_92      |    11|
|186   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_315 |    11|
|187   |      A_V_2_39_U                       |FC_1152_128_s_A_VbGp_93      |    11|
|188   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_314 |    11|
|189   |      A_V_2_3_U                        |FC_1152_128_s_A_VbGp_94      |    11|
|190   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_313 |    11|
|191   |      A_V_2_40_U                       |FC_1152_128_s_A_VbGp_95      |    11|
|192   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_312 |    11|
|193   |      A_V_2_41_U                       |FC_1152_128_s_A_VbGp_96      |    11|
|194   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_311 |    11|
|195   |      A_V_2_42_U                       |FC_1152_128_s_A_VbGp_97      |    11|
|196   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_310 |    11|
|197   |      A_V_2_43_U                       |FC_1152_128_s_A_VbGp_98      |    11|
|198   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_309 |    11|
|199   |      A_V_2_44_U                       |FC_1152_128_s_A_VbGp_99      |    11|
|200   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_308 |    11|
|201   |      A_V_2_45_U                       |FC_1152_128_s_A_VbGp_100     |    11|
|202   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_307 |    11|
|203   |      A_V_2_46_U                       |FC_1152_128_s_A_VbGp_101     |    11|
|204   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_306 |    11|
|205   |      A_V_2_47_U                       |FC_1152_128_s_A_VbGp_102     |    11|
|206   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_305 |    11|
|207   |      A_V_2_48_U                       |FC_1152_128_s_A_VbGp_103     |    11|
|208   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_304 |    11|
|209   |      A_V_2_49_U                       |FC_1152_128_s_A_VbGp_104     |    11|
|210   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_303 |    11|
|211   |      A_V_2_4_U                        |FC_1152_128_s_A_VbGp_105     |    11|
|212   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_302 |    11|
|213   |      A_V_2_50_U                       |FC_1152_128_s_A_VbGp_106     |    11|
|214   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_301 |    11|
|215   |      A_V_2_51_U                       |FC_1152_128_s_A_VbGp_107     |    11|
|216   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_300 |    11|
|217   |      A_V_2_52_U                       |FC_1152_128_s_A_VbGp_108     |    11|
|218   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_299 |    11|
|219   |      A_V_2_53_U                       |FC_1152_128_s_A_VbGp_109     |    11|
|220   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_298 |    11|
|221   |      A_V_2_54_U                       |FC_1152_128_s_A_VbGp_110     |    11|
|222   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_297 |    11|
|223   |      A_V_2_55_U                       |FC_1152_128_s_A_VbGp_111     |    11|
|224   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_296 |    11|
|225   |      A_V_2_56_U                       |FC_1152_128_s_A_VbGp_112     |    11|
|226   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_295 |    11|
|227   |      A_V_2_57_U                       |FC_1152_128_s_A_VbGp_113     |    11|
|228   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_294 |    11|
|229   |      A_V_2_58_U                       |FC_1152_128_s_A_VbGp_114     |    11|
|230   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_293 |    11|
|231   |      A_V_2_59_U                       |FC_1152_128_s_A_VbGp_115     |    11|
|232   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_292 |    11|
|233   |      A_V_2_5_U                        |FC_1152_128_s_A_VbGp_116     |    11|
|234   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_291 |    11|
|235   |      A_V_2_60_U                       |FC_1152_128_s_A_VbGp_117     |    11|
|236   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_290 |    11|
|237   |      A_V_2_61_U                       |FC_1152_128_s_A_VbGp_118     |    11|
|238   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_289 |    11|
|239   |      A_V_2_62_U                       |FC_1152_128_s_A_VbGp_119     |    11|
|240   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_288 |    11|
|241   |      A_V_2_63_U                       |FC_1152_128_s_A_VbGp_120     |    11|
|242   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_287 |    11|
|243   |      A_V_2_64_U                       |FC_1152_128_s_A_VbGp_121     |    13|
|244   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_286 |    13|
|245   |      A_V_2_65_U                       |FC_1152_128_s_A_VbGp_122     |    11|
|246   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_285 |    11|
|247   |      A_V_2_66_U                       |FC_1152_128_s_A_VbGp_123     |    11|
|248   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_284 |    11|
|249   |      A_V_2_67_U                       |FC_1152_128_s_A_VbGp_124     |    11|
|250   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_283 |    11|
|251   |      A_V_2_68_U                       |FC_1152_128_s_A_VbGp_125     |    12|
|252   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_282 |    12|
|253   |      A_V_2_69_U                       |FC_1152_128_s_A_VbGp_126     |    11|
|254   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_281 |    11|
|255   |      A_V_2_6_U                        |FC_1152_128_s_A_VbGp_127     |    11|
|256   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_280 |    11|
|257   |      A_V_2_70_U                       |FC_1152_128_s_A_VbGp_128     |    11|
|258   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_279 |    11|
|259   |      A_V_2_71_U                       |FC_1152_128_s_A_VbGp_129     |    13|
|260   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_278 |    13|
|261   |      A_V_2_7_U                        |FC_1152_128_s_A_VbGp_130     |    11|
|262   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_277 |    11|
|263   |      A_V_2_8_U                        |FC_1152_128_s_A_VbGp_131     |    11|
|264   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_276 |    11|
|265   |      A_V_2_9_U                        |FC_1152_128_s_A_VbGp_132     |    11|
|266   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_275 |    11|
|267   |      B_V_2_0_U                        |FC_1152_128_s_B_VcQA         |     5|
|268   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_274 |     5|
|269   |      B_V_2_10_U                       |FC_1152_128_s_B_VcQA_133     |     2|
|270   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_273 |     2|
|271   |      B_V_2_11_U                       |FC_1152_128_s_B_VcQA_134     |    18|
|272   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_272 |    18|
|273   |      B_V_2_12_U                       |FC_1152_128_s_B_VcQA_135     |     4|
|274   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_271 |     4|
|275   |      B_V_2_13_U                       |FC_1152_128_s_B_VcQA_136     |     2|
|276   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_270 |     2|
|277   |      B_V_2_14_U                       |FC_1152_128_s_B_VcQA_137     |     2|
|278   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_269 |     2|
|279   |      B_V_2_15_U                       |FC_1152_128_s_B_VcQA_138     |    10|
|280   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_268 |    10|
|281   |      B_V_2_16_U                       |FC_1152_128_s_B_VcQA_139     |     3|
|282   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_267 |     3|
|283   |      B_V_2_17_U                       |FC_1152_128_s_B_VcQA_140     |     3|
|284   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_266 |     3|
|285   |      B_V_2_18_U                       |FC_1152_128_s_B_VcQA_141     |     3|
|286   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_265 |     3|
|287   |      B_V_2_19_U                       |FC_1152_128_s_B_VcQA_142     |    28|
|288   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_264 |    28|
|289   |      B_V_2_1_U                        |FC_1152_128_s_B_VcQA_143     |     2|
|290   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_263 |     2|
|291   |      B_V_2_20_U                       |FC_1152_128_s_B_VcQA_144     |     2|
|292   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_262 |     2|
|293   |      B_V_2_21_U                       |FC_1152_128_s_B_VcQA_145     |     2|
|294   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_261 |     2|
|295   |      B_V_2_22_U                       |FC_1152_128_s_B_VcQA_146     |     4|
|296   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_260 |     4|
|297   |      B_V_2_23_U                       |FC_1152_128_s_B_VcQA_147     |    10|
|298   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_259 |    10|
|299   |      B_V_2_24_U                       |FC_1152_128_s_B_VcQA_148     |     3|
|300   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_258 |     3|
|301   |      B_V_2_25_U                       |FC_1152_128_s_B_VcQA_149     |     3|
|302   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_257 |     3|
|303   |      B_V_2_26_U                       |FC_1152_128_s_B_VcQA_150     |     3|
|304   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_256 |     3|
|305   |      B_V_2_27_U                       |FC_1152_128_s_B_VcQA_151     |    20|
|306   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_255 |    20|
|307   |      B_V_2_28_U                       |FC_1152_128_s_B_VcQA_152     |     2|
|308   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_254 |     2|
|309   |      B_V_2_29_U                       |FC_1152_128_s_B_VcQA_153     |     2|
|310   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_253 |     2|
|311   |      B_V_2_2_U                        |FC_1152_128_s_B_VcQA_154     |     4|
|312   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_252 |     4|
|313   |      B_V_2_30_U                       |FC_1152_128_s_B_VcQA_155     |     2|
|314   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_251 |     2|
|315   |      B_V_2_31_U                       |FC_1152_128_s_B_VcQA_156     |    10|
|316   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_250 |    10|
|317   |      B_V_2_32_U                       |FC_1152_128_s_B_VcQA_157     |     4|
|318   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_249 |     4|
|319   |      B_V_2_33_U                       |FC_1152_128_s_B_VcQA_158     |     2|
|320   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_248 |     2|
|321   |      B_V_2_34_U                       |FC_1152_128_s_B_VcQA_159     |     2|
|322   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_247 |     2|
|323   |      B_V_2_35_U                       |FC_1152_128_s_B_VcQA_160     |    26|
|324   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_246 |    26|
|325   |      B_V_2_36_U                       |FC_1152_128_s_B_VcQA_161     |     2|
|326   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_245 |     2|
|327   |      B_V_2_37_U                       |FC_1152_128_s_B_VcQA_162     |     2|
|328   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_244 |     2|
|329   |      B_V_2_38_U                       |FC_1152_128_s_B_VcQA_163     |     2|
|330   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_243 |     2|
|331   |      B_V_2_39_U                       |FC_1152_128_s_B_VcQA_164     |    10|
|332   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_242 |    10|
|333   |      B_V_2_3_U                        |FC_1152_128_s_B_VcQA_165     |    26|
|334   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_241 |    26|
|335   |      B_V_2_40_U                       |FC_1152_128_s_B_VcQA_166     |     2|
|336   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_240 |     2|
|337   |      B_V_2_41_U                       |FC_1152_128_s_B_VcQA_167     |     2|
|338   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_239 |     2|
|339   |      B_V_2_42_U                       |FC_1152_128_s_B_VcQA_168     |     4|
|340   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_238 |     4|
|341   |      B_V_2_43_U                       |FC_1152_128_s_B_VcQA_169     |    18|
|342   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_237 |    18|
|343   |      B_V_2_44_U                       |FC_1152_128_s_B_VcQA_170     |     2|
|344   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_236 |     2|
|345   |      B_V_2_45_U                       |FC_1152_128_s_B_VcQA_171     |     2|
|346   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_235 |     2|
|347   |      B_V_2_46_U                       |FC_1152_128_s_B_VcQA_172     |     2|
|348   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_234 |     2|
|349   |      B_V_2_47_U                       |FC_1152_128_s_B_VcQA_173     |    10|
|350   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_233 |    10|
|351   |      B_V_2_48_U                       |FC_1152_128_s_B_VcQA_174     |     2|
|352   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_232 |     2|
|353   |      B_V_2_49_U                       |FC_1152_128_s_B_VcQA_175     |     2|
|354   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_231 |     2|
|355   |      B_V_2_4_U                        |FC_1152_128_s_B_VcQA_176     |     2|
|356   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_230 |     2|
|357   |      B_V_2_50_U                       |FC_1152_128_s_B_VcQA_177     |     2|
|358   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_229 |     2|
|359   |      B_V_2_51_U                       |FC_1152_128_s_B_VcQA_178     |    34|
|360   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_228 |    34|
|361   |      B_V_2_52_U                       |FC_1152_128_s_B_VcQA_179     |     4|
|362   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_227 |     4|
|363   |      B_V_2_53_U                       |FC_1152_128_s_B_VcQA_180     |     2|
|364   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_226 |     2|
|365   |      B_V_2_54_U                       |FC_1152_128_s_B_VcQA_181     |     2|
|366   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_225 |     2|
|367   |      B_V_2_55_U                       |FC_1152_128_s_B_VcQA_182     |    10|
|368   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_224 |    10|
|369   |      B_V_2_56_U                       |FC_1152_128_s_B_VcQA_183     |     2|
|370   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_223 |     2|
|371   |      B_V_2_57_U                       |FC_1152_128_s_B_VcQA_184     |     2|
|372   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_222 |     2|
|373   |      B_V_2_58_U                       |FC_1152_128_s_B_VcQA_185     |     2|
|374   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_221 |     2|
|375   |      B_V_2_59_U                       |FC_1152_128_s_B_VcQA_186     |    18|
|376   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_220 |    18|
|377   |      B_V_2_5_U                        |FC_1152_128_s_B_VcQA_187     |     2|
|378   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_219 |     2|
|379   |      B_V_2_60_U                       |FC_1152_128_s_B_VcQA_188     |     2|
|380   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_218 |     2|
|381   |      B_V_2_61_U                       |FC_1152_128_s_B_VcQA_189     |     2|
|382   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_217 |     2|
|383   |      B_V_2_62_U                       |FC_1152_128_s_B_VcQA_190     |     4|
|384   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_216 |     4|
|385   |      B_V_2_63_U                       |FC_1152_128_s_B_VcQA_191     |    10|
|386   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_215 |    10|
|387   |      B_V_2_64_U                       |FC_1152_128_s_B_VcQA_192     |     3|
|388   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_214 |     3|
|389   |      B_V_2_65_U                       |FC_1152_128_s_B_VcQA_193     |     2|
|390   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_213 |     2|
|391   |      B_V_2_66_U                       |FC_1152_128_s_B_VcQA_194     |     2|
|392   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_212 |     2|
|393   |      B_V_2_67_U                       |FC_1152_128_s_B_VcQA_195     |    10|
|394   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_211 |    10|
|395   |      B_V_2_68_U                       |FC_1152_128_s_B_VcQA_196     |     3|
|396   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_210 |     3|
|397   |      B_V_2_69_U                       |FC_1152_128_s_B_VcQA_197     |     2|
|398   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_209 |     2|
|399   |      B_V_2_6_U                        |FC_1152_128_s_B_VcQA_198     |     2|
|400   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_208 |     2|
|401   |      B_V_2_70_U                       |FC_1152_128_s_B_VcQA_199     |     2|
|402   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_207 |     2|
|403   |      B_V_2_71_U                       |FC_1152_128_s_B_VcQA_200     |    21|
|404   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_206 |    21|
|405   |      B_V_2_7_U                        |FC_1152_128_s_B_VcQA_201     |    10|
|406   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_205 |    10|
|407   |      B_V_2_8_U                        |FC_1152_128_s_B_VcQA_202     |     2|
|408   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram_204 |     2|
|409   |      B_V_2_9_U                        |FC_1152_128_s_B_VcQA_203     |     2|
|410   |        FC_1152_128_s_B_VcQA_ram_U     |FC_1152_128_s_B_VcQA_ram     |     2|
|411   |    FC_128_10_U0                       |FC_128_10_s                  |   997|
|412   |      A_V_3_0_U                        |FC_1152_128_s_A_VbGp         |    12|
|413   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_60  |    12|
|414   |      A_V_3_1_U                        |FC_1152_128_s_A_VbGp_47      |    11|
|415   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_59  |    11|
|416   |      A_V_3_2_U                        |FC_1152_128_s_A_VbGp_48      |    11|
|417   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_58  |    11|
|418   |      A_V_3_3_U                        |FC_1152_128_s_A_VbGp_49      |    11|
|419   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_57  |    11|
|420   |      A_V_3_4_U                        |FC_1152_128_s_A_VbGp_50      |    11|
|421   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_56  |    11|
|422   |      A_V_3_5_U                        |FC_1152_128_s_A_VbGp_51      |    12|
|423   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_55  |    12|
|424   |      A_V_3_6_U                        |FC_1152_128_s_A_VbGp_52      |    11|
|425   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram_54  |    11|
|426   |      A_V_3_7_U                        |FC_1152_128_s_A_VbGp_53      |    11|
|427   |        FC_1152_128_s_A_VbGp_ram_U     |FC_1152_128_s_A_VbGp_ram     |    11|
|428   |    Pool_32_24_4_U0                    |Pool_32_24_4_s               |  1605|
|429   |      A_V_4_0_U                        |Pool_32_24_4_s_A_bck         |     2|
|430   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_46  |     2|
|431   |      A_V_4_10_U                       |Pool_32_24_4_s_A_bck_1       |     2|
|432   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_45  |     2|
|433   |      A_V_4_11_U                       |Pool_32_24_4_s_A_bck_2       |    34|
|434   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_44  |    34|
|435   |      A_V_4_12_U                       |Pool_32_24_4_s_A_bck_3       |     2|
|436   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_43  |     2|
|437   |      A_V_4_13_U                       |Pool_32_24_4_s_A_bck_4       |     3|
|438   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_42  |     3|
|439   |      A_V_4_14_U                       |Pool_32_24_4_s_A_bck_5       |     2|
|440   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_41  |     2|
|441   |      A_V_4_15_U                       |Pool_32_24_4_s_A_bck_6       |    18|
|442   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_40  |    18|
|443   |      A_V_4_16_U                       |Pool_32_24_4_s_A_bck_7       |     2|
|444   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_39  |     2|
|445   |      A_V_4_17_U                       |Pool_32_24_4_s_A_bck_8       |     3|
|446   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_38  |     3|
|447   |      A_V_4_18_U                       |Pool_32_24_4_s_A_bck_9       |     2|
|448   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_37  |     2|
|449   |      A_V_4_19_U                       |Pool_32_24_4_s_A_bck_10      |    50|
|450   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_36  |    50|
|451   |      A_V_4_1_U                        |Pool_32_24_4_s_A_bck_11      |     3|
|452   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_35  |     3|
|453   |      A_V_4_20_U                       |Pool_32_24_4_s_A_bck_12      |     2|
|454   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_34  |     2|
|455   |      A_V_4_21_U                       |Pool_32_24_4_s_A_bck_13      |     3|
|456   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_33  |     3|
|457   |      A_V_4_22_U                       |Pool_32_24_4_s_A_bck_14      |     2|
|458   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_32  |     2|
|459   |      A_V_4_23_U                       |Pool_32_24_4_s_A_bck_15      |    33|
|460   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_31  |    33|
|461   |      A_V_4_2_U                        |Pool_32_24_4_s_A_bck_16      |     3|
|462   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_30  |     3|
|463   |      A_V_4_3_U                        |Pool_32_24_4_s_A_bck_17      |    35|
|464   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_29  |    35|
|465   |      A_V_4_4_U                        |Pool_32_24_4_s_A_bck_18      |     2|
|466   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_28  |     2|
|467   |      A_V_4_5_U                        |Pool_32_24_4_s_A_bck_19      |     3|
|468   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_27  |     3|
|469   |      A_V_4_6_U                        |Pool_32_24_4_s_A_bck_20      |     2|
|470   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_26  |     2|
|471   |      A_V_4_7_U                        |Pool_32_24_4_s_A_bck_21      |    18|
|472   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_25  |    18|
|473   |      A_V_4_8_U                        |Pool_32_24_4_s_A_bck_22      |     2|
|474   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_24  |     2|
|475   |      A_V_4_9_U                        |Pool_32_24_4_s_A_bck_23      |     3|
|476   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram     |     3|
|477   |      cnn_urem_10ns_6nsbAo_U28         |cnn_urem_10ns_6nsbAo         |   169|
|478   |        cnn_urem_10ns_6nsbAo_div_U     |cnn_urem_10ns_6nsbAo_div     |   169|
|479   |          cnn_urem_10ns_6nsbAo_div_u_0 |cnn_urem_10ns_6nsbAo_div_u   |   159|
|480   |      cnn_urem_11ns_6nsbBo_U29         |cnn_urem_11ns_6nsbBo         |    95|
|481   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div     |    95|
|482   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u   |    74|
|483   |      cnn_urem_13ns_6nsbCo_U31         |cnn_urem_13ns_6nsbCo         |   202|
|484   |        cnn_urem_13ns_6nsbCo_div_U     |cnn_urem_13ns_6nsbCo_div     |   202|
|485   |          cnn_urem_13ns_6nsbCo_div_u_0 |cnn_urem_13ns_6nsbCo_div_u   |   192|
|486   |    connect_0_V_V_U                    |fifo_w8_d1000_A              |   120|
|487   |    connect_1_V_V_U                    |fifo_w8_d15000_A             |   137|
|488   |    connect_2_V_V_U                    |fifo_w8_d20000_A             |   184|
|489   |    connect_3_V_V_U                    |fifo_w8_d2000_A              |   129|
|490   |    connect_4_V_V_U                    |fifo_w8_d1000_A_0            |   123|
|491   |    connect_5_V_V_U                    |fifo_w8_d500_A               |   114|
|492   |    start_for_AXI_DMAd5N_U             |start_for_AXI_DMAd5N         |    10|
|493   |    start_for_Conv_16d1M_U             |start_for_Conv_16d1M         |    10|
|494   |    start_for_Conv_1_d0M_U             |start_for_Conv_1_d0M         |    10|
|495   |    start_for_FC_1152d3M_U             |start_for_FC_1152d3M         |    11|
|496   |    start_for_FC_128_d4N_U             |start_for_FC_128_d4N         |    10|
|497   |    start_for_Pool_32d2M_U             |start_for_Pool_32d2M         |    10|
+------+---------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:05 ; elapsed = 00:03:30 . Memory (MB): peak = 1367.781 ; gain = 1013.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 708 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:37 ; elapsed = 00:03:00 . Memory (MB): peak = 1367.781 ; gain = 618.414
Synthesis Optimization Complete : Time (s): cpu = 00:03:06 ; elapsed = 00:03:30 . Memory (MB): peak = 1367.781 ; gain = 1013.816
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2081 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1048 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 624 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 216 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 208 instances

INFO: [Common 17-83] Releasing license: Synthesis
678 Infos, 437 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:19 ; elapsed = 00:03:49 . Memory (MB): peak = 1367.781 ; gain = 1025.285
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/system_cnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1367.781 ; gain = 0.000
