-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Block_Mat_exit421_pr is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    rows : IN STD_LOGIC_VECTOR (31 downto 0);
    cols : IN STD_LOGIC_VECTOR (31 downto 0);
    low_threshold : IN STD_LOGIC_VECTOR (31 downto 0);
    high_threshold : IN STD_LOGIC_VECTOR (31 downto 0);
    src_rows_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    src_rows_V_out_full_n : IN STD_LOGIC;
    src_rows_V_out_write : OUT STD_LOGIC;
    src_cols_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    src_cols_V_out_full_n : IN STD_LOGIC;
    src_cols_V_out_write : OUT STD_LOGIC;
    dst_rows_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_rows_V_out_full_n : IN STD_LOGIC;
    dst_rows_V_out_write : OUT STD_LOGIC;
    dst_cols_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_cols_V_out_full_n : IN STD_LOGIC;
    dst_cols_V_out_write : OUT STD_LOGIC;
    src_bw_rows_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    src_bw_rows_V_out_full_n : IN STD_LOGIC;
    src_bw_rows_V_out_write : OUT STD_LOGIC;
    src_bw_cols_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    src_bw_cols_V_out_full_n : IN STD_LOGIC;
    src_bw_cols_V_out_write : OUT STD_LOGIC;
    src1_rows_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    src1_rows_V_out_full_n : IN STD_LOGIC;
    src1_rows_V_out_write : OUT STD_LOGIC;
    src1_cols_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    src1_cols_V_out_full_n : IN STD_LOGIC;
    src1_cols_V_out_write : OUT STD_LOGIC;
    src2_rows_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    src2_rows_V_out_full_n : IN STD_LOGIC;
    src2_rows_V_out_write : OUT STD_LOGIC;
    src2_cols_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    src2_cols_V_out_full_n : IN STD_LOGIC;
    src2_cols_V_out_write : OUT STD_LOGIC;
    sobel_gx_rows_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    sobel_gx_rows_V_out_full_n : IN STD_LOGIC;
    sobel_gx_rows_V_out_write : OUT STD_LOGIC;
    sobel_gx_cols_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    sobel_gx_cols_V_out_full_n : IN STD_LOGIC;
    sobel_gx_cols_V_out_write : OUT STD_LOGIC;
    grad_gd_rows_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    grad_gd_rows_V_out_full_n : IN STD_LOGIC;
    grad_gd_rows_V_out_write : OUT STD_LOGIC;
    grad_gd_cols_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    grad_gd_cols_V_out_full_n : IN STD_LOGIC;
    grad_gd_cols_V_out_write : OUT STD_LOGIC;
    suppressed_rows_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    suppressed_rows_V_out_full_n : IN STD_LOGIC;
    suppressed_rows_V_out_write : OUT STD_LOGIC;
    suppressed_cols_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    suppressed_cols_V_out_full_n : IN STD_LOGIC;
    suppressed_cols_V_out_write : OUT STD_LOGIC;
    canny_edges_rows_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    canny_edges_rows_V_out_full_n : IN STD_LOGIC;
    canny_edges_rows_V_out_write : OUT STD_LOGIC;
    canny_edges_cols_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    canny_edges_cols_V_out_full_n : IN STD_LOGIC;
    canny_edges_cols_V_out_write : OUT STD_LOGIC;
    low_threshold_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    low_threshold_out_full_n : IN STD_LOGIC;
    low_threshold_out_write : OUT STD_LOGIC;
    high_threshold_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    high_threshold_out_full_n : IN STD_LOGIC;
    high_threshold_out_write : OUT STD_LOGIC );
end;


architecture behav of Block_Mat_exit421_pr is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal src_rows_V_out_blk_n : STD_LOGIC;
    signal src_cols_V_out_blk_n : STD_LOGIC;
    signal dst_rows_V_out_blk_n : STD_LOGIC;
    signal dst_cols_V_out_blk_n : STD_LOGIC;
    signal src_bw_rows_V_out_blk_n : STD_LOGIC;
    signal src_bw_cols_V_out_blk_n : STD_LOGIC;
    signal src1_rows_V_out_blk_n : STD_LOGIC;
    signal src1_cols_V_out_blk_n : STD_LOGIC;
    signal src2_rows_V_out_blk_n : STD_LOGIC;
    signal src2_cols_V_out_blk_n : STD_LOGIC;
    signal sobel_gx_rows_V_out_blk_n : STD_LOGIC;
    signal sobel_gx_cols_V_out_blk_n : STD_LOGIC;
    signal grad_gd_rows_V_out_blk_n : STD_LOGIC;
    signal grad_gd_cols_V_out_blk_n : STD_LOGIC;
    signal suppressed_rows_V_out_blk_n : STD_LOGIC;
    signal suppressed_cols_V_out_blk_n : STD_LOGIC;
    signal canny_edges_rows_V_out_blk_n : STD_LOGIC;
    signal canny_edges_cols_V_out_blk_n : STD_LOGIC;
    signal low_threshold_out_blk_n : STD_LOGIC;
    signal high_threshold_out_blk_n : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((suppressed_rows_V_out_full_n = ap_const_logic_0) or (grad_gd_cols_V_out_full_n = ap_const_logic_0) or (grad_gd_rows_V_out_full_n = ap_const_logic_0) or (sobel_gx_cols_V_out_full_n = ap_const_logic_0) or (sobel_gx_rows_V_out_full_n = ap_const_logic_0) or (src2_cols_V_out_full_n = ap_const_logic_0) or (src2_rows_V_out_full_n = ap_const_logic_0) or (src1_cols_V_out_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (src1_rows_V_out_full_n = ap_const_logic_0) or (src_bw_cols_V_out_full_n = ap_const_logic_0) or (src_bw_rows_V_out_full_n = ap_const_logic_0) or (dst_cols_V_out_full_n = ap_const_logic_0) or (dst_rows_V_out_full_n = ap_const_logic_0) or (src_cols_V_out_full_n = ap_const_logic_0) or (src_rows_V_out_full_n = ap_const_logic_0) or (high_threshold_out_full_n = ap_const_logic_0) or (low_threshold_out_full_n = ap_const_logic_0) or (canny_edges_cols_V_out_full_n = ap_const_logic_0) or (canny_edges_rows_V_out_full_n = ap_const_logic_0) or (suppressed_cols_V_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, src_rows_V_out_full_n, src_cols_V_out_full_n, dst_rows_V_out_full_n, dst_cols_V_out_full_n, src_bw_rows_V_out_full_n, src_bw_cols_V_out_full_n, src1_rows_V_out_full_n, src1_cols_V_out_full_n, src2_rows_V_out_full_n, src2_cols_V_out_full_n, sobel_gx_rows_V_out_full_n, sobel_gx_cols_V_out_full_n, grad_gd_rows_V_out_full_n, grad_gd_cols_V_out_full_n, suppressed_rows_V_out_full_n, suppressed_cols_V_out_full_n, canny_edges_rows_V_out_full_n, canny_edges_cols_V_out_full_n, low_threshold_out_full_n, high_threshold_out_full_n)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_block_state1_assign_proc : process(real_start, ap_done_reg, src_rows_V_out_full_n, src_cols_V_out_full_n, dst_rows_V_out_full_n, dst_cols_V_out_full_n, src_bw_rows_V_out_full_n, src_bw_cols_V_out_full_n, src1_rows_V_out_full_n, src1_cols_V_out_full_n, src2_rows_V_out_full_n, src2_cols_V_out_full_n, sobel_gx_rows_V_out_full_n, sobel_gx_cols_V_out_full_n, grad_gd_rows_V_out_full_n, grad_gd_cols_V_out_full_n, suppressed_rows_V_out_full_n, suppressed_cols_V_out_full_n, canny_edges_rows_V_out_full_n, canny_edges_cols_V_out_full_n, low_threshold_out_full_n, high_threshold_out_full_n)
    begin
                ap_block_state1 <= ((suppressed_rows_V_out_full_n = ap_const_logic_0) or (grad_gd_cols_V_out_full_n = ap_const_logic_0) or (grad_gd_rows_V_out_full_n = ap_const_logic_0) or (sobel_gx_cols_V_out_full_n = ap_const_logic_0) or (sobel_gx_rows_V_out_full_n = ap_const_logic_0) or (src2_cols_V_out_full_n = ap_const_logic_0) or (src2_rows_V_out_full_n = ap_const_logic_0) or (src1_cols_V_out_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (src1_rows_V_out_full_n = ap_const_logic_0) or (src_bw_cols_V_out_full_n = ap_const_logic_0) or (src_bw_rows_V_out_full_n = ap_const_logic_0) or (dst_cols_V_out_full_n = ap_const_logic_0) or (dst_rows_V_out_full_n = ap_const_logic_0) or (src_cols_V_out_full_n = ap_const_logic_0) or (src_rows_V_out_full_n = ap_const_logic_0) or (high_threshold_out_full_n = ap_const_logic_0) or (low_threshold_out_full_n = ap_const_logic_0) or (canny_edges_cols_V_out_full_n = ap_const_logic_0) or (canny_edges_rows_V_out_full_n = ap_const_logic_0) or (suppressed_cols_V_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_out_full_n, src_cols_V_out_full_n, dst_rows_V_out_full_n, dst_cols_V_out_full_n, src_bw_rows_V_out_full_n, src_bw_cols_V_out_full_n, src1_rows_V_out_full_n, src1_cols_V_out_full_n, src2_rows_V_out_full_n, src2_cols_V_out_full_n, sobel_gx_rows_V_out_full_n, sobel_gx_cols_V_out_full_n, grad_gd_rows_V_out_full_n, grad_gd_cols_V_out_full_n, suppressed_rows_V_out_full_n, suppressed_cols_V_out_full_n, canny_edges_rows_V_out_full_n, canny_edges_cols_V_out_full_n, low_threshold_out_full_n, high_threshold_out_full_n)
    begin
        if ((not(((suppressed_rows_V_out_full_n = ap_const_logic_0) or (grad_gd_cols_V_out_full_n = ap_const_logic_0) or (grad_gd_rows_V_out_full_n = ap_const_logic_0) or (sobel_gx_cols_V_out_full_n = ap_const_logic_0) or (sobel_gx_rows_V_out_full_n = ap_const_logic_0) or (src2_cols_V_out_full_n = ap_const_logic_0) or (src2_rows_V_out_full_n = ap_const_logic_0) or (src1_cols_V_out_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (src1_rows_V_out_full_n = ap_const_logic_0) or (src_bw_cols_V_out_full_n = ap_const_logic_0) or (src_bw_rows_V_out_full_n = ap_const_logic_0) or (dst_cols_V_out_full_n = ap_const_logic_0) or (dst_rows_V_out_full_n = ap_const_logic_0) or (src_cols_V_out_full_n = ap_const_logic_0) or (src_rows_V_out_full_n = ap_const_logic_0) or (high_threshold_out_full_n = ap_const_logic_0) or (low_threshold_out_full_n = ap_const_logic_0) or (canny_edges_cols_V_out_full_n = ap_const_logic_0) or (canny_edges_rows_V_out_full_n = ap_const_logic_0) or (suppressed_cols_V_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    canny_edges_cols_V_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, canny_edges_cols_V_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            canny_edges_cols_V_out_blk_n <= canny_edges_cols_V_out_full_n;
        else 
            canny_edges_cols_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    canny_edges_cols_V_out_din <= cols;

    canny_edges_cols_V_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_out_full_n, src_cols_V_out_full_n, dst_rows_V_out_full_n, dst_cols_V_out_full_n, src_bw_rows_V_out_full_n, src_bw_cols_V_out_full_n, src1_rows_V_out_full_n, src1_cols_V_out_full_n, src2_rows_V_out_full_n, src2_cols_V_out_full_n, sobel_gx_rows_V_out_full_n, sobel_gx_cols_V_out_full_n, grad_gd_rows_V_out_full_n, grad_gd_cols_V_out_full_n, suppressed_rows_V_out_full_n, suppressed_cols_V_out_full_n, canny_edges_rows_V_out_full_n, canny_edges_cols_V_out_full_n, low_threshold_out_full_n, high_threshold_out_full_n)
    begin
        if ((not(((suppressed_rows_V_out_full_n = ap_const_logic_0) or (grad_gd_cols_V_out_full_n = ap_const_logic_0) or (grad_gd_rows_V_out_full_n = ap_const_logic_0) or (sobel_gx_cols_V_out_full_n = ap_const_logic_0) or (sobel_gx_rows_V_out_full_n = ap_const_logic_0) or (src2_cols_V_out_full_n = ap_const_logic_0) or (src2_rows_V_out_full_n = ap_const_logic_0) or (src1_cols_V_out_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (src1_rows_V_out_full_n = ap_const_logic_0) or (src_bw_cols_V_out_full_n = ap_const_logic_0) or (src_bw_rows_V_out_full_n = ap_const_logic_0) or (dst_cols_V_out_full_n = ap_const_logic_0) or (dst_rows_V_out_full_n = ap_const_logic_0) or (src_cols_V_out_full_n = ap_const_logic_0) or (src_rows_V_out_full_n = ap_const_logic_0) or (high_threshold_out_full_n = ap_const_logic_0) or (low_threshold_out_full_n = ap_const_logic_0) or (canny_edges_cols_V_out_full_n = ap_const_logic_0) or (canny_edges_rows_V_out_full_n = ap_const_logic_0) or (suppressed_cols_V_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            canny_edges_cols_V_out_write <= ap_const_logic_1;
        else 
            canny_edges_cols_V_out_write <= ap_const_logic_0;
        end if; 
    end process;


    canny_edges_rows_V_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, canny_edges_rows_V_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            canny_edges_rows_V_out_blk_n <= canny_edges_rows_V_out_full_n;
        else 
            canny_edges_rows_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    canny_edges_rows_V_out_din <= rows;

    canny_edges_rows_V_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_out_full_n, src_cols_V_out_full_n, dst_rows_V_out_full_n, dst_cols_V_out_full_n, src_bw_rows_V_out_full_n, src_bw_cols_V_out_full_n, src1_rows_V_out_full_n, src1_cols_V_out_full_n, src2_rows_V_out_full_n, src2_cols_V_out_full_n, sobel_gx_rows_V_out_full_n, sobel_gx_cols_V_out_full_n, grad_gd_rows_V_out_full_n, grad_gd_cols_V_out_full_n, suppressed_rows_V_out_full_n, suppressed_cols_V_out_full_n, canny_edges_rows_V_out_full_n, canny_edges_cols_V_out_full_n, low_threshold_out_full_n, high_threshold_out_full_n)
    begin
        if ((not(((suppressed_rows_V_out_full_n = ap_const_logic_0) or (grad_gd_cols_V_out_full_n = ap_const_logic_0) or (grad_gd_rows_V_out_full_n = ap_const_logic_0) or (sobel_gx_cols_V_out_full_n = ap_const_logic_0) or (sobel_gx_rows_V_out_full_n = ap_const_logic_0) or (src2_cols_V_out_full_n = ap_const_logic_0) or (src2_rows_V_out_full_n = ap_const_logic_0) or (src1_cols_V_out_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (src1_rows_V_out_full_n = ap_const_logic_0) or (src_bw_cols_V_out_full_n = ap_const_logic_0) or (src_bw_rows_V_out_full_n = ap_const_logic_0) or (dst_cols_V_out_full_n = ap_const_logic_0) or (dst_rows_V_out_full_n = ap_const_logic_0) or (src_cols_V_out_full_n = ap_const_logic_0) or (src_rows_V_out_full_n = ap_const_logic_0) or (high_threshold_out_full_n = ap_const_logic_0) or (low_threshold_out_full_n = ap_const_logic_0) or (canny_edges_cols_V_out_full_n = ap_const_logic_0) or (canny_edges_rows_V_out_full_n = ap_const_logic_0) or (suppressed_cols_V_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            canny_edges_rows_V_out_write <= ap_const_logic_1;
        else 
            canny_edges_rows_V_out_write <= ap_const_logic_0;
        end if; 
    end process;


    dst_cols_V_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, dst_cols_V_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            dst_cols_V_out_blk_n <= dst_cols_V_out_full_n;
        else 
            dst_cols_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_cols_V_out_din <= cols;

    dst_cols_V_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_out_full_n, src_cols_V_out_full_n, dst_rows_V_out_full_n, dst_cols_V_out_full_n, src_bw_rows_V_out_full_n, src_bw_cols_V_out_full_n, src1_rows_V_out_full_n, src1_cols_V_out_full_n, src2_rows_V_out_full_n, src2_cols_V_out_full_n, sobel_gx_rows_V_out_full_n, sobel_gx_cols_V_out_full_n, grad_gd_rows_V_out_full_n, grad_gd_cols_V_out_full_n, suppressed_rows_V_out_full_n, suppressed_cols_V_out_full_n, canny_edges_rows_V_out_full_n, canny_edges_cols_V_out_full_n, low_threshold_out_full_n, high_threshold_out_full_n)
    begin
        if ((not(((suppressed_rows_V_out_full_n = ap_const_logic_0) or (grad_gd_cols_V_out_full_n = ap_const_logic_0) or (grad_gd_rows_V_out_full_n = ap_const_logic_0) or (sobel_gx_cols_V_out_full_n = ap_const_logic_0) or (sobel_gx_rows_V_out_full_n = ap_const_logic_0) or (src2_cols_V_out_full_n = ap_const_logic_0) or (src2_rows_V_out_full_n = ap_const_logic_0) or (src1_cols_V_out_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (src1_rows_V_out_full_n = ap_const_logic_0) or (src_bw_cols_V_out_full_n = ap_const_logic_0) or (src_bw_rows_V_out_full_n = ap_const_logic_0) or (dst_cols_V_out_full_n = ap_const_logic_0) or (dst_rows_V_out_full_n = ap_const_logic_0) or (src_cols_V_out_full_n = ap_const_logic_0) or (src_rows_V_out_full_n = ap_const_logic_0) or (high_threshold_out_full_n = ap_const_logic_0) or (low_threshold_out_full_n = ap_const_logic_0) or (canny_edges_cols_V_out_full_n = ap_const_logic_0) or (canny_edges_rows_V_out_full_n = ap_const_logic_0) or (suppressed_cols_V_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            dst_cols_V_out_write <= ap_const_logic_1;
        else 
            dst_cols_V_out_write <= ap_const_logic_0;
        end if; 
    end process;


    dst_rows_V_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, dst_rows_V_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            dst_rows_V_out_blk_n <= dst_rows_V_out_full_n;
        else 
            dst_rows_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_rows_V_out_din <= rows;

    dst_rows_V_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_out_full_n, src_cols_V_out_full_n, dst_rows_V_out_full_n, dst_cols_V_out_full_n, src_bw_rows_V_out_full_n, src_bw_cols_V_out_full_n, src1_rows_V_out_full_n, src1_cols_V_out_full_n, src2_rows_V_out_full_n, src2_cols_V_out_full_n, sobel_gx_rows_V_out_full_n, sobel_gx_cols_V_out_full_n, grad_gd_rows_V_out_full_n, grad_gd_cols_V_out_full_n, suppressed_rows_V_out_full_n, suppressed_cols_V_out_full_n, canny_edges_rows_V_out_full_n, canny_edges_cols_V_out_full_n, low_threshold_out_full_n, high_threshold_out_full_n)
    begin
        if ((not(((suppressed_rows_V_out_full_n = ap_const_logic_0) or (grad_gd_cols_V_out_full_n = ap_const_logic_0) or (grad_gd_rows_V_out_full_n = ap_const_logic_0) or (sobel_gx_cols_V_out_full_n = ap_const_logic_0) or (sobel_gx_rows_V_out_full_n = ap_const_logic_0) or (src2_cols_V_out_full_n = ap_const_logic_0) or (src2_rows_V_out_full_n = ap_const_logic_0) or (src1_cols_V_out_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (src1_rows_V_out_full_n = ap_const_logic_0) or (src_bw_cols_V_out_full_n = ap_const_logic_0) or (src_bw_rows_V_out_full_n = ap_const_logic_0) or (dst_cols_V_out_full_n = ap_const_logic_0) or (dst_rows_V_out_full_n = ap_const_logic_0) or (src_cols_V_out_full_n = ap_const_logic_0) or (src_rows_V_out_full_n = ap_const_logic_0) or (high_threshold_out_full_n = ap_const_logic_0) or (low_threshold_out_full_n = ap_const_logic_0) or (canny_edges_cols_V_out_full_n = ap_const_logic_0) or (canny_edges_rows_V_out_full_n = ap_const_logic_0) or (suppressed_cols_V_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            dst_rows_V_out_write <= ap_const_logic_1;
        else 
            dst_rows_V_out_write <= ap_const_logic_0;
        end if; 
    end process;


    grad_gd_cols_V_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, grad_gd_cols_V_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grad_gd_cols_V_out_blk_n <= grad_gd_cols_V_out_full_n;
        else 
            grad_gd_cols_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_gd_cols_V_out_din <= cols;

    grad_gd_cols_V_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_out_full_n, src_cols_V_out_full_n, dst_rows_V_out_full_n, dst_cols_V_out_full_n, src_bw_rows_V_out_full_n, src_bw_cols_V_out_full_n, src1_rows_V_out_full_n, src1_cols_V_out_full_n, src2_rows_V_out_full_n, src2_cols_V_out_full_n, sobel_gx_rows_V_out_full_n, sobel_gx_cols_V_out_full_n, grad_gd_rows_V_out_full_n, grad_gd_cols_V_out_full_n, suppressed_rows_V_out_full_n, suppressed_cols_V_out_full_n, canny_edges_rows_V_out_full_n, canny_edges_cols_V_out_full_n, low_threshold_out_full_n, high_threshold_out_full_n)
    begin
        if ((not(((suppressed_rows_V_out_full_n = ap_const_logic_0) or (grad_gd_cols_V_out_full_n = ap_const_logic_0) or (grad_gd_rows_V_out_full_n = ap_const_logic_0) or (sobel_gx_cols_V_out_full_n = ap_const_logic_0) or (sobel_gx_rows_V_out_full_n = ap_const_logic_0) or (src2_cols_V_out_full_n = ap_const_logic_0) or (src2_rows_V_out_full_n = ap_const_logic_0) or (src1_cols_V_out_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (src1_rows_V_out_full_n = ap_const_logic_0) or (src_bw_cols_V_out_full_n = ap_const_logic_0) or (src_bw_rows_V_out_full_n = ap_const_logic_0) or (dst_cols_V_out_full_n = ap_const_logic_0) or (dst_rows_V_out_full_n = ap_const_logic_0) or (src_cols_V_out_full_n = ap_const_logic_0) or (src_rows_V_out_full_n = ap_const_logic_0) or (high_threshold_out_full_n = ap_const_logic_0) or (low_threshold_out_full_n = ap_const_logic_0) or (canny_edges_cols_V_out_full_n = ap_const_logic_0) or (canny_edges_rows_V_out_full_n = ap_const_logic_0) or (suppressed_cols_V_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grad_gd_cols_V_out_write <= ap_const_logic_1;
        else 
            grad_gd_cols_V_out_write <= ap_const_logic_0;
        end if; 
    end process;


    grad_gd_rows_V_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, grad_gd_rows_V_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grad_gd_rows_V_out_blk_n <= grad_gd_rows_V_out_full_n;
        else 
            grad_gd_rows_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_gd_rows_V_out_din <= rows;

    grad_gd_rows_V_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_out_full_n, src_cols_V_out_full_n, dst_rows_V_out_full_n, dst_cols_V_out_full_n, src_bw_rows_V_out_full_n, src_bw_cols_V_out_full_n, src1_rows_V_out_full_n, src1_cols_V_out_full_n, src2_rows_V_out_full_n, src2_cols_V_out_full_n, sobel_gx_rows_V_out_full_n, sobel_gx_cols_V_out_full_n, grad_gd_rows_V_out_full_n, grad_gd_cols_V_out_full_n, suppressed_rows_V_out_full_n, suppressed_cols_V_out_full_n, canny_edges_rows_V_out_full_n, canny_edges_cols_V_out_full_n, low_threshold_out_full_n, high_threshold_out_full_n)
    begin
        if ((not(((suppressed_rows_V_out_full_n = ap_const_logic_0) or (grad_gd_cols_V_out_full_n = ap_const_logic_0) or (grad_gd_rows_V_out_full_n = ap_const_logic_0) or (sobel_gx_cols_V_out_full_n = ap_const_logic_0) or (sobel_gx_rows_V_out_full_n = ap_const_logic_0) or (src2_cols_V_out_full_n = ap_const_logic_0) or (src2_rows_V_out_full_n = ap_const_logic_0) or (src1_cols_V_out_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (src1_rows_V_out_full_n = ap_const_logic_0) or (src_bw_cols_V_out_full_n = ap_const_logic_0) or (src_bw_rows_V_out_full_n = ap_const_logic_0) or (dst_cols_V_out_full_n = ap_const_logic_0) or (dst_rows_V_out_full_n = ap_const_logic_0) or (src_cols_V_out_full_n = ap_const_logic_0) or (src_rows_V_out_full_n = ap_const_logic_0) or (high_threshold_out_full_n = ap_const_logic_0) or (low_threshold_out_full_n = ap_const_logic_0) or (canny_edges_cols_V_out_full_n = ap_const_logic_0) or (canny_edges_rows_V_out_full_n = ap_const_logic_0) or (suppressed_cols_V_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grad_gd_rows_V_out_write <= ap_const_logic_1;
        else 
            grad_gd_rows_V_out_write <= ap_const_logic_0;
        end if; 
    end process;


    high_threshold_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, high_threshold_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            high_threshold_out_blk_n <= high_threshold_out_full_n;
        else 
            high_threshold_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    high_threshold_out_din <= high_threshold;

    high_threshold_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_out_full_n, src_cols_V_out_full_n, dst_rows_V_out_full_n, dst_cols_V_out_full_n, src_bw_rows_V_out_full_n, src_bw_cols_V_out_full_n, src1_rows_V_out_full_n, src1_cols_V_out_full_n, src2_rows_V_out_full_n, src2_cols_V_out_full_n, sobel_gx_rows_V_out_full_n, sobel_gx_cols_V_out_full_n, grad_gd_rows_V_out_full_n, grad_gd_cols_V_out_full_n, suppressed_rows_V_out_full_n, suppressed_cols_V_out_full_n, canny_edges_rows_V_out_full_n, canny_edges_cols_V_out_full_n, low_threshold_out_full_n, high_threshold_out_full_n)
    begin
        if ((not(((suppressed_rows_V_out_full_n = ap_const_logic_0) or (grad_gd_cols_V_out_full_n = ap_const_logic_0) or (grad_gd_rows_V_out_full_n = ap_const_logic_0) or (sobel_gx_cols_V_out_full_n = ap_const_logic_0) or (sobel_gx_rows_V_out_full_n = ap_const_logic_0) or (src2_cols_V_out_full_n = ap_const_logic_0) or (src2_rows_V_out_full_n = ap_const_logic_0) or (src1_cols_V_out_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (src1_rows_V_out_full_n = ap_const_logic_0) or (src_bw_cols_V_out_full_n = ap_const_logic_0) or (src_bw_rows_V_out_full_n = ap_const_logic_0) or (dst_cols_V_out_full_n = ap_const_logic_0) or (dst_rows_V_out_full_n = ap_const_logic_0) or (src_cols_V_out_full_n = ap_const_logic_0) or (src_rows_V_out_full_n = ap_const_logic_0) or (high_threshold_out_full_n = ap_const_logic_0) or (low_threshold_out_full_n = ap_const_logic_0) or (canny_edges_cols_V_out_full_n = ap_const_logic_0) or (canny_edges_rows_V_out_full_n = ap_const_logic_0) or (suppressed_cols_V_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            high_threshold_out_write <= ap_const_logic_1;
        else 
            high_threshold_out_write <= ap_const_logic_0;
        end if; 
    end process;


    internal_ap_ready_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_out_full_n, src_cols_V_out_full_n, dst_rows_V_out_full_n, dst_cols_V_out_full_n, src_bw_rows_V_out_full_n, src_bw_cols_V_out_full_n, src1_rows_V_out_full_n, src1_cols_V_out_full_n, src2_rows_V_out_full_n, src2_cols_V_out_full_n, sobel_gx_rows_V_out_full_n, sobel_gx_cols_V_out_full_n, grad_gd_rows_V_out_full_n, grad_gd_cols_V_out_full_n, suppressed_rows_V_out_full_n, suppressed_cols_V_out_full_n, canny_edges_rows_V_out_full_n, canny_edges_cols_V_out_full_n, low_threshold_out_full_n, high_threshold_out_full_n)
    begin
        if ((not(((suppressed_rows_V_out_full_n = ap_const_logic_0) or (grad_gd_cols_V_out_full_n = ap_const_logic_0) or (grad_gd_rows_V_out_full_n = ap_const_logic_0) or (sobel_gx_cols_V_out_full_n = ap_const_logic_0) or (sobel_gx_rows_V_out_full_n = ap_const_logic_0) or (src2_cols_V_out_full_n = ap_const_logic_0) or (src2_rows_V_out_full_n = ap_const_logic_0) or (src1_cols_V_out_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (src1_rows_V_out_full_n = ap_const_logic_0) or (src_bw_cols_V_out_full_n = ap_const_logic_0) or (src_bw_rows_V_out_full_n = ap_const_logic_0) or (dst_cols_V_out_full_n = ap_const_logic_0) or (dst_rows_V_out_full_n = ap_const_logic_0) or (src_cols_V_out_full_n = ap_const_logic_0) or (src_rows_V_out_full_n = ap_const_logic_0) or (high_threshold_out_full_n = ap_const_logic_0) or (low_threshold_out_full_n = ap_const_logic_0) or (canny_edges_cols_V_out_full_n = ap_const_logic_0) or (canny_edges_rows_V_out_full_n = ap_const_logic_0) or (suppressed_cols_V_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    low_threshold_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, low_threshold_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            low_threshold_out_blk_n <= low_threshold_out_full_n;
        else 
            low_threshold_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    low_threshold_out_din <= low_threshold;

    low_threshold_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_out_full_n, src_cols_V_out_full_n, dst_rows_V_out_full_n, dst_cols_V_out_full_n, src_bw_rows_V_out_full_n, src_bw_cols_V_out_full_n, src1_rows_V_out_full_n, src1_cols_V_out_full_n, src2_rows_V_out_full_n, src2_cols_V_out_full_n, sobel_gx_rows_V_out_full_n, sobel_gx_cols_V_out_full_n, grad_gd_rows_V_out_full_n, grad_gd_cols_V_out_full_n, suppressed_rows_V_out_full_n, suppressed_cols_V_out_full_n, canny_edges_rows_V_out_full_n, canny_edges_cols_V_out_full_n, low_threshold_out_full_n, high_threshold_out_full_n)
    begin
        if ((not(((suppressed_rows_V_out_full_n = ap_const_logic_0) or (grad_gd_cols_V_out_full_n = ap_const_logic_0) or (grad_gd_rows_V_out_full_n = ap_const_logic_0) or (sobel_gx_cols_V_out_full_n = ap_const_logic_0) or (sobel_gx_rows_V_out_full_n = ap_const_logic_0) or (src2_cols_V_out_full_n = ap_const_logic_0) or (src2_rows_V_out_full_n = ap_const_logic_0) or (src1_cols_V_out_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (src1_rows_V_out_full_n = ap_const_logic_0) or (src_bw_cols_V_out_full_n = ap_const_logic_0) or (src_bw_rows_V_out_full_n = ap_const_logic_0) or (dst_cols_V_out_full_n = ap_const_logic_0) or (dst_rows_V_out_full_n = ap_const_logic_0) or (src_cols_V_out_full_n = ap_const_logic_0) or (src_rows_V_out_full_n = ap_const_logic_0) or (high_threshold_out_full_n = ap_const_logic_0) or (low_threshold_out_full_n = ap_const_logic_0) or (canny_edges_cols_V_out_full_n = ap_const_logic_0) or (canny_edges_rows_V_out_full_n = ap_const_logic_0) or (suppressed_cols_V_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            low_threshold_out_write <= ap_const_logic_1;
        else 
            low_threshold_out_write <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;


    sobel_gx_cols_V_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, sobel_gx_cols_V_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            sobel_gx_cols_V_out_blk_n <= sobel_gx_cols_V_out_full_n;
        else 
            sobel_gx_cols_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sobel_gx_cols_V_out_din <= cols;

    sobel_gx_cols_V_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_out_full_n, src_cols_V_out_full_n, dst_rows_V_out_full_n, dst_cols_V_out_full_n, src_bw_rows_V_out_full_n, src_bw_cols_V_out_full_n, src1_rows_V_out_full_n, src1_cols_V_out_full_n, src2_rows_V_out_full_n, src2_cols_V_out_full_n, sobel_gx_rows_V_out_full_n, sobel_gx_cols_V_out_full_n, grad_gd_rows_V_out_full_n, grad_gd_cols_V_out_full_n, suppressed_rows_V_out_full_n, suppressed_cols_V_out_full_n, canny_edges_rows_V_out_full_n, canny_edges_cols_V_out_full_n, low_threshold_out_full_n, high_threshold_out_full_n)
    begin
        if ((not(((suppressed_rows_V_out_full_n = ap_const_logic_0) or (grad_gd_cols_V_out_full_n = ap_const_logic_0) or (grad_gd_rows_V_out_full_n = ap_const_logic_0) or (sobel_gx_cols_V_out_full_n = ap_const_logic_0) or (sobel_gx_rows_V_out_full_n = ap_const_logic_0) or (src2_cols_V_out_full_n = ap_const_logic_0) or (src2_rows_V_out_full_n = ap_const_logic_0) or (src1_cols_V_out_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (src1_rows_V_out_full_n = ap_const_logic_0) or (src_bw_cols_V_out_full_n = ap_const_logic_0) or (src_bw_rows_V_out_full_n = ap_const_logic_0) or (dst_cols_V_out_full_n = ap_const_logic_0) or (dst_rows_V_out_full_n = ap_const_logic_0) or (src_cols_V_out_full_n = ap_const_logic_0) or (src_rows_V_out_full_n = ap_const_logic_0) or (high_threshold_out_full_n = ap_const_logic_0) or (low_threshold_out_full_n = ap_const_logic_0) or (canny_edges_cols_V_out_full_n = ap_const_logic_0) or (canny_edges_rows_V_out_full_n = ap_const_logic_0) or (suppressed_cols_V_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            sobel_gx_cols_V_out_write <= ap_const_logic_1;
        else 
            sobel_gx_cols_V_out_write <= ap_const_logic_0;
        end if; 
    end process;


    sobel_gx_rows_V_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, sobel_gx_rows_V_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            sobel_gx_rows_V_out_blk_n <= sobel_gx_rows_V_out_full_n;
        else 
            sobel_gx_rows_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sobel_gx_rows_V_out_din <= rows;

    sobel_gx_rows_V_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_out_full_n, src_cols_V_out_full_n, dst_rows_V_out_full_n, dst_cols_V_out_full_n, src_bw_rows_V_out_full_n, src_bw_cols_V_out_full_n, src1_rows_V_out_full_n, src1_cols_V_out_full_n, src2_rows_V_out_full_n, src2_cols_V_out_full_n, sobel_gx_rows_V_out_full_n, sobel_gx_cols_V_out_full_n, grad_gd_rows_V_out_full_n, grad_gd_cols_V_out_full_n, suppressed_rows_V_out_full_n, suppressed_cols_V_out_full_n, canny_edges_rows_V_out_full_n, canny_edges_cols_V_out_full_n, low_threshold_out_full_n, high_threshold_out_full_n)
    begin
        if ((not(((suppressed_rows_V_out_full_n = ap_const_logic_0) or (grad_gd_cols_V_out_full_n = ap_const_logic_0) or (grad_gd_rows_V_out_full_n = ap_const_logic_0) or (sobel_gx_cols_V_out_full_n = ap_const_logic_0) or (sobel_gx_rows_V_out_full_n = ap_const_logic_0) or (src2_cols_V_out_full_n = ap_const_logic_0) or (src2_rows_V_out_full_n = ap_const_logic_0) or (src1_cols_V_out_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (src1_rows_V_out_full_n = ap_const_logic_0) or (src_bw_cols_V_out_full_n = ap_const_logic_0) or (src_bw_rows_V_out_full_n = ap_const_logic_0) or (dst_cols_V_out_full_n = ap_const_logic_0) or (dst_rows_V_out_full_n = ap_const_logic_0) or (src_cols_V_out_full_n = ap_const_logic_0) or (src_rows_V_out_full_n = ap_const_logic_0) or (high_threshold_out_full_n = ap_const_logic_0) or (low_threshold_out_full_n = ap_const_logic_0) or (canny_edges_cols_V_out_full_n = ap_const_logic_0) or (canny_edges_rows_V_out_full_n = ap_const_logic_0) or (suppressed_cols_V_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            sobel_gx_rows_V_out_write <= ap_const_logic_1;
        else 
            sobel_gx_rows_V_out_write <= ap_const_logic_0;
        end if; 
    end process;


    src1_cols_V_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, src1_cols_V_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src1_cols_V_out_blk_n <= src1_cols_V_out_full_n;
        else 
            src1_cols_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src1_cols_V_out_din <= cols;

    src1_cols_V_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_out_full_n, src_cols_V_out_full_n, dst_rows_V_out_full_n, dst_cols_V_out_full_n, src_bw_rows_V_out_full_n, src_bw_cols_V_out_full_n, src1_rows_V_out_full_n, src1_cols_V_out_full_n, src2_rows_V_out_full_n, src2_cols_V_out_full_n, sobel_gx_rows_V_out_full_n, sobel_gx_cols_V_out_full_n, grad_gd_rows_V_out_full_n, grad_gd_cols_V_out_full_n, suppressed_rows_V_out_full_n, suppressed_cols_V_out_full_n, canny_edges_rows_V_out_full_n, canny_edges_cols_V_out_full_n, low_threshold_out_full_n, high_threshold_out_full_n)
    begin
        if ((not(((suppressed_rows_V_out_full_n = ap_const_logic_0) or (grad_gd_cols_V_out_full_n = ap_const_logic_0) or (grad_gd_rows_V_out_full_n = ap_const_logic_0) or (sobel_gx_cols_V_out_full_n = ap_const_logic_0) or (sobel_gx_rows_V_out_full_n = ap_const_logic_0) or (src2_cols_V_out_full_n = ap_const_logic_0) or (src2_rows_V_out_full_n = ap_const_logic_0) or (src1_cols_V_out_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (src1_rows_V_out_full_n = ap_const_logic_0) or (src_bw_cols_V_out_full_n = ap_const_logic_0) or (src_bw_rows_V_out_full_n = ap_const_logic_0) or (dst_cols_V_out_full_n = ap_const_logic_0) or (dst_rows_V_out_full_n = ap_const_logic_0) or (src_cols_V_out_full_n = ap_const_logic_0) or (src_rows_V_out_full_n = ap_const_logic_0) or (high_threshold_out_full_n = ap_const_logic_0) or (low_threshold_out_full_n = ap_const_logic_0) or (canny_edges_cols_V_out_full_n = ap_const_logic_0) or (canny_edges_rows_V_out_full_n = ap_const_logic_0) or (suppressed_cols_V_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src1_cols_V_out_write <= ap_const_logic_1;
        else 
            src1_cols_V_out_write <= ap_const_logic_0;
        end if; 
    end process;


    src1_rows_V_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, src1_rows_V_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src1_rows_V_out_blk_n <= src1_rows_V_out_full_n;
        else 
            src1_rows_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src1_rows_V_out_din <= rows;

    src1_rows_V_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_out_full_n, src_cols_V_out_full_n, dst_rows_V_out_full_n, dst_cols_V_out_full_n, src_bw_rows_V_out_full_n, src_bw_cols_V_out_full_n, src1_rows_V_out_full_n, src1_cols_V_out_full_n, src2_rows_V_out_full_n, src2_cols_V_out_full_n, sobel_gx_rows_V_out_full_n, sobel_gx_cols_V_out_full_n, grad_gd_rows_V_out_full_n, grad_gd_cols_V_out_full_n, suppressed_rows_V_out_full_n, suppressed_cols_V_out_full_n, canny_edges_rows_V_out_full_n, canny_edges_cols_V_out_full_n, low_threshold_out_full_n, high_threshold_out_full_n)
    begin
        if ((not(((suppressed_rows_V_out_full_n = ap_const_logic_0) or (grad_gd_cols_V_out_full_n = ap_const_logic_0) or (grad_gd_rows_V_out_full_n = ap_const_logic_0) or (sobel_gx_cols_V_out_full_n = ap_const_logic_0) or (sobel_gx_rows_V_out_full_n = ap_const_logic_0) or (src2_cols_V_out_full_n = ap_const_logic_0) or (src2_rows_V_out_full_n = ap_const_logic_0) or (src1_cols_V_out_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (src1_rows_V_out_full_n = ap_const_logic_0) or (src_bw_cols_V_out_full_n = ap_const_logic_0) or (src_bw_rows_V_out_full_n = ap_const_logic_0) or (dst_cols_V_out_full_n = ap_const_logic_0) or (dst_rows_V_out_full_n = ap_const_logic_0) or (src_cols_V_out_full_n = ap_const_logic_0) or (src_rows_V_out_full_n = ap_const_logic_0) or (high_threshold_out_full_n = ap_const_logic_0) or (low_threshold_out_full_n = ap_const_logic_0) or (canny_edges_cols_V_out_full_n = ap_const_logic_0) or (canny_edges_rows_V_out_full_n = ap_const_logic_0) or (suppressed_cols_V_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src1_rows_V_out_write <= ap_const_logic_1;
        else 
            src1_rows_V_out_write <= ap_const_logic_0;
        end if; 
    end process;


    src2_cols_V_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, src2_cols_V_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src2_cols_V_out_blk_n <= src2_cols_V_out_full_n;
        else 
            src2_cols_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src2_cols_V_out_din <= cols;

    src2_cols_V_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_out_full_n, src_cols_V_out_full_n, dst_rows_V_out_full_n, dst_cols_V_out_full_n, src_bw_rows_V_out_full_n, src_bw_cols_V_out_full_n, src1_rows_V_out_full_n, src1_cols_V_out_full_n, src2_rows_V_out_full_n, src2_cols_V_out_full_n, sobel_gx_rows_V_out_full_n, sobel_gx_cols_V_out_full_n, grad_gd_rows_V_out_full_n, grad_gd_cols_V_out_full_n, suppressed_rows_V_out_full_n, suppressed_cols_V_out_full_n, canny_edges_rows_V_out_full_n, canny_edges_cols_V_out_full_n, low_threshold_out_full_n, high_threshold_out_full_n)
    begin
        if ((not(((suppressed_rows_V_out_full_n = ap_const_logic_0) or (grad_gd_cols_V_out_full_n = ap_const_logic_0) or (grad_gd_rows_V_out_full_n = ap_const_logic_0) or (sobel_gx_cols_V_out_full_n = ap_const_logic_0) or (sobel_gx_rows_V_out_full_n = ap_const_logic_0) or (src2_cols_V_out_full_n = ap_const_logic_0) or (src2_rows_V_out_full_n = ap_const_logic_0) or (src1_cols_V_out_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (src1_rows_V_out_full_n = ap_const_logic_0) or (src_bw_cols_V_out_full_n = ap_const_logic_0) or (src_bw_rows_V_out_full_n = ap_const_logic_0) or (dst_cols_V_out_full_n = ap_const_logic_0) or (dst_rows_V_out_full_n = ap_const_logic_0) or (src_cols_V_out_full_n = ap_const_logic_0) or (src_rows_V_out_full_n = ap_const_logic_0) or (high_threshold_out_full_n = ap_const_logic_0) or (low_threshold_out_full_n = ap_const_logic_0) or (canny_edges_cols_V_out_full_n = ap_const_logic_0) or (canny_edges_rows_V_out_full_n = ap_const_logic_0) or (suppressed_cols_V_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src2_cols_V_out_write <= ap_const_logic_1;
        else 
            src2_cols_V_out_write <= ap_const_logic_0;
        end if; 
    end process;


    src2_rows_V_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, src2_rows_V_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src2_rows_V_out_blk_n <= src2_rows_V_out_full_n;
        else 
            src2_rows_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src2_rows_V_out_din <= rows;

    src2_rows_V_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_out_full_n, src_cols_V_out_full_n, dst_rows_V_out_full_n, dst_cols_V_out_full_n, src_bw_rows_V_out_full_n, src_bw_cols_V_out_full_n, src1_rows_V_out_full_n, src1_cols_V_out_full_n, src2_rows_V_out_full_n, src2_cols_V_out_full_n, sobel_gx_rows_V_out_full_n, sobel_gx_cols_V_out_full_n, grad_gd_rows_V_out_full_n, grad_gd_cols_V_out_full_n, suppressed_rows_V_out_full_n, suppressed_cols_V_out_full_n, canny_edges_rows_V_out_full_n, canny_edges_cols_V_out_full_n, low_threshold_out_full_n, high_threshold_out_full_n)
    begin
        if ((not(((suppressed_rows_V_out_full_n = ap_const_logic_0) or (grad_gd_cols_V_out_full_n = ap_const_logic_0) or (grad_gd_rows_V_out_full_n = ap_const_logic_0) or (sobel_gx_cols_V_out_full_n = ap_const_logic_0) or (sobel_gx_rows_V_out_full_n = ap_const_logic_0) or (src2_cols_V_out_full_n = ap_const_logic_0) or (src2_rows_V_out_full_n = ap_const_logic_0) or (src1_cols_V_out_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (src1_rows_V_out_full_n = ap_const_logic_0) or (src_bw_cols_V_out_full_n = ap_const_logic_0) or (src_bw_rows_V_out_full_n = ap_const_logic_0) or (dst_cols_V_out_full_n = ap_const_logic_0) or (dst_rows_V_out_full_n = ap_const_logic_0) or (src_cols_V_out_full_n = ap_const_logic_0) or (src_rows_V_out_full_n = ap_const_logic_0) or (high_threshold_out_full_n = ap_const_logic_0) or (low_threshold_out_full_n = ap_const_logic_0) or (canny_edges_cols_V_out_full_n = ap_const_logic_0) or (canny_edges_rows_V_out_full_n = ap_const_logic_0) or (suppressed_cols_V_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src2_rows_V_out_write <= ap_const_logic_1;
        else 
            src2_rows_V_out_write <= ap_const_logic_0;
        end if; 
    end process;


    src_bw_cols_V_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, src_bw_cols_V_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src_bw_cols_V_out_blk_n <= src_bw_cols_V_out_full_n;
        else 
            src_bw_cols_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_bw_cols_V_out_din <= cols;

    src_bw_cols_V_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_out_full_n, src_cols_V_out_full_n, dst_rows_V_out_full_n, dst_cols_V_out_full_n, src_bw_rows_V_out_full_n, src_bw_cols_V_out_full_n, src1_rows_V_out_full_n, src1_cols_V_out_full_n, src2_rows_V_out_full_n, src2_cols_V_out_full_n, sobel_gx_rows_V_out_full_n, sobel_gx_cols_V_out_full_n, grad_gd_rows_V_out_full_n, grad_gd_cols_V_out_full_n, suppressed_rows_V_out_full_n, suppressed_cols_V_out_full_n, canny_edges_rows_V_out_full_n, canny_edges_cols_V_out_full_n, low_threshold_out_full_n, high_threshold_out_full_n)
    begin
        if ((not(((suppressed_rows_V_out_full_n = ap_const_logic_0) or (grad_gd_cols_V_out_full_n = ap_const_logic_0) or (grad_gd_rows_V_out_full_n = ap_const_logic_0) or (sobel_gx_cols_V_out_full_n = ap_const_logic_0) or (sobel_gx_rows_V_out_full_n = ap_const_logic_0) or (src2_cols_V_out_full_n = ap_const_logic_0) or (src2_rows_V_out_full_n = ap_const_logic_0) or (src1_cols_V_out_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (src1_rows_V_out_full_n = ap_const_logic_0) or (src_bw_cols_V_out_full_n = ap_const_logic_0) or (src_bw_rows_V_out_full_n = ap_const_logic_0) or (dst_cols_V_out_full_n = ap_const_logic_0) or (dst_rows_V_out_full_n = ap_const_logic_0) or (src_cols_V_out_full_n = ap_const_logic_0) or (src_rows_V_out_full_n = ap_const_logic_0) or (high_threshold_out_full_n = ap_const_logic_0) or (low_threshold_out_full_n = ap_const_logic_0) or (canny_edges_cols_V_out_full_n = ap_const_logic_0) or (canny_edges_rows_V_out_full_n = ap_const_logic_0) or (suppressed_cols_V_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src_bw_cols_V_out_write <= ap_const_logic_1;
        else 
            src_bw_cols_V_out_write <= ap_const_logic_0;
        end if; 
    end process;


    src_bw_rows_V_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, src_bw_rows_V_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src_bw_rows_V_out_blk_n <= src_bw_rows_V_out_full_n;
        else 
            src_bw_rows_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_bw_rows_V_out_din <= rows;

    src_bw_rows_V_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_out_full_n, src_cols_V_out_full_n, dst_rows_V_out_full_n, dst_cols_V_out_full_n, src_bw_rows_V_out_full_n, src_bw_cols_V_out_full_n, src1_rows_V_out_full_n, src1_cols_V_out_full_n, src2_rows_V_out_full_n, src2_cols_V_out_full_n, sobel_gx_rows_V_out_full_n, sobel_gx_cols_V_out_full_n, grad_gd_rows_V_out_full_n, grad_gd_cols_V_out_full_n, suppressed_rows_V_out_full_n, suppressed_cols_V_out_full_n, canny_edges_rows_V_out_full_n, canny_edges_cols_V_out_full_n, low_threshold_out_full_n, high_threshold_out_full_n)
    begin
        if ((not(((suppressed_rows_V_out_full_n = ap_const_logic_0) or (grad_gd_cols_V_out_full_n = ap_const_logic_0) or (grad_gd_rows_V_out_full_n = ap_const_logic_0) or (sobel_gx_cols_V_out_full_n = ap_const_logic_0) or (sobel_gx_rows_V_out_full_n = ap_const_logic_0) or (src2_cols_V_out_full_n = ap_const_logic_0) or (src2_rows_V_out_full_n = ap_const_logic_0) or (src1_cols_V_out_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (src1_rows_V_out_full_n = ap_const_logic_0) or (src_bw_cols_V_out_full_n = ap_const_logic_0) or (src_bw_rows_V_out_full_n = ap_const_logic_0) or (dst_cols_V_out_full_n = ap_const_logic_0) or (dst_rows_V_out_full_n = ap_const_logic_0) or (src_cols_V_out_full_n = ap_const_logic_0) or (src_rows_V_out_full_n = ap_const_logic_0) or (high_threshold_out_full_n = ap_const_logic_0) or (low_threshold_out_full_n = ap_const_logic_0) or (canny_edges_cols_V_out_full_n = ap_const_logic_0) or (canny_edges_rows_V_out_full_n = ap_const_logic_0) or (suppressed_cols_V_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src_bw_rows_V_out_write <= ap_const_logic_1;
        else 
            src_bw_rows_V_out_write <= ap_const_logic_0;
        end if; 
    end process;


    src_cols_V_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, src_cols_V_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src_cols_V_out_blk_n <= src_cols_V_out_full_n;
        else 
            src_cols_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_cols_V_out_din <= cols;

    src_cols_V_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_out_full_n, src_cols_V_out_full_n, dst_rows_V_out_full_n, dst_cols_V_out_full_n, src_bw_rows_V_out_full_n, src_bw_cols_V_out_full_n, src1_rows_V_out_full_n, src1_cols_V_out_full_n, src2_rows_V_out_full_n, src2_cols_V_out_full_n, sobel_gx_rows_V_out_full_n, sobel_gx_cols_V_out_full_n, grad_gd_rows_V_out_full_n, grad_gd_cols_V_out_full_n, suppressed_rows_V_out_full_n, suppressed_cols_V_out_full_n, canny_edges_rows_V_out_full_n, canny_edges_cols_V_out_full_n, low_threshold_out_full_n, high_threshold_out_full_n)
    begin
        if ((not(((suppressed_rows_V_out_full_n = ap_const_logic_0) or (grad_gd_cols_V_out_full_n = ap_const_logic_0) or (grad_gd_rows_V_out_full_n = ap_const_logic_0) or (sobel_gx_cols_V_out_full_n = ap_const_logic_0) or (sobel_gx_rows_V_out_full_n = ap_const_logic_0) or (src2_cols_V_out_full_n = ap_const_logic_0) or (src2_rows_V_out_full_n = ap_const_logic_0) or (src1_cols_V_out_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (src1_rows_V_out_full_n = ap_const_logic_0) or (src_bw_cols_V_out_full_n = ap_const_logic_0) or (src_bw_rows_V_out_full_n = ap_const_logic_0) or (dst_cols_V_out_full_n = ap_const_logic_0) or (dst_rows_V_out_full_n = ap_const_logic_0) or (src_cols_V_out_full_n = ap_const_logic_0) or (src_rows_V_out_full_n = ap_const_logic_0) or (high_threshold_out_full_n = ap_const_logic_0) or (low_threshold_out_full_n = ap_const_logic_0) or (canny_edges_cols_V_out_full_n = ap_const_logic_0) or (canny_edges_rows_V_out_full_n = ap_const_logic_0) or (suppressed_cols_V_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src_cols_V_out_write <= ap_const_logic_1;
        else 
            src_cols_V_out_write <= ap_const_logic_0;
        end if; 
    end process;


    src_rows_V_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src_rows_V_out_blk_n <= src_rows_V_out_full_n;
        else 
            src_rows_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_rows_V_out_din <= rows;

    src_rows_V_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_out_full_n, src_cols_V_out_full_n, dst_rows_V_out_full_n, dst_cols_V_out_full_n, src_bw_rows_V_out_full_n, src_bw_cols_V_out_full_n, src1_rows_V_out_full_n, src1_cols_V_out_full_n, src2_rows_V_out_full_n, src2_cols_V_out_full_n, sobel_gx_rows_V_out_full_n, sobel_gx_cols_V_out_full_n, grad_gd_rows_V_out_full_n, grad_gd_cols_V_out_full_n, suppressed_rows_V_out_full_n, suppressed_cols_V_out_full_n, canny_edges_rows_V_out_full_n, canny_edges_cols_V_out_full_n, low_threshold_out_full_n, high_threshold_out_full_n)
    begin
        if ((not(((suppressed_rows_V_out_full_n = ap_const_logic_0) or (grad_gd_cols_V_out_full_n = ap_const_logic_0) or (grad_gd_rows_V_out_full_n = ap_const_logic_0) or (sobel_gx_cols_V_out_full_n = ap_const_logic_0) or (sobel_gx_rows_V_out_full_n = ap_const_logic_0) or (src2_cols_V_out_full_n = ap_const_logic_0) or (src2_rows_V_out_full_n = ap_const_logic_0) or (src1_cols_V_out_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (src1_rows_V_out_full_n = ap_const_logic_0) or (src_bw_cols_V_out_full_n = ap_const_logic_0) or (src_bw_rows_V_out_full_n = ap_const_logic_0) or (dst_cols_V_out_full_n = ap_const_logic_0) or (dst_rows_V_out_full_n = ap_const_logic_0) or (src_cols_V_out_full_n = ap_const_logic_0) or (src_rows_V_out_full_n = ap_const_logic_0) or (high_threshold_out_full_n = ap_const_logic_0) or (low_threshold_out_full_n = ap_const_logic_0) or (canny_edges_cols_V_out_full_n = ap_const_logic_0) or (canny_edges_rows_V_out_full_n = ap_const_logic_0) or (suppressed_cols_V_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src_rows_V_out_write <= ap_const_logic_1;
        else 
            src_rows_V_out_write <= ap_const_logic_0;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;


    suppressed_cols_V_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, suppressed_cols_V_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            suppressed_cols_V_out_blk_n <= suppressed_cols_V_out_full_n;
        else 
            suppressed_cols_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    suppressed_cols_V_out_din <= cols;

    suppressed_cols_V_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_out_full_n, src_cols_V_out_full_n, dst_rows_V_out_full_n, dst_cols_V_out_full_n, src_bw_rows_V_out_full_n, src_bw_cols_V_out_full_n, src1_rows_V_out_full_n, src1_cols_V_out_full_n, src2_rows_V_out_full_n, src2_cols_V_out_full_n, sobel_gx_rows_V_out_full_n, sobel_gx_cols_V_out_full_n, grad_gd_rows_V_out_full_n, grad_gd_cols_V_out_full_n, suppressed_rows_V_out_full_n, suppressed_cols_V_out_full_n, canny_edges_rows_V_out_full_n, canny_edges_cols_V_out_full_n, low_threshold_out_full_n, high_threshold_out_full_n)
    begin
        if ((not(((suppressed_rows_V_out_full_n = ap_const_logic_0) or (grad_gd_cols_V_out_full_n = ap_const_logic_0) or (grad_gd_rows_V_out_full_n = ap_const_logic_0) or (sobel_gx_cols_V_out_full_n = ap_const_logic_0) or (sobel_gx_rows_V_out_full_n = ap_const_logic_0) or (src2_cols_V_out_full_n = ap_const_logic_0) or (src2_rows_V_out_full_n = ap_const_logic_0) or (src1_cols_V_out_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (src1_rows_V_out_full_n = ap_const_logic_0) or (src_bw_cols_V_out_full_n = ap_const_logic_0) or (src_bw_rows_V_out_full_n = ap_const_logic_0) or (dst_cols_V_out_full_n = ap_const_logic_0) or (dst_rows_V_out_full_n = ap_const_logic_0) or (src_cols_V_out_full_n = ap_const_logic_0) or (src_rows_V_out_full_n = ap_const_logic_0) or (high_threshold_out_full_n = ap_const_logic_0) or (low_threshold_out_full_n = ap_const_logic_0) or (canny_edges_cols_V_out_full_n = ap_const_logic_0) or (canny_edges_rows_V_out_full_n = ap_const_logic_0) or (suppressed_cols_V_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            suppressed_cols_V_out_write <= ap_const_logic_1;
        else 
            suppressed_cols_V_out_write <= ap_const_logic_0;
        end if; 
    end process;


    suppressed_rows_V_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, suppressed_rows_V_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            suppressed_rows_V_out_blk_n <= suppressed_rows_V_out_full_n;
        else 
            suppressed_rows_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    suppressed_rows_V_out_din <= rows;

    suppressed_rows_V_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_out_full_n, src_cols_V_out_full_n, dst_rows_V_out_full_n, dst_cols_V_out_full_n, src_bw_rows_V_out_full_n, src_bw_cols_V_out_full_n, src1_rows_V_out_full_n, src1_cols_V_out_full_n, src2_rows_V_out_full_n, src2_cols_V_out_full_n, sobel_gx_rows_V_out_full_n, sobel_gx_cols_V_out_full_n, grad_gd_rows_V_out_full_n, grad_gd_cols_V_out_full_n, suppressed_rows_V_out_full_n, suppressed_cols_V_out_full_n, canny_edges_rows_V_out_full_n, canny_edges_cols_V_out_full_n, low_threshold_out_full_n, high_threshold_out_full_n)
    begin
        if ((not(((suppressed_rows_V_out_full_n = ap_const_logic_0) or (grad_gd_cols_V_out_full_n = ap_const_logic_0) or (grad_gd_rows_V_out_full_n = ap_const_logic_0) or (sobel_gx_cols_V_out_full_n = ap_const_logic_0) or (sobel_gx_rows_V_out_full_n = ap_const_logic_0) or (src2_cols_V_out_full_n = ap_const_logic_0) or (src2_rows_V_out_full_n = ap_const_logic_0) or (src1_cols_V_out_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (src1_rows_V_out_full_n = ap_const_logic_0) or (src_bw_cols_V_out_full_n = ap_const_logic_0) or (src_bw_rows_V_out_full_n = ap_const_logic_0) or (dst_cols_V_out_full_n = ap_const_logic_0) or (dst_rows_V_out_full_n = ap_const_logic_0) or (src_cols_V_out_full_n = ap_const_logic_0) or (src_rows_V_out_full_n = ap_const_logic_0) or (high_threshold_out_full_n = ap_const_logic_0) or (low_threshold_out_full_n = ap_const_logic_0) or (canny_edges_cols_V_out_full_n = ap_const_logic_0) or (canny_edges_rows_V_out_full_n = ap_const_logic_0) or (suppressed_cols_V_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            suppressed_rows_V_out_write <= ap_const_logic_1;
        else 
            suppressed_rows_V_out_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
