#include <linux/module.h>
#include <asm/octeon/octeon.h>

static struct cvmx_error_muxchild error_tree_cn68xxp1 =
	{0x0000000000000000ull /* CVMX_ROOT */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
		{1, 0 /* root */, (struct cvmx_error_muxchild[]){
			{CVMX_ADD_IO_SEG(0x0001070100086000ull) + ((0) & 31) * 0x200000ull /* CVMX_CIU2_SRC_PPX_IP2_PKT(0) */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 4 /* agx:4 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((4) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,4) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((4) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,4) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 3072, "GMXX_RXX_INT_REG(0,4)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3072, "GMXX_RXX_INT_REG(0,4)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3072, "GMXX_RXX_INT_REG(0,4)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 3072, "GMXX_RXX_INT_REG(0,4)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 3072, "GMXX_RXX_INT_REG(0,4)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 3072, "GMXX_RXX_INT_REG(0,4)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 3072, "GMXX_RXX_INT_REG(0,4)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 3072, "GMXX_RXX_INT_REG(0,4)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 3072, "GMXX_RXX_INT_REG(0,4)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 3072, "GMXX_RXX_INT_REG(0,4)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 3072, "GMXX_RXX_INT_REG(0,4)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 3072, "GMXX_RXX_INT_REG(0,4)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((4) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,4) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((4) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,4) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 3088, "GMXX_RXX_INT_REG(1,4)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3088, "GMXX_RXX_INT_REG(1,4)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3088, "GMXX_RXX_INT_REG(1,4)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 3088, "GMXX_RXX_INT_REG(1,4)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 3088, "GMXX_RXX_INT_REG(1,4)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 3088, "GMXX_RXX_INT_REG(1,4)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 3088, "GMXX_RXX_INT_REG(1,4)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 3088, "GMXX_RXX_INT_REG(1,4)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 3088, "GMXX_RXX_INT_REG(1,4)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 3088, "GMXX_RXX_INT_REG(1,4)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 3088, "GMXX_RXX_INT_REG(1,4)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 3088, "GMXX_RXX_INT_REG(1,4)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((4) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,4) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((4) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,4) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 3104, "GMXX_RXX_INT_REG(2,4)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3104, "GMXX_RXX_INT_REG(2,4)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3104, "GMXX_RXX_INT_REG(2,4)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 3104, "GMXX_RXX_INT_REG(2,4)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 3104, "GMXX_RXX_INT_REG(2,4)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 3104, "GMXX_RXX_INT_REG(2,4)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 3104, "GMXX_RXX_INT_REG(2,4)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 3104, "GMXX_RXX_INT_REG(2,4)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 3104, "GMXX_RXX_INT_REG(2,4)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 3104, "GMXX_RXX_INT_REG(2,4)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 3104, "GMXX_RXX_INT_REG(2,4)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 3104, "GMXX_RXX_INT_REG(2,4)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((4) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,4) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((4) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,4) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 3120, "GMXX_RXX_INT_REG(3,4)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3120, "GMXX_RXX_INT_REG(3,4)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3120, "GMXX_RXX_INT_REG(3,4)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 3120, "GMXX_RXX_INT_REG(3,4)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 3120, "GMXX_RXX_INT_REG(3,4)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 3120, "GMXX_RXX_INT_REG(3,4)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 3120, "GMXX_RXX_INT_REG(3,4)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 3120, "GMXX_RXX_INT_REG(3,4)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 3120, "GMXX_RXX_INT_REG(3,4)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 3120, "GMXX_RXX_INT_REG(3,4)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 3120, "GMXX_RXX_INT_REG(3,4)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 3120, "GMXX_RXX_INT_REG(3,4)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((4) & 7) * 0x1000000ull /* CVMX_GMXX_TX_INT_REG(4) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((4) & 7) * 0x1000000ull /* CVMX_GMXX_TX_INT_EN(4) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 3072, "GMXX_TX_INT_REG(4)[PKO_NXA]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 3072, "GMXX_TX_INT_REG(4)[UNDFLW]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 3072, "GMXX_TX_INT_REG(4)[PTP_LOST]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((0) & 3) + ((4) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(0,4) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((0) & 3) + ((4) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(0,4) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 3072, "PCSX_INTX_REG(0,4)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 3072, "PCSX_INTX_REG(0,4)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 3072, "PCSX_INTX_REG(0,4)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 3072, "PCSX_INTX_REG(0,4)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 3072, "PCSX_INTX_REG(0,4)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3072, "PCSX_INTX_REG(0,4)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 3072, "PCSX_INTX_REG(0,4)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3072, "PCSX_INTX_REG(0,4)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 3072, "PCSX_INTX_REG(0,4)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((1) & 3) + ((4) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(1,4) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((1) & 3) + ((4) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(1,4) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 3088, "PCSX_INTX_REG(1,4)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 3088, "PCSX_INTX_REG(1,4)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 3088, "PCSX_INTX_REG(1,4)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 3088, "PCSX_INTX_REG(1,4)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 3088, "PCSX_INTX_REG(1,4)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3088, "PCSX_INTX_REG(1,4)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 3088, "PCSX_INTX_REG(1,4)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3088, "PCSX_INTX_REG(1,4)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 3088, "PCSX_INTX_REG(1,4)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((2) & 3) + ((4) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(2,4) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((2) & 3) + ((4) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(2,4) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 3104, "PCSX_INTX_REG(2,4)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 3104, "PCSX_INTX_REG(2,4)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 3104, "PCSX_INTX_REG(2,4)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 3104, "PCSX_INTX_REG(2,4)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 3104, "PCSX_INTX_REG(2,4)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3104, "PCSX_INTX_REG(2,4)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 3104, "PCSX_INTX_REG(2,4)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3104, "PCSX_INTX_REG(2,4)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 3104, "PCSX_INTX_REG(2,4)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((3) & 3) + ((4) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(3,4) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((3) & 3) + ((4) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(3,4) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 3120, "PCSX_INTX_REG(3,4)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 3120, "PCSX_INTX_REG(3,4)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 3120, "PCSX_INTX_REG(3,4)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 3120, "PCSX_INTX_REG(3,4)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 3120, "PCSX_INTX_REG(3,4)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3120, "PCSX_INTX_REG(3,4)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 3120, "PCSX_INTX_REG(3,4)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3120, "PCSX_INTX_REG(3,4)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 3120, "PCSX_INTX_REG(3,4)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0000858ull) + ((4) & 7) * 0x1000000ull /* CVMX_PCSXX_INT_REG(4) */, CVMX_ADD_IO_SEG(0x00011800B0000860ull) + ((4) & 7) * 0x1000000ull /* CVMX_PCSXX_INT_EN_REG(4) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 3072, "PCSXX_INT_REG(4)[TXFLT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 3072, "PCSXX_INT_REG(4)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 3072, "PCSXX_INT_REG(4)[RXSYNBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 3072, "PCSXX_INT_REG(4)[BITLCKLS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 3072, "PCSXX_INT_REG(4)[SYNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 3072, "PCSXX_INT_REG(4)[ALGNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 3072, "PCSXX_INT_REG(4)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 3 /* agx:3 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((3) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,3) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((3) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,3) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2816, "GMXX_RXX_INT_REG(0,3)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2816, "GMXX_RXX_INT_REG(0,3)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2816, "GMXX_RXX_INT_REG(0,3)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2816, "GMXX_RXX_INT_REG(0,3)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2816, "GMXX_RXX_INT_REG(0,3)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2816, "GMXX_RXX_INT_REG(0,3)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2816, "GMXX_RXX_INT_REG(0,3)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2816, "GMXX_RXX_INT_REG(0,3)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2816, "GMXX_RXX_INT_REG(0,3)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2816, "GMXX_RXX_INT_REG(0,3)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2816, "GMXX_RXX_INT_REG(0,3)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2816, "GMXX_RXX_INT_REG(0,3)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((3) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,3) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((3) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,3) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2832, "GMXX_RXX_INT_REG(1,3)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2832, "GMXX_RXX_INT_REG(1,3)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2832, "GMXX_RXX_INT_REG(1,3)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2832, "GMXX_RXX_INT_REG(1,3)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2832, "GMXX_RXX_INT_REG(1,3)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2832, "GMXX_RXX_INT_REG(1,3)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2832, "GMXX_RXX_INT_REG(1,3)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2832, "GMXX_RXX_INT_REG(1,3)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2832, "GMXX_RXX_INT_REG(1,3)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2832, "GMXX_RXX_INT_REG(1,3)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2832, "GMXX_RXX_INT_REG(1,3)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2832, "GMXX_RXX_INT_REG(1,3)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((3) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,3) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((3) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,3) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2848, "GMXX_RXX_INT_REG(2,3)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2848, "GMXX_RXX_INT_REG(2,3)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2848, "GMXX_RXX_INT_REG(2,3)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2848, "GMXX_RXX_INT_REG(2,3)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2848, "GMXX_RXX_INT_REG(2,3)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2848, "GMXX_RXX_INT_REG(2,3)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2848, "GMXX_RXX_INT_REG(2,3)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2848, "GMXX_RXX_INT_REG(2,3)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2848, "GMXX_RXX_INT_REG(2,3)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2848, "GMXX_RXX_INT_REG(2,3)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2848, "GMXX_RXX_INT_REG(2,3)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2848, "GMXX_RXX_INT_REG(2,3)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((3) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,3) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((3) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,3) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2864, "GMXX_RXX_INT_REG(3,3)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2864, "GMXX_RXX_INT_REG(3,3)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2864, "GMXX_RXX_INT_REG(3,3)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2864, "GMXX_RXX_INT_REG(3,3)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2864, "GMXX_RXX_INT_REG(3,3)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2864, "GMXX_RXX_INT_REG(3,3)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2864, "GMXX_RXX_INT_REG(3,3)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2864, "GMXX_RXX_INT_REG(3,3)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2864, "GMXX_RXX_INT_REG(3,3)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2864, "GMXX_RXX_INT_REG(3,3)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2864, "GMXX_RXX_INT_REG(3,3)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2864, "GMXX_RXX_INT_REG(3,3)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((3) & 7) * 0x1000000ull /* CVMX_GMXX_TX_INT_REG(3) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((3) & 7) * 0x1000000ull /* CVMX_GMXX_TX_INT_EN(3) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 2816, "GMXX_TX_INT_REG(3)[PKO_NXA]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2816, "GMXX_TX_INT_REG(3)[UNDFLW]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2816, "GMXX_TX_INT_REG(3)[PTP_LOST]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((0) & 3) + ((3) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(0,3) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((0) & 3) + ((3) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(0,3) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2816, "PCSX_INTX_REG(0,3)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2816, "PCSX_INTX_REG(0,3)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2816, "PCSX_INTX_REG(0,3)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2816, "PCSX_INTX_REG(0,3)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2816, "PCSX_INTX_REG(0,3)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2816, "PCSX_INTX_REG(0,3)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2816, "PCSX_INTX_REG(0,3)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2816, "PCSX_INTX_REG(0,3)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2816, "PCSX_INTX_REG(0,3)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((1) & 3) + ((3) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(1,3) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((1) & 3) + ((3) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(1,3) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2832, "PCSX_INTX_REG(1,3)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2832, "PCSX_INTX_REG(1,3)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2832, "PCSX_INTX_REG(1,3)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2832, "PCSX_INTX_REG(1,3)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2832, "PCSX_INTX_REG(1,3)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2832, "PCSX_INTX_REG(1,3)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2832, "PCSX_INTX_REG(1,3)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2832, "PCSX_INTX_REG(1,3)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2832, "PCSX_INTX_REG(1,3)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((2) & 3) + ((3) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(2,3) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((2) & 3) + ((3) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(2,3) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2848, "PCSX_INTX_REG(2,3)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2848, "PCSX_INTX_REG(2,3)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2848, "PCSX_INTX_REG(2,3)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2848, "PCSX_INTX_REG(2,3)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2848, "PCSX_INTX_REG(2,3)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2848, "PCSX_INTX_REG(2,3)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2848, "PCSX_INTX_REG(2,3)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2848, "PCSX_INTX_REG(2,3)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2848, "PCSX_INTX_REG(2,3)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((3) & 3) + ((3) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(3,3) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((3) & 3) + ((3) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(3,3) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2664, "PCSX_INTX_REG(3,3)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2664, "PCSX_INTX_REG(3,3)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2664, "PCSX_INTX_REG(3,3)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2664, "PCSX_INTX_REG(3,3)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2664, "PCSX_INTX_REG(3,3)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2664, "PCSX_INTX_REG(3,3)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2664, "PCSX_INTX_REG(3,3)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2664, "PCSX_INTX_REG(3,3)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2664, "PCSX_INTX_REG(3,3)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0000858ull) + ((3) & 7) * 0x1000000ull /* CVMX_PCSXX_INT_REG(3) */, CVMX_ADD_IO_SEG(0x00011800B0000860ull) + ((3) & 7) * 0x1000000ull /* CVMX_PCSXX_INT_EN_REG(3) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 2816, "PCSXX_INT_REG(3)[TXFLT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2816, "PCSXX_INT_REG(3)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2816, "PCSXX_INT_REG(3)[RXSYNBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2816, "PCSXX_INT_REG(3)[BITLCKLS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2816, "PCSXX_INT_REG(3)[SYNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2816, "PCSXX_INT_REG(3)[ALGNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 2816, "PCSXX_INT_REG(3)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 2 /* agx:2 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((2) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,2) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((2) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,2) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2560, "GMXX_RXX_INT_REG(0,2)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2560, "GMXX_RXX_INT_REG(0,2)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2560, "GMXX_RXX_INT_REG(0,2)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2560, "GMXX_RXX_INT_REG(0,2)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2560, "GMXX_RXX_INT_REG(0,2)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2560, "GMXX_RXX_INT_REG(0,2)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2560, "GMXX_RXX_INT_REG(0,2)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2560, "GMXX_RXX_INT_REG(0,2)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2560, "GMXX_RXX_INT_REG(0,2)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2560, "GMXX_RXX_INT_REG(0,2)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2560, "GMXX_RXX_INT_REG(0,2)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2560, "GMXX_RXX_INT_REG(0,2)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((2) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,2) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((2) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,2) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2576, "GMXX_RXX_INT_REG(1,2)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2576, "GMXX_RXX_INT_REG(1,2)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2576, "GMXX_RXX_INT_REG(1,2)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2576, "GMXX_RXX_INT_REG(1,2)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2576, "GMXX_RXX_INT_REG(1,2)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2576, "GMXX_RXX_INT_REG(1,2)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2576, "GMXX_RXX_INT_REG(1,2)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2576, "GMXX_RXX_INT_REG(1,2)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2576, "GMXX_RXX_INT_REG(1,2)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2576, "GMXX_RXX_INT_REG(1,2)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2576, "GMXX_RXX_INT_REG(1,2)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2576, "GMXX_RXX_INT_REG(1,2)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((2) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,2) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((2) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,2) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2592, "GMXX_RXX_INT_REG(2,2)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2592, "GMXX_RXX_INT_REG(2,2)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2592, "GMXX_RXX_INT_REG(2,2)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2592, "GMXX_RXX_INT_REG(2,2)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2592, "GMXX_RXX_INT_REG(2,2)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2592, "GMXX_RXX_INT_REG(2,2)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2592, "GMXX_RXX_INT_REG(2,2)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2592, "GMXX_RXX_INT_REG(2,2)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2592, "GMXX_RXX_INT_REG(2,2)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2592, "GMXX_RXX_INT_REG(2,2)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2592, "GMXX_RXX_INT_REG(2,2)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2592, "GMXX_RXX_INT_REG(2,2)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((2) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,2) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((2) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,2) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2608, "GMXX_RXX_INT_REG(3,2)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2608, "GMXX_RXX_INT_REG(3,2)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2608, "GMXX_RXX_INT_REG(3,2)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2608, "GMXX_RXX_INT_REG(3,2)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2608, "GMXX_RXX_INT_REG(3,2)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2608, "GMXX_RXX_INT_REG(3,2)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2608, "GMXX_RXX_INT_REG(3,2)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2608, "GMXX_RXX_INT_REG(3,2)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2608, "GMXX_RXX_INT_REG(3,2)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2608, "GMXX_RXX_INT_REG(3,2)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2608, "GMXX_RXX_INT_REG(3,2)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2608, "GMXX_RXX_INT_REG(3,2)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((2) & 7) * 0x1000000ull /* CVMX_GMXX_TX_INT_REG(2) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((2) & 7) * 0x1000000ull /* CVMX_GMXX_TX_INT_EN(2) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 2560, "GMXX_TX_INT_REG(2)[PKO_NXA]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2560, "GMXX_TX_INT_REG(2)[UNDFLW]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2560, "GMXX_TX_INT_REG(2)[PTP_LOST]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((0) & 3) + ((2) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(0,2) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((0) & 3) + ((2) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(0,2) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2560, "PCSX_INTX_REG(0,2)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2560, "PCSX_INTX_REG(0,2)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2560, "PCSX_INTX_REG(0,2)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2560, "PCSX_INTX_REG(0,2)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2560, "PCSX_INTX_REG(0,2)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2560, "PCSX_INTX_REG(0,2)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2560, "PCSX_INTX_REG(0,2)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2560, "PCSX_INTX_REG(0,2)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2560, "PCSX_INTX_REG(0,2)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((1) & 3) + ((2) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(1,2) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((1) & 3) + ((2) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(1,2) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2576, "PCSX_INTX_REG(1,2)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2576, "PCSX_INTX_REG(1,2)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2576, "PCSX_INTX_REG(1,2)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2576, "PCSX_INTX_REG(1,2)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2576, "PCSX_INTX_REG(1,2)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2576, "PCSX_INTX_REG(1,2)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2576, "PCSX_INTX_REG(1,2)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2576, "PCSX_INTX_REG(1,2)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2576, "PCSX_INTX_REG(1,2)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((2) & 3) + ((2) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(2,2) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((2) & 3) + ((2) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(2,2) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2592, "PCSX_INTX_REG(2,2)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2592, "PCSX_INTX_REG(2,2)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2592, "PCSX_INTX_REG(2,2)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2592, "PCSX_INTX_REG(2,2)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2592, "PCSX_INTX_REG(2,2)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2592, "PCSX_INTX_REG(2,2)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2592, "PCSX_INTX_REG(2,2)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2592, "PCSX_INTX_REG(2,2)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2592, "PCSX_INTX_REG(2,2)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((3) & 3) + ((2) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(3,2) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((3) & 3) + ((2) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(3,2) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2608, "PCSX_INTX_REG(3,2)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2608, "PCSX_INTX_REG(3,2)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2608, "PCSX_INTX_REG(3,2)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2608, "PCSX_INTX_REG(3,2)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2608, "PCSX_INTX_REG(3,2)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2608, "PCSX_INTX_REG(3,2)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2608, "PCSX_INTX_REG(3,2)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2608, "PCSX_INTX_REG(3,2)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2608, "PCSX_INTX_REG(3,2)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0000858ull) + ((2) & 7) * 0x1000000ull /* CVMX_PCSXX_INT_REG(2) */, CVMX_ADD_IO_SEG(0x00011800B0000860ull) + ((2) & 7) * 0x1000000ull /* CVMX_PCSXX_INT_EN_REG(2) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 2560, "PCSXX_INT_REG(2)[TXFLT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2560, "PCSXX_INT_REG(2)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2560, "PCSXX_INT_REG(2)[RXSYNBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2560, "PCSXX_INT_REG(2)[BITLCKLS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2560, "PCSXX_INT_REG(2)[SYNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2560, "PCSXX_INT_REG(2)[ALGNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 2560, "PCSXX_INT_REG(2)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 1 /* agx:1 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((1) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((1) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2368, "GMXX_RXX_INT_REG(0,1)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2368, "GMXX_RXX_INT_REG(0,1)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2368, "GMXX_RXX_INT_REG(0,1)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2368, "GMXX_RXX_INT_REG(0,1)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2368, "GMXX_RXX_INT_REG(0,1)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2368, "GMXX_RXX_INT_REG(0,1)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2368, "GMXX_RXX_INT_REG(0,1)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2368, "GMXX_RXX_INT_REG(0,1)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2368, "GMXX_RXX_INT_REG(0,1)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2368, "GMXX_RXX_INT_REG(0,1)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2368, "GMXX_RXX_INT_REG(0,1)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2368, "GMXX_RXX_INT_REG(0,1)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((1) & 7) * 0x1000000ull /* CVMX_GMXX_TX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((1) & 7) * 0x1000000ull /* CVMX_GMXX_TX_INT_EN(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 2368, "GMXX_TX_INT_REG(1)[PKO_NXA]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2368, "GMXX_TX_INT_REG(1)[UNDFLW]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2368, "GMXX_TX_INT_REG(1)[PTP_LOST]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((0) & 3) + ((1) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(0,1) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((0) & 3) + ((1) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(0,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2368, "PCSX_INTX_REG(0,1)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2368, "PCSX_INTX_REG(0,1)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2368, "PCSX_INTX_REG(0,1)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2368, "PCSX_INTX_REG(0,1)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2368, "PCSX_INTX_REG(0,1)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2368, "PCSX_INTX_REG(0,1)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2368, "PCSX_INTX_REG(0,1)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2368, "PCSX_INTX_REG(0,1)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2368, "PCSX_INTX_REG(0,1)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0000858ull) + ((1) & 7) * 0x1000000ull /* CVMX_PCSXX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x00011800B0000860ull) + ((1) & 7) * 0x1000000ull /* CVMX_PCSXX_INT_EN_REG(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 2368, "PCSXX_INT_REG(1)[TXFLT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2368, "PCSXX_INT_REG(1)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2368, "PCSXX_INT_REG(1)[RXSYNBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2368, "PCSXX_INT_REG(1)[BITLCKLS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2368, "PCSXX_INT_REG(1)[SYNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2368, "PCSXX_INT_REG(1)[ALGNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 2368, "PCSXX_INT_REG(1)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 0 /* agx:0 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((0) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((0) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2048, "GMXX_RXX_INT_REG(0,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2048, "GMXX_RXX_INT_REG(0,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2048, "GMXX_RXX_INT_REG(0,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2048, "GMXX_RXX_INT_REG(0,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2048, "GMXX_RXX_INT_REG(0,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2048, "GMXX_RXX_INT_REG(0,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2048, "GMXX_RXX_INT_REG(0,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2048, "GMXX_RXX_INT_REG(0,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2048, "GMXX_RXX_INT_REG(0,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2048, "GMXX_RXX_INT_REG(0,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2048, "GMXX_RXX_INT_REG(0,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2048, "GMXX_RXX_INT_REG(0,0)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((0) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((0) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2064, "GMXX_RXX_INT_REG(1,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2064, "GMXX_RXX_INT_REG(1,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2064, "GMXX_RXX_INT_REG(1,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2064, "GMXX_RXX_INT_REG(1,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2064, "GMXX_RXX_INT_REG(1,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2064, "GMXX_RXX_INT_REG(1,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2064, "GMXX_RXX_INT_REG(1,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2064, "GMXX_RXX_INT_REG(1,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2064, "GMXX_RXX_INT_REG(1,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2064, "GMXX_RXX_INT_REG(1,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2064, "GMXX_RXX_INT_REG(1,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2064, "GMXX_RXX_INT_REG(1,0)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((0) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((0) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2080, "GMXX_RXX_INT_REG(2,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2080, "GMXX_RXX_INT_REG(2,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2080, "GMXX_RXX_INT_REG(2,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2080, "GMXX_RXX_INT_REG(2,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2080, "GMXX_RXX_INT_REG(2,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2080, "GMXX_RXX_INT_REG(2,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2080, "GMXX_RXX_INT_REG(2,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2080, "GMXX_RXX_INT_REG(2,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2080, "GMXX_RXX_INT_REG(2,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2080, "GMXX_RXX_INT_REG(2,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2080, "GMXX_RXX_INT_REG(2,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2080, "GMXX_RXX_INT_REG(2,0)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((0) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((0) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2096, "GMXX_RXX_INT_REG(3,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2096, "GMXX_RXX_INT_REG(3,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2096, "GMXX_RXX_INT_REG(3,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2096, "GMXX_RXX_INT_REG(3,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2096, "GMXX_RXX_INT_REG(3,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2096, "GMXX_RXX_INT_REG(3,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2096, "GMXX_RXX_INT_REG(3,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2096, "GMXX_RXX_INT_REG(3,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2096, "GMXX_RXX_INT_REG(3,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2096, "GMXX_RXX_INT_REG(3,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2096, "GMXX_RXX_INT_REG(3,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2096, "GMXX_RXX_INT_REG(3,0)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((0) & 7) * 0x1000000ull /* CVMX_GMXX_TX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((0) & 7) * 0x1000000ull /* CVMX_GMXX_TX_INT_EN(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 2048, "GMXX_TX_INT_REG(0)[PKO_NXA]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2048, "GMXX_TX_INT_REG(0)[UNDFLW]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2048, "GMXX_TX_INT_REG(0)[PTP_LOST]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((0) & 3) + ((0) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(0,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((0) & 3) + ((0) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(0,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2048, "PCSX_INTX_REG(0,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2048, "PCSX_INTX_REG(0,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2048, "PCSX_INTX_REG(0,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2048, "PCSX_INTX_REG(0,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2048, "PCSX_INTX_REG(0,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2048, "PCSX_INTX_REG(0,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2048, "PCSX_INTX_REG(0,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2048, "PCSX_INTX_REG(0,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2048, "PCSX_INTX_REG(0,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((1) & 3) + ((0) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(1,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((1) & 3) + ((0) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(1,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2064, "PCSX_INTX_REG(1,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2064, "PCSX_INTX_REG(1,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2064, "PCSX_INTX_REG(1,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2064, "PCSX_INTX_REG(1,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2064, "PCSX_INTX_REG(1,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2064, "PCSX_INTX_REG(1,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2064, "PCSX_INTX_REG(1,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2064, "PCSX_INTX_REG(1,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2064, "PCSX_INTX_REG(1,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((2) & 3) + ((0) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(2,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((2) & 3) + ((0) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(2,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2080, "PCSX_INTX_REG(2,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2080, "PCSX_INTX_REG(2,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2080, "PCSX_INTX_REG(2,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2080, "PCSX_INTX_REG(2,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2080, "PCSX_INTX_REG(2,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2080, "PCSX_INTX_REG(2,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2080, "PCSX_INTX_REG(2,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2080, "PCSX_INTX_REG(2,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2080, "PCSX_INTX_REG(2,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((3) & 3) + ((0) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(3,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((3) & 3) + ((0) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(3,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2096, "PCSX_INTX_REG(3,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2096, "PCSX_INTX_REG(3,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2096, "PCSX_INTX_REG(3,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2096, "PCSX_INTX_REG(3,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2096, "PCSX_INTX_REG(3,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2096, "PCSX_INTX_REG(3,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2096, "PCSX_INTX_REG(3,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2096, "PCSX_INTX_REG(3,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2096, "PCSX_INTX_REG(3,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0000858ull) + ((0) & 7) * 0x1000000ull /* CVMX_PCSXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800B0000860ull) + ((0) & 7) * 0x1000000ull /* CVMX_PCSXX_INT_EN_REG(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 2048, "PCSXX_INT_REG(0)[TXFLT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2048, "PCSXX_INT_REG(0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2048, "PCSXX_INT_REG(0)[RXSYNBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2048, "PCSXX_INT_REG(0)[BITLCKLS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2048, "PCSXX_INT_REG(0)[SYNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2048, "PCSXX_INT_REG(0)[ALGNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 2048, "PCSXX_INT_REG(0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 48 /* ilk */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180014000008ull) /* CVMX_ILK_GBL_INT */, CVMX_ADD_IO_SEG(0x0001180014000010ull) /* CVMX_ILK_GBL_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ILK, 0, 0, "ILK_GBL_INT[RXF_LNK0_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 1, 0, "ILK_GBL_INT[RXF_LNK1_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 2, 0, "ILK_GBL_INT[RXF_CTL_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 3, 0, "ILK_GBL_INT[RXF_POP_EMPTY]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 4, 0, "ILK_GBL_INT[RXF_PUSH_FULL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180014010078ull) + ((0) & 1) * 16384 /* CVMX_ILK_TXX_INT(0) */, CVMX_ADD_IO_SEG(0x0001180014010080ull) + ((0) & 1) * 16384 /* CVMX_ILK_TXX_INT_EN(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ILK, 1, 0, "ILK_TXX_INT(0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 2, 0, "ILK_TXX_INT(0)[BAD_PIPE]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 3, 0, "ILK_TXX_INT(0)[STAT_CNT_OVFL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180014010078ull) + ((1) & 1) * 16384 /* CVMX_ILK_TXX_INT(1) */, CVMX_ADD_IO_SEG(0x0001180014010080ull) + ((1) & 1) * 16384 /* CVMX_ILK_TXX_INT_EN(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ILK, 1, 1, "ILK_TXX_INT(1)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 2, 1, "ILK_TXX_INT(1)[BAD_PIPE]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 3, 1, "ILK_TXX_INT(1)[STAT_CNT_OVFL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180014020010ull) + ((0) & 1) * 16384 /* CVMX_ILK_RXX_INT(0) */, CVMX_ADD_IO_SEG(0x0001180014020018ull) + ((0) & 1) * 16384 /* CVMX_ILK_RXX_INT_EN(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ILK, 1, 0, "ILK_RXX_INT(0)[CRC24_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 4, 0, "ILK_RXX_INT(0)[STAT_CNT_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 5, 0, "ILK_RXX_INT(0)[LANE_BAD_WORD]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 6, 0, "ILK_RXX_INT(0)[PKT_DROP_RXF]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 7, 0, "ILK_RXX_INT(0)[PKT_DROP_RID]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180014020010ull) + ((1) & 1) * 16384 /* CVMX_ILK_RXX_INT(1) */, CVMX_ADD_IO_SEG(0x0001180014020018ull) + ((1) & 1) * 16384 /* CVMX_ILK_RXX_INT_EN(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ILK, 1, 1, "ILK_RXX_INT(1)[CRC24_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 4, 1, "ILK_RXX_INT(1)[STAT_CNT_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 5, 1, "ILK_RXX_INT(1)[LANE_BAD_WORD]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 6, 1, "ILK_RXX_INT(1)[PKT_DROP_RXF]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 7, 1, "ILK_RXX_INT(1)[PKT_DROP_RID]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180014038008ull) + ((0) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT(0) */, CVMX_ADD_IO_SEG(0x0001180014038010ull) + ((0) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT_EN(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ILK, 0, 0, "ILK_RX_LNEX_INT(0)[SERDES_LOCK_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 1, 0, "ILK_RX_LNEX_INT(0)[BDRY_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 2, 0, "ILK_RX_LNEX_INT(0)[CRC32_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 3, 0, "ILK_RX_LNEX_INT(0)[UKWN_CNTL_WORD]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 4, 0, "ILK_RX_LNEX_INT(0)[SCRM_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 5, 0, "ILK_RX_LNEX_INT(0)[DSKEW_FIFO_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 6, 0, "ILK_RX_LNEX_INT(0)[STAT_MSG]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 7, 0, "ILK_RX_LNEX_INT(0)[STAT_CNT_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 8, 0, "ILK_RX_LNEX_INT(0)[BAD_64B67B]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180014038008ull) + ((1) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT(1) */, CVMX_ADD_IO_SEG(0x0001180014038010ull) + ((1) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT_EN(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ILK, 0, 1, "ILK_RX_LNEX_INT(1)[SERDES_LOCK_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 1, 1, "ILK_RX_LNEX_INT(1)[BDRY_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 2, 1, "ILK_RX_LNEX_INT(1)[CRC32_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 3, 1, "ILK_RX_LNEX_INT(1)[UKWN_CNTL_WORD]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 4, 1, "ILK_RX_LNEX_INT(1)[SCRM_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 5, 1, "ILK_RX_LNEX_INT(1)[DSKEW_FIFO_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 6, 1, "ILK_RX_LNEX_INT(1)[STAT_MSG]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 7, 1, "ILK_RX_LNEX_INT(1)[STAT_CNT_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 8, 1, "ILK_RX_LNEX_INT(1)[BAD_64B67B]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180014038008ull) + ((2) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT(2) */, CVMX_ADD_IO_SEG(0x0001180014038010ull) + ((2) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT_EN(2) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ILK, 0, 2, "ILK_RX_LNEX_INT(2)[SERDES_LOCK_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 1, 2, "ILK_RX_LNEX_INT(2)[BDRY_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 2, 2, "ILK_RX_LNEX_INT(2)[CRC32_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 3, 2, "ILK_RX_LNEX_INT(2)[UKWN_CNTL_WORD]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 4, 2, "ILK_RX_LNEX_INT(2)[SCRM_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 5, 2, "ILK_RX_LNEX_INT(2)[DSKEW_FIFO_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 6, 2, "ILK_RX_LNEX_INT(2)[STAT_MSG]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 7, 2, "ILK_RX_LNEX_INT(2)[STAT_CNT_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 8, 2, "ILK_RX_LNEX_INT(2)[BAD_64B67B]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180014038008ull) + ((3) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT(3) */, CVMX_ADD_IO_SEG(0x0001180014038010ull) + ((3) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT_EN(3) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ILK, 0, 3, "ILK_RX_LNEX_INT(3)[SERDES_LOCK_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 1, 3, "ILK_RX_LNEX_INT(3)[BDRY_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 2, 3, "ILK_RX_LNEX_INT(3)[CRC32_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 3, 3, "ILK_RX_LNEX_INT(3)[UKWN_CNTL_WORD]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 4, 3, "ILK_RX_LNEX_INT(3)[SCRM_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 5, 3, "ILK_RX_LNEX_INT(3)[DSKEW_FIFO_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 6, 3, "ILK_RX_LNEX_INT(3)[STAT_MSG]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 7, 3, "ILK_RX_LNEX_INT(3)[STAT_CNT_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 8, 3, "ILK_RX_LNEX_INT(3)[BAD_64B67B]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180014038008ull) + ((4) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT(4) */, CVMX_ADD_IO_SEG(0x0001180014038010ull) + ((4) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT_EN(4) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ILK, 0, 4, "ILK_RX_LNEX_INT(4)[SERDES_LOCK_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 1, 4, "ILK_RX_LNEX_INT(4)[BDRY_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 2, 4, "ILK_RX_LNEX_INT(4)[CRC32_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 3, 4, "ILK_RX_LNEX_INT(4)[UKWN_CNTL_WORD]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 4, 4, "ILK_RX_LNEX_INT(4)[SCRM_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 5, 4, "ILK_RX_LNEX_INT(4)[DSKEW_FIFO_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 6, 4, "ILK_RX_LNEX_INT(4)[STAT_MSG]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 7, 4, "ILK_RX_LNEX_INT(4)[STAT_CNT_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 8, 4, "ILK_RX_LNEX_INT(4)[BAD_64B67B]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180014038008ull) + ((5) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT(5) */, CVMX_ADD_IO_SEG(0x0001180014038010ull) + ((5) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT_EN(5) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ILK, 0, 5, "ILK_RX_LNEX_INT(5)[SERDES_LOCK_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 1, 5, "ILK_RX_LNEX_INT(5)[BDRY_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 2, 5, "ILK_RX_LNEX_INT(5)[CRC32_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 3, 5, "ILK_RX_LNEX_INT(5)[UKWN_CNTL_WORD]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 4, 5, "ILK_RX_LNEX_INT(5)[SCRM_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 5, 5, "ILK_RX_LNEX_INT(5)[DSKEW_FIFO_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 6, 5, "ILK_RX_LNEX_INT(5)[STAT_MSG]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 7, 5, "ILK_RX_LNEX_INT(5)[STAT_CNT_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 8, 5, "ILK_RX_LNEX_INT(5)[BAD_64B67B]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180014038008ull) + ((6) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT(6) */, CVMX_ADD_IO_SEG(0x0001180014038010ull) + ((6) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT_EN(6) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ILK, 0, 6, "ILK_RX_LNEX_INT(6)[SERDES_LOCK_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 1, 6, "ILK_RX_LNEX_INT(6)[BDRY_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 2, 6, "ILK_RX_LNEX_INT(6)[CRC32_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 3, 6, "ILK_RX_LNEX_INT(6)[UKWN_CNTL_WORD]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 4, 6, "ILK_RX_LNEX_INT(6)[SCRM_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 5, 6, "ILK_RX_LNEX_INT(6)[DSKEW_FIFO_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 6, 6, "ILK_RX_LNEX_INT(6)[STAT_MSG]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 7, 6, "ILK_RX_LNEX_INT(6)[STAT_CNT_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 8, 6, "ILK_RX_LNEX_INT(6)[BAD_64B67B]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180014038008ull) + ((7) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT(7) */, CVMX_ADD_IO_SEG(0x0001180014038010ull) + ((7) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT_EN(7) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ILK, 0, 7, "ILK_RX_LNEX_INT(7)[SERDES_LOCK_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 1, 7, "ILK_RX_LNEX_INT(7)[BDRY_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 2, 7, "ILK_RX_LNEX_INT(7)[CRC32_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 3, 7, "ILK_RX_LNEX_INT(7)[UKWN_CNTL_WORD]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 4, 7, "ILK_RX_LNEX_INT(7)[SCRM_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 5, 7, "ILK_RX_LNEX_INT(7)[DSKEW_FIFO_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 6, 7, "ILK_RX_LNEX_INT(7)[STAT_MSG]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 7, 7, "ILK_RX_LNEX_INT(7)[STAT_CNT_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 8, 7, "ILK_RX_LNEX_INT(7)[BAD_64B67B]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 32 /* agl */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800E0000518ull) /* CVMX_AGL_GMX_BAD_REG */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 32, 0, "AGL_GMX_BAD_REG[OVRFLW]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 33, 0, "AGL_GMX_BAD_REG[TXPOP]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 34, 0, "AGL_GMX_BAD_REG[TXPSH]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 35, 0, "AGL_GMX_BAD_REG[OVRFLW1]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 36, 0, "AGL_GMX_BAD_REG[TXPOP1]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 37, 0, "AGL_GMX_BAD_REG[TXPSH1]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 2, 0, "AGL_GMX_BAD_REG[OUT_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 22, 0, "AGL_GMX_BAD_REG[LOSTSTAT]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800E0000000ull) + ((0) & 0) * 2048 /* CVMX_AGL_GMX_RXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800E0000008ull) + ((0) & 0) * 2048 /* CVMX_AGL_GMX_RXX_INT_EN(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 8, 0, "AGL_GMX_RXX_INT_REG(0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 10, 0, "AGL_GMX_RXX_INT_REG(0)[OVRERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800E0000500ull) /* CVMX_AGL_GMX_TX_INT_REG */, CVMX_ADD_IO_SEG(0x00011800E0000508ull) /* CVMX_AGL_GMX_TX_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 0, 0, "AGL_GMX_TX_INT_REG[PKO_NXA]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 2, 0, "AGL_GMX_TX_INT_REG[UNDFLW]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{0}}
			},
			{CVMX_ADD_IO_SEG(0x0001070100085000ull) + ((0) & 31) * 0x200000ull /* CVMX_CIU2_SRC_PPX_IP2_MEM(0) */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 3 /* lmc:3 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800880001F0ull) + ((3) & 3) * 0x1000000ull /* CVMX_LMCX_INT(3) */, CVMX_ADD_IO_SEG(0x00011800880001E8ull) + ((3) & 3) * 0x1000000ull /* CVMX_LMCX_INT_EN(3) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_LMC, 1, 3, "LMCX_INT(3)[SEC_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_LMC, 0, 3, "LMCX_INT(3)[NXM_WR_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_LMC, 5, 3, "LMCX_INT(3)[DED_ERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 2 /* lmc:2 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800880001F0ull) + ((2) & 3) * 0x1000000ull /* CVMX_LMCX_INT(2) */, CVMX_ADD_IO_SEG(0x00011800880001E8ull) + ((2) & 3) * 0x1000000ull /* CVMX_LMCX_INT_EN(2) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_LMC, 1, 2, "LMCX_INT(2)[SEC_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_LMC, 0, 2, "LMCX_INT(2)[NXM_WR_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_LMC, 5, 2, "LMCX_INT(2)[DED_ERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 1 /* lmc:1 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800880001F0ull) + ((1) & 3) * 0x1000000ull /* CVMX_LMCX_INT(1) */, CVMX_ADD_IO_SEG(0x00011800880001E8ull) + ((1) & 3) * 0x1000000ull /* CVMX_LMCX_INT_EN(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_LMC, 1, 1, "LMCX_INT(1)[SEC_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_LMC, 0, 1, "LMCX_INT(1)[NXM_WR_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_LMC, 5, 1, "LMCX_INT(1)[DED_ERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 0 /* lmc:0 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800880001F0ull) + ((0) & 3) * 0x1000000ull /* CVMX_LMCX_INT(0) */, CVMX_ADD_IO_SEG(0x00011800880001E8ull) + ((0) & 3) * 0x1000000ull /* CVMX_LMCX_INT_EN(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_LMC, 1, 0, "LMCX_INT(0)[SEC_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_LMC, 0, 0, "LMCX_INT(0)[NXM_WR_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_LMC, 5, 0, "LMCX_INT(0)[DED_ERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{0}}
			},
			{CVMX_ADD_IO_SEG(0x0001070100082000ull) + ((0) & 31) * 0x200000ull /* CVMX_CIU2_SRC_PPX_IP2_RML(0) */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 48 /* l2c */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180080800018ull) /* CVMX_L2C_INT_REG */, CVMX_ADD_IO_SEG(0x0001180080800020ull) /* CVMX_L2C_INT_ENA */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_L2C, 0, 0, "L2C_INT_REG[HOLERD]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 1, 0, "L2C_INT_REG[HOLEWR]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 2, 0, "L2C_INT_REG[VRTWR]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 3, 0, "L2C_INT_REG[VRTIDRNG]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 4, 0, "L2C_INT_REG[VRTADRNG]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 5, 0, "L2C_INT_REG[VRTPE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 6, 0, "L2C_INT_REG[BIGWR]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 7, 0, "L2C_INT_REG[BIGRD]"},
							{0}},
						(struct cvmx_error_childbit[]){
						{1, 17 /* tad1 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180080A00028ull) + ((1) & 3) * 0x40000ull /* CVMX_L2C_TADX_INT(1) */, CVMX_ADD_IO_SEG(0x0001180080A00000ull) + ((1) & 3) * 0x40000ull /* CVMX_L2C_TADX_IEN(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 0, 1, "L2C_TADX_INT(1)[L2DSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 1, 1, "L2C_TADX_INT(1)[L2DDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 2, 1, "L2C_TADX_INT(1)[TAGSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 3, 1, "L2C_TADX_INT(1)[TAGDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 4, 1, "L2C_TADX_INT(1)[VBFSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 5, 1, "L2C_TADX_INT(1)[VBFDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 6, 1, "L2C_TADX_INT(1)[NOWAY]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 7, 1, "L2C_TADX_INT(1)[RDDISLMC]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 8, 1, "L2C_TADX_INT(1)[WRDISLMC]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080A007E0ull) + ((1) & 3) * 0x40000ull /* CVMX_L2C_ERR_TDTX(1) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 60, 1, "L2C_ERR_TDTX(1)[VSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 61, 1, "L2C_ERR_TDTX(1)[VDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 62, 1, "L2C_ERR_TDTX(1)[SBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 63, 1, "L2C_ERR_TDTX(1)[DBE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080A007E8ull) + ((1) & 3) * 0x40000ull /* CVMX_L2C_ERR_TTGX(1) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 61, 1, "L2C_ERR_TTGX(1)[NOWAY]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 62, 1, "L2C_ERR_TTGX(1)[SBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 63, 1, "L2C_ERR_TTGX(1)[DBE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 16 /* tad0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180080A00028ull) + ((0) & 3) * 0x40000ull /* CVMX_L2C_TADX_INT(0) */, CVMX_ADD_IO_SEG(0x0001180080A00000ull) + ((0) & 3) * 0x40000ull /* CVMX_L2C_TADX_IEN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 0, 0, "L2C_TADX_INT(0)[L2DSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 1, 0, "L2C_TADX_INT(0)[L2DDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 2, 0, "L2C_TADX_INT(0)[TAGSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 3, 0, "L2C_TADX_INT(0)[TAGDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 4, 0, "L2C_TADX_INT(0)[VBFSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 5, 0, "L2C_TADX_INT(0)[VBFDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 6, 0, "L2C_TADX_INT(0)[NOWAY]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 7, 0, "L2C_TADX_INT(0)[RDDISLMC]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 8, 0, "L2C_TADX_INT(0)[WRDISLMC]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080A007E0ull) + ((0) & 3) * 0x40000ull /* CVMX_L2C_ERR_TDTX(0) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 60, 0, "L2C_ERR_TDTX(0)[VSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 61, 0, "L2C_ERR_TDTX(0)[VDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 62, 0, "L2C_ERR_TDTX(0)[SBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 63, 0, "L2C_ERR_TDTX(0)[DBE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080A007E8ull) + ((0) & 3) * 0x40000ull /* CVMX_L2C_ERR_TTGX(0) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 61, 0, "L2C_ERR_TTGX(0)[NOWAY]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 62, 0, "L2C_ERR_TTGX(0)[SBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 63, 0, "L2C_ERR_TTGX(0)[DBE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 19 /* tad3 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180080A00028ull) + ((3) & 3) * 0x40000ull /* CVMX_L2C_TADX_INT(3) */, CVMX_ADD_IO_SEG(0x0001180080A00000ull) + ((3) & 3) * 0x40000ull /* CVMX_L2C_TADX_IEN(3) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 0, 3, "L2C_TADX_INT(3)[L2DSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 1, 3, "L2C_TADX_INT(3)[L2DDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 2, 3, "L2C_TADX_INT(3)[TAGSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 3, 3, "L2C_TADX_INT(3)[TAGDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 4, 3, "L2C_TADX_INT(3)[VBFSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 5, 3, "L2C_TADX_INT(3)[VBFDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 6, 3, "L2C_TADX_INT(3)[NOWAY]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 7, 3, "L2C_TADX_INT(3)[RDDISLMC]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 8, 3, "L2C_TADX_INT(3)[WRDISLMC]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080A007E0ull) + ((3) & 3) * 0x40000ull /* CVMX_L2C_ERR_TDTX(3) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 60, 3, "L2C_ERR_TDTX(3)[VSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 61, 3, "L2C_ERR_TDTX(3)[VDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 62, 3, "L2C_ERR_TDTX(3)[SBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 63, 3, "L2C_ERR_TDTX(3)[DBE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080A007E8ull) + ((3) & 3) * 0x40000ull /* CVMX_L2C_ERR_TTGX(3) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 61, 3, "L2C_ERR_TTGX(3)[NOWAY]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 62, 3, "L2C_ERR_TTGX(3)[SBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 63, 3, "L2C_ERR_TTGX(3)[DBE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 18 /* tad2 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180080A00028ull) + ((2) & 3) * 0x40000ull /* CVMX_L2C_TADX_INT(2) */, CVMX_ADD_IO_SEG(0x0001180080A00000ull) + ((2) & 3) * 0x40000ull /* CVMX_L2C_TADX_IEN(2) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 0, 2, "L2C_TADX_INT(2)[L2DSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 1, 2, "L2C_TADX_INT(2)[L2DDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 2, 2, "L2C_TADX_INT(2)[TAGSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 3, 2, "L2C_TADX_INT(2)[TAGDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 4, 2, "L2C_TADX_INT(2)[VBFSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 5, 2, "L2C_TADX_INT(2)[VBFDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 6, 2, "L2C_TADX_INT(2)[NOWAY]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 7, 2, "L2C_TADX_INT(2)[RDDISLMC]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 8, 2, "L2C_TADX_INT(2)[WRDISLMC]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080A007E0ull) + ((2) & 3) * 0x40000ull /* CVMX_L2C_ERR_TDTX(2) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 60, 2, "L2C_ERR_TDTX(2)[VSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 61, 2, "L2C_ERR_TDTX(2)[VDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 62, 2, "L2C_ERR_TDTX(2)[SBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 63, 2, "L2C_ERR_TDTX(2)[DBE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080A007E8ull) + ((2) & 3) * 0x40000ull /* CVMX_L2C_ERR_TTGX(2) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 61, 2, "L2C_ERR_TTGX(2)[NOWAY]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 62, 2, "L2C_ERR_TTGX(2)[SBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 63, 2, "L2C_ERR_TTGX(2)[DBE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{1, 4 /* fpa */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180028000040ull) /* CVMX_FPA_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180028000048ull) /* CVMX_FPA_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "FPA_INT_SUM[FED0_SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "FPA_INT_SUM[FED0_DBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "FPA_INT_SUM[FED1_SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "FPA_INT_SUM[FED1_DBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "FPA_INT_SUM[Q0_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "FPA_INT_SUM[Q0_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "FPA_INT_SUM[Q0_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "FPA_INT_SUM[Q1_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "FPA_INT_SUM[Q1_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "FPA_INT_SUM[Q1_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "FPA_INT_SUM[Q2_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "FPA_INT_SUM[Q2_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "FPA_INT_SUM[Q2_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "FPA_INT_SUM[Q3_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "FPA_INT_SUM[Q3_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "FPA_INT_SUM[Q3_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "FPA_INT_SUM[Q4_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "FPA_INT_SUM[Q4_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "FPA_INT_SUM[Q4_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "FPA_INT_SUM[Q5_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "FPA_INT_SUM[Q5_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "FPA_INT_SUM[Q5_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "FPA_INT_SUM[Q6_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 23, 0, "FPA_INT_SUM[Q6_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "FPA_INT_SUM[Q6_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "FPA_INT_SUM[Q7_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "FPA_INT_SUM[Q7_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 27, 0, "FPA_INT_SUM[Q7_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 28, 0, "FPA_INT_SUM[POOL0TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 29, 0, "FPA_INT_SUM[POOL1TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 30, 0, "FPA_INT_SUM[POOL2TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 31, 0, "FPA_INT_SUM[POOL3TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 32, 0, "FPA_INT_SUM[POOL4TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 33, 0, "FPA_INT_SUM[POOL5TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 34, 0, "FPA_INT_SUM[POOL6TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 35, 0, "FPA_INT_SUM[POOL7TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 36, 0, "FPA_INT_SUM[FREE0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 37, 0, "FPA_INT_SUM[FREE1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 38, 0, "FPA_INT_SUM[FREE2]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 39, 0, "FPA_INT_SUM[FREE3]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 40, 0, "FPA_INT_SUM[FREE4]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 41, 0, "FPA_INT_SUM[FREE5]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 42, 0, "FPA_INT_SUM[FREE6]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 43, 0, "FPA_INT_SUM[FREE7]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 44, 0, "FPA_INT_SUM[FREE8]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 45, 0, "FPA_INT_SUM[Q8_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 46, 0, "FPA_INT_SUM[Q8_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 47, 0, "FPA_INT_SUM[Q8_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 48, 0, "FPA_INT_SUM[POOL8TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 49, 0, "FPA_INT_SUM[PADDR_E]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 24 /* zip */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180038000088ull) /* CVMX_ZIP_ERROR */, CVMX_ADD_IO_SEG(0x0001180038000090ull) /* CVMX_ZIP_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "ZIP_ERROR[DOORBELL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180038000570ull) /* CVMX_ZIP_INT_REG */, CVMX_ADD_IO_SEG(0x0001180038000580ull) /* CVMX_ZIP_INT_ENA */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "ZIP_INT_REG[IBSBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "ZIP_INT_REG[IBDBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "ZIP_INT_REG[DOORBELL0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "ZIP_INT_REG[DOORBELL1]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 5 /* ipd */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00014F0000000168ull) /* CVMX_IPD_INT_SUM */, CVMX_ADD_IO_SEG(0x00014F0000000160ull) /* CVMX_IPD_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IPD_INT_SUM[PRC_PAR0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IPD_INT_SUM[PRC_PAR1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IPD_INT_SUM[PRC_PAR2]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IPD_INT_SUM[PRC_PAR3]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IPD_INT_SUM[BP_SUB]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IPD_INT_SUM[DC_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "IPD_INT_SUM[CC_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "IPD_INT_SUM[C_COLL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "IPD_INT_SUM[D_COLL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "IPD_INT_SUM[BC_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "IPD_INT_SUM[SOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "IPD_INT_SUM[EOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "IPD_INT_SUM[DAT]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "IPD_INT_SUM[PW0_SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "IPD_INT_SUM[PW0_DBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "IPD_INT_SUM[PW1_SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "IPD_INT_SUM[PW1_DBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "IPD_INT_SUM[PW2_SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "IPD_INT_SUM[PW2_DBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "IPD_INT_SUM[PW3_SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "IPD_INT_SUM[PW3_DBE]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 29 /* rad */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180070000088ull) /* CVMX_RAD_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180070000090ull) /* CVMX_RAD_REG_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "RAD_REG_ERROR[DOORBELL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 28 /* tim */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180058000030ull) /* CVMX_TIM_INT0 */, CVMX_ADD_IO_SEG(0x0001180058000038ull) /* CVMX_TIM_INT0_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "TIM_INT0[INT0]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180058000060ull) /* CVMX_TIM_INT_ECCERR */, CVMX_ADD_IO_SEG(0x0001180058000068ull) /* CVMX_TIM_INT_ECCERR_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "TIM_INT_ECCERR[SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "TIM_INT_ECCERR[DBE]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 16 /* sso */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001670000001038ull) /* CVMX_SSO_ERR */, CVMX_ADD_IO_SEG(0x0001670000001030ull) /* CVMX_SSO_ERR_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 32, 0, "SSO_ERR[IOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "SSO_ERR[FIDX_DBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "SSO_ERR[IDX_SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "SSO_ERR[PND_DBE0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "SSO_ERR[OTH_SBE1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "SSO_ERR[OTH_DBE1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "SSO_ERR[OTH_SBE0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "SSO_ERR[OTH_DBE0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "SSO_ERR[PND_SBE1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "SSO_ERR[PND_DBE1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "SSO_ERR[PND_SBE0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 45, 0, "SSO_ERR[FPE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 46, 0, "SSO_ERR[AWE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 47, 0, "SSO_ERR[BFP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "SSO_ERR[IDX_DBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "SSO_ERR[FIDX_SBE]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 32 /* sli */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011F0000010330ull) /* CVMX_PEXP_SLI_INT_SUM */, CVMX_ADD_IO_SEG(0x00011F0000013CD0ull) /* CVMX_PEXP_SLI_INT_ENB_CIU */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PEXP_SLI_INT_SUM[RML_TO]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "PEXP_SLI_INT_SUM[BAR0_TO]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PEXP_SLI_INT_SUM[IOB2BIG]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PEXP_SLI_INT_SUM[M0_UP_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "PEXP_SLI_INT_SUM[M0_UP_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "PEXP_SLI_INT_SUM[M0_UN_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "PEXP_SLI_INT_SUM[M0_UN_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "PEXP_SLI_INT_SUM[M1_UP_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "PEXP_SLI_INT_SUM[M1_UP_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "PEXP_SLI_INT_SUM[M1_UN_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "PEXP_SLI_INT_SUM[M1_UN_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 48, 0, "PEXP_SLI_INT_SUM[PIDBOF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 49, 0, "PEXP_SLI_INT_SUM[PSLDBOF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 50, 0, "PEXP_SLI_INT_SUM[POUT_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 52, 0, "PEXP_SLI_INT_SUM[PGL_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 53, 0, "PEXP_SLI_INT_SUM[PDI_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 54, 0, "PEXP_SLI_INT_SUM[POP_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 55, 0, "PEXP_SLI_INT_SUM[PINS_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 56, 0, "PEXP_SLI_INT_SUM[SPRT0_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 57, 0, "PEXP_SLI_INT_SUM[SPRT1_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 60, 0, "PEXP_SLI_INT_SUM[ILL_PAD]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 61, 0, "PEXP_SLI_INT_SUM[PIPE_ERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 30 /* key */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180020000000ull) /* CVMX_KEY_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180020000008ull) /* CVMX_KEY_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, NULL},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 6 /* pip */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800A0000008ull) /* CVMX_PIP_INT_REG */, CVMX_ADD_IO_SEG(0x00011800A0000010ull) /* CVMX_PIP_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PIP_INT_REG[PRTNXA]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "PIP_INT_REG[BADTAG]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "PIP_INT_REG[SKPRUNT]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "PIP_INT_REG[TODOOVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "PIP_INT_REG[FEPERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PIP_INT_REG[BEPERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "PIP_INT_REG[PUNYERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 40 /* dfa */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180037000028ull) /* CVMX_DFA_ERROR */, CVMX_ADD_IO_SEG(0x0001180037000030ull) /* CVMX_DFA_INTMSK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DFA_ERROR[DBLOVF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "DFA_ERROR[DC0PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "DFA_ERROR[DC1PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "DFA_ERROR[DC2PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "DFA_ERROR[DLC0_OVFERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "DFA_ERROR[DLC1_OVFERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "DFA_ERROR[DFANXM]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "DFA_ERROR[REPLERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 7 /* pko */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180050000088ull) /* CVMX_PKO_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180050000090ull) /* CVMX_PKO_REG_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PKO_REG_ERROR[PARITY]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "PKO_REG_ERROR[DOORBELL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "PKO_REG_ERROR[CURRZERO]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PKO_REG_ERROR[LOOPBACK]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 33 /* dpi */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001DF0000000008ull) /* CVMX_DPI_INT_REG */, CVMX_ADD_IO_SEG(0x0001DF0000000010ull) /* CVMX_DPI_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_INT_REG[NDERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "DPI_INT_REG[NFOVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "DPI_INT_REG[DMADBO]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "DPI_INT_REG[REQ_BADADR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "DPI_INT_REG[REQ_BADLEN]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "DPI_INT_REG[REQ_OVRFLW]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "DPI_INT_REG[REQ_UNDFLW]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "DPI_INT_REG[REQ_ANULL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "DPI_INT_REG[REQ_INULL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "DPI_INT_REG[REQ_BADFIL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "DPI_INT_REG[SPRT0_RST]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "DPI_INT_REG[SPRT1_RST]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001DF0000000078ull) /* CVMX_DPI_PKT_ERR_RSP */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_PKT_ERR_RSP[PKTERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001DF0000000058ull) /* CVMX_DPI_REQ_ERR_RSP */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_REQ_ERR_RSP[QERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001DF0000000060ull) /* CVMX_DPI_REQ_ERR_RST */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_REQ_ERR_RST[QERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{0}}
			},
			{CVMX_ADD_IO_SEG(0x0001070100083000ull) + ((0) & 31) * 0x200000ull /* CVMX_CIU2_SRC_PPX_IP2_MIO(0) */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 63 /* rst */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180000001628ull) /* CVMX_MIO_RST_INT */, CVMX_ADD_IO_SEG(0x0001180000001630ull) /* CVMX_MIO_RST_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "MIO_RST_INT[RST_LINK0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "MIO_RST_INT[RST_LINK1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "MIO_RST_INT[PERST0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "MIO_RST_INT[PERST1]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 1 /* ssoiq */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001670000001048ull) /* CVMX_SSO_IQ_INT */, CVMX_ADD_IO_SEG(0x0001670000001050ull) /* CVMX_SSO_IQ_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "SSO_IQ_INT[IQ_INT]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 16 /* nand */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001070001000020ull) /* CVMX_NDF_INT */, CVMX_ADD_IO_SEG(0x0001070001000028ull) /* CVMX_NDF_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "NDF_INT[WDOG]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "NDF_INT[SM_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "NDF_INT[ECC_1BIT]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "NDF_INT[ECC_MULT]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "NDF_INT[OVRF]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 17 /* mio */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800000000A0ull) /* CVMX_MIO_BOOT_ERR */, CVMX_ADD_IO_SEG(0x00011800000000A8ull) /* CVMX_MIO_BOOT_INT */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "MIO_BOOT_ERR[ADR_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "MIO_BOOT_ERR[WAIT_ERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 40 /* usb_uctl */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x000118006F000020ull) /* CVMX_UCTLX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x000118006F000028ull) /* CVMX_UCTLX_INT_ENA(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_USB, 0, 0, "UCTLX_INT_REG(0)[PP_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 1, 0, "UCTLX_INT_REG(0)[ER_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 2, 0, "UCTLX_INT_REG(0)[OR_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 3, 0, "UCTLX_INT_REG(0)[CF_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 4, 0, "UCTLX_INT_REG(0)[WB_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 5, 0, "UCTLX_INT_REG(0)[WB_POP_E]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 6, 0, "UCTLX_INT_REG(0)[OC_OVF_E]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 7, 0, "UCTLX_INT_REG(0)[EC_OVF_E]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{0}}
			},
			{0}}},
		{0}}
	};
static struct cvmx_error_muxchild error_tree_cn58xxp1 =
	{0x0000000000000000ull /* CVMX_ROOT */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
		{1, 0 /* root */, (struct cvmx_error_muxchild[]){
			{CVMX_ADD_IO_SEG(0x0001070000000000ull) + ((0) & 63) * 8 /* CVMX_CIU_INTX_SUM0(0) */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 46 /* rml */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011F0000000000ull) /* CVMX_NPI_RSL_INT_BLOCKS */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
						{1, 16 /* l2c */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180080000010ull) /* CVMX_L2D_ERR */, CVMX_ADD_IO_SEG(0x0001180080000010ull) /* CVMX_L2D_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_L2C, 3, 0, "L2D_ERR[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 4, 0, "L2D_ERR[DED_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080000008ull) /* CVMX_L2T_ERR */, CVMX_ADD_IO_SEG(0x0001180080000008ull) /* CVMX_L2T_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_L2C, 3, 0, "L2T_ERR[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 4, 0, "L2T_ERR[DED_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 24, 0, "L2T_ERR[LCKERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 26, 0, "L2T_ERR[LCKERR2]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 3 /* npi */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011F0000000018ull) /* CVMX_NPI_INT_SUM */, CVMX_ADD_IO_SEG(0x00011F0000000020ull) /* CVMX_NPI_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_PCI, 0, 0, "NPI_INT_SUM[RML_RTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 1, 0, "NPI_INT_SUM[RML_WTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 3, 0, "NPI_INT_SUM[PO0_2SML]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "NPI_INT_SUM[PO1_2SML]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 5, 0, "NPI_INT_SUM[PO2_2SML]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 6, 0, "NPI_INT_SUM[PO3_2SML]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "NPI_INT_SUM[I0_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "NPI_INT_SUM[I1_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 9, 0, "NPI_INT_SUM[I2_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 10, 0, "NPI_INT_SUM[I3_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "NPI_INT_SUM[I0_OVERF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "NPI_INT_SUM[I1_OVERF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 13, 0, "NPI_INT_SUM[I2_OVERF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 14, 0, "NPI_INT_SUM[I3_OVERF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 15, 0, "NPI_INT_SUM[P0_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 16, 0, "NPI_INT_SUM[P1_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 17, 0, "NPI_INT_SUM[P2_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 18, 0, "NPI_INT_SUM[P3_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 19, 0, "NPI_INT_SUM[P0_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 20, 0, "NPI_INT_SUM[P1_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 21, 0, "NPI_INT_SUM[P2_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 22, 0, "NPI_INT_SUM[P3_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 23, 0, "NPI_INT_SUM[G0_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 24, 0, "NPI_INT_SUM[G1_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 25, 0, "NPI_INT_SUM[G2_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 26, 0, "NPI_INT_SUM[G3_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 27, 0, "NPI_INT_SUM[P0_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 28, 0, "NPI_INT_SUM[P1_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 29, 0, "NPI_INT_SUM[P2_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 30, 0, "NPI_INT_SUM[P3_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 31, 0, "NPI_INT_SUM[P0_PTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 32, 0, "NPI_INT_SUM[P1_PTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 33, 0, "NPI_INT_SUM[P2_PTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 34, 0, "NPI_INT_SUM[P3_PTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 35, 0, "NPI_INT_SUM[I0_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 36, 0, "NPI_INT_SUM[I1_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 37, 0, "NPI_INT_SUM[I2_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 38, 0, "NPI_INT_SUM[I3_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 39, 0, "NPI_INT_SUM[WIN_RTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 40, 0, "NPI_INT_SUM[P_DPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 41, 0, "NPI_INT_SUM[IOBDMA]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 42, 0, "NPI_INT_SUM[FCR_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 43, 0, "NPI_INT_SUM[FCR_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 44, 0, "NPI_INT_SUM[PCR_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 45, 0, "NPI_INT_SUM[PCR_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 46, 0, "NPI_INT_SUM[Q2_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 47, 0, "NPI_INT_SUM[Q2_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 48, 0, "NPI_INT_SUM[Q3_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 49, 0, "NPI_INT_SUM[Q3_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 50, 0, "NPI_INT_SUM[COM_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 51, 0, "NPI_INT_SUM[COM_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 52, 0, "NPI_INT_SUM[PNC_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 53, 0, "NPI_INT_SUM[PNC_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 54, 0, "NPI_INT_SUM[RWX_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 55, 0, "NPI_INT_SUM[RDX_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 56, 0, "NPI_INT_SUM[PCF_P_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 57, 0, "NPI_INT_SUM[PCF_P_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 58, 0, "NPI_INT_SUM[PDF_P_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 59, 0, "NPI_INT_SUM[PDF_P_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 60, 0, "NPI_INT_SUM[Q1_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 61, 0, "NPI_INT_SUM[Q1_A_F]"},
									{0}},
								(struct cvmx_error_childbit[]){
								{1, 2 /* pci_rsl */, (struct cvmx_error_muxchild[]){
									{CVMX_ADD_IO_SEG(0x00011F0000001198ull) /* CVMX_NPI_PCI_INT_SUM2 */, CVMX_ADD_IO_SEG(0x00011F00000011A0ull) /* CVMX_NPI_PCI_INT_ENB2 */, (struct cvmx_error_regbit[]){
											{1, 1, CVMX_ERROR_GROUP_PCI, 0, 0, "NPI_PCI_INT_SUM2[TR_WABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 1, 0, "NPI_PCI_INT_SUM2[MR_WABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 2, 0, "NPI_PCI_INT_SUM2[MR_WTTO]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 3, 0, "NPI_PCI_INT_SUM2[TR_ABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "NPI_PCI_INT_SUM2[MR_ABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 5, 0, "NPI_PCI_INT_SUM2[MR_TTO]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 6, 0, "NPI_PCI_INT_SUM2[MSI_PER]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "NPI_PCI_INT_SUM2[MSI_TABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "NPI_PCI_INT_SUM2[MSI_MABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 9, 0, "NPI_PCI_INT_SUM2[MSC_MSG]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 10, 0, "NPI_PCI_INT_SUM2[TSR_ABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "NPI_PCI_INT_SUM2[SERR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "NPI_PCI_INT_SUM2[APERR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 13, 0, "NPI_PCI_INT_SUM2[DPERR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 14, 0, "NPI_PCI_INT_SUM2[ILL_RWR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 15, 0, "NPI_PCI_INT_SUM2[ILL_RRD]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 31, 0, "NPI_PCI_INT_SUM2[WIN_WR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 32, 0, "NPI_PCI_INT_SUM2[ILL_WR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 33, 0, "NPI_PCI_INT_SUM2[ILL_RD]"},
											{0}},
										NULL /*cvmx_error_childbit*/
									},
									{0}}},
								{0}}
							},
							{0}}},
						{1, 1 /* gmx0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180008000518ull) + ((0) & 1) * 0x8000000ull /* CVMX_GMXX_BAD_REG(0) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "GMXX_BAD_REG(0)[OUT_COL]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "GMXX_BAD_REG(0)[NCB_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_BAD_REG(0)[OUT_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 0, "GMXX_BAD_REG(0)[LOSTSTAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 0, "GMXX_BAD_REG(0)[STATOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 0, "GMXX_BAD_REG(0)[INB_NXA]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "GMXX_RXX_INT_REG(0,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_RXX_INT_REG(0,0)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "GMXX_RXX_INT_REG(0,0)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 0, "GMXX_RXX_INT_REG(0,0)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "GMXX_RXX_INT_REG(0,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 0, "GMXX_RXX_INT_REG(0,0)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "GMXX_RXX_INT_REG(0,0)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 1, "GMXX_RXX_INT_REG(1,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 1, "GMXX_RXX_INT_REG(1,0)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 1, "GMXX_RXX_INT_REG(1,0)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 1, "GMXX_RXX_INT_REG(1,0)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 1, "GMXX_RXX_INT_REG(1,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 1, "GMXX_RXX_INT_REG(1,0)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 1, "GMXX_RXX_INT_REG(1,0)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2, "GMXX_RXX_INT_REG(2,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2, "GMXX_RXX_INT_REG(2,0)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2, "GMXX_RXX_INT_REG(2,0)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 2, "GMXX_RXX_INT_REG(2,0)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2, "GMXX_RXX_INT_REG(2,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2, "GMXX_RXX_INT_REG(2,0)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2, "GMXX_RXX_INT_REG(2,0)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 3, "GMXX_RXX_INT_REG(3,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 3, "GMXX_RXX_INT_REG(3,0)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 3, "GMXX_RXX_INT_REG(3,0)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 3, "GMXX_RXX_INT_REG(3,0)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3, "GMXX_RXX_INT_REG(3,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 3, "GMXX_RXX_INT_REG(3,0)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3, "GMXX_RXX_INT_REG(3,0)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((0) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((0) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_EN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "GMXX_TX_INT_REG(0)[PKO_NXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "GMXX_TX_INT_REG(0)[NCB_NXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_TX_INT_REG(0)[UNDFLW]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 2 /* gmx1 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180008000518ull) + ((1) & 1) * 0x8000000ull /* CVMX_GMXX_BAD_REG(1) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 16, "GMXX_BAD_REG(1)[OUT_COL]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 16, "GMXX_BAD_REG(1)[NCB_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "GMXX_BAD_REG(1)[OUT_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 16, "GMXX_BAD_REG(1)[LOSTSTAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 16, "GMXX_BAD_REG(1)[STATOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 16, "GMXX_BAD_REG(1)[INB_NXA]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 16, "GMXX_RXX_INT_REG(0,1)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "GMXX_RXX_INT_REG(0,1)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 16, "GMXX_RXX_INT_REG(0,1)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 16, "GMXX_RXX_INT_REG(0,1)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 16, "GMXX_RXX_INT_REG(0,1)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 16, "GMXX_RXX_INT_REG(0,1)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 16, "GMXX_RXX_INT_REG(0,1)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 17, "GMXX_RXX_INT_REG(1,1)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 17, "GMXX_RXX_INT_REG(1,1)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 17, "GMXX_RXX_INT_REG(1,1)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 17, "GMXX_RXX_INT_REG(1,1)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 17, "GMXX_RXX_INT_REG(1,1)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 17, "GMXX_RXX_INT_REG(1,1)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 17, "GMXX_RXX_INT_REG(1,1)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 18, "GMXX_RXX_INT_REG(2,1)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 18, "GMXX_RXX_INT_REG(2,1)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 18, "GMXX_RXX_INT_REG(2,1)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 18, "GMXX_RXX_INT_REG(2,1)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 18, "GMXX_RXX_INT_REG(2,1)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 18, "GMXX_RXX_INT_REG(2,1)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 18, "GMXX_RXX_INT_REG(2,1)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 19, "GMXX_RXX_INT_REG(3,1)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 19, "GMXX_RXX_INT_REG(3,1)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 19, "GMXX_RXX_INT_REG(3,1)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 19, "GMXX_RXX_INT_REG(3,1)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 19, "GMXX_RXX_INT_REG(3,1)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 19, "GMXX_RXX_INT_REG(3,1)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 19, "GMXX_RXX_INT_REG(3,1)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((1) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((1) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_EN(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 16, "GMXX_TX_INT_REG(1)[PKO_NXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 16, "GMXX_TX_INT_REG(1)[NCB_NXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "GMXX_TX_INT_REG(1)[UNDFLW]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 9 /* ipd */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00014F0000000168ull) /* CVMX_IPD_INT_SUM */, CVMX_ADD_IO_SEG(0x00014F0000000160ull) /* CVMX_IPD_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IPD_INT_SUM[PRC_PAR0]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IPD_INT_SUM[PRC_PAR1]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IPD_INT_SUM[PRC_PAR2]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IPD_INT_SUM[PRC_PAR3]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IPD_INT_SUM[BP_SUB]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IPD_INT_SUM[DC_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "IPD_INT_SUM[CC_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "IPD_INT_SUM[C_COLL]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "IPD_INT_SUM[D_COLL]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "IPD_INT_SUM[BC_OVR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 18 /* spx0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180090000300ull) + ((0) & 1) * 0x8000000ull /* CVMX_SPXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x0001180090000308ull) + ((0) & 1) * 0x8000000ull /* CVMX_SPXX_INT_MSK(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "SPXX_INT_REG(0)[PRTNXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "SPXX_INT_REG(0)[ABNORM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "SPXX_INT_REG(0)[SPIOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "SPXX_INT_REG(0)[CLSERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 0, "SPXX_INT_REG(0)[DRWNNG]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 0, "SPXX_INT_REG(0)[RSVERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "SPXX_INT_REG(0)[TPAOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 0, "SPXX_INT_REG(0)[DIPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "SPXX_INT_REG(0)[SYNCERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 11, 0, "SPXX_INT_REG(0)[CALERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180090000698ull) + ((0) & 1) * 0x8000000ull /* CVMX_STXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800900006A0ull) + ((0) & 1) * 0x8000000ull /* CVMX_STXX_INT_MSK(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "STXX_INT_REG(0)[CALPAR0]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "STXX_INT_REG(0)[CALPAR1]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "STXX_INT_REG(0)[OVRBST]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 0, "STXX_INT_REG(0)[DATOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "STXX_INT_REG(0)[DIPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "STXX_INT_REG(0)[NOSYNC]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 0, "STXX_INT_REG(0)[UNXFRM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 0, "STXX_INT_REG(0)[FRMERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 12 /* pow */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "POW_ECC_ERR[SBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "POW_ECC_ERR[DBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "POW_ECC_ERR[RPE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "POW_ECC_ERR[IOP]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 19 /* spx1 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180090000300ull) + ((1) & 1) * 0x8000000ull /* CVMX_SPXX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x0001180090000308ull) + ((1) & 1) * 0x8000000ull /* CVMX_SPXX_INT_MSK(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 16, "SPXX_INT_REG(1)[PRTNXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 16, "SPXX_INT_REG(1)[ABNORM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 16, "SPXX_INT_REG(1)[SPIOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 16, "SPXX_INT_REG(1)[CLSERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 16, "SPXX_INT_REG(1)[DRWNNG]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 16, "SPXX_INT_REG(1)[RSVERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 16, "SPXX_INT_REG(1)[TPAOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 16, "SPXX_INT_REG(1)[DIPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 16, "SPXX_INT_REG(1)[SYNCERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 11, 16, "SPXX_INT_REG(1)[CALERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180090000698ull) + ((1) & 1) * 0x8000000ull /* CVMX_STXX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x00011800900006A0ull) + ((1) & 1) * 0x8000000ull /* CVMX_STXX_INT_MSK(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 16, "STXX_INT_REG(1)[CALPAR0]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 16, "STXX_INT_REG(1)[CALPAR1]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "STXX_INT_REG(1)[OVRBST]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 16, "STXX_INT_REG(1)[DATOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 16, "STXX_INT_REG(1)[DIPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 16, "STXX_INT_REG(1)[NOSYNC]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 16, "STXX_INT_REG(1)[UNXFRM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 16, "STXX_INT_REG(1)[FRMERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 22 /* asx0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800B0000010ull) + ((0) & 1) * 0x8000000ull /* CVMX_ASXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800B0000018ull) + ((0) & 1) * 0x8000000ull /* CVMX_ASXX_INT_EN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "ASXX_INT_REG(0)[TXPSH]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "ASXX_INT_REG(0)[TXPOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "ASXX_INT_REG(0)[OVRFLW]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 23 /* asx1 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800B0000010ull) + ((1) & 1) * 0x8000000ull /* CVMX_ASXX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x00011800B0000018ull) + ((1) & 1) * 0x8000000ull /* CVMX_ASXX_INT_EN(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 16, "ASXX_INT_REG(1)[TXPSH]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 16, "ASXX_INT_REG(1)[TXPOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 16, "ASXX_INT_REG(1)[OVRFLW]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 10 /* pko */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180050000088ull) /* CVMX_PKO_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180050000090ull) /* CVMX_PKO_REG_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PKO_REG_ERROR[PARITY]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "PKO_REG_ERROR[DOORBELL]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "PKO_REG_ERROR[CURRZERO]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 11 /* tim */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180058000088ull) /* CVMX_TIM_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180058000090ull) /* CVMX_TIM_REG_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "TIM_REG_ERROR[MASK]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 4 /* key */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180020000000ull) /* CVMX_KEY_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180020000008ull) /* CVMX_KEY_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, NULL},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, NULL},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, NULL},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, NULL},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 0 /* mio */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800000000A0ull) /* CVMX_MIO_BOOT_ERR */, CVMX_ADD_IO_SEG(0x00011800000000A8ull) /* CVMX_MIO_BOOT_INT */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "MIO_BOOT_ERR[ADR_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "MIO_BOOT_ERR[WAIT_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 20 /* pip */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800A0000008ull) /* CVMX_PIP_INT_REG */, CVMX_ADD_IO_SEG(0x00011800A0000010ull) /* CVMX_PIP_INT_EN */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PIP_INT_REG[PRTNXA]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "PIP_INT_REG[BADTAG]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "PIP_INT_REG[SKPRUNT]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "PIP_INT_REG[TODOOVR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "PIP_INT_REG[FEPERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PIP_INT_REG[BEPERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 5 /* fpa */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180028000040ull) /* CVMX_FPA_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180028000048ull) /* CVMX_FPA_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "FPA_INT_SUM[FED0_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "FPA_INT_SUM[FED0_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "FPA_INT_SUM[FED1_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "FPA_INT_SUM[FED1_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "FPA_INT_SUM[Q0_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "FPA_INT_SUM[Q0_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "FPA_INT_SUM[Q0_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "FPA_INT_SUM[Q1_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "FPA_INT_SUM[Q1_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "FPA_INT_SUM[Q1_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "FPA_INT_SUM[Q2_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "FPA_INT_SUM[Q2_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "FPA_INT_SUM[Q2_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "FPA_INT_SUM[Q3_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "FPA_INT_SUM[Q3_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "FPA_INT_SUM[Q3_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "FPA_INT_SUM[Q4_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "FPA_INT_SUM[Q4_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "FPA_INT_SUM[Q4_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "FPA_INT_SUM[Q5_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "FPA_INT_SUM[Q5_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "FPA_INT_SUM[Q5_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "FPA_INT_SUM[Q6_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 23, 0, "FPA_INT_SUM[Q6_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "FPA_INT_SUM[Q6_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "FPA_INT_SUM[Q7_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "FPA_INT_SUM[Q7_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 27, 0, "FPA_INT_SUM[Q7_PERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 17 /* lmc */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180088000000ull) + ((0) & 0) * 0x60000000ull /* CVMX_LMCX_MEM_CFG0(0) */, CVMX_ADD_IO_SEG(0x0001180088000000ull) + ((0) & 0) * 0x60000000ull /* CVMX_LMCX_MEM_CFG0(0) */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_LMC, 21, 0, "LMCX_MEM_CFG0(0)[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_LMC, 25, 0, "LMCX_MEM_CFG0(0)[DED_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 6 /* dfa */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180030000028ull) /* CVMX_DFA_ERR */, 0, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "DFA_ERR[CP2SBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "DFA_ERR[CP2DBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "DFA_ERR[DTESBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "DFA_ERR[DTEDBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "DFA_ERR[DTEPERR]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 29, 0, "DFA_ERR[CP2PERR]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 31, 0, "DFA_ERR[DBLOVF]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 30 /* iob */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800F0000058ull) /* CVMX_IOB_INT_SUM */, CVMX_ADD_IO_SEG(0x00011800F0000060ull) /* CVMX_IOB_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IOB_INT_SUM[NP_SOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IOB_INT_SUM[NP_EOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IOB_INT_SUM[P_SOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IOB_INT_SUM[P_EOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IOB_INT_SUM[NP_DAT]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IOB_INT_SUM[P_DAT]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 7 /* zip */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180038000088ull) /* CVMX_ZIP_ERROR */, CVMX_ADD_IO_SEG(0x0001180038000090ull) /* CVMX_ZIP_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "ZIP_ERROR[DOORBELL]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{0}}
			},
			{0}}},
		{0}}
	};
static struct cvmx_error_muxchild error_tree_cn63xxp1 =
	{0x0000000000000000ull /* CVMX_ROOT */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
		{1, 0 /* root */, (struct cvmx_error_muxchild[]){
			{CVMX_ADD_IO_SEG(0x0001070000000000ull) + ((0) & 63) * 8 /* CVMX_CIU_INTX_SUM0(0) */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 60 /* powiq */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001670000000238ull) /* CVMX_POW_IQ_INT */, CVMX_ADD_IO_SEG(0x0001670000000240ull) /* CVMX_POW_IQ_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "POW_IQ_INT[IQ_INT]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{0}}
			},
			{CVMX_ADD_IO_SEG(0x0001070000000108ull) /* CVMX_CIU_INT_SUM1 */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 24 /* l2c */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180080800018ull) /* CVMX_L2C_INT_REG */, CVMX_ADD_IO_SEG(0x0001180080800020ull) /* CVMX_L2C_INT_ENA */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_L2C, 0, 0, "L2C_INT_REG[HOLERD]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 1, 0, "L2C_INT_REG[HOLEWR]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 2, 0, "L2C_INT_REG[VRTWR]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 3, 0, "L2C_INT_REG[VRTIDRNG]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 4, 0, "L2C_INT_REG[VRTADRNG]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 5, 0, "L2C_INT_REG[VRTPE]"},
							{0}},
						(struct cvmx_error_childbit[]){
						{1, 16 /* tad0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180080A007E0ull) /* CVMX_L2C_ERR_TDTX(0) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 60, 0, "L2C_ERR_TDTX(0)[VSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 61, 0, "L2C_ERR_TDTX(0)[VDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 62, 0, "L2C_ERR_TDTX(0)[SBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 63, 0, "L2C_ERR_TDTX(0)[DBE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080A007E8ull) /* CVMX_L2C_ERR_TTGX(0) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 61, 0, "L2C_ERR_TTGX(0)[NOWAY]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 62, 0, "L2C_ERR_TTGX(0)[SBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 63, 0, "L2C_ERR_TTGX(0)[DBE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{1, 25 /* ipd */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00014F0000000168ull) /* CVMX_IPD_INT_SUM */, CVMX_ADD_IO_SEG(0x00014F0000000160ull) /* CVMX_IPD_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IPD_INT_SUM[PRC_PAR0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IPD_INT_SUM[PRC_PAR1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IPD_INT_SUM[PRC_PAR2]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IPD_INT_SUM[PRC_PAR3]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IPD_INT_SUM[BP_SUB]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IPD_INT_SUM[DC_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "IPD_INT_SUM[CC_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "IPD_INT_SUM[C_COLL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "IPD_INT_SUM[D_COLL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "IPD_INT_SUM[BC_OVR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 23 /* pow */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, (struct cvmx_error_regbit[]){
							{1, 0, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "POW_ECC_ERR[SBE]"},
							{1, 0, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "POW_ECC_ERR[DBE]"},
							{1, 0, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "POW_ECC_ERR[RPE]"},
							{1, 0, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "POW_ECC_ERR[IOP]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 30 /* rad */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180070000088ull) /* CVMX_RAD_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180070000090ull) /* CVMX_RAD_REG_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "RAD_REG_ERROR[DOORBELL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 26 /* pip */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800A0000008ull) /* CVMX_PIP_INT_REG */, CVMX_ADD_IO_SEG(0x00011800A0000010ull) /* CVMX_PIP_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PIP_INT_REG[PRTNXA]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "PIP_INT_REG[BADTAG]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "PIP_INT_REG[SKPRUNT]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "PIP_INT_REG[TODOOVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "PIP_INT_REG[FEPERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PIP_INT_REG[BEPERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "PIP_INT_REG[PUNYERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 27 /* pko */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180050000088ull) /* CVMX_PKO_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180050000090ull) /* CVMX_PKO_REG_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PKO_REG_ERROR[PARITY]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "PKO_REG_ERROR[DOORBELL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "PKO_REG_ERROR[CURRZERO]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 48 /* pem0 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800C0000408ull) + ((0) & 1) * 0x1000000ull /* CVMX_PEMX_INT_SUM(0) */, CVMX_ADD_IO_SEG(0x00011800C0000410ull) + ((0) & 1) * 0x1000000ull /* CVMX_PEMX_INT_ENB(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_PCI, 1, 0, "PEMX_INT_SUM(0)[SE]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "PEMX_INT_SUM(0)[UP_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 5, 0, "PEMX_INT_SUM(0)[UP_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 6, 0, "PEMX_INT_SUM(0)[UP_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "PEMX_INT_SUM(0)[UN_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "PEMX_INT_SUM(0)[UN_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 9, 0, "PEMX_INT_SUM(0)[UN_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "PEMX_INT_SUM(0)[RDLK]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "PEMX_INT_SUM(0)[CRS_ER]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 13, 0, "PEMX_INT_SUM(0)[CRS_DR]"},
							{0}},
						(struct cvmx_error_childbit[]){
						{1, 10 /* exc */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800C0000008ull) + ((0) & 1) * 0x1000000ull /* CVMX_PEMX_DBG_INFO(0) */, CVMX_ADD_IO_SEG(0x00011800C00000A0ull) + ((0) & 1) * 0x1000000ull /* CVMX_PEMX_DBG_INFO_EN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_PCI, 0, 0, "PEMX_DBG_INFO(0)[SPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 2, 0, "PEMX_DBG_INFO(0)[RTLPLLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 3, 0, "PEMX_DBG_INFO(0)[RECRCE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "PEMX_DBG_INFO(0)[RPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 5, 0, "PEMX_DBG_INFO(0)[RCEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 6, 0, "PEMX_DBG_INFO(0)[RNFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "PEMX_DBG_INFO(0)[RFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "PEMX_DBG_INFO(0)[RPMERC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 9, 0, "PEMX_DBG_INFO(0)[RPTAMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 10, 0, "PEMX_DBG_INFO(0)[RUMEP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "PEMX_DBG_INFO(0)[RVDM]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "PEMX_DBG_INFO(0)[ACTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 13, 0, "PEMX_DBG_INFO(0)[RTE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 14, 0, "PEMX_DBG_INFO(0)[MRE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 15, 0, "PEMX_DBG_INFO(0)[RDWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 16, 0, "PEMX_DBG_INFO(0)[RTWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 17, 0, "PEMX_DBG_INFO(0)[DPEOOSD]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 18, 0, "PEMX_DBG_INFO(0)[FCPVWT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 19, 0, "PEMX_DBG_INFO(0)[RPE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 20, 0, "PEMX_DBG_INFO(0)[FCUV]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 21, 0, "PEMX_DBG_INFO(0)[RQO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 22, 0, "PEMX_DBG_INFO(0)[RAUC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 23, 0, "PEMX_DBG_INFO(0)[RACUR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 24, 0, "PEMX_DBG_INFO(0)[RACCA]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 25, 0, "PEMX_DBG_INFO(0)[CAAR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 26, 0, "PEMX_DBG_INFO(0)[RARWDNS]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 27, 0, "PEMX_DBG_INFO(0)[RAMTLP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 28, 0, "PEMX_DBG_INFO(0)[RACPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 29, 0, "PEMX_DBG_INFO(0)[RAWWPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 30, 0, "PEMX_DBG_INFO(0)[ECRC_E]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{1, 49 /* pem1 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800C0000408ull) + ((1) & 1) * 0x1000000ull /* CVMX_PEMX_INT_SUM(1) */, CVMX_ADD_IO_SEG(0x00011800C0000410ull) + ((1) & 1) * 0x1000000ull /* CVMX_PEMX_INT_ENB(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_PCI, 1, 1, "PEMX_INT_SUM(1)[SE]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 4, 1, "PEMX_INT_SUM(1)[UP_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 5, 1, "PEMX_INT_SUM(1)[UP_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 6, 1, "PEMX_INT_SUM(1)[UP_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 7, 1, "PEMX_INT_SUM(1)[UN_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 8, 1, "PEMX_INT_SUM(1)[UN_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 9, 1, "PEMX_INT_SUM(1)[UN_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 11, 1, "PEMX_INT_SUM(1)[RDLK]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 12, 1, "PEMX_INT_SUM(1)[CRS_ER]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 13, 1, "PEMX_INT_SUM(1)[CRS_DR]"},
							{0}},
						(struct cvmx_error_childbit[]){
						{1, 10 /* exc */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800C0000008ull) + ((1) & 1) * 0x1000000ull /* CVMX_PEMX_DBG_INFO(1) */, CVMX_ADD_IO_SEG(0x00011800C00000A0ull) + ((1) & 1) * 0x1000000ull /* CVMX_PEMX_DBG_INFO_EN(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_PCI, 0, 1, "PEMX_DBG_INFO(1)[SPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 2, 1, "PEMX_DBG_INFO(1)[RTLPLLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 3, 1, "PEMX_DBG_INFO(1)[RECRCE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 4, 1, "PEMX_DBG_INFO(1)[RPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 5, 1, "PEMX_DBG_INFO(1)[RCEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 6, 1, "PEMX_DBG_INFO(1)[RNFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 7, 1, "PEMX_DBG_INFO(1)[RFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 8, 1, "PEMX_DBG_INFO(1)[RPMERC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 9, 1, "PEMX_DBG_INFO(1)[RPTAMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 10, 1, "PEMX_DBG_INFO(1)[RUMEP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 11, 1, "PEMX_DBG_INFO(1)[RVDM]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 12, 1, "PEMX_DBG_INFO(1)[ACTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 13, 1, "PEMX_DBG_INFO(1)[RTE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 14, 1, "PEMX_DBG_INFO(1)[MRE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 15, 1, "PEMX_DBG_INFO(1)[RDWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 16, 1, "PEMX_DBG_INFO(1)[RTWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 17, 1, "PEMX_DBG_INFO(1)[DPEOOSD]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 18, 1, "PEMX_DBG_INFO(1)[FCPVWT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 19, 1, "PEMX_DBG_INFO(1)[RPE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 20, 1, "PEMX_DBG_INFO(1)[FCUV]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 21, 1, "PEMX_DBG_INFO(1)[RQO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 22, 1, "PEMX_DBG_INFO(1)[RAUC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 23, 1, "PEMX_DBG_INFO(1)[RACUR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 24, 1, "PEMX_DBG_INFO(1)[RACCA]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 25, 1, "PEMX_DBG_INFO(1)[CAAR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 26, 1, "PEMX_DBG_INFO(1)[RARWDNS]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 27, 1, "PEMX_DBG_INFO(1)[RAMTLP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 28, 1, "PEMX_DBG_INFO(1)[RACPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 29, 1, "PEMX_DBG_INFO(1)[RAWWPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 30, 1, "PEMX_DBG_INFO(1)[ECRC_E]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{1, 22 /* fpa */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180028000040ull) /* CVMX_FPA_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180028000048ull) /* CVMX_FPA_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "FPA_INT_SUM[FED0_SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "FPA_INT_SUM[FED0_DBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "FPA_INT_SUM[FED1_SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "FPA_INT_SUM[FED1_DBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "FPA_INT_SUM[Q0_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "FPA_INT_SUM[Q0_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "FPA_INT_SUM[Q0_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "FPA_INT_SUM[Q1_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "FPA_INT_SUM[Q1_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "FPA_INT_SUM[Q1_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "FPA_INT_SUM[Q2_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "FPA_INT_SUM[Q2_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "FPA_INT_SUM[Q2_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "FPA_INT_SUM[Q3_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "FPA_INT_SUM[Q3_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "FPA_INT_SUM[Q3_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "FPA_INT_SUM[Q4_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "FPA_INT_SUM[Q4_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "FPA_INT_SUM[Q4_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "FPA_INT_SUM[Q5_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "FPA_INT_SUM[Q5_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "FPA_INT_SUM[Q5_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "FPA_INT_SUM[Q6_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 23, 0, "FPA_INT_SUM[Q6_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "FPA_INT_SUM[Q6_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "FPA_INT_SUM[Q7_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "FPA_INT_SUM[Q7_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 27, 0, "FPA_INT_SUM[Q7_PERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 33 /* usb */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x000118006F000020ull) /* CVMX_UCTLX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x000118006F000028ull) /* CVMX_UCTLX_INT_ENA(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_USB, 0, 0, "UCTLX_INT_REG(0)[PP_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 1, 0, "UCTLX_INT_REG(0)[ER_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 2, 0, "UCTLX_INT_REG(0)[OR_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 3, 0, "UCTLX_INT_REG(0)[CF_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 4, 0, "UCTLX_INT_REG(0)[WB_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 5, 0, "UCTLX_INT_REG(0)[WB_POP_E]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 6, 0, "UCTLX_INT_REG(0)[OC_OVF_E]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 7, 0, "UCTLX_INT_REG(0)[EC_OVF_E]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 20 /* mio */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800000000A0ull) /* CVMX_MIO_BOOT_ERR */, CVMX_ADD_IO_SEG(0x00011800000000A8ull) /* CVMX_MIO_BOOT_INT */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "MIO_BOOT_ERR[ADR_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "MIO_BOOT_ERR[WAIT_ERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 19 /* nand */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001070001000020ull) /* CVMX_NDF_INT */, CVMX_ADD_IO_SEG(0x0001070001000028ull) /* CVMX_NDF_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "NDF_INT[WDOG]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "NDF_INT[SM_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "NDF_INT[ECC_1BIT]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "NDF_INT[ECC_MULT]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "NDF_INT[OVRF]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 56 /* dfm */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800D4000408ull) /* CVMX_DFM_FNT_STAT */, CVMX_ADD_IO_SEG(0x00011800D4000410ull) /* CVMX_DFM_FNT_IENA */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_DFM, 0, 0, "DFM_FNT_STAT[SBE_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_DFM, 1, 0, "DFM_FNT_STAT[DBE_ERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 29 /* tim */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180058000088ull) /* CVMX_TIM_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180058000090ull) /* CVMX_TIM_REG_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "TIM_REG_ERROR[MASK]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 52 /* lmc0 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800880001F0ull) /* CVMX_LMCX_INT(0) */, CVMX_ADD_IO_SEG(0x00011800880001E8ull) /* CVMX_LMCX_INT_EN(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_LMC, 1, 0, "LMCX_INT(0)[SEC_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_LMC, 0, 0, "LMCX_INT(0)[NXM_WR_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_LMC, 5, 0, "LMCX_INT(0)[DED_ERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 31 /* key */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180020000000ull) /* CVMX_KEY_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180020000008ull) /* CVMX_KEY_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, NULL},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 63 /* rst */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180000001628ull) /* CVMX_MIO_RST_INT */, CVMX_ADD_IO_SEG(0x0001180000001630ull) /* CVMX_MIO_RST_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "MIO_RST_INT[RST_LINK0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "MIO_RST_INT[RST_LINK1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "MIO_RST_INT[PERST0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "MIO_RST_INT[PERST1]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 21 /* iob */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800F0000058ull) /* CVMX_IOB_INT_SUM */, CVMX_ADD_IO_SEG(0x00011800F0000060ull) /* CVMX_IOB_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IOB_INT_SUM[NP_SOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IOB_INT_SUM[NP_EOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IOB_INT_SUM[P_SOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IOB_INT_SUM[P_EOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IOB_INT_SUM[NP_DAT]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IOB_INT_SUM[P_DAT]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 46 /* agl */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800E0000518ull) /* CVMX_AGL_GMX_BAD_REG */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 32, 0, "AGL_GMX_BAD_REG[OVRFLW]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 33, 0, "AGL_GMX_BAD_REG[TXPOP]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 34, 0, "AGL_GMX_BAD_REG[TXPSH]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 35, 0, "AGL_GMX_BAD_REG[OVRFLW1]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 36, 0, "AGL_GMX_BAD_REG[TXPOP1]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 37, 0, "AGL_GMX_BAD_REG[TXPSH1]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 2, 0, "AGL_GMX_BAD_REG[OUT_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 22, 0, "AGL_GMX_BAD_REG[LOSTSTAT]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800E0000000ull) + ((0) & 1) * 2048 /* CVMX_AGL_GMX_RXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800E0000008ull) + ((0) & 1) * 2048 /* CVMX_AGL_GMX_RXX_INT_EN(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 8, 0, "AGL_GMX_RXX_INT_REG(0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 10, 0, "AGL_GMX_RXX_INT_REG(0)[OVRERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800E0000000ull) + ((1) & 1) * 2048 /* CVMX_AGL_GMX_RXX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x00011800E0000008ull) + ((1) & 1) * 2048 /* CVMX_AGL_GMX_RXX_INT_EN(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 8, 1, "AGL_GMX_RXX_INT_REG(1)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 10, 1, "AGL_GMX_RXX_INT_REG(1)[OVRERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800E0000500ull) /* CVMX_AGL_GMX_TX_INT_REG */, CVMX_ADD_IO_SEG(0x00011800E0000508ull) /* CVMX_AGL_GMX_TX_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 0, 0, "AGL_GMX_TX_INT_REG[PKO_NXA]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 2, 0, "AGL_GMX_TX_INT_REG[UNDFLW]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 28 /* zip */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180038000088ull) /* CVMX_ZIP_ERROR */, CVMX_ADD_IO_SEG(0x0001180038000090ull) /* CVMX_ZIP_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "ZIP_ERROR[DOORBELL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 36 /* agx0 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180008000518ull) + ((0) & 0) * 0x8000000ull /* CVMX_GMXX_BAD_REG(0) */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_BAD_REG(0)[OUT_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 0, "GMXX_BAD_REG(0)[LOSTSTAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 0, "GMXX_BAD_REG(0)[STATOVR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 0, "GMXX_BAD_REG(0)[INB_NXA]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "GMXX_RXX_INT_REG(0,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "GMXX_RXX_INT_REG(0,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "GMXX_RXX_INT_REG(0,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 0, "GMXX_RXX_INT_REG(0,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 0, "GMXX_RXX_INT_REG(0,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 0, "GMXX_RXX_INT_REG(0,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 0, "GMXX_RXX_INT_REG(0,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 0, "GMXX_RXX_INT_REG(0,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 0, "GMXX_RXX_INT_REG(0,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 0, "GMXX_RXX_INT_REG(0,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 0, "GMXX_RXX_INT_REG(0,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 0, "GMXX_RXX_INT_REG(0,0)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 1, "GMXX_RXX_INT_REG(1,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 1, "GMXX_RXX_INT_REG(1,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 1, "GMXX_RXX_INT_REG(1,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 1, "GMXX_RXX_INT_REG(1,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 1, "GMXX_RXX_INT_REG(1,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 1, "GMXX_RXX_INT_REG(1,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 1, "GMXX_RXX_INT_REG(1,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 1, "GMXX_RXX_INT_REG(1,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 1, "GMXX_RXX_INT_REG(1,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 1, "GMXX_RXX_INT_REG(1,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 1, "GMXX_RXX_INT_REG(1,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 1, "GMXX_RXX_INT_REG(1,0)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2, "GMXX_RXX_INT_REG(2,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2, "GMXX_RXX_INT_REG(2,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2, "GMXX_RXX_INT_REG(2,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2, "GMXX_RXX_INT_REG(2,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2, "GMXX_RXX_INT_REG(2,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2, "GMXX_RXX_INT_REG(2,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2, "GMXX_RXX_INT_REG(2,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2, "GMXX_RXX_INT_REG(2,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2, "GMXX_RXX_INT_REG(2,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2, "GMXX_RXX_INT_REG(2,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2, "GMXX_RXX_INT_REG(2,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2, "GMXX_RXX_INT_REG(2,0)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 3, "GMXX_RXX_INT_REG(3,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3, "GMXX_RXX_INT_REG(3,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3, "GMXX_RXX_INT_REG(3,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 3, "GMXX_RXX_INT_REG(3,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 3, "GMXX_RXX_INT_REG(3,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 3, "GMXX_RXX_INT_REG(3,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 3, "GMXX_RXX_INT_REG(3,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 3, "GMXX_RXX_INT_REG(3,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 3, "GMXX_RXX_INT_REG(3,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 3, "GMXX_RXX_INT_REG(3,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 3, "GMXX_RXX_INT_REG(3,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 3, "GMXX_RXX_INT_REG(3,0)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((0) & 0) * 0x8000000ull /* CVMX_GMXX_TX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((0) & 0) * 0x8000000ull /* CVMX_GMXX_TX_INT_EN(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "GMXX_TX_INT_REG(0)[PKO_NXA]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_TX_INT_REG(0)[UNDFLW]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 0, "GMXX_TX_INT_REG(0)[PTP_LOST]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((0) & 3) + ((0) & 0) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(0,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((0) & 3) + ((0) & 0) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(0,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "PCSX_INTX_REG(0,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 0, "PCSX_INTX_REG(0,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "PCSX_INTX_REG(0,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "PCSX_INTX_REG(0,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 0, "PCSX_INTX_REG(0,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "PCSX_INTX_REG(0,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 0, "PCSX_INTX_REG(0,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "PCSX_INTX_REG(0,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 0, "PCSX_INTX_REG(0,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((1) & 3) + ((0) & 0) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(1,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((1) & 3) + ((0) & 0) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(1,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 1, "PCSX_INTX_REG(1,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 1, "PCSX_INTX_REG(1,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 1, "PCSX_INTX_REG(1,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 1, "PCSX_INTX_REG(1,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 1, "PCSX_INTX_REG(1,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 1, "PCSX_INTX_REG(1,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 1, "PCSX_INTX_REG(1,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 1, "PCSX_INTX_REG(1,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 1, "PCSX_INTX_REG(1,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((2) & 3) + ((0) & 0) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(2,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((2) & 3) + ((0) & 0) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(2,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2, "PCSX_INTX_REG(2,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2, "PCSX_INTX_REG(2,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2, "PCSX_INTX_REG(2,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2, "PCSX_INTX_REG(2,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2, "PCSX_INTX_REG(2,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2, "PCSX_INTX_REG(2,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2, "PCSX_INTX_REG(2,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2, "PCSX_INTX_REG(2,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2, "PCSX_INTX_REG(2,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((3) & 3) + ((0) & 0) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(3,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((3) & 3) + ((0) & 0) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(3,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 3, "PCSX_INTX_REG(3,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 3, "PCSX_INTX_REG(3,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 3, "PCSX_INTX_REG(3,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 3, "PCSX_INTX_REG(3,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 3, "PCSX_INTX_REG(3,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3, "PCSX_INTX_REG(3,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 3, "PCSX_INTX_REG(3,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3, "PCSX_INTX_REG(3,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 3, "PCSX_INTX_REG(3,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0000858ull) + ((0) & 0) * 0x8000000ull /* CVMX_PCSXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800B0000860ull) + ((0) & 0) * 0x8000000ull /* CVMX_PCSXX_INT_EN_REG(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "PCSXX_INT_REG(0)[TXFLT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "PCSXX_INT_REG(0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "PCSXX_INT_REG(0)[RXSYNBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 0, "PCSXX_INT_REG(0)[BITLCKLS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "PCSXX_INT_REG(0)[SYNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "PCSXX_INT_REG(0)[ALGNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 0, "PCSXX_INT_REG(0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 32 /* dfa */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180037000028ull) /* CVMX_DFA_ERROR */, CVMX_ADD_IO_SEG(0x0001180037000030ull) /* CVMX_DFA_INTMSK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DFA_ERROR[DBLOVF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "DFA_ERROR[DC0PERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 50 /* srio0 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800C8000118ull) + ((0) & 1) * 0x1000000ull /* CVMX_SRIOX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800C8000110ull) + ((0) & 1) * 0x1000000ull /* CVMX_SRIOX_INT_ENABLE(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_SRIO, 4, 0, "SRIOX_INT_REG(0)[BAR_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 5, 0, "SRIOX_INT_REG(0)[DENY_WR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 6, 0, "SRIOX_INT_REG(0)[SLI_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 9, 0, "SRIOX_INT_REG(0)[MCE_RX]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 12, 0, "SRIOX_INT_REG(0)[LOG_ERB]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 13, 0, "SRIOX_INT_REG(0)[PHY_ERB]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 18, 0, "SRIOX_INT_REG(0)[OMSG_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 19, 0, "SRIOX_INT_REG(0)[PKO_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 20, 0, "SRIOX_INT_REG(0)[RTRY_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 21, 0, "SRIOX_INT_REG(0)[F_ERROR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 51 /* srio1 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800C8000118ull) + ((1) & 1) * 0x1000000ull /* CVMX_SRIOX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x00011800C8000110ull) + ((1) & 1) * 0x1000000ull /* CVMX_SRIOX_INT_ENABLE(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_SRIO, 4, 1, "SRIOX_INT_REG(1)[BAR_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 5, 1, "SRIOX_INT_REG(1)[DENY_WR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 6, 1, "SRIOX_INT_REG(1)[SLI_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 9, 1, "SRIOX_INT_REG(1)[MCE_RX]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 12, 1, "SRIOX_INT_REG(1)[LOG_ERB]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 13, 1, "SRIOX_INT_REG(1)[PHY_ERB]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 18, 1, "SRIOX_INT_REG(1)[OMSG_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 19, 1, "SRIOX_INT_REG(1)[PKO_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 20, 1, "SRIOX_INT_REG(1)[RTRY_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 21, 1, "SRIOX_INT_REG(1)[F_ERROR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 34 /* sli */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011F0000010330ull) /* CVMX_PEXP_SLI_INT_SUM */, CVMX_ADD_IO_SEG(0x00011F0000013CD0ull) /* CVMX_PEXP_SLI_INT_ENB_CIU */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PEXP_SLI_INT_SUM[RML_TO]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "PEXP_SLI_INT_SUM[BAR0_TO]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PEXP_SLI_INT_SUM[IOB2BIG]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PEXP_SLI_INT_SUM[M0_UP_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "PEXP_SLI_INT_SUM[M0_UP_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "PEXP_SLI_INT_SUM[M0_UN_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "PEXP_SLI_INT_SUM[M0_UN_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "PEXP_SLI_INT_SUM[M1_UP_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "PEXP_SLI_INT_SUM[M1_UP_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "PEXP_SLI_INT_SUM[M1_UN_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "PEXP_SLI_INT_SUM[M1_UN_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 48, 0, "PEXP_SLI_INT_SUM[PIDBOF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 49, 0, "PEXP_SLI_INT_SUM[PSLDBOF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 50, 0, "PEXP_SLI_INT_SUM[POUT_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 51, 0, "PEXP_SLI_INT_SUM[PIN_BP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 52, 0, "PEXP_SLI_INT_SUM[PGL_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 53, 0, "PEXP_SLI_INT_SUM[PDI_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 54, 0, "PEXP_SLI_INT_SUM[POP_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 55, 0, "PEXP_SLI_INT_SUM[PINS_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 56, 0, "PEXP_SLI_INT_SUM[SPRT0_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 57, 0, "PEXP_SLI_INT_SUM[SPRT1_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 60, 0, "PEXP_SLI_INT_SUM[ILL_PAD]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 35 /* dpi */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001DF0000000008ull) /* CVMX_DPI_INT_REG */, CVMX_ADD_IO_SEG(0x0001DF0000000010ull) /* CVMX_DPI_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_INT_REG[NDERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "DPI_INT_REG[NFOVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "DPI_INT_REG[DMADBO]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "DPI_INT_REG[REQ_BADADR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "DPI_INT_REG[REQ_BADLEN]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "DPI_INT_REG[REQ_OVRFLW]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "DPI_INT_REG[REQ_UNDFLW]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "DPI_INT_REG[REQ_ANULL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "DPI_INT_REG[REQ_INULL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "DPI_INT_REG[REQ_BADFIL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "DPI_INT_REG[SPRT0_RST]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "DPI_INT_REG[SPRT1_RST]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001DF0000000078ull) /* CVMX_DPI_PKT_ERR_RSP */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_PKT_ERR_RSP[PKTERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001DF0000000058ull) /* CVMX_DPI_REQ_ERR_RSP */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_REQ_ERR_RSP[QERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001DF0000000060ull) /* CVMX_DPI_REQ_ERR_RST */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_REQ_ERR_RST[QERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{0}}
			},
			{0}}},
		{0}}
	};
static struct cvmx_error_muxchild error_tree_cn30xx =
	{0x0000000000000000ull /* CVMX_ROOT */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
		{1, 0 /* root */, (struct cvmx_error_muxchild[]){
			{CVMX_ADD_IO_SEG(0x0001070000000000ull) + ((0) & 63) * 8 /* CVMX_CIU_INTX_SUM0(0) */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 46 /* rml */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011F0000000000ull) /* CVMX_NPI_RSL_INT_BLOCKS */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
						{1, 16 /* l2c */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180080000010ull) /* CVMX_L2D_ERR */, CVMX_ADD_IO_SEG(0x0001180080000010ull) /* CVMX_L2D_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_L2C, 3, 0, "L2D_ERR[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 4, 0, "L2D_ERR[DED_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080000008ull) /* CVMX_L2T_ERR */, CVMX_ADD_IO_SEG(0x0001180080000008ull) /* CVMX_L2T_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_L2C, 3, 0, "L2T_ERR[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 4, 0, "L2T_ERR[DED_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 24, 0, "L2T_ERR[LCKERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 26, 0, "L2T_ERR[LCKERR2]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 3 /* npi */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011F0000000018ull) /* CVMX_NPI_INT_SUM */, CVMX_ADD_IO_SEG(0x00011F0000000020ull) /* CVMX_NPI_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_PCI, 0, 0, "NPI_INT_SUM[RML_RTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 1, 0, "NPI_INT_SUM[RML_WTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 3, 0, "NPI_INT_SUM[PO0_2SML]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "NPI_INT_SUM[I0_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "NPI_INT_SUM[I0_OVERF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 15, 0, "NPI_INT_SUM[P0_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 19, 0, "NPI_INT_SUM[P0_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 23, 0, "NPI_INT_SUM[G0_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 27, 0, "NPI_INT_SUM[P0_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 31, 0, "NPI_INT_SUM[P0_PTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 35, 0, "NPI_INT_SUM[I0_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 39, 0, "NPI_INT_SUM[WIN_RTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 40, 0, "NPI_INT_SUM[P_DPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 41, 0, "NPI_INT_SUM[IOBDMA]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 42, 0, "NPI_INT_SUM[FCR_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 43, 0, "NPI_INT_SUM[FCR_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 44, 0, "NPI_INT_SUM[PCR_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 45, 0, "NPI_INT_SUM[PCR_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 46, 0, "NPI_INT_SUM[Q2_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 47, 0, "NPI_INT_SUM[Q2_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 48, 0, "NPI_INT_SUM[Q3_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 49, 0, "NPI_INT_SUM[Q3_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 50, 0, "NPI_INT_SUM[COM_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 51, 0, "NPI_INT_SUM[COM_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 52, 0, "NPI_INT_SUM[PNC_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 53, 0, "NPI_INT_SUM[PNC_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 54, 0, "NPI_INT_SUM[RWX_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 55, 0, "NPI_INT_SUM[RDX_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 56, 0, "NPI_INT_SUM[PCF_P_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 57, 0, "NPI_INT_SUM[PCF_P_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 58, 0, "NPI_INT_SUM[PDF_P_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 59, 0, "NPI_INT_SUM[PDF_P_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 60, 0, "NPI_INT_SUM[Q1_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 61, 0, "NPI_INT_SUM[Q1_A_F]"},
									{0}},
								(struct cvmx_error_childbit[]){
								{1, 2 /* pci_rsl */, (struct cvmx_error_muxchild[]){
									{CVMX_ADD_IO_SEG(0x00011F0000001198ull) /* CVMX_NPI_PCI_INT_SUM2 */, CVMX_ADD_IO_SEG(0x00011F00000011A0ull) /* CVMX_NPI_PCI_INT_ENB2 */, (struct cvmx_error_regbit[]){
											{1, 1, CVMX_ERROR_GROUP_PCI, 0, 0, "NPI_PCI_INT_SUM2[TR_WABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 1, 0, "NPI_PCI_INT_SUM2[MR_WABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 2, 0, "NPI_PCI_INT_SUM2[MR_WTTO]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 3, 0, "NPI_PCI_INT_SUM2[TR_ABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "NPI_PCI_INT_SUM2[MR_ABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 5, 0, "NPI_PCI_INT_SUM2[MR_TTO]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 6, 0, "NPI_PCI_INT_SUM2[MSI_PER]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "NPI_PCI_INT_SUM2[MSI_TABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "NPI_PCI_INT_SUM2[MSI_MABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 9, 0, "NPI_PCI_INT_SUM2[MSC_MSG]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 10, 0, "NPI_PCI_INT_SUM2[TSR_ABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "NPI_PCI_INT_SUM2[SERR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "NPI_PCI_INT_SUM2[APERR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 13, 0, "NPI_PCI_INT_SUM2[DPERR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 14, 0, "NPI_PCI_INT_SUM2[ILL_RWR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 15, 0, "NPI_PCI_INT_SUM2[ILL_RRD]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 31, 0, "NPI_PCI_INT_SUM2[WIN_WR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 32, 0, "NPI_PCI_INT_SUM2[ILL_WR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 33, 0, "NPI_PCI_INT_SUM2[ILL_RD]"},
											{0}},
										NULL /*cvmx_error_childbit*/
									},
									{0}}},
								{0}}
							},
							{0}}},
						{1, 5 /* fpa */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180028000040ull) /* CVMX_FPA_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180028000048ull) /* CVMX_FPA_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "FPA_INT_SUM[FED0_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "FPA_INT_SUM[FED0_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "FPA_INT_SUM[FED1_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "FPA_INT_SUM[FED1_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "FPA_INT_SUM[Q0_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "FPA_INT_SUM[Q0_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "FPA_INT_SUM[Q0_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "FPA_INT_SUM[Q1_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "FPA_INT_SUM[Q1_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "FPA_INT_SUM[Q1_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "FPA_INT_SUM[Q2_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "FPA_INT_SUM[Q2_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "FPA_INT_SUM[Q2_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "FPA_INT_SUM[Q3_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "FPA_INT_SUM[Q3_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "FPA_INT_SUM[Q3_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "FPA_INT_SUM[Q4_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "FPA_INT_SUM[Q4_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "FPA_INT_SUM[Q4_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "FPA_INT_SUM[Q5_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "FPA_INT_SUM[Q5_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "FPA_INT_SUM[Q5_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "FPA_INT_SUM[Q6_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 23, 0, "FPA_INT_SUM[Q6_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "FPA_INT_SUM[Q6_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "FPA_INT_SUM[Q7_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "FPA_INT_SUM[Q7_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 27, 0, "FPA_INT_SUM[Q7_PERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 0 /* mio */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800000000A0ull) /* CVMX_MIO_BOOT_ERR */, CVMX_ADD_IO_SEG(0x00011800000000A8ull) /* CVMX_MIO_BOOT_INT */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "MIO_BOOT_ERR[ADR_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "MIO_BOOT_ERR[WAIT_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 9 /* ipd */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00014F0000000168ull) /* CVMX_IPD_INT_SUM */, CVMX_ADD_IO_SEG(0x00014F0000000160ull) /* CVMX_IPD_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IPD_INT_SUM[PRC_PAR0]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IPD_INT_SUM[PRC_PAR1]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IPD_INT_SUM[PRC_PAR2]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IPD_INT_SUM[PRC_PAR3]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IPD_INT_SUM[BP_SUB]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 12 /* pow */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "POW_ECC_ERR[SBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "POW_ECC_ERR[DBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "POW_ECC_ERR[RPE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "POW_ECC_ERR[IOP]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 22 /* asx0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800B0000010ull) + ((0) & 0) * 0x8000000ull /* CVMX_ASXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800B0000018ull) + ((0) & 0) * 0x8000000ull /* CVMX_ASXX_INT_EN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "ASXX_INT_REG(0)[OVRFLW]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "ASXX_INT_REG(0)[TXPOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "ASXX_INT_REG(0)[TXPSH]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 10 /* pko */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180050000088ull) /* CVMX_PKO_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180050000090ull) /* CVMX_PKO_REG_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PKO_REG_ERROR[PARITY]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "PKO_REG_ERROR[DOORBELL]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 11 /* tim */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180058000088ull) /* CVMX_TIM_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180058000090ull) /* CVMX_TIM_REG_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "TIM_REG_ERROR[MASK]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 20 /* pip */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800A0000008ull) /* CVMX_PIP_INT_REG */, CVMX_ADD_IO_SEG(0x00011800A0000010ull) /* CVMX_PIP_INT_EN */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PIP_INT_REG[PRTNXA]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "PIP_INT_REG[BADTAG]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "PIP_INT_REG[SKPRUNT]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "PIP_INT_REG[TODOOVR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "PIP_INT_REG[FEPERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PIP_INT_REG[BEPERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 1 /* gmx0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180008000518ull) + ((0) & 0) * 0x8000000ull /* CVMX_GMXX_BAD_REG(0) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_BAD_REG(0)[OUT_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 0, "GMXX_BAD_REG(0)[LOSTSTAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 0, "GMXX_BAD_REG(0)[STATOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 0, "GMXX_BAD_REG(0)[INB_NXA]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "GMXX_RXX_INT_REG(0,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_RXX_INT_REG(0,0)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "GMXX_RXX_INT_REG(0,0)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 0, "GMXX_RXX_INT_REG(0,0)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "GMXX_RXX_INT_REG(0,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 0, "GMXX_RXX_INT_REG(0,0)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "GMXX_RXX_INT_REG(0,0)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 1, "GMXX_RXX_INT_REG(1,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 1, "GMXX_RXX_INT_REG(1,0)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 1, "GMXX_RXX_INT_REG(1,0)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 1, "GMXX_RXX_INT_REG(1,0)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 1, "GMXX_RXX_INT_REG(1,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 1, "GMXX_RXX_INT_REG(1,0)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 1, "GMXX_RXX_INT_REG(1,0)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2, "GMXX_RXX_INT_REG(2,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2, "GMXX_RXX_INT_REG(2,0)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2, "GMXX_RXX_INT_REG(2,0)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 2, "GMXX_RXX_INT_REG(2,0)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2, "GMXX_RXX_INT_REG(2,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2, "GMXX_RXX_INT_REG(2,0)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2, "GMXX_RXX_INT_REG(2,0)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((0) & 0) * 0x8000000ull /* CVMX_GMXX_TX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((0) & 0) * 0x8000000ull /* CVMX_GMXX_TX_INT_EN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "GMXX_TX_INT_REG(0)[PKO_NXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_TX_INT_REG(0)[UNDFLW]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 17 /* lmc */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180088000000ull) + ((0) & 0) * 0x60000000ull /* CVMX_LMCX_MEM_CFG0(0) */, CVMX_ADD_IO_SEG(0x0001180088000000ull) + ((0) & 0) * 0x60000000ull /* CVMX_LMCX_MEM_CFG0(0) */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_LMC, 21, 0, "LMCX_MEM_CFG0(0)[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_LMC, 25, 0, "LMCX_MEM_CFG0(0)[DED_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 30 /* iob */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800F0000058ull) /* CVMX_IOB_INT_SUM */, CVMX_ADD_IO_SEG(0x00011800F0000060ull) /* CVMX_IOB_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IOB_INT_SUM[NP_SOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IOB_INT_SUM[NP_EOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IOB_INT_SUM[P_SOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IOB_INT_SUM[P_EOP]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 13 /* usb */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180068000000ull) + ((0) & 0) * 0x10000000ull /* CVMX_USBNX_INT_SUM(0) */, CVMX_ADD_IO_SEG(0x0001180068000008ull) + ((0) & 0) * 0x10000000ull /* CVMX_USBNX_INT_ENB(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_USB, 0, 0, "USBNX_INT_SUM(0)[PR_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 1, 0, "USBNX_INT_SUM(0)[PR_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 2, 0, "USBNX_INT_SUM(0)[NR_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 3, 0, "USBNX_INT_SUM(0)[NR_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 4, 0, "USBNX_INT_SUM(0)[LR_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 5, 0, "USBNX_INT_SUM(0)[LR_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 6, 0, "USBNX_INT_SUM(0)[PT_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 7, 0, "USBNX_INT_SUM(0)[PT_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 8, 0, "USBNX_INT_SUM(0)[NT_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 9, 0, "USBNX_INT_SUM(0)[NT_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 10, 0, "USBNX_INT_SUM(0)[LT_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 11, 0, "USBNX_INT_SUM(0)[LT_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 12, 0, "USBNX_INT_SUM(0)[DCRED_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 13, 0, "USBNX_INT_SUM(0)[DCRED_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 14, 0, "USBNX_INT_SUM(0)[L2C_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 15, 0, "USBNX_INT_SUM(0)[L2C_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 16, 0, "USBNX_INT_SUM(0)[LT_FI_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 17, 0, "USBNX_INT_SUM(0)[LT_FI_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 18, 0, "USBNX_INT_SUM(0)[RG_FI_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 19, 0, "USBNX_INT_SUM(0)[RG_FI_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 20, 0, "USBNX_INT_SUM(0)[RQ_Q2_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 21, 0, "USBNX_INT_SUM(0)[RQ_Q2_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 22, 0, "USBNX_INT_SUM(0)[RQ_Q3_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 23, 0, "USBNX_INT_SUM(0)[RQ_Q3_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 24, 0, "USBNX_INT_SUM(0)[UOD_PE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 25, 0, "USBNX_INT_SUM(0)[UOD_PF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 26, 0, "USBNX_INT_SUM(0)[N2U_PF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 27, 0, "USBNX_INT_SUM(0)[N2U_PE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 28, 0, "USBNX_INT_SUM(0)[U2N_D_PE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 29, 0, "USBNX_INT_SUM(0)[U2N_D_PF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 30, 0, "USBNX_INT_SUM(0)[U2N_C_PF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 31, 0, "USBNX_INT_SUM(0)[U2N_C_PE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 32, 0, "USBNX_INT_SUM(0)[LTL_F_PE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 33, 0, "USBNX_INT_SUM(0)[LTL_F_PF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 34, 0, "USBNX_INT_SUM(0)[ND4O_RPE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 35, 0, "USBNX_INT_SUM(0)[ND4O_RPF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 36, 0, "USBNX_INT_SUM(0)[ND4O_DPE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 37, 0, "USBNX_INT_SUM(0)[ND4O_DPF]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{0}}
			},
			{0}}},
		{0}}
	};
static struct cvmx_error_muxchild error_tree_cn50xx =
	{0x0000000000000000ull /* CVMX_ROOT */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
		{1, 0 /* root */, (struct cvmx_error_muxchild[]){
			{CVMX_ADD_IO_SEG(0x0001070000000000ull) + ((0) & 63) * 8 /* CVMX_CIU_INTX_SUM0(0) */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 46 /* rml */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011F0000000000ull) /* CVMX_NPI_RSL_INT_BLOCKS */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
						{1, 16 /* l2c */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180080000010ull) /* CVMX_L2D_ERR */, CVMX_ADD_IO_SEG(0x0001180080000010ull) /* CVMX_L2D_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_L2C, 3, 0, "L2D_ERR[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 4, 0, "L2D_ERR[DED_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080000008ull) /* CVMX_L2T_ERR */, CVMX_ADD_IO_SEG(0x0001180080000008ull) /* CVMX_L2T_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_L2C, 3, 0, "L2T_ERR[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 4, 0, "L2T_ERR[DED_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 24, 0, "L2T_ERR[LCKERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 26, 0, "L2T_ERR[LCKERR2]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 3 /* npi */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011F0000000018ull) /* CVMX_NPI_INT_SUM */, CVMX_ADD_IO_SEG(0x00011F0000000020ull) /* CVMX_NPI_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_PCI, 0, 0, "NPI_INT_SUM[RML_RTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 1, 0, "NPI_INT_SUM[RML_WTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 3, 0, "NPI_INT_SUM[PO0_2SML]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "NPI_INT_SUM[PO1_2SML]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "NPI_INT_SUM[I0_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "NPI_INT_SUM[I1_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "NPI_INT_SUM[I0_OVERF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "NPI_INT_SUM[I1_OVERF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 15, 0, "NPI_INT_SUM[P0_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 16, 0, "NPI_INT_SUM[P1_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 19, 0, "NPI_INT_SUM[P0_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 20, 0, "NPI_INT_SUM[P1_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 23, 0, "NPI_INT_SUM[G0_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 24, 0, "NPI_INT_SUM[G1_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 27, 0, "NPI_INT_SUM[P0_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 28, 0, "NPI_INT_SUM[P1_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 31, 0, "NPI_INT_SUM[P0_PTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 32, 0, "NPI_INT_SUM[P1_PTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 35, 0, "NPI_INT_SUM[I0_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 36, 0, "NPI_INT_SUM[I1_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 39, 0, "NPI_INT_SUM[WIN_RTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 40, 0, "NPI_INT_SUM[P_DPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 41, 0, "NPI_INT_SUM[IOBDMA]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 42, 0, "NPI_INT_SUM[FCR_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 43, 0, "NPI_INT_SUM[FCR_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 44, 0, "NPI_INT_SUM[PCR_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 45, 0, "NPI_INT_SUM[PCR_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 46, 0, "NPI_INT_SUM[Q2_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 47, 0, "NPI_INT_SUM[Q2_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 48, 0, "NPI_INT_SUM[Q3_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 49, 0, "NPI_INT_SUM[Q3_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 50, 0, "NPI_INT_SUM[COM_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 51, 0, "NPI_INT_SUM[COM_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 52, 0, "NPI_INT_SUM[PNC_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 53, 0, "NPI_INT_SUM[PNC_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 54, 0, "NPI_INT_SUM[RWX_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 55, 0, "NPI_INT_SUM[RDX_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 56, 0, "NPI_INT_SUM[PCF_P_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 57, 0, "NPI_INT_SUM[PCF_P_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 58, 0, "NPI_INT_SUM[PDF_P_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 59, 0, "NPI_INT_SUM[PDF_P_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 60, 0, "NPI_INT_SUM[Q1_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 61, 0, "NPI_INT_SUM[Q1_A_F]"},
									{0}},
								(struct cvmx_error_childbit[]){
								{1, 2 /* pci_rsl */, (struct cvmx_error_muxchild[]){
									{CVMX_ADD_IO_SEG(0x00011F0000001198ull) /* CVMX_NPI_PCI_INT_SUM2 */, CVMX_ADD_IO_SEG(0x00011F00000011A0ull) /* CVMX_NPI_PCI_INT_ENB2 */, (struct cvmx_error_regbit[]){
											{1, 1, CVMX_ERROR_GROUP_PCI, 0, 0, "NPI_PCI_INT_SUM2[TR_WABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 1, 0, "NPI_PCI_INT_SUM2[MR_WABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 2, 0, "NPI_PCI_INT_SUM2[MR_WTTO]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 3, 0, "NPI_PCI_INT_SUM2[TR_ABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "NPI_PCI_INT_SUM2[MR_ABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 5, 0, "NPI_PCI_INT_SUM2[MR_TTO]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 6, 0, "NPI_PCI_INT_SUM2[MSI_PER]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "NPI_PCI_INT_SUM2[MSI_TABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "NPI_PCI_INT_SUM2[MSI_MABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 9, 0, "NPI_PCI_INT_SUM2[MSC_MSG]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 10, 0, "NPI_PCI_INT_SUM2[TSR_ABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "NPI_PCI_INT_SUM2[SERR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "NPI_PCI_INT_SUM2[APERR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 13, 0, "NPI_PCI_INT_SUM2[DPERR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 14, 0, "NPI_PCI_INT_SUM2[ILL_RWR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 15, 0, "NPI_PCI_INT_SUM2[ILL_RRD]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 31, 0, "NPI_PCI_INT_SUM2[WIN_WR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 32, 0, "NPI_PCI_INT_SUM2[ILL_WR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 33, 0, "NPI_PCI_INT_SUM2[ILL_RD]"},
											{0}},
										NULL /*cvmx_error_childbit*/
									},
									{0}}},
								{0}}
							},
							{0}}},
						{1, 5 /* fpa */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180028000040ull) /* CVMX_FPA_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180028000048ull) /* CVMX_FPA_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "FPA_INT_SUM[FED0_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "FPA_INT_SUM[FED0_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "FPA_INT_SUM[FED1_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "FPA_INT_SUM[FED1_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "FPA_INT_SUM[Q0_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "FPA_INT_SUM[Q0_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "FPA_INT_SUM[Q0_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "FPA_INT_SUM[Q1_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "FPA_INT_SUM[Q1_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "FPA_INT_SUM[Q1_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "FPA_INT_SUM[Q2_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "FPA_INT_SUM[Q2_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "FPA_INT_SUM[Q2_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "FPA_INT_SUM[Q3_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "FPA_INT_SUM[Q3_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "FPA_INT_SUM[Q3_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "FPA_INT_SUM[Q4_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "FPA_INT_SUM[Q4_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "FPA_INT_SUM[Q4_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "FPA_INT_SUM[Q5_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "FPA_INT_SUM[Q5_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "FPA_INT_SUM[Q5_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "FPA_INT_SUM[Q6_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 23, 0, "FPA_INT_SUM[Q6_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "FPA_INT_SUM[Q6_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "FPA_INT_SUM[Q7_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "FPA_INT_SUM[Q7_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 27, 0, "FPA_INT_SUM[Q7_PERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 0 /* mio */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800000000A0ull) /* CVMX_MIO_BOOT_ERR */, CVMX_ADD_IO_SEG(0x00011800000000A8ull) /* CVMX_MIO_BOOT_INT */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "MIO_BOOT_ERR[ADR_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "MIO_BOOT_ERR[WAIT_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 9 /* ipd */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00014F0000000168ull) /* CVMX_IPD_INT_SUM */, CVMX_ADD_IO_SEG(0x00014F0000000160ull) /* CVMX_IPD_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IPD_INT_SUM[PRC_PAR0]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IPD_INT_SUM[PRC_PAR1]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IPD_INT_SUM[PRC_PAR2]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IPD_INT_SUM[PRC_PAR3]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IPD_INT_SUM[BP_SUB]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IPD_INT_SUM[DC_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "IPD_INT_SUM[CC_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "IPD_INT_SUM[C_COLL]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "IPD_INT_SUM[D_COLL]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "IPD_INT_SUM[BC_OVR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 12 /* pow */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "POW_ECC_ERR[SBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "POW_ECC_ERR[DBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "POW_ECC_ERR[RPE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "POW_ECC_ERR[IOP]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 22 /* asx0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800B0000010ull) + ((0) & 0) * 0x8000000ull /* CVMX_ASXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800B0000018ull) + ((0) & 0) * 0x8000000ull /* CVMX_ASXX_INT_EN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "ASXX_INT_REG(0)[OVRFLW]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "ASXX_INT_REG(0)[TXPOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "ASXX_INT_REG(0)[TXPSH]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 10 /* pko */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180050000088ull) /* CVMX_PKO_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180050000090ull) /* CVMX_PKO_REG_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PKO_REG_ERROR[PARITY]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "PKO_REG_ERROR[DOORBELL]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "PKO_REG_ERROR[CURRZERO]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 11 /* tim */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180058000088ull) /* CVMX_TIM_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180058000090ull) /* CVMX_TIM_REG_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "TIM_REG_ERROR[MASK]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 20 /* pip */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800A0000008ull) /* CVMX_PIP_INT_REG */, CVMX_ADD_IO_SEG(0x00011800A0000010ull) /* CVMX_PIP_INT_EN */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PIP_INT_REG[PRTNXA]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "PIP_INT_REG[BADTAG]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "PIP_INT_REG[SKPRUNT]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "PIP_INT_REG[TODOOVR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "PIP_INT_REG[FEPERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PIP_INT_REG[BEPERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 1 /* gmx0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180008000518ull) + ((0) & 0) * 0x8000000ull /* CVMX_GMXX_BAD_REG(0) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_BAD_REG(0)[OUT_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 0, "GMXX_BAD_REG(0)[LOSTSTAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 0, "GMXX_BAD_REG(0)[STATOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 0, "GMXX_BAD_REG(0)[INB_NXA]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "GMXX_RXX_INT_REG(0,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "GMXX_RXX_INT_REG(0,0)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "GMXX_RXX_INT_REG(0,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 0, "GMXX_RXX_INT_REG(0,0)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "GMXX_RXX_INT_REG(0,0)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 1, "GMXX_RXX_INT_REG(1,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 1, "GMXX_RXX_INT_REG(1,0)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 1, "GMXX_RXX_INT_REG(1,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 1, "GMXX_RXX_INT_REG(1,0)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 1, "GMXX_RXX_INT_REG(1,0)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2, "GMXX_RXX_INT_REG(2,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2, "GMXX_RXX_INT_REG(2,0)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2, "GMXX_RXX_INT_REG(2,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2, "GMXX_RXX_INT_REG(2,0)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2, "GMXX_RXX_INT_REG(2,0)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((0) & 0) * 0x8000000ull /* CVMX_GMXX_TX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((0) & 0) * 0x8000000ull /* CVMX_GMXX_TX_INT_EN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "GMXX_TX_INT_REG(0)[PKO_NXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_TX_INT_REG(0)[UNDFLW]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 17 /* lmc */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180088000000ull) /* CVMX_LMCX_MEM_CFG0(0) */, CVMX_ADD_IO_SEG(0x0001180088000000ull) /* CVMX_LMCX_MEM_CFG0(0) */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_LMC, 21, 0, "LMCX_MEM_CFG0(0)[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_LMC, 25, 0, "LMCX_MEM_CFG0(0)[DED_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 30 /* iob */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800F0000058ull) /* CVMX_IOB_INT_SUM */, CVMX_ADD_IO_SEG(0x00011800F0000060ull) /* CVMX_IOB_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IOB_INT_SUM[NP_SOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IOB_INT_SUM[NP_EOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IOB_INT_SUM[P_SOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IOB_INT_SUM[P_EOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IOB_INT_SUM[NP_DAT]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IOB_INT_SUM[P_DAT]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 13 /* usb */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180068000000ull) /* CVMX_USBNX_INT_SUM(0) */, CVMX_ADD_IO_SEG(0x0001180068000008ull) /* CVMX_USBNX_INT_ENB(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_USB, 0, 0, "USBNX_INT_SUM(0)[PR_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 1, 0, "USBNX_INT_SUM(0)[PR_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 2, 0, "USBNX_INT_SUM(0)[NR_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 3, 0, "USBNX_INT_SUM(0)[NR_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 4, 0, "USBNX_INT_SUM(0)[LR_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 5, 0, "USBNX_INT_SUM(0)[LR_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 6, 0, "USBNX_INT_SUM(0)[PT_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 7, 0, "USBNX_INT_SUM(0)[PT_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 8, 0, "USBNX_INT_SUM(0)[NT_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 9, 0, "USBNX_INT_SUM(0)[NT_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 10, 0, "USBNX_INT_SUM(0)[LT_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 11, 0, "USBNX_INT_SUM(0)[LT_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 12, 0, "USBNX_INT_SUM(0)[DCRED_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 13, 0, "USBNX_INT_SUM(0)[DCRED_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 14, 0, "USBNX_INT_SUM(0)[L2C_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 15, 0, "USBNX_INT_SUM(0)[L2C_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 16, 0, "USBNX_INT_SUM(0)[LT_FI_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 17, 0, "USBNX_INT_SUM(0)[LT_FI_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 18, 0, "USBNX_INT_SUM(0)[RG_FI_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 19, 0, "USBNX_INT_SUM(0)[RG_FI_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 20, 0, "USBNX_INT_SUM(0)[RQ_Q2_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 21, 0, "USBNX_INT_SUM(0)[RQ_Q2_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 22, 0, "USBNX_INT_SUM(0)[RQ_Q3_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 23, 0, "USBNX_INT_SUM(0)[RQ_Q3_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 24, 0, "USBNX_INT_SUM(0)[UOD_PE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 25, 0, "USBNX_INT_SUM(0)[UOD_PF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 32, 0, "USBNX_INT_SUM(0)[LTL_F_PE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 33, 0, "USBNX_INT_SUM(0)[LTL_F_PF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 34, 0, "USBNX_INT_SUM(0)[ND4O_RPE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 35, 0, "USBNX_INT_SUM(0)[ND4O_RPF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 36, 0, "USBNX_INT_SUM(0)[ND4O_DPE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 37, 0, "USBNX_INT_SUM(0)[ND4O_DPF]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{0}}
			},
			{0}}},
		{0}}
	};
static struct cvmx_error_muxchild error_tree_cn56xx =
	{0x0000000000000000ull /* CVMX_ROOT */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
		{1, 0 /* root */, (struct cvmx_error_muxchild[]){
			{CVMX_ADD_IO_SEG(0x0001070000000000ull) + ((0) & 63) * 8 /* CVMX_CIU_INTX_SUM0(0) */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 46 /* rml */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011F0000008520ull) /* CVMX_PEXP_NPEI_RSL_INT_BLOCKS */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
						{1, 16 /* l2c */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800800000F8ull) /* CVMX_L2C_INT_STAT */, CVMX_ADD_IO_SEG(0x0001180080000100ull) /* CVMX_L2C_INT_EN */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 3, 0, "L2C_INT_STAT[L2TSEC]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 5, 0, "L2C_INT_STAT[L2DSEC]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 0, 0, "L2C_INT_STAT[OOB1]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 1, 0, "L2C_INT_STAT[OOB2]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 2, 0, "L2C_INT_STAT[OOB3]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 4, 0, "L2C_INT_STAT[L2TDED]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 6, 0, "L2C_INT_STAT[L2DDED]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 7, 0, "L2C_INT_STAT[LCK]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 8, 0, "L2C_INT_STAT[LCK2]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080000010ull) /* CVMX_L2D_ERR */, CVMX_ADD_IO_SEG(0x0001180080000010ull) /* CVMX_L2D_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_L2C, 3, 0, "L2D_ERR[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 4, 0, "L2D_ERR[DED_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080000008ull) /* CVMX_L2T_ERR */, CVMX_ADD_IO_SEG(0x0001180080000008ull) /* CVMX_L2T_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_L2C, 3, 0, "L2T_ERR[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 4, 0, "L2T_ERR[DED_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 24, 0, "L2T_ERR[LCKERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 26, 0, "L2T_ERR[LCKERR2]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 28 /* agl */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800E0000518ull) /* CVMX_AGL_GMX_BAD_REG */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 32, 0, "AGL_GMX_BAD_REG[OVRFLW]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 33, 0, "AGL_GMX_BAD_REG[TXPOP]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 34, 0, "AGL_GMX_BAD_REG[TXPSH]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 2, 0, "AGL_GMX_BAD_REG[OUT_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 22, 0, "AGL_GMX_BAD_REG[LOSTSTAT]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800E0000000ull) + ((0) & 0) * 2048 /* CVMX_AGL_GMX_RXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800E0000008ull) + ((0) & 0) * 2048 /* CVMX_AGL_GMX_RXX_INT_EN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 8, 0, "AGL_GMX_RXX_INT_REG(0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 10, 0, "AGL_GMX_RXX_INT_REG(0)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800E0000500ull) /* CVMX_AGL_GMX_TX_INT_REG */, CVMX_ADD_IO_SEG(0x00011800E0000508ull) /* CVMX_AGL_GMX_TX_INT_EN */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 0, 0, "AGL_GMX_TX_INT_REG[PKO_NXA]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 2, 0, "AGL_GMX_TX_INT_REG[UNDFLW]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 1 /* gmx0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180008000518ull) + ((0) & 1) * 0x8000000ull /* CVMX_GMXX_BAD_REG(0) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_BAD_REG(0)[OUT_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 0, "GMXX_BAD_REG(0)[LOSTSTAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 0, "GMXX_BAD_REG(0)[STATOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 0, "GMXX_BAD_REG(0)[INB_NXA]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "GMXX_RXX_INT_REG(0,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "GMXX_RXX_INT_REG(0,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "GMXX_RXX_INT_REG(0,0)[OVRERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 0, "GMXX_RXX_INT_REG(0,0)[LOC_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 0, "GMXX_RXX_INT_REG(0,0)[REM_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 0, "GMXX_RXX_INT_REG(0,0)[BAD_SEQ]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 0, "GMXX_RXX_INT_REG(0,0)[BAD_TERM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 0, "GMXX_RXX_INT_REG(0,0)[UNSOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 0, "GMXX_RXX_INT_REG(0,0)[UNEOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 0, "GMXX_RXX_INT_REG(0,0)[UNDAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 0, "GMXX_RXX_INT_REG(0,0)[HG2FLD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 0, "GMXX_RXX_INT_REG(0,0)[HG2CC]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 1, "GMXX_RXX_INT_REG(1,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 1, "GMXX_RXX_INT_REG(1,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 1, "GMXX_RXX_INT_REG(1,0)[OVRERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 1, "GMXX_RXX_INT_REG(1,0)[LOC_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 1, "GMXX_RXX_INT_REG(1,0)[REM_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 1, "GMXX_RXX_INT_REG(1,0)[BAD_SEQ]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 1, "GMXX_RXX_INT_REG(1,0)[BAD_TERM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 1, "GMXX_RXX_INT_REG(1,0)[UNSOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 1, "GMXX_RXX_INT_REG(1,0)[UNEOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 1, "GMXX_RXX_INT_REG(1,0)[UNDAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 1, "GMXX_RXX_INT_REG(1,0)[HG2FLD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 1, "GMXX_RXX_INT_REG(1,0)[HG2CC]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2, "GMXX_RXX_INT_REG(2,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2, "GMXX_RXX_INT_REG(2,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2, "GMXX_RXX_INT_REG(2,0)[OVRERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2, "GMXX_RXX_INT_REG(2,0)[LOC_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2, "GMXX_RXX_INT_REG(2,0)[REM_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2, "GMXX_RXX_INT_REG(2,0)[BAD_SEQ]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2, "GMXX_RXX_INT_REG(2,0)[BAD_TERM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2, "GMXX_RXX_INT_REG(2,0)[UNSOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2, "GMXX_RXX_INT_REG(2,0)[UNEOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2, "GMXX_RXX_INT_REG(2,0)[UNDAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2, "GMXX_RXX_INT_REG(2,0)[HG2FLD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2, "GMXX_RXX_INT_REG(2,0)[HG2CC]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 3, "GMXX_RXX_INT_REG(3,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3, "GMXX_RXX_INT_REG(3,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3, "GMXX_RXX_INT_REG(3,0)[OVRERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 3, "GMXX_RXX_INT_REG(3,0)[LOC_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 3, "GMXX_RXX_INT_REG(3,0)[REM_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 3, "GMXX_RXX_INT_REG(3,0)[BAD_SEQ]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 3, "GMXX_RXX_INT_REG(3,0)[BAD_TERM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 3, "GMXX_RXX_INT_REG(3,0)[UNSOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 3, "GMXX_RXX_INT_REG(3,0)[UNEOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 3, "GMXX_RXX_INT_REG(3,0)[UNDAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 3, "GMXX_RXX_INT_REG(3,0)[HG2FLD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 3, "GMXX_RXX_INT_REG(3,0)[HG2CC]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((0) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((0) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_EN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "GMXX_TX_INT_REG(0)[PKO_NXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_TX_INT_REG(0)[UNDFLW]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 2 /* gmx1 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180008000518ull) + ((1) & 1) * 0x8000000ull /* CVMX_GMXX_BAD_REG(1) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "GMXX_BAD_REG(1)[OUT_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 16, "GMXX_BAD_REG(1)[LOSTSTAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 16, "GMXX_BAD_REG(1)[STATOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 16, "GMXX_BAD_REG(1)[INB_NXA]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 16, "GMXX_RXX_INT_REG(0,1)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 16, "GMXX_RXX_INT_REG(0,1)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 16, "GMXX_RXX_INT_REG(0,1)[OVRERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 16, "GMXX_RXX_INT_REG(0,1)[LOC_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 16, "GMXX_RXX_INT_REG(0,1)[REM_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 16, "GMXX_RXX_INT_REG(0,1)[BAD_SEQ]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 16, "GMXX_RXX_INT_REG(0,1)[BAD_TERM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 16, "GMXX_RXX_INT_REG(0,1)[UNSOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 16, "GMXX_RXX_INT_REG(0,1)[UNEOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 16, "GMXX_RXX_INT_REG(0,1)[UNDAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 16, "GMXX_RXX_INT_REG(0,1)[HG2FLD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 16, "GMXX_RXX_INT_REG(0,1)[HG2CC]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 17, "GMXX_RXX_INT_REG(1,1)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 17, "GMXX_RXX_INT_REG(1,1)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 17, "GMXX_RXX_INT_REG(1,1)[OVRERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 17, "GMXX_RXX_INT_REG(1,1)[LOC_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 17, "GMXX_RXX_INT_REG(1,1)[REM_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 17, "GMXX_RXX_INT_REG(1,1)[BAD_SEQ]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 17, "GMXX_RXX_INT_REG(1,1)[BAD_TERM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 17, "GMXX_RXX_INT_REG(1,1)[UNSOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 17, "GMXX_RXX_INT_REG(1,1)[UNEOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 17, "GMXX_RXX_INT_REG(1,1)[UNDAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 17, "GMXX_RXX_INT_REG(1,1)[HG2FLD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 17, "GMXX_RXX_INT_REG(1,1)[HG2CC]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 18, "GMXX_RXX_INT_REG(2,1)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 18, "GMXX_RXX_INT_REG(2,1)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 18, "GMXX_RXX_INT_REG(2,1)[OVRERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 18, "GMXX_RXX_INT_REG(2,1)[LOC_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 18, "GMXX_RXX_INT_REG(2,1)[REM_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 18, "GMXX_RXX_INT_REG(2,1)[BAD_SEQ]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 18, "GMXX_RXX_INT_REG(2,1)[BAD_TERM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 18, "GMXX_RXX_INT_REG(2,1)[UNSOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 18, "GMXX_RXX_INT_REG(2,1)[UNEOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 18, "GMXX_RXX_INT_REG(2,1)[UNDAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 18, "GMXX_RXX_INT_REG(2,1)[HG2FLD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 18, "GMXX_RXX_INT_REG(2,1)[HG2CC]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 19, "GMXX_RXX_INT_REG(3,1)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 19, "GMXX_RXX_INT_REG(3,1)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 19, "GMXX_RXX_INT_REG(3,1)[OVRERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 19, "GMXX_RXX_INT_REG(3,1)[LOC_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 19, "GMXX_RXX_INT_REG(3,1)[REM_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 19, "GMXX_RXX_INT_REG(3,1)[BAD_SEQ]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 19, "GMXX_RXX_INT_REG(3,1)[BAD_TERM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 19, "GMXX_RXX_INT_REG(3,1)[UNSOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 19, "GMXX_RXX_INT_REG(3,1)[UNEOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 19, "GMXX_RXX_INT_REG(3,1)[UNDAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 19, "GMXX_RXX_INT_REG(3,1)[HG2FLD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 19, "GMXX_RXX_INT_REG(3,1)[HG2CC]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((1) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((1) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_EN(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 16, "GMXX_TX_INT_REG(1)[PKO_NXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "GMXX_TX_INT_REG(1)[UNDFLW]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 9 /* ipd */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00014F0000000168ull) /* CVMX_IPD_INT_SUM */, CVMX_ADD_IO_SEG(0x00014F0000000160ull) /* CVMX_IPD_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IPD_INT_SUM[PRC_PAR0]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IPD_INT_SUM[PRC_PAR1]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IPD_INT_SUM[PRC_PAR2]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IPD_INT_SUM[PRC_PAR3]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IPD_INT_SUM[BP_SUB]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IPD_INT_SUM[DC_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "IPD_INT_SUM[CC_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "IPD_INT_SUM[C_COLL]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "IPD_INT_SUM[D_COLL]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "IPD_INT_SUM[BC_OVR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 11 /* tim */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180058000088ull) /* CVMX_TIM_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180058000090ull) /* CVMX_TIM_REG_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "TIM_REG_ERROR[MASK]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 10 /* pko */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180050000088ull) /* CVMX_PKO_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180050000090ull) /* CVMX_PKO_REG_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PKO_REG_ERROR[PARITY]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "PKO_REG_ERROR[DOORBELL]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "PKO_REG_ERROR[CURRZERO]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 12 /* pow */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "POW_ECC_ERR[SBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "POW_ECC_ERR[DBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "POW_ECC_ERR[RPE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "POW_ECC_ERR[IOP]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 3 /* npei */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011F0000008530ull) /* CVMX_PEXP_NPEI_INT_SUM */, CVMX_ADD_IO_SEG(0x00011F000000BCD0ull) /* CVMX_PEXP_NPEI_INT_ENB2 */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_PCI, 59, 0, "PEXP_NPEI_INT_SUM[C0_LDWN]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 21, 0, "PEXP_NPEI_INT_SUM[C0_SE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 38, 0, "PEXP_NPEI_INT_SUM[C0_UN_B0]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 39, 0, "PEXP_NPEI_INT_SUM[C0_UN_B1]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 40, 0, "PEXP_NPEI_INT_SUM[C0_UN_B2]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 42, 0, "PEXP_NPEI_INT_SUM[C0_UN_BX]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 53, 0, "PEXP_NPEI_INT_SUM[C0_UN_WF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 41, 0, "PEXP_NPEI_INT_SUM[C0_UN_WI]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 33, 0, "PEXP_NPEI_INT_SUM[C0_UP_B0]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 34, 0, "PEXP_NPEI_INT_SUM[C0_UP_B1]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 35, 0, "PEXP_NPEI_INT_SUM[C0_UP_B2]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 37, 0, "PEXP_NPEI_INT_SUM[C0_UP_BX]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 55, 0, "PEXP_NPEI_INT_SUM[C0_UP_WF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 36, 0, "PEXP_NPEI_INT_SUM[C0_UP_WI]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 23, 0, "PEXP_NPEI_INT_SUM[C0_WAKE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 22, 0, "PEXP_NPEI_INT_SUM[CRS0_DR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 20, 0, "PEXP_NPEI_INT_SUM[CRS0_ER]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 60, 1, "PEXP_NPEI_INT_SUM[C1_LDWN]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 28, 1, "PEXP_NPEI_INT_SUM[C1_SE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 48, 1, "PEXP_NPEI_INT_SUM[C1_UN_B0]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 49, 1, "PEXP_NPEI_INT_SUM[C1_UN_B1]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 50, 1, "PEXP_NPEI_INT_SUM[C1_UN_B2]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 52, 1, "PEXP_NPEI_INT_SUM[C1_UN_BX]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 54, 1, "PEXP_NPEI_INT_SUM[C1_UN_WF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 51, 1, "PEXP_NPEI_INT_SUM[C1_UN_WI]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 43, 1, "PEXP_NPEI_INT_SUM[C1_UP_B0]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 44, 1, "PEXP_NPEI_INT_SUM[C1_UP_B1]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 45, 1, "PEXP_NPEI_INT_SUM[C1_UP_B2]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 47, 1, "PEXP_NPEI_INT_SUM[C1_UP_BX]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 56, 1, "PEXP_NPEI_INT_SUM[C1_UP_WF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 46, 1, "PEXP_NPEI_INT_SUM[C1_UP_WI]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 30, 1, "PEXP_NPEI_INT_SUM[C1_WAKE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 29, 1, "PEXP_NPEI_INT_SUM[CRS1_DR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 27, 1, "PEXP_NPEI_INT_SUM[CRS1_ER]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "PEXP_NPEI_INT_SUM[BAR0_TO]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "PEXP_NPEI_INT_SUM[DMA0DBO]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "PEXP_NPEI_INT_SUM[DMA1DBO]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "PEXP_NPEI_INT_SUM[DMA2DBO]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "PEXP_NPEI_INT_SUM[DMA3DBO]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PEXP_NPEI_INT_SUM[IOB2BIG]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PEXP_NPEI_INT_SUM[RML_RTO]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "PEXP_NPEI_INT_SUM[RML_WTO]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PEXP_NPEI_INT_SUM[DMA4DBO]"},
									{0}},
								(struct cvmx_error_childbit[]){
								{1, 57 /* c0_exc */, (struct cvmx_error_muxchild[]){
									{CVMX_ADD_IO_SEG(0x00011800C8000008ull) + ((0) & 1) * 0x8000000ull /* CVMX_PESCX_DBG_INFO(0) */, CVMX_ADD_IO_SEG(0x00011800C80000A0ull) + ((0) & 1) * 0x8000000ull /* CVMX_PESCX_DBG_INFO_EN(0) */, (struct cvmx_error_regbit[]){
											{1, 1, CVMX_ERROR_GROUP_PCI, 0, 0, "PESCX_DBG_INFO(0)[SPOISON]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 2, 0, "PESCX_DBG_INFO(0)[RTLPLLE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 3, 0, "PESCX_DBG_INFO(0)[RECRCE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "PESCX_DBG_INFO(0)[RPOISON]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 5, 0, "PESCX_DBG_INFO(0)[RCEMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 6, 0, "PESCX_DBG_INFO(0)[RNFEMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "PESCX_DBG_INFO(0)[RFEMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "PESCX_DBG_INFO(0)[RPMERC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 9, 0, "PESCX_DBG_INFO(0)[RPTAMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 10, 0, "PESCX_DBG_INFO(0)[RUMEP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "PESCX_DBG_INFO(0)[RVDM]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "PESCX_DBG_INFO(0)[ACTO]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 13, 0, "PESCX_DBG_INFO(0)[RTE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 14, 0, "PESCX_DBG_INFO(0)[MRE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 15, 0, "PESCX_DBG_INFO(0)[RDWDLE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 16, 0, "PESCX_DBG_INFO(0)[RTWDLE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 17, 0, "PESCX_DBG_INFO(0)[DPEOOSD]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 18, 0, "PESCX_DBG_INFO(0)[FCPVWT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 19, 0, "PESCX_DBG_INFO(0)[RPE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 20, 0, "PESCX_DBG_INFO(0)[FCUV]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 21, 0, "PESCX_DBG_INFO(0)[RQO]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 22, 0, "PESCX_DBG_INFO(0)[RAUC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 23, 0, "PESCX_DBG_INFO(0)[RACUR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 24, 0, "PESCX_DBG_INFO(0)[RACCA]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 25, 0, "PESCX_DBG_INFO(0)[CAAR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 26, 0, "PESCX_DBG_INFO(0)[RARWDNS]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 27, 0, "PESCX_DBG_INFO(0)[RAMTLP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 28, 0, "PESCX_DBG_INFO(0)[RACPP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 29, 0, "PESCX_DBG_INFO(0)[RAWWPP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 30, 0, "PESCX_DBG_INFO(0)[ECRC_E]"},
											{0}},
										NULL /*cvmx_error_childbit*/
									},
									{0}}},
								{1, 58 /* c1_exc */, (struct cvmx_error_muxchild[]){
									{CVMX_ADD_IO_SEG(0x00011800C8000008ull) + ((1) & 1) * 0x8000000ull /* CVMX_PESCX_DBG_INFO(1) */, CVMX_ADD_IO_SEG(0x00011800C80000A0ull) + ((1) & 1) * 0x8000000ull /* CVMX_PESCX_DBG_INFO_EN(1) */, (struct cvmx_error_regbit[]){
											{1, 1, CVMX_ERROR_GROUP_PCI, 0, 1, "PESCX_DBG_INFO(1)[SPOISON]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 2, 1, "PESCX_DBG_INFO(1)[RTLPLLE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 3, 1, "PESCX_DBG_INFO(1)[RECRCE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 4, 1, "PESCX_DBG_INFO(1)[RPOISON]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 5, 1, "PESCX_DBG_INFO(1)[RCEMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 6, 1, "PESCX_DBG_INFO(1)[RNFEMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 7, 1, "PESCX_DBG_INFO(1)[RFEMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 8, 1, "PESCX_DBG_INFO(1)[RPMERC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 9, 1, "PESCX_DBG_INFO(1)[RPTAMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 10, 1, "PESCX_DBG_INFO(1)[RUMEP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 11, 1, "PESCX_DBG_INFO(1)[RVDM]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 12, 1, "PESCX_DBG_INFO(1)[ACTO]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 13, 1, "PESCX_DBG_INFO(1)[RTE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 14, 1, "PESCX_DBG_INFO(1)[MRE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 15, 1, "PESCX_DBG_INFO(1)[RDWDLE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 16, 1, "PESCX_DBG_INFO(1)[RTWDLE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 17, 1, "PESCX_DBG_INFO(1)[DPEOOSD]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 18, 1, "PESCX_DBG_INFO(1)[FCPVWT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 19, 1, "PESCX_DBG_INFO(1)[RPE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 20, 1, "PESCX_DBG_INFO(1)[FCUV]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 21, 1, "PESCX_DBG_INFO(1)[RQO]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 22, 1, "PESCX_DBG_INFO(1)[RAUC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 23, 1, "PESCX_DBG_INFO(1)[RACUR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 24, 1, "PESCX_DBG_INFO(1)[RACCA]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 25, 1, "PESCX_DBG_INFO(1)[CAAR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 26, 1, "PESCX_DBG_INFO(1)[RARWDNS]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 27, 1, "PESCX_DBG_INFO(1)[RAMTLP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 28, 1, "PESCX_DBG_INFO(1)[RACPP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 29, 1, "PESCX_DBG_INFO(1)[RAWWPP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 30, 1, "PESCX_DBG_INFO(1)[ECRC_E]"},
											{0}},
										NULL /*cvmx_error_childbit*/
									},
									{0}}},
								{0}}
							},
							{0}}},
						{1, 14 /* rad */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180070000088ull) /* CVMX_RAD_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180070000090ull) /* CVMX_RAD_REG_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "RAD_REG_ERROR[DOORBELL]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 29 /* lmc1 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180088000000ull) + ((1) & 1) * 0x60000000ull /* CVMX_LMCX_MEM_CFG0(1) */, CVMX_ADD_IO_SEG(0x0001180088000000ull) + ((1) & 1) * 0x60000000ull /* CVMX_LMCX_MEM_CFG0(1) */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_LMC, 21, 1, "LMCX_MEM_CFG0(1)[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_LMC, 25, 1, "LMCX_MEM_CFG0(1)[DED_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 23 /* asxpcs1 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((0) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(0,1) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((0) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(0,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "PCSX_INTX_REG(0,1)[AN_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 16, "PCSX_INTX_REG(0,1)[TXFIFU]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 16, "PCSX_INTX_REG(0,1)[TXFIFO]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 16, "PCSX_INTX_REG(0,1)[TXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 16, "PCSX_INTX_REG(0,1)[RXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 16, "PCSX_INTX_REG(0,1)[RXLOCK]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 16, "PCSX_INTX_REG(0,1)[AN_BAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 16, "PCSX_INTX_REG(0,1)[SYNC_BAD]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((1) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(1,1) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((1) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(1,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 17, "PCSX_INTX_REG(1,1)[AN_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 17, "PCSX_INTX_REG(1,1)[TXFIFU]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 17, "PCSX_INTX_REG(1,1)[TXFIFO]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 17, "PCSX_INTX_REG(1,1)[TXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 17, "PCSX_INTX_REG(1,1)[RXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 17, "PCSX_INTX_REG(1,1)[RXLOCK]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 17, "PCSX_INTX_REG(1,1)[AN_BAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 17, "PCSX_INTX_REG(1,1)[SYNC_BAD]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((2) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(2,1) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((2) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(2,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 18, "PCSX_INTX_REG(2,1)[AN_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 18, "PCSX_INTX_REG(2,1)[TXFIFU]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 18, "PCSX_INTX_REG(2,1)[TXFIFO]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 18, "PCSX_INTX_REG(2,1)[TXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 18, "PCSX_INTX_REG(2,1)[RXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 18, "PCSX_INTX_REG(2,1)[RXLOCK]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 18, "PCSX_INTX_REG(2,1)[AN_BAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 18, "PCSX_INTX_REG(2,1)[SYNC_BAD]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((3) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(3,1) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((3) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(3,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 19, "PCSX_INTX_REG(3,1)[AN_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 19, "PCSX_INTX_REG(3,1)[TXFIFU]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 19, "PCSX_INTX_REG(3,1)[TXFIFO]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 19, "PCSX_INTX_REG(3,1)[TXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 19, "PCSX_INTX_REG(3,1)[RXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 19, "PCSX_INTX_REG(3,1)[RXLOCK]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 19, "PCSX_INTX_REG(3,1)[AN_BAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 19, "PCSX_INTX_REG(3,1)[SYNC_BAD]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800B0000858ull) + ((1) & 1) * 0x8000000ull /* CVMX_PCSXX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x00011800B0000860ull) + ((1) & 1) * 0x8000000ull /* CVMX_PCSXX_INT_EN_REG(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 16, "PCSXX_INT_REG(1)[TXFLT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 16, "PCSXX_INT_REG(1)[RXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "PCSXX_INT_REG(1)[RXSYNBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 16, "PCSXX_INT_REG(1)[BITLCKLS]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 16, "PCSXX_INT_REG(1)[SYNLOS]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 16, "PCSXX_INT_REG(1)[ALGNLOS]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 22 /* asxpcs0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((0) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(0,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((0) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(0,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "PCSX_INTX_REG(0,0)[AN_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 0, "PCSX_INTX_REG(0,0)[TXFIFU]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "PCSX_INTX_REG(0,0)[TXFIFO]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "PCSX_INTX_REG(0,0)[TXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 0, "PCSX_INTX_REG(0,0)[RXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "PCSX_INTX_REG(0,0)[RXLOCK]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 0, "PCSX_INTX_REG(0,0)[AN_BAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "PCSX_INTX_REG(0,0)[SYNC_BAD]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((1) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(1,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((1) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(1,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 1, "PCSX_INTX_REG(1,0)[AN_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 1, "PCSX_INTX_REG(1,0)[TXFIFU]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 1, "PCSX_INTX_REG(1,0)[TXFIFO]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 1, "PCSX_INTX_REG(1,0)[TXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 1, "PCSX_INTX_REG(1,0)[RXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 1, "PCSX_INTX_REG(1,0)[RXLOCK]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 1, "PCSX_INTX_REG(1,0)[AN_BAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 1, "PCSX_INTX_REG(1,0)[SYNC_BAD]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((2) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(2,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((2) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(2,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2, "PCSX_INTX_REG(2,0)[AN_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2, "PCSX_INTX_REG(2,0)[TXFIFU]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2, "PCSX_INTX_REG(2,0)[TXFIFO]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2, "PCSX_INTX_REG(2,0)[TXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2, "PCSX_INTX_REG(2,0)[RXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2, "PCSX_INTX_REG(2,0)[RXLOCK]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2, "PCSX_INTX_REG(2,0)[AN_BAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2, "PCSX_INTX_REG(2,0)[SYNC_BAD]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((3) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(3,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((3) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(3,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 3, "PCSX_INTX_REG(3,0)[AN_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 3, "PCSX_INTX_REG(3,0)[TXFIFU]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 3, "PCSX_INTX_REG(3,0)[TXFIFO]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 3, "PCSX_INTX_REG(3,0)[TXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 3, "PCSX_INTX_REG(3,0)[RXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3, "PCSX_INTX_REG(3,0)[RXLOCK]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 3, "PCSX_INTX_REG(3,0)[AN_BAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3, "PCSX_INTX_REG(3,0)[SYNC_BAD]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800B0000858ull) + ((0) & 1) * 0x8000000ull /* CVMX_PCSXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800B0000860ull) + ((0) & 1) * 0x8000000ull /* CVMX_PCSXX_INT_EN_REG(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "PCSXX_INT_REG(0)[TXFLT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "PCSXX_INT_REG(0)[RXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "PCSXX_INT_REG(0)[RXSYNBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 0, "PCSXX_INT_REG(0)[BITLCKLS]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "PCSXX_INT_REG(0)[SYNLOS]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "PCSXX_INT_REG(0)[ALGNLOS]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 4 /* key */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180020000000ull) /* CVMX_KEY_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180020000008ull) /* CVMX_KEY_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, NULL},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, NULL},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, NULL},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, NULL},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 0 /* mio */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800000000A0ull) /* CVMX_MIO_BOOT_ERR */, CVMX_ADD_IO_SEG(0x00011800000000A8ull) /* CVMX_MIO_BOOT_INT */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "MIO_BOOT_ERR[ADR_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "MIO_BOOT_ERR[WAIT_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 20 /* pip */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800A0000008ull) /* CVMX_PIP_INT_REG */, CVMX_ADD_IO_SEG(0x00011800A0000010ull) /* CVMX_PIP_INT_EN */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PIP_INT_REG[PRTNXA]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "PIP_INT_REG[BADTAG]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "PIP_INT_REG[SKPRUNT]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "PIP_INT_REG[TODOOVR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "PIP_INT_REG[FEPERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PIP_INT_REG[BEPERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "PIP_INT_REG[PUNYERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 5 /* fpa */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180028000040ull) /* CVMX_FPA_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180028000048ull) /* CVMX_FPA_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "FPA_INT_SUM[FED0_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "FPA_INT_SUM[FED0_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "FPA_INT_SUM[FED1_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "FPA_INT_SUM[FED1_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "FPA_INT_SUM[Q0_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "FPA_INT_SUM[Q0_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "FPA_INT_SUM[Q0_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "FPA_INT_SUM[Q1_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "FPA_INT_SUM[Q1_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "FPA_INT_SUM[Q1_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "FPA_INT_SUM[Q2_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "FPA_INT_SUM[Q2_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "FPA_INT_SUM[Q2_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "FPA_INT_SUM[Q3_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "FPA_INT_SUM[Q3_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "FPA_INT_SUM[Q3_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "FPA_INT_SUM[Q4_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "FPA_INT_SUM[Q4_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "FPA_INT_SUM[Q4_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "FPA_INT_SUM[Q5_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "FPA_INT_SUM[Q5_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "FPA_INT_SUM[Q5_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "FPA_INT_SUM[Q6_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 23, 0, "FPA_INT_SUM[Q6_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "FPA_INT_SUM[Q6_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "FPA_INT_SUM[Q7_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "FPA_INT_SUM[Q7_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 27, 0, "FPA_INT_SUM[Q7_PERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 17 /* lmc0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180088000000ull) + ((0) & 1) * 0x60000000ull /* CVMX_LMCX_MEM_CFG0(0) */, CVMX_ADD_IO_SEG(0x0001180088000000ull) + ((0) & 1) * 0x60000000ull /* CVMX_LMCX_MEM_CFG0(0) */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_LMC, 21, 0, "LMCX_MEM_CFG0(0)[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_LMC, 25, 0, "LMCX_MEM_CFG0(0)[DED_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 30 /* iob */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800F0000058ull) /* CVMX_IOB_INT_SUM */, CVMX_ADD_IO_SEG(0x00011800F0000060ull) /* CVMX_IOB_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IOB_INT_SUM[NP_SOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IOB_INT_SUM[NP_EOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IOB_INT_SUM[P_SOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IOB_INT_SUM[P_EOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IOB_INT_SUM[NP_DAT]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IOB_INT_SUM[P_DAT]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 7 /* zip */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180038000088ull) /* CVMX_ZIP_ERROR */, CVMX_ADD_IO_SEG(0x0001180038000090ull) /* CVMX_ZIP_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "ZIP_ERROR[DOORBELL]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 13 /* usb */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180068000000ull) + ((0) & 0) * 0x10000000ull /* CVMX_USBNX_INT_SUM(0) */, CVMX_ADD_IO_SEG(0x0001180068000008ull) + ((0) & 0) * 0x10000000ull /* CVMX_USBNX_INT_ENB(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_USB, 0, 0, "USBNX_INT_SUM(0)[PR_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 1, 0, "USBNX_INT_SUM(0)[PR_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 2, 0, "USBNX_INT_SUM(0)[NR_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 3, 0, "USBNX_INT_SUM(0)[NR_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 4, 0, "USBNX_INT_SUM(0)[LR_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 5, 0, "USBNX_INT_SUM(0)[LR_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 6, 0, "USBNX_INT_SUM(0)[PT_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 7, 0, "USBNX_INT_SUM(0)[PT_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 8, 0, "USBNX_INT_SUM(0)[NT_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 9, 0, "USBNX_INT_SUM(0)[NT_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 10, 0, "USBNX_INT_SUM(0)[LT_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 11, 0, "USBNX_INT_SUM(0)[LT_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 12, 0, "USBNX_INT_SUM(0)[DCRED_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 13, 0, "USBNX_INT_SUM(0)[DCRED_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 14, 0, "USBNX_INT_SUM(0)[L2C_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 15, 0, "USBNX_INT_SUM(0)[L2C_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 16, 0, "USBNX_INT_SUM(0)[LT_FI_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 17, 0, "USBNX_INT_SUM(0)[LT_FI_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 18, 0, "USBNX_INT_SUM(0)[RG_FI_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 19, 0, "USBNX_INT_SUM(0)[RG_FI_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 20, 0, "USBNX_INT_SUM(0)[RQ_Q2_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 21, 0, "USBNX_INT_SUM(0)[RQ_Q2_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 22, 0, "USBNX_INT_SUM(0)[RQ_Q3_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 23, 0, "USBNX_INT_SUM(0)[RQ_Q3_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 24, 0, "USBNX_INT_SUM(0)[UOD_PE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 25, 0, "USBNX_INT_SUM(0)[UOD_PF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 32, 0, "USBNX_INT_SUM(0)[LTL_F_PE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 33, 0, "USBNX_INT_SUM(0)[LTL_F_PF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 34, 0, "USBNX_INT_SUM(0)[ND4O_RPE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 35, 0, "USBNX_INT_SUM(0)[ND4O_RPF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 36, 0, "USBNX_INT_SUM(0)[ND4O_DPE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 37, 0, "USBNX_INT_SUM(0)[ND4O_DPF]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{0}}
			},
			{0}}},
		{0}}
	};
static struct cvmx_error_muxchild error_tree_cn70xx =
	{0x0000000000000000ull /* CVMX_ROOT */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
		{1, 0 /* root */, (struct cvmx_error_muxchild[]){
			{CVMX_ADD_IO_SEG(0x0001070000000000ull) + ((0) & 63) * 8 /* CVMX_CIU_INTX_SUM0(0) */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 60 /* powiq */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001670000000238ull) /* CVMX_POW_IQ_INT */, CVMX_ADD_IO_SEG(0x0001670000000240ull) /* CVMX_POW_IQ_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "POW_IQ_INT[IQ_INT]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{0}}
			},
			{CVMX_ADD_IO_SEG(0x0001070000000108ull) /* CVMX_CIU_INT_SUM1 */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 24 /* l2c */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x000107000000E000ull) /* CVMX_CIU_CIB_L2C_RAWX(0) */, CVMX_ADD_IO_SEG(0x000107000000E100ull) /* CVMX_CIU_CIB_L2C_ENX(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_L2C, 0, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_L2DSBE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 1, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_L2DDBE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 2, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_SBFSBE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 3, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_SBFDBE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 4, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_FBFSBE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 5, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_FBFDBE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 6, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_TAGSBE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 7, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_TAGDBE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 8, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_NOWAY]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 9, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_HOLEWR]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 10, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_HOLERD]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 11, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_BIGWR]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 12, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_BIGRD]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 13, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_WRDISLMC]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 14, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_RDDISLMC]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 15, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_RTGSBE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 16, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_RTGDBE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 17, 0, "CIU_CIB_L2C_RAWX(0)[MCIX_INT_VBFSBE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 18, 0, "CIU_CIB_L2C_RAWX(0)[MCIX_INT_VBFDBE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 19, 0, "CIU_CIB_L2C_RAWX(0)[CBCX_INT_RSDSBE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 20, 0, "CIU_CIB_L2C_RAWX(0)[CBCX_INT_RSDDBE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 21, 0, "CIU_CIB_L2C_RAWX(0)[CBCX_INT_IOCCMDSBE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 22, 0, "CIU_CIB_L2C_RAWX(0)[CBCX_INT_IOCCMDDBE]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 25 /* ipd */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00014F0000000168ull) /* CVMX_IPD_INT_SUM */, CVMX_ADD_IO_SEG(0x00014F0000000160ull) /* CVMX_IPD_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IPD_INT_SUM[PRC_PAR0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IPD_INT_SUM[PRC_PAR1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IPD_INT_SUM[PRC_PAR2]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IPD_INT_SUM[PRC_PAR3]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IPD_INT_SUM[BP_SUB]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IPD_INT_SUM[DC_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "IPD_INT_SUM[CC_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "IPD_INT_SUM[C_COLL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "IPD_INT_SUM[D_COLL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "IPD_INT_SUM[BC_OVR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 23 /* pow */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, (struct cvmx_error_regbit[]){
							{1, 0, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "POW_ECC_ERR[SBE]"},
							{1, 0, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "POW_ECC_ERR[DBE]"},
							{1, 0, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "POW_ECC_ERR[RPE]"},
							{1, 0, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "POW_ECC_ERR[IOP]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 30 /* rad */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180070000088ull) /* CVMX_RAD_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180070000090ull) /* CVMX_RAD_REG_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "RAD_REG_ERROR[DOORBELL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 26 /* pip */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800A0000008ull) /* CVMX_PIP_INT_REG */, CVMX_ADD_IO_SEG(0x00011800A0000010ull) /* CVMX_PIP_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PIP_INT_REG[PRTNXA]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "PIP_INT_REG[BADTAG]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "PIP_INT_REG[SKPRUNT]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "PIP_INT_REG[TODOOVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "PIP_INT_REG[FEPERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PIP_INT_REG[BEPERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "PIP_INT_REG[PUNYERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 27 /* pko */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180050000088ull) /* CVMX_PKO_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180050000090ull) /* CVMX_PKO_REG_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PKO_REG_ERROR[PARITY]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "PKO_REG_ERROR[DOORBELL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "PKO_REG_ERROR[CURRZERO]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 50 /* pem2 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800C0000428ull) + ((2) & 3) * 0x1000000ull /* CVMX_PEMX_INT_SUM(2) */, CVMX_ADD_IO_SEG(0x00011800C0000430ull) + ((2) & 3) * 0x1000000ull /* CVMX_PEMX_INT_ENB(2) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_PCI, 1, 2, "PEMX_INT_SUM(2)[SE]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 4, 2, "PEMX_INT_SUM(2)[UP_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 5, 2, "PEMX_INT_SUM(2)[UP_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 6, 2, "PEMX_INT_SUM(2)[UP_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 7, 2, "PEMX_INT_SUM(2)[UN_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 8, 2, "PEMX_INT_SUM(2)[UN_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 9, 2, "PEMX_INT_SUM(2)[UN_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 11, 2, "PEMX_INT_SUM(2)[RDLK]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 12, 2, "PEMX_INT_SUM(2)[CRS_ER]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 13, 2, "PEMX_INT_SUM(2)[CRS_DR]"},
							{0}},
						(struct cvmx_error_childbit[]){
						{1, 10 /* exc */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800C00000D0ull) + ((2) & 3) * 0x1000000ull /* CVMX_PEMX_DBG_INFO(2) */, CVMX_ADD_IO_SEG(0x00011800C00000A0ull) + ((2) & 3) * 0x1000000ull /* CVMX_PEMX_DBG_INFO_EN(2) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_PCI, 0, 2, "PEMX_DBG_INFO(2)[SPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 2, 2, "PEMX_DBG_INFO(2)[RTLPLLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 3, 2, "PEMX_DBG_INFO(2)[RECRCE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 4, 2, "PEMX_DBG_INFO(2)[RPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 5, 2, "PEMX_DBG_INFO(2)[RCEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 6, 2, "PEMX_DBG_INFO(2)[RNFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 7, 2, "PEMX_DBG_INFO(2)[RFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 8, 2, "PEMX_DBG_INFO(2)[RPMERC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 9, 2, "PEMX_DBG_INFO(2)[RPTAMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 10, 2, "PEMX_DBG_INFO(2)[RUMEP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 11, 2, "PEMX_DBG_INFO(2)[RVDM]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 12, 2, "PEMX_DBG_INFO(2)[ACTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 13, 2, "PEMX_DBG_INFO(2)[RTE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 14, 2, "PEMX_DBG_INFO(2)[MRE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 15, 2, "PEMX_DBG_INFO(2)[RDWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 16, 2, "PEMX_DBG_INFO(2)[RTWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 17, 2, "PEMX_DBG_INFO(2)[DPEOOSD]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 18, 2, "PEMX_DBG_INFO(2)[FCPVWT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 19, 2, "PEMX_DBG_INFO(2)[RPE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 20, 2, "PEMX_DBG_INFO(2)[FCUV]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 21, 2, "PEMX_DBG_INFO(2)[RQO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 22, 2, "PEMX_DBG_INFO(2)[RAUC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 23, 2, "PEMX_DBG_INFO(2)[RACUR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 24, 2, "PEMX_DBG_INFO(2)[RACCA]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 25, 2, "PEMX_DBG_INFO(2)[CAAR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 26, 2, "PEMX_DBG_INFO(2)[RARWDNS]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 27, 2, "PEMX_DBG_INFO(2)[RAMTLP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 28, 2, "PEMX_DBG_INFO(2)[RACPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 29, 2, "PEMX_DBG_INFO(2)[RAWWPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 30, 2, "PEMX_DBG_INFO(2)[ECRC_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 31, 2, "PEMX_DBG_INFO(2)[RTRY_PE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 32, 2, "PEMX_DBG_INFO(2)[HDRQ_PE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 33, 2, "PEMX_DBG_INFO(2)[DATQ_PE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 34, 2, "PEMX_DBG_INFO(2)[P_D_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 35, 2, "PEMX_DBG_INFO(2)[P_D_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 36, 2, "PEMX_DBG_INFO(2)[P_C_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 37, 2, "PEMX_DBG_INFO(2)[P_C_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 38, 2, "PEMX_DBG_INFO(2)[N_D_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 39, 2, "PEMX_DBG_INFO(2)[N_D_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 40, 2, "PEMX_DBG_INFO(2)[N_C_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 41, 2, "PEMX_DBG_INFO(2)[N_C_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 42, 2, "PEMX_DBG_INFO(2)[C_D_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 43, 2, "PEMX_DBG_INFO(2)[C_D_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 44, 2, "PEMX_DBG_INFO(2)[C_C_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 45, 2, "PEMX_DBG_INFO(2)[C_C_DBE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{1, 48 /* pem0 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800C0000428ull) + ((0) & 3) * 0x1000000ull /* CVMX_PEMX_INT_SUM(0) */, CVMX_ADD_IO_SEG(0x00011800C0000430ull) + ((0) & 3) * 0x1000000ull /* CVMX_PEMX_INT_ENB(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_PCI, 1, 0, "PEMX_INT_SUM(0)[SE]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "PEMX_INT_SUM(0)[UP_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 5, 0, "PEMX_INT_SUM(0)[UP_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 6, 0, "PEMX_INT_SUM(0)[UP_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "PEMX_INT_SUM(0)[UN_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "PEMX_INT_SUM(0)[UN_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 9, 0, "PEMX_INT_SUM(0)[UN_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "PEMX_INT_SUM(0)[RDLK]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "PEMX_INT_SUM(0)[CRS_ER]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 13, 0, "PEMX_INT_SUM(0)[CRS_DR]"},
							{0}},
						(struct cvmx_error_childbit[]){
						{1, 10 /* exc */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800C00000D0ull) + ((0) & 3) * 0x1000000ull /* CVMX_PEMX_DBG_INFO(0) */, CVMX_ADD_IO_SEG(0x00011800C00000A0ull) + ((0) & 3) * 0x1000000ull /* CVMX_PEMX_DBG_INFO_EN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_PCI, 0, 0, "PEMX_DBG_INFO(0)[SPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 2, 0, "PEMX_DBG_INFO(0)[RTLPLLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 3, 0, "PEMX_DBG_INFO(0)[RECRCE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "PEMX_DBG_INFO(0)[RPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 5, 0, "PEMX_DBG_INFO(0)[RCEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 6, 0, "PEMX_DBG_INFO(0)[RNFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "PEMX_DBG_INFO(0)[RFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "PEMX_DBG_INFO(0)[RPMERC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 9, 0, "PEMX_DBG_INFO(0)[RPTAMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 10, 0, "PEMX_DBG_INFO(0)[RUMEP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "PEMX_DBG_INFO(0)[RVDM]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "PEMX_DBG_INFO(0)[ACTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 13, 0, "PEMX_DBG_INFO(0)[RTE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 14, 0, "PEMX_DBG_INFO(0)[MRE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 15, 0, "PEMX_DBG_INFO(0)[RDWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 16, 0, "PEMX_DBG_INFO(0)[RTWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 17, 0, "PEMX_DBG_INFO(0)[DPEOOSD]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 18, 0, "PEMX_DBG_INFO(0)[FCPVWT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 19, 0, "PEMX_DBG_INFO(0)[RPE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 20, 0, "PEMX_DBG_INFO(0)[FCUV]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 21, 0, "PEMX_DBG_INFO(0)[RQO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 22, 0, "PEMX_DBG_INFO(0)[RAUC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 23, 0, "PEMX_DBG_INFO(0)[RACUR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 24, 0, "PEMX_DBG_INFO(0)[RACCA]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 25, 0, "PEMX_DBG_INFO(0)[CAAR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 26, 0, "PEMX_DBG_INFO(0)[RARWDNS]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 27, 0, "PEMX_DBG_INFO(0)[RAMTLP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 28, 0, "PEMX_DBG_INFO(0)[RACPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 29, 0, "PEMX_DBG_INFO(0)[RAWWPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 30, 0, "PEMX_DBG_INFO(0)[ECRC_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 31, 0, "PEMX_DBG_INFO(0)[RTRY_PE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 32, 0, "PEMX_DBG_INFO(0)[HDRQ_PE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 33, 0, "PEMX_DBG_INFO(0)[DATQ_PE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 34, 0, "PEMX_DBG_INFO(0)[P_D_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 35, 0, "PEMX_DBG_INFO(0)[P_D_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 36, 0, "PEMX_DBG_INFO(0)[P_C_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 37, 0, "PEMX_DBG_INFO(0)[P_C_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 38, 0, "PEMX_DBG_INFO(0)[N_D_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 39, 0, "PEMX_DBG_INFO(0)[N_D_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 40, 0, "PEMX_DBG_INFO(0)[N_C_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 41, 0, "PEMX_DBG_INFO(0)[N_C_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 42, 0, "PEMX_DBG_INFO(0)[C_D_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 43, 0, "PEMX_DBG_INFO(0)[C_D_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 44, 0, "PEMX_DBG_INFO(0)[C_C_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 45, 0, "PEMX_DBG_INFO(0)[C_C_DBE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{1, 49 /* pem1 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800C0000428ull) + ((1) & 3) * 0x1000000ull /* CVMX_PEMX_INT_SUM(1) */, CVMX_ADD_IO_SEG(0x00011800C0000430ull) + ((1) & 3) * 0x1000000ull /* CVMX_PEMX_INT_ENB(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_PCI, 1, 1, "PEMX_INT_SUM(1)[SE]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 4, 1, "PEMX_INT_SUM(1)[UP_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 5, 1, "PEMX_INT_SUM(1)[UP_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 6, 1, "PEMX_INT_SUM(1)[UP_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 7, 1, "PEMX_INT_SUM(1)[UN_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 8, 1, "PEMX_INT_SUM(1)[UN_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 9, 1, "PEMX_INT_SUM(1)[UN_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 11, 1, "PEMX_INT_SUM(1)[RDLK]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 12, 1, "PEMX_INT_SUM(1)[CRS_ER]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 13, 1, "PEMX_INT_SUM(1)[CRS_DR]"},
							{0}},
						(struct cvmx_error_childbit[]){
						{1, 10 /* exc */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800C00000D0ull) + ((1) & 3) * 0x1000000ull /* CVMX_PEMX_DBG_INFO(1) */, CVMX_ADD_IO_SEG(0x00011800C00000A0ull) + ((1) & 3) * 0x1000000ull /* CVMX_PEMX_DBG_INFO_EN(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_PCI, 0, 1, "PEMX_DBG_INFO(1)[SPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 2, 1, "PEMX_DBG_INFO(1)[RTLPLLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 3, 1, "PEMX_DBG_INFO(1)[RECRCE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 4, 1, "PEMX_DBG_INFO(1)[RPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 5, 1, "PEMX_DBG_INFO(1)[RCEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 6, 1, "PEMX_DBG_INFO(1)[RNFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 7, 1, "PEMX_DBG_INFO(1)[RFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 8, 1, "PEMX_DBG_INFO(1)[RPMERC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 9, 1, "PEMX_DBG_INFO(1)[RPTAMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 10, 1, "PEMX_DBG_INFO(1)[RUMEP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 11, 1, "PEMX_DBG_INFO(1)[RVDM]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 12, 1, "PEMX_DBG_INFO(1)[ACTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 13, 1, "PEMX_DBG_INFO(1)[RTE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 14, 1, "PEMX_DBG_INFO(1)[MRE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 15, 1, "PEMX_DBG_INFO(1)[RDWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 16, 1, "PEMX_DBG_INFO(1)[RTWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 17, 1, "PEMX_DBG_INFO(1)[DPEOOSD]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 18, 1, "PEMX_DBG_INFO(1)[FCPVWT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 19, 1, "PEMX_DBG_INFO(1)[RPE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 20, 1, "PEMX_DBG_INFO(1)[FCUV]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 21, 1, "PEMX_DBG_INFO(1)[RQO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 22, 1, "PEMX_DBG_INFO(1)[RAUC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 23, 1, "PEMX_DBG_INFO(1)[RACUR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 24, 1, "PEMX_DBG_INFO(1)[RACCA]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 25, 1, "PEMX_DBG_INFO(1)[CAAR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 26, 1, "PEMX_DBG_INFO(1)[RARWDNS]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 27, 1, "PEMX_DBG_INFO(1)[RAMTLP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 28, 1, "PEMX_DBG_INFO(1)[RACPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 29, 1, "PEMX_DBG_INFO(1)[RAWWPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 30, 1, "PEMX_DBG_INFO(1)[ECRC_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 31, 1, "PEMX_DBG_INFO(1)[RTRY_PE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 32, 1, "PEMX_DBG_INFO(1)[HDRQ_PE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 33, 1, "PEMX_DBG_INFO(1)[DATQ_PE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 34, 1, "PEMX_DBG_INFO(1)[P_D_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 35, 1, "PEMX_DBG_INFO(1)[P_D_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 36, 1, "PEMX_DBG_INFO(1)[P_C_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 37, 1, "PEMX_DBG_INFO(1)[P_C_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 38, 1, "PEMX_DBG_INFO(1)[N_D_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 39, 1, "PEMX_DBG_INFO(1)[N_D_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 40, 1, "PEMX_DBG_INFO(1)[N_C_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 41, 1, "PEMX_DBG_INFO(1)[N_C_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 42, 1, "PEMX_DBG_INFO(1)[C_D_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 43, 1, "PEMX_DBG_INFO(1)[C_D_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 44, 1, "PEMX_DBG_INFO(1)[C_C_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 45, 1, "PEMX_DBG_INFO(1)[C_C_DBE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{1, 22 /* fpa */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180028000040ull) /* CVMX_FPA_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180028000048ull) /* CVMX_FPA_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "FPA_INT_SUM[FED0_SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "FPA_INT_SUM[FED0_DBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "FPA_INT_SUM[FED1_SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "FPA_INT_SUM[FED1_DBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "FPA_INT_SUM[Q0_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "FPA_INT_SUM[Q0_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "FPA_INT_SUM[Q0_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "FPA_INT_SUM[Q1_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "FPA_INT_SUM[Q1_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "FPA_INT_SUM[Q1_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "FPA_INT_SUM[Q2_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "FPA_INT_SUM[Q2_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "FPA_INT_SUM[Q2_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "FPA_INT_SUM[Q3_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "FPA_INT_SUM[Q3_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "FPA_INT_SUM[Q3_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "FPA_INT_SUM[Q4_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "FPA_INT_SUM[Q4_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "FPA_INT_SUM[Q4_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "FPA_INT_SUM[Q5_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "FPA_INT_SUM[Q5_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "FPA_INT_SUM[Q5_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "FPA_INT_SUM[Q6_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 23, 0, "FPA_INT_SUM[Q6_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "FPA_INT_SUM[Q6_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "FPA_INT_SUM[Q7_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "FPA_INT_SUM[Q7_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 27, 0, "FPA_INT_SUM[Q7_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 28, 0, "FPA_INT_SUM[POOL0TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 29, 0, "FPA_INT_SUM[POOL1TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 30, 0, "FPA_INT_SUM[POOL2TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 31, 0, "FPA_INT_SUM[POOL3TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 32, 0, "FPA_INT_SUM[POOL4TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 33, 0, "FPA_INT_SUM[POOL5TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 34, 0, "FPA_INT_SUM[POOL6TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 35, 0, "FPA_INT_SUM[POOL7TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 36, 0, "FPA_INT_SUM[FREE0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 37, 0, "FPA_INT_SUM[FREE1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 38, 0, "FPA_INT_SUM[FREE2]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 39, 0, "FPA_INT_SUM[FREE3]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 40, 0, "FPA_INT_SUM[FREE4]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 41, 0, "FPA_INT_SUM[FREE5]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 42, 0, "FPA_INT_SUM[FREE6]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 43, 0, "FPA_INT_SUM[FREE7]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 49, 0, "FPA_INT_SUM[PADDR_E]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 20 /* mio */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800000000A0ull) /* CVMX_MIO_BOOT_ERR */, CVMX_ADD_IO_SEG(0x00011800000000A8ull) /* CVMX_MIO_BOOT_INT */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "MIO_BOOT_ERR[ADR_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "MIO_BOOT_ERR[WAIT_ERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 32 /* dfa */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180037000028ull) /* CVMX_DFA_ERROR */, CVMX_ADD_IO_SEG(0x0001180037000030ull) /* CVMX_DFA_INTMSK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DFA_ERROR[DBLOVF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "DFA_ERROR[DC0PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "DFA_ERROR[DLC0_OVFERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "DFA_ERROR[DFANXM]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "DFA_ERROR[REPLERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 29 /* tim */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180058000088ull) /* CVMX_TIM_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180058000090ull) /* CVMX_TIM_REG_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "TIM_REG_ERROR[MASK]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 52 /* lmc0 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x000107000000E200ull) /* CVMX_CIU_CIB_LMCX_RAWX(0,0) */, CVMX_ADD_IO_SEG(0x000107000000E300ull) /* CVMX_CIU_CIB_LMCX_ENX(0,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_LMC, 1, 0, "CIU_CIB_LMCX_RAWX(0,0)[INT_SEC_ERRX]"},
							{1, 1, CVMX_ERROR_GROUP_LMC, 5, 0, "CIU_CIB_LMCX_RAWX(0,0)[INT_DED_ERRX]"},
							{1, 1, CVMX_ERROR_GROUP_LMC, 0, 0, "CIU_CIB_LMCX_RAWX(0,0)[INT_NXM_WR_ERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 31 /* key */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180020000000ull) /* CVMX_KEY_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180020000008ull) /* CVMX_KEY_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "KEY_INT_SUM[KEY_SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "KEY_INT_SUM[KEY_DBE]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 63 /* rst */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x000107000000E400ull) /* CVMX_CIU_CIB_RST_RAWX(0) */, CVMX_ADD_IO_SEG(0x000107000000E500ull) /* CVMX_CIU_CIB_RST_ENX(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "CIU_CIB_RST_RAWX(0)[INT_LINKX]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "CIU_CIB_RST_RAWX(0)[INT_PERSTX]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 21 /* iob */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800F0000058ull) /* CVMX_IOB_INT_SUM */, CVMX_ADD_IO_SEG(0x00011800F0000060ull) /* CVMX_IOB_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IOB_INT_SUM[NP_SOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IOB_INT_SUM[NP_EOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IOB_INT_SUM[P_SOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IOB_INT_SUM[P_EOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IOB_INT_SUM[NP_DAT]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IOB_INT_SUM[P_DAT]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 46 /* agl */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800E0000518ull) /* CVMX_AGL_GMX_BAD_REG */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 32, 0, "AGL_GMX_BAD_REG[OVRFLW]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 33, 0, "AGL_GMX_BAD_REG[TXPOP]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 34, 0, "AGL_GMX_BAD_REG[TXPSH]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 2, 0, "AGL_GMX_BAD_REG[OUT_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 22, 0, "AGL_GMX_BAD_REG[LOSTSTAT]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800E0000000ull) + ((0) & 0) * 2048 /* CVMX_AGL_GMX_RXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800E0000008ull) + ((0) & 0) * 2048 /* CVMX_AGL_GMX_RXX_INT_EN(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 8, 0, "AGL_GMX_RXX_INT_REG(0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 10, 0, "AGL_GMX_RXX_INT_REG(0)[OVRERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800E0000500ull) /* CVMX_AGL_GMX_TX_INT_REG */, CVMX_ADD_IO_SEG(0x00011800E0000508ull) /* CVMX_AGL_GMX_TX_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 0, 0, "AGL_GMX_TX_INT_REG[PKO_NXA]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 2, 0, "AGL_GMX_TX_INT_REG[UNDFLW]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 36 /* agx0 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180008000518ull) + ((0) & 1) * 0x8000000ull /* CVMX_GMXX_BAD_REG(0) */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_BAD_REG(0)[OUT_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 0, "GMXX_BAD_REG(0)[LOSTSTAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 0, "GMXX_BAD_REG(0)[STATOVR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 0, "GMXX_BAD_REG(0)[INB_NXA]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "GMXX_RXX_INT_REG(0,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "GMXX_RXX_INT_REG(0,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "GMXX_RXX_INT_REG(0,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 0, "GMXX_RXX_INT_REG(0,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 0, "GMXX_RXX_INT_REG(0,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 0, "GMXX_RXX_INT_REG(0,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 0, "GMXX_RXX_INT_REG(0,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 0, "GMXX_RXX_INT_REG(0,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 0, "GMXX_RXX_INT_REG(0,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 0, "GMXX_RXX_INT_REG(0,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 0, "GMXX_RXX_INT_REG(0,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 0, "GMXX_RXX_INT_REG(0,0)[HG2CC]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 29, 0, "GMXX_RXX_INT_REG(0,0)[WOL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 1, "GMXX_RXX_INT_REG(1,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 1, "GMXX_RXX_INT_REG(1,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 1, "GMXX_RXX_INT_REG(1,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 1, "GMXX_RXX_INT_REG(1,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 1, "GMXX_RXX_INT_REG(1,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 1, "GMXX_RXX_INT_REG(1,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 1, "GMXX_RXX_INT_REG(1,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 1, "GMXX_RXX_INT_REG(1,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 1, "GMXX_RXX_INT_REG(1,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 1, "GMXX_RXX_INT_REG(1,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 1, "GMXX_RXX_INT_REG(1,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 1, "GMXX_RXX_INT_REG(1,0)[HG2CC]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 29, 1, "GMXX_RXX_INT_REG(1,0)[WOL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2, "GMXX_RXX_INT_REG(2,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2, "GMXX_RXX_INT_REG(2,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2, "GMXX_RXX_INT_REG(2,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2, "GMXX_RXX_INT_REG(2,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2, "GMXX_RXX_INT_REG(2,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2, "GMXX_RXX_INT_REG(2,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2, "GMXX_RXX_INT_REG(2,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2, "GMXX_RXX_INT_REG(2,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2, "GMXX_RXX_INT_REG(2,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2, "GMXX_RXX_INT_REG(2,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2, "GMXX_RXX_INT_REG(2,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2, "GMXX_RXX_INT_REG(2,0)[HG2CC]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 29, 2, "GMXX_RXX_INT_REG(2,0)[WOL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 3, "GMXX_RXX_INT_REG(3,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3, "GMXX_RXX_INT_REG(3,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3, "GMXX_RXX_INT_REG(3,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 3, "GMXX_RXX_INT_REG(3,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 3, "GMXX_RXX_INT_REG(3,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 3, "GMXX_RXX_INT_REG(3,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 3, "GMXX_RXX_INT_REG(3,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 3, "GMXX_RXX_INT_REG(3,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 3, "GMXX_RXX_INT_REG(3,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 3, "GMXX_RXX_INT_REG(3,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 3, "GMXX_RXX_INT_REG(3,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 3, "GMXX_RXX_INT_REG(3,0)[HG2CC]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 29, 3, "GMXX_RXX_INT_REG(3,0)[WOL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((0) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((0) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_EN(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "GMXX_TX_INT_REG(0)[PKO_NXA]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_TX_INT_REG(0)[UNDFLW]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 0, "GMXX_TX_INT_REG(0)[PTP_LOST]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((0) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(0,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((0) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(0,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "PCSX_INTX_REG(0,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 0, "PCSX_INTX_REG(0,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "PCSX_INTX_REG(0,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "PCSX_INTX_REG(0,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 0, "PCSX_INTX_REG(0,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "PCSX_INTX_REG(0,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 0, "PCSX_INTX_REG(0,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "PCSX_INTX_REG(0,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 0, "PCSX_INTX_REG(0,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((1) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(1,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((1) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(1,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 1, "PCSX_INTX_REG(1,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 1, "PCSX_INTX_REG(1,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 1, "PCSX_INTX_REG(1,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 1, "PCSX_INTX_REG(1,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 1, "PCSX_INTX_REG(1,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 1, "PCSX_INTX_REG(1,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 1, "PCSX_INTX_REG(1,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 1, "PCSX_INTX_REG(1,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 1, "PCSX_INTX_REG(1,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((2) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(2,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((2) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(2,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2, "PCSX_INTX_REG(2,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2, "PCSX_INTX_REG(2,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2, "PCSX_INTX_REG(2,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2, "PCSX_INTX_REG(2,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2, "PCSX_INTX_REG(2,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2, "PCSX_INTX_REG(2,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2, "PCSX_INTX_REG(2,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2, "PCSX_INTX_REG(2,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2, "PCSX_INTX_REG(2,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((3) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(3,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((3) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(3,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 3, "PCSX_INTX_REG(3,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 3, "PCSX_INTX_REG(3,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 3, "PCSX_INTX_REG(3,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 3, "PCSX_INTX_REG(3,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 3, "PCSX_INTX_REG(3,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3, "PCSX_INTX_REG(3,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 3, "PCSX_INTX_REG(3,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3, "PCSX_INTX_REG(3,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 3, "PCSX_INTX_REG(3,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0000858ull) + ((0) & 0) * 0x8000000ull /* CVMX_PCSXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800B0000860ull) + ((0) & 0) * 0x8000000ull /* CVMX_PCSXX_INT_EN_REG(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "PCSXX_INT_REG(0)[TXFLT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "PCSXX_INT_REG(0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "PCSXX_INT_REG(0)[RXSYNBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 0, "PCSXX_INT_REG(0)[BITLCKLS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "PCSXX_INT_REG(0)[SYNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "PCSXX_INT_REG(0)[ALGNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 0, "PCSXX_INT_REG(0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 37 /* agx1 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180008000518ull) + ((1) & 1) * 0x8000000ull /* CVMX_GMXX_BAD_REG(1) */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "GMXX_BAD_REG(1)[OUT_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 16, "GMXX_BAD_REG(1)[LOSTSTAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 16, "GMXX_BAD_REG(1)[STATOVR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 16, "GMXX_BAD_REG(1)[INB_NXA]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 16, "GMXX_RXX_INT_REG(0,1)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 16, "GMXX_RXX_INT_REG(0,1)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 16, "GMXX_RXX_INT_REG(0,1)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 16, "GMXX_RXX_INT_REG(0,1)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 16, "GMXX_RXX_INT_REG(0,1)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 16, "GMXX_RXX_INT_REG(0,1)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 16, "GMXX_RXX_INT_REG(0,1)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 16, "GMXX_RXX_INT_REG(0,1)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 16, "GMXX_RXX_INT_REG(0,1)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 16, "GMXX_RXX_INT_REG(0,1)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 16, "GMXX_RXX_INT_REG(0,1)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 16, "GMXX_RXX_INT_REG(0,1)[HG2CC]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 29, 16, "GMXX_RXX_INT_REG(0,1)[WOL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 17, "GMXX_RXX_INT_REG(1,1)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 17, "GMXX_RXX_INT_REG(1,1)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 17, "GMXX_RXX_INT_REG(1,1)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 17, "GMXX_RXX_INT_REG(1,1)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 17, "GMXX_RXX_INT_REG(1,1)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 17, "GMXX_RXX_INT_REG(1,1)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 17, "GMXX_RXX_INT_REG(1,1)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 17, "GMXX_RXX_INT_REG(1,1)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 17, "GMXX_RXX_INT_REG(1,1)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 17, "GMXX_RXX_INT_REG(1,1)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 17, "GMXX_RXX_INT_REG(1,1)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 17, "GMXX_RXX_INT_REG(1,1)[HG2CC]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 29, 17, "GMXX_RXX_INT_REG(1,1)[WOL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 18, "GMXX_RXX_INT_REG(2,1)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 18, "GMXX_RXX_INT_REG(2,1)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 18, "GMXX_RXX_INT_REG(2,1)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 18, "GMXX_RXX_INT_REG(2,1)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 18, "GMXX_RXX_INT_REG(2,1)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 18, "GMXX_RXX_INT_REG(2,1)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 18, "GMXX_RXX_INT_REG(2,1)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 18, "GMXX_RXX_INT_REG(2,1)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 18, "GMXX_RXX_INT_REG(2,1)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 18, "GMXX_RXX_INT_REG(2,1)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 18, "GMXX_RXX_INT_REG(2,1)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 18, "GMXX_RXX_INT_REG(2,1)[HG2CC]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 29, 18, "GMXX_RXX_INT_REG(2,1)[WOL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 19, "GMXX_RXX_INT_REG(3,1)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 19, "GMXX_RXX_INT_REG(3,1)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 19, "GMXX_RXX_INT_REG(3,1)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 19, "GMXX_RXX_INT_REG(3,1)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 19, "GMXX_RXX_INT_REG(3,1)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 19, "GMXX_RXX_INT_REG(3,1)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 19, "GMXX_RXX_INT_REG(3,1)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 19, "GMXX_RXX_INT_REG(3,1)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 19, "GMXX_RXX_INT_REG(3,1)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 19, "GMXX_RXX_INT_REG(3,1)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 19, "GMXX_RXX_INT_REG(3,1)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 19, "GMXX_RXX_INT_REG(3,1)[HG2CC]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 29, 19, "GMXX_RXX_INT_REG(3,1)[WOL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((1) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((1) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_EN(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 16, "GMXX_TX_INT_REG(1)[PKO_NXA]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "GMXX_TX_INT_REG(1)[UNDFLW]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 16, "GMXX_TX_INT_REG(1)[PTP_LOST]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((0) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(0,1) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((0) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(0,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "PCSX_INTX_REG(0,1)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 16, "PCSX_INTX_REG(0,1)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 16, "PCSX_INTX_REG(0,1)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 16, "PCSX_INTX_REG(0,1)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 16, "PCSX_INTX_REG(0,1)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 16, "PCSX_INTX_REG(0,1)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 16, "PCSX_INTX_REG(0,1)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 16, "PCSX_INTX_REG(0,1)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 16, "PCSX_INTX_REG(0,1)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((1) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(1,1) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((1) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(1,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 17, "PCSX_INTX_REG(1,1)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 17, "PCSX_INTX_REG(1,1)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 17, "PCSX_INTX_REG(1,1)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 17, "PCSX_INTX_REG(1,1)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 17, "PCSX_INTX_REG(1,1)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 17, "PCSX_INTX_REG(1,1)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 17, "PCSX_INTX_REG(1,1)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 17, "PCSX_INTX_REG(1,1)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 17, "PCSX_INTX_REG(1,1)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((2) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(2,1) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((2) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(2,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 18, "PCSX_INTX_REG(2,1)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 18, "PCSX_INTX_REG(2,1)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 18, "PCSX_INTX_REG(2,1)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 18, "PCSX_INTX_REG(2,1)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 18, "PCSX_INTX_REG(2,1)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 18, "PCSX_INTX_REG(2,1)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 18, "PCSX_INTX_REG(2,1)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 18, "PCSX_INTX_REG(2,1)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 18, "PCSX_INTX_REG(2,1)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((3) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(3,1) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((3) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(3,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 19, "PCSX_INTX_REG(3,1)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 19, "PCSX_INTX_REG(3,1)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 19, "PCSX_INTX_REG(3,1)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 19, "PCSX_INTX_REG(3,1)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 19, "PCSX_INTX_REG(3,1)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 19, "PCSX_INTX_REG(3,1)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 19, "PCSX_INTX_REG(3,1)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 19, "PCSX_INTX_REG(3,1)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 19, "PCSX_INTX_REG(3,1)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 34 /* sli */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011F0000010330ull) /* CVMX_PEXP_SLI_INT_SUM */, CVMX_ADD_IO_SEG(0x00011F0000013CD0ull) /* CVMX_PEXP_SLI_INT_ENB_CIU */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PEXP_SLI_INT_SUM[RML_TO]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "PEXP_SLI_INT_SUM[BAR0_TO]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PEXP_SLI_INT_SUM[IOB2BIG]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PEXP_SLI_INT_SUM[M0_UP_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "PEXP_SLI_INT_SUM[M0_UP_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "PEXP_SLI_INT_SUM[M0_UN_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "PEXP_SLI_INT_SUM[M0_UN_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "PEXP_SLI_INT_SUM[M1_UP_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "PEXP_SLI_INT_SUM[M1_UP_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "PEXP_SLI_INT_SUM[M1_UN_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "PEXP_SLI_INT_SUM[M1_UN_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "PEXP_SLI_INT_SUM[M2_UP_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "PEXP_SLI_INT_SUM[M2_UP_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "PEXP_SLI_INT_SUM[M2_UN_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 23, 0, "PEXP_SLI_INT_SUM[M2_UN_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "PEXP_SLI_INT_SUM[M3_UP_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "PEXP_SLI_INT_SUM[M3_UP_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "PEXP_SLI_INT_SUM[M3_UN_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 27, 0, "PEXP_SLI_INT_SUM[M3_UN_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 48, 0, "PEXP_SLI_INT_SUM[PIDBOF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 49, 0, "PEXP_SLI_INT_SUM[PSLDBOF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 50, 0, "PEXP_SLI_INT_SUM[POUT_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 51, 0, "PEXP_SLI_INT_SUM[PIN_BP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 52, 0, "PEXP_SLI_INT_SUM[PGL_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 53, 0, "PEXP_SLI_INT_SUM[PDI_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 54, 0, "PEXP_SLI_INT_SUM[POP_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 55, 0, "PEXP_SLI_INT_SUM[PINS_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 56, 0, "PEXP_SLI_INT_SUM[SPRT0_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 57, 0, "PEXP_SLI_INT_SUM[SPRT1_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 58, 0, "PEXP_SLI_INT_SUM[SPRT2_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 59, 0, "PEXP_SLI_INT_SUM[SPRT3_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 60, 0, "PEXP_SLI_INT_SUM[ILL_PAD]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 35 /* dpi */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001DF0000000008ull) /* CVMX_DPI_INT_REG */, CVMX_ADD_IO_SEG(0x0001DF0000000010ull) /* CVMX_DPI_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_INT_REG[NDERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "DPI_INT_REG[NFOVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "DPI_INT_REG[DMADBO]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "DPI_INT_REG[REQ_BADADR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "DPI_INT_REG[REQ_BADLEN]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "DPI_INT_REG[REQ_OVRFLW]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "DPI_INT_REG[REQ_UNDFLW]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "DPI_INT_REG[REQ_ANULL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "DPI_INT_REG[REQ_INULL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "DPI_INT_REG[REQ_BADFIL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "DPI_INT_REG[SPRT0_RST]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "DPI_INT_REG[SPRT1_RST]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "DPI_INT_REG[SPRT2_RST]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 27, 0, "DPI_INT_REG[SPRT3_RST]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001DF0000000078ull) /* CVMX_DPI_PKT_ERR_RSP */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_PKT_ERR_RSP[PKTERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001DF0000000058ull) /* CVMX_DPI_REQ_ERR_RSP */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_REQ_ERR_RSP[QERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001DF0000000060ull) /* CVMX_DPI_REQ_ERR_RST */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_REQ_ERR_RST[QERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{0}}
			},
			{0}}},
		{0}}
	};
static struct cvmx_error_muxchild error_tree_cn52xxp1 =
	{0x0000000000000000ull /* CVMX_ROOT */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
		{1, 0 /* root */, (struct cvmx_error_muxchild[]){
			{CVMX_ADD_IO_SEG(0x0001070000000000ull) + ((0) & 63) * 8 /* CVMX_CIU_INTX_SUM0(0) */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 46 /* rml */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011F0000008520ull) /* CVMX_PEXP_NPEI_RSL_INT_BLOCKS */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
						{1, 16 /* l2c */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800800000F8ull) /* CVMX_L2C_INT_STAT */, CVMX_ADD_IO_SEG(0x0001180080000100ull) /* CVMX_L2C_INT_EN */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 3, 0, "L2C_INT_STAT[L2TSEC]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 5, 0, "L2C_INT_STAT[L2DSEC]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 0, 0, "L2C_INT_STAT[OOB1]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 1, 0, "L2C_INT_STAT[OOB2]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 2, 0, "L2C_INT_STAT[OOB3]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 4, 0, "L2C_INT_STAT[L2TDED]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 6, 0, "L2C_INT_STAT[L2DDED]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 7, 0, "L2C_INT_STAT[LCK]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 8, 0, "L2C_INT_STAT[LCK2]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080000010ull) /* CVMX_L2D_ERR */, CVMX_ADD_IO_SEG(0x0001180080000010ull) /* CVMX_L2D_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_L2C, 3, 0, "L2D_ERR[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 4, 0, "L2D_ERR[DED_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080000008ull) /* CVMX_L2T_ERR */, CVMX_ADD_IO_SEG(0x0001180080000008ull) /* CVMX_L2T_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_L2C, 3, 0, "L2T_ERR[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 4, 0, "L2T_ERR[DED_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 24, 0, "L2T_ERR[LCKERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 26, 0, "L2T_ERR[LCKERR2]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 28 /* agl */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800E0000518ull) /* CVMX_AGL_GMX_BAD_REG */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 32, 0, "AGL_GMX_BAD_REG[OVRFLW]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 33, 0, "AGL_GMX_BAD_REG[TXPOP]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 34, 0, "AGL_GMX_BAD_REG[TXPSH]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 35, 0, "AGL_GMX_BAD_REG[OVRFLW1]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 36, 0, "AGL_GMX_BAD_REG[TXPOP1]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 37, 0, "AGL_GMX_BAD_REG[TXPSH1]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 2, 0, "AGL_GMX_BAD_REG[OUT_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 22, 0, "AGL_GMX_BAD_REG[LOSTSTAT]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800E0000000ull) + ((0) & 1) * 2048 /* CVMX_AGL_GMX_RXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800E0000008ull) + ((0) & 1) * 2048 /* CVMX_AGL_GMX_RXX_INT_EN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 8, 0, "AGL_GMX_RXX_INT_REG(0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 10, 0, "AGL_GMX_RXX_INT_REG(0)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800E0000000ull) + ((1) & 1) * 2048 /* CVMX_AGL_GMX_RXX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x00011800E0000008ull) + ((1) & 1) * 2048 /* CVMX_AGL_GMX_RXX_INT_EN(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 8, 1, "AGL_GMX_RXX_INT_REG(1)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 10, 1, "AGL_GMX_RXX_INT_REG(1)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800E0000500ull) /* CVMX_AGL_GMX_TX_INT_REG */, CVMX_ADD_IO_SEG(0x00011800E0000508ull) /* CVMX_AGL_GMX_TX_INT_EN */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 0, 0, "AGL_GMX_TX_INT_REG[PKO_NXA]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 2, 0, "AGL_GMX_TX_INT_REG[UNDFLW]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 1 /* gmx0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180008000518ull) + ((0) & 0) * 0x8000000ull /* CVMX_GMXX_BAD_REG(0) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_BAD_REG(0)[OUT_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 0, "GMXX_BAD_REG(0)[LOSTSTAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 0, "GMXX_BAD_REG(0)[STATOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 0, "GMXX_BAD_REG(0)[INB_NXA]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "GMXX_RXX_INT_REG(0,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "GMXX_RXX_INT_REG(0,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "GMXX_RXX_INT_REG(0,0)[OVRERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 0, "GMXX_RXX_INT_REG(0,0)[LOC_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 0, "GMXX_RXX_INT_REG(0,0)[REM_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 0, "GMXX_RXX_INT_REG(0,0)[BAD_SEQ]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 0, "GMXX_RXX_INT_REG(0,0)[BAD_TERM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 0, "GMXX_RXX_INT_REG(0,0)[UNSOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 0, "GMXX_RXX_INT_REG(0,0)[UNEOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 0, "GMXX_RXX_INT_REG(0,0)[UNDAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 0, "GMXX_RXX_INT_REG(0,0)[HG2FLD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 0, "GMXX_RXX_INT_REG(0,0)[HG2CC]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 1, "GMXX_RXX_INT_REG(1,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 1, "GMXX_RXX_INT_REG(1,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 1, "GMXX_RXX_INT_REG(1,0)[OVRERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 1, "GMXX_RXX_INT_REG(1,0)[LOC_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 1, "GMXX_RXX_INT_REG(1,0)[REM_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 1, "GMXX_RXX_INT_REG(1,0)[BAD_SEQ]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 1, "GMXX_RXX_INT_REG(1,0)[BAD_TERM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 1, "GMXX_RXX_INT_REG(1,0)[UNSOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 1, "GMXX_RXX_INT_REG(1,0)[UNEOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 1, "GMXX_RXX_INT_REG(1,0)[UNDAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 1, "GMXX_RXX_INT_REG(1,0)[HG2FLD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 1, "GMXX_RXX_INT_REG(1,0)[HG2CC]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2, "GMXX_RXX_INT_REG(2,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2, "GMXX_RXX_INT_REG(2,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2, "GMXX_RXX_INT_REG(2,0)[OVRERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2, "GMXX_RXX_INT_REG(2,0)[LOC_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2, "GMXX_RXX_INT_REG(2,0)[REM_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2, "GMXX_RXX_INT_REG(2,0)[BAD_SEQ]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2, "GMXX_RXX_INT_REG(2,0)[BAD_TERM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2, "GMXX_RXX_INT_REG(2,0)[UNSOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2, "GMXX_RXX_INT_REG(2,0)[UNEOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2, "GMXX_RXX_INT_REG(2,0)[UNDAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2, "GMXX_RXX_INT_REG(2,0)[HG2FLD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2, "GMXX_RXX_INT_REG(2,0)[HG2CC]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 3, "GMXX_RXX_INT_REG(3,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3, "GMXX_RXX_INT_REG(3,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3, "GMXX_RXX_INT_REG(3,0)[OVRERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 3, "GMXX_RXX_INT_REG(3,0)[LOC_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 3, "GMXX_RXX_INT_REG(3,0)[REM_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 3, "GMXX_RXX_INT_REG(3,0)[BAD_SEQ]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 3, "GMXX_RXX_INT_REG(3,0)[BAD_TERM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 3, "GMXX_RXX_INT_REG(3,0)[UNSOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 3, "GMXX_RXX_INT_REG(3,0)[UNEOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 3, "GMXX_RXX_INT_REG(3,0)[UNDAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 3, "GMXX_RXX_INT_REG(3,0)[HG2FLD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 3, "GMXX_RXX_INT_REG(3,0)[HG2CC]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((0) & 0) * 0x8000000ull /* CVMX_GMXX_TX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((0) & 0) * 0x8000000ull /* CVMX_GMXX_TX_INT_EN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "GMXX_TX_INT_REG(0)[PKO_NXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_TX_INT_REG(0)[UNDFLW]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 0 /* mio */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800000000A0ull) /* CVMX_MIO_BOOT_ERR */, CVMX_ADD_IO_SEG(0x00011800000000A8ull) /* CVMX_MIO_BOOT_INT */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "MIO_BOOT_ERR[ADR_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "MIO_BOOT_ERR[WAIT_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 9 /* ipd */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00014F0000000168ull) /* CVMX_IPD_INT_SUM */, CVMX_ADD_IO_SEG(0x00014F0000000160ull) /* CVMX_IPD_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IPD_INT_SUM[PRC_PAR0]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IPD_INT_SUM[PRC_PAR1]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IPD_INT_SUM[PRC_PAR2]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IPD_INT_SUM[PRC_PAR3]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IPD_INT_SUM[BP_SUB]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IPD_INT_SUM[DC_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "IPD_INT_SUM[CC_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "IPD_INT_SUM[C_COLL]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "IPD_INT_SUM[D_COLL]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "IPD_INT_SUM[BC_OVR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 11 /* tim */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180058000088ull) /* CVMX_TIM_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180058000090ull) /* CVMX_TIM_REG_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "TIM_REG_ERROR[MASK]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 12 /* pow */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "POW_ECC_ERR[SBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "POW_ECC_ERR[DBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "POW_ECC_ERR[RPE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "POW_ECC_ERR[IOP]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 15 /* usb1 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180068000000ull) + ((1) & 1) * 0x10000000ull /* CVMX_USBNX_INT_SUM(1) */, CVMX_ADD_IO_SEG(0x0001180068000008ull) + ((1) & 1) * 0x10000000ull /* CVMX_USBNX_INT_ENB(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_USB, 0, 1, "USBNX_INT_SUM(1)[PR_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 1, 1, "USBNX_INT_SUM(1)[PR_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 2, 1, "USBNX_INT_SUM(1)[NR_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 3, 1, "USBNX_INT_SUM(1)[NR_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 4, 1, "USBNX_INT_SUM(1)[LR_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 5, 1, "USBNX_INT_SUM(1)[LR_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 6, 1, "USBNX_INT_SUM(1)[PT_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 7, 1, "USBNX_INT_SUM(1)[PT_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 8, 1, "USBNX_INT_SUM(1)[NT_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 9, 1, "USBNX_INT_SUM(1)[NT_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 10, 1, "USBNX_INT_SUM(1)[LT_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 11, 1, "USBNX_INT_SUM(1)[LT_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 12, 1, "USBNX_INT_SUM(1)[DCRED_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 13, 1, "USBNX_INT_SUM(1)[DCRED_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 14, 1, "USBNX_INT_SUM(1)[L2C_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 15, 1, "USBNX_INT_SUM(1)[L2C_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 16, 1, "USBNX_INT_SUM(1)[LT_FI_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 17, 1, "USBNX_INT_SUM(1)[LT_FI_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 18, 1, "USBNX_INT_SUM(1)[RG_FI_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 19, 1, "USBNX_INT_SUM(1)[RG_FI_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 20, 1, "USBNX_INT_SUM(1)[RQ_Q2_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 21, 1, "USBNX_INT_SUM(1)[RQ_Q2_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 22, 1, "USBNX_INT_SUM(1)[RQ_Q3_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 23, 1, "USBNX_INT_SUM(1)[RQ_Q3_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 24, 1, "USBNX_INT_SUM(1)[UOD_PE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 25, 1, "USBNX_INT_SUM(1)[UOD_PF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 32, 1, "USBNX_INT_SUM(1)[LTL_F_PE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 33, 1, "USBNX_INT_SUM(1)[LTL_F_PF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 34, 1, "USBNX_INT_SUM(1)[ND4O_RPE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 35, 1, "USBNX_INT_SUM(1)[ND4O_RPF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 36, 1, "USBNX_INT_SUM(1)[ND4O_DPE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 37, 1, "USBNX_INT_SUM(1)[ND4O_DPF]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 3 /* npei */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011F0000008530ull) /* CVMX_PEXP_NPEI_INT_SUM */, CVMX_ADD_IO_SEG(0x00011F000000BCD0ull) /* CVMX_PEXP_NPEI_INT_ENB2 */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_PCI, 21, 0, "PEXP_NPEI_INT_SUM[C0_SE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 38, 0, "PEXP_NPEI_INT_SUM[C0_UN_B0]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 39, 0, "PEXP_NPEI_INT_SUM[C0_UN_B1]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 40, 0, "PEXP_NPEI_INT_SUM[C0_UN_B2]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 42, 0, "PEXP_NPEI_INT_SUM[C0_UN_BX]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 53, 0, "PEXP_NPEI_INT_SUM[C0_UN_WF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 41, 0, "PEXP_NPEI_INT_SUM[C0_UN_WI]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 33, 0, "PEXP_NPEI_INT_SUM[C0_UP_B0]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 34, 0, "PEXP_NPEI_INT_SUM[C0_UP_B1]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 35, 0, "PEXP_NPEI_INT_SUM[C0_UP_B2]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 37, 0, "PEXP_NPEI_INT_SUM[C0_UP_BX]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 55, 0, "PEXP_NPEI_INT_SUM[C0_UP_WF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 36, 0, "PEXP_NPEI_INT_SUM[C0_UP_WI]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 23, 0, "PEXP_NPEI_INT_SUM[C0_WAKE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 22, 0, "PEXP_NPEI_INT_SUM[CRS0_DR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 20, 0, "PEXP_NPEI_INT_SUM[CRS0_ER]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 28, 1, "PEXP_NPEI_INT_SUM[C1_SE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 48, 1, "PEXP_NPEI_INT_SUM[C1_UN_B0]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 49, 1, "PEXP_NPEI_INT_SUM[C1_UN_B1]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 50, 1, "PEXP_NPEI_INT_SUM[C1_UN_B2]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 52, 1, "PEXP_NPEI_INT_SUM[C1_UN_BX]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 54, 1, "PEXP_NPEI_INT_SUM[C1_UN_WF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 51, 1, "PEXP_NPEI_INT_SUM[C1_UN_WI]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 43, 1, "PEXP_NPEI_INT_SUM[C1_UP_B0]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 44, 1, "PEXP_NPEI_INT_SUM[C1_UP_B1]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 45, 1, "PEXP_NPEI_INT_SUM[C1_UP_B2]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 47, 1, "PEXP_NPEI_INT_SUM[C1_UP_BX]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 56, 1, "PEXP_NPEI_INT_SUM[C1_UP_WF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 46, 1, "PEXP_NPEI_INT_SUM[C1_UP_WI]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 30, 1, "PEXP_NPEI_INT_SUM[C1_WAKE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 29, 1, "PEXP_NPEI_INT_SUM[CRS1_DR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 27, 1, "PEXP_NPEI_INT_SUM[CRS1_ER]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "PEXP_NPEI_INT_SUM[BAR0_TO]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "PEXP_NPEI_INT_SUM[DMA0DBO]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "PEXP_NPEI_INT_SUM[DMA1DBO]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "PEXP_NPEI_INT_SUM[DMA2DBO]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "PEXP_NPEI_INT_SUM[DMA3DBO]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PEXP_NPEI_INT_SUM[IOB2BIG]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PEXP_NPEI_INT_SUM[RML_RTO]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "PEXP_NPEI_INT_SUM[RML_WTO]"},
									{0}},
								(struct cvmx_error_childbit[]){
								{1, 57 /* c0_exc */, (struct cvmx_error_muxchild[]){
									{CVMX_ADD_IO_SEG(0x00011800C8000008ull) + ((0) & 1) * 0x8000000ull /* CVMX_PESCX_DBG_INFO(0) */, CVMX_ADD_IO_SEG(0x00011800C80000A0ull) + ((0) & 1) * 0x8000000ull /* CVMX_PESCX_DBG_INFO_EN(0) */, (struct cvmx_error_regbit[]){
											{1, 1, CVMX_ERROR_GROUP_PCI, 0, 0, "PESCX_DBG_INFO(0)[SPOISON]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 2, 0, "PESCX_DBG_INFO(0)[RTLPLLE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 3, 0, "PESCX_DBG_INFO(0)[RECRCE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "PESCX_DBG_INFO(0)[RPOISON]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 5, 0, "PESCX_DBG_INFO(0)[RCEMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 6, 0, "PESCX_DBG_INFO(0)[RNFEMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "PESCX_DBG_INFO(0)[RFEMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "PESCX_DBG_INFO(0)[RPMERC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 9, 0, "PESCX_DBG_INFO(0)[RPTAMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 10, 0, "PESCX_DBG_INFO(0)[RUMEP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "PESCX_DBG_INFO(0)[RVDM]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "PESCX_DBG_INFO(0)[ACTO]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 13, 0, "PESCX_DBG_INFO(0)[RTE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 14, 0, "PESCX_DBG_INFO(0)[MRE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 15, 0, "PESCX_DBG_INFO(0)[RDWDLE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 16, 0, "PESCX_DBG_INFO(0)[RTWDLE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 17, 0, "PESCX_DBG_INFO(0)[DPEOOSD]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 18, 0, "PESCX_DBG_INFO(0)[FCPVWT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 19, 0, "PESCX_DBG_INFO(0)[RPE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 20, 0, "PESCX_DBG_INFO(0)[FCUV]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 21, 0, "PESCX_DBG_INFO(0)[RQO]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 22, 0, "PESCX_DBG_INFO(0)[RAUC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 23, 0, "PESCX_DBG_INFO(0)[RACUR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 24, 0, "PESCX_DBG_INFO(0)[RACCA]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 25, 0, "PESCX_DBG_INFO(0)[CAAR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 26, 0, "PESCX_DBG_INFO(0)[RARWDNS]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 27, 0, "PESCX_DBG_INFO(0)[RAMTLP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 28, 0, "PESCX_DBG_INFO(0)[RACPP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 29, 0, "PESCX_DBG_INFO(0)[RAWWPP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 30, 0, "PESCX_DBG_INFO(0)[ECRC_E]"},
											{0}},
										NULL /*cvmx_error_childbit*/
									},
									{0}}},
								{1, 58 /* c1_exc */, (struct cvmx_error_muxchild[]){
									{CVMX_ADD_IO_SEG(0x00011800C8000008ull) + ((1) & 1) * 0x8000000ull /* CVMX_PESCX_DBG_INFO(1) */, CVMX_ADD_IO_SEG(0x00011800C80000A0ull) + ((1) & 1) * 0x8000000ull /* CVMX_PESCX_DBG_INFO_EN(1) */, (struct cvmx_error_regbit[]){
											{1, 1, CVMX_ERROR_GROUP_PCI, 0, 1, "PESCX_DBG_INFO(1)[SPOISON]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 2, 1, "PESCX_DBG_INFO(1)[RTLPLLE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 3, 1, "PESCX_DBG_INFO(1)[RECRCE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 4, 1, "PESCX_DBG_INFO(1)[RPOISON]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 5, 1, "PESCX_DBG_INFO(1)[RCEMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 6, 1, "PESCX_DBG_INFO(1)[RNFEMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 7, 1, "PESCX_DBG_INFO(1)[RFEMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 8, 1, "PESCX_DBG_INFO(1)[RPMERC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 9, 1, "PESCX_DBG_INFO(1)[RPTAMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 10, 1, "PESCX_DBG_INFO(1)[RUMEP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 11, 1, "PESCX_DBG_INFO(1)[RVDM]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 12, 1, "PESCX_DBG_INFO(1)[ACTO]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 13, 1, "PESCX_DBG_INFO(1)[RTE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 14, 1, "PESCX_DBG_INFO(1)[MRE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 15, 1, "PESCX_DBG_INFO(1)[RDWDLE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 16, 1, "PESCX_DBG_INFO(1)[RTWDLE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 17, 1, "PESCX_DBG_INFO(1)[DPEOOSD]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 18, 1, "PESCX_DBG_INFO(1)[FCPVWT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 19, 1, "PESCX_DBG_INFO(1)[RPE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 20, 1, "PESCX_DBG_INFO(1)[FCUV]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 21, 1, "PESCX_DBG_INFO(1)[RQO]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 22, 1, "PESCX_DBG_INFO(1)[RAUC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 23, 1, "PESCX_DBG_INFO(1)[RACUR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 24, 1, "PESCX_DBG_INFO(1)[RACCA]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 25, 1, "PESCX_DBG_INFO(1)[CAAR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 26, 1, "PESCX_DBG_INFO(1)[RARWDNS]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 27, 1, "PESCX_DBG_INFO(1)[RAMTLP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 28, 1, "PESCX_DBG_INFO(1)[RACPP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 29, 1, "PESCX_DBG_INFO(1)[RAWWPP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 30, 1, "PESCX_DBG_INFO(1)[ECRC_E]"},
											{0}},
										NULL /*cvmx_error_childbit*/
									},
									{0}}},
								{0}}
							},
							{0}}},
						{1, 14 /* rad */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180070000088ull) /* CVMX_RAD_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180070000090ull) /* CVMX_RAD_REG_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "RAD_REG_ERROR[DOORBELL]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 10 /* pko */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180050000088ull) /* CVMX_PKO_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180050000090ull) /* CVMX_PKO_REG_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PKO_REG_ERROR[PARITY]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "PKO_REG_ERROR[DOORBELL]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "PKO_REG_ERROR[CURRZERO]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 22 /* asxpcs0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((0) & 3) + ((0) & 0) * 0x0ull) * 1024 /* CVMX_PCSX_INTX_REG(0,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((0) & 3) + ((0) & 0) * 0x0ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(0,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "PCSX_INTX_REG(0,0)[AN_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 0, "PCSX_INTX_REG(0,0)[TXFIFU]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "PCSX_INTX_REG(0,0)[TXFIFO]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "PCSX_INTX_REG(0,0)[TXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 0, "PCSX_INTX_REG(0,0)[RXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "PCSX_INTX_REG(0,0)[RXLOCK]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 0, "PCSX_INTX_REG(0,0)[AN_BAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "PCSX_INTX_REG(0,0)[SYNC_BAD]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((1) & 3) + ((0) & 0) * 0x0ull) * 1024 /* CVMX_PCSX_INTX_REG(1,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((1) & 3) + ((0) & 0) * 0x0ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(1,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 1, "PCSX_INTX_REG(1,0)[AN_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 1, "PCSX_INTX_REG(1,0)[TXFIFU]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 1, "PCSX_INTX_REG(1,0)[TXFIFO]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 1, "PCSX_INTX_REG(1,0)[TXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 1, "PCSX_INTX_REG(1,0)[RXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 1, "PCSX_INTX_REG(1,0)[RXLOCK]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 1, "PCSX_INTX_REG(1,0)[AN_BAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 1, "PCSX_INTX_REG(1,0)[SYNC_BAD]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((2) & 3) + ((0) & 0) * 0x0ull) * 1024 /* CVMX_PCSX_INTX_REG(2,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((2) & 3) + ((0) & 0) * 0x0ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(2,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2, "PCSX_INTX_REG(2,0)[AN_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2, "PCSX_INTX_REG(2,0)[TXFIFU]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2, "PCSX_INTX_REG(2,0)[TXFIFO]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2, "PCSX_INTX_REG(2,0)[TXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2, "PCSX_INTX_REG(2,0)[RXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2, "PCSX_INTX_REG(2,0)[RXLOCK]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2, "PCSX_INTX_REG(2,0)[AN_BAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2, "PCSX_INTX_REG(2,0)[SYNC_BAD]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((3) & 3) + ((0) & 0) * 0x0ull) * 1024 /* CVMX_PCSX_INTX_REG(3,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((3) & 3) + ((0) & 0) * 0x0ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(3,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 3, "PCSX_INTX_REG(3,0)[AN_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 3, "PCSX_INTX_REG(3,0)[TXFIFU]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 3, "PCSX_INTX_REG(3,0)[TXFIFO]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 3, "PCSX_INTX_REG(3,0)[TXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 3, "PCSX_INTX_REG(3,0)[RXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3, "PCSX_INTX_REG(3,0)[RXLOCK]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 3, "PCSX_INTX_REG(3,0)[AN_BAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3, "PCSX_INTX_REG(3,0)[SYNC_BAD]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800B0000858ull) /* CVMX_PCSXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800B0000860ull) /* CVMX_PCSXX_INT_EN_REG(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "PCSXX_INT_REG(0)[TXFLT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "PCSXX_INT_REG(0)[RXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "PCSXX_INT_REG(0)[RXSYNBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 0, "PCSXX_INT_REG(0)[BITLCKLS]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "PCSXX_INT_REG(0)[SYNLOS]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "PCSXX_INT_REG(0)[ALGNLOS]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 20 /* pip */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800A0000008ull) /* CVMX_PIP_INT_REG */, CVMX_ADD_IO_SEG(0x00011800A0000010ull) /* CVMX_PIP_INT_EN */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PIP_INT_REG[PRTNXA]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "PIP_INT_REG[BADTAG]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "PIP_INT_REG[SKPRUNT]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "PIP_INT_REG[TODOOVR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "PIP_INT_REG[FEPERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PIP_INT_REG[BEPERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "PIP_INT_REG[PUNYERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 5 /* fpa */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180028000040ull) /* CVMX_FPA_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180028000048ull) /* CVMX_FPA_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "FPA_INT_SUM[FED0_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "FPA_INT_SUM[FED0_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "FPA_INT_SUM[FED1_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "FPA_INT_SUM[FED1_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "FPA_INT_SUM[Q0_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "FPA_INT_SUM[Q0_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "FPA_INT_SUM[Q0_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "FPA_INT_SUM[Q1_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "FPA_INT_SUM[Q1_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "FPA_INT_SUM[Q1_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "FPA_INT_SUM[Q2_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "FPA_INT_SUM[Q2_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "FPA_INT_SUM[Q2_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "FPA_INT_SUM[Q3_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "FPA_INT_SUM[Q3_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "FPA_INT_SUM[Q3_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "FPA_INT_SUM[Q4_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "FPA_INT_SUM[Q4_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "FPA_INT_SUM[Q4_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "FPA_INT_SUM[Q5_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "FPA_INT_SUM[Q5_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "FPA_INT_SUM[Q5_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "FPA_INT_SUM[Q6_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 23, 0, "FPA_INT_SUM[Q6_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "FPA_INT_SUM[Q6_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "FPA_INT_SUM[Q7_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "FPA_INT_SUM[Q7_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 27, 0, "FPA_INT_SUM[Q7_PERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 17 /* lmc0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180088000000ull) /* CVMX_LMCX_MEM_CFG0(0) */, CVMX_ADD_IO_SEG(0x0001180088000000ull) /* CVMX_LMCX_MEM_CFG0(0) */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_LMC, 21, 0, "LMCX_MEM_CFG0(0)[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_LMC, 25, 0, "LMCX_MEM_CFG0(0)[DED_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 30 /* iob */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800F0000058ull) /* CVMX_IOB_INT_SUM */, CVMX_ADD_IO_SEG(0x00011800F0000060ull) /* CVMX_IOB_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IOB_INT_SUM[NP_SOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IOB_INT_SUM[NP_EOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IOB_INT_SUM[P_SOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IOB_INT_SUM[P_EOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IOB_INT_SUM[NP_DAT]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IOB_INT_SUM[P_DAT]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 13 /* usb */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180068000000ull) + ((0) & 1) * 0x10000000ull /* CVMX_USBNX_INT_SUM(0) */, CVMX_ADD_IO_SEG(0x0001180068000008ull) + ((0) & 1) * 0x10000000ull /* CVMX_USBNX_INT_ENB(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_USB, 0, 0, "USBNX_INT_SUM(0)[PR_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 1, 0, "USBNX_INT_SUM(0)[PR_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 2, 0, "USBNX_INT_SUM(0)[NR_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 3, 0, "USBNX_INT_SUM(0)[NR_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 4, 0, "USBNX_INT_SUM(0)[LR_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 5, 0, "USBNX_INT_SUM(0)[LR_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 6, 0, "USBNX_INT_SUM(0)[PT_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 7, 0, "USBNX_INT_SUM(0)[PT_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 8, 0, "USBNX_INT_SUM(0)[NT_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 9, 0, "USBNX_INT_SUM(0)[NT_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 10, 0, "USBNX_INT_SUM(0)[LT_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 11, 0, "USBNX_INT_SUM(0)[LT_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 12, 0, "USBNX_INT_SUM(0)[DCRED_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 13, 0, "USBNX_INT_SUM(0)[DCRED_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 14, 0, "USBNX_INT_SUM(0)[L2C_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 15, 0, "USBNX_INT_SUM(0)[L2C_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 16, 0, "USBNX_INT_SUM(0)[LT_FI_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 17, 0, "USBNX_INT_SUM(0)[LT_FI_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 18, 0, "USBNX_INT_SUM(0)[RG_FI_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 19, 0, "USBNX_INT_SUM(0)[RG_FI_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 20, 0, "USBNX_INT_SUM(0)[RQ_Q2_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 21, 0, "USBNX_INT_SUM(0)[RQ_Q2_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 22, 0, "USBNX_INT_SUM(0)[RQ_Q3_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 23, 0, "USBNX_INT_SUM(0)[RQ_Q3_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 24, 0, "USBNX_INT_SUM(0)[UOD_PE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 25, 0, "USBNX_INT_SUM(0)[UOD_PF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 32, 0, "USBNX_INT_SUM(0)[LTL_F_PE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 33, 0, "USBNX_INT_SUM(0)[LTL_F_PF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 34, 0, "USBNX_INT_SUM(0)[ND4O_RPE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 35, 0, "USBNX_INT_SUM(0)[ND4O_RPF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 36, 0, "USBNX_INT_SUM(0)[ND4O_DPE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 37, 0, "USBNX_INT_SUM(0)[ND4O_DPF]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{0}}
			},
			{0}}},
		{0}}
	};
static struct cvmx_error_muxchild error_tree_cn38xx =
	{0x0000000000000000ull /* CVMX_ROOT */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
		{1, 0 /* root */, (struct cvmx_error_muxchild[]){
			{CVMX_ADD_IO_SEG(0x0001070000000000ull) + ((0) & 63) * 8 /* CVMX_CIU_INTX_SUM0(0) */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 46 /* rml */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011F0000000000ull) /* CVMX_NPI_RSL_INT_BLOCKS */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
						{1, 16 /* l2c */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180080000010ull) /* CVMX_L2D_ERR */, CVMX_ADD_IO_SEG(0x0001180080000010ull) /* CVMX_L2D_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_L2C, 3, 0, "L2D_ERR[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 4, 0, "L2D_ERR[DED_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080000008ull) /* CVMX_L2T_ERR */, CVMX_ADD_IO_SEG(0x0001180080000008ull) /* CVMX_L2T_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_L2C, 3, 0, "L2T_ERR[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 4, 0, "L2T_ERR[DED_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 24, 0, "L2T_ERR[LCKERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 26, 0, "L2T_ERR[LCKERR2]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 3 /* npi */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011F0000000018ull) /* CVMX_NPI_INT_SUM */, CVMX_ADD_IO_SEG(0x00011F0000000020ull) /* CVMX_NPI_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_PCI, 0, 0, "NPI_INT_SUM[RML_RTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 1, 0, "NPI_INT_SUM[RML_WTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 3, 0, "NPI_INT_SUM[PO0_2SML]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "NPI_INT_SUM[PO1_2SML]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 5, 0, "NPI_INT_SUM[PO2_2SML]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 6, 0, "NPI_INT_SUM[PO3_2SML]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "NPI_INT_SUM[I0_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "NPI_INT_SUM[I1_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 9, 0, "NPI_INT_SUM[I2_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 10, 0, "NPI_INT_SUM[I3_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "NPI_INT_SUM[I0_OVERF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "NPI_INT_SUM[I1_OVERF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 13, 0, "NPI_INT_SUM[I2_OVERF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 14, 0, "NPI_INT_SUM[I3_OVERF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 15, 0, "NPI_INT_SUM[P0_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 16, 0, "NPI_INT_SUM[P1_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 17, 0, "NPI_INT_SUM[P2_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 18, 0, "NPI_INT_SUM[P3_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 19, 0, "NPI_INT_SUM[P0_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 20, 0, "NPI_INT_SUM[P1_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 21, 0, "NPI_INT_SUM[P2_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 22, 0, "NPI_INT_SUM[P3_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 23, 0, "NPI_INT_SUM[G0_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 24, 0, "NPI_INT_SUM[G1_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 25, 0, "NPI_INT_SUM[G2_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 26, 0, "NPI_INT_SUM[G3_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 27, 0, "NPI_INT_SUM[P0_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 28, 0, "NPI_INT_SUM[P1_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 29, 0, "NPI_INT_SUM[P2_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 30, 0, "NPI_INT_SUM[P3_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 31, 0, "NPI_INT_SUM[P0_PTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 32, 0, "NPI_INT_SUM[P1_PTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 33, 0, "NPI_INT_SUM[P2_PTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 34, 0, "NPI_INT_SUM[P3_PTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 35, 0, "NPI_INT_SUM[I0_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 36, 0, "NPI_INT_SUM[I1_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 37, 0, "NPI_INT_SUM[I2_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 38, 0, "NPI_INT_SUM[I3_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 39, 0, "NPI_INT_SUM[WIN_RTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 40, 0, "NPI_INT_SUM[P_DPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 41, 0, "NPI_INT_SUM[IOBDMA]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 42, 0, "NPI_INT_SUM[FCR_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 43, 0, "NPI_INT_SUM[FCR_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 44, 0, "NPI_INT_SUM[PCR_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 45, 0, "NPI_INT_SUM[PCR_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 46, 0, "NPI_INT_SUM[Q2_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 47, 0, "NPI_INT_SUM[Q2_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 48, 0, "NPI_INT_SUM[Q3_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 49, 0, "NPI_INT_SUM[Q3_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 50, 0, "NPI_INT_SUM[COM_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 51, 0, "NPI_INT_SUM[COM_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 52, 0, "NPI_INT_SUM[PNC_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 53, 0, "NPI_INT_SUM[PNC_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 54, 0, "NPI_INT_SUM[RWX_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 55, 0, "NPI_INT_SUM[RDX_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 56, 0, "NPI_INT_SUM[PCF_P_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 57, 0, "NPI_INT_SUM[PCF_P_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 58, 0, "NPI_INT_SUM[PDF_P_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 59, 0, "NPI_INT_SUM[PDF_P_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 60, 0, "NPI_INT_SUM[Q1_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 61, 0, "NPI_INT_SUM[Q1_A_F]"},
									{0}},
								(struct cvmx_error_childbit[]){
								{1, 2 /* pci_rsl */, (struct cvmx_error_muxchild[]){
									{CVMX_ADD_IO_SEG(0x00011F0000001198ull) /* CVMX_NPI_PCI_INT_SUM2 */, CVMX_ADD_IO_SEG(0x00011F00000011A0ull) /* CVMX_NPI_PCI_INT_ENB2 */, (struct cvmx_error_regbit[]){
											{1, 1, CVMX_ERROR_GROUP_PCI, 0, 0, "NPI_PCI_INT_SUM2[TR_WABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 1, 0, "NPI_PCI_INT_SUM2[MR_WABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 2, 0, "NPI_PCI_INT_SUM2[MR_WTTO]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 3, 0, "NPI_PCI_INT_SUM2[TR_ABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "NPI_PCI_INT_SUM2[MR_ABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 5, 0, "NPI_PCI_INT_SUM2[MR_TTO]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 6, 0, "NPI_PCI_INT_SUM2[MSI_PER]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "NPI_PCI_INT_SUM2[MSI_TABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "NPI_PCI_INT_SUM2[MSI_MABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 9, 0, "NPI_PCI_INT_SUM2[MSC_MSG]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 10, 0, "NPI_PCI_INT_SUM2[TSR_ABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "NPI_PCI_INT_SUM2[SERR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "NPI_PCI_INT_SUM2[APERR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 13, 0, "NPI_PCI_INT_SUM2[DPERR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 14, 0, "NPI_PCI_INT_SUM2[ILL_RWR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 15, 0, "NPI_PCI_INT_SUM2[ILL_RRD]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 31, 0, "NPI_PCI_INT_SUM2[WIN_WR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 32, 0, "NPI_PCI_INT_SUM2[ILL_WR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 33, 0, "NPI_PCI_INT_SUM2[ILL_RD]"},
											{0}},
										NULL /*cvmx_error_childbit*/
									},
									{0}}},
								{0}}
							},
							{0}}},
						{1, 1 /* gmx0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180008000518ull) + ((0) & 1) * 0x8000000ull /* CVMX_GMXX_BAD_REG(0) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "GMXX_BAD_REG(0)[OUT_COL]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "GMXX_BAD_REG(0)[NCB_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_BAD_REG(0)[OUT_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 0, "GMXX_BAD_REG(0)[LOSTSTAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 0, "GMXX_BAD_REG(0)[STATOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 0, "GMXX_BAD_REG(0)[INB_NXA]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "GMXX_RXX_INT_REG(0,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_RXX_INT_REG(0,0)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "GMXX_RXX_INT_REG(0,0)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 0, "GMXX_RXX_INT_REG(0,0)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "GMXX_RXX_INT_REG(0,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 0, "GMXX_RXX_INT_REG(0,0)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "GMXX_RXX_INT_REG(0,0)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 1, "GMXX_RXX_INT_REG(1,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 1, "GMXX_RXX_INT_REG(1,0)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 1, "GMXX_RXX_INT_REG(1,0)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 1, "GMXX_RXX_INT_REG(1,0)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 1, "GMXX_RXX_INT_REG(1,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 1, "GMXX_RXX_INT_REG(1,0)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 1, "GMXX_RXX_INT_REG(1,0)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2, "GMXX_RXX_INT_REG(2,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2, "GMXX_RXX_INT_REG(2,0)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2, "GMXX_RXX_INT_REG(2,0)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 2, "GMXX_RXX_INT_REG(2,0)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2, "GMXX_RXX_INT_REG(2,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2, "GMXX_RXX_INT_REG(2,0)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2, "GMXX_RXX_INT_REG(2,0)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 3, "GMXX_RXX_INT_REG(3,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 3, "GMXX_RXX_INT_REG(3,0)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 3, "GMXX_RXX_INT_REG(3,0)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 3, "GMXX_RXX_INT_REG(3,0)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3, "GMXX_RXX_INT_REG(3,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 3, "GMXX_RXX_INT_REG(3,0)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3, "GMXX_RXX_INT_REG(3,0)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((0) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((0) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_EN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "GMXX_TX_INT_REG(0)[PKO_NXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "GMXX_TX_INT_REG(0)[NCB_NXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_TX_INT_REG(0)[UNDFLW]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 2 /* gmx1 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180008000518ull) + ((1) & 1) * 0x8000000ull /* CVMX_GMXX_BAD_REG(1) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 16, "GMXX_BAD_REG(1)[OUT_COL]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 16, "GMXX_BAD_REG(1)[NCB_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "GMXX_BAD_REG(1)[OUT_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 16, "GMXX_BAD_REG(1)[LOSTSTAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 16, "GMXX_BAD_REG(1)[STATOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 16, "GMXX_BAD_REG(1)[INB_NXA]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 16, "GMXX_RXX_INT_REG(0,1)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "GMXX_RXX_INT_REG(0,1)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 16, "GMXX_RXX_INT_REG(0,1)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 16, "GMXX_RXX_INT_REG(0,1)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 16, "GMXX_RXX_INT_REG(0,1)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 16, "GMXX_RXX_INT_REG(0,1)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 16, "GMXX_RXX_INT_REG(0,1)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 17, "GMXX_RXX_INT_REG(1,1)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 17, "GMXX_RXX_INT_REG(1,1)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 17, "GMXX_RXX_INT_REG(1,1)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 17, "GMXX_RXX_INT_REG(1,1)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 17, "GMXX_RXX_INT_REG(1,1)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 17, "GMXX_RXX_INT_REG(1,1)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 17, "GMXX_RXX_INT_REG(1,1)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 18, "GMXX_RXX_INT_REG(2,1)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 18, "GMXX_RXX_INT_REG(2,1)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 18, "GMXX_RXX_INT_REG(2,1)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 18, "GMXX_RXX_INT_REG(2,1)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 18, "GMXX_RXX_INT_REG(2,1)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 18, "GMXX_RXX_INT_REG(2,1)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 18, "GMXX_RXX_INT_REG(2,1)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 19, "GMXX_RXX_INT_REG(3,1)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 19, "GMXX_RXX_INT_REG(3,1)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 19, "GMXX_RXX_INT_REG(3,1)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 19, "GMXX_RXX_INT_REG(3,1)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 19, "GMXX_RXX_INT_REG(3,1)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 19, "GMXX_RXX_INT_REG(3,1)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 19, "GMXX_RXX_INT_REG(3,1)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((1) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((1) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_EN(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 16, "GMXX_TX_INT_REG(1)[PKO_NXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 16, "GMXX_TX_INT_REG(1)[NCB_NXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "GMXX_TX_INT_REG(1)[UNDFLW]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 9 /* ipd */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00014F0000000168ull) /* CVMX_IPD_INT_SUM */, CVMX_ADD_IO_SEG(0x00014F0000000160ull) /* CVMX_IPD_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IPD_INT_SUM[PRC_PAR0]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IPD_INT_SUM[PRC_PAR1]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IPD_INT_SUM[PRC_PAR2]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IPD_INT_SUM[PRC_PAR3]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IPD_INT_SUM[BP_SUB]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IPD_INT_SUM[DC_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "IPD_INT_SUM[CC_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "IPD_INT_SUM[C_COLL]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "IPD_INT_SUM[D_COLL]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "IPD_INT_SUM[BC_OVR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 18 /* spx0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180090000300ull) + ((0) & 1) * 0x8000000ull /* CVMX_SPXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x0001180090000308ull) + ((0) & 1) * 0x8000000ull /* CVMX_SPXX_INT_MSK(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "SPXX_INT_REG(0)[PRTNXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "SPXX_INT_REG(0)[ABNORM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "SPXX_INT_REG(0)[SPIOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "SPXX_INT_REG(0)[CLSERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 0, "SPXX_INT_REG(0)[DRWNNG]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 0, "SPXX_INT_REG(0)[RSVERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "SPXX_INT_REG(0)[TPAOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 0, "SPXX_INT_REG(0)[DIPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "SPXX_INT_REG(0)[SYNCERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 11, 0, "SPXX_INT_REG(0)[CALERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180090000698ull) + ((0) & 1) * 0x8000000ull /* CVMX_STXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800900006A0ull) + ((0) & 1) * 0x8000000ull /* CVMX_STXX_INT_MSK(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "STXX_INT_REG(0)[CALPAR0]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "STXX_INT_REG(0)[CALPAR1]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "STXX_INT_REG(0)[OVRBST]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 0, "STXX_INT_REG(0)[DATOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "STXX_INT_REG(0)[DIPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "STXX_INT_REG(0)[NOSYNC]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 0, "STXX_INT_REG(0)[UNXFRM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 0, "STXX_INT_REG(0)[FRMERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 12 /* pow */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "POW_ECC_ERR[SBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "POW_ECC_ERR[DBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "POW_ECC_ERR[RPE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "POW_ECC_ERR[IOP]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 19 /* spx1 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180090000300ull) + ((1) & 1) * 0x8000000ull /* CVMX_SPXX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x0001180090000308ull) + ((1) & 1) * 0x8000000ull /* CVMX_SPXX_INT_MSK(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 16, "SPXX_INT_REG(1)[PRTNXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 16, "SPXX_INT_REG(1)[ABNORM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 16, "SPXX_INT_REG(1)[SPIOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 16, "SPXX_INT_REG(1)[CLSERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 16, "SPXX_INT_REG(1)[DRWNNG]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 16, "SPXX_INT_REG(1)[RSVERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 16, "SPXX_INT_REG(1)[TPAOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 16, "SPXX_INT_REG(1)[DIPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 16, "SPXX_INT_REG(1)[SYNCERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 11, 16, "SPXX_INT_REG(1)[CALERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180090000698ull) + ((1) & 1) * 0x8000000ull /* CVMX_STXX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x00011800900006A0ull) + ((1) & 1) * 0x8000000ull /* CVMX_STXX_INT_MSK(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 16, "STXX_INT_REG(1)[CALPAR0]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 16, "STXX_INT_REG(1)[CALPAR1]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "STXX_INT_REG(1)[OVRBST]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 16, "STXX_INT_REG(1)[DATOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 16, "STXX_INT_REG(1)[DIPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 16, "STXX_INT_REG(1)[NOSYNC]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 16, "STXX_INT_REG(1)[UNXFRM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 16, "STXX_INT_REG(1)[FRMERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 22 /* asx0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800B0000010ull) + ((0) & 1) * 0x8000000ull /* CVMX_ASXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800B0000018ull) + ((0) & 1) * 0x8000000ull /* CVMX_ASXX_INT_EN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "ASXX_INT_REG(0)[TXPSH]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "ASXX_INT_REG(0)[TXPOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "ASXX_INT_REG(0)[OVRFLW]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 23 /* asx1 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800B0000010ull) + ((1) & 1) * 0x8000000ull /* CVMX_ASXX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x00011800B0000018ull) + ((1) & 1) * 0x8000000ull /* CVMX_ASXX_INT_EN(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 16, "ASXX_INT_REG(1)[TXPSH]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 16, "ASXX_INT_REG(1)[TXPOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 16, "ASXX_INT_REG(1)[OVRFLW]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 10 /* pko */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180050000088ull) /* CVMX_PKO_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180050000090ull) /* CVMX_PKO_REG_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PKO_REG_ERROR[PARITY]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "PKO_REG_ERROR[DOORBELL]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 11 /* tim */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180058000088ull) /* CVMX_TIM_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180058000090ull) /* CVMX_TIM_REG_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "TIM_REG_ERROR[MASK]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 4 /* key */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180020000000ull) /* CVMX_KEY_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180020000008ull) /* CVMX_KEY_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, NULL},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, NULL},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, NULL},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, NULL},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 0 /* mio */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800000000A0ull) /* CVMX_MIO_BOOT_ERR */, CVMX_ADD_IO_SEG(0x00011800000000A8ull) /* CVMX_MIO_BOOT_INT */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "MIO_BOOT_ERR[ADR_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "MIO_BOOT_ERR[WAIT_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 20 /* pip */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800A0000008ull) /* CVMX_PIP_INT_REG */, CVMX_ADD_IO_SEG(0x00011800A0000010ull) /* CVMX_PIP_INT_EN */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PIP_INT_REG[PRTNXA]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "PIP_INT_REG[BADTAG]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "PIP_INT_REG[SKPRUNT]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "PIP_INT_REG[TODOOVR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "PIP_INT_REG[FEPERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PIP_INT_REG[BEPERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 5 /* fpa */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180028000040ull) /* CVMX_FPA_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180028000048ull) /* CVMX_FPA_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "FPA_INT_SUM[FED0_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "FPA_INT_SUM[FED0_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "FPA_INT_SUM[FED1_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "FPA_INT_SUM[FED1_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "FPA_INT_SUM[Q0_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "FPA_INT_SUM[Q0_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "FPA_INT_SUM[Q0_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "FPA_INT_SUM[Q1_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "FPA_INT_SUM[Q1_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "FPA_INT_SUM[Q1_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "FPA_INT_SUM[Q2_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "FPA_INT_SUM[Q2_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "FPA_INT_SUM[Q2_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "FPA_INT_SUM[Q3_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "FPA_INT_SUM[Q3_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "FPA_INT_SUM[Q3_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "FPA_INT_SUM[Q4_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "FPA_INT_SUM[Q4_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "FPA_INT_SUM[Q4_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "FPA_INT_SUM[Q5_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "FPA_INT_SUM[Q5_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "FPA_INT_SUM[Q5_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "FPA_INT_SUM[Q6_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 23, 0, "FPA_INT_SUM[Q6_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "FPA_INT_SUM[Q6_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "FPA_INT_SUM[Q7_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "FPA_INT_SUM[Q7_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 27, 0, "FPA_INT_SUM[Q7_PERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 17 /* lmc */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180088000000ull) /* CVMX_LMCX_MEM_CFG0(0) */, CVMX_ADD_IO_SEG(0x0001180088000000ull) /* CVMX_LMCX_MEM_CFG0(0) */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_LMC, 21, 0, "LMCX_MEM_CFG0(0)[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_LMC, 25, 0, "LMCX_MEM_CFG0(0)[DED_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 6 /* dfa */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180030000028ull) /* CVMX_DFA_ERR */, 0, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "DFA_ERR[CP2SBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "DFA_ERR[CP2DBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "DFA_ERR[DTESBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "DFA_ERR[DTEDBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "DFA_ERR[DTEPERR]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 29, 0, "DFA_ERR[CP2PERR]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 31, 0, "DFA_ERR[DBLOVF]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 30 /* iob */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800F0000058ull) /* CVMX_IOB_INT_SUM */, CVMX_ADD_IO_SEG(0x00011800F0000060ull) /* CVMX_IOB_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IOB_INT_SUM[NP_SOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IOB_INT_SUM[NP_EOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IOB_INT_SUM[P_SOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IOB_INT_SUM[P_EOP]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 7 /* zip */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180038000088ull) /* CVMX_ZIP_ERROR */, CVMX_ADD_IO_SEG(0x0001180038000090ull) /* CVMX_ZIP_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "ZIP_ERROR[DOORBELL]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{0}}
			},
			{0}}},
		{0}}
	};
static struct cvmx_error_muxchild error_tree_cn31xx =
	{0x0000000000000000ull /* CVMX_ROOT */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
		{1, 0 /* root */, (struct cvmx_error_muxchild[]){
			{CVMX_ADD_IO_SEG(0x0001070000000000ull) + ((0) & 63) * 8 /* CVMX_CIU_INTX_SUM0(0) */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 46 /* rml */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011F0000000000ull) /* CVMX_NPI_RSL_INT_BLOCKS */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
						{1, 16 /* l2c */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180080000010ull) /* CVMX_L2D_ERR */, CVMX_ADD_IO_SEG(0x0001180080000010ull) /* CVMX_L2D_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_L2C, 3, 0, "L2D_ERR[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 4, 0, "L2D_ERR[DED_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080000008ull) /* CVMX_L2T_ERR */, CVMX_ADD_IO_SEG(0x0001180080000008ull) /* CVMX_L2T_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_L2C, 3, 0, "L2T_ERR[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 4, 0, "L2T_ERR[DED_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 24, 0, "L2T_ERR[LCKERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 26, 0, "L2T_ERR[LCKERR2]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 3 /* npi */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011F0000000018ull) /* CVMX_NPI_INT_SUM */, CVMX_ADD_IO_SEG(0x00011F0000000020ull) /* CVMX_NPI_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_PCI, 0, 0, "NPI_INT_SUM[RML_RTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 1, 0, "NPI_INT_SUM[RML_WTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 3, 0, "NPI_INT_SUM[PO0_2SML]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "NPI_INT_SUM[PO1_2SML]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "NPI_INT_SUM[I0_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "NPI_INT_SUM[I1_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "NPI_INT_SUM[I0_OVERF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "NPI_INT_SUM[I1_OVERF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 15, 0, "NPI_INT_SUM[P0_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 16, 0, "NPI_INT_SUM[P1_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 19, 0, "NPI_INT_SUM[P0_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 20, 0, "NPI_INT_SUM[P1_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 23, 0, "NPI_INT_SUM[G0_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 24, 0, "NPI_INT_SUM[G1_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 27, 0, "NPI_INT_SUM[P0_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 28, 0, "NPI_INT_SUM[P1_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 31, 0, "NPI_INT_SUM[P0_PTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 32, 0, "NPI_INT_SUM[P1_PTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 35, 0, "NPI_INT_SUM[I0_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 36, 0, "NPI_INT_SUM[I1_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 39, 0, "NPI_INT_SUM[WIN_RTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 40, 0, "NPI_INT_SUM[P_DPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 41, 0, "NPI_INT_SUM[IOBDMA]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 42, 0, "NPI_INT_SUM[FCR_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 43, 0, "NPI_INT_SUM[FCR_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 44, 0, "NPI_INT_SUM[PCR_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 45, 0, "NPI_INT_SUM[PCR_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 46, 0, "NPI_INT_SUM[Q2_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 47, 0, "NPI_INT_SUM[Q2_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 48, 0, "NPI_INT_SUM[Q3_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 49, 0, "NPI_INT_SUM[Q3_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 50, 0, "NPI_INT_SUM[COM_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 51, 0, "NPI_INT_SUM[COM_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 52, 0, "NPI_INT_SUM[PNC_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 53, 0, "NPI_INT_SUM[PNC_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 54, 0, "NPI_INT_SUM[RWX_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 55, 0, "NPI_INT_SUM[RDX_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 56, 0, "NPI_INT_SUM[PCF_P_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 57, 0, "NPI_INT_SUM[PCF_P_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 58, 0, "NPI_INT_SUM[PDF_P_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 59, 0, "NPI_INT_SUM[PDF_P_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 60, 0, "NPI_INT_SUM[Q1_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 61, 0, "NPI_INT_SUM[Q1_A_F]"},
									{0}},
								(struct cvmx_error_childbit[]){
								{1, 2 /* pci_rsl */, (struct cvmx_error_muxchild[]){
									{CVMX_ADD_IO_SEG(0x00011F0000001198ull) /* CVMX_NPI_PCI_INT_SUM2 */, CVMX_ADD_IO_SEG(0x00011F00000011A0ull) /* CVMX_NPI_PCI_INT_ENB2 */, (struct cvmx_error_regbit[]){
											{1, 1, CVMX_ERROR_GROUP_PCI, 0, 0, "NPI_PCI_INT_SUM2[TR_WABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 1, 0, "NPI_PCI_INT_SUM2[MR_WABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 2, 0, "NPI_PCI_INT_SUM2[MR_WTTO]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 3, 0, "NPI_PCI_INT_SUM2[TR_ABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "NPI_PCI_INT_SUM2[MR_ABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 5, 0, "NPI_PCI_INT_SUM2[MR_TTO]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 6, 0, "NPI_PCI_INT_SUM2[MSI_PER]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "NPI_PCI_INT_SUM2[MSI_TABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "NPI_PCI_INT_SUM2[MSI_MABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 9, 0, "NPI_PCI_INT_SUM2[MSC_MSG]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 10, 0, "NPI_PCI_INT_SUM2[TSR_ABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "NPI_PCI_INT_SUM2[SERR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "NPI_PCI_INT_SUM2[APERR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 13, 0, "NPI_PCI_INT_SUM2[DPERR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 14, 0, "NPI_PCI_INT_SUM2[ILL_RWR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 15, 0, "NPI_PCI_INT_SUM2[ILL_RRD]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 31, 0, "NPI_PCI_INT_SUM2[WIN_WR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 32, 0, "NPI_PCI_INT_SUM2[ILL_WR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 33, 0, "NPI_PCI_INT_SUM2[ILL_RD]"},
											{0}},
										NULL /*cvmx_error_childbit*/
									},
									{0}}},
								{0}}
							},
							{0}}},
						{1, 1 /* gmx0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180008000518ull) /* CVMX_GMXX_BAD_REG(0) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_BAD_REG(0)[OUT_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 0, "GMXX_BAD_REG(0)[LOSTSTAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 0, "GMXX_BAD_REG(0)[STATOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 0, "GMXX_BAD_REG(0)[INB_NXA]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((0) & 0) * 0x0ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((0) & 0) * 0x0ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "GMXX_RXX_INT_REG(0,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_RXX_INT_REG(0,0)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "GMXX_RXX_INT_REG(0,0)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 0, "GMXX_RXX_INT_REG(0,0)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "GMXX_RXX_INT_REG(0,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 0, "GMXX_RXX_INT_REG(0,0)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "GMXX_RXX_INT_REG(0,0)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((0) & 0) * 0x0ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((0) & 0) * 0x0ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 1, "GMXX_RXX_INT_REG(1,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 1, "GMXX_RXX_INT_REG(1,0)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 1, "GMXX_RXX_INT_REG(1,0)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 1, "GMXX_RXX_INT_REG(1,0)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 1, "GMXX_RXX_INT_REG(1,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 1, "GMXX_RXX_INT_REG(1,0)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 1, "GMXX_RXX_INT_REG(1,0)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((0) & 0) * 0x0ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((0) & 0) * 0x0ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2, "GMXX_RXX_INT_REG(2,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2, "GMXX_RXX_INT_REG(2,0)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2, "GMXX_RXX_INT_REG(2,0)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 2, "GMXX_RXX_INT_REG(2,0)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2, "GMXX_RXX_INT_REG(2,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2, "GMXX_RXX_INT_REG(2,0)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2, "GMXX_RXX_INT_REG(2,0)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000500ull) /* CVMX_GMXX_TX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) /* CVMX_GMXX_TX_INT_EN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "GMXX_TX_INT_REG(0)[PKO_NXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_TX_INT_REG(0)[UNDFLW]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 0 /* mio */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800000000A0ull) /* CVMX_MIO_BOOT_ERR */, CVMX_ADD_IO_SEG(0x00011800000000A8ull) /* CVMX_MIO_BOOT_INT */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "MIO_BOOT_ERR[ADR_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "MIO_BOOT_ERR[WAIT_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 9 /* ipd */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00014F0000000168ull) /* CVMX_IPD_INT_SUM */, CVMX_ADD_IO_SEG(0x00014F0000000160ull) /* CVMX_IPD_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IPD_INT_SUM[PRC_PAR0]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IPD_INT_SUM[PRC_PAR1]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IPD_INT_SUM[PRC_PAR2]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IPD_INT_SUM[PRC_PAR3]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IPD_INT_SUM[BP_SUB]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 12 /* pow */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "POW_ECC_ERR[SBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "POW_ECC_ERR[DBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "POW_ECC_ERR[RPE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 22 /* asx0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800B0000010ull) /* CVMX_ASXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800B0000018ull) /* CVMX_ASXX_INT_EN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "ASXX_INT_REG(0)[OVRFLW]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "ASXX_INT_REG(0)[TXPOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "ASXX_INT_REG(0)[TXPSH]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 10 /* pko */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180050000088ull) /* CVMX_PKO_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180050000090ull) /* CVMX_PKO_REG_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PKO_REG_ERROR[PARITY]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "PKO_REG_ERROR[DOORBELL]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 11 /* tim */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180058000088ull) /* CVMX_TIM_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180058000090ull) /* CVMX_TIM_REG_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "TIM_REG_ERROR[MASK]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 7 /* zip */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180038000088ull) /* CVMX_ZIP_ERROR */, CVMX_ADD_IO_SEG(0x0001180038000090ull) /* CVMX_ZIP_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "ZIP_ERROR[DOORBELL]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 20 /* pip */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800A0000008ull) /* CVMX_PIP_INT_REG */, CVMX_ADD_IO_SEG(0x00011800A0000010ull) /* CVMX_PIP_INT_EN */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PIP_INT_REG[PRTNXA]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "PIP_INT_REG[BADTAG]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "PIP_INT_REG[SKPRUNT]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "PIP_INT_REG[TODOOVR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "PIP_INT_REG[FEPERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PIP_INT_REG[BEPERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 5 /* fpa */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180028000040ull) /* CVMX_FPA_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180028000048ull) /* CVMX_FPA_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "FPA_INT_SUM[FED0_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "FPA_INT_SUM[FED0_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "FPA_INT_SUM[FED1_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "FPA_INT_SUM[FED1_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "FPA_INT_SUM[Q0_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "FPA_INT_SUM[Q0_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "FPA_INT_SUM[Q0_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "FPA_INT_SUM[Q1_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "FPA_INT_SUM[Q1_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "FPA_INT_SUM[Q1_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "FPA_INT_SUM[Q2_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "FPA_INT_SUM[Q2_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "FPA_INT_SUM[Q2_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "FPA_INT_SUM[Q3_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "FPA_INT_SUM[Q3_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "FPA_INT_SUM[Q3_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "FPA_INT_SUM[Q4_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "FPA_INT_SUM[Q4_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "FPA_INT_SUM[Q4_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "FPA_INT_SUM[Q5_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "FPA_INT_SUM[Q5_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "FPA_INT_SUM[Q5_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "FPA_INT_SUM[Q6_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 23, 0, "FPA_INT_SUM[Q6_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "FPA_INT_SUM[Q6_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "FPA_INT_SUM[Q7_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "FPA_INT_SUM[Q7_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 27, 0, "FPA_INT_SUM[Q7_PERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 17 /* lmc */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180088000000ull) /* CVMX_LMCX_MEM_CFG0(0) */, CVMX_ADD_IO_SEG(0x0001180088000000ull) /* CVMX_LMCX_MEM_CFG0(0) */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_LMC, 21, 0, "LMCX_MEM_CFG0(0)[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_LMC, 25, 0, "LMCX_MEM_CFG0(0)[DED_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 6 /* dfa */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180030000028ull) /* CVMX_DFA_ERR */, 0, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "DFA_ERR[CP2SBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "DFA_ERR[CP2DBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "DFA_ERR[DTESBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "DFA_ERR[DTEDBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "DFA_ERR[DTEPERR]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 29, 0, "DFA_ERR[CP2PERR]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 31, 0, "DFA_ERR[DBLOVF]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 30 /* iob */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800F0000058ull) /* CVMX_IOB_INT_SUM */, CVMX_ADD_IO_SEG(0x00011800F0000060ull) /* CVMX_IOB_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IOB_INT_SUM[NP_SOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IOB_INT_SUM[NP_EOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IOB_INT_SUM[P_SOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IOB_INT_SUM[P_EOP]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 13 /* usb */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180068000000ull) /* CVMX_USBNX_INT_SUM(0) */, CVMX_ADD_IO_SEG(0x0001180068000008ull) /* CVMX_USBNX_INT_ENB(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_USB, 0, 0, "USBNX_INT_SUM(0)[PR_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 1, 0, "USBNX_INT_SUM(0)[PR_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 2, 0, "USBNX_INT_SUM(0)[NR_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 3, 0, "USBNX_INT_SUM(0)[NR_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 4, 0, "USBNX_INT_SUM(0)[LR_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 5, 0, "USBNX_INT_SUM(0)[LR_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 6, 0, "USBNX_INT_SUM(0)[PT_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 7, 0, "USBNX_INT_SUM(0)[PT_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 8, 0, "USBNX_INT_SUM(0)[NT_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 9, 0, "USBNX_INT_SUM(0)[NT_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 10, 0, "USBNX_INT_SUM(0)[LT_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 11, 0, "USBNX_INT_SUM(0)[LT_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 12, 0, "USBNX_INT_SUM(0)[DCRED_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 13, 0, "USBNX_INT_SUM(0)[DCRED_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 14, 0, "USBNX_INT_SUM(0)[L2C_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 15, 0, "USBNX_INT_SUM(0)[L2C_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 16, 0, "USBNX_INT_SUM(0)[LT_FI_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 17, 0, "USBNX_INT_SUM(0)[LT_FI_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 18, 0, "USBNX_INT_SUM(0)[RG_FI_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 19, 0, "USBNX_INT_SUM(0)[RG_FI_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 20, 0, "USBNX_INT_SUM(0)[RQ_Q2_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 21, 0, "USBNX_INT_SUM(0)[RQ_Q2_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 22, 0, "USBNX_INT_SUM(0)[RQ_Q3_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 23, 0, "USBNX_INT_SUM(0)[RQ_Q3_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 24, 0, "USBNX_INT_SUM(0)[UOD_PE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 25, 0, "USBNX_INT_SUM(0)[UOD_PF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 26, 0, "USBNX_INT_SUM(0)[N2U_PF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 27, 0, "USBNX_INT_SUM(0)[N2U_PE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 28, 0, "USBNX_INT_SUM(0)[U2N_D_PE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 29, 0, "USBNX_INT_SUM(0)[U2N_D_PF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 30, 0, "USBNX_INT_SUM(0)[U2N_C_PF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 31, 0, "USBNX_INT_SUM(0)[U2N_C_PE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 32, 0, "USBNX_INT_SUM(0)[LTL_F_PE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 33, 0, "USBNX_INT_SUM(0)[LTL_F_PF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 34, 0, "USBNX_INT_SUM(0)[ND4O_RPE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 35, 0, "USBNX_INT_SUM(0)[ND4O_RPF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 36, 0, "USBNX_INT_SUM(0)[ND4O_DPE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 37, 0, "USBNX_INT_SUM(0)[ND4O_DPF]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{0}}
			},
			{0}}},
		{0}}
	};
static struct cvmx_error_muxchild error_tree_cn58xx =
	{0x0000000000000000ull /* CVMX_ROOT */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
		{1, 0 /* root */, (struct cvmx_error_muxchild[]){
			{CVMX_ADD_IO_SEG(0x0001070000000000ull) + ((0) & 63) * 8 /* CVMX_CIU_INTX_SUM0(0) */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 46 /* rml */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011F0000000000ull) /* CVMX_NPI_RSL_INT_BLOCKS */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
						{1, 16 /* l2c */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180080000010ull) /* CVMX_L2D_ERR */, CVMX_ADD_IO_SEG(0x0001180080000010ull) /* CVMX_L2D_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_L2C, 3, 0, "L2D_ERR[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 4, 0, "L2D_ERR[DED_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080000008ull) /* CVMX_L2T_ERR */, CVMX_ADD_IO_SEG(0x0001180080000008ull) /* CVMX_L2T_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_L2C, 3, 0, "L2T_ERR[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 4, 0, "L2T_ERR[DED_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 24, 0, "L2T_ERR[LCKERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 26, 0, "L2T_ERR[LCKERR2]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 3 /* npi */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011F0000000018ull) /* CVMX_NPI_INT_SUM */, CVMX_ADD_IO_SEG(0x00011F0000000020ull) /* CVMX_NPI_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_PCI, 0, 0, "NPI_INT_SUM[RML_RTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 1, 0, "NPI_INT_SUM[RML_WTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 3, 0, "NPI_INT_SUM[PO0_2SML]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "NPI_INT_SUM[PO1_2SML]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 5, 0, "NPI_INT_SUM[PO2_2SML]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 6, 0, "NPI_INT_SUM[PO3_2SML]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "NPI_INT_SUM[I0_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "NPI_INT_SUM[I1_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 9, 0, "NPI_INT_SUM[I2_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 10, 0, "NPI_INT_SUM[I3_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "NPI_INT_SUM[I0_OVERF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "NPI_INT_SUM[I1_OVERF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 13, 0, "NPI_INT_SUM[I2_OVERF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 14, 0, "NPI_INT_SUM[I3_OVERF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 15, 0, "NPI_INT_SUM[P0_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 16, 0, "NPI_INT_SUM[P1_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 17, 0, "NPI_INT_SUM[P2_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 18, 0, "NPI_INT_SUM[P3_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 19, 0, "NPI_INT_SUM[P0_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 20, 0, "NPI_INT_SUM[P1_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 21, 0, "NPI_INT_SUM[P2_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 22, 0, "NPI_INT_SUM[P3_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 23, 0, "NPI_INT_SUM[G0_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 24, 0, "NPI_INT_SUM[G1_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 25, 0, "NPI_INT_SUM[G2_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 26, 0, "NPI_INT_SUM[G3_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 27, 0, "NPI_INT_SUM[P0_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 28, 0, "NPI_INT_SUM[P1_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 29, 0, "NPI_INT_SUM[P2_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 30, 0, "NPI_INT_SUM[P3_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 31, 0, "NPI_INT_SUM[P0_PTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 32, 0, "NPI_INT_SUM[P1_PTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 33, 0, "NPI_INT_SUM[P2_PTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 34, 0, "NPI_INT_SUM[P3_PTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 35, 0, "NPI_INT_SUM[I0_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 36, 0, "NPI_INT_SUM[I1_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 37, 0, "NPI_INT_SUM[I2_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 38, 0, "NPI_INT_SUM[I3_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 39, 0, "NPI_INT_SUM[WIN_RTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 40, 0, "NPI_INT_SUM[P_DPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 41, 0, "NPI_INT_SUM[IOBDMA]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 42, 0, "NPI_INT_SUM[FCR_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 43, 0, "NPI_INT_SUM[FCR_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 44, 0, "NPI_INT_SUM[PCR_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 45, 0, "NPI_INT_SUM[PCR_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 46, 0, "NPI_INT_SUM[Q2_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 47, 0, "NPI_INT_SUM[Q2_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 48, 0, "NPI_INT_SUM[Q3_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 49, 0, "NPI_INT_SUM[Q3_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 50, 0, "NPI_INT_SUM[COM_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 51, 0, "NPI_INT_SUM[COM_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 52, 0, "NPI_INT_SUM[PNC_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 53, 0, "NPI_INT_SUM[PNC_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 54, 0, "NPI_INT_SUM[RWX_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 55, 0, "NPI_INT_SUM[RDX_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 56, 0, "NPI_INT_SUM[PCF_P_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 57, 0, "NPI_INT_SUM[PCF_P_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 58, 0, "NPI_INT_SUM[PDF_P_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 59, 0, "NPI_INT_SUM[PDF_P_F]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 60, 0, "NPI_INT_SUM[Q1_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 61, 0, "NPI_INT_SUM[Q1_A_F]"},
									{0}},
								(struct cvmx_error_childbit[]){
								{1, 2 /* pci_rsl */, (struct cvmx_error_muxchild[]){
									{CVMX_ADD_IO_SEG(0x00011F0000001198ull) /* CVMX_NPI_PCI_INT_SUM2 */, CVMX_ADD_IO_SEG(0x00011F00000011A0ull) /* CVMX_NPI_PCI_INT_ENB2 */, (struct cvmx_error_regbit[]){
											{1, 1, CVMX_ERROR_GROUP_PCI, 0, 0, "NPI_PCI_INT_SUM2[TR_WABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 1, 0, "NPI_PCI_INT_SUM2[MR_WABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 2, 0, "NPI_PCI_INT_SUM2[MR_WTTO]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 3, 0, "NPI_PCI_INT_SUM2[TR_ABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "NPI_PCI_INT_SUM2[MR_ABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 5, 0, "NPI_PCI_INT_SUM2[MR_TTO]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 6, 0, "NPI_PCI_INT_SUM2[MSI_PER]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "NPI_PCI_INT_SUM2[MSI_TABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "NPI_PCI_INT_SUM2[MSI_MABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 9, 0, "NPI_PCI_INT_SUM2[MSC_MSG]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 10, 0, "NPI_PCI_INT_SUM2[TSR_ABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "NPI_PCI_INT_SUM2[SERR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "NPI_PCI_INT_SUM2[APERR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 13, 0, "NPI_PCI_INT_SUM2[DPERR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 14, 0, "NPI_PCI_INT_SUM2[ILL_RWR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 15, 0, "NPI_PCI_INT_SUM2[ILL_RRD]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 31, 0, "NPI_PCI_INT_SUM2[WIN_WR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 32, 0, "NPI_PCI_INT_SUM2[ILL_WR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 33, 0, "NPI_PCI_INT_SUM2[ILL_RD]"},
											{0}},
										NULL /*cvmx_error_childbit*/
									},
									{0}}},
								{0}}
							},
							{0}}},
						{1, 1 /* gmx0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180008000518ull) + ((0) & 1) * 0x8000000ull /* CVMX_GMXX_BAD_REG(0) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "GMXX_BAD_REG(0)[OUT_COL]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "GMXX_BAD_REG(0)[NCB_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_BAD_REG(0)[OUT_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 0, "GMXX_BAD_REG(0)[LOSTSTAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 0, "GMXX_BAD_REG(0)[STATOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 0, "GMXX_BAD_REG(0)[INB_NXA]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "GMXX_RXX_INT_REG(0,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_RXX_INT_REG(0,0)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "GMXX_RXX_INT_REG(0,0)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 0, "GMXX_RXX_INT_REG(0,0)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "GMXX_RXX_INT_REG(0,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 0, "GMXX_RXX_INT_REG(0,0)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "GMXX_RXX_INT_REG(0,0)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 1, "GMXX_RXX_INT_REG(1,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 1, "GMXX_RXX_INT_REG(1,0)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 1, "GMXX_RXX_INT_REG(1,0)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 1, "GMXX_RXX_INT_REG(1,0)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 1, "GMXX_RXX_INT_REG(1,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 1, "GMXX_RXX_INT_REG(1,0)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 1, "GMXX_RXX_INT_REG(1,0)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2, "GMXX_RXX_INT_REG(2,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2, "GMXX_RXX_INT_REG(2,0)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2, "GMXX_RXX_INT_REG(2,0)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 2, "GMXX_RXX_INT_REG(2,0)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2, "GMXX_RXX_INT_REG(2,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2, "GMXX_RXX_INT_REG(2,0)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2, "GMXX_RXX_INT_REG(2,0)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 3, "GMXX_RXX_INT_REG(3,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 3, "GMXX_RXX_INT_REG(3,0)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 3, "GMXX_RXX_INT_REG(3,0)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 3, "GMXX_RXX_INT_REG(3,0)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3, "GMXX_RXX_INT_REG(3,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 3, "GMXX_RXX_INT_REG(3,0)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3, "GMXX_RXX_INT_REG(3,0)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((0) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((0) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_EN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "GMXX_TX_INT_REG(0)[PKO_NXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "GMXX_TX_INT_REG(0)[NCB_NXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_TX_INT_REG(0)[UNDFLW]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 2 /* gmx1 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180008000518ull) + ((1) & 1) * 0x8000000ull /* CVMX_GMXX_BAD_REG(1) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 16, "GMXX_BAD_REG(1)[OUT_COL]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 16, "GMXX_BAD_REG(1)[NCB_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "GMXX_BAD_REG(1)[OUT_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 16, "GMXX_BAD_REG(1)[LOSTSTAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 16, "GMXX_BAD_REG(1)[STATOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 16, "GMXX_BAD_REG(1)[INB_NXA]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 16, "GMXX_RXX_INT_REG(0,1)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "GMXX_RXX_INT_REG(0,1)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 16, "GMXX_RXX_INT_REG(0,1)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 16, "GMXX_RXX_INT_REG(0,1)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 16, "GMXX_RXX_INT_REG(0,1)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 16, "GMXX_RXX_INT_REG(0,1)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 16, "GMXX_RXX_INT_REG(0,1)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 17, "GMXX_RXX_INT_REG(1,1)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 17, "GMXX_RXX_INT_REG(1,1)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 17, "GMXX_RXX_INT_REG(1,1)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 17, "GMXX_RXX_INT_REG(1,1)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 17, "GMXX_RXX_INT_REG(1,1)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 17, "GMXX_RXX_INT_REG(1,1)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 17, "GMXX_RXX_INT_REG(1,1)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 18, "GMXX_RXX_INT_REG(2,1)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 18, "GMXX_RXX_INT_REG(2,1)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 18, "GMXX_RXX_INT_REG(2,1)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 18, "GMXX_RXX_INT_REG(2,1)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 18, "GMXX_RXX_INT_REG(2,1)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 18, "GMXX_RXX_INT_REG(2,1)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 18, "GMXX_RXX_INT_REG(2,1)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 19, "GMXX_RXX_INT_REG(3,1)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 19, "GMXX_RXX_INT_REG(3,1)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 19, "GMXX_RXX_INT_REG(3,1)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 19, "GMXX_RXX_INT_REG(3,1)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 19, "GMXX_RXX_INT_REG(3,1)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 19, "GMXX_RXX_INT_REG(3,1)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 19, "GMXX_RXX_INT_REG(3,1)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((1) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((1) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_EN(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 16, "GMXX_TX_INT_REG(1)[PKO_NXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 16, "GMXX_TX_INT_REG(1)[NCB_NXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "GMXX_TX_INT_REG(1)[UNDFLW]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 9 /* ipd */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00014F0000000168ull) /* CVMX_IPD_INT_SUM */, CVMX_ADD_IO_SEG(0x00014F0000000160ull) /* CVMX_IPD_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IPD_INT_SUM[PRC_PAR0]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IPD_INT_SUM[PRC_PAR1]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IPD_INT_SUM[PRC_PAR2]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IPD_INT_SUM[PRC_PAR3]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IPD_INT_SUM[BP_SUB]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IPD_INT_SUM[DC_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "IPD_INT_SUM[CC_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "IPD_INT_SUM[C_COLL]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "IPD_INT_SUM[D_COLL]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "IPD_INT_SUM[BC_OVR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 18 /* spx0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180090000300ull) + ((0) & 1) * 0x8000000ull /* CVMX_SPXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x0001180090000308ull) + ((0) & 1) * 0x8000000ull /* CVMX_SPXX_INT_MSK(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "SPXX_INT_REG(0)[PRTNXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "SPXX_INT_REG(0)[ABNORM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "SPXX_INT_REG(0)[SPIOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "SPXX_INT_REG(0)[CLSERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 0, "SPXX_INT_REG(0)[DRWNNG]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 0, "SPXX_INT_REG(0)[RSVERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "SPXX_INT_REG(0)[TPAOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 0, "SPXX_INT_REG(0)[DIPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "SPXX_INT_REG(0)[SYNCERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 11, 0, "SPXX_INT_REG(0)[CALERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180090000698ull) + ((0) & 1) * 0x8000000ull /* CVMX_STXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800900006A0ull) + ((0) & 1) * 0x8000000ull /* CVMX_STXX_INT_MSK(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "STXX_INT_REG(0)[CALPAR0]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "STXX_INT_REG(0)[CALPAR1]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "STXX_INT_REG(0)[OVRBST]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 0, "STXX_INT_REG(0)[DATOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "STXX_INT_REG(0)[DIPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "STXX_INT_REG(0)[NOSYNC]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 0, "STXX_INT_REG(0)[UNXFRM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 0, "STXX_INT_REG(0)[FRMERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 12 /* pow */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "POW_ECC_ERR[SBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "POW_ECC_ERR[DBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "POW_ECC_ERR[RPE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "POW_ECC_ERR[IOP]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 19 /* spx1 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180090000300ull) + ((1) & 1) * 0x8000000ull /* CVMX_SPXX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x0001180090000308ull) + ((1) & 1) * 0x8000000ull /* CVMX_SPXX_INT_MSK(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 16, "SPXX_INT_REG(1)[PRTNXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 16, "SPXX_INT_REG(1)[ABNORM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 16, "SPXX_INT_REG(1)[SPIOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 16, "SPXX_INT_REG(1)[CLSERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 16, "SPXX_INT_REG(1)[DRWNNG]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 16, "SPXX_INT_REG(1)[RSVERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 16, "SPXX_INT_REG(1)[TPAOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 16, "SPXX_INT_REG(1)[DIPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 16, "SPXX_INT_REG(1)[SYNCERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 11, 16, "SPXX_INT_REG(1)[CALERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180090000698ull) + ((1) & 1) * 0x8000000ull /* CVMX_STXX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x00011800900006A0ull) + ((1) & 1) * 0x8000000ull /* CVMX_STXX_INT_MSK(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 16, "STXX_INT_REG(1)[CALPAR0]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 16, "STXX_INT_REG(1)[CALPAR1]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "STXX_INT_REG(1)[OVRBST]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 16, "STXX_INT_REG(1)[DATOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 16, "STXX_INT_REG(1)[DIPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 16, "STXX_INT_REG(1)[NOSYNC]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 16, "STXX_INT_REG(1)[UNXFRM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 16, "STXX_INT_REG(1)[FRMERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 22 /* asx0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800B0000010ull) + ((0) & 1) * 0x8000000ull /* CVMX_ASXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800B0000018ull) + ((0) & 1) * 0x8000000ull /* CVMX_ASXX_INT_EN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "ASXX_INT_REG(0)[TXPSH]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "ASXX_INT_REG(0)[TXPOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "ASXX_INT_REG(0)[OVRFLW]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 23 /* asx1 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800B0000010ull) + ((1) & 1) * 0x8000000ull /* CVMX_ASXX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x00011800B0000018ull) + ((1) & 1) * 0x8000000ull /* CVMX_ASXX_INT_EN(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 16, "ASXX_INT_REG(1)[TXPSH]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 16, "ASXX_INT_REG(1)[TXPOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 16, "ASXX_INT_REG(1)[OVRFLW]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 10 /* pko */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180050000088ull) /* CVMX_PKO_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180050000090ull) /* CVMX_PKO_REG_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PKO_REG_ERROR[PARITY]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "PKO_REG_ERROR[DOORBELL]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "PKO_REG_ERROR[CURRZERO]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 11 /* tim */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180058000088ull) /* CVMX_TIM_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180058000090ull) /* CVMX_TIM_REG_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "TIM_REG_ERROR[MASK]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 4 /* key */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180020000000ull) /* CVMX_KEY_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180020000008ull) /* CVMX_KEY_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, NULL},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, NULL},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, NULL},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, NULL},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 0 /* mio */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800000000A0ull) /* CVMX_MIO_BOOT_ERR */, CVMX_ADD_IO_SEG(0x00011800000000A8ull) /* CVMX_MIO_BOOT_INT */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "MIO_BOOT_ERR[ADR_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "MIO_BOOT_ERR[WAIT_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 20 /* pip */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800A0000008ull) /* CVMX_PIP_INT_REG */, CVMX_ADD_IO_SEG(0x00011800A0000010ull) /* CVMX_PIP_INT_EN */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PIP_INT_REG[PRTNXA]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "PIP_INT_REG[BADTAG]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "PIP_INT_REG[SKPRUNT]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "PIP_INT_REG[TODOOVR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "PIP_INT_REG[FEPERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PIP_INT_REG[BEPERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "PIP_INT_REG[PUNYERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 5 /* fpa */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180028000040ull) /* CVMX_FPA_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180028000048ull) /* CVMX_FPA_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "FPA_INT_SUM[FED0_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "FPA_INT_SUM[FED0_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "FPA_INT_SUM[FED1_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "FPA_INT_SUM[FED1_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "FPA_INT_SUM[Q0_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "FPA_INT_SUM[Q0_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "FPA_INT_SUM[Q0_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "FPA_INT_SUM[Q1_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "FPA_INT_SUM[Q1_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "FPA_INT_SUM[Q1_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "FPA_INT_SUM[Q2_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "FPA_INT_SUM[Q2_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "FPA_INT_SUM[Q2_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "FPA_INT_SUM[Q3_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "FPA_INT_SUM[Q3_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "FPA_INT_SUM[Q3_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "FPA_INT_SUM[Q4_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "FPA_INT_SUM[Q4_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "FPA_INT_SUM[Q4_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "FPA_INT_SUM[Q5_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "FPA_INT_SUM[Q5_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "FPA_INT_SUM[Q5_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "FPA_INT_SUM[Q6_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 23, 0, "FPA_INT_SUM[Q6_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "FPA_INT_SUM[Q6_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "FPA_INT_SUM[Q7_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "FPA_INT_SUM[Q7_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 27, 0, "FPA_INT_SUM[Q7_PERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 17 /* lmc */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180088000000ull) + ((0) & 0) * 0x60000000ull /* CVMX_LMCX_MEM_CFG0(0) */, CVMX_ADD_IO_SEG(0x0001180088000000ull) + ((0) & 0) * 0x60000000ull /* CVMX_LMCX_MEM_CFG0(0) */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_LMC, 21, 0, "LMCX_MEM_CFG0(0)[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_LMC, 25, 0, "LMCX_MEM_CFG0(0)[DED_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 6 /* dfa */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180030000028ull) /* CVMX_DFA_ERR */, 0, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "DFA_ERR[CP2SBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "DFA_ERR[CP2DBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "DFA_ERR[DTESBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "DFA_ERR[DTEDBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "DFA_ERR[DTEPERR]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 29, 0, "DFA_ERR[CP2PERR]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 31, 0, "DFA_ERR[DBLOVF]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 30 /* iob */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800F0000058ull) /* CVMX_IOB_INT_SUM */, CVMX_ADD_IO_SEG(0x00011800F0000060ull) /* CVMX_IOB_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IOB_INT_SUM[NP_SOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IOB_INT_SUM[NP_EOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IOB_INT_SUM[P_SOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IOB_INT_SUM[P_EOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IOB_INT_SUM[NP_DAT]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IOB_INT_SUM[P_DAT]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 7 /* zip */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180038000088ull) /* CVMX_ZIP_ERROR */, CVMX_ADD_IO_SEG(0x0001180038000090ull) /* CVMX_ZIP_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "ZIP_ERROR[DOORBELL]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{0}}
			},
			{0}}},
		{0}}
	};
static struct cvmx_error_muxchild error_tree_cn56xxp1 =
	{0x0000000000000000ull /* CVMX_ROOT */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
		{1, 0 /* root */, (struct cvmx_error_muxchild[]){
			{CVMX_ADD_IO_SEG(0x0001070000000000ull) + ((0) & 63) * 8 /* CVMX_CIU_INTX_SUM0(0) */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 46 /* rml */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011F0000008520ull) /* CVMX_PEXP_NPEI_RSL_INT_BLOCKS */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
						{1, 16 /* l2c */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800800000F8ull) /* CVMX_L2C_INT_STAT */, CVMX_ADD_IO_SEG(0x0001180080000100ull) /* CVMX_L2C_INT_EN */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 3, 0, "L2C_INT_STAT[L2TSEC]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 5, 0, "L2C_INT_STAT[L2DSEC]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 0, 0, "L2C_INT_STAT[OOB1]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 1, 0, "L2C_INT_STAT[OOB2]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 2, 0, "L2C_INT_STAT[OOB3]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 4, 0, "L2C_INT_STAT[L2TDED]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 6, 0, "L2C_INT_STAT[L2DDED]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 7, 0, "L2C_INT_STAT[LCK]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 8, 0, "L2C_INT_STAT[LCK2]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080000010ull) /* CVMX_L2D_ERR */, CVMX_ADD_IO_SEG(0x0001180080000010ull) /* CVMX_L2D_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_L2C, 3, 0, "L2D_ERR[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 4, 0, "L2D_ERR[DED_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080000008ull) /* CVMX_L2T_ERR */, CVMX_ADD_IO_SEG(0x0001180080000008ull) /* CVMX_L2T_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_L2C, 3, 0, "L2T_ERR[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 4, 0, "L2T_ERR[DED_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 24, 0, "L2T_ERR[LCKERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 26, 0, "L2T_ERR[LCKERR2]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 28 /* agl */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800E0000518ull) /* CVMX_AGL_GMX_BAD_REG */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 32, 0, "AGL_GMX_BAD_REG[OVRFLW]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 33, 0, "AGL_GMX_BAD_REG[TXPOP]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 34, 0, "AGL_GMX_BAD_REG[TXPSH]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 2, 0, "AGL_GMX_BAD_REG[OUT_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 22, 0, "AGL_GMX_BAD_REG[LOSTSTAT]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800E0000000ull) + ((0) & 0) * 2048 /* CVMX_AGL_GMX_RXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800E0000008ull) + ((0) & 0) * 2048 /* CVMX_AGL_GMX_RXX_INT_EN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 8, 0, "AGL_GMX_RXX_INT_REG(0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 10, 0, "AGL_GMX_RXX_INT_REG(0)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800E0000500ull) /* CVMX_AGL_GMX_TX_INT_REG */, CVMX_ADD_IO_SEG(0x00011800E0000508ull) /* CVMX_AGL_GMX_TX_INT_EN */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 0, 0, "AGL_GMX_TX_INT_REG[PKO_NXA]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 2, 0, "AGL_GMX_TX_INT_REG[UNDFLW]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 1 /* gmx0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180008000518ull) + ((0) & 1) * 0x8000000ull /* CVMX_GMXX_BAD_REG(0) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_BAD_REG(0)[OUT_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 0, "GMXX_BAD_REG(0)[LOSTSTAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 0, "GMXX_BAD_REG(0)[STATOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 0, "GMXX_BAD_REG(0)[INB_NXA]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "GMXX_RXX_INT_REG(0,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "GMXX_RXX_INT_REG(0,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "GMXX_RXX_INT_REG(0,0)[OVRERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 0, "GMXX_RXX_INT_REG(0,0)[LOC_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 0, "GMXX_RXX_INT_REG(0,0)[REM_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 0, "GMXX_RXX_INT_REG(0,0)[BAD_SEQ]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 0, "GMXX_RXX_INT_REG(0,0)[BAD_TERM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 0, "GMXX_RXX_INT_REG(0,0)[UNSOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 0, "GMXX_RXX_INT_REG(0,0)[UNEOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 0, "GMXX_RXX_INT_REG(0,0)[UNDAT]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 1, "GMXX_RXX_INT_REG(1,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 1, "GMXX_RXX_INT_REG(1,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 1, "GMXX_RXX_INT_REG(1,0)[OVRERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 1, "GMXX_RXX_INT_REG(1,0)[LOC_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 1, "GMXX_RXX_INT_REG(1,0)[REM_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 1, "GMXX_RXX_INT_REG(1,0)[BAD_SEQ]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 1, "GMXX_RXX_INT_REG(1,0)[BAD_TERM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 1, "GMXX_RXX_INT_REG(1,0)[UNSOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 1, "GMXX_RXX_INT_REG(1,0)[UNEOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 1, "GMXX_RXX_INT_REG(1,0)[UNDAT]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2, "GMXX_RXX_INT_REG(2,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2, "GMXX_RXX_INT_REG(2,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2, "GMXX_RXX_INT_REG(2,0)[OVRERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2, "GMXX_RXX_INT_REG(2,0)[LOC_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2, "GMXX_RXX_INT_REG(2,0)[REM_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2, "GMXX_RXX_INT_REG(2,0)[BAD_SEQ]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2, "GMXX_RXX_INT_REG(2,0)[BAD_TERM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2, "GMXX_RXX_INT_REG(2,0)[UNSOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2, "GMXX_RXX_INT_REG(2,0)[UNEOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2, "GMXX_RXX_INT_REG(2,0)[UNDAT]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 3, "GMXX_RXX_INT_REG(3,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3, "GMXX_RXX_INT_REG(3,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3, "GMXX_RXX_INT_REG(3,0)[OVRERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 3, "GMXX_RXX_INT_REG(3,0)[LOC_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 3, "GMXX_RXX_INT_REG(3,0)[REM_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 3, "GMXX_RXX_INT_REG(3,0)[BAD_SEQ]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 3, "GMXX_RXX_INT_REG(3,0)[BAD_TERM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 3, "GMXX_RXX_INT_REG(3,0)[UNSOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 3, "GMXX_RXX_INT_REG(3,0)[UNEOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 3, "GMXX_RXX_INT_REG(3,0)[UNDAT]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((0) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((0) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_EN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "GMXX_TX_INT_REG(0)[PKO_NXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_TX_INT_REG(0)[UNDFLW]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 2 /* gmx1 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180008000518ull) + ((1) & 1) * 0x8000000ull /* CVMX_GMXX_BAD_REG(1) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "GMXX_BAD_REG(1)[OUT_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 16, "GMXX_BAD_REG(1)[LOSTSTAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 16, "GMXX_BAD_REG(1)[STATOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 16, "GMXX_BAD_REG(1)[INB_NXA]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 16, "GMXX_RXX_INT_REG(0,1)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 16, "GMXX_RXX_INT_REG(0,1)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 16, "GMXX_RXX_INT_REG(0,1)[OVRERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 16, "GMXX_RXX_INT_REG(0,1)[LOC_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 16, "GMXX_RXX_INT_REG(0,1)[REM_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 16, "GMXX_RXX_INT_REG(0,1)[BAD_SEQ]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 16, "GMXX_RXX_INT_REG(0,1)[BAD_TERM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 16, "GMXX_RXX_INT_REG(0,1)[UNSOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 16, "GMXX_RXX_INT_REG(0,1)[UNEOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 16, "GMXX_RXX_INT_REG(0,1)[UNDAT]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 17, "GMXX_RXX_INT_REG(1,1)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 17, "GMXX_RXX_INT_REG(1,1)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 17, "GMXX_RXX_INT_REG(1,1)[OVRERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 17, "GMXX_RXX_INT_REG(1,1)[LOC_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 17, "GMXX_RXX_INT_REG(1,1)[REM_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 17, "GMXX_RXX_INT_REG(1,1)[BAD_SEQ]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 17, "GMXX_RXX_INT_REG(1,1)[BAD_TERM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 17, "GMXX_RXX_INT_REG(1,1)[UNSOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 17, "GMXX_RXX_INT_REG(1,1)[UNEOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 17, "GMXX_RXX_INT_REG(1,1)[UNDAT]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 18, "GMXX_RXX_INT_REG(2,1)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 18, "GMXX_RXX_INT_REG(2,1)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 18, "GMXX_RXX_INT_REG(2,1)[OVRERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 18, "GMXX_RXX_INT_REG(2,1)[LOC_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 18, "GMXX_RXX_INT_REG(2,1)[REM_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 18, "GMXX_RXX_INT_REG(2,1)[BAD_SEQ]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 18, "GMXX_RXX_INT_REG(2,1)[BAD_TERM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 18, "GMXX_RXX_INT_REG(2,1)[UNSOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 18, "GMXX_RXX_INT_REG(2,1)[UNEOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 18, "GMXX_RXX_INT_REG(2,1)[UNDAT]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 19, "GMXX_RXX_INT_REG(3,1)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 19, "GMXX_RXX_INT_REG(3,1)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 19, "GMXX_RXX_INT_REG(3,1)[OVRERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 19, "GMXX_RXX_INT_REG(3,1)[LOC_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 19, "GMXX_RXX_INT_REG(3,1)[REM_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 19, "GMXX_RXX_INT_REG(3,1)[BAD_SEQ]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 19, "GMXX_RXX_INT_REG(3,1)[BAD_TERM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 19, "GMXX_RXX_INT_REG(3,1)[UNSOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 19, "GMXX_RXX_INT_REG(3,1)[UNEOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 19, "GMXX_RXX_INT_REG(3,1)[UNDAT]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((1) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((1) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_EN(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 16, "GMXX_TX_INT_REG(1)[PKO_NXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "GMXX_TX_INT_REG(1)[UNDFLW]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 9 /* ipd */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00014F0000000168ull) /* CVMX_IPD_INT_SUM */, CVMX_ADD_IO_SEG(0x00014F0000000160ull) /* CVMX_IPD_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IPD_INT_SUM[PRC_PAR0]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IPD_INT_SUM[PRC_PAR1]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IPD_INT_SUM[PRC_PAR2]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IPD_INT_SUM[PRC_PAR3]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IPD_INT_SUM[BP_SUB]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IPD_INT_SUM[DC_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "IPD_INT_SUM[CC_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "IPD_INT_SUM[C_COLL]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "IPD_INT_SUM[D_COLL]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "IPD_INT_SUM[BC_OVR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 11 /* tim */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180058000088ull) /* CVMX_TIM_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180058000090ull) /* CVMX_TIM_REG_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "TIM_REG_ERROR[MASK]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 10 /* pko */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180050000088ull) /* CVMX_PKO_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180050000090ull) /* CVMX_PKO_REG_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PKO_REG_ERROR[PARITY]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "PKO_REG_ERROR[DOORBELL]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "PKO_REG_ERROR[CURRZERO]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 12 /* pow */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "POW_ECC_ERR[SBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "POW_ECC_ERR[DBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "POW_ECC_ERR[RPE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "POW_ECC_ERR[IOP]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 3 /* npei */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011F0000008530ull) /* CVMX_PEXP_NPEI_INT_SUM */, CVMX_ADD_IO_SEG(0x00011F000000BCD0ull) /* CVMX_PEXP_NPEI_INT_ENB2 */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_PCI, 59, 0, "PEXP_NPEI_INT_SUM[C0_LDWN]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 21, 0, "PEXP_NPEI_INT_SUM[C0_SE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 38, 0, "PEXP_NPEI_INT_SUM[C0_UN_B0]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 39, 0, "PEXP_NPEI_INT_SUM[C0_UN_B1]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 40, 0, "PEXP_NPEI_INT_SUM[C0_UN_B2]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 42, 0, "PEXP_NPEI_INT_SUM[C0_UN_BX]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 53, 0, "PEXP_NPEI_INT_SUM[C0_UN_WF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 41, 0, "PEXP_NPEI_INT_SUM[C0_UN_WI]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 33, 0, "PEXP_NPEI_INT_SUM[C0_UP_B0]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 34, 0, "PEXP_NPEI_INT_SUM[C0_UP_B1]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 35, 0, "PEXP_NPEI_INT_SUM[C0_UP_B2]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 37, 0, "PEXP_NPEI_INT_SUM[C0_UP_BX]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 55, 0, "PEXP_NPEI_INT_SUM[C0_UP_WF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 36, 0, "PEXP_NPEI_INT_SUM[C0_UP_WI]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 23, 0, "PEXP_NPEI_INT_SUM[C0_WAKE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 60, 1, "PEXP_NPEI_INT_SUM[C1_LDWN]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 28, 1, "PEXP_NPEI_INT_SUM[C1_SE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 48, 1, "PEXP_NPEI_INT_SUM[C1_UN_B0]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 49, 1, "PEXP_NPEI_INT_SUM[C1_UN_B1]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 50, 1, "PEXP_NPEI_INT_SUM[C1_UN_B2]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 52, 1, "PEXP_NPEI_INT_SUM[C1_UN_BX]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 54, 1, "PEXP_NPEI_INT_SUM[C1_UN_WF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 51, 1, "PEXP_NPEI_INT_SUM[C1_UN_WI]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 43, 1, "PEXP_NPEI_INT_SUM[C1_UP_B0]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 44, 1, "PEXP_NPEI_INT_SUM[C1_UP_B1]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 45, 1, "PEXP_NPEI_INT_SUM[C1_UP_B2]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 47, 1, "PEXP_NPEI_INT_SUM[C1_UP_BX]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 56, 1, "PEXP_NPEI_INT_SUM[C1_UP_WF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 46, 1, "PEXP_NPEI_INT_SUM[C1_UP_WI]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 30, 1, "PEXP_NPEI_INT_SUM[C1_WAKE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "PEXP_NPEI_INT_SUM[BAR0_TO]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "PEXP_NPEI_INT_SUM[DMA0DBO]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "PEXP_NPEI_INT_SUM[DMA1DBO]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "PEXP_NPEI_INT_SUM[DMA2DBO]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "PEXP_NPEI_INT_SUM[DMA3DBO]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PEXP_NPEI_INT_SUM[IOB2BIG]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PEXP_NPEI_INT_SUM[RML_RTO]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "PEXP_NPEI_INT_SUM[RML_WTO]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PEXP_NPEI_INT_SUM[DMA4DBO]"},
									{0}},
								(struct cvmx_error_childbit[]){
								{1, 57 /* c0_exc */, (struct cvmx_error_muxchild[]){
									{CVMX_ADD_IO_SEG(0x00011800C8000008ull) + ((0) & 1) * 0x8000000ull /* CVMX_PESCX_DBG_INFO(0) */, CVMX_ADD_IO_SEG(0x00011800C80000A0ull) + ((0) & 1) * 0x8000000ull /* CVMX_PESCX_DBG_INFO_EN(0) */, (struct cvmx_error_regbit[]){
											{1, 1, CVMX_ERROR_GROUP_PCI, 0, 0, "PESCX_DBG_INFO(0)[SPOISON]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 2, 0, "PESCX_DBG_INFO(0)[RTLPLLE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 3, 0, "PESCX_DBG_INFO(0)[RECRCE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "PESCX_DBG_INFO(0)[RPOISON]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 5, 0, "PESCX_DBG_INFO(0)[RCEMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 6, 0, "PESCX_DBG_INFO(0)[RNFEMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "PESCX_DBG_INFO(0)[RFEMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "PESCX_DBG_INFO(0)[RPMERC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 9, 0, "PESCX_DBG_INFO(0)[RPTAMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 10, 0, "PESCX_DBG_INFO(0)[RUMEP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "PESCX_DBG_INFO(0)[RVDM]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "PESCX_DBG_INFO(0)[ACTO]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 13, 0, "PESCX_DBG_INFO(0)[RTE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 14, 0, "PESCX_DBG_INFO(0)[MRE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 15, 0, "PESCX_DBG_INFO(0)[RDWDLE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 16, 0, "PESCX_DBG_INFO(0)[RTWDLE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 17, 0, "PESCX_DBG_INFO(0)[DPEOOSD]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 18, 0, "PESCX_DBG_INFO(0)[FCPVWT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 19, 0, "PESCX_DBG_INFO(0)[RPE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 20, 0, "PESCX_DBG_INFO(0)[FCUV]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 21, 0, "PESCX_DBG_INFO(0)[RQO]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 22, 0, "PESCX_DBG_INFO(0)[RAUC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 23, 0, "PESCX_DBG_INFO(0)[RACUR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 24, 0, "PESCX_DBG_INFO(0)[RACCA]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 25, 0, "PESCX_DBG_INFO(0)[CAAR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 26, 0, "PESCX_DBG_INFO(0)[RARWDNS]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 27, 0, "PESCX_DBG_INFO(0)[RAMTLP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 28, 0, "PESCX_DBG_INFO(0)[RACPP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 29, 0, "PESCX_DBG_INFO(0)[RAWWPP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 30, 0, "PESCX_DBG_INFO(0)[ECRC_E]"},
											{0}},
										NULL /*cvmx_error_childbit*/
									},
									{0}}},
								{1, 58 /* c1_exc */, (struct cvmx_error_muxchild[]){
									{CVMX_ADD_IO_SEG(0x00011800C8000008ull) + ((1) & 1) * 0x8000000ull /* CVMX_PESCX_DBG_INFO(1) */, CVMX_ADD_IO_SEG(0x00011800C80000A0ull) + ((1) & 1) * 0x8000000ull /* CVMX_PESCX_DBG_INFO_EN(1) */, (struct cvmx_error_regbit[]){
											{1, 1, CVMX_ERROR_GROUP_PCI, 0, 1, "PESCX_DBG_INFO(1)[SPOISON]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 2, 1, "PESCX_DBG_INFO(1)[RTLPLLE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 3, 1, "PESCX_DBG_INFO(1)[RECRCE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 4, 1, "PESCX_DBG_INFO(1)[RPOISON]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 5, 1, "PESCX_DBG_INFO(1)[RCEMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 6, 1, "PESCX_DBG_INFO(1)[RNFEMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 7, 1, "PESCX_DBG_INFO(1)[RFEMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 8, 1, "PESCX_DBG_INFO(1)[RPMERC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 9, 1, "PESCX_DBG_INFO(1)[RPTAMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 10, 1, "PESCX_DBG_INFO(1)[RUMEP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 11, 1, "PESCX_DBG_INFO(1)[RVDM]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 12, 1, "PESCX_DBG_INFO(1)[ACTO]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 13, 1, "PESCX_DBG_INFO(1)[RTE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 14, 1, "PESCX_DBG_INFO(1)[MRE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 15, 1, "PESCX_DBG_INFO(1)[RDWDLE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 16, 1, "PESCX_DBG_INFO(1)[RTWDLE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 17, 1, "PESCX_DBG_INFO(1)[DPEOOSD]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 18, 1, "PESCX_DBG_INFO(1)[FCPVWT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 19, 1, "PESCX_DBG_INFO(1)[RPE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 20, 1, "PESCX_DBG_INFO(1)[FCUV]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 21, 1, "PESCX_DBG_INFO(1)[RQO]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 22, 1, "PESCX_DBG_INFO(1)[RAUC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 23, 1, "PESCX_DBG_INFO(1)[RACUR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 24, 1, "PESCX_DBG_INFO(1)[RACCA]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 25, 1, "PESCX_DBG_INFO(1)[CAAR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 26, 1, "PESCX_DBG_INFO(1)[RARWDNS]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 27, 1, "PESCX_DBG_INFO(1)[RAMTLP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 28, 1, "PESCX_DBG_INFO(1)[RACPP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 29, 1, "PESCX_DBG_INFO(1)[RAWWPP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 30, 1, "PESCX_DBG_INFO(1)[ECRC_E]"},
											{0}},
										NULL /*cvmx_error_childbit*/
									},
									{0}}},
								{0}}
							},
							{0}}},
						{1, 14 /* rad */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180070000088ull) /* CVMX_RAD_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180070000090ull) /* CVMX_RAD_REG_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "RAD_REG_ERROR[DOORBELL]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 29 /* lmc1 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180088000000ull) + ((1) & 1) * 0x60000000ull /* CVMX_LMCX_MEM_CFG0(1) */, CVMX_ADD_IO_SEG(0x0001180088000000ull) + ((1) & 1) * 0x60000000ull /* CVMX_LMCX_MEM_CFG0(1) */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_LMC, 21, 1, "LMCX_MEM_CFG0(1)[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_LMC, 25, 1, "LMCX_MEM_CFG0(1)[DED_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 23 /* asxpcs1 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((0) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(0,1) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((0) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(0,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "PCSX_INTX_REG(0,1)[AN_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 16, "PCSX_INTX_REG(0,1)[TXFIFU]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 16, "PCSX_INTX_REG(0,1)[TXFIFO]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 16, "PCSX_INTX_REG(0,1)[TXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 16, "PCSX_INTX_REG(0,1)[RXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 16, "PCSX_INTX_REG(0,1)[RXLOCK]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 16, "PCSX_INTX_REG(0,1)[AN_BAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 16, "PCSX_INTX_REG(0,1)[SYNC_BAD]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((1) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(1,1) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((1) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(1,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 17, "PCSX_INTX_REG(1,1)[AN_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 17, "PCSX_INTX_REG(1,1)[TXFIFU]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 17, "PCSX_INTX_REG(1,1)[TXFIFO]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 17, "PCSX_INTX_REG(1,1)[TXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 17, "PCSX_INTX_REG(1,1)[RXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 17, "PCSX_INTX_REG(1,1)[RXLOCK]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 17, "PCSX_INTX_REG(1,1)[AN_BAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 17, "PCSX_INTX_REG(1,1)[SYNC_BAD]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((2) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(2,1) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((2) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(2,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 18, "PCSX_INTX_REG(2,1)[AN_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 18, "PCSX_INTX_REG(2,1)[TXFIFU]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 18, "PCSX_INTX_REG(2,1)[TXFIFO]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 18, "PCSX_INTX_REG(2,1)[TXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 18, "PCSX_INTX_REG(2,1)[RXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 18, "PCSX_INTX_REG(2,1)[RXLOCK]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 18, "PCSX_INTX_REG(2,1)[AN_BAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 18, "PCSX_INTX_REG(2,1)[SYNC_BAD]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((3) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(3,1) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((3) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(3,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 19, "PCSX_INTX_REG(3,1)[AN_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 19, "PCSX_INTX_REG(3,1)[TXFIFU]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 19, "PCSX_INTX_REG(3,1)[TXFIFO]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 19, "PCSX_INTX_REG(3,1)[TXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 19, "PCSX_INTX_REG(3,1)[RXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 19, "PCSX_INTX_REG(3,1)[RXLOCK]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 19, "PCSX_INTX_REG(3,1)[AN_BAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 19, "PCSX_INTX_REG(3,1)[SYNC_BAD]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800B0000858ull) + ((1) & 1) * 0x8000000ull /* CVMX_PCSXX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x00011800B0000860ull) + ((1) & 1) * 0x8000000ull /* CVMX_PCSXX_INT_EN_REG(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 16, "PCSXX_INT_REG(1)[TXFLT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 16, "PCSXX_INT_REG(1)[RXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "PCSXX_INT_REG(1)[RXSYNBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 16, "PCSXX_INT_REG(1)[BITLCKLS]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 16, "PCSXX_INT_REG(1)[SYNLOS]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 16, "PCSXX_INT_REG(1)[ALGNLOS]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 22 /* asxpcs0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((0) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(0,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((0) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(0,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "PCSX_INTX_REG(0,0)[AN_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 0, "PCSX_INTX_REG(0,0)[TXFIFU]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "PCSX_INTX_REG(0,0)[TXFIFO]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "PCSX_INTX_REG(0,0)[TXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 0, "PCSX_INTX_REG(0,0)[RXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "PCSX_INTX_REG(0,0)[RXLOCK]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 0, "PCSX_INTX_REG(0,0)[AN_BAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "PCSX_INTX_REG(0,0)[SYNC_BAD]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((1) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(1,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((1) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(1,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 1, "PCSX_INTX_REG(1,0)[AN_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 1, "PCSX_INTX_REG(1,0)[TXFIFU]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 1, "PCSX_INTX_REG(1,0)[TXFIFO]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 1, "PCSX_INTX_REG(1,0)[TXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 1, "PCSX_INTX_REG(1,0)[RXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 1, "PCSX_INTX_REG(1,0)[RXLOCK]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 1, "PCSX_INTX_REG(1,0)[AN_BAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 1, "PCSX_INTX_REG(1,0)[SYNC_BAD]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((2) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(2,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((2) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(2,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2, "PCSX_INTX_REG(2,0)[AN_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2, "PCSX_INTX_REG(2,0)[TXFIFU]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2, "PCSX_INTX_REG(2,0)[TXFIFO]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2, "PCSX_INTX_REG(2,0)[TXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2, "PCSX_INTX_REG(2,0)[RXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2, "PCSX_INTX_REG(2,0)[RXLOCK]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2, "PCSX_INTX_REG(2,0)[AN_BAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2, "PCSX_INTX_REG(2,0)[SYNC_BAD]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((3) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(3,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((3) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(3,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 3, "PCSX_INTX_REG(3,0)[AN_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 3, "PCSX_INTX_REG(3,0)[TXFIFU]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 3, "PCSX_INTX_REG(3,0)[TXFIFO]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 3, "PCSX_INTX_REG(3,0)[TXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 3, "PCSX_INTX_REG(3,0)[RXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3, "PCSX_INTX_REG(3,0)[RXLOCK]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 3, "PCSX_INTX_REG(3,0)[AN_BAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3, "PCSX_INTX_REG(3,0)[SYNC_BAD]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800B0000858ull) + ((0) & 1) * 0x8000000ull /* CVMX_PCSXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800B0000860ull) + ((0) & 1) * 0x8000000ull /* CVMX_PCSXX_INT_EN_REG(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "PCSXX_INT_REG(0)[TXFLT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "PCSXX_INT_REG(0)[RXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "PCSXX_INT_REG(0)[RXSYNBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 0, "PCSXX_INT_REG(0)[BITLCKLS]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "PCSXX_INT_REG(0)[SYNLOS]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "PCSXX_INT_REG(0)[ALGNLOS]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 4 /* key */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180020000000ull) /* CVMX_KEY_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180020000008ull) /* CVMX_KEY_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, NULL},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, NULL},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, NULL},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, NULL},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 0 /* mio */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800000000A0ull) /* CVMX_MIO_BOOT_ERR */, CVMX_ADD_IO_SEG(0x00011800000000A8ull) /* CVMX_MIO_BOOT_INT */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "MIO_BOOT_ERR[ADR_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "MIO_BOOT_ERR[WAIT_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 20 /* pip */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800A0000008ull) /* CVMX_PIP_INT_REG */, CVMX_ADD_IO_SEG(0x00011800A0000010ull) /* CVMX_PIP_INT_EN */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PIP_INT_REG[PRTNXA]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "PIP_INT_REG[BADTAG]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "PIP_INT_REG[SKPRUNT]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "PIP_INT_REG[TODOOVR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "PIP_INT_REG[FEPERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PIP_INT_REG[BEPERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 5 /* fpa */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180028000040ull) /* CVMX_FPA_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180028000048ull) /* CVMX_FPA_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "FPA_INT_SUM[FED0_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "FPA_INT_SUM[FED0_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "FPA_INT_SUM[FED1_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "FPA_INT_SUM[FED1_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "FPA_INT_SUM[Q0_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "FPA_INT_SUM[Q0_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "FPA_INT_SUM[Q0_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "FPA_INT_SUM[Q1_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "FPA_INT_SUM[Q1_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "FPA_INT_SUM[Q1_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "FPA_INT_SUM[Q2_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "FPA_INT_SUM[Q2_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "FPA_INT_SUM[Q2_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "FPA_INT_SUM[Q3_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "FPA_INT_SUM[Q3_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "FPA_INT_SUM[Q3_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "FPA_INT_SUM[Q4_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "FPA_INT_SUM[Q4_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "FPA_INT_SUM[Q4_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "FPA_INT_SUM[Q5_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "FPA_INT_SUM[Q5_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "FPA_INT_SUM[Q5_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "FPA_INT_SUM[Q6_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 23, 0, "FPA_INT_SUM[Q6_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "FPA_INT_SUM[Q6_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "FPA_INT_SUM[Q7_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "FPA_INT_SUM[Q7_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 27, 0, "FPA_INT_SUM[Q7_PERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 17 /* lmc0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180088000000ull) + ((0) & 1) * 0x60000000ull /* CVMX_LMCX_MEM_CFG0(0) */, CVMX_ADD_IO_SEG(0x0001180088000000ull) + ((0) & 1) * 0x60000000ull /* CVMX_LMCX_MEM_CFG0(0) */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_LMC, 21, 0, "LMCX_MEM_CFG0(0)[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_LMC, 25, 0, "LMCX_MEM_CFG0(0)[DED_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 30 /* iob */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800F0000058ull) /* CVMX_IOB_INT_SUM */, CVMX_ADD_IO_SEG(0x00011800F0000060ull) /* CVMX_IOB_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IOB_INT_SUM[NP_SOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IOB_INT_SUM[NP_EOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IOB_INT_SUM[P_SOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IOB_INT_SUM[P_EOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IOB_INT_SUM[NP_DAT]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IOB_INT_SUM[P_DAT]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 7 /* zip */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180038000088ull) /* CVMX_ZIP_ERROR */, CVMX_ADD_IO_SEG(0x0001180038000090ull) /* CVMX_ZIP_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "ZIP_ERROR[DOORBELL]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 13 /* usb */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180068000000ull) + ((0) & 0) * 0x10000000ull /* CVMX_USBNX_INT_SUM(0) */, CVMX_ADD_IO_SEG(0x0001180068000008ull) + ((0) & 0) * 0x10000000ull /* CVMX_USBNX_INT_ENB(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_USB, 0, 0, "USBNX_INT_SUM(0)[PR_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 1, 0, "USBNX_INT_SUM(0)[PR_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 2, 0, "USBNX_INT_SUM(0)[NR_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 3, 0, "USBNX_INT_SUM(0)[NR_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 4, 0, "USBNX_INT_SUM(0)[LR_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 5, 0, "USBNX_INT_SUM(0)[LR_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 6, 0, "USBNX_INT_SUM(0)[PT_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 7, 0, "USBNX_INT_SUM(0)[PT_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 8, 0, "USBNX_INT_SUM(0)[NT_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 9, 0, "USBNX_INT_SUM(0)[NT_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 10, 0, "USBNX_INT_SUM(0)[LT_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 11, 0, "USBNX_INT_SUM(0)[LT_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 12, 0, "USBNX_INT_SUM(0)[DCRED_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 13, 0, "USBNX_INT_SUM(0)[DCRED_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 14, 0, "USBNX_INT_SUM(0)[L2C_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 15, 0, "USBNX_INT_SUM(0)[L2C_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 16, 0, "USBNX_INT_SUM(0)[LT_FI_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 17, 0, "USBNX_INT_SUM(0)[LT_FI_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 18, 0, "USBNX_INT_SUM(0)[RG_FI_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 19, 0, "USBNX_INT_SUM(0)[RG_FI_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 20, 0, "USBNX_INT_SUM(0)[RQ_Q2_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 21, 0, "USBNX_INT_SUM(0)[RQ_Q2_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 22, 0, "USBNX_INT_SUM(0)[RQ_Q3_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 23, 0, "USBNX_INT_SUM(0)[RQ_Q3_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 24, 0, "USBNX_INT_SUM(0)[UOD_PE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 25, 0, "USBNX_INT_SUM(0)[UOD_PF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 32, 0, "USBNX_INT_SUM(0)[LTL_F_PE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 33, 0, "USBNX_INT_SUM(0)[LTL_F_PF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 34, 0, "USBNX_INT_SUM(0)[ND4O_RPE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 35, 0, "USBNX_INT_SUM(0)[ND4O_RPF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 36, 0, "USBNX_INT_SUM(0)[ND4O_DPE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 37, 0, "USBNX_INT_SUM(0)[ND4O_DPF]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{0}}
			},
			{0}}},
		{0}}
	};
static struct cvmx_error_muxchild error_tree_cn38xxp2 =
	{0x0000000000000000ull /* CVMX_ROOT */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
		{1, 0 /* root */, (struct cvmx_error_muxchild[]){
			{CVMX_ADD_IO_SEG(0x0001070000000000ull) + ((0) & 63) * 8 /* CVMX_CIU_INTX_SUM0(0) */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 46 /* rml */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011F0000000000ull) /* CVMX_NPI_RSL_INT_BLOCKS */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
						{1, 16 /* l2c */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180080000010ull) /* CVMX_L2D_ERR */, CVMX_ADD_IO_SEG(0x0001180080000010ull) /* CVMX_L2D_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_L2C, 3, 0, "L2D_ERR[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 4, 0, "L2D_ERR[DED_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080000008ull) /* CVMX_L2T_ERR */, CVMX_ADD_IO_SEG(0x0001180080000008ull) /* CVMX_L2T_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_L2C, 3, 0, "L2T_ERR[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 4, 0, "L2T_ERR[DED_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 24, 0, "L2T_ERR[LCKERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 26, 0, "L2T_ERR[LCKERR2]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 3 /* npi */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011F0000000018ull) /* CVMX_NPI_INT_SUM */, CVMX_ADD_IO_SEG(0x00011F0000000020ull) /* CVMX_NPI_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_PCI, 0, 0, "NPI_INT_SUM[RML_RTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 1, 0, "NPI_INT_SUM[RML_WTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 3, 0, "NPI_INT_SUM[PO0_2SML]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "NPI_INT_SUM[PO1_2SML]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 5, 0, "NPI_INT_SUM[PO2_2SML]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 6, 0, "NPI_INT_SUM[PO3_2SML]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "NPI_INT_SUM[I0_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "NPI_INT_SUM[I1_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 9, 0, "NPI_INT_SUM[I2_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 10, 0, "NPI_INT_SUM[I3_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "NPI_INT_SUM[I0_OVERF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "NPI_INT_SUM[I1_OVERF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 13, 0, "NPI_INT_SUM[I2_OVERF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 14, 0, "NPI_INT_SUM[I3_OVERF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 15, 0, "NPI_INT_SUM[P0_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 16, 0, "NPI_INT_SUM[P1_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 17, 0, "NPI_INT_SUM[P2_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 18, 0, "NPI_INT_SUM[P3_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 19, 0, "NPI_INT_SUM[P0_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 20, 0, "NPI_INT_SUM[P1_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 21, 0, "NPI_INT_SUM[P2_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 22, 0, "NPI_INT_SUM[P3_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 23, 0, "NPI_INT_SUM[G0_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 24, 0, "NPI_INT_SUM[G1_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 25, 0, "NPI_INT_SUM[G2_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 26, 0, "NPI_INT_SUM[G3_RTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 27, 0, "NPI_INT_SUM[P0_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 28, 0, "NPI_INT_SUM[P1_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 29, 0, "NPI_INT_SUM[P2_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 30, 0, "NPI_INT_SUM[P3_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 31, 0, "NPI_INT_SUM[P0_PTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 32, 0, "NPI_INT_SUM[P1_PTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 33, 0, "NPI_INT_SUM[P2_PTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 34, 0, "NPI_INT_SUM[P3_PTOUT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 35, 0, "NPI_INT_SUM[I0_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 36, 0, "NPI_INT_SUM[I1_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 37, 0, "NPI_INT_SUM[I2_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 38, 0, "NPI_INT_SUM[I3_PPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 39, 0, "NPI_INT_SUM[WIN_RTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 40, 0, "NPI_INT_SUM[P_DPERR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 41, 0, "NPI_INT_SUM[IOBDMA]"},
									{0}},
								(struct cvmx_error_childbit[]){
								{1, 2 /* pci_rsl */, (struct cvmx_error_muxchild[]){
									{CVMX_ADD_IO_SEG(0x00011F0000001198ull) /* CVMX_NPI_PCI_INT_SUM2 */, CVMX_ADD_IO_SEG(0x00011F00000011A0ull) /* CVMX_NPI_PCI_INT_ENB2 */, (struct cvmx_error_regbit[]){
											{1, 1, CVMX_ERROR_GROUP_PCI, 0, 0, "NPI_PCI_INT_SUM2[TR_WABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 1, 0, "NPI_PCI_INT_SUM2[MR_WABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 2, 0, "NPI_PCI_INT_SUM2[MR_WTTO]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 3, 0, "NPI_PCI_INT_SUM2[TR_ABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "NPI_PCI_INT_SUM2[MR_ABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 5, 0, "NPI_PCI_INT_SUM2[MR_TTO]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 6, 0, "NPI_PCI_INT_SUM2[MSI_PER]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "NPI_PCI_INT_SUM2[MSI_TABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "NPI_PCI_INT_SUM2[MSI_MABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 9, 0, "NPI_PCI_INT_SUM2[MSC_MSG]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 10, 0, "NPI_PCI_INT_SUM2[TSR_ABT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "NPI_PCI_INT_SUM2[SERR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "NPI_PCI_INT_SUM2[APERR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 13, 0, "NPI_PCI_INT_SUM2[DPERR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 14, 0, "NPI_PCI_INT_SUM2[ILL_RWR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 15, 0, "NPI_PCI_INT_SUM2[ILL_RRD]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 31, 0, "NPI_PCI_INT_SUM2[WIN_WR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 32, 0, "NPI_PCI_INT_SUM2[ILL_WR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 33, 0, "NPI_PCI_INT_SUM2[ILL_RD]"},
											{0}},
										NULL /*cvmx_error_childbit*/
									},
									{0}}},
								{0}}
							},
							{0}}},
						{1, 1 /* gmx0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180008000518ull) + ((0) & 1) * 0x8000000ull /* CVMX_GMXX_BAD_REG(0) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "GMXX_BAD_REG(0)[OUT_COL]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "GMXX_BAD_REG(0)[NCB_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_BAD_REG(0)[OUT_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 0, "GMXX_BAD_REG(0)[LOSTSTAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 0, "GMXX_BAD_REG(0)[STATOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 0, "GMXX_BAD_REG(0)[INB_NXA]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "GMXX_RXX_INT_REG(0,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_RXX_INT_REG(0,0)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "GMXX_RXX_INT_REG(0,0)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 0, "GMXX_RXX_INT_REG(0,0)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "GMXX_RXX_INT_REG(0,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 0, "GMXX_RXX_INT_REG(0,0)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "GMXX_RXX_INT_REG(0,0)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 1, "GMXX_RXX_INT_REG(1,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 1, "GMXX_RXX_INT_REG(1,0)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 1, "GMXX_RXX_INT_REG(1,0)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 1, "GMXX_RXX_INT_REG(1,0)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 1, "GMXX_RXX_INT_REG(1,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 1, "GMXX_RXX_INT_REG(1,0)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 1, "GMXX_RXX_INT_REG(1,0)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2, "GMXX_RXX_INT_REG(2,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2, "GMXX_RXX_INT_REG(2,0)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2, "GMXX_RXX_INT_REG(2,0)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 2, "GMXX_RXX_INT_REG(2,0)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2, "GMXX_RXX_INT_REG(2,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2, "GMXX_RXX_INT_REG(2,0)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2, "GMXX_RXX_INT_REG(2,0)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 3, "GMXX_RXX_INT_REG(3,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 3, "GMXX_RXX_INT_REG(3,0)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 3, "GMXX_RXX_INT_REG(3,0)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 3, "GMXX_RXX_INT_REG(3,0)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3, "GMXX_RXX_INT_REG(3,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 3, "GMXX_RXX_INT_REG(3,0)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3, "GMXX_RXX_INT_REG(3,0)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((0) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((0) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_EN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "GMXX_TX_INT_REG(0)[PKO_NXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "GMXX_TX_INT_REG(0)[NCB_NXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_TX_INT_REG(0)[UNDFLW]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 2 /* gmx1 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180008000518ull) + ((1) & 1) * 0x8000000ull /* CVMX_GMXX_BAD_REG(1) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 16, "GMXX_BAD_REG(1)[OUT_COL]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 16, "GMXX_BAD_REG(1)[NCB_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "GMXX_BAD_REG(1)[OUT_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 16, "GMXX_BAD_REG(1)[LOSTSTAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 16, "GMXX_BAD_REG(1)[STATOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 16, "GMXX_BAD_REG(1)[INB_NXA]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 16, "GMXX_RXX_INT_REG(0,1)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "GMXX_RXX_INT_REG(0,1)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 16, "GMXX_RXX_INT_REG(0,1)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 16, "GMXX_RXX_INT_REG(0,1)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 16, "GMXX_RXX_INT_REG(0,1)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 16, "GMXX_RXX_INT_REG(0,1)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 16, "GMXX_RXX_INT_REG(0,1)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 17, "GMXX_RXX_INT_REG(1,1)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 17, "GMXX_RXX_INT_REG(1,1)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 17, "GMXX_RXX_INT_REG(1,1)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 17, "GMXX_RXX_INT_REG(1,1)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 17, "GMXX_RXX_INT_REG(1,1)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 17, "GMXX_RXX_INT_REG(1,1)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 17, "GMXX_RXX_INT_REG(1,1)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 18, "GMXX_RXX_INT_REG(2,1)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 18, "GMXX_RXX_INT_REG(2,1)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 18, "GMXX_RXX_INT_REG(2,1)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 18, "GMXX_RXX_INT_REG(2,1)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 18, "GMXX_RXX_INT_REG(2,1)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 18, "GMXX_RXX_INT_REG(2,1)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 18, "GMXX_RXX_INT_REG(2,1)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 19, "GMXX_RXX_INT_REG(3,1)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 19, "GMXX_RXX_INT_REG(3,1)[MAXERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 19, "GMXX_RXX_INT_REG(3,1)[ALNERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 19, "GMXX_RXX_INT_REG(3,1)[LENERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 19, "GMXX_RXX_INT_REG(3,1)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 19, "GMXX_RXX_INT_REG(3,1)[NIBERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 19, "GMXX_RXX_INT_REG(3,1)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((1) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((1) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_EN(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 16, "GMXX_TX_INT_REG(1)[PKO_NXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 16, "GMXX_TX_INT_REG(1)[NCB_NXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "GMXX_TX_INT_REG(1)[UNDFLW]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 9 /* ipd */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00014F0000000168ull) /* CVMX_IPD_INT_SUM */, CVMX_ADD_IO_SEG(0x00014F0000000160ull) /* CVMX_IPD_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IPD_INT_SUM[PRC_PAR0]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IPD_INT_SUM[PRC_PAR1]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IPD_INT_SUM[PRC_PAR2]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IPD_INT_SUM[PRC_PAR3]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IPD_INT_SUM[BP_SUB]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 18 /* spx0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180090000300ull) + ((0) & 1) * 0x8000000ull /* CVMX_SPXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x0001180090000308ull) + ((0) & 1) * 0x8000000ull /* CVMX_SPXX_INT_MSK(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "SPXX_INT_REG(0)[PRTNXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "SPXX_INT_REG(0)[ABNORM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "SPXX_INT_REG(0)[SPIOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "SPXX_INT_REG(0)[CLSERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 0, "SPXX_INT_REG(0)[DRWNNG]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 0, "SPXX_INT_REG(0)[RSVERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "SPXX_INT_REG(0)[TPAOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 0, "SPXX_INT_REG(0)[DIPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "SPXX_INT_REG(0)[SYNCERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 11, 0, "SPXX_INT_REG(0)[CALERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180090000698ull) + ((0) & 1) * 0x8000000ull /* CVMX_STXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800900006A0ull) + ((0) & 1) * 0x8000000ull /* CVMX_STXX_INT_MSK(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "STXX_INT_REG(0)[CALPAR0]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "STXX_INT_REG(0)[CALPAR1]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "STXX_INT_REG(0)[OVRBST]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 0, "STXX_INT_REG(0)[DATOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "STXX_INT_REG(0)[DIPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "STXX_INT_REG(0)[NOSYNC]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 0, "STXX_INT_REG(0)[UNXFRM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 0, "STXX_INT_REG(0)[FRMERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 12 /* pow */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "POW_ECC_ERR[SBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "POW_ECC_ERR[DBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "POW_ECC_ERR[RPE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 19 /* spx1 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180090000300ull) + ((1) & 1) * 0x8000000ull /* CVMX_SPXX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x0001180090000308ull) + ((1) & 1) * 0x8000000ull /* CVMX_SPXX_INT_MSK(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 16, "SPXX_INT_REG(1)[PRTNXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 16, "SPXX_INT_REG(1)[ABNORM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 16, "SPXX_INT_REG(1)[SPIOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 16, "SPXX_INT_REG(1)[CLSERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 16, "SPXX_INT_REG(1)[DRWNNG]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 16, "SPXX_INT_REG(1)[RSVERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 16, "SPXX_INT_REG(1)[TPAOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 16, "SPXX_INT_REG(1)[DIPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 16, "SPXX_INT_REG(1)[SYNCERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 11, 16, "SPXX_INT_REG(1)[CALERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180090000698ull) + ((1) & 1) * 0x8000000ull /* CVMX_STXX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x00011800900006A0ull) + ((1) & 1) * 0x8000000ull /* CVMX_STXX_INT_MSK(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 16, "STXX_INT_REG(1)[CALPAR0]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 16, "STXX_INT_REG(1)[CALPAR1]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "STXX_INT_REG(1)[OVRBST]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 16, "STXX_INT_REG(1)[DATOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 16, "STXX_INT_REG(1)[DIPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 16, "STXX_INT_REG(1)[NOSYNC]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 16, "STXX_INT_REG(1)[UNXFRM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 16, "STXX_INT_REG(1)[FRMERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 22 /* asx0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800B0000010ull) + ((0) & 1) * 0x8000000ull /* CVMX_ASXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800B0000018ull) + ((0) & 1) * 0x8000000ull /* CVMX_ASXX_INT_EN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "ASXX_INT_REG(0)[TXPSH]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "ASXX_INT_REG(0)[TXPOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "ASXX_INT_REG(0)[OVRFLW]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 23 /* asx1 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800B0000010ull) + ((1) & 1) * 0x8000000ull /* CVMX_ASXX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x00011800B0000018ull) + ((1) & 1) * 0x8000000ull /* CVMX_ASXX_INT_EN(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 16, "ASXX_INT_REG(1)[TXPSH]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 16, "ASXX_INT_REG(1)[TXPOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 16, "ASXX_INT_REG(1)[OVRFLW]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 10 /* pko */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180050000088ull) /* CVMX_PKO_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180050000090ull) /* CVMX_PKO_REG_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PKO_REG_ERROR[PARITY]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "PKO_REG_ERROR[DOORBELL]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 11 /* tim */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180058000088ull) /* CVMX_TIM_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180058000090ull) /* CVMX_TIM_REG_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "TIM_REG_ERROR[MASK]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 4 /* key */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180020000000ull) /* CVMX_KEY_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180020000008ull) /* CVMX_KEY_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, NULL},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, NULL},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, NULL},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, NULL},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 0 /* mio */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800000000A0ull) /* CVMX_MIO_BOOT_ERR */, CVMX_ADD_IO_SEG(0x00011800000000A8ull) /* CVMX_MIO_BOOT_INT */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "MIO_BOOT_ERR[ADR_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "MIO_BOOT_ERR[WAIT_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 20 /* pip */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800A0000008ull) /* CVMX_PIP_INT_REG */, CVMX_ADD_IO_SEG(0x00011800A0000010ull) /* CVMX_PIP_INT_EN */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PIP_INT_REG[PRTNXA]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "PIP_INT_REG[BADTAG]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "PIP_INT_REG[SKPRUNT]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "PIP_INT_REG[TODOOVR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "PIP_INT_REG[FEPERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PIP_INT_REG[BEPERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 5 /* fpa */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180028000040ull) /* CVMX_FPA_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180028000048ull) /* CVMX_FPA_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "FPA_INT_SUM[FED0_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "FPA_INT_SUM[FED0_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "FPA_INT_SUM[FED1_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "FPA_INT_SUM[FED1_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "FPA_INT_SUM[Q0_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "FPA_INT_SUM[Q0_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "FPA_INT_SUM[Q0_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "FPA_INT_SUM[Q1_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "FPA_INT_SUM[Q1_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "FPA_INT_SUM[Q1_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "FPA_INT_SUM[Q2_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "FPA_INT_SUM[Q2_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "FPA_INT_SUM[Q2_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "FPA_INT_SUM[Q3_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "FPA_INT_SUM[Q3_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "FPA_INT_SUM[Q3_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "FPA_INT_SUM[Q4_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "FPA_INT_SUM[Q4_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "FPA_INT_SUM[Q4_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "FPA_INT_SUM[Q5_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "FPA_INT_SUM[Q5_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "FPA_INT_SUM[Q5_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "FPA_INT_SUM[Q6_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 23, 0, "FPA_INT_SUM[Q6_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "FPA_INT_SUM[Q6_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "FPA_INT_SUM[Q7_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "FPA_INT_SUM[Q7_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 27, 0, "FPA_INT_SUM[Q7_PERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 17 /* lmc */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180088000000ull) /* CVMX_LMCX_MEM_CFG0(0) */, CVMX_ADD_IO_SEG(0x0001180088000000ull) /* CVMX_LMCX_MEM_CFG0(0) */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_LMC, 21, 0, "LMCX_MEM_CFG0(0)[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_LMC, 25, 0, "LMCX_MEM_CFG0(0)[DED_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 6 /* dfa */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180030000028ull) /* CVMX_DFA_ERR */, 0, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "DFA_ERR[CP2SBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "DFA_ERR[CP2DBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "DFA_ERR[DTESBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "DFA_ERR[DTEDBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "DFA_ERR[DTEPERR]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 29, 0, "DFA_ERR[CP2PERR]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 31, 0, "DFA_ERR[DBLOVF]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 30 /* iob */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800F0000058ull) /* CVMX_IOB_INT_SUM */, CVMX_ADD_IO_SEG(0x00011800F0000060ull) /* CVMX_IOB_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IOB_INT_SUM[NP_SOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IOB_INT_SUM[NP_EOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IOB_INT_SUM[P_SOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IOB_INT_SUM[P_EOP]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 7 /* zip */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180038000088ull) /* CVMX_ZIP_ERROR */, CVMX_ADD_IO_SEG(0x0001180038000090ull) /* CVMX_ZIP_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "ZIP_ERROR[DOORBELL]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{0}}
			},
			{0}}},
		{0}}
	};
static struct cvmx_error_muxchild error_tree_cn66xx =
	{0x0000000000000000ull /* CVMX_ROOT */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
		{1, 0 /* root */, (struct cvmx_error_muxchild[]){
			{CVMX_ADD_IO_SEG(0x0001070000000000ull) + ((0) & 63) * 8 /* CVMX_CIU_INTX_SUM0(0) */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 60 /* powiq */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001670000000238ull) /* CVMX_POW_IQ_INT */, CVMX_ADD_IO_SEG(0x0001670000000240ull) /* CVMX_POW_IQ_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "POW_IQ_INT[IQ_INT]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{0}}
			},
			{CVMX_ADD_IO_SEG(0x0001070000000108ull) /* CVMX_CIU_INT_SUM1 */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 24 /* l2c */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180080800018ull) /* CVMX_L2C_INT_REG */, CVMX_ADD_IO_SEG(0x0001180080800020ull) /* CVMX_L2C_INT_ENA */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_L2C, 0, 0, "L2C_INT_REG[HOLERD]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 1, 0, "L2C_INT_REG[HOLEWR]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 2, 0, "L2C_INT_REG[VRTWR]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 3, 0, "L2C_INT_REG[VRTIDRNG]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 4, 0, "L2C_INT_REG[VRTADRNG]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 5, 0, "L2C_INT_REG[VRTPE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 6, 0, "L2C_INT_REG[BIGWR]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 7, 0, "L2C_INT_REG[BIGRD]"},
							{0}},
						(struct cvmx_error_childbit[]){
						{1, 16 /* tad0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180080A00028ull) /* CVMX_L2C_TADX_INT(0) */, CVMX_ADD_IO_SEG(0x0001180080A00000ull) /* CVMX_L2C_TADX_IEN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 0, 0, "L2C_TADX_INT(0)[L2DSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 1, 0, "L2C_TADX_INT(0)[L2DDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 2, 0, "L2C_TADX_INT(0)[TAGSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 3, 0, "L2C_TADX_INT(0)[TAGDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 4, 0, "L2C_TADX_INT(0)[VBFSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 5, 0, "L2C_TADX_INT(0)[VBFDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 6, 0, "L2C_TADX_INT(0)[NOWAY]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 7, 0, "L2C_TADX_INT(0)[RDDISLMC]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 8, 0, "L2C_TADX_INT(0)[WRDISLMC]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080A007E0ull) /* CVMX_L2C_ERR_TDTX(0) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 60, 0, "L2C_ERR_TDTX(0)[VSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 61, 0, "L2C_ERR_TDTX(0)[VDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 62, 0, "L2C_ERR_TDTX(0)[SBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 63, 0, "L2C_ERR_TDTX(0)[DBE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080A007E8ull) /* CVMX_L2C_ERR_TTGX(0) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 61, 0, "L2C_ERR_TTGX(0)[NOWAY]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 62, 0, "L2C_ERR_TTGX(0)[SBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 63, 0, "L2C_ERR_TTGX(0)[DBE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{1, 25 /* ipd */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00014F0000000168ull) /* CVMX_IPD_INT_SUM */, CVMX_ADD_IO_SEG(0x00014F0000000160ull) /* CVMX_IPD_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IPD_INT_SUM[PRC_PAR0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IPD_INT_SUM[PRC_PAR1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IPD_INT_SUM[PRC_PAR2]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IPD_INT_SUM[PRC_PAR3]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IPD_INT_SUM[BP_SUB]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IPD_INT_SUM[DC_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "IPD_INT_SUM[CC_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "IPD_INT_SUM[C_COLL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "IPD_INT_SUM[D_COLL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "IPD_INT_SUM[BC_OVR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 23 /* pow */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, (struct cvmx_error_regbit[]){
							{1, 0, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "POW_ECC_ERR[SBE]"},
							{1, 0, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "POW_ECC_ERR[DBE]"},
							{1, 0, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "POW_ECC_ERR[RPE]"},
							{1, 0, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "POW_ECC_ERR[IOP]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 30 /* rad */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180070000088ull) /* CVMX_RAD_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180070000090ull) /* CVMX_RAD_REG_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "RAD_REG_ERROR[DOORBELL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 26 /* pip */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800A0000008ull) /* CVMX_PIP_INT_REG */, CVMX_ADD_IO_SEG(0x00011800A0000010ull) /* CVMX_PIP_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PIP_INT_REG[PRTNXA]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "PIP_INT_REG[BADTAG]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "PIP_INT_REG[SKPRUNT]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "PIP_INT_REG[TODOOVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "PIP_INT_REG[FEPERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PIP_INT_REG[BEPERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "PIP_INT_REG[PUNYERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 27 /* pko */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180050000088ull) /* CVMX_PKO_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180050000090ull) /* CVMX_PKO_REG_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PKO_REG_ERROR[PARITY]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "PKO_REG_ERROR[DOORBELL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "PKO_REG_ERROR[CURRZERO]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 48 /* pem0 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800C0000408ull) + ((0) & 1) * 0x1000000ull /* CVMX_PEMX_INT_SUM(0) */, CVMX_ADD_IO_SEG(0x00011800C0000410ull) + ((0) & 1) * 0x1000000ull /* CVMX_PEMX_INT_ENB(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_PCI, 1, 0, "PEMX_INT_SUM(0)[SE]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "PEMX_INT_SUM(0)[UP_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 5, 0, "PEMX_INT_SUM(0)[UP_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 6, 0, "PEMX_INT_SUM(0)[UP_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "PEMX_INT_SUM(0)[UN_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "PEMX_INT_SUM(0)[UN_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 9, 0, "PEMX_INT_SUM(0)[UN_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "PEMX_INT_SUM(0)[RDLK]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "PEMX_INT_SUM(0)[CRS_ER]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 13, 0, "PEMX_INT_SUM(0)[CRS_DR]"},
							{0}},
						(struct cvmx_error_childbit[]){
						{1, 10 /* exc */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800C0000008ull) + ((0) & 1) * 0x1000000ull /* CVMX_PEMX_DBG_INFO(0) */, CVMX_ADD_IO_SEG(0x00011800C00000A0ull) + ((0) & 1) * 0x1000000ull /* CVMX_PEMX_DBG_INFO_EN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_PCI, 0, 0, "PEMX_DBG_INFO(0)[SPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 2, 0, "PEMX_DBG_INFO(0)[RTLPLLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 3, 0, "PEMX_DBG_INFO(0)[RECRCE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "PEMX_DBG_INFO(0)[RPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 5, 0, "PEMX_DBG_INFO(0)[RCEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 6, 0, "PEMX_DBG_INFO(0)[RNFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "PEMX_DBG_INFO(0)[RFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "PEMX_DBG_INFO(0)[RPMERC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 9, 0, "PEMX_DBG_INFO(0)[RPTAMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 10, 0, "PEMX_DBG_INFO(0)[RUMEP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "PEMX_DBG_INFO(0)[RVDM]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "PEMX_DBG_INFO(0)[ACTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 13, 0, "PEMX_DBG_INFO(0)[RTE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 14, 0, "PEMX_DBG_INFO(0)[MRE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 15, 0, "PEMX_DBG_INFO(0)[RDWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 16, 0, "PEMX_DBG_INFO(0)[RTWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 17, 0, "PEMX_DBG_INFO(0)[DPEOOSD]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 18, 0, "PEMX_DBG_INFO(0)[FCPVWT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 19, 0, "PEMX_DBG_INFO(0)[RPE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 20, 0, "PEMX_DBG_INFO(0)[FCUV]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 21, 0, "PEMX_DBG_INFO(0)[RQO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 22, 0, "PEMX_DBG_INFO(0)[RAUC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 23, 0, "PEMX_DBG_INFO(0)[RACUR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 24, 0, "PEMX_DBG_INFO(0)[RACCA]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 25, 0, "PEMX_DBG_INFO(0)[CAAR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 26, 0, "PEMX_DBG_INFO(0)[RARWDNS]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 27, 0, "PEMX_DBG_INFO(0)[RAMTLP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 28, 0, "PEMX_DBG_INFO(0)[RACPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 29, 0, "PEMX_DBG_INFO(0)[RAWWPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 30, 0, "PEMX_DBG_INFO(0)[ECRC_E]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{1, 49 /* pem1 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800C0000408ull) + ((1) & 1) * 0x1000000ull /* CVMX_PEMX_INT_SUM(1) */, CVMX_ADD_IO_SEG(0x00011800C0000410ull) + ((1) & 1) * 0x1000000ull /* CVMX_PEMX_INT_ENB(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_PCI, 1, 1, "PEMX_INT_SUM(1)[SE]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 4, 1, "PEMX_INT_SUM(1)[UP_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 5, 1, "PEMX_INT_SUM(1)[UP_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 6, 1, "PEMX_INT_SUM(1)[UP_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 7, 1, "PEMX_INT_SUM(1)[UN_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 8, 1, "PEMX_INT_SUM(1)[UN_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 9, 1, "PEMX_INT_SUM(1)[UN_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 11, 1, "PEMX_INT_SUM(1)[RDLK]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 12, 1, "PEMX_INT_SUM(1)[CRS_ER]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 13, 1, "PEMX_INT_SUM(1)[CRS_DR]"},
							{0}},
						(struct cvmx_error_childbit[]){
						{1, 10 /* exc */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800C0000008ull) + ((1) & 1) * 0x1000000ull /* CVMX_PEMX_DBG_INFO(1) */, CVMX_ADD_IO_SEG(0x00011800C00000A0ull) + ((1) & 1) * 0x1000000ull /* CVMX_PEMX_DBG_INFO_EN(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_PCI, 0, 1, "PEMX_DBG_INFO(1)[SPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 2, 1, "PEMX_DBG_INFO(1)[RTLPLLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 3, 1, "PEMX_DBG_INFO(1)[RECRCE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 4, 1, "PEMX_DBG_INFO(1)[RPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 5, 1, "PEMX_DBG_INFO(1)[RCEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 6, 1, "PEMX_DBG_INFO(1)[RNFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 7, 1, "PEMX_DBG_INFO(1)[RFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 8, 1, "PEMX_DBG_INFO(1)[RPMERC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 9, 1, "PEMX_DBG_INFO(1)[RPTAMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 10, 1, "PEMX_DBG_INFO(1)[RUMEP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 11, 1, "PEMX_DBG_INFO(1)[RVDM]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 12, 1, "PEMX_DBG_INFO(1)[ACTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 13, 1, "PEMX_DBG_INFO(1)[RTE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 14, 1, "PEMX_DBG_INFO(1)[MRE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 15, 1, "PEMX_DBG_INFO(1)[RDWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 16, 1, "PEMX_DBG_INFO(1)[RTWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 17, 1, "PEMX_DBG_INFO(1)[DPEOOSD]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 18, 1, "PEMX_DBG_INFO(1)[FCPVWT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 19, 1, "PEMX_DBG_INFO(1)[RPE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 20, 1, "PEMX_DBG_INFO(1)[FCUV]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 21, 1, "PEMX_DBG_INFO(1)[RQO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 22, 1, "PEMX_DBG_INFO(1)[RAUC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 23, 1, "PEMX_DBG_INFO(1)[RACUR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 24, 1, "PEMX_DBG_INFO(1)[RACCA]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 25, 1, "PEMX_DBG_INFO(1)[CAAR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 26, 1, "PEMX_DBG_INFO(1)[RARWDNS]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 27, 1, "PEMX_DBG_INFO(1)[RAMTLP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 28, 1, "PEMX_DBG_INFO(1)[RACPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 29, 1, "PEMX_DBG_INFO(1)[RAWWPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 30, 1, "PEMX_DBG_INFO(1)[ECRC_E]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{1, 22 /* fpa */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180028000040ull) /* CVMX_FPA_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180028000048ull) /* CVMX_FPA_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "FPA_INT_SUM[FED0_SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "FPA_INT_SUM[FED0_DBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "FPA_INT_SUM[FED1_SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "FPA_INT_SUM[FED1_DBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "FPA_INT_SUM[Q0_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "FPA_INT_SUM[Q0_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "FPA_INT_SUM[Q0_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "FPA_INT_SUM[Q1_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "FPA_INT_SUM[Q1_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "FPA_INT_SUM[Q1_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "FPA_INT_SUM[Q2_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "FPA_INT_SUM[Q2_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "FPA_INT_SUM[Q2_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "FPA_INT_SUM[Q3_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "FPA_INT_SUM[Q3_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "FPA_INT_SUM[Q3_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "FPA_INT_SUM[Q4_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "FPA_INT_SUM[Q4_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "FPA_INT_SUM[Q4_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "FPA_INT_SUM[Q5_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "FPA_INT_SUM[Q5_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "FPA_INT_SUM[Q5_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "FPA_INT_SUM[Q6_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 23, 0, "FPA_INT_SUM[Q6_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "FPA_INT_SUM[Q6_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "FPA_INT_SUM[Q7_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "FPA_INT_SUM[Q7_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 27, 0, "FPA_INT_SUM[Q7_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 28, 0, "FPA_INT_SUM[POOL0TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 29, 0, "FPA_INT_SUM[POOL1TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 30, 0, "FPA_INT_SUM[POOL2TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 31, 0, "FPA_INT_SUM[POOL3TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 32, 0, "FPA_INT_SUM[POOL4TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 33, 0, "FPA_INT_SUM[POOL5TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 34, 0, "FPA_INT_SUM[POOL6TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 35, 0, "FPA_INT_SUM[POOL7TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 36, 0, "FPA_INT_SUM[FREE0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 37, 0, "FPA_INT_SUM[FREE1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 38, 0, "FPA_INT_SUM[FREE2]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 39, 0, "FPA_INT_SUM[FREE3]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 40, 0, "FPA_INT_SUM[FREE4]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 41, 0, "FPA_INT_SUM[FREE5]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 42, 0, "FPA_INT_SUM[FREE6]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 43, 0, "FPA_INT_SUM[FREE7]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 49, 0, "FPA_INT_SUM[PADDR_E]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 33 /* usb */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x000118006F000020ull) /* CVMX_UCTLX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x000118006F000028ull) /* CVMX_UCTLX_INT_ENA(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_USB, 0, 0, "UCTLX_INT_REG(0)[PP_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 1, 0, "UCTLX_INT_REG(0)[ER_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 2, 0, "UCTLX_INT_REG(0)[OR_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 3, 0, "UCTLX_INT_REG(0)[CF_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 4, 0, "UCTLX_INT_REG(0)[WB_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 5, 0, "UCTLX_INT_REG(0)[WB_POP_E]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 6, 0, "UCTLX_INT_REG(0)[OC_OVF_E]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 7, 0, "UCTLX_INT_REG(0)[EC_OVF_E]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 20 /* mio */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800000000A0ull) /* CVMX_MIO_BOOT_ERR */, CVMX_ADD_IO_SEG(0x00011800000000A8ull) /* CVMX_MIO_BOOT_INT */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "MIO_BOOT_ERR[ADR_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "MIO_BOOT_ERR[WAIT_ERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 32 /* dfa */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180037000028ull) /* CVMX_DFA_ERROR */, CVMX_ADD_IO_SEG(0x0001180037000030ull) /* CVMX_DFA_INTMSK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DFA_ERROR[DBLOVF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "DFA_ERROR[DC0PERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 19 /* nand */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001070001000020ull) /* CVMX_NDF_INT */, CVMX_ADD_IO_SEG(0x0001070001000028ull) /* CVMX_NDF_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "NDF_INT[WDOG]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "NDF_INT[SM_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "NDF_INT[ECC_1BIT]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "NDF_INT[ECC_MULT]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "NDF_INT[OVRF]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 56 /* dfm */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800D4000408ull) /* CVMX_DFM_FNT_STAT */, CVMX_ADD_IO_SEG(0x00011800D4000410ull) /* CVMX_DFM_FNT_IENA */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_DFM, 0, 0, "DFM_FNT_STAT[SBE_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_DFM, 1, 0, "DFM_FNT_STAT[DBE_ERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 29 /* tim */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180058000088ull) /* CVMX_TIM_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180058000090ull) /* CVMX_TIM_REG_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "TIM_REG_ERROR[MASK]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 52 /* lmc0 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800880001F0ull) /* CVMX_LMCX_INT(0) */, CVMX_ADD_IO_SEG(0x00011800880001E8ull) /* CVMX_LMCX_INT_EN(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_LMC, 1, 0, "LMCX_INT(0)[SEC_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_LMC, 0, 0, "LMCX_INT(0)[NXM_WR_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_LMC, 5, 0, "LMCX_INT(0)[DED_ERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 31 /* key */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180020000000ull) /* CVMX_KEY_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180020000008ull) /* CVMX_KEY_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, NULL},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 63 /* rst */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180000001628ull) /* CVMX_MIO_RST_INT */, CVMX_ADD_IO_SEG(0x0001180000001630ull) /* CVMX_MIO_RST_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "MIO_RST_INT[RST_LINK0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "MIO_RST_INT[RST_LINK1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "MIO_RST_INT[RST_LINK2]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "MIO_RST_INT[RST_LINK3]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "MIO_RST_INT[PERST0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "MIO_RST_INT[PERST1]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 21 /* iob */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800F0000058ull) /* CVMX_IOB_INT_SUM */, CVMX_ADD_IO_SEG(0x00011800F0000060ull) /* CVMX_IOB_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IOB_INT_SUM[NP_SOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IOB_INT_SUM[NP_EOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IOB_INT_SUM[P_SOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IOB_INT_SUM[P_EOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IOB_INT_SUM[NP_DAT]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IOB_INT_SUM[P_DAT]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 46 /* agl */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800E0000518ull) /* CVMX_AGL_GMX_BAD_REG */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 32, 0, "AGL_GMX_BAD_REG[OVRFLW]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 33, 0, "AGL_GMX_BAD_REG[TXPOP]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 34, 0, "AGL_GMX_BAD_REG[TXPSH]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 35, 0, "AGL_GMX_BAD_REG[OVRFLW1]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 36, 0, "AGL_GMX_BAD_REG[TXPOP1]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 37, 0, "AGL_GMX_BAD_REG[TXPSH1]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 2, 0, "AGL_GMX_BAD_REG[OUT_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 22, 0, "AGL_GMX_BAD_REG[LOSTSTAT]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800E0000000ull) + ((0) & 1) * 2048 /* CVMX_AGL_GMX_RXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800E0000008ull) + ((0) & 1) * 2048 /* CVMX_AGL_GMX_RXX_INT_EN(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 8, 0, "AGL_GMX_RXX_INT_REG(0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 10, 0, "AGL_GMX_RXX_INT_REG(0)[OVRERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800E0000000ull) + ((1) & 1) * 2048 /* CVMX_AGL_GMX_RXX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x00011800E0000008ull) + ((1) & 1) * 2048 /* CVMX_AGL_GMX_RXX_INT_EN(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 8, 1, "AGL_GMX_RXX_INT_REG(1)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 10, 1, "AGL_GMX_RXX_INT_REG(1)[OVRERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800E0000500ull) /* CVMX_AGL_GMX_TX_INT_REG */, CVMX_ADD_IO_SEG(0x00011800E0000508ull) /* CVMX_AGL_GMX_TX_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 0, 0, "AGL_GMX_TX_INT_REG[PKO_NXA]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 2, 0, "AGL_GMX_TX_INT_REG[UNDFLW]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 28 /* zip */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180038000088ull) /* CVMX_ZIP_ERROR */, CVMX_ADD_IO_SEG(0x0001180038000090ull) /* CVMX_ZIP_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "ZIP_ERROR[DOORBELL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 36 /* agx0 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180008000518ull) + ((0) & 1) * 0x8000000ull /* CVMX_GMXX_BAD_REG(0) */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_BAD_REG(0)[OUT_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 0, "GMXX_BAD_REG(0)[LOSTSTAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 0, "GMXX_BAD_REG(0)[STATOVR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 0, "GMXX_BAD_REG(0)[INB_NXA]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "GMXX_RXX_INT_REG(0,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "GMXX_RXX_INT_REG(0,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "GMXX_RXX_INT_REG(0,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 0, "GMXX_RXX_INT_REG(0,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 0, "GMXX_RXX_INT_REG(0,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 0, "GMXX_RXX_INT_REG(0,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 0, "GMXX_RXX_INT_REG(0,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 0, "GMXX_RXX_INT_REG(0,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 0, "GMXX_RXX_INT_REG(0,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 0, "GMXX_RXX_INT_REG(0,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 0, "GMXX_RXX_INT_REG(0,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 0, "GMXX_RXX_INT_REG(0,0)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 1, "GMXX_RXX_INT_REG(1,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 1, "GMXX_RXX_INT_REG(1,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 1, "GMXX_RXX_INT_REG(1,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 1, "GMXX_RXX_INT_REG(1,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 1, "GMXX_RXX_INT_REG(1,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 1, "GMXX_RXX_INT_REG(1,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 1, "GMXX_RXX_INT_REG(1,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 1, "GMXX_RXX_INT_REG(1,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 1, "GMXX_RXX_INT_REG(1,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 1, "GMXX_RXX_INT_REG(1,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 1, "GMXX_RXX_INT_REG(1,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 1, "GMXX_RXX_INT_REG(1,0)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2, "GMXX_RXX_INT_REG(2,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2, "GMXX_RXX_INT_REG(2,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2, "GMXX_RXX_INT_REG(2,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2, "GMXX_RXX_INT_REG(2,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2, "GMXX_RXX_INT_REG(2,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2, "GMXX_RXX_INT_REG(2,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2, "GMXX_RXX_INT_REG(2,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2, "GMXX_RXX_INT_REG(2,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2, "GMXX_RXX_INT_REG(2,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2, "GMXX_RXX_INT_REG(2,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2, "GMXX_RXX_INT_REG(2,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2, "GMXX_RXX_INT_REG(2,0)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 3, "GMXX_RXX_INT_REG(3,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3, "GMXX_RXX_INT_REG(3,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3, "GMXX_RXX_INT_REG(3,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 3, "GMXX_RXX_INT_REG(3,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 3, "GMXX_RXX_INT_REG(3,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 3, "GMXX_RXX_INT_REG(3,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 3, "GMXX_RXX_INT_REG(3,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 3, "GMXX_RXX_INT_REG(3,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 3, "GMXX_RXX_INT_REG(3,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 3, "GMXX_RXX_INT_REG(3,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 3, "GMXX_RXX_INT_REG(3,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 3, "GMXX_RXX_INT_REG(3,0)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((0) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((0) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_EN(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "GMXX_TX_INT_REG(0)[PKO_NXA]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_TX_INT_REG(0)[UNDFLW]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 0, "GMXX_TX_INT_REG(0)[PTP_LOST]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((0) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(0,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((0) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(0,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "PCSX_INTX_REG(0,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 0, "PCSX_INTX_REG(0,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "PCSX_INTX_REG(0,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "PCSX_INTX_REG(0,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 0, "PCSX_INTX_REG(0,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "PCSX_INTX_REG(0,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 0, "PCSX_INTX_REG(0,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "PCSX_INTX_REG(0,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 0, "PCSX_INTX_REG(0,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((1) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(1,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((1) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(1,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 1, "PCSX_INTX_REG(1,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 1, "PCSX_INTX_REG(1,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 1, "PCSX_INTX_REG(1,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 1, "PCSX_INTX_REG(1,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 1, "PCSX_INTX_REG(1,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 1, "PCSX_INTX_REG(1,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 1, "PCSX_INTX_REG(1,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 1, "PCSX_INTX_REG(1,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 1, "PCSX_INTX_REG(1,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((2) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(2,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((2) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(2,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2, "PCSX_INTX_REG(2,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2, "PCSX_INTX_REG(2,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2, "PCSX_INTX_REG(2,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2, "PCSX_INTX_REG(2,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2, "PCSX_INTX_REG(2,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2, "PCSX_INTX_REG(2,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2, "PCSX_INTX_REG(2,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2, "PCSX_INTX_REG(2,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2, "PCSX_INTX_REG(2,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((3) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(3,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((3) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(3,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 3, "PCSX_INTX_REG(3,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 3, "PCSX_INTX_REG(3,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 3, "PCSX_INTX_REG(3,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 3, "PCSX_INTX_REG(3,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 3, "PCSX_INTX_REG(3,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3, "PCSX_INTX_REG(3,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 3, "PCSX_INTX_REG(3,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3, "PCSX_INTX_REG(3,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 3, "PCSX_INTX_REG(3,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0000858ull) + ((0) & 1) * 0x8000000ull /* CVMX_PCSXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800B0000860ull) + ((0) & 1) * 0x8000000ull /* CVMX_PCSXX_INT_EN_REG(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "PCSXX_INT_REG(0)[TXFLT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "PCSXX_INT_REG(0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "PCSXX_INT_REG(0)[RXSYNBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 0, "PCSXX_INT_REG(0)[BITLCKLS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "PCSXX_INT_REG(0)[SYNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "PCSXX_INT_REG(0)[ALGNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 0, "PCSXX_INT_REG(0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 37 /* agx1 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180008000518ull) + ((1) & 1) * 0x8000000ull /* CVMX_GMXX_BAD_REG(1) */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "GMXX_BAD_REG(1)[OUT_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 16, "GMXX_BAD_REG(1)[LOSTSTAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 16, "GMXX_BAD_REG(1)[STATOVR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 16, "GMXX_BAD_REG(1)[INB_NXA]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 16, "GMXX_RXX_INT_REG(0,1)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 16, "GMXX_RXX_INT_REG(0,1)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 16, "GMXX_RXX_INT_REG(0,1)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 16, "GMXX_RXX_INT_REG(0,1)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 16, "GMXX_RXX_INT_REG(0,1)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 16, "GMXX_RXX_INT_REG(0,1)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 16, "GMXX_RXX_INT_REG(0,1)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 16, "GMXX_RXX_INT_REG(0,1)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 16, "GMXX_RXX_INT_REG(0,1)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 16, "GMXX_RXX_INT_REG(0,1)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 16, "GMXX_RXX_INT_REG(0,1)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 16, "GMXX_RXX_INT_REG(0,1)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 17, "GMXX_RXX_INT_REG(1,1)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 17, "GMXX_RXX_INT_REG(1,1)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 17, "GMXX_RXX_INT_REG(1,1)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 17, "GMXX_RXX_INT_REG(1,1)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 17, "GMXX_RXX_INT_REG(1,1)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 17, "GMXX_RXX_INT_REG(1,1)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 17, "GMXX_RXX_INT_REG(1,1)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 17, "GMXX_RXX_INT_REG(1,1)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 17, "GMXX_RXX_INT_REG(1,1)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 17, "GMXX_RXX_INT_REG(1,1)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 17, "GMXX_RXX_INT_REG(1,1)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 17, "GMXX_RXX_INT_REG(1,1)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 18, "GMXX_RXX_INT_REG(2,1)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 18, "GMXX_RXX_INT_REG(2,1)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 18, "GMXX_RXX_INT_REG(2,1)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 18, "GMXX_RXX_INT_REG(2,1)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 18, "GMXX_RXX_INT_REG(2,1)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 18, "GMXX_RXX_INT_REG(2,1)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 18, "GMXX_RXX_INT_REG(2,1)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 18, "GMXX_RXX_INT_REG(2,1)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 18, "GMXX_RXX_INT_REG(2,1)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 18, "GMXX_RXX_INT_REG(2,1)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 18, "GMXX_RXX_INT_REG(2,1)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 18, "GMXX_RXX_INT_REG(2,1)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 19, "GMXX_RXX_INT_REG(3,1)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 19, "GMXX_RXX_INT_REG(3,1)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 19, "GMXX_RXX_INT_REG(3,1)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 19, "GMXX_RXX_INT_REG(3,1)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 19, "GMXX_RXX_INT_REG(3,1)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 19, "GMXX_RXX_INT_REG(3,1)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 19, "GMXX_RXX_INT_REG(3,1)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 19, "GMXX_RXX_INT_REG(3,1)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 19, "GMXX_RXX_INT_REG(3,1)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 19, "GMXX_RXX_INT_REG(3,1)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 19, "GMXX_RXX_INT_REG(3,1)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 19, "GMXX_RXX_INT_REG(3,1)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((1) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((1) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_EN(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 16, "GMXX_TX_INT_REG(1)[PKO_NXA]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "GMXX_TX_INT_REG(1)[UNDFLW]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 16, "GMXX_TX_INT_REG(1)[PTP_LOST]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((0) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(0,1) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((0) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(0,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "PCSX_INTX_REG(0,1)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 16, "PCSX_INTX_REG(0,1)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 16, "PCSX_INTX_REG(0,1)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 16, "PCSX_INTX_REG(0,1)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 16, "PCSX_INTX_REG(0,1)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 16, "PCSX_INTX_REG(0,1)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 16, "PCSX_INTX_REG(0,1)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 16, "PCSX_INTX_REG(0,1)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 16, "PCSX_INTX_REG(0,1)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((1) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(1,1) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((1) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(1,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 17, "PCSX_INTX_REG(1,1)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 17, "PCSX_INTX_REG(1,1)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 17, "PCSX_INTX_REG(1,1)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 17, "PCSX_INTX_REG(1,1)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 17, "PCSX_INTX_REG(1,1)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 17, "PCSX_INTX_REG(1,1)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 17, "PCSX_INTX_REG(1,1)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 17, "PCSX_INTX_REG(1,1)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 17, "PCSX_INTX_REG(1,1)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((2) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(2,1) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((2) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(2,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 18, "PCSX_INTX_REG(2,1)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 18, "PCSX_INTX_REG(2,1)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 18, "PCSX_INTX_REG(2,1)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 18, "PCSX_INTX_REG(2,1)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 18, "PCSX_INTX_REG(2,1)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 18, "PCSX_INTX_REG(2,1)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 18, "PCSX_INTX_REG(2,1)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 18, "PCSX_INTX_REG(2,1)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 18, "PCSX_INTX_REG(2,1)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((3) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(3,1) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((3) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(3,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 19, "PCSX_INTX_REG(3,1)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 19, "PCSX_INTX_REG(3,1)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 19, "PCSX_INTX_REG(3,1)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 19, "PCSX_INTX_REG(3,1)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 19, "PCSX_INTX_REG(3,1)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 19, "PCSX_INTX_REG(3,1)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 19, "PCSX_INTX_REG(3,1)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 19, "PCSX_INTX_REG(3,1)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 19, "PCSX_INTX_REG(3,1)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0000858ull) + ((1) & 1) * 0x8000000ull /* CVMX_PCSXX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x00011800B0000860ull) + ((1) & 1) * 0x8000000ull /* CVMX_PCSXX_INT_EN_REG(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 16, "PCSXX_INT_REG(1)[TXFLT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 16, "PCSXX_INT_REG(1)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "PCSXX_INT_REG(1)[RXSYNBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 16, "PCSXX_INT_REG(1)[BITLCKLS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 16, "PCSXX_INT_REG(1)[SYNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 16, "PCSXX_INT_REG(1)[ALGNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 16, "PCSXX_INT_REG(1)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 50 /* srio0 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800C8000118ull) + ((0) & 3) * 0x1000000ull /* CVMX_SRIOX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800C8000110ull) + ((0) & 3) * 0x1000000ull /* CVMX_SRIOX_INT_ENABLE(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_SRIO, 4, 0, "SRIOX_INT_REG(0)[BAR_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 5, 0, "SRIOX_INT_REG(0)[DENY_WR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 6, 0, "SRIOX_INT_REG(0)[SLI_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 9, 0, "SRIOX_INT_REG(0)[MCE_RX]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 12, 0, "SRIOX_INT_REG(0)[LOG_ERB]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 13, 0, "SRIOX_INT_REG(0)[PHY_ERB]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 18, 0, "SRIOX_INT_REG(0)[OMSG_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 19, 0, "SRIOX_INT_REG(0)[PKO_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 20, 0, "SRIOX_INT_REG(0)[RTRY_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 21, 0, "SRIOX_INT_REG(0)[F_ERROR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 22, 0, "SRIOX_INT_REG(0)[MAC_BUF]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 23, 0, "SRIOX_INT_REG(0)[DEGRAD]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 24, 0, "SRIOX_INT_REG(0)[FAIL]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 25, 0, "SRIOX_INT_REG(0)[TTL_TOUT]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 26, 0, "SRIOX_INT_REG(0)[ZERO_PKT]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 34 /* sli */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011F0000010330ull) /* CVMX_PEXP_SLI_INT_SUM */, CVMX_ADD_IO_SEG(0x00011F0000013CD0ull) /* CVMX_PEXP_SLI_INT_ENB_CIU */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PEXP_SLI_INT_SUM[RML_TO]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "PEXP_SLI_INT_SUM[BAR0_TO]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PEXP_SLI_INT_SUM[IOB2BIG]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PEXP_SLI_INT_SUM[M0_UP_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "PEXP_SLI_INT_SUM[M0_UP_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "PEXP_SLI_INT_SUM[M0_UN_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "PEXP_SLI_INT_SUM[M0_UN_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "PEXP_SLI_INT_SUM[M1_UP_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "PEXP_SLI_INT_SUM[M1_UP_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "PEXP_SLI_INT_SUM[M1_UN_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "PEXP_SLI_INT_SUM[M1_UN_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "PEXP_SLI_INT_SUM[M2_UP_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "PEXP_SLI_INT_SUM[M2_UP_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "PEXP_SLI_INT_SUM[M2_UN_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 23, 0, "PEXP_SLI_INT_SUM[M2_UN_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "PEXP_SLI_INT_SUM[M3_UP_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "PEXP_SLI_INT_SUM[M3_UP_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "PEXP_SLI_INT_SUM[M3_UN_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 27, 0, "PEXP_SLI_INT_SUM[M3_UN_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 48, 0, "PEXP_SLI_INT_SUM[PIDBOF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 49, 0, "PEXP_SLI_INT_SUM[PSLDBOF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 50, 0, "PEXP_SLI_INT_SUM[POUT_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 51, 0, "PEXP_SLI_INT_SUM[PIN_BP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 52, 0, "PEXP_SLI_INT_SUM[PGL_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 53, 0, "PEXP_SLI_INT_SUM[PDI_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 54, 0, "PEXP_SLI_INT_SUM[POP_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 55, 0, "PEXP_SLI_INT_SUM[PINS_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 56, 0, "PEXP_SLI_INT_SUM[SPRT0_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 57, 0, "PEXP_SLI_INT_SUM[SPRT1_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 58, 0, "PEXP_SLI_INT_SUM[SPRT2_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 59, 0, "PEXP_SLI_INT_SUM[SPRT3_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 60, 0, "PEXP_SLI_INT_SUM[ILL_PAD]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 35 /* dpi */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001DF0000000008ull) /* CVMX_DPI_INT_REG */, CVMX_ADD_IO_SEG(0x0001DF0000000010ull) /* CVMX_DPI_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_INT_REG[NDERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "DPI_INT_REG[NFOVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "DPI_INT_REG[DMADBO]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "DPI_INT_REG[REQ_BADADR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "DPI_INT_REG[REQ_BADLEN]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "DPI_INT_REG[REQ_OVRFLW]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "DPI_INT_REG[REQ_UNDFLW]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "DPI_INT_REG[REQ_ANULL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "DPI_INT_REG[REQ_INULL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "DPI_INT_REG[REQ_BADFIL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "DPI_INT_REG[SPRT0_RST]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "DPI_INT_REG[SPRT1_RST]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "DPI_INT_REG[SPRT2_RST]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 27, 0, "DPI_INT_REG[SPRT3_RST]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001DF0000000078ull) /* CVMX_DPI_PKT_ERR_RSP */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_PKT_ERR_RSP[PKTERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001DF0000000058ull) /* CVMX_DPI_REQ_ERR_RSP */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_REQ_ERR_RSP[QERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001DF0000000060ull) /* CVMX_DPI_REQ_ERR_RST */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_REQ_ERR_RST[QERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{0}}
			},
			{0}}},
		{0}}
	};
static struct cvmx_error_muxchild error_tree_cn52xx =
	{0x0000000000000000ull /* CVMX_ROOT */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
		{1, 0 /* root */, (struct cvmx_error_muxchild[]){
			{CVMX_ADD_IO_SEG(0x0001070000000000ull) + ((0) & 63) * 8 /* CVMX_CIU_INTX_SUM0(0) */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 46 /* rml */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011F0000008520ull) /* CVMX_PEXP_NPEI_RSL_INT_BLOCKS */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
						{1, 16 /* l2c */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800800000F8ull) /* CVMX_L2C_INT_STAT */, CVMX_ADD_IO_SEG(0x0001180080000100ull) /* CVMX_L2C_INT_EN */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 3, 0, "L2C_INT_STAT[L2TSEC]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 5, 0, "L2C_INT_STAT[L2DSEC]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 0, 0, "L2C_INT_STAT[OOB1]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 1, 0, "L2C_INT_STAT[OOB2]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 2, 0, "L2C_INT_STAT[OOB3]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 4, 0, "L2C_INT_STAT[L2TDED]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 6, 0, "L2C_INT_STAT[L2DDED]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 7, 0, "L2C_INT_STAT[LCK]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 8, 0, "L2C_INT_STAT[LCK2]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080000010ull) /* CVMX_L2D_ERR */, CVMX_ADD_IO_SEG(0x0001180080000010ull) /* CVMX_L2D_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_L2C, 3, 0, "L2D_ERR[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 4, 0, "L2D_ERR[DED_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080000008ull) /* CVMX_L2T_ERR */, CVMX_ADD_IO_SEG(0x0001180080000008ull) /* CVMX_L2T_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_L2C, 3, 0, "L2T_ERR[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 4, 0, "L2T_ERR[DED_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 24, 0, "L2T_ERR[LCKERR]"},
									{1, 0, CVMX_ERROR_GROUP_L2C, 26, 0, "L2T_ERR[LCKERR2]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 28 /* agl */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800E0000518ull) /* CVMX_AGL_GMX_BAD_REG */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 32, 0, "AGL_GMX_BAD_REG[OVRFLW]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 33, 0, "AGL_GMX_BAD_REG[TXPOP]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 34, 0, "AGL_GMX_BAD_REG[TXPSH]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 35, 0, "AGL_GMX_BAD_REG[OVRFLW1]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 36, 0, "AGL_GMX_BAD_REG[TXPOP1]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 37, 0, "AGL_GMX_BAD_REG[TXPSH1]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 2, 0, "AGL_GMX_BAD_REG[OUT_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 22, 0, "AGL_GMX_BAD_REG[LOSTSTAT]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800E0000000ull) + ((0) & 1) * 2048 /* CVMX_AGL_GMX_RXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800E0000008ull) + ((0) & 1) * 2048 /* CVMX_AGL_GMX_RXX_INT_EN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 8, 0, "AGL_GMX_RXX_INT_REG(0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 10, 0, "AGL_GMX_RXX_INT_REG(0)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800E0000000ull) + ((1) & 1) * 2048 /* CVMX_AGL_GMX_RXX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x00011800E0000008ull) + ((1) & 1) * 2048 /* CVMX_AGL_GMX_RXX_INT_EN(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 8, 1, "AGL_GMX_RXX_INT_REG(1)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 10, 1, "AGL_GMX_RXX_INT_REG(1)[OVRERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800E0000500ull) /* CVMX_AGL_GMX_TX_INT_REG */, CVMX_ADD_IO_SEG(0x00011800E0000508ull) /* CVMX_AGL_GMX_TX_INT_EN */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 0, 0, "AGL_GMX_TX_INT_REG[PKO_NXA]"},
									{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 2, 0, "AGL_GMX_TX_INT_REG[UNDFLW]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 1 /* gmx0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180008000518ull) + ((0) & 0) * 0x8000000ull /* CVMX_GMXX_BAD_REG(0) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_BAD_REG(0)[OUT_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 0, "GMXX_BAD_REG(0)[LOSTSTAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 0, "GMXX_BAD_REG(0)[STATOVR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 0, "GMXX_BAD_REG(0)[INB_NXA]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "GMXX_RXX_INT_REG(0,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "GMXX_RXX_INT_REG(0,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "GMXX_RXX_INT_REG(0,0)[OVRERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 0, "GMXX_RXX_INT_REG(0,0)[LOC_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 0, "GMXX_RXX_INT_REG(0,0)[REM_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 0, "GMXX_RXX_INT_REG(0,0)[BAD_SEQ]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 0, "GMXX_RXX_INT_REG(0,0)[BAD_TERM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 0, "GMXX_RXX_INT_REG(0,0)[UNSOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 0, "GMXX_RXX_INT_REG(0,0)[UNEOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 0, "GMXX_RXX_INT_REG(0,0)[UNDAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 0, "GMXX_RXX_INT_REG(0,0)[HG2FLD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 0, "GMXX_RXX_INT_REG(0,0)[HG2CC]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 1, "GMXX_RXX_INT_REG(1,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 1, "GMXX_RXX_INT_REG(1,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 1, "GMXX_RXX_INT_REG(1,0)[OVRERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 1, "GMXX_RXX_INT_REG(1,0)[LOC_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 1, "GMXX_RXX_INT_REG(1,0)[REM_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 1, "GMXX_RXX_INT_REG(1,0)[BAD_SEQ]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 1, "GMXX_RXX_INT_REG(1,0)[BAD_TERM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 1, "GMXX_RXX_INT_REG(1,0)[UNSOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 1, "GMXX_RXX_INT_REG(1,0)[UNEOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 1, "GMXX_RXX_INT_REG(1,0)[UNDAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 1, "GMXX_RXX_INT_REG(1,0)[HG2FLD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 1, "GMXX_RXX_INT_REG(1,0)[HG2CC]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2, "GMXX_RXX_INT_REG(2,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2, "GMXX_RXX_INT_REG(2,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2, "GMXX_RXX_INT_REG(2,0)[OVRERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2, "GMXX_RXX_INT_REG(2,0)[LOC_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2, "GMXX_RXX_INT_REG(2,0)[REM_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2, "GMXX_RXX_INT_REG(2,0)[BAD_SEQ]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2, "GMXX_RXX_INT_REG(2,0)[BAD_TERM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2, "GMXX_RXX_INT_REG(2,0)[UNSOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2, "GMXX_RXX_INT_REG(2,0)[UNEOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2, "GMXX_RXX_INT_REG(2,0)[UNDAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2, "GMXX_RXX_INT_REG(2,0)[HG2FLD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2, "GMXX_RXX_INT_REG(2,0)[HG2CC]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 3, "GMXX_RXX_INT_REG(3,0)[CAREXT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3, "GMXX_RXX_INT_REG(3,0)[SKPERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3, "GMXX_RXX_INT_REG(3,0)[OVRERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 3, "GMXX_RXX_INT_REG(3,0)[LOC_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 3, "GMXX_RXX_INT_REG(3,0)[REM_FAULT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 3, "GMXX_RXX_INT_REG(3,0)[BAD_SEQ]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 3, "GMXX_RXX_INT_REG(3,0)[BAD_TERM]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 3, "GMXX_RXX_INT_REG(3,0)[UNSOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 3, "GMXX_RXX_INT_REG(3,0)[UNEOP]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 3, "GMXX_RXX_INT_REG(3,0)[UNDAT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 3, "GMXX_RXX_INT_REG(3,0)[HG2FLD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 3, "GMXX_RXX_INT_REG(3,0)[HG2CC]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((0) & 0) * 0x8000000ull /* CVMX_GMXX_TX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((0) & 0) * 0x8000000ull /* CVMX_GMXX_TX_INT_EN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "GMXX_TX_INT_REG(0)[PKO_NXA]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_TX_INT_REG(0)[UNDFLW]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 0 /* mio */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800000000A0ull) /* CVMX_MIO_BOOT_ERR */, CVMX_ADD_IO_SEG(0x00011800000000A8ull) /* CVMX_MIO_BOOT_INT */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "MIO_BOOT_ERR[ADR_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "MIO_BOOT_ERR[WAIT_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 9 /* ipd */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00014F0000000168ull) /* CVMX_IPD_INT_SUM */, CVMX_ADD_IO_SEG(0x00014F0000000160ull) /* CVMX_IPD_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IPD_INT_SUM[PRC_PAR0]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IPD_INT_SUM[PRC_PAR1]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IPD_INT_SUM[PRC_PAR2]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IPD_INT_SUM[PRC_PAR3]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IPD_INT_SUM[BP_SUB]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IPD_INT_SUM[DC_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "IPD_INT_SUM[CC_OVR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "IPD_INT_SUM[C_COLL]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "IPD_INT_SUM[D_COLL]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "IPD_INT_SUM[BC_OVR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 11 /* tim */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180058000088ull) /* CVMX_TIM_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180058000090ull) /* CVMX_TIM_REG_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "TIM_REG_ERROR[MASK]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 12 /* pow */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "POW_ECC_ERR[SBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "POW_ECC_ERR[DBE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "POW_ECC_ERR[RPE]"},
									{1, 0, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "POW_ECC_ERR[IOP]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 15 /* usb1 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180068000000ull) + ((1) & 1) * 0x10000000ull /* CVMX_USBNX_INT_SUM(1) */, CVMX_ADD_IO_SEG(0x0001180068000008ull) + ((1) & 1) * 0x10000000ull /* CVMX_USBNX_INT_ENB(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_USB, 0, 1, "USBNX_INT_SUM(1)[PR_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 1, 1, "USBNX_INT_SUM(1)[PR_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 2, 1, "USBNX_INT_SUM(1)[NR_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 3, 1, "USBNX_INT_SUM(1)[NR_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 4, 1, "USBNX_INT_SUM(1)[LR_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 5, 1, "USBNX_INT_SUM(1)[LR_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 6, 1, "USBNX_INT_SUM(1)[PT_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 7, 1, "USBNX_INT_SUM(1)[PT_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 8, 1, "USBNX_INT_SUM(1)[NT_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 9, 1, "USBNX_INT_SUM(1)[NT_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 10, 1, "USBNX_INT_SUM(1)[LT_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 11, 1, "USBNX_INT_SUM(1)[LT_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 12, 1, "USBNX_INT_SUM(1)[DCRED_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 13, 1, "USBNX_INT_SUM(1)[DCRED_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 14, 1, "USBNX_INT_SUM(1)[L2C_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 15, 1, "USBNX_INT_SUM(1)[L2C_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 16, 1, "USBNX_INT_SUM(1)[LT_FI_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 17, 1, "USBNX_INT_SUM(1)[LT_FI_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 18, 1, "USBNX_INT_SUM(1)[RG_FI_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 19, 1, "USBNX_INT_SUM(1)[RG_FI_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 20, 1, "USBNX_INT_SUM(1)[RQ_Q2_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 21, 1, "USBNX_INT_SUM(1)[RQ_Q2_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 22, 1, "USBNX_INT_SUM(1)[RQ_Q3_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 23, 1, "USBNX_INT_SUM(1)[RQ_Q3_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 24, 1, "USBNX_INT_SUM(1)[UOD_PE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 25, 1, "USBNX_INT_SUM(1)[UOD_PF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 32, 1, "USBNX_INT_SUM(1)[LTL_F_PE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 33, 1, "USBNX_INT_SUM(1)[LTL_F_PF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 34, 1, "USBNX_INT_SUM(1)[ND4O_RPE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 35, 1, "USBNX_INT_SUM(1)[ND4O_RPF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 36, 1, "USBNX_INT_SUM(1)[ND4O_DPE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 37, 1, "USBNX_INT_SUM(1)[ND4O_DPF]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 3 /* npei */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011F0000008530ull) /* CVMX_PEXP_NPEI_INT_SUM */, CVMX_ADD_IO_SEG(0x00011F000000BCD0ull) /* CVMX_PEXP_NPEI_INT_ENB2 */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_PCI, 21, 0, "PEXP_NPEI_INT_SUM[C0_SE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 38, 0, "PEXP_NPEI_INT_SUM[C0_UN_B0]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 39, 0, "PEXP_NPEI_INT_SUM[C0_UN_B1]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 40, 0, "PEXP_NPEI_INT_SUM[C0_UN_B2]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 42, 0, "PEXP_NPEI_INT_SUM[C0_UN_BX]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 53, 0, "PEXP_NPEI_INT_SUM[C0_UN_WF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 41, 0, "PEXP_NPEI_INT_SUM[C0_UN_WI]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 33, 0, "PEXP_NPEI_INT_SUM[C0_UP_B0]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 34, 0, "PEXP_NPEI_INT_SUM[C0_UP_B1]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 35, 0, "PEXP_NPEI_INT_SUM[C0_UP_B2]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 37, 0, "PEXP_NPEI_INT_SUM[C0_UP_BX]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 55, 0, "PEXP_NPEI_INT_SUM[C0_UP_WF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 36, 0, "PEXP_NPEI_INT_SUM[C0_UP_WI]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 23, 0, "PEXP_NPEI_INT_SUM[C0_WAKE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 22, 0, "PEXP_NPEI_INT_SUM[CRS0_DR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 20, 0, "PEXP_NPEI_INT_SUM[CRS0_ER]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 28, 1, "PEXP_NPEI_INT_SUM[C1_SE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 48, 1, "PEXP_NPEI_INT_SUM[C1_UN_B0]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 49, 1, "PEXP_NPEI_INT_SUM[C1_UN_B1]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 50, 1, "PEXP_NPEI_INT_SUM[C1_UN_B2]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 52, 1, "PEXP_NPEI_INT_SUM[C1_UN_BX]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 54, 1, "PEXP_NPEI_INT_SUM[C1_UN_WF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 51, 1, "PEXP_NPEI_INT_SUM[C1_UN_WI]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 43, 1, "PEXP_NPEI_INT_SUM[C1_UP_B0]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 44, 1, "PEXP_NPEI_INT_SUM[C1_UP_B1]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 45, 1, "PEXP_NPEI_INT_SUM[C1_UP_B2]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 47, 1, "PEXP_NPEI_INT_SUM[C1_UP_BX]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 56, 1, "PEXP_NPEI_INT_SUM[C1_UP_WF]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 46, 1, "PEXP_NPEI_INT_SUM[C1_UP_WI]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 30, 1, "PEXP_NPEI_INT_SUM[C1_WAKE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 29, 1, "PEXP_NPEI_INT_SUM[CRS1_DR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 27, 1, "PEXP_NPEI_INT_SUM[CRS1_ER]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "PEXP_NPEI_INT_SUM[BAR0_TO]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "PEXP_NPEI_INT_SUM[DMA0DBO]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "PEXP_NPEI_INT_SUM[DMA1DBO]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "PEXP_NPEI_INT_SUM[DMA2DBO]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "PEXP_NPEI_INT_SUM[DMA3DBO]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PEXP_NPEI_INT_SUM[IOB2BIG]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PEXP_NPEI_INT_SUM[RML_RTO]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "PEXP_NPEI_INT_SUM[RML_WTO]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PEXP_NPEI_INT_SUM[DMA4DBO]"},
									{0}},
								(struct cvmx_error_childbit[]){
								{1, 57 /* c0_exc */, (struct cvmx_error_muxchild[]){
									{CVMX_ADD_IO_SEG(0x00011800C8000008ull) + ((0) & 1) * 0x8000000ull /* CVMX_PESCX_DBG_INFO(0) */, CVMX_ADD_IO_SEG(0x00011800C80000A0ull) + ((0) & 1) * 0x8000000ull /* CVMX_PESCX_DBG_INFO_EN(0) */, (struct cvmx_error_regbit[]){
											{1, 1, CVMX_ERROR_GROUP_PCI, 0, 0, "PESCX_DBG_INFO(0)[SPOISON]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 2, 0, "PESCX_DBG_INFO(0)[RTLPLLE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 3, 0, "PESCX_DBG_INFO(0)[RECRCE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "PESCX_DBG_INFO(0)[RPOISON]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 5, 0, "PESCX_DBG_INFO(0)[RCEMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 6, 0, "PESCX_DBG_INFO(0)[RNFEMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "PESCX_DBG_INFO(0)[RFEMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "PESCX_DBG_INFO(0)[RPMERC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 9, 0, "PESCX_DBG_INFO(0)[RPTAMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 10, 0, "PESCX_DBG_INFO(0)[RUMEP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "PESCX_DBG_INFO(0)[RVDM]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "PESCX_DBG_INFO(0)[ACTO]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 13, 0, "PESCX_DBG_INFO(0)[RTE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 14, 0, "PESCX_DBG_INFO(0)[MRE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 15, 0, "PESCX_DBG_INFO(0)[RDWDLE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 16, 0, "PESCX_DBG_INFO(0)[RTWDLE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 17, 0, "PESCX_DBG_INFO(0)[DPEOOSD]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 18, 0, "PESCX_DBG_INFO(0)[FCPVWT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 19, 0, "PESCX_DBG_INFO(0)[RPE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 20, 0, "PESCX_DBG_INFO(0)[FCUV]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 21, 0, "PESCX_DBG_INFO(0)[RQO]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 22, 0, "PESCX_DBG_INFO(0)[RAUC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 23, 0, "PESCX_DBG_INFO(0)[RACUR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 24, 0, "PESCX_DBG_INFO(0)[RACCA]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 25, 0, "PESCX_DBG_INFO(0)[CAAR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 26, 0, "PESCX_DBG_INFO(0)[RARWDNS]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 27, 0, "PESCX_DBG_INFO(0)[RAMTLP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 28, 0, "PESCX_DBG_INFO(0)[RACPP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 29, 0, "PESCX_DBG_INFO(0)[RAWWPP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 30, 0, "PESCX_DBG_INFO(0)[ECRC_E]"},
											{0}},
										NULL /*cvmx_error_childbit*/
									},
									{0}}},
								{1, 58 /* c1_exc */, (struct cvmx_error_muxchild[]){
									{CVMX_ADD_IO_SEG(0x00011800C8000008ull) + ((1) & 1) * 0x8000000ull /* CVMX_PESCX_DBG_INFO(1) */, CVMX_ADD_IO_SEG(0x00011800C80000A0ull) + ((1) & 1) * 0x8000000ull /* CVMX_PESCX_DBG_INFO_EN(1) */, (struct cvmx_error_regbit[]){
											{1, 1, CVMX_ERROR_GROUP_PCI, 0, 1, "PESCX_DBG_INFO(1)[SPOISON]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 2, 1, "PESCX_DBG_INFO(1)[RTLPLLE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 3, 1, "PESCX_DBG_INFO(1)[RECRCE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 4, 1, "PESCX_DBG_INFO(1)[RPOISON]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 5, 1, "PESCX_DBG_INFO(1)[RCEMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 6, 1, "PESCX_DBG_INFO(1)[RNFEMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 7, 1, "PESCX_DBG_INFO(1)[RFEMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 8, 1, "PESCX_DBG_INFO(1)[RPMERC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 9, 1, "PESCX_DBG_INFO(1)[RPTAMRC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 10, 1, "PESCX_DBG_INFO(1)[RUMEP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 11, 1, "PESCX_DBG_INFO(1)[RVDM]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 12, 1, "PESCX_DBG_INFO(1)[ACTO]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 13, 1, "PESCX_DBG_INFO(1)[RTE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 14, 1, "PESCX_DBG_INFO(1)[MRE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 15, 1, "PESCX_DBG_INFO(1)[RDWDLE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 16, 1, "PESCX_DBG_INFO(1)[RTWDLE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 17, 1, "PESCX_DBG_INFO(1)[DPEOOSD]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 18, 1, "PESCX_DBG_INFO(1)[FCPVWT]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 19, 1, "PESCX_DBG_INFO(1)[RPE]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 20, 1, "PESCX_DBG_INFO(1)[FCUV]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 21, 1, "PESCX_DBG_INFO(1)[RQO]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 22, 1, "PESCX_DBG_INFO(1)[RAUC]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 23, 1, "PESCX_DBG_INFO(1)[RACUR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 24, 1, "PESCX_DBG_INFO(1)[RACCA]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 25, 1, "PESCX_DBG_INFO(1)[CAAR]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 26, 1, "PESCX_DBG_INFO(1)[RARWDNS]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 27, 1, "PESCX_DBG_INFO(1)[RAMTLP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 28, 1, "PESCX_DBG_INFO(1)[RACPP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 29, 1, "PESCX_DBG_INFO(1)[RAWWPP]"},
											{1, 1, CVMX_ERROR_GROUP_PCI, 30, 1, "PESCX_DBG_INFO(1)[ECRC_E]"},
											{0}},
										NULL /*cvmx_error_childbit*/
									},
									{0}}},
								{0}}
							},
							{0}}},
						{1, 14 /* rad */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180070000088ull) /* CVMX_RAD_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180070000090ull) /* CVMX_RAD_REG_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "RAD_REG_ERROR[DOORBELL]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 10 /* pko */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180050000088ull) /* CVMX_PKO_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180050000090ull) /* CVMX_PKO_REG_INT_MASK */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PKO_REG_ERROR[PARITY]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "PKO_REG_ERROR[DOORBELL]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "PKO_REG_ERROR[CURRZERO]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 22 /* asxpcs0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((0) & 3) + ((0) & 0) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(0,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((0) & 3) + ((0) & 0) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(0,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "PCSX_INTX_REG(0,0)[AN_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 0, "PCSX_INTX_REG(0,0)[TXFIFU]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "PCSX_INTX_REG(0,0)[TXFIFO]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "PCSX_INTX_REG(0,0)[TXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 0, "PCSX_INTX_REG(0,0)[RXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "PCSX_INTX_REG(0,0)[RXLOCK]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 0, "PCSX_INTX_REG(0,0)[AN_BAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "PCSX_INTX_REG(0,0)[SYNC_BAD]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((1) & 3) + ((0) & 0) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(1,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((1) & 3) + ((0) & 0) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(1,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 1, "PCSX_INTX_REG(1,0)[AN_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 1, "PCSX_INTX_REG(1,0)[TXFIFU]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 1, "PCSX_INTX_REG(1,0)[TXFIFO]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 1, "PCSX_INTX_REG(1,0)[TXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 1, "PCSX_INTX_REG(1,0)[RXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 1, "PCSX_INTX_REG(1,0)[RXLOCK]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 1, "PCSX_INTX_REG(1,0)[AN_BAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 1, "PCSX_INTX_REG(1,0)[SYNC_BAD]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((2) & 3) + ((0) & 0) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(2,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((2) & 3) + ((0) & 0) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(2,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2, "PCSX_INTX_REG(2,0)[AN_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2, "PCSX_INTX_REG(2,0)[TXFIFU]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2, "PCSX_INTX_REG(2,0)[TXFIFO]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2, "PCSX_INTX_REG(2,0)[TXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2, "PCSX_INTX_REG(2,0)[RXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2, "PCSX_INTX_REG(2,0)[RXLOCK]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2, "PCSX_INTX_REG(2,0)[AN_BAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2, "PCSX_INTX_REG(2,0)[SYNC_BAD]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((3) & 3) + ((0) & 0) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(3,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((3) & 3) + ((0) & 0) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(3,0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 3, "PCSX_INTX_REG(3,0)[AN_ERR]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 3, "PCSX_INTX_REG(3,0)[TXFIFU]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 3, "PCSX_INTX_REG(3,0)[TXFIFO]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 3, "PCSX_INTX_REG(3,0)[TXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 3, "PCSX_INTX_REG(3,0)[RXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3, "PCSX_INTX_REG(3,0)[RXLOCK]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 3, "PCSX_INTX_REG(3,0)[AN_BAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3, "PCSX_INTX_REG(3,0)[SYNC_BAD]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x00011800B0000858ull) + ((0) & 0) * 0x8000000ull /* CVMX_PCSXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800B0000860ull) + ((0) & 0) * 0x8000000ull /* CVMX_PCSXX_INT_EN_REG(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "PCSXX_INT_REG(0)[TXFLT]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "PCSXX_INT_REG(0)[RXBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "PCSXX_INT_REG(0)[RXSYNBAD]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 0, "PCSXX_INT_REG(0)[BITLCKLS]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "PCSXX_INT_REG(0)[SYNLOS]"},
									{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "PCSXX_INT_REG(0)[ALGNLOS]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 20 /* pip */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800A0000008ull) /* CVMX_PIP_INT_REG */, CVMX_ADD_IO_SEG(0x00011800A0000010ull) /* CVMX_PIP_INT_EN */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PIP_INT_REG[PRTNXA]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "PIP_INT_REG[BADTAG]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "PIP_INT_REG[SKPRUNT]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "PIP_INT_REG[TODOOVR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "PIP_INT_REG[FEPERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PIP_INT_REG[BEPERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "PIP_INT_REG[PUNYERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 5 /* fpa */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180028000040ull) /* CVMX_FPA_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180028000048ull) /* CVMX_FPA_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "FPA_INT_SUM[FED0_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "FPA_INT_SUM[FED0_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "FPA_INT_SUM[FED1_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "FPA_INT_SUM[FED1_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "FPA_INT_SUM[Q0_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "FPA_INT_SUM[Q0_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "FPA_INT_SUM[Q0_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "FPA_INT_SUM[Q1_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "FPA_INT_SUM[Q1_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "FPA_INT_SUM[Q1_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "FPA_INT_SUM[Q2_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "FPA_INT_SUM[Q2_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "FPA_INT_SUM[Q2_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "FPA_INT_SUM[Q3_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "FPA_INT_SUM[Q3_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "FPA_INT_SUM[Q3_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "FPA_INT_SUM[Q4_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "FPA_INT_SUM[Q4_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "FPA_INT_SUM[Q4_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "FPA_INT_SUM[Q5_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "FPA_INT_SUM[Q5_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "FPA_INT_SUM[Q5_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "FPA_INT_SUM[Q6_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 23, 0, "FPA_INT_SUM[Q6_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "FPA_INT_SUM[Q6_PERR]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "FPA_INT_SUM[Q7_UND]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "FPA_INT_SUM[Q7_COFF]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 27, 0, "FPA_INT_SUM[Q7_PERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 17 /* lmc0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180088000000ull) /* CVMX_LMCX_MEM_CFG0(0) */, CVMX_ADD_IO_SEG(0x0001180088000000ull) /* CVMX_LMCX_MEM_CFG0(0) */, (struct cvmx_error_regbit[]){
									{1, 0, CVMX_ERROR_GROUP_LMC, 21, 0, "LMCX_MEM_CFG0(0)[SEC_ERR]"},
									{1, 0, CVMX_ERROR_GROUP_LMC, 25, 0, "LMCX_MEM_CFG0(0)[DED_ERR]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 30 /* iob */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800F0000058ull) /* CVMX_IOB_INT_SUM */, CVMX_ADD_IO_SEG(0x00011800F0000060ull) /* CVMX_IOB_INT_ENB */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IOB_INT_SUM[NP_SOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IOB_INT_SUM[NP_EOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IOB_INT_SUM[P_SOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IOB_INT_SUM[P_EOP]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IOB_INT_SUM[NP_DAT]"},
									{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IOB_INT_SUM[P_DAT]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 13 /* usb */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180068000000ull) + ((0) & 1) * 0x10000000ull /* CVMX_USBNX_INT_SUM(0) */, CVMX_ADD_IO_SEG(0x0001180068000008ull) + ((0) & 1) * 0x10000000ull /* CVMX_USBNX_INT_ENB(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_USB, 0, 0, "USBNX_INT_SUM(0)[PR_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 1, 0, "USBNX_INT_SUM(0)[PR_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 2, 0, "USBNX_INT_SUM(0)[NR_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 3, 0, "USBNX_INT_SUM(0)[NR_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 4, 0, "USBNX_INT_SUM(0)[LR_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 5, 0, "USBNX_INT_SUM(0)[LR_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 6, 0, "USBNX_INT_SUM(0)[PT_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 7, 0, "USBNX_INT_SUM(0)[PT_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 8, 0, "USBNX_INT_SUM(0)[NT_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 9, 0, "USBNX_INT_SUM(0)[NT_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 10, 0, "USBNX_INT_SUM(0)[LT_PO_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 11, 0, "USBNX_INT_SUM(0)[LT_PU_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 12, 0, "USBNX_INT_SUM(0)[DCRED_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 13, 0, "USBNX_INT_SUM(0)[DCRED_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 14, 0, "USBNX_INT_SUM(0)[L2C_S_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 15, 0, "USBNX_INT_SUM(0)[L2C_A_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 16, 0, "USBNX_INT_SUM(0)[LT_FI_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 17, 0, "USBNX_INT_SUM(0)[LT_FI_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 18, 0, "USBNX_INT_SUM(0)[RG_FI_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 19, 0, "USBNX_INT_SUM(0)[RG_FI_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 20, 0, "USBNX_INT_SUM(0)[RQ_Q2_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 21, 0, "USBNX_INT_SUM(0)[RQ_Q2_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 22, 0, "USBNX_INT_SUM(0)[RQ_Q3_F]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 23, 0, "USBNX_INT_SUM(0)[RQ_Q3_E]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 24, 0, "USBNX_INT_SUM(0)[UOD_PE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 25, 0, "USBNX_INT_SUM(0)[UOD_PF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 32, 0, "USBNX_INT_SUM(0)[LTL_F_PE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 33, 0, "USBNX_INT_SUM(0)[LTL_F_PF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 34, 0, "USBNX_INT_SUM(0)[ND4O_RPE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 35, 0, "USBNX_INT_SUM(0)[ND4O_RPF]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 36, 0, "USBNX_INT_SUM(0)[ND4O_DPE]"},
									{1, 1, CVMX_ERROR_GROUP_USB, 37, 0, "USBNX_INT_SUM(0)[ND4O_DPF]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{0}}
			},
			{CVMX_ADD_IO_SEG(0x0001070000000108ull) /* CVMX_CIU_INT_SUM1 */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 19 /* nand */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001070001000020ull) /* CVMX_NDF_INT */, CVMX_ADD_IO_SEG(0x0001070001000028ull) /* CVMX_NDF_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "NDF_INT[WDOG]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "NDF_INT[SM_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "NDF_INT[ECC_1BIT]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "NDF_INT[ECC_MULT]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "NDF_INT[OVRF]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{0}}
			},
			{0}}},
		{0}}
	};
static struct cvmx_error_muxchild error_tree_cn61xx =
	{0x0000000000000000ull /* CVMX_ROOT */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
		{1, 0 /* root */, (struct cvmx_error_muxchild[]){
			{CVMX_ADD_IO_SEG(0x0001070000000000ull) + ((0) & 63) * 8 /* CVMX_CIU_INTX_SUM0(0) */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 60 /* powiq */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001670000000238ull) /* CVMX_POW_IQ_INT */, CVMX_ADD_IO_SEG(0x0001670000000240ull) /* CVMX_POW_IQ_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "POW_IQ_INT[IQ_INT]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{0}}
			},
			{CVMX_ADD_IO_SEG(0x0001070000000108ull) /* CVMX_CIU_INT_SUM1 */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 24 /* l2c */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180080800018ull) /* CVMX_L2C_INT_REG */, CVMX_ADD_IO_SEG(0x0001180080800020ull) /* CVMX_L2C_INT_ENA */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_L2C, 0, 0, "L2C_INT_REG[HOLERD]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 1, 0, "L2C_INT_REG[HOLEWR]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 2, 0, "L2C_INT_REG[VRTWR]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 3, 0, "L2C_INT_REG[VRTIDRNG]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 4, 0, "L2C_INT_REG[VRTADRNG]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 5, 0, "L2C_INT_REG[VRTPE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 6, 0, "L2C_INT_REG[BIGWR]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 7, 0, "L2C_INT_REG[BIGRD]"},
							{0}},
						(struct cvmx_error_childbit[]){
						{1, 16 /* tad0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180080A00028ull) + ((0) & 0) * 0x40000ull /* CVMX_L2C_TADX_INT(0) */, CVMX_ADD_IO_SEG(0x0001180080A00000ull) + ((0) & 0) * 0x40000ull /* CVMX_L2C_TADX_IEN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 0, 0, "L2C_TADX_INT(0)[L2DSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 1, 0, "L2C_TADX_INT(0)[L2DDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 2, 0, "L2C_TADX_INT(0)[TAGSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 3, 0, "L2C_TADX_INT(0)[TAGDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 4, 0, "L2C_TADX_INT(0)[VBFSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 5, 0, "L2C_TADX_INT(0)[VBFDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 6, 0, "L2C_TADX_INT(0)[NOWAY]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 7, 0, "L2C_TADX_INT(0)[RDDISLMC]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 8, 0, "L2C_TADX_INT(0)[WRDISLMC]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080A007E0ull) + ((0) & 0) * 0x40000ull /* CVMX_L2C_ERR_TDTX(0) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 60, 0, "L2C_ERR_TDTX(0)[VSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 61, 0, "L2C_ERR_TDTX(0)[VDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 62, 0, "L2C_ERR_TDTX(0)[SBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 63, 0, "L2C_ERR_TDTX(0)[DBE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080A007E8ull) + ((0) & 0) * 0x40000ull /* CVMX_L2C_ERR_TTGX(0) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 61, 0, "L2C_ERR_TTGX(0)[NOWAY]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 62, 0, "L2C_ERR_TTGX(0)[SBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 63, 0, "L2C_ERR_TTGX(0)[DBE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{1, 25 /* ipd */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00014F0000000168ull) /* CVMX_IPD_INT_SUM */, CVMX_ADD_IO_SEG(0x00014F0000000160ull) /* CVMX_IPD_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IPD_INT_SUM[PRC_PAR0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IPD_INT_SUM[PRC_PAR1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IPD_INT_SUM[PRC_PAR2]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IPD_INT_SUM[PRC_PAR3]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IPD_INT_SUM[BP_SUB]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IPD_INT_SUM[DC_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "IPD_INT_SUM[CC_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "IPD_INT_SUM[C_COLL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "IPD_INT_SUM[D_COLL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "IPD_INT_SUM[BC_OVR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 23 /* pow */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, (struct cvmx_error_regbit[]){
							{1, 0, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "POW_ECC_ERR[SBE]"},
							{1, 0, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "POW_ECC_ERR[DBE]"},
							{1, 0, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "POW_ECC_ERR[RPE]"},
							{1, 0, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "POW_ECC_ERR[IOP]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 30 /* rad */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180070000088ull) /* CVMX_RAD_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180070000090ull) /* CVMX_RAD_REG_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "RAD_REG_ERROR[DOORBELL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 26 /* pip */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800A0000008ull) /* CVMX_PIP_INT_REG */, CVMX_ADD_IO_SEG(0x00011800A0000010ull) /* CVMX_PIP_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PIP_INT_REG[PRTNXA]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "PIP_INT_REG[BADTAG]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "PIP_INT_REG[SKPRUNT]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "PIP_INT_REG[TODOOVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "PIP_INT_REG[FEPERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PIP_INT_REG[BEPERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "PIP_INT_REG[PUNYERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 27 /* pko */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180050000088ull) /* CVMX_PKO_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180050000090ull) /* CVMX_PKO_REG_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PKO_REG_ERROR[PARITY]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "PKO_REG_ERROR[DOORBELL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "PKO_REG_ERROR[CURRZERO]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 48 /* pem0 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800C0000408ull) + ((0) & 1) * 0x1000000ull /* CVMX_PEMX_INT_SUM(0) */, CVMX_ADD_IO_SEG(0x00011800C0000410ull) + ((0) & 1) * 0x1000000ull /* CVMX_PEMX_INT_ENB(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_PCI, 1, 0, "PEMX_INT_SUM(0)[SE]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "PEMX_INT_SUM(0)[UP_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 5, 0, "PEMX_INT_SUM(0)[UP_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 6, 0, "PEMX_INT_SUM(0)[UP_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "PEMX_INT_SUM(0)[UN_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "PEMX_INT_SUM(0)[UN_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 9, 0, "PEMX_INT_SUM(0)[UN_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "PEMX_INT_SUM(0)[RDLK]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "PEMX_INT_SUM(0)[CRS_ER]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 13, 0, "PEMX_INT_SUM(0)[CRS_DR]"},
							{0}},
						(struct cvmx_error_childbit[]){
						{1, 10 /* exc */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800C0000008ull) + ((0) & 1) * 0x1000000ull /* CVMX_PEMX_DBG_INFO(0) */, CVMX_ADD_IO_SEG(0x00011800C00000A0ull) + ((0) & 1) * 0x1000000ull /* CVMX_PEMX_DBG_INFO_EN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_PCI, 0, 0, "PEMX_DBG_INFO(0)[SPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 2, 0, "PEMX_DBG_INFO(0)[RTLPLLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 3, 0, "PEMX_DBG_INFO(0)[RECRCE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "PEMX_DBG_INFO(0)[RPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 5, 0, "PEMX_DBG_INFO(0)[RCEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 6, 0, "PEMX_DBG_INFO(0)[RNFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "PEMX_DBG_INFO(0)[RFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "PEMX_DBG_INFO(0)[RPMERC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 9, 0, "PEMX_DBG_INFO(0)[RPTAMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 10, 0, "PEMX_DBG_INFO(0)[RUMEP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "PEMX_DBG_INFO(0)[RVDM]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "PEMX_DBG_INFO(0)[ACTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 13, 0, "PEMX_DBG_INFO(0)[RTE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 14, 0, "PEMX_DBG_INFO(0)[MRE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 15, 0, "PEMX_DBG_INFO(0)[RDWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 16, 0, "PEMX_DBG_INFO(0)[RTWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 17, 0, "PEMX_DBG_INFO(0)[DPEOOSD]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 18, 0, "PEMX_DBG_INFO(0)[FCPVWT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 19, 0, "PEMX_DBG_INFO(0)[RPE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 20, 0, "PEMX_DBG_INFO(0)[FCUV]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 21, 0, "PEMX_DBG_INFO(0)[RQO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 22, 0, "PEMX_DBG_INFO(0)[RAUC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 23, 0, "PEMX_DBG_INFO(0)[RACUR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 24, 0, "PEMX_DBG_INFO(0)[RACCA]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 25, 0, "PEMX_DBG_INFO(0)[CAAR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 26, 0, "PEMX_DBG_INFO(0)[RARWDNS]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 27, 0, "PEMX_DBG_INFO(0)[RAMTLP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 28, 0, "PEMX_DBG_INFO(0)[RACPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 29, 0, "PEMX_DBG_INFO(0)[RAWWPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 30, 0, "PEMX_DBG_INFO(0)[ECRC_E]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{1, 49 /* pem1 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800C0000408ull) + ((1) & 1) * 0x1000000ull /* CVMX_PEMX_INT_SUM(1) */, CVMX_ADD_IO_SEG(0x00011800C0000410ull) + ((1) & 1) * 0x1000000ull /* CVMX_PEMX_INT_ENB(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_PCI, 1, 1, "PEMX_INT_SUM(1)[SE]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 4, 1, "PEMX_INT_SUM(1)[UP_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 5, 1, "PEMX_INT_SUM(1)[UP_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 6, 1, "PEMX_INT_SUM(1)[UP_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 7, 1, "PEMX_INT_SUM(1)[UN_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 8, 1, "PEMX_INT_SUM(1)[UN_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 9, 1, "PEMX_INT_SUM(1)[UN_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 11, 1, "PEMX_INT_SUM(1)[RDLK]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 12, 1, "PEMX_INT_SUM(1)[CRS_ER]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 13, 1, "PEMX_INT_SUM(1)[CRS_DR]"},
							{0}},
						(struct cvmx_error_childbit[]){
						{1, 10 /* exc */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800C0000008ull) + ((1) & 1) * 0x1000000ull /* CVMX_PEMX_DBG_INFO(1) */, CVMX_ADD_IO_SEG(0x00011800C00000A0ull) + ((1) & 1) * 0x1000000ull /* CVMX_PEMX_DBG_INFO_EN(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_PCI, 0, 1, "PEMX_DBG_INFO(1)[SPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 2, 1, "PEMX_DBG_INFO(1)[RTLPLLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 3, 1, "PEMX_DBG_INFO(1)[RECRCE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 4, 1, "PEMX_DBG_INFO(1)[RPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 5, 1, "PEMX_DBG_INFO(1)[RCEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 6, 1, "PEMX_DBG_INFO(1)[RNFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 7, 1, "PEMX_DBG_INFO(1)[RFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 8, 1, "PEMX_DBG_INFO(1)[RPMERC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 9, 1, "PEMX_DBG_INFO(1)[RPTAMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 10, 1, "PEMX_DBG_INFO(1)[RUMEP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 11, 1, "PEMX_DBG_INFO(1)[RVDM]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 12, 1, "PEMX_DBG_INFO(1)[ACTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 13, 1, "PEMX_DBG_INFO(1)[RTE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 14, 1, "PEMX_DBG_INFO(1)[MRE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 15, 1, "PEMX_DBG_INFO(1)[RDWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 16, 1, "PEMX_DBG_INFO(1)[RTWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 17, 1, "PEMX_DBG_INFO(1)[DPEOOSD]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 18, 1, "PEMX_DBG_INFO(1)[FCPVWT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 19, 1, "PEMX_DBG_INFO(1)[RPE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 20, 1, "PEMX_DBG_INFO(1)[FCUV]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 21, 1, "PEMX_DBG_INFO(1)[RQO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 22, 1, "PEMX_DBG_INFO(1)[RAUC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 23, 1, "PEMX_DBG_INFO(1)[RACUR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 24, 1, "PEMX_DBG_INFO(1)[RACCA]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 25, 1, "PEMX_DBG_INFO(1)[CAAR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 26, 1, "PEMX_DBG_INFO(1)[RARWDNS]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 27, 1, "PEMX_DBG_INFO(1)[RAMTLP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 28, 1, "PEMX_DBG_INFO(1)[RACPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 29, 1, "PEMX_DBG_INFO(1)[RAWWPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 30, 1, "PEMX_DBG_INFO(1)[ECRC_E]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{1, 22 /* fpa */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180028000040ull) /* CVMX_FPA_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180028000048ull) /* CVMX_FPA_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "FPA_INT_SUM[FED0_SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "FPA_INT_SUM[FED0_DBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "FPA_INT_SUM[FED1_SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "FPA_INT_SUM[FED1_DBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "FPA_INT_SUM[Q0_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "FPA_INT_SUM[Q0_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "FPA_INT_SUM[Q0_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "FPA_INT_SUM[Q1_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "FPA_INT_SUM[Q1_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "FPA_INT_SUM[Q1_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "FPA_INT_SUM[Q2_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "FPA_INT_SUM[Q2_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "FPA_INT_SUM[Q2_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "FPA_INT_SUM[Q3_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "FPA_INT_SUM[Q3_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "FPA_INT_SUM[Q3_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "FPA_INT_SUM[Q4_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "FPA_INT_SUM[Q4_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "FPA_INT_SUM[Q4_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "FPA_INT_SUM[Q5_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "FPA_INT_SUM[Q5_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "FPA_INT_SUM[Q5_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "FPA_INT_SUM[Q6_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 23, 0, "FPA_INT_SUM[Q6_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "FPA_INT_SUM[Q6_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "FPA_INT_SUM[Q7_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "FPA_INT_SUM[Q7_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 27, 0, "FPA_INT_SUM[Q7_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 28, 0, "FPA_INT_SUM[POOL0TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 29, 0, "FPA_INT_SUM[POOL1TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 30, 0, "FPA_INT_SUM[POOL2TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 31, 0, "FPA_INT_SUM[POOL3TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 32, 0, "FPA_INT_SUM[POOL4TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 33, 0, "FPA_INT_SUM[POOL5TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 34, 0, "FPA_INT_SUM[POOL6TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 35, 0, "FPA_INT_SUM[POOL7TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 36, 0, "FPA_INT_SUM[FREE0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 37, 0, "FPA_INT_SUM[FREE1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 38, 0, "FPA_INT_SUM[FREE2]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 39, 0, "FPA_INT_SUM[FREE3]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 40, 0, "FPA_INT_SUM[FREE4]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 41, 0, "FPA_INT_SUM[FREE5]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 42, 0, "FPA_INT_SUM[FREE6]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 43, 0, "FPA_INT_SUM[FREE7]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 49, 0, "FPA_INT_SUM[PADDR_E]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 33 /* usb */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x000118006F000020ull) /* CVMX_UCTLX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x000118006F000028ull) /* CVMX_UCTLX_INT_ENA(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_USB, 0, 0, "UCTLX_INT_REG(0)[PP_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 1, 0, "UCTLX_INT_REG(0)[ER_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 2, 0, "UCTLX_INT_REG(0)[OR_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 3, 0, "UCTLX_INT_REG(0)[CF_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 4, 0, "UCTLX_INT_REG(0)[WB_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 5, 0, "UCTLX_INT_REG(0)[WB_POP_E]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 6, 0, "UCTLX_INT_REG(0)[OC_OVF_E]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 7, 0, "UCTLX_INT_REG(0)[EC_OVF_E]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 20 /* mio */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800000000A0ull) /* CVMX_MIO_BOOT_ERR */, CVMX_ADD_IO_SEG(0x00011800000000A8ull) /* CVMX_MIO_BOOT_INT */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "MIO_BOOT_ERR[ADR_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "MIO_BOOT_ERR[WAIT_ERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 32 /* dfa */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180037000028ull) /* CVMX_DFA_ERROR */, CVMX_ADD_IO_SEG(0x0001180037000030ull) /* CVMX_DFA_INTMSK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DFA_ERROR[DBLOVF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "DFA_ERROR[DC0PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "DFA_ERROR[DLC0_OVFERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "DFA_ERROR[DFANXM]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "DFA_ERROR[REPLERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 29 /* tim */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180058000088ull) /* CVMX_TIM_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180058000090ull) /* CVMX_TIM_REG_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "TIM_REG_ERROR[MASK]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 52 /* lmc0 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800880001F0ull) + ((0) & 0) * 0x1000000ull /* CVMX_LMCX_INT(0) */, CVMX_ADD_IO_SEG(0x00011800880001E8ull) + ((0) & 0) * 0x1000000ull /* CVMX_LMCX_INT_EN(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_LMC, 1, 0, "LMCX_INT(0)[SEC_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_LMC, 0, 0, "LMCX_INT(0)[NXM_WR_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_LMC, 5, 0, "LMCX_INT(0)[DED_ERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 31 /* key */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180020000000ull) /* CVMX_KEY_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180020000008ull) /* CVMX_KEY_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, NULL},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 63 /* rst */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180000001628ull) /* CVMX_MIO_RST_INT */, CVMX_ADD_IO_SEG(0x0001180000001630ull) /* CVMX_MIO_RST_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "MIO_RST_INT[RST_LINK0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "MIO_RST_INT[RST_LINK1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "MIO_RST_INT[PERST0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "MIO_RST_INT[PERST1]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 21 /* iob */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800F0000058ull) /* CVMX_IOB_INT_SUM */, CVMX_ADD_IO_SEG(0x00011800F0000060ull) /* CVMX_IOB_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IOB_INT_SUM[NP_SOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IOB_INT_SUM[NP_EOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IOB_INT_SUM[P_SOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IOB_INT_SUM[P_EOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IOB_INT_SUM[NP_DAT]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IOB_INT_SUM[P_DAT]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 46 /* agl */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800E0000518ull) /* CVMX_AGL_GMX_BAD_REG */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 32, 0, "AGL_GMX_BAD_REG[OVRFLW]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 33, 0, "AGL_GMX_BAD_REG[TXPOP]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 34, 0, "AGL_GMX_BAD_REG[TXPSH]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 35, 0, "AGL_GMX_BAD_REG[OVRFLW1]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 36, 0, "AGL_GMX_BAD_REG[TXPOP1]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 37, 0, "AGL_GMX_BAD_REG[TXPSH1]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 2, 0, "AGL_GMX_BAD_REG[OUT_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 22, 0, "AGL_GMX_BAD_REG[LOSTSTAT]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800E0000000ull) + ((0) & 1) * 2048 /* CVMX_AGL_GMX_RXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800E0000008ull) + ((0) & 1) * 2048 /* CVMX_AGL_GMX_RXX_INT_EN(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 8, 0, "AGL_GMX_RXX_INT_REG(0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 10, 0, "AGL_GMX_RXX_INT_REG(0)[OVRERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800E0000000ull) + ((1) & 1) * 2048 /* CVMX_AGL_GMX_RXX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x00011800E0000008ull) + ((1) & 1) * 2048 /* CVMX_AGL_GMX_RXX_INT_EN(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 8, 1, "AGL_GMX_RXX_INT_REG(1)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 10, 1, "AGL_GMX_RXX_INT_REG(1)[OVRERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800E0000500ull) /* CVMX_AGL_GMX_TX_INT_REG */, CVMX_ADD_IO_SEG(0x00011800E0000508ull) /* CVMX_AGL_GMX_TX_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 0, 0, "AGL_GMX_TX_INT_REG[PKO_NXA]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 2, 0, "AGL_GMX_TX_INT_REG[UNDFLW]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 28 /* zip */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180038000088ull) /* CVMX_ZIP_ERROR */, CVMX_ADD_IO_SEG(0x0001180038000090ull) /* CVMX_ZIP_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "ZIP_ERROR[DOORBELL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 36 /* agx0 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180008000518ull) + ((0) & 1) * 0x8000000ull /* CVMX_GMXX_BAD_REG(0) */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_BAD_REG(0)[OUT_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 0, "GMXX_BAD_REG(0)[LOSTSTAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 0, "GMXX_BAD_REG(0)[STATOVR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 0, "GMXX_BAD_REG(0)[INB_NXA]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "GMXX_RXX_INT_REG(0,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "GMXX_RXX_INT_REG(0,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "GMXX_RXX_INT_REG(0,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 0, "GMXX_RXX_INT_REG(0,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 0, "GMXX_RXX_INT_REG(0,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 0, "GMXX_RXX_INT_REG(0,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 0, "GMXX_RXX_INT_REG(0,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 0, "GMXX_RXX_INT_REG(0,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 0, "GMXX_RXX_INT_REG(0,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 0, "GMXX_RXX_INT_REG(0,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 0, "GMXX_RXX_INT_REG(0,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 0, "GMXX_RXX_INT_REG(0,0)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 1, "GMXX_RXX_INT_REG(1,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 1, "GMXX_RXX_INT_REG(1,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 1, "GMXX_RXX_INT_REG(1,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 1, "GMXX_RXX_INT_REG(1,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 1, "GMXX_RXX_INT_REG(1,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 1, "GMXX_RXX_INT_REG(1,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 1, "GMXX_RXX_INT_REG(1,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 1, "GMXX_RXX_INT_REG(1,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 1, "GMXX_RXX_INT_REG(1,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 1, "GMXX_RXX_INT_REG(1,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 1, "GMXX_RXX_INT_REG(1,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 1, "GMXX_RXX_INT_REG(1,0)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2, "GMXX_RXX_INT_REG(2,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2, "GMXX_RXX_INT_REG(2,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2, "GMXX_RXX_INT_REG(2,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2, "GMXX_RXX_INT_REG(2,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2, "GMXX_RXX_INT_REG(2,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2, "GMXX_RXX_INT_REG(2,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2, "GMXX_RXX_INT_REG(2,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2, "GMXX_RXX_INT_REG(2,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2, "GMXX_RXX_INT_REG(2,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2, "GMXX_RXX_INT_REG(2,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2, "GMXX_RXX_INT_REG(2,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2, "GMXX_RXX_INT_REG(2,0)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 3, "GMXX_RXX_INT_REG(3,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3, "GMXX_RXX_INT_REG(3,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3, "GMXX_RXX_INT_REG(3,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 3, "GMXX_RXX_INT_REG(3,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 3, "GMXX_RXX_INT_REG(3,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 3, "GMXX_RXX_INT_REG(3,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 3, "GMXX_RXX_INT_REG(3,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 3, "GMXX_RXX_INT_REG(3,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 3, "GMXX_RXX_INT_REG(3,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 3, "GMXX_RXX_INT_REG(3,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 3, "GMXX_RXX_INT_REG(3,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 3, "GMXX_RXX_INT_REG(3,0)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((0) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((0) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_EN(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "GMXX_TX_INT_REG(0)[PKO_NXA]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_TX_INT_REG(0)[UNDFLW]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 0, "GMXX_TX_INT_REG(0)[PTP_LOST]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((0) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(0,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((0) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(0,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "PCSX_INTX_REG(0,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 0, "PCSX_INTX_REG(0,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "PCSX_INTX_REG(0,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "PCSX_INTX_REG(0,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 0, "PCSX_INTX_REG(0,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "PCSX_INTX_REG(0,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 0, "PCSX_INTX_REG(0,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "PCSX_INTX_REG(0,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 0, "PCSX_INTX_REG(0,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((1) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(1,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((1) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(1,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 1, "PCSX_INTX_REG(1,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 1, "PCSX_INTX_REG(1,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 1, "PCSX_INTX_REG(1,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 1, "PCSX_INTX_REG(1,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 1, "PCSX_INTX_REG(1,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 1, "PCSX_INTX_REG(1,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 1, "PCSX_INTX_REG(1,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 1, "PCSX_INTX_REG(1,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 1, "PCSX_INTX_REG(1,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((2) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(2,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((2) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(2,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2, "PCSX_INTX_REG(2,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2, "PCSX_INTX_REG(2,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2, "PCSX_INTX_REG(2,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2, "PCSX_INTX_REG(2,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2, "PCSX_INTX_REG(2,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2, "PCSX_INTX_REG(2,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2, "PCSX_INTX_REG(2,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2, "PCSX_INTX_REG(2,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2, "PCSX_INTX_REG(2,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((3) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(3,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((3) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(3,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 3, "PCSX_INTX_REG(3,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 3, "PCSX_INTX_REG(3,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 3, "PCSX_INTX_REG(3,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 3, "PCSX_INTX_REG(3,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 3, "PCSX_INTX_REG(3,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3, "PCSX_INTX_REG(3,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 3, "PCSX_INTX_REG(3,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3, "PCSX_INTX_REG(3,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 3, "PCSX_INTX_REG(3,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0000858ull) + ((0) & 1) * 0x8000000ull /* CVMX_PCSXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800B0000860ull) + ((0) & 1) * 0x8000000ull /* CVMX_PCSXX_INT_EN_REG(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "PCSXX_INT_REG(0)[TXFLT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "PCSXX_INT_REG(0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "PCSXX_INT_REG(0)[RXSYNBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 0, "PCSXX_INT_REG(0)[BITLCKLS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "PCSXX_INT_REG(0)[SYNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "PCSXX_INT_REG(0)[ALGNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 0, "PCSXX_INT_REG(0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 37 /* agx1 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180008000518ull) + ((1) & 1) * 0x8000000ull /* CVMX_GMXX_BAD_REG(1) */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "GMXX_BAD_REG(1)[OUT_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 16, "GMXX_BAD_REG(1)[LOSTSTAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 16, "GMXX_BAD_REG(1)[STATOVR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 16, "GMXX_BAD_REG(1)[INB_NXA]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 16, "GMXX_RXX_INT_REG(0,1)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 16, "GMXX_RXX_INT_REG(0,1)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 16, "GMXX_RXX_INT_REG(0,1)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 16, "GMXX_RXX_INT_REG(0,1)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 16, "GMXX_RXX_INT_REG(0,1)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 16, "GMXX_RXX_INT_REG(0,1)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 16, "GMXX_RXX_INT_REG(0,1)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 16, "GMXX_RXX_INT_REG(0,1)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 16, "GMXX_RXX_INT_REG(0,1)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 16, "GMXX_RXX_INT_REG(0,1)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 16, "GMXX_RXX_INT_REG(0,1)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 16, "GMXX_RXX_INT_REG(0,1)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 17, "GMXX_RXX_INT_REG(1,1)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 17, "GMXX_RXX_INT_REG(1,1)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 17, "GMXX_RXX_INT_REG(1,1)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 17, "GMXX_RXX_INT_REG(1,1)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 17, "GMXX_RXX_INT_REG(1,1)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 17, "GMXX_RXX_INT_REG(1,1)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 17, "GMXX_RXX_INT_REG(1,1)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 17, "GMXX_RXX_INT_REG(1,1)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 17, "GMXX_RXX_INT_REG(1,1)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 17, "GMXX_RXX_INT_REG(1,1)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 17, "GMXX_RXX_INT_REG(1,1)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 17, "GMXX_RXX_INT_REG(1,1)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 18, "GMXX_RXX_INT_REG(2,1)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 18, "GMXX_RXX_INT_REG(2,1)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 18, "GMXX_RXX_INT_REG(2,1)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 18, "GMXX_RXX_INT_REG(2,1)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 18, "GMXX_RXX_INT_REG(2,1)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 18, "GMXX_RXX_INT_REG(2,1)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 18, "GMXX_RXX_INT_REG(2,1)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 18, "GMXX_RXX_INT_REG(2,1)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 18, "GMXX_RXX_INT_REG(2,1)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 18, "GMXX_RXX_INT_REG(2,1)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 18, "GMXX_RXX_INT_REG(2,1)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 18, "GMXX_RXX_INT_REG(2,1)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 19, "GMXX_RXX_INT_REG(3,1)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 19, "GMXX_RXX_INT_REG(3,1)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 19, "GMXX_RXX_INT_REG(3,1)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 19, "GMXX_RXX_INT_REG(3,1)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 19, "GMXX_RXX_INT_REG(3,1)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 19, "GMXX_RXX_INT_REG(3,1)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 19, "GMXX_RXX_INT_REG(3,1)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 19, "GMXX_RXX_INT_REG(3,1)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 19, "GMXX_RXX_INT_REG(3,1)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 19, "GMXX_RXX_INT_REG(3,1)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 19, "GMXX_RXX_INT_REG(3,1)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 19, "GMXX_RXX_INT_REG(3,1)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((1) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((1) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_EN(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 16, "GMXX_TX_INT_REG(1)[PKO_NXA]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "GMXX_TX_INT_REG(1)[UNDFLW]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 16, "GMXX_TX_INT_REG(1)[PTP_LOST]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((0) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(0,1) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((0) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(0,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "PCSX_INTX_REG(0,1)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 16, "PCSX_INTX_REG(0,1)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 16, "PCSX_INTX_REG(0,1)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 16, "PCSX_INTX_REG(0,1)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 16, "PCSX_INTX_REG(0,1)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 16, "PCSX_INTX_REG(0,1)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 16, "PCSX_INTX_REG(0,1)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 16, "PCSX_INTX_REG(0,1)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 16, "PCSX_INTX_REG(0,1)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((1) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(1,1) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((1) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(1,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 17, "PCSX_INTX_REG(1,1)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 17, "PCSX_INTX_REG(1,1)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 17, "PCSX_INTX_REG(1,1)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 17, "PCSX_INTX_REG(1,1)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 17, "PCSX_INTX_REG(1,1)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 17, "PCSX_INTX_REG(1,1)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 17, "PCSX_INTX_REG(1,1)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 17, "PCSX_INTX_REG(1,1)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 17, "PCSX_INTX_REG(1,1)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((2) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(2,1) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((2) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(2,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 18, "PCSX_INTX_REG(2,1)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 18, "PCSX_INTX_REG(2,1)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 18, "PCSX_INTX_REG(2,1)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 18, "PCSX_INTX_REG(2,1)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 18, "PCSX_INTX_REG(2,1)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 18, "PCSX_INTX_REG(2,1)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 18, "PCSX_INTX_REG(2,1)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 18, "PCSX_INTX_REG(2,1)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 18, "PCSX_INTX_REG(2,1)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((3) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(3,1) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((3) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(3,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 19, "PCSX_INTX_REG(3,1)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 19, "PCSX_INTX_REG(3,1)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 19, "PCSX_INTX_REG(3,1)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 19, "PCSX_INTX_REG(3,1)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 19, "PCSX_INTX_REG(3,1)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 19, "PCSX_INTX_REG(3,1)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 19, "PCSX_INTX_REG(3,1)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 19, "PCSX_INTX_REG(3,1)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 19, "PCSX_INTX_REG(3,1)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0000858ull) + ((1) & 1) * 0x8000000ull /* CVMX_PCSXX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x00011800B0000860ull) + ((1) & 1) * 0x8000000ull /* CVMX_PCSXX_INT_EN_REG(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 16, "PCSXX_INT_REG(1)[TXFLT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 16, "PCSXX_INT_REG(1)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "PCSXX_INT_REG(1)[RXSYNBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 16, "PCSXX_INT_REG(1)[BITLCKLS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 16, "PCSXX_INT_REG(1)[SYNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 16, "PCSXX_INT_REG(1)[ALGNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 16, "PCSXX_INT_REG(1)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 34 /* sli */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011F0000010330ull) /* CVMX_PEXP_SLI_INT_SUM */, CVMX_ADD_IO_SEG(0x00011F0000013CD0ull) /* CVMX_PEXP_SLI_INT_ENB_CIU */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PEXP_SLI_INT_SUM[RML_TO]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "PEXP_SLI_INT_SUM[BAR0_TO]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PEXP_SLI_INT_SUM[IOB2BIG]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PEXP_SLI_INT_SUM[M0_UP_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "PEXP_SLI_INT_SUM[M0_UP_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "PEXP_SLI_INT_SUM[M0_UN_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "PEXP_SLI_INT_SUM[M0_UN_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "PEXP_SLI_INT_SUM[M1_UP_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "PEXP_SLI_INT_SUM[M1_UP_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "PEXP_SLI_INT_SUM[M1_UN_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "PEXP_SLI_INT_SUM[M1_UN_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "PEXP_SLI_INT_SUM[M2_UP_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "PEXP_SLI_INT_SUM[M2_UP_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "PEXP_SLI_INT_SUM[M2_UN_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 23, 0, "PEXP_SLI_INT_SUM[M2_UN_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "PEXP_SLI_INT_SUM[M3_UP_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "PEXP_SLI_INT_SUM[M3_UP_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "PEXP_SLI_INT_SUM[M3_UN_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 27, 0, "PEXP_SLI_INT_SUM[M3_UN_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 48, 0, "PEXP_SLI_INT_SUM[PIDBOF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 49, 0, "PEXP_SLI_INT_SUM[PSLDBOF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 50, 0, "PEXP_SLI_INT_SUM[POUT_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 51, 0, "PEXP_SLI_INT_SUM[PIN_BP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 52, 0, "PEXP_SLI_INT_SUM[PGL_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 53, 0, "PEXP_SLI_INT_SUM[PDI_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 54, 0, "PEXP_SLI_INT_SUM[POP_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 55, 0, "PEXP_SLI_INT_SUM[PINS_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 56, 0, "PEXP_SLI_INT_SUM[SPRT0_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 57, 0, "PEXP_SLI_INT_SUM[SPRT1_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 58, 0, "PEXP_SLI_INT_SUM[SPRT2_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 59, 0, "PEXP_SLI_INT_SUM[SPRT3_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 60, 0, "PEXP_SLI_INT_SUM[ILL_PAD]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 35 /* dpi */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001DF0000000008ull) /* CVMX_DPI_INT_REG */, CVMX_ADD_IO_SEG(0x0001DF0000000010ull) /* CVMX_DPI_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_INT_REG[NDERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "DPI_INT_REG[NFOVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "DPI_INT_REG[DMADBO]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "DPI_INT_REG[REQ_BADADR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "DPI_INT_REG[REQ_BADLEN]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "DPI_INT_REG[REQ_OVRFLW]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "DPI_INT_REG[REQ_UNDFLW]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "DPI_INT_REG[REQ_ANULL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "DPI_INT_REG[REQ_INULL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "DPI_INT_REG[REQ_BADFIL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "DPI_INT_REG[SPRT0_RST]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "DPI_INT_REG[SPRT1_RST]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "DPI_INT_REG[SPRT2_RST]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 27, 0, "DPI_INT_REG[SPRT3_RST]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001DF0000000078ull) /* CVMX_DPI_PKT_ERR_RSP */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_PKT_ERR_RSP[PKTERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001DF0000000058ull) /* CVMX_DPI_REQ_ERR_RSP */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_REQ_ERR_RSP[QERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001DF0000000060ull) /* CVMX_DPI_REQ_ERR_RST */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_REQ_ERR_RST[QERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{0}}
			},
			{0}}},
		{0}}
	};
static struct cvmx_error_muxchild error_tree_cnf71xx =
	{0x0000000000000000ull /* CVMX_ROOT */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
		{1, 0 /* root */, (struct cvmx_error_muxchild[]){
			{CVMX_ADD_IO_SEG(0x0001070000000000ull) + ((0) & 63) * 8 /* CVMX_CIU_INTX_SUM0(0) */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 60 /* powiq */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001670000000238ull) /* CVMX_POW_IQ_INT */, CVMX_ADD_IO_SEG(0x0001670000000240ull) /* CVMX_POW_IQ_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "POW_IQ_INT[IQ_INT]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{0}}
			},
			{CVMX_ADD_IO_SEG(0x0001070000000108ull) /* CVMX_CIU_INT_SUM1 */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 24 /* l2c */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180080800018ull) /* CVMX_L2C_INT_REG */, CVMX_ADD_IO_SEG(0x0001180080800020ull) /* CVMX_L2C_INT_ENA */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_L2C, 0, 0, "L2C_INT_REG[HOLERD]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 1, 0, "L2C_INT_REG[HOLEWR]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 2, 0, "L2C_INT_REG[VRTWR]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 3, 0, "L2C_INT_REG[VRTIDRNG]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 4, 0, "L2C_INT_REG[VRTADRNG]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 5, 0, "L2C_INT_REG[VRTPE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 6, 0, "L2C_INT_REG[BIGWR]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 7, 0, "L2C_INT_REG[BIGRD]"},
							{0}},
						(struct cvmx_error_childbit[]){
						{1, 16 /* tad0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180080A00028ull) + ((0) & 0) * 0x40000ull /* CVMX_L2C_TADX_INT(0) */, CVMX_ADD_IO_SEG(0x0001180080A00000ull) + ((0) & 0) * 0x40000ull /* CVMX_L2C_TADX_IEN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 0, 0, "L2C_TADX_INT(0)[L2DSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 1, 0, "L2C_TADX_INT(0)[L2DDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 2, 0, "L2C_TADX_INT(0)[TAGSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 3, 0, "L2C_TADX_INT(0)[TAGDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 4, 0, "L2C_TADX_INT(0)[VBFSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 5, 0, "L2C_TADX_INT(0)[VBFDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 6, 0, "L2C_TADX_INT(0)[NOWAY]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 7, 0, "L2C_TADX_INT(0)[RDDISLMC]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 8, 0, "L2C_TADX_INT(0)[WRDISLMC]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080A007E0ull) + ((0) & 0) * 0x40000ull /* CVMX_L2C_ERR_TDTX(0) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 60, 0, "L2C_ERR_TDTX(0)[VSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 61, 0, "L2C_ERR_TDTX(0)[VDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 62, 0, "L2C_ERR_TDTX(0)[SBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 63, 0, "L2C_ERR_TDTX(0)[DBE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080A007E8ull) + ((0) & 0) * 0x40000ull /* CVMX_L2C_ERR_TTGX(0) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 61, 0, "L2C_ERR_TTGX(0)[NOWAY]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 62, 0, "L2C_ERR_TTGX(0)[SBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 63, 0, "L2C_ERR_TTGX(0)[DBE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{1, 49 /* pem1 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800C0000408ull) + ((1) & 1) * 0x1000000ull /* CVMX_PEMX_INT_SUM(1) */, CVMX_ADD_IO_SEG(0x00011800C0000410ull) + ((1) & 1) * 0x1000000ull /* CVMX_PEMX_INT_ENB(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_PCI, 1, 1, "PEMX_INT_SUM(1)[SE]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 4, 1, "PEMX_INT_SUM(1)[UP_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 5, 1, "PEMX_INT_SUM(1)[UP_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 6, 1, "PEMX_INT_SUM(1)[UP_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 7, 1, "PEMX_INT_SUM(1)[UN_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 8, 1, "PEMX_INT_SUM(1)[UN_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 9, 1, "PEMX_INT_SUM(1)[UN_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 11, 1, "PEMX_INT_SUM(1)[RDLK]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 12, 1, "PEMX_INT_SUM(1)[CRS_ER]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 13, 1, "PEMX_INT_SUM(1)[CRS_DR]"},
							{0}},
						(struct cvmx_error_childbit[]){
						{1, 10 /* exc */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800C0000008ull) + ((1) & 1) * 0x1000000ull /* CVMX_PEMX_DBG_INFO(1) */, CVMX_ADD_IO_SEG(0x00011800C00000A0ull) + ((1) & 1) * 0x1000000ull /* CVMX_PEMX_DBG_INFO_EN(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_PCI, 0, 1, "PEMX_DBG_INFO(1)[SPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 2, 1, "PEMX_DBG_INFO(1)[RTLPLLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 3, 1, "PEMX_DBG_INFO(1)[RECRCE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 4, 1, "PEMX_DBG_INFO(1)[RPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 5, 1, "PEMX_DBG_INFO(1)[RCEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 6, 1, "PEMX_DBG_INFO(1)[RNFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 7, 1, "PEMX_DBG_INFO(1)[RFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 8, 1, "PEMX_DBG_INFO(1)[RPMERC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 9, 1, "PEMX_DBG_INFO(1)[RPTAMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 10, 1, "PEMX_DBG_INFO(1)[RUMEP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 11, 1, "PEMX_DBG_INFO(1)[RVDM]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 12, 1, "PEMX_DBG_INFO(1)[ACTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 13, 1, "PEMX_DBG_INFO(1)[RTE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 14, 1, "PEMX_DBG_INFO(1)[MRE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 15, 1, "PEMX_DBG_INFO(1)[RDWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 16, 1, "PEMX_DBG_INFO(1)[RTWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 17, 1, "PEMX_DBG_INFO(1)[DPEOOSD]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 18, 1, "PEMX_DBG_INFO(1)[FCPVWT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 19, 1, "PEMX_DBG_INFO(1)[RPE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 20, 1, "PEMX_DBG_INFO(1)[FCUV]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 21, 1, "PEMX_DBG_INFO(1)[RQO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 22, 1, "PEMX_DBG_INFO(1)[RAUC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 23, 1, "PEMX_DBG_INFO(1)[RACUR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 24, 1, "PEMX_DBG_INFO(1)[RACCA]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 25, 1, "PEMX_DBG_INFO(1)[CAAR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 26, 1, "PEMX_DBG_INFO(1)[RARWDNS]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 27, 1, "PEMX_DBG_INFO(1)[RAMTLP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 28, 1, "PEMX_DBG_INFO(1)[RACPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 29, 1, "PEMX_DBG_INFO(1)[RAWWPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 30, 1, "PEMX_DBG_INFO(1)[ECRC_E]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{1, 22 /* fpa */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180028000040ull) /* CVMX_FPA_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180028000048ull) /* CVMX_FPA_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "FPA_INT_SUM[FED0_SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "FPA_INT_SUM[FED0_DBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "FPA_INT_SUM[FED1_SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "FPA_INT_SUM[FED1_DBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "FPA_INT_SUM[Q0_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "FPA_INT_SUM[Q0_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "FPA_INT_SUM[Q0_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "FPA_INT_SUM[Q1_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "FPA_INT_SUM[Q1_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "FPA_INT_SUM[Q1_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "FPA_INT_SUM[Q2_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "FPA_INT_SUM[Q2_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "FPA_INT_SUM[Q2_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "FPA_INT_SUM[Q3_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "FPA_INT_SUM[Q3_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "FPA_INT_SUM[Q3_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "FPA_INT_SUM[Q4_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "FPA_INT_SUM[Q4_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "FPA_INT_SUM[Q4_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "FPA_INT_SUM[Q5_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "FPA_INT_SUM[Q5_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "FPA_INT_SUM[Q5_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "FPA_INT_SUM[Q6_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 23, 0, "FPA_INT_SUM[Q6_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "FPA_INT_SUM[Q6_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "FPA_INT_SUM[Q7_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "FPA_INT_SUM[Q7_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 27, 0, "FPA_INT_SUM[Q7_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 28, 0, "FPA_INT_SUM[POOL0TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 29, 0, "FPA_INT_SUM[POOL1TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 30, 0, "FPA_INT_SUM[POOL2TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 31, 0, "FPA_INT_SUM[POOL3TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 32, 0, "FPA_INT_SUM[POOL4TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 33, 0, "FPA_INT_SUM[POOL5TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 34, 0, "FPA_INT_SUM[POOL6TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 35, 0, "FPA_INT_SUM[POOL7TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 36, 0, "FPA_INT_SUM[FREE0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 37, 0, "FPA_INT_SUM[FREE1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 38, 0, "FPA_INT_SUM[FREE2]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 39, 0, "FPA_INT_SUM[FREE3]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 40, 0, "FPA_INT_SUM[FREE4]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 41, 0, "FPA_INT_SUM[FREE5]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 42, 0, "FPA_INT_SUM[FREE6]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 43, 0, "FPA_INT_SUM[FREE7]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 49, 0, "FPA_INT_SUM[PADDR_E]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 20 /* mio */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800000000A0ull) /* CVMX_MIO_BOOT_ERR */, CVMX_ADD_IO_SEG(0x00011800000000A8ull) /* CVMX_MIO_BOOT_INT */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "MIO_BOOT_ERR[ADR_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "MIO_BOOT_ERR[WAIT_ERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 25 /* ipd */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00014F0000000168ull) /* CVMX_IPD_INT_SUM */, CVMX_ADD_IO_SEG(0x00014F0000000160ull) /* CVMX_IPD_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IPD_INT_SUM[PRC_PAR0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IPD_INT_SUM[PRC_PAR1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IPD_INT_SUM[PRC_PAR2]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IPD_INT_SUM[PRC_PAR3]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IPD_INT_SUM[BP_SUB]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IPD_INT_SUM[DC_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "IPD_INT_SUM[CC_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "IPD_INT_SUM[C_COLL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "IPD_INT_SUM[D_COLL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "IPD_INT_SUM[BC_OVR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 29 /* tim */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180058000088ull) /* CVMX_TIM_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180058000090ull) /* CVMX_TIM_REG_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "TIM_REG_ERROR[MASK]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 36 /* agx0 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180008000518ull) + ((0) & 0) * 0x8000000ull /* CVMX_GMXX_BAD_REG(0) */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_BAD_REG(0)[OUT_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 0, "GMXX_BAD_REG(0)[LOSTSTAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 0, "GMXX_BAD_REG(0)[STATOVR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 0, "GMXX_BAD_REG(0)[INB_NXA]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 1) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 1) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "GMXX_RXX_INT_REG(0,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "GMXX_RXX_INT_REG(0,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "GMXX_RXX_INT_REG(0,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 0, "GMXX_RXX_INT_REG(0,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 0, "GMXX_RXX_INT_REG(0,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 0, "GMXX_RXX_INT_REG(0,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 0, "GMXX_RXX_INT_REG(0,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 0, "GMXX_RXX_INT_REG(0,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 0, "GMXX_RXX_INT_REG(0,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 0, "GMXX_RXX_INT_REG(0,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 0, "GMXX_RXX_INT_REG(0,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 0, "GMXX_RXX_INT_REG(0,0)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 1) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 1) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 1, "GMXX_RXX_INT_REG(1,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 1, "GMXX_RXX_INT_REG(1,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 1, "GMXX_RXX_INT_REG(1,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 1, "GMXX_RXX_INT_REG(1,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 1, "GMXX_RXX_INT_REG(1,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 1, "GMXX_RXX_INT_REG(1,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 1, "GMXX_RXX_INT_REG(1,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 1, "GMXX_RXX_INT_REG(1,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 1, "GMXX_RXX_INT_REG(1,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 1, "GMXX_RXX_INT_REG(1,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 1, "GMXX_RXX_INT_REG(1,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 1, "GMXX_RXX_INT_REG(1,0)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((0) & 0) * 0x8000000ull /* CVMX_GMXX_TX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((0) & 0) * 0x8000000ull /* CVMX_GMXX_TX_INT_EN(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "GMXX_TX_INT_REG(0)[PKO_NXA]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_TX_INT_REG(0)[UNDFLW]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 0, "GMXX_TX_INT_REG(0)[PTP_LOST]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((0) & 1) + ((0) & 0) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(0,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((0) & 1) + ((0) & 0) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(0,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "PCSX_INTX_REG(0,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 0, "PCSX_INTX_REG(0,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "PCSX_INTX_REG(0,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "PCSX_INTX_REG(0,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 0, "PCSX_INTX_REG(0,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "PCSX_INTX_REG(0,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 0, "PCSX_INTX_REG(0,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "PCSX_INTX_REG(0,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 0, "PCSX_INTX_REG(0,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((1) & 1) + ((0) & 0) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(1,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((1) & 1) + ((0) & 0) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(1,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 1, "PCSX_INTX_REG(1,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 1, "PCSX_INTX_REG(1,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 1, "PCSX_INTX_REG(1,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 1, "PCSX_INTX_REG(1,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 1, "PCSX_INTX_REG(1,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 1, "PCSX_INTX_REG(1,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 1, "PCSX_INTX_REG(1,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 1, "PCSX_INTX_REG(1,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 1, "PCSX_INTX_REG(1,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 23 /* pow */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, (struct cvmx_error_regbit[]){
							{1, 0, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "POW_ECC_ERR[SBE]"},
							{1, 0, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "POW_ECC_ERR[DBE]"},
							{1, 0, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "POW_ECC_ERR[RPE]"},
							{1, 0, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "POW_ECC_ERR[IOP]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 48 /* pem0 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800C0000408ull) + ((0) & 1) * 0x1000000ull /* CVMX_PEMX_INT_SUM(0) */, CVMX_ADD_IO_SEG(0x00011800C0000410ull) + ((0) & 1) * 0x1000000ull /* CVMX_PEMX_INT_ENB(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_PCI, 1, 0, "PEMX_INT_SUM(0)[SE]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "PEMX_INT_SUM(0)[UP_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 5, 0, "PEMX_INT_SUM(0)[UP_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 6, 0, "PEMX_INT_SUM(0)[UP_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "PEMX_INT_SUM(0)[UN_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "PEMX_INT_SUM(0)[UN_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 9, 0, "PEMX_INT_SUM(0)[UN_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "PEMX_INT_SUM(0)[RDLK]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "PEMX_INT_SUM(0)[CRS_ER]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 13, 0, "PEMX_INT_SUM(0)[CRS_DR]"},
							{0}},
						(struct cvmx_error_childbit[]){
						{1, 10 /* exc */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800C0000008ull) + ((0) & 1) * 0x1000000ull /* CVMX_PEMX_DBG_INFO(0) */, CVMX_ADD_IO_SEG(0x00011800C00000A0ull) + ((0) & 1) * 0x1000000ull /* CVMX_PEMX_DBG_INFO_EN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_PCI, 0, 0, "PEMX_DBG_INFO(0)[SPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 2, 0, "PEMX_DBG_INFO(0)[RTLPLLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 3, 0, "PEMX_DBG_INFO(0)[RECRCE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "PEMX_DBG_INFO(0)[RPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 5, 0, "PEMX_DBG_INFO(0)[RCEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 6, 0, "PEMX_DBG_INFO(0)[RNFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "PEMX_DBG_INFO(0)[RFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "PEMX_DBG_INFO(0)[RPMERC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 9, 0, "PEMX_DBG_INFO(0)[RPTAMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 10, 0, "PEMX_DBG_INFO(0)[RUMEP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "PEMX_DBG_INFO(0)[RVDM]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "PEMX_DBG_INFO(0)[ACTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 13, 0, "PEMX_DBG_INFO(0)[RTE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 14, 0, "PEMX_DBG_INFO(0)[MRE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 15, 0, "PEMX_DBG_INFO(0)[RDWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 16, 0, "PEMX_DBG_INFO(0)[RTWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 17, 0, "PEMX_DBG_INFO(0)[DPEOOSD]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 18, 0, "PEMX_DBG_INFO(0)[FCPVWT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 19, 0, "PEMX_DBG_INFO(0)[RPE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 20, 0, "PEMX_DBG_INFO(0)[FCUV]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 21, 0, "PEMX_DBG_INFO(0)[RQO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 22, 0, "PEMX_DBG_INFO(0)[RAUC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 23, 0, "PEMX_DBG_INFO(0)[RACUR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 24, 0, "PEMX_DBG_INFO(0)[RACCA]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 25, 0, "PEMX_DBG_INFO(0)[CAAR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 26, 0, "PEMX_DBG_INFO(0)[RARWDNS]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 27, 0, "PEMX_DBG_INFO(0)[RAMTLP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 28, 0, "PEMX_DBG_INFO(0)[RACPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 29, 0, "PEMX_DBG_INFO(0)[RAWWPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 30, 0, "PEMX_DBG_INFO(0)[ECRC_E]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{1, 27 /* pko */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180050000088ull) /* CVMX_PKO_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180050000090ull) /* CVMX_PKO_REG_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PKO_REG_ERROR[PARITY]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "PKO_REG_ERROR[DOORBELL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "PKO_REG_ERROR[CURRZERO]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 26 /* pip */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800A0000008ull) /* CVMX_PIP_INT_REG */, CVMX_ADD_IO_SEG(0x00011800A0000010ull) /* CVMX_PIP_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PIP_INT_REG[PRTNXA]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "PIP_INT_REG[BADTAG]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "PIP_INT_REG[SKPRUNT]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "PIP_INT_REG[TODOOVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "PIP_INT_REG[FEPERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PIP_INT_REG[BEPERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "PIP_INT_REG[PUNYERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 34 /* sli */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011F0000010330ull) /* CVMX_PEXP_SLI_INT_SUM */, CVMX_ADD_IO_SEG(0x00011F0000013CD0ull) /* CVMX_PEXP_SLI_INT_ENB_CIU */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PEXP_SLI_INT_SUM[RML_TO]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "PEXP_SLI_INT_SUM[BAR0_TO]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PEXP_SLI_INT_SUM[IOB2BIG]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PEXP_SLI_INT_SUM[M0_UP_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "PEXP_SLI_INT_SUM[M0_UP_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "PEXP_SLI_INT_SUM[M0_UN_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "PEXP_SLI_INT_SUM[M0_UN_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "PEXP_SLI_INT_SUM[M1_UP_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "PEXP_SLI_INT_SUM[M1_UP_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "PEXP_SLI_INT_SUM[M1_UN_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "PEXP_SLI_INT_SUM[M1_UN_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "PEXP_SLI_INT_SUM[M2_UP_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "PEXP_SLI_INT_SUM[M2_UP_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "PEXP_SLI_INT_SUM[M2_UN_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 23, 0, "PEXP_SLI_INT_SUM[M2_UN_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "PEXP_SLI_INT_SUM[M3_UP_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "PEXP_SLI_INT_SUM[M3_UP_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "PEXP_SLI_INT_SUM[M3_UN_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 27, 0, "PEXP_SLI_INT_SUM[M3_UN_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 48, 0, "PEXP_SLI_INT_SUM[PIDBOF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 49, 0, "PEXP_SLI_INT_SUM[PSLDBOF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 50, 0, "PEXP_SLI_INT_SUM[POUT_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 51, 0, "PEXP_SLI_INT_SUM[PIN_BP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 52, 0, "PEXP_SLI_INT_SUM[PGL_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 53, 0, "PEXP_SLI_INT_SUM[PDI_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 54, 0, "PEXP_SLI_INT_SUM[POP_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 55, 0, "PEXP_SLI_INT_SUM[PINS_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 56, 0, "PEXP_SLI_INT_SUM[SPRT0_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 57, 0, "PEXP_SLI_INT_SUM[SPRT1_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 58, 0, "PEXP_SLI_INT_SUM[SPRT2_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 59, 0, "PEXP_SLI_INT_SUM[SPRT3_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 60, 0, "PEXP_SLI_INT_SUM[ILL_PAD]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 31 /* key */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180020000000ull) /* CVMX_KEY_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180020000008ull) /* CVMX_KEY_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, NULL},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 33 /* usb */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x000118006F000020ull) /* CVMX_UCTLX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x000118006F000028ull) /* CVMX_UCTLX_INT_ENA(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_USB, 0, 0, "UCTLX_INT_REG(0)[PP_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 1, 0, "UCTLX_INT_REG(0)[ER_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 2, 0, "UCTLX_INT_REG(0)[OR_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 3, 0, "UCTLX_INT_REG(0)[CF_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 4, 0, "UCTLX_INT_REG(0)[WB_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 5, 0, "UCTLX_INT_REG(0)[WB_POP_E]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 6, 0, "UCTLX_INT_REG(0)[OC_OVF_E]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 7, 0, "UCTLX_INT_REG(0)[EC_OVF_E]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 63 /* rst */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180000001628ull) /* CVMX_MIO_RST_INT */, CVMX_ADD_IO_SEG(0x0001180000001630ull) /* CVMX_MIO_RST_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "MIO_RST_INT[RST_LINK0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "MIO_RST_INT[RST_LINK1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "MIO_RST_INT[PERST0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "MIO_RST_INT[PERST1]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 52 /* lmc0 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800880001F0ull) + ((0) & 0) * 0x1000000ull /* CVMX_LMCX_INT(0) */, CVMX_ADD_IO_SEG(0x00011800880001E8ull) + ((0) & 0) * 0x1000000ull /* CVMX_LMCX_INT_EN(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_LMC, 1, 0, "LMCX_INT(0)[SEC_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_LMC, 0, 0, "LMCX_INT(0)[NXM_WR_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_LMC, 5, 0, "LMCX_INT(0)[DED_ERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 21 /* iob */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800F0000058ull) /* CVMX_IOB_INT_SUM */, CVMX_ADD_IO_SEG(0x00011800F0000060ull) /* CVMX_IOB_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IOB_INT_SUM[NP_SOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IOB_INT_SUM[NP_EOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IOB_INT_SUM[P_SOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IOB_INT_SUM[P_EOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IOB_INT_SUM[NP_DAT]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IOB_INT_SUM[P_DAT]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 35 /* dpi */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001DF0000000008ull) /* CVMX_DPI_INT_REG */, CVMX_ADD_IO_SEG(0x0001DF0000000010ull) /* CVMX_DPI_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_INT_REG[NDERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "DPI_INT_REG[NFOVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "DPI_INT_REG[DMADBO]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "DPI_INT_REG[REQ_BADADR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "DPI_INT_REG[REQ_BADLEN]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "DPI_INT_REG[REQ_OVRFLW]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "DPI_INT_REG[REQ_UNDFLW]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "DPI_INT_REG[REQ_ANULL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "DPI_INT_REG[REQ_INULL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "DPI_INT_REG[REQ_BADFIL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "DPI_INT_REG[SPRT0_RST]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "DPI_INT_REG[SPRT1_RST]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "DPI_INT_REG[SPRT2_RST]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 27, 0, "DPI_INT_REG[SPRT3_RST]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001DF0000000078ull) /* CVMX_DPI_PKT_ERR_RSP */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_PKT_ERR_RSP[PKTERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001DF0000000058ull) /* CVMX_DPI_REQ_ERR_RSP */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_REQ_ERR_RSP[QERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001DF0000000060ull) /* CVMX_DPI_REQ_ERR_RST */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_REQ_ERR_RST[QERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 30 /* rad */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180070000088ull) /* CVMX_RAD_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180070000090ull) /* CVMX_RAD_REG_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "RAD_REG_ERROR[DOORBELL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{0}}
			},
			{0}}},
		{0}}
	};
static struct cvmx_error_muxchild error_tree_cn70xxp1 =
	{0x0000000000000000ull /* CVMX_ROOT */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
		{1, 0 /* root */, (struct cvmx_error_muxchild[]){
			{CVMX_ADD_IO_SEG(0x0001070000000000ull) + ((0) & 63) * 8 /* CVMX_CIU_INTX_SUM0(0) */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 60 /* powiq */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001670000000238ull) /* CVMX_POW_IQ_INT */, CVMX_ADD_IO_SEG(0x0001670000000240ull) /* CVMX_POW_IQ_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "POW_IQ_INT[IQ_INT]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{0}}
			},
			{CVMX_ADD_IO_SEG(0x0001070000000108ull) /* CVMX_CIU_INT_SUM1 */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 24 /* l2c */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x000107000000E000ull) /* CVMX_CIU_CIB_L2C_RAWX(0) */, CVMX_ADD_IO_SEG(0x000107000000E100ull) /* CVMX_CIU_CIB_L2C_ENX(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_L2C, 0, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_L2DSBE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 1, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_L2DDBE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 2, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_SBFSBE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 3, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_SBFDBE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 4, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_FBFSBE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 5, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_FBFDBE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 6, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_TAGSBE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 7, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_TAGDBE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 8, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_NOWAY]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 9, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_HOLEWR]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 10, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_HOLERD]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 11, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_BIGWR]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 12, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_BIGRD]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 13, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_WRDISLMC]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 14, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_RDDISLMC]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 15, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_RTGSBE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 16, 0, "CIU_CIB_L2C_RAWX(0)[TADX_INT_RTGDBE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 17, 0, "CIU_CIB_L2C_RAWX(0)[MCIX_INT_VBFSBE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 18, 0, "CIU_CIB_L2C_RAWX(0)[MCIX_INT_VBFDBE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 19, 0, "CIU_CIB_L2C_RAWX(0)[CBCX_INT_RSDSBE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 20, 0, "CIU_CIB_L2C_RAWX(0)[CBCX_INT_RSDDBE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 21, 0, "CIU_CIB_L2C_RAWX(0)[CBCX_INT_IOCCMDSBE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 22, 0, "CIU_CIB_L2C_RAWX(0)[CBCX_INT_IOCCMDDBE]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 25 /* ipd */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00014F0000000168ull) /* CVMX_IPD_INT_SUM */, CVMX_ADD_IO_SEG(0x00014F0000000160ull) /* CVMX_IPD_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IPD_INT_SUM[PRC_PAR0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IPD_INT_SUM[PRC_PAR1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IPD_INT_SUM[PRC_PAR2]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IPD_INT_SUM[PRC_PAR3]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IPD_INT_SUM[BP_SUB]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IPD_INT_SUM[DC_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "IPD_INT_SUM[CC_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "IPD_INT_SUM[C_COLL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "IPD_INT_SUM[D_COLL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "IPD_INT_SUM[BC_OVR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 23 /* pow */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, (struct cvmx_error_regbit[]){
							{1, 0, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "POW_ECC_ERR[SBE]"},
							{1, 0, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "POW_ECC_ERR[DBE]"},
							{1, 0, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "POW_ECC_ERR[RPE]"},
							{1, 0, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "POW_ECC_ERR[IOP]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 30 /* rad */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180070000088ull) /* CVMX_RAD_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180070000090ull) /* CVMX_RAD_REG_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "RAD_REG_ERROR[DOORBELL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 26 /* pip */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800A0000008ull) /* CVMX_PIP_INT_REG */, CVMX_ADD_IO_SEG(0x00011800A0000010ull) /* CVMX_PIP_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PIP_INT_REG[PRTNXA]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "PIP_INT_REG[BADTAG]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "PIP_INT_REG[SKPRUNT]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "PIP_INT_REG[TODOOVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "PIP_INT_REG[FEPERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PIP_INT_REG[BEPERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "PIP_INT_REG[PUNYERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 27 /* pko */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180050000088ull) /* CVMX_PKO_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180050000090ull) /* CVMX_PKO_REG_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PKO_REG_ERROR[PARITY]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "PKO_REG_ERROR[DOORBELL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "PKO_REG_ERROR[CURRZERO]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 50 /* pem2 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800C0000428ull) + ((2) & 3) * 0x1000000ull /* CVMX_PEMX_INT_SUM(2) */, CVMX_ADD_IO_SEG(0x00011800C0000430ull) + ((2) & 3) * 0x1000000ull /* CVMX_PEMX_INT_ENB(2) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_PCI, 1, 2, "PEMX_INT_SUM(2)[SE]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 4, 2, "PEMX_INT_SUM(2)[UP_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 5, 2, "PEMX_INT_SUM(2)[UP_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 6, 2, "PEMX_INT_SUM(2)[UP_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 7, 2, "PEMX_INT_SUM(2)[UN_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 8, 2, "PEMX_INT_SUM(2)[UN_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 9, 2, "PEMX_INT_SUM(2)[UN_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 11, 2, "PEMX_INT_SUM(2)[RDLK]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 12, 2, "PEMX_INT_SUM(2)[CRS_ER]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 13, 2, "PEMX_INT_SUM(2)[CRS_DR]"},
							{0}},
						(struct cvmx_error_childbit[]){
						{1, 10 /* exc */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800C00000D0ull) + ((2) & 3) * 0x1000000ull /* CVMX_PEMX_DBG_INFO(2) */, CVMX_ADD_IO_SEG(0x00011800C00000A0ull) + ((2) & 3) * 0x1000000ull /* CVMX_PEMX_DBG_INFO_EN(2) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_PCI, 0, 2, "PEMX_DBG_INFO(2)[SPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 2, 2, "PEMX_DBG_INFO(2)[RTLPLLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 3, 2, "PEMX_DBG_INFO(2)[RECRCE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 4, 2, "PEMX_DBG_INFO(2)[RPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 5, 2, "PEMX_DBG_INFO(2)[RCEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 6, 2, "PEMX_DBG_INFO(2)[RNFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 7, 2, "PEMX_DBG_INFO(2)[RFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 8, 2, "PEMX_DBG_INFO(2)[RPMERC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 9, 2, "PEMX_DBG_INFO(2)[RPTAMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 10, 2, "PEMX_DBG_INFO(2)[RUMEP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 11, 2, "PEMX_DBG_INFO(2)[RVDM]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 12, 2, "PEMX_DBG_INFO(2)[ACTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 13, 2, "PEMX_DBG_INFO(2)[RTE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 14, 2, "PEMX_DBG_INFO(2)[MRE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 15, 2, "PEMX_DBG_INFO(2)[RDWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 16, 2, "PEMX_DBG_INFO(2)[RTWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 17, 2, "PEMX_DBG_INFO(2)[DPEOOSD]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 18, 2, "PEMX_DBG_INFO(2)[FCPVWT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 19, 2, "PEMX_DBG_INFO(2)[RPE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 20, 2, "PEMX_DBG_INFO(2)[FCUV]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 21, 2, "PEMX_DBG_INFO(2)[RQO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 22, 2, "PEMX_DBG_INFO(2)[RAUC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 23, 2, "PEMX_DBG_INFO(2)[RACUR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 24, 2, "PEMX_DBG_INFO(2)[RACCA]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 25, 2, "PEMX_DBG_INFO(2)[CAAR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 26, 2, "PEMX_DBG_INFO(2)[RARWDNS]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 27, 2, "PEMX_DBG_INFO(2)[RAMTLP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 28, 2, "PEMX_DBG_INFO(2)[RACPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 29, 2, "PEMX_DBG_INFO(2)[RAWWPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 30, 2, "PEMX_DBG_INFO(2)[ECRC_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 31, 2, "PEMX_DBG_INFO(2)[RTRY_PE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 32, 2, "PEMX_DBG_INFO(2)[HDRQ_PE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 33, 2, "PEMX_DBG_INFO(2)[DATQ_PE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 34, 2, "PEMX_DBG_INFO(2)[P_D_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 35, 2, "PEMX_DBG_INFO(2)[P_D_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 36, 2, "PEMX_DBG_INFO(2)[P_C_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 37, 2, "PEMX_DBG_INFO(2)[P_C_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 38, 2, "PEMX_DBG_INFO(2)[N_D_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 39, 2, "PEMX_DBG_INFO(2)[N_D_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 40, 2, "PEMX_DBG_INFO(2)[N_C_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 41, 2, "PEMX_DBG_INFO(2)[N_C_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 42, 2, "PEMX_DBG_INFO(2)[C_D_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 43, 2, "PEMX_DBG_INFO(2)[C_D_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 44, 2, "PEMX_DBG_INFO(2)[C_C_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 45, 2, "PEMX_DBG_INFO(2)[C_C_DBE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{1, 48 /* pem0 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800C0000428ull) + ((0) & 3) * 0x1000000ull /* CVMX_PEMX_INT_SUM(0) */, CVMX_ADD_IO_SEG(0x00011800C0000430ull) + ((0) & 3) * 0x1000000ull /* CVMX_PEMX_INT_ENB(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_PCI, 1, 0, "PEMX_INT_SUM(0)[SE]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "PEMX_INT_SUM(0)[UP_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 5, 0, "PEMX_INT_SUM(0)[UP_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 6, 0, "PEMX_INT_SUM(0)[UP_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "PEMX_INT_SUM(0)[UN_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "PEMX_INT_SUM(0)[UN_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 9, 0, "PEMX_INT_SUM(0)[UN_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "PEMX_INT_SUM(0)[RDLK]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "PEMX_INT_SUM(0)[CRS_ER]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 13, 0, "PEMX_INT_SUM(0)[CRS_DR]"},
							{0}},
						(struct cvmx_error_childbit[]){
						{1, 10 /* exc */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800C00000D0ull) + ((0) & 3) * 0x1000000ull /* CVMX_PEMX_DBG_INFO(0) */, CVMX_ADD_IO_SEG(0x00011800C00000A0ull) + ((0) & 3) * 0x1000000ull /* CVMX_PEMX_DBG_INFO_EN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_PCI, 0, 0, "PEMX_DBG_INFO(0)[SPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 2, 0, "PEMX_DBG_INFO(0)[RTLPLLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 3, 0, "PEMX_DBG_INFO(0)[RECRCE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "PEMX_DBG_INFO(0)[RPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 5, 0, "PEMX_DBG_INFO(0)[RCEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 6, 0, "PEMX_DBG_INFO(0)[RNFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "PEMX_DBG_INFO(0)[RFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "PEMX_DBG_INFO(0)[RPMERC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 9, 0, "PEMX_DBG_INFO(0)[RPTAMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 10, 0, "PEMX_DBG_INFO(0)[RUMEP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "PEMX_DBG_INFO(0)[RVDM]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "PEMX_DBG_INFO(0)[ACTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 13, 0, "PEMX_DBG_INFO(0)[RTE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 14, 0, "PEMX_DBG_INFO(0)[MRE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 15, 0, "PEMX_DBG_INFO(0)[RDWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 16, 0, "PEMX_DBG_INFO(0)[RTWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 17, 0, "PEMX_DBG_INFO(0)[DPEOOSD]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 18, 0, "PEMX_DBG_INFO(0)[FCPVWT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 19, 0, "PEMX_DBG_INFO(0)[RPE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 20, 0, "PEMX_DBG_INFO(0)[FCUV]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 21, 0, "PEMX_DBG_INFO(0)[RQO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 22, 0, "PEMX_DBG_INFO(0)[RAUC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 23, 0, "PEMX_DBG_INFO(0)[RACUR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 24, 0, "PEMX_DBG_INFO(0)[RACCA]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 25, 0, "PEMX_DBG_INFO(0)[CAAR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 26, 0, "PEMX_DBG_INFO(0)[RARWDNS]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 27, 0, "PEMX_DBG_INFO(0)[RAMTLP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 28, 0, "PEMX_DBG_INFO(0)[RACPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 29, 0, "PEMX_DBG_INFO(0)[RAWWPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 30, 0, "PEMX_DBG_INFO(0)[ECRC_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 31, 0, "PEMX_DBG_INFO(0)[RTRY_PE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 32, 0, "PEMX_DBG_INFO(0)[HDRQ_PE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 33, 0, "PEMX_DBG_INFO(0)[DATQ_PE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 34, 0, "PEMX_DBG_INFO(0)[P_D_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 35, 0, "PEMX_DBG_INFO(0)[P_D_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 36, 0, "PEMX_DBG_INFO(0)[P_C_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 37, 0, "PEMX_DBG_INFO(0)[P_C_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 38, 0, "PEMX_DBG_INFO(0)[N_D_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 39, 0, "PEMX_DBG_INFO(0)[N_D_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 40, 0, "PEMX_DBG_INFO(0)[N_C_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 41, 0, "PEMX_DBG_INFO(0)[N_C_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 42, 0, "PEMX_DBG_INFO(0)[C_D_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 43, 0, "PEMX_DBG_INFO(0)[C_D_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 44, 0, "PEMX_DBG_INFO(0)[C_C_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 45, 0, "PEMX_DBG_INFO(0)[C_C_DBE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{1, 49 /* pem1 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800C0000428ull) + ((1) & 3) * 0x1000000ull /* CVMX_PEMX_INT_SUM(1) */, CVMX_ADD_IO_SEG(0x00011800C0000430ull) + ((1) & 3) * 0x1000000ull /* CVMX_PEMX_INT_ENB(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_PCI, 1, 1, "PEMX_INT_SUM(1)[SE]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 4, 1, "PEMX_INT_SUM(1)[UP_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 5, 1, "PEMX_INT_SUM(1)[UP_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 6, 1, "PEMX_INT_SUM(1)[UP_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 7, 1, "PEMX_INT_SUM(1)[UN_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 8, 1, "PEMX_INT_SUM(1)[UN_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 9, 1, "PEMX_INT_SUM(1)[UN_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 11, 1, "PEMX_INT_SUM(1)[RDLK]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 12, 1, "PEMX_INT_SUM(1)[CRS_ER]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 13, 1, "PEMX_INT_SUM(1)[CRS_DR]"},
							{0}},
						(struct cvmx_error_childbit[]){
						{1, 10 /* exc */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800C00000D0ull) + ((1) & 3) * 0x1000000ull /* CVMX_PEMX_DBG_INFO(1) */, CVMX_ADD_IO_SEG(0x00011800C00000A0ull) + ((1) & 3) * 0x1000000ull /* CVMX_PEMX_DBG_INFO_EN(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_PCI, 0, 1, "PEMX_DBG_INFO(1)[SPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 2, 1, "PEMX_DBG_INFO(1)[RTLPLLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 3, 1, "PEMX_DBG_INFO(1)[RECRCE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 4, 1, "PEMX_DBG_INFO(1)[RPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 5, 1, "PEMX_DBG_INFO(1)[RCEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 6, 1, "PEMX_DBG_INFO(1)[RNFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 7, 1, "PEMX_DBG_INFO(1)[RFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 8, 1, "PEMX_DBG_INFO(1)[RPMERC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 9, 1, "PEMX_DBG_INFO(1)[RPTAMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 10, 1, "PEMX_DBG_INFO(1)[RUMEP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 11, 1, "PEMX_DBG_INFO(1)[RVDM]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 12, 1, "PEMX_DBG_INFO(1)[ACTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 13, 1, "PEMX_DBG_INFO(1)[RTE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 14, 1, "PEMX_DBG_INFO(1)[MRE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 15, 1, "PEMX_DBG_INFO(1)[RDWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 16, 1, "PEMX_DBG_INFO(1)[RTWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 17, 1, "PEMX_DBG_INFO(1)[DPEOOSD]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 18, 1, "PEMX_DBG_INFO(1)[FCPVWT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 19, 1, "PEMX_DBG_INFO(1)[RPE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 20, 1, "PEMX_DBG_INFO(1)[FCUV]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 21, 1, "PEMX_DBG_INFO(1)[RQO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 22, 1, "PEMX_DBG_INFO(1)[RAUC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 23, 1, "PEMX_DBG_INFO(1)[RACUR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 24, 1, "PEMX_DBG_INFO(1)[RACCA]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 25, 1, "PEMX_DBG_INFO(1)[CAAR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 26, 1, "PEMX_DBG_INFO(1)[RARWDNS]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 27, 1, "PEMX_DBG_INFO(1)[RAMTLP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 28, 1, "PEMX_DBG_INFO(1)[RACPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 29, 1, "PEMX_DBG_INFO(1)[RAWWPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 30, 1, "PEMX_DBG_INFO(1)[ECRC_E]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 31, 1, "PEMX_DBG_INFO(1)[RTRY_PE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 32, 1, "PEMX_DBG_INFO(1)[HDRQ_PE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 33, 1, "PEMX_DBG_INFO(1)[DATQ_PE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 34, 1, "PEMX_DBG_INFO(1)[P_D_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 35, 1, "PEMX_DBG_INFO(1)[P_D_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 36, 1, "PEMX_DBG_INFO(1)[P_C_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 37, 1, "PEMX_DBG_INFO(1)[P_C_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 38, 1, "PEMX_DBG_INFO(1)[N_D_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 39, 1, "PEMX_DBG_INFO(1)[N_D_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 40, 1, "PEMX_DBG_INFO(1)[N_C_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 41, 1, "PEMX_DBG_INFO(1)[N_C_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 42, 1, "PEMX_DBG_INFO(1)[C_D_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 43, 1, "PEMX_DBG_INFO(1)[C_D_DBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 44, 1, "PEMX_DBG_INFO(1)[C_C_SBE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 45, 1, "PEMX_DBG_INFO(1)[C_C_DBE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{1, 22 /* fpa */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180028000040ull) /* CVMX_FPA_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180028000048ull) /* CVMX_FPA_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "FPA_INT_SUM[FED0_SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "FPA_INT_SUM[FED0_DBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "FPA_INT_SUM[FED1_SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "FPA_INT_SUM[FED1_DBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "FPA_INT_SUM[Q0_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "FPA_INT_SUM[Q0_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "FPA_INT_SUM[Q0_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "FPA_INT_SUM[Q1_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "FPA_INT_SUM[Q1_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "FPA_INT_SUM[Q1_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "FPA_INT_SUM[Q2_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "FPA_INT_SUM[Q2_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "FPA_INT_SUM[Q2_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "FPA_INT_SUM[Q3_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "FPA_INT_SUM[Q3_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "FPA_INT_SUM[Q3_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "FPA_INT_SUM[Q4_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "FPA_INT_SUM[Q4_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "FPA_INT_SUM[Q4_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "FPA_INT_SUM[Q5_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "FPA_INT_SUM[Q5_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "FPA_INT_SUM[Q5_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "FPA_INT_SUM[Q6_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 23, 0, "FPA_INT_SUM[Q6_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "FPA_INT_SUM[Q6_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "FPA_INT_SUM[Q7_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "FPA_INT_SUM[Q7_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 27, 0, "FPA_INT_SUM[Q7_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 28, 0, "FPA_INT_SUM[POOL0TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 29, 0, "FPA_INT_SUM[POOL1TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 30, 0, "FPA_INT_SUM[POOL2TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 31, 0, "FPA_INT_SUM[POOL3TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 32, 0, "FPA_INT_SUM[POOL4TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 33, 0, "FPA_INT_SUM[POOL5TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 34, 0, "FPA_INT_SUM[POOL6TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 35, 0, "FPA_INT_SUM[POOL7TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 36, 0, "FPA_INT_SUM[FREE0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 37, 0, "FPA_INT_SUM[FREE1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 38, 0, "FPA_INT_SUM[FREE2]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 39, 0, "FPA_INT_SUM[FREE3]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 40, 0, "FPA_INT_SUM[FREE4]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 41, 0, "FPA_INT_SUM[FREE5]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 42, 0, "FPA_INT_SUM[FREE6]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 43, 0, "FPA_INT_SUM[FREE7]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 49, 0, "FPA_INT_SUM[PADDR_E]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 20 /* mio */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800000000A0ull) /* CVMX_MIO_BOOT_ERR */, CVMX_ADD_IO_SEG(0x00011800000000A8ull) /* CVMX_MIO_BOOT_INT */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "MIO_BOOT_ERR[ADR_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "MIO_BOOT_ERR[WAIT_ERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 32 /* dfa */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180037000028ull) /* CVMX_DFA_ERROR */, CVMX_ADD_IO_SEG(0x0001180037000030ull) /* CVMX_DFA_INTMSK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DFA_ERROR[DBLOVF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "DFA_ERROR[DC0PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "DFA_ERROR[DLC0_OVFERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "DFA_ERROR[DFANXM]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "DFA_ERROR[REPLERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 29 /* tim */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180058000088ull) /* CVMX_TIM_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180058000090ull) /* CVMX_TIM_REG_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "TIM_REG_ERROR[MASK]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 52 /* lmc0 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x000107000000E200ull) /* CVMX_CIU_CIB_LMCX_RAWX(0,0) */, CVMX_ADD_IO_SEG(0x000107000000E300ull) /* CVMX_CIU_CIB_LMCX_ENX(0,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_LMC, 1, 0, "CIU_CIB_LMCX_RAWX(0,0)[INT_SEC_ERRX]"},
							{1, 1, CVMX_ERROR_GROUP_LMC, 5, 0, "CIU_CIB_LMCX_RAWX(0,0)[INT_DED_ERRX]"},
							{1, 1, CVMX_ERROR_GROUP_LMC, 0, 0, "CIU_CIB_LMCX_RAWX(0,0)[INT_NXM_WR_ERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 31 /* key */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180020000000ull) /* CVMX_KEY_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180020000008ull) /* CVMX_KEY_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "KEY_INT_SUM[KEY_SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "KEY_INT_SUM[KEY_DBE]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 63 /* rst */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x000107000000E400ull) /* CVMX_CIU_CIB_RST_RAWX(0) */, CVMX_ADD_IO_SEG(0x000107000000E500ull) /* CVMX_CIU_CIB_RST_ENX(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "CIU_CIB_RST_RAWX(0)[INT_LINKX]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "CIU_CIB_RST_RAWX(0)[INT_PERSTX]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 21 /* iob */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800F0000058ull) /* CVMX_IOB_INT_SUM */, CVMX_ADD_IO_SEG(0x00011800F0000060ull) /* CVMX_IOB_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IOB_INT_SUM[NP_SOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IOB_INT_SUM[NP_EOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IOB_INT_SUM[P_SOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IOB_INT_SUM[P_EOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IOB_INT_SUM[NP_DAT]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IOB_INT_SUM[P_DAT]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 46 /* agl */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800E0000518ull) /* CVMX_AGL_GMX_BAD_REG */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 32, 0, "AGL_GMX_BAD_REG[OVRFLW]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 33, 0, "AGL_GMX_BAD_REG[TXPOP]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 34, 0, "AGL_GMX_BAD_REG[TXPSH]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 2, 0, "AGL_GMX_BAD_REG[OUT_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 22, 0, "AGL_GMX_BAD_REG[LOSTSTAT]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800E0000000ull) + ((0) & 0) * 2048 /* CVMX_AGL_GMX_RXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800E0000008ull) + ((0) & 0) * 2048 /* CVMX_AGL_GMX_RXX_INT_EN(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 8, 0, "AGL_GMX_RXX_INT_REG(0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 10, 0, "AGL_GMX_RXX_INT_REG(0)[OVRERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800E0000500ull) /* CVMX_AGL_GMX_TX_INT_REG */, CVMX_ADD_IO_SEG(0x00011800E0000508ull) /* CVMX_AGL_GMX_TX_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 0, 0, "AGL_GMX_TX_INT_REG[PKO_NXA]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 2, 0, "AGL_GMX_TX_INT_REG[UNDFLW]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 36 /* agx0 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180008000518ull) + ((0) & 1) * 0x8000000ull /* CVMX_GMXX_BAD_REG(0) */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_BAD_REG(0)[OUT_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 0, "GMXX_BAD_REG(0)[LOSTSTAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 0, "GMXX_BAD_REG(0)[STATOVR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 0, "GMXX_BAD_REG(0)[INB_NXA]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "GMXX_RXX_INT_REG(0,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "GMXX_RXX_INT_REG(0,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "GMXX_RXX_INT_REG(0,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 0, "GMXX_RXX_INT_REG(0,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 0, "GMXX_RXX_INT_REG(0,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 0, "GMXX_RXX_INT_REG(0,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 0, "GMXX_RXX_INT_REG(0,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 0, "GMXX_RXX_INT_REG(0,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 0, "GMXX_RXX_INT_REG(0,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 0, "GMXX_RXX_INT_REG(0,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 0, "GMXX_RXX_INT_REG(0,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 0, "GMXX_RXX_INT_REG(0,0)[HG2CC]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 29, 0, "GMXX_RXX_INT_REG(0,0)[WOL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 1, "GMXX_RXX_INT_REG(1,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 1, "GMXX_RXX_INT_REG(1,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 1, "GMXX_RXX_INT_REG(1,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 1, "GMXX_RXX_INT_REG(1,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 1, "GMXX_RXX_INT_REG(1,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 1, "GMXX_RXX_INT_REG(1,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 1, "GMXX_RXX_INT_REG(1,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 1, "GMXX_RXX_INT_REG(1,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 1, "GMXX_RXX_INT_REG(1,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 1, "GMXX_RXX_INT_REG(1,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 1, "GMXX_RXX_INT_REG(1,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 1, "GMXX_RXX_INT_REG(1,0)[HG2CC]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 29, 1, "GMXX_RXX_INT_REG(1,0)[WOL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2, "GMXX_RXX_INT_REG(2,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2, "GMXX_RXX_INT_REG(2,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2, "GMXX_RXX_INT_REG(2,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2, "GMXX_RXX_INT_REG(2,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2, "GMXX_RXX_INT_REG(2,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2, "GMXX_RXX_INT_REG(2,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2, "GMXX_RXX_INT_REG(2,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2, "GMXX_RXX_INT_REG(2,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2, "GMXX_RXX_INT_REG(2,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2, "GMXX_RXX_INT_REG(2,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2, "GMXX_RXX_INT_REG(2,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2, "GMXX_RXX_INT_REG(2,0)[HG2CC]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 29, 2, "GMXX_RXX_INT_REG(2,0)[WOL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((0) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 3, "GMXX_RXX_INT_REG(3,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3, "GMXX_RXX_INT_REG(3,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3, "GMXX_RXX_INT_REG(3,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 3, "GMXX_RXX_INT_REG(3,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 3, "GMXX_RXX_INT_REG(3,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 3, "GMXX_RXX_INT_REG(3,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 3, "GMXX_RXX_INT_REG(3,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 3, "GMXX_RXX_INT_REG(3,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 3, "GMXX_RXX_INT_REG(3,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 3, "GMXX_RXX_INT_REG(3,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 3, "GMXX_RXX_INT_REG(3,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 3, "GMXX_RXX_INT_REG(3,0)[HG2CC]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 29, 3, "GMXX_RXX_INT_REG(3,0)[WOL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((0) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((0) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_EN(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "GMXX_TX_INT_REG(0)[PKO_NXA]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_TX_INT_REG(0)[UNDFLW]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 0, "GMXX_TX_INT_REG(0)[PTP_LOST]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((0) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(0,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((0) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(0,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "PCSX_INTX_REG(0,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 0, "PCSX_INTX_REG(0,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "PCSX_INTX_REG(0,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "PCSX_INTX_REG(0,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 0, "PCSX_INTX_REG(0,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "PCSX_INTX_REG(0,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 0, "PCSX_INTX_REG(0,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "PCSX_INTX_REG(0,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 0, "PCSX_INTX_REG(0,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((1) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(1,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((1) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(1,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 1, "PCSX_INTX_REG(1,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 1, "PCSX_INTX_REG(1,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 1, "PCSX_INTX_REG(1,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 1, "PCSX_INTX_REG(1,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 1, "PCSX_INTX_REG(1,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 1, "PCSX_INTX_REG(1,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 1, "PCSX_INTX_REG(1,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 1, "PCSX_INTX_REG(1,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 1, "PCSX_INTX_REG(1,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((2) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(2,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((2) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(2,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2, "PCSX_INTX_REG(2,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2, "PCSX_INTX_REG(2,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2, "PCSX_INTX_REG(2,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2, "PCSX_INTX_REG(2,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2, "PCSX_INTX_REG(2,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2, "PCSX_INTX_REG(2,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2, "PCSX_INTX_REG(2,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2, "PCSX_INTX_REG(2,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2, "PCSX_INTX_REG(2,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((3) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(3,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((3) & 3) + ((0) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(3,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 3, "PCSX_INTX_REG(3,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 3, "PCSX_INTX_REG(3,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 3, "PCSX_INTX_REG(3,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 3, "PCSX_INTX_REG(3,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 3, "PCSX_INTX_REG(3,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3, "PCSX_INTX_REG(3,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 3, "PCSX_INTX_REG(3,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3, "PCSX_INTX_REG(3,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 3, "PCSX_INTX_REG(3,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0000858ull) + ((0) & 0) * 0x8000000ull /* CVMX_PCSXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800B0000860ull) + ((0) & 0) * 0x8000000ull /* CVMX_PCSXX_INT_EN_REG(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "PCSXX_INT_REG(0)[TXFLT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "PCSXX_INT_REG(0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "PCSXX_INT_REG(0)[RXSYNBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 0, "PCSXX_INT_REG(0)[BITLCKLS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "PCSXX_INT_REG(0)[SYNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "PCSXX_INT_REG(0)[ALGNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 0, "PCSXX_INT_REG(0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 37 /* agx1 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180008000518ull) + ((1) & 1) * 0x8000000ull /* CVMX_GMXX_BAD_REG(1) */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "GMXX_BAD_REG(1)[OUT_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 16, "GMXX_BAD_REG(1)[LOSTSTAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 16, "GMXX_BAD_REG(1)[STATOVR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 16, "GMXX_BAD_REG(1)[INB_NXA]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 16, "GMXX_RXX_INT_REG(0,1)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 16, "GMXX_RXX_INT_REG(0,1)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 16, "GMXX_RXX_INT_REG(0,1)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 16, "GMXX_RXX_INT_REG(0,1)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 16, "GMXX_RXX_INT_REG(0,1)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 16, "GMXX_RXX_INT_REG(0,1)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 16, "GMXX_RXX_INT_REG(0,1)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 16, "GMXX_RXX_INT_REG(0,1)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 16, "GMXX_RXX_INT_REG(0,1)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 16, "GMXX_RXX_INT_REG(0,1)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 16, "GMXX_RXX_INT_REG(0,1)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 16, "GMXX_RXX_INT_REG(0,1)[HG2CC]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 29, 16, "GMXX_RXX_INT_REG(0,1)[WOL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 17, "GMXX_RXX_INT_REG(1,1)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 17, "GMXX_RXX_INT_REG(1,1)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 17, "GMXX_RXX_INT_REG(1,1)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 17, "GMXX_RXX_INT_REG(1,1)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 17, "GMXX_RXX_INT_REG(1,1)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 17, "GMXX_RXX_INT_REG(1,1)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 17, "GMXX_RXX_INT_REG(1,1)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 17, "GMXX_RXX_INT_REG(1,1)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 17, "GMXX_RXX_INT_REG(1,1)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 17, "GMXX_RXX_INT_REG(1,1)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 17, "GMXX_RXX_INT_REG(1,1)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 17, "GMXX_RXX_INT_REG(1,1)[HG2CC]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 29, 17, "GMXX_RXX_INT_REG(1,1)[WOL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 18, "GMXX_RXX_INT_REG(2,1)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 18, "GMXX_RXX_INT_REG(2,1)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 18, "GMXX_RXX_INT_REG(2,1)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 18, "GMXX_RXX_INT_REG(2,1)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 18, "GMXX_RXX_INT_REG(2,1)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 18, "GMXX_RXX_INT_REG(2,1)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 18, "GMXX_RXX_INT_REG(2,1)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 18, "GMXX_RXX_INT_REG(2,1)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 18, "GMXX_RXX_INT_REG(2,1)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 18, "GMXX_RXX_INT_REG(2,1)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 18, "GMXX_RXX_INT_REG(2,1)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 18, "GMXX_RXX_INT_REG(2,1)[HG2CC]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 29, 18, "GMXX_RXX_INT_REG(2,1)[WOL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((1) & 1) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 19, "GMXX_RXX_INT_REG(3,1)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 19, "GMXX_RXX_INT_REG(3,1)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 19, "GMXX_RXX_INT_REG(3,1)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 19, "GMXX_RXX_INT_REG(3,1)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 19, "GMXX_RXX_INT_REG(3,1)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 19, "GMXX_RXX_INT_REG(3,1)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 19, "GMXX_RXX_INT_REG(3,1)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 19, "GMXX_RXX_INT_REG(3,1)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 19, "GMXX_RXX_INT_REG(3,1)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 19, "GMXX_RXX_INT_REG(3,1)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 19, "GMXX_RXX_INT_REG(3,1)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 19, "GMXX_RXX_INT_REG(3,1)[HG2CC]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 29, 19, "GMXX_RXX_INT_REG(3,1)[WOL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((1) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((1) & 1) * 0x8000000ull /* CVMX_GMXX_TX_INT_EN(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 16, "GMXX_TX_INT_REG(1)[PKO_NXA]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "GMXX_TX_INT_REG(1)[UNDFLW]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 16, "GMXX_TX_INT_REG(1)[PTP_LOST]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((0) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(0,1) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((0) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(0,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 16, "PCSX_INTX_REG(0,1)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 16, "PCSX_INTX_REG(0,1)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 16, "PCSX_INTX_REG(0,1)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 16, "PCSX_INTX_REG(0,1)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 16, "PCSX_INTX_REG(0,1)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 16, "PCSX_INTX_REG(0,1)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 16, "PCSX_INTX_REG(0,1)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 16, "PCSX_INTX_REG(0,1)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 16, "PCSX_INTX_REG(0,1)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((1) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(1,1) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((1) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(1,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 17, "PCSX_INTX_REG(1,1)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 17, "PCSX_INTX_REG(1,1)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 17, "PCSX_INTX_REG(1,1)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 17, "PCSX_INTX_REG(1,1)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 17, "PCSX_INTX_REG(1,1)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 17, "PCSX_INTX_REG(1,1)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 17, "PCSX_INTX_REG(1,1)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 17, "PCSX_INTX_REG(1,1)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 17, "PCSX_INTX_REG(1,1)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((2) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(2,1) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((2) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(2,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 18, "PCSX_INTX_REG(2,1)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 18, "PCSX_INTX_REG(2,1)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 18, "PCSX_INTX_REG(2,1)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 18, "PCSX_INTX_REG(2,1)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 18, "PCSX_INTX_REG(2,1)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 18, "PCSX_INTX_REG(2,1)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 18, "PCSX_INTX_REG(2,1)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 18, "PCSX_INTX_REG(2,1)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 18, "PCSX_INTX_REG(2,1)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((3) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(3,1) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((3) & 3) + ((1) & 1) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(3,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 19, "PCSX_INTX_REG(3,1)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 19, "PCSX_INTX_REG(3,1)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 19, "PCSX_INTX_REG(3,1)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 19, "PCSX_INTX_REG(3,1)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 19, "PCSX_INTX_REG(3,1)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 19, "PCSX_INTX_REG(3,1)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 19, "PCSX_INTX_REG(3,1)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 19, "PCSX_INTX_REG(3,1)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 19, "PCSX_INTX_REG(3,1)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 34 /* sli */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011F0000010330ull) /* CVMX_PEXP_SLI_INT_SUM */, CVMX_ADD_IO_SEG(0x00011F0000013CD0ull) /* CVMX_PEXP_SLI_INT_ENB_CIU */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PEXP_SLI_INT_SUM[RML_TO]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "PEXP_SLI_INT_SUM[BAR0_TO]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PEXP_SLI_INT_SUM[IOB2BIG]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PEXP_SLI_INT_SUM[M0_UP_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "PEXP_SLI_INT_SUM[M0_UP_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "PEXP_SLI_INT_SUM[M0_UN_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "PEXP_SLI_INT_SUM[M0_UN_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "PEXP_SLI_INT_SUM[M1_UP_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "PEXP_SLI_INT_SUM[M1_UP_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "PEXP_SLI_INT_SUM[M1_UN_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "PEXP_SLI_INT_SUM[M1_UN_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "PEXP_SLI_INT_SUM[M2_UP_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "PEXP_SLI_INT_SUM[M2_UP_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "PEXP_SLI_INT_SUM[M2_UN_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 23, 0, "PEXP_SLI_INT_SUM[M2_UN_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "PEXP_SLI_INT_SUM[M3_UP_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "PEXP_SLI_INT_SUM[M3_UP_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "PEXP_SLI_INT_SUM[M3_UN_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 27, 0, "PEXP_SLI_INT_SUM[M3_UN_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 48, 0, "PEXP_SLI_INT_SUM[PIDBOF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 49, 0, "PEXP_SLI_INT_SUM[PSLDBOF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 50, 0, "PEXP_SLI_INT_SUM[POUT_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 51, 0, "PEXP_SLI_INT_SUM[PIN_BP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 52, 0, "PEXP_SLI_INT_SUM[PGL_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 53, 0, "PEXP_SLI_INT_SUM[PDI_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 54, 0, "PEXP_SLI_INT_SUM[POP_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 55, 0, "PEXP_SLI_INT_SUM[PINS_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 56, 0, "PEXP_SLI_INT_SUM[SPRT0_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 57, 0, "PEXP_SLI_INT_SUM[SPRT1_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 58, 0, "PEXP_SLI_INT_SUM[SPRT2_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 59, 0, "PEXP_SLI_INT_SUM[SPRT3_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 60, 0, "PEXP_SLI_INT_SUM[ILL_PAD]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 35 /* dpi */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001DF0000000008ull) /* CVMX_DPI_INT_REG */, CVMX_ADD_IO_SEG(0x0001DF0000000010ull) /* CVMX_DPI_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_INT_REG[NDERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "DPI_INT_REG[NFOVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "DPI_INT_REG[DMADBO]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "DPI_INT_REG[REQ_BADADR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "DPI_INT_REG[REQ_BADLEN]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "DPI_INT_REG[REQ_OVRFLW]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "DPI_INT_REG[REQ_UNDFLW]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "DPI_INT_REG[REQ_ANULL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "DPI_INT_REG[REQ_INULL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "DPI_INT_REG[REQ_BADFIL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "DPI_INT_REG[SPRT0_RST]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "DPI_INT_REG[SPRT1_RST]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "DPI_INT_REG[SPRT2_RST]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 27, 0, "DPI_INT_REG[SPRT3_RST]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001DF0000000078ull) /* CVMX_DPI_PKT_ERR_RSP */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_PKT_ERR_RSP[PKTERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001DF0000000058ull) /* CVMX_DPI_REQ_ERR_RSP */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_REQ_ERR_RSP[QERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001DF0000000060ull) /* CVMX_DPI_REQ_ERR_RST */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_REQ_ERR_RST[QERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{0}}
			},
			{0}}},
		{0}}
	};
static struct cvmx_error_muxchild error_tree_cn63xx =
	{0x0000000000000000ull /* CVMX_ROOT */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
		{1, 0 /* root */, (struct cvmx_error_muxchild[]){
			{CVMX_ADD_IO_SEG(0x0001070000000000ull) + ((0) & 63) * 8 /* CVMX_CIU_INTX_SUM0(0) */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 60 /* powiq */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001670000000238ull) /* CVMX_POW_IQ_INT */, CVMX_ADD_IO_SEG(0x0001670000000240ull) /* CVMX_POW_IQ_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "POW_IQ_INT[IQ_INT]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{0}}
			},
			{CVMX_ADD_IO_SEG(0x0001070000000108ull) /* CVMX_CIU_INT_SUM1 */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 24 /* l2c */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180080800018ull) /* CVMX_L2C_INT_REG */, CVMX_ADD_IO_SEG(0x0001180080800020ull) /* CVMX_L2C_INT_ENA */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_L2C, 0, 0, "L2C_INT_REG[HOLERD]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 1, 0, "L2C_INT_REG[HOLEWR]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 2, 0, "L2C_INT_REG[VRTWR]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 3, 0, "L2C_INT_REG[VRTIDRNG]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 4, 0, "L2C_INT_REG[VRTADRNG]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 5, 0, "L2C_INT_REG[VRTPE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 6, 0, "L2C_INT_REG[BIGWR]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 7, 0, "L2C_INT_REG[BIGRD]"},
							{0}},
						(struct cvmx_error_childbit[]){
						{1, 16 /* tad0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180080A00028ull) /* CVMX_L2C_TADX_INT(0) */, CVMX_ADD_IO_SEG(0x0001180080A00000ull) /* CVMX_L2C_TADX_IEN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 0, 0, "L2C_TADX_INT(0)[L2DSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 1, 0, "L2C_TADX_INT(0)[L2DDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 2, 0, "L2C_TADX_INT(0)[TAGSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 3, 0, "L2C_TADX_INT(0)[TAGDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 4, 0, "L2C_TADX_INT(0)[VBFSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 5, 0, "L2C_TADX_INT(0)[VBFDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 6, 0, "L2C_TADX_INT(0)[NOWAY]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 7, 0, "L2C_TADX_INT(0)[RDDISLMC]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 8, 0, "L2C_TADX_INT(0)[WRDISLMC]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{1, 25 /* ipd */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00014F0000000168ull) /* CVMX_IPD_INT_SUM */, CVMX_ADD_IO_SEG(0x00014F0000000160ull) /* CVMX_IPD_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IPD_INT_SUM[PRC_PAR0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IPD_INT_SUM[PRC_PAR1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IPD_INT_SUM[PRC_PAR2]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IPD_INT_SUM[PRC_PAR3]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IPD_INT_SUM[BP_SUB]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IPD_INT_SUM[DC_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "IPD_INT_SUM[CC_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "IPD_INT_SUM[C_COLL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "IPD_INT_SUM[D_COLL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "IPD_INT_SUM[BC_OVR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 23 /* pow */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, CVMX_ADD_IO_SEG(0x0001670000000218ull) /* CVMX_POW_ECC_ERR */, (struct cvmx_error_regbit[]){
							{1, 0, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "POW_ECC_ERR[SBE]"},
							{1, 0, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "POW_ECC_ERR[DBE]"},
							{1, 0, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "POW_ECC_ERR[RPE]"},
							{1, 0, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "POW_ECC_ERR[IOP]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 30 /* rad */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180070000088ull) /* CVMX_RAD_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180070000090ull) /* CVMX_RAD_REG_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "RAD_REG_ERROR[DOORBELL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 26 /* pip */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800A0000008ull) /* CVMX_PIP_INT_REG */, CVMX_ADD_IO_SEG(0x00011800A0000010ull) /* CVMX_PIP_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PIP_INT_REG[PRTNXA]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "PIP_INT_REG[BADTAG]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "PIP_INT_REG[SKPRUNT]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "PIP_INT_REG[TODOOVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "PIP_INT_REG[FEPERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PIP_INT_REG[BEPERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "PIP_INT_REG[PUNYERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 27 /* pko */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180050000088ull) /* CVMX_PKO_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180050000090ull) /* CVMX_PKO_REG_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PKO_REG_ERROR[PARITY]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "PKO_REG_ERROR[DOORBELL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "PKO_REG_ERROR[CURRZERO]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 48 /* pem0 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800C0000408ull) + ((0) & 1) * 0x1000000ull /* CVMX_PEMX_INT_SUM(0) */, CVMX_ADD_IO_SEG(0x00011800C0000410ull) + ((0) & 1) * 0x1000000ull /* CVMX_PEMX_INT_ENB(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_PCI, 1, 0, "PEMX_INT_SUM(0)[SE]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "PEMX_INT_SUM(0)[UP_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 5, 0, "PEMX_INT_SUM(0)[UP_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 6, 0, "PEMX_INT_SUM(0)[UP_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "PEMX_INT_SUM(0)[UN_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "PEMX_INT_SUM(0)[UN_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 9, 0, "PEMX_INT_SUM(0)[UN_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "PEMX_INT_SUM(0)[RDLK]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "PEMX_INT_SUM(0)[CRS_ER]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 13, 0, "PEMX_INT_SUM(0)[CRS_DR]"},
							{0}},
						(struct cvmx_error_childbit[]){
						{1, 10 /* exc */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800C0000008ull) + ((0) & 1) * 0x1000000ull /* CVMX_PEMX_DBG_INFO(0) */, CVMX_ADD_IO_SEG(0x00011800C00000A0ull) + ((0) & 1) * 0x1000000ull /* CVMX_PEMX_DBG_INFO_EN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_PCI, 0, 0, "PEMX_DBG_INFO(0)[SPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 2, 0, "PEMX_DBG_INFO(0)[RTLPLLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 3, 0, "PEMX_DBG_INFO(0)[RECRCE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 4, 0, "PEMX_DBG_INFO(0)[RPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 5, 0, "PEMX_DBG_INFO(0)[RCEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 6, 0, "PEMX_DBG_INFO(0)[RNFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 7, 0, "PEMX_DBG_INFO(0)[RFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 8, 0, "PEMX_DBG_INFO(0)[RPMERC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 9, 0, "PEMX_DBG_INFO(0)[RPTAMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 10, 0, "PEMX_DBG_INFO(0)[RUMEP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 11, 0, "PEMX_DBG_INFO(0)[RVDM]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 12, 0, "PEMX_DBG_INFO(0)[ACTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 13, 0, "PEMX_DBG_INFO(0)[RTE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 14, 0, "PEMX_DBG_INFO(0)[MRE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 15, 0, "PEMX_DBG_INFO(0)[RDWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 16, 0, "PEMX_DBG_INFO(0)[RTWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 17, 0, "PEMX_DBG_INFO(0)[DPEOOSD]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 18, 0, "PEMX_DBG_INFO(0)[FCPVWT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 19, 0, "PEMX_DBG_INFO(0)[RPE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 20, 0, "PEMX_DBG_INFO(0)[FCUV]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 21, 0, "PEMX_DBG_INFO(0)[RQO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 22, 0, "PEMX_DBG_INFO(0)[RAUC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 23, 0, "PEMX_DBG_INFO(0)[RACUR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 24, 0, "PEMX_DBG_INFO(0)[RACCA]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 25, 0, "PEMX_DBG_INFO(0)[CAAR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 26, 0, "PEMX_DBG_INFO(0)[RARWDNS]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 27, 0, "PEMX_DBG_INFO(0)[RAMTLP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 28, 0, "PEMX_DBG_INFO(0)[RACPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 29, 0, "PEMX_DBG_INFO(0)[RAWWPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 30, 0, "PEMX_DBG_INFO(0)[ECRC_E]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{1, 49 /* pem1 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800C0000408ull) + ((1) & 1) * 0x1000000ull /* CVMX_PEMX_INT_SUM(1) */, CVMX_ADD_IO_SEG(0x00011800C0000410ull) + ((1) & 1) * 0x1000000ull /* CVMX_PEMX_INT_ENB(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_PCI, 1, 1, "PEMX_INT_SUM(1)[SE]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 4, 1, "PEMX_INT_SUM(1)[UP_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 5, 1, "PEMX_INT_SUM(1)[UP_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 6, 1, "PEMX_INT_SUM(1)[UP_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 7, 1, "PEMX_INT_SUM(1)[UN_B1]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 8, 1, "PEMX_INT_SUM(1)[UN_B2]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 9, 1, "PEMX_INT_SUM(1)[UN_BX]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 11, 1, "PEMX_INT_SUM(1)[RDLK]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 12, 1, "PEMX_INT_SUM(1)[CRS_ER]"},
							{1, 1, CVMX_ERROR_GROUP_PCI, 13, 1, "PEMX_INT_SUM(1)[CRS_DR]"},
							{0}},
						(struct cvmx_error_childbit[]){
						{1, 10 /* exc */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x00011800C0000008ull) + ((1) & 1) * 0x1000000ull /* CVMX_PEMX_DBG_INFO(1) */, CVMX_ADD_IO_SEG(0x00011800C00000A0ull) + ((1) & 1) * 0x1000000ull /* CVMX_PEMX_DBG_INFO_EN(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_PCI, 0, 1, "PEMX_DBG_INFO(1)[SPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 2, 1, "PEMX_DBG_INFO(1)[RTLPLLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 3, 1, "PEMX_DBG_INFO(1)[RECRCE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 4, 1, "PEMX_DBG_INFO(1)[RPOISON]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 5, 1, "PEMX_DBG_INFO(1)[RCEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 6, 1, "PEMX_DBG_INFO(1)[RNFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 7, 1, "PEMX_DBG_INFO(1)[RFEMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 8, 1, "PEMX_DBG_INFO(1)[RPMERC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 9, 1, "PEMX_DBG_INFO(1)[RPTAMRC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 10, 1, "PEMX_DBG_INFO(1)[RUMEP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 11, 1, "PEMX_DBG_INFO(1)[RVDM]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 12, 1, "PEMX_DBG_INFO(1)[ACTO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 13, 1, "PEMX_DBG_INFO(1)[RTE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 14, 1, "PEMX_DBG_INFO(1)[MRE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 15, 1, "PEMX_DBG_INFO(1)[RDWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 16, 1, "PEMX_DBG_INFO(1)[RTWDLE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 17, 1, "PEMX_DBG_INFO(1)[DPEOOSD]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 18, 1, "PEMX_DBG_INFO(1)[FCPVWT]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 19, 1, "PEMX_DBG_INFO(1)[RPE]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 20, 1, "PEMX_DBG_INFO(1)[FCUV]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 21, 1, "PEMX_DBG_INFO(1)[RQO]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 22, 1, "PEMX_DBG_INFO(1)[RAUC]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 23, 1, "PEMX_DBG_INFO(1)[RACUR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 24, 1, "PEMX_DBG_INFO(1)[RACCA]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 25, 1, "PEMX_DBG_INFO(1)[CAAR]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 26, 1, "PEMX_DBG_INFO(1)[RARWDNS]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 27, 1, "PEMX_DBG_INFO(1)[RAMTLP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 28, 1, "PEMX_DBG_INFO(1)[RACPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 29, 1, "PEMX_DBG_INFO(1)[RAWWPP]"},
									{1, 1, CVMX_ERROR_GROUP_PCI, 30, 1, "PEMX_DBG_INFO(1)[ECRC_E]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{1, 22 /* fpa */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180028000040ull) /* CVMX_FPA_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180028000048ull) /* CVMX_FPA_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "FPA_INT_SUM[FED0_SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "FPA_INT_SUM[FED0_DBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "FPA_INT_SUM[FED1_SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "FPA_INT_SUM[FED1_DBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "FPA_INT_SUM[Q0_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "FPA_INT_SUM[Q0_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "FPA_INT_SUM[Q0_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "FPA_INT_SUM[Q1_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "FPA_INT_SUM[Q1_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "FPA_INT_SUM[Q1_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "FPA_INT_SUM[Q2_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "FPA_INT_SUM[Q2_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "FPA_INT_SUM[Q2_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "FPA_INT_SUM[Q3_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "FPA_INT_SUM[Q3_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "FPA_INT_SUM[Q3_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "FPA_INT_SUM[Q4_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "FPA_INT_SUM[Q4_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "FPA_INT_SUM[Q4_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "FPA_INT_SUM[Q5_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "FPA_INT_SUM[Q5_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "FPA_INT_SUM[Q5_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "FPA_INT_SUM[Q6_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 23, 0, "FPA_INT_SUM[Q6_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "FPA_INT_SUM[Q6_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "FPA_INT_SUM[Q7_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "FPA_INT_SUM[Q7_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 27, 0, "FPA_INT_SUM[Q7_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 28, 0, "FPA_INT_SUM[POOL0TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 29, 0, "FPA_INT_SUM[POOL1TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 30, 0, "FPA_INT_SUM[POOL2TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 31, 0, "FPA_INT_SUM[POOL3TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 32, 0, "FPA_INT_SUM[POOL4TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 33, 0, "FPA_INT_SUM[POOL5TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 34, 0, "FPA_INT_SUM[POOL6TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 35, 0, "FPA_INT_SUM[POOL7TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 36, 0, "FPA_INT_SUM[FREE0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 37, 0, "FPA_INT_SUM[FREE1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 38, 0, "FPA_INT_SUM[FREE2]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 39, 0, "FPA_INT_SUM[FREE3]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 40, 0, "FPA_INT_SUM[FREE4]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 41, 0, "FPA_INT_SUM[FREE5]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 42, 0, "FPA_INT_SUM[FREE6]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 43, 0, "FPA_INT_SUM[FREE7]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 33 /* usb */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x000118006F000020ull) /* CVMX_UCTLX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x000118006F000028ull) /* CVMX_UCTLX_INT_ENA(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_USB, 0, 0, "UCTLX_INT_REG(0)[PP_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 1, 0, "UCTLX_INT_REG(0)[ER_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 2, 0, "UCTLX_INT_REG(0)[OR_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 3, 0, "UCTLX_INT_REG(0)[CF_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 4, 0, "UCTLX_INT_REG(0)[WB_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 5, 0, "UCTLX_INT_REG(0)[WB_POP_E]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 6, 0, "UCTLX_INT_REG(0)[OC_OVF_E]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 7, 0, "UCTLX_INT_REG(0)[EC_OVF_E]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 20 /* mio */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800000000A0ull) /* CVMX_MIO_BOOT_ERR */, CVMX_ADD_IO_SEG(0x00011800000000A8ull) /* CVMX_MIO_BOOT_INT */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "MIO_BOOT_ERR[ADR_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "MIO_BOOT_ERR[WAIT_ERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 19 /* nand */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001070001000020ull) /* CVMX_NDF_INT */, CVMX_ADD_IO_SEG(0x0001070001000028ull) /* CVMX_NDF_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "NDF_INT[WDOG]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "NDF_INT[SM_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "NDF_INT[ECC_1BIT]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "NDF_INT[ECC_MULT]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "NDF_INT[OVRF]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 56 /* dfm */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800D4000408ull) /* CVMX_DFM_FNT_STAT */, CVMX_ADD_IO_SEG(0x00011800D4000410ull) /* CVMX_DFM_FNT_IENA */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_DFM, 0, 0, "DFM_FNT_STAT[SBE_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_DFM, 1, 0, "DFM_FNT_STAT[DBE_ERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 29 /* tim */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180058000088ull) /* CVMX_TIM_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180058000090ull) /* CVMX_TIM_REG_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "TIM_REG_ERROR[MASK]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 52 /* lmc0 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800880001F0ull) /* CVMX_LMCX_INT(0) */, CVMX_ADD_IO_SEG(0x00011800880001E8ull) /* CVMX_LMCX_INT_EN(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_LMC, 1, 0, "LMCX_INT(0)[SEC_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_LMC, 0, 0, "LMCX_INT(0)[NXM_WR_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_LMC, 5, 0, "LMCX_INT(0)[DED_ERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 31 /* key */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180020000000ull) /* CVMX_KEY_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180020000008ull) /* CVMX_KEY_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, NULL},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 63 /* rst */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180000001628ull) /* CVMX_MIO_RST_INT */, CVMX_ADD_IO_SEG(0x0001180000001630ull) /* CVMX_MIO_RST_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "MIO_RST_INT[RST_LINK0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "MIO_RST_INT[RST_LINK1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "MIO_RST_INT[PERST0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "MIO_RST_INT[PERST1]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 21 /* iob */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800F0000058ull) /* CVMX_IOB_INT_SUM */, CVMX_ADD_IO_SEG(0x00011800F0000060ull) /* CVMX_IOB_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IOB_INT_SUM[NP_SOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IOB_INT_SUM[NP_EOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IOB_INT_SUM[P_SOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IOB_INT_SUM[P_EOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IOB_INT_SUM[NP_DAT]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IOB_INT_SUM[P_DAT]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 46 /* agl */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800E0000518ull) /* CVMX_AGL_GMX_BAD_REG */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 32, 0, "AGL_GMX_BAD_REG[OVRFLW]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 33, 0, "AGL_GMX_BAD_REG[TXPOP]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 34, 0, "AGL_GMX_BAD_REG[TXPSH]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 35, 0, "AGL_GMX_BAD_REG[OVRFLW1]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 36, 0, "AGL_GMX_BAD_REG[TXPOP1]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 37, 0, "AGL_GMX_BAD_REG[TXPSH1]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 2, 0, "AGL_GMX_BAD_REG[OUT_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 22, 0, "AGL_GMX_BAD_REG[LOSTSTAT]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800E0000000ull) + ((0) & 1) * 2048 /* CVMX_AGL_GMX_RXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800E0000008ull) + ((0) & 1) * 2048 /* CVMX_AGL_GMX_RXX_INT_EN(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 8, 0, "AGL_GMX_RXX_INT_REG(0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 10, 0, "AGL_GMX_RXX_INT_REG(0)[OVRERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800E0000000ull) + ((1) & 1) * 2048 /* CVMX_AGL_GMX_RXX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x00011800E0000008ull) + ((1) & 1) * 2048 /* CVMX_AGL_GMX_RXX_INT_EN(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 8, 1, "AGL_GMX_RXX_INT_REG(1)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 10, 1, "AGL_GMX_RXX_INT_REG(1)[OVRERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800E0000500ull) /* CVMX_AGL_GMX_TX_INT_REG */, CVMX_ADD_IO_SEG(0x00011800E0000508ull) /* CVMX_AGL_GMX_TX_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 0, 0, "AGL_GMX_TX_INT_REG[PKO_NXA]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 2, 0, "AGL_GMX_TX_INT_REG[UNDFLW]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 28 /* zip */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180038000088ull) /* CVMX_ZIP_ERROR */, CVMX_ADD_IO_SEG(0x0001180038000090ull) /* CVMX_ZIP_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "ZIP_ERROR[DOORBELL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 36 /* agx0 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180008000518ull) + ((0) & 0) * 0x8000000ull /* CVMX_GMXX_BAD_REG(0) */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_BAD_REG(0)[OUT_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 0, "GMXX_BAD_REG(0)[LOSTSTAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 0, "GMXX_BAD_REG(0)[STATOVR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 0, "GMXX_BAD_REG(0)[INB_NXA]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "GMXX_RXX_INT_REG(0,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "GMXX_RXX_INT_REG(0,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "GMXX_RXX_INT_REG(0,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 0, "GMXX_RXX_INT_REG(0,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 0, "GMXX_RXX_INT_REG(0,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 0, "GMXX_RXX_INT_REG(0,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 0, "GMXX_RXX_INT_REG(0,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 0, "GMXX_RXX_INT_REG(0,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 0, "GMXX_RXX_INT_REG(0,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 0, "GMXX_RXX_INT_REG(0,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 0, "GMXX_RXX_INT_REG(0,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 0, "GMXX_RXX_INT_REG(0,0)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 1, "GMXX_RXX_INT_REG(1,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 1, "GMXX_RXX_INT_REG(1,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 1, "GMXX_RXX_INT_REG(1,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 1, "GMXX_RXX_INT_REG(1,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 1, "GMXX_RXX_INT_REG(1,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 1, "GMXX_RXX_INT_REG(1,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 1, "GMXX_RXX_INT_REG(1,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 1, "GMXX_RXX_INT_REG(1,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 1, "GMXX_RXX_INT_REG(1,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 1, "GMXX_RXX_INT_REG(1,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 1, "GMXX_RXX_INT_REG(1,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 1, "GMXX_RXX_INT_REG(1,0)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2, "GMXX_RXX_INT_REG(2,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2, "GMXX_RXX_INT_REG(2,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2, "GMXX_RXX_INT_REG(2,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2, "GMXX_RXX_INT_REG(2,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2, "GMXX_RXX_INT_REG(2,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2, "GMXX_RXX_INT_REG(2,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2, "GMXX_RXX_INT_REG(2,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2, "GMXX_RXX_INT_REG(2,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2, "GMXX_RXX_INT_REG(2,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2, "GMXX_RXX_INT_REG(2,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2, "GMXX_RXX_INT_REG(2,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2, "GMXX_RXX_INT_REG(2,0)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((0) & 0) * 0x10000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 3, "GMXX_RXX_INT_REG(3,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3, "GMXX_RXX_INT_REG(3,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3, "GMXX_RXX_INT_REG(3,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 3, "GMXX_RXX_INT_REG(3,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 3, "GMXX_RXX_INT_REG(3,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 3, "GMXX_RXX_INT_REG(3,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 3, "GMXX_RXX_INT_REG(3,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 3, "GMXX_RXX_INT_REG(3,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 3, "GMXX_RXX_INT_REG(3,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 3, "GMXX_RXX_INT_REG(3,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 3, "GMXX_RXX_INT_REG(3,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 3, "GMXX_RXX_INT_REG(3,0)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((0) & 0) * 0x8000000ull /* CVMX_GMXX_TX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((0) & 0) * 0x8000000ull /* CVMX_GMXX_TX_INT_EN(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "GMXX_TX_INT_REG(0)[PKO_NXA]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "GMXX_TX_INT_REG(0)[UNDFLW]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 0, "GMXX_TX_INT_REG(0)[PTP_LOST]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((0) & 3) + ((0) & 0) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(0,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((0) & 3) + ((0) & 0) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(0,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "PCSX_INTX_REG(0,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 0, "PCSX_INTX_REG(0,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "PCSX_INTX_REG(0,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "PCSX_INTX_REG(0,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 0, "PCSX_INTX_REG(0,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 0, "PCSX_INTX_REG(0,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 0, "PCSX_INTX_REG(0,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 0, "PCSX_INTX_REG(0,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 0, "PCSX_INTX_REG(0,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((1) & 3) + ((0) & 0) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(1,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((1) & 3) + ((0) & 0) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(1,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 1, "PCSX_INTX_REG(1,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 1, "PCSX_INTX_REG(1,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 1, "PCSX_INTX_REG(1,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 1, "PCSX_INTX_REG(1,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 1, "PCSX_INTX_REG(1,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 1, "PCSX_INTX_REG(1,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 1, "PCSX_INTX_REG(1,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 1, "PCSX_INTX_REG(1,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 1, "PCSX_INTX_REG(1,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((2) & 3) + ((0) & 0) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(2,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((2) & 3) + ((0) & 0) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(2,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2, "PCSX_INTX_REG(2,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2, "PCSX_INTX_REG(2,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2, "PCSX_INTX_REG(2,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2, "PCSX_INTX_REG(2,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2, "PCSX_INTX_REG(2,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2, "PCSX_INTX_REG(2,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2, "PCSX_INTX_REG(2,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2, "PCSX_INTX_REG(2,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2, "PCSX_INTX_REG(2,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((3) & 3) + ((0) & 0) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_REG(3,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((3) & 3) + ((0) & 0) * 0x20000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(3,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 3, "PCSX_INTX_REG(3,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 3, "PCSX_INTX_REG(3,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 3, "PCSX_INTX_REG(3,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 3, "PCSX_INTX_REG(3,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 3, "PCSX_INTX_REG(3,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3, "PCSX_INTX_REG(3,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 3, "PCSX_INTX_REG(3,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3, "PCSX_INTX_REG(3,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 3, "PCSX_INTX_REG(3,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0000858ull) + ((0) & 0) * 0x8000000ull /* CVMX_PCSXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800B0000860ull) + ((0) & 0) * 0x8000000ull /* CVMX_PCSXX_INT_EN_REG(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 0, "PCSXX_INT_REG(0)[TXFLT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 0, "PCSXX_INT_REG(0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 0, "PCSXX_INT_REG(0)[RXSYNBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 0, "PCSXX_INT_REG(0)[BITLCKLS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 0, "PCSXX_INT_REG(0)[SYNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 0, "PCSXX_INT_REG(0)[ALGNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 0, "PCSXX_INT_REG(0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 32 /* dfa */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180037000028ull) /* CVMX_DFA_ERROR */, CVMX_ADD_IO_SEG(0x0001180037000030ull) /* CVMX_DFA_INTMSK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DFA_ERROR[DBLOVF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "DFA_ERROR[DC0PERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 50 /* srio0 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800C8000118ull) + ((0) & 1) * 0x1000000ull /* CVMX_SRIOX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800C8000110ull) + ((0) & 1) * 0x1000000ull /* CVMX_SRIOX_INT_ENABLE(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_SRIO, 4, 0, "SRIOX_INT_REG(0)[BAR_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 5, 0, "SRIOX_INT_REG(0)[DENY_WR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 6, 0, "SRIOX_INT_REG(0)[SLI_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 9, 0, "SRIOX_INT_REG(0)[MCE_RX]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 12, 0, "SRIOX_INT_REG(0)[LOG_ERB]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 13, 0, "SRIOX_INT_REG(0)[PHY_ERB]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 18, 0, "SRIOX_INT_REG(0)[OMSG_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 19, 0, "SRIOX_INT_REG(0)[PKO_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 20, 0, "SRIOX_INT_REG(0)[RTRY_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 21, 0, "SRIOX_INT_REG(0)[F_ERROR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 22, 0, "SRIOX_INT_REG(0)[MAC_BUF]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 23, 0, "SRIOX_INT_REG(0)[DEGRAD]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 24, 0, "SRIOX_INT_REG(0)[FAIL]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 25, 0, "SRIOX_INT_REG(0)[TTL_TOUT]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 26, 0, "SRIOX_INT_REG(0)[ZERO_PKT]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 51 /* srio1 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800C8000118ull) + ((1) & 1) * 0x1000000ull /* CVMX_SRIOX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x00011800C8000110ull) + ((1) & 1) * 0x1000000ull /* CVMX_SRIOX_INT_ENABLE(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_SRIO, 4, 1, "SRIOX_INT_REG(1)[BAR_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 5, 1, "SRIOX_INT_REG(1)[DENY_WR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 6, 1, "SRIOX_INT_REG(1)[SLI_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 9, 1, "SRIOX_INT_REG(1)[MCE_RX]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 12, 1, "SRIOX_INT_REG(1)[LOG_ERB]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 13, 1, "SRIOX_INT_REG(1)[PHY_ERB]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 18, 1, "SRIOX_INT_REG(1)[OMSG_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 19, 1, "SRIOX_INT_REG(1)[PKO_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 20, 1, "SRIOX_INT_REG(1)[RTRY_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 21, 1, "SRIOX_INT_REG(1)[F_ERROR]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 22, 1, "SRIOX_INT_REG(1)[MAC_BUF]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 23, 1, "SRIOX_INT_REG(1)[DEGRAD]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 24, 1, "SRIOX_INT_REG(1)[FAIL]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 25, 1, "SRIOX_INT_REG(1)[TTL_TOUT]"},
							{1, 1, CVMX_ERROR_GROUP_SRIO, 26, 1, "SRIOX_INT_REG(1)[ZERO_PKT]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 34 /* sli */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011F0000010330ull) /* CVMX_PEXP_SLI_INT_SUM */, CVMX_ADD_IO_SEG(0x00011F0000013CD0ull) /* CVMX_PEXP_SLI_INT_ENB_CIU */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PEXP_SLI_INT_SUM[RML_TO]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "PEXP_SLI_INT_SUM[BAR0_TO]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PEXP_SLI_INT_SUM[IOB2BIG]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PEXP_SLI_INT_SUM[M0_UP_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "PEXP_SLI_INT_SUM[M0_UP_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "PEXP_SLI_INT_SUM[M0_UN_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "PEXP_SLI_INT_SUM[M0_UN_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "PEXP_SLI_INT_SUM[M1_UP_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "PEXP_SLI_INT_SUM[M1_UP_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "PEXP_SLI_INT_SUM[M1_UN_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "PEXP_SLI_INT_SUM[M1_UN_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 48, 0, "PEXP_SLI_INT_SUM[PIDBOF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 49, 0, "PEXP_SLI_INT_SUM[PSLDBOF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 50, 0, "PEXP_SLI_INT_SUM[POUT_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 51, 0, "PEXP_SLI_INT_SUM[PIN_BP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 52, 0, "PEXP_SLI_INT_SUM[PGL_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 53, 0, "PEXP_SLI_INT_SUM[PDI_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 54, 0, "PEXP_SLI_INT_SUM[POP_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 55, 0, "PEXP_SLI_INT_SUM[PINS_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 56, 0, "PEXP_SLI_INT_SUM[SPRT0_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 57, 0, "PEXP_SLI_INT_SUM[SPRT1_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 60, 0, "PEXP_SLI_INT_SUM[ILL_PAD]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 35 /* dpi */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001DF0000000008ull) /* CVMX_DPI_INT_REG */, CVMX_ADD_IO_SEG(0x0001DF0000000010ull) /* CVMX_DPI_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_INT_REG[NDERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "DPI_INT_REG[NFOVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "DPI_INT_REG[DMADBO]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "DPI_INT_REG[REQ_BADADR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "DPI_INT_REG[REQ_BADLEN]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "DPI_INT_REG[REQ_OVRFLW]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "DPI_INT_REG[REQ_UNDFLW]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "DPI_INT_REG[REQ_ANULL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "DPI_INT_REG[REQ_INULL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "DPI_INT_REG[REQ_BADFIL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "DPI_INT_REG[SPRT0_RST]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "DPI_INT_REG[SPRT1_RST]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001DF0000000078ull) /* CVMX_DPI_PKT_ERR_RSP */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_PKT_ERR_RSP[PKTERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001DF0000000058ull) /* CVMX_DPI_REQ_ERR_RSP */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_REQ_ERR_RSP[QERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001DF0000000060ull) /* CVMX_DPI_REQ_ERR_RST */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_REQ_ERR_RST[QERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{0}}
			},
			{0}}},
		{0}}
	};
static struct cvmx_error_muxchild error_tree_cn68xx =
	{0x0000000000000000ull /* CVMX_ROOT */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
		{1, 0 /* root */, (struct cvmx_error_muxchild[]){
			{CVMX_ADD_IO_SEG(0x0001070100086000ull) + ((0) & 31) * 0x200000ull /* CVMX_CIU2_SRC_PPX_IP2_PKT(0) */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 4 /* agx:4 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((4) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,4) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((4) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,4) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 3072, "GMXX_RXX_INT_REG(0,4)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3072, "GMXX_RXX_INT_REG(0,4)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3072, "GMXX_RXX_INT_REG(0,4)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 3072, "GMXX_RXX_INT_REG(0,4)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 3072, "GMXX_RXX_INT_REG(0,4)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 3072, "GMXX_RXX_INT_REG(0,4)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 3072, "GMXX_RXX_INT_REG(0,4)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 3072, "GMXX_RXX_INT_REG(0,4)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 3072, "GMXX_RXX_INT_REG(0,4)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 3072, "GMXX_RXX_INT_REG(0,4)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 3072, "GMXX_RXX_INT_REG(0,4)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 3072, "GMXX_RXX_INT_REG(0,4)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((4) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,4) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((4) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,4) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 3088, "GMXX_RXX_INT_REG(1,4)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3088, "GMXX_RXX_INT_REG(1,4)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3088, "GMXX_RXX_INT_REG(1,4)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 3088, "GMXX_RXX_INT_REG(1,4)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 3088, "GMXX_RXX_INT_REG(1,4)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 3088, "GMXX_RXX_INT_REG(1,4)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 3088, "GMXX_RXX_INT_REG(1,4)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 3088, "GMXX_RXX_INT_REG(1,4)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 3088, "GMXX_RXX_INT_REG(1,4)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 3088, "GMXX_RXX_INT_REG(1,4)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 3088, "GMXX_RXX_INT_REG(1,4)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 3088, "GMXX_RXX_INT_REG(1,4)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((4) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,4) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((4) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,4) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 3104, "GMXX_RXX_INT_REG(2,4)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3104, "GMXX_RXX_INT_REG(2,4)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3104, "GMXX_RXX_INT_REG(2,4)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 3104, "GMXX_RXX_INT_REG(2,4)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 3104, "GMXX_RXX_INT_REG(2,4)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 3104, "GMXX_RXX_INT_REG(2,4)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 3104, "GMXX_RXX_INT_REG(2,4)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 3104, "GMXX_RXX_INT_REG(2,4)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 3104, "GMXX_RXX_INT_REG(2,4)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 3104, "GMXX_RXX_INT_REG(2,4)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 3104, "GMXX_RXX_INT_REG(2,4)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 3104, "GMXX_RXX_INT_REG(2,4)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((4) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,4) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((4) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,4) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 3120, "GMXX_RXX_INT_REG(3,4)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3120, "GMXX_RXX_INT_REG(3,4)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3120, "GMXX_RXX_INT_REG(3,4)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 3120, "GMXX_RXX_INT_REG(3,4)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 3120, "GMXX_RXX_INT_REG(3,4)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 3120, "GMXX_RXX_INT_REG(3,4)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 3120, "GMXX_RXX_INT_REG(3,4)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 3120, "GMXX_RXX_INT_REG(3,4)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 3120, "GMXX_RXX_INT_REG(3,4)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 3120, "GMXX_RXX_INT_REG(3,4)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 3120, "GMXX_RXX_INT_REG(3,4)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 3120, "GMXX_RXX_INT_REG(3,4)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((4) & 7) * 0x1000000ull /* CVMX_GMXX_TX_INT_REG(4) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((4) & 7) * 0x1000000ull /* CVMX_GMXX_TX_INT_EN(4) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 3072, "GMXX_TX_INT_REG(4)[PKO_NXA]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 3072, "GMXX_TX_INT_REG(4)[UNDFLW]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 3072, "GMXX_TX_INT_REG(4)[PTP_LOST]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((0) & 3) + ((4) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(0,4) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((0) & 3) + ((4) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(0,4) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 3072, "PCSX_INTX_REG(0,4)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 3072, "PCSX_INTX_REG(0,4)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 3072, "PCSX_INTX_REG(0,4)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 3072, "PCSX_INTX_REG(0,4)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 3072, "PCSX_INTX_REG(0,4)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3072, "PCSX_INTX_REG(0,4)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 3072, "PCSX_INTX_REG(0,4)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3072, "PCSX_INTX_REG(0,4)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 3072, "PCSX_INTX_REG(0,4)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((1) & 3) + ((4) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(1,4) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((1) & 3) + ((4) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(1,4) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 3088, "PCSX_INTX_REG(1,4)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 3088, "PCSX_INTX_REG(1,4)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 3088, "PCSX_INTX_REG(1,4)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 3088, "PCSX_INTX_REG(1,4)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 3088, "PCSX_INTX_REG(1,4)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3088, "PCSX_INTX_REG(1,4)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 3088, "PCSX_INTX_REG(1,4)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3088, "PCSX_INTX_REG(1,4)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 3088, "PCSX_INTX_REG(1,4)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((2) & 3) + ((4) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(2,4) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((2) & 3) + ((4) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(2,4) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 3104, "PCSX_INTX_REG(2,4)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 3104, "PCSX_INTX_REG(2,4)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 3104, "PCSX_INTX_REG(2,4)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 3104, "PCSX_INTX_REG(2,4)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 3104, "PCSX_INTX_REG(2,4)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3104, "PCSX_INTX_REG(2,4)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 3104, "PCSX_INTX_REG(2,4)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3104, "PCSX_INTX_REG(2,4)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 3104, "PCSX_INTX_REG(2,4)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((3) & 3) + ((4) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(3,4) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((3) & 3) + ((4) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(3,4) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 3120, "PCSX_INTX_REG(3,4)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 3120, "PCSX_INTX_REG(3,4)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 3120, "PCSX_INTX_REG(3,4)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 3120, "PCSX_INTX_REG(3,4)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 3120, "PCSX_INTX_REG(3,4)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 3120, "PCSX_INTX_REG(3,4)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 3120, "PCSX_INTX_REG(3,4)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 3120, "PCSX_INTX_REG(3,4)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 3120, "PCSX_INTX_REG(3,4)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0000858ull) + ((4) & 7) * 0x1000000ull /* CVMX_PCSXX_INT_REG(4) */, CVMX_ADD_IO_SEG(0x00011800B0000860ull) + ((4) & 7) * 0x1000000ull /* CVMX_PCSXX_INT_EN_REG(4) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 3072, "PCSXX_INT_REG(4)[TXFLT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 3072, "PCSXX_INT_REG(4)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 3072, "PCSXX_INT_REG(4)[RXSYNBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 3072, "PCSXX_INT_REG(4)[BITLCKLS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 3072, "PCSXX_INT_REG(4)[SYNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 3072, "PCSXX_INT_REG(4)[ALGNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 3072, "PCSXX_INT_REG(4)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 3 /* agx:3 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((3) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,3) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((3) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,3) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2816, "GMXX_RXX_INT_REG(0,3)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2816, "GMXX_RXX_INT_REG(0,3)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2816, "GMXX_RXX_INT_REG(0,3)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2816, "GMXX_RXX_INT_REG(0,3)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2816, "GMXX_RXX_INT_REG(0,3)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2816, "GMXX_RXX_INT_REG(0,3)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2816, "GMXX_RXX_INT_REG(0,3)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2816, "GMXX_RXX_INT_REG(0,3)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2816, "GMXX_RXX_INT_REG(0,3)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2816, "GMXX_RXX_INT_REG(0,3)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2816, "GMXX_RXX_INT_REG(0,3)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2816, "GMXX_RXX_INT_REG(0,3)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((3) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,3) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((3) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,3) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2832, "GMXX_RXX_INT_REG(1,3)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2832, "GMXX_RXX_INT_REG(1,3)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2832, "GMXX_RXX_INT_REG(1,3)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2832, "GMXX_RXX_INT_REG(1,3)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2832, "GMXX_RXX_INT_REG(1,3)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2832, "GMXX_RXX_INT_REG(1,3)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2832, "GMXX_RXX_INT_REG(1,3)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2832, "GMXX_RXX_INT_REG(1,3)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2832, "GMXX_RXX_INT_REG(1,3)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2832, "GMXX_RXX_INT_REG(1,3)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2832, "GMXX_RXX_INT_REG(1,3)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2832, "GMXX_RXX_INT_REG(1,3)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((3) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,3) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((3) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,3) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2848, "GMXX_RXX_INT_REG(2,3)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2848, "GMXX_RXX_INT_REG(2,3)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2848, "GMXX_RXX_INT_REG(2,3)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2848, "GMXX_RXX_INT_REG(2,3)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2848, "GMXX_RXX_INT_REG(2,3)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2848, "GMXX_RXX_INT_REG(2,3)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2848, "GMXX_RXX_INT_REG(2,3)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2848, "GMXX_RXX_INT_REG(2,3)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2848, "GMXX_RXX_INT_REG(2,3)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2848, "GMXX_RXX_INT_REG(2,3)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2848, "GMXX_RXX_INT_REG(2,3)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2848, "GMXX_RXX_INT_REG(2,3)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((3) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,3) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((3) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,3) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2864, "GMXX_RXX_INT_REG(3,3)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2864, "GMXX_RXX_INT_REG(3,3)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2864, "GMXX_RXX_INT_REG(3,3)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2864, "GMXX_RXX_INT_REG(3,3)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2864, "GMXX_RXX_INT_REG(3,3)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2864, "GMXX_RXX_INT_REG(3,3)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2864, "GMXX_RXX_INT_REG(3,3)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2864, "GMXX_RXX_INT_REG(3,3)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2864, "GMXX_RXX_INT_REG(3,3)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2864, "GMXX_RXX_INT_REG(3,3)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2864, "GMXX_RXX_INT_REG(3,3)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2864, "GMXX_RXX_INT_REG(3,3)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((3) & 7) * 0x1000000ull /* CVMX_GMXX_TX_INT_REG(3) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((3) & 7) * 0x1000000ull /* CVMX_GMXX_TX_INT_EN(3) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 2816, "GMXX_TX_INT_REG(3)[PKO_NXA]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2816, "GMXX_TX_INT_REG(3)[UNDFLW]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2816, "GMXX_TX_INT_REG(3)[PTP_LOST]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((0) & 3) + ((3) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(0,3) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((0) & 3) + ((3) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(0,3) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2816, "PCSX_INTX_REG(0,3)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2816, "PCSX_INTX_REG(0,3)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2816, "PCSX_INTX_REG(0,3)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2816, "PCSX_INTX_REG(0,3)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2816, "PCSX_INTX_REG(0,3)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2816, "PCSX_INTX_REG(0,3)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2816, "PCSX_INTX_REG(0,3)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2816, "PCSX_INTX_REG(0,3)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2816, "PCSX_INTX_REG(0,3)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((1) & 3) + ((3) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(1,3) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((1) & 3) + ((3) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(1,3) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2832, "PCSX_INTX_REG(1,3)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2832, "PCSX_INTX_REG(1,3)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2832, "PCSX_INTX_REG(1,3)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2832, "PCSX_INTX_REG(1,3)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2832, "PCSX_INTX_REG(1,3)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2832, "PCSX_INTX_REG(1,3)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2832, "PCSX_INTX_REG(1,3)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2832, "PCSX_INTX_REG(1,3)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2832, "PCSX_INTX_REG(1,3)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((2) & 3) + ((3) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(2,3) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((2) & 3) + ((3) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(2,3) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2848, "PCSX_INTX_REG(2,3)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2848, "PCSX_INTX_REG(2,3)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2848, "PCSX_INTX_REG(2,3)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2848, "PCSX_INTX_REG(2,3)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2848, "PCSX_INTX_REG(2,3)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2848, "PCSX_INTX_REG(2,3)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2848, "PCSX_INTX_REG(2,3)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2848, "PCSX_INTX_REG(2,3)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2848, "PCSX_INTX_REG(2,3)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((3) & 3) + ((3) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(3,3) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((3) & 3) + ((3) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(3,3) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2664, "PCSX_INTX_REG(3,3)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2664, "PCSX_INTX_REG(3,3)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2664, "PCSX_INTX_REG(3,3)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2664, "PCSX_INTX_REG(3,3)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2664, "PCSX_INTX_REG(3,3)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2664, "PCSX_INTX_REG(3,3)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2664, "PCSX_INTX_REG(3,3)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2664, "PCSX_INTX_REG(3,3)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2664, "PCSX_INTX_REG(3,3)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0000858ull) + ((3) & 7) * 0x1000000ull /* CVMX_PCSXX_INT_REG(3) */, CVMX_ADD_IO_SEG(0x00011800B0000860ull) + ((3) & 7) * 0x1000000ull /* CVMX_PCSXX_INT_EN_REG(3) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 2816, "PCSXX_INT_REG(3)[TXFLT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2816, "PCSXX_INT_REG(3)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2816, "PCSXX_INT_REG(3)[RXSYNBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2816, "PCSXX_INT_REG(3)[BITLCKLS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2816, "PCSXX_INT_REG(3)[SYNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2816, "PCSXX_INT_REG(3)[ALGNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 2816, "PCSXX_INT_REG(3)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 2 /* agx:2 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((2) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,2) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((2) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,2) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2560, "GMXX_RXX_INT_REG(0,2)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2560, "GMXX_RXX_INT_REG(0,2)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2560, "GMXX_RXX_INT_REG(0,2)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2560, "GMXX_RXX_INT_REG(0,2)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2560, "GMXX_RXX_INT_REG(0,2)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2560, "GMXX_RXX_INT_REG(0,2)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2560, "GMXX_RXX_INT_REG(0,2)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2560, "GMXX_RXX_INT_REG(0,2)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2560, "GMXX_RXX_INT_REG(0,2)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2560, "GMXX_RXX_INT_REG(0,2)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2560, "GMXX_RXX_INT_REG(0,2)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2560, "GMXX_RXX_INT_REG(0,2)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((2) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,2) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((2) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,2) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2576, "GMXX_RXX_INT_REG(1,2)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2576, "GMXX_RXX_INT_REG(1,2)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2576, "GMXX_RXX_INT_REG(1,2)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2576, "GMXX_RXX_INT_REG(1,2)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2576, "GMXX_RXX_INT_REG(1,2)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2576, "GMXX_RXX_INT_REG(1,2)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2576, "GMXX_RXX_INT_REG(1,2)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2576, "GMXX_RXX_INT_REG(1,2)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2576, "GMXX_RXX_INT_REG(1,2)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2576, "GMXX_RXX_INT_REG(1,2)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2576, "GMXX_RXX_INT_REG(1,2)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2576, "GMXX_RXX_INT_REG(1,2)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((2) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,2) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((2) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,2) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2592, "GMXX_RXX_INT_REG(2,2)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2592, "GMXX_RXX_INT_REG(2,2)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2592, "GMXX_RXX_INT_REG(2,2)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2592, "GMXX_RXX_INT_REG(2,2)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2592, "GMXX_RXX_INT_REG(2,2)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2592, "GMXX_RXX_INT_REG(2,2)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2592, "GMXX_RXX_INT_REG(2,2)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2592, "GMXX_RXX_INT_REG(2,2)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2592, "GMXX_RXX_INT_REG(2,2)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2592, "GMXX_RXX_INT_REG(2,2)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2592, "GMXX_RXX_INT_REG(2,2)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2592, "GMXX_RXX_INT_REG(2,2)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((2) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,2) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((2) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,2) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2608, "GMXX_RXX_INT_REG(3,2)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2608, "GMXX_RXX_INT_REG(3,2)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2608, "GMXX_RXX_INT_REG(3,2)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2608, "GMXX_RXX_INT_REG(3,2)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2608, "GMXX_RXX_INT_REG(3,2)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2608, "GMXX_RXX_INT_REG(3,2)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2608, "GMXX_RXX_INT_REG(3,2)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2608, "GMXX_RXX_INT_REG(3,2)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2608, "GMXX_RXX_INT_REG(3,2)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2608, "GMXX_RXX_INT_REG(3,2)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2608, "GMXX_RXX_INT_REG(3,2)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2608, "GMXX_RXX_INT_REG(3,2)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((2) & 7) * 0x1000000ull /* CVMX_GMXX_TX_INT_REG(2) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((2) & 7) * 0x1000000ull /* CVMX_GMXX_TX_INT_EN(2) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 2560, "GMXX_TX_INT_REG(2)[PKO_NXA]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2560, "GMXX_TX_INT_REG(2)[UNDFLW]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2560, "GMXX_TX_INT_REG(2)[PTP_LOST]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((0) & 3) + ((2) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(0,2) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((0) & 3) + ((2) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(0,2) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2560, "PCSX_INTX_REG(0,2)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2560, "PCSX_INTX_REG(0,2)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2560, "PCSX_INTX_REG(0,2)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2560, "PCSX_INTX_REG(0,2)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2560, "PCSX_INTX_REG(0,2)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2560, "PCSX_INTX_REG(0,2)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2560, "PCSX_INTX_REG(0,2)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2560, "PCSX_INTX_REG(0,2)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2560, "PCSX_INTX_REG(0,2)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((1) & 3) + ((2) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(1,2) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((1) & 3) + ((2) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(1,2) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2576, "PCSX_INTX_REG(1,2)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2576, "PCSX_INTX_REG(1,2)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2576, "PCSX_INTX_REG(1,2)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2576, "PCSX_INTX_REG(1,2)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2576, "PCSX_INTX_REG(1,2)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2576, "PCSX_INTX_REG(1,2)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2576, "PCSX_INTX_REG(1,2)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2576, "PCSX_INTX_REG(1,2)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2576, "PCSX_INTX_REG(1,2)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((2) & 3) + ((2) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(2,2) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((2) & 3) + ((2) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(2,2) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2592, "PCSX_INTX_REG(2,2)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2592, "PCSX_INTX_REG(2,2)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2592, "PCSX_INTX_REG(2,2)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2592, "PCSX_INTX_REG(2,2)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2592, "PCSX_INTX_REG(2,2)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2592, "PCSX_INTX_REG(2,2)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2592, "PCSX_INTX_REG(2,2)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2592, "PCSX_INTX_REG(2,2)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2592, "PCSX_INTX_REG(2,2)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((3) & 3) + ((2) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(3,2) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((3) & 3) + ((2) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(3,2) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2608, "PCSX_INTX_REG(3,2)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2608, "PCSX_INTX_REG(3,2)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2608, "PCSX_INTX_REG(3,2)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2608, "PCSX_INTX_REG(3,2)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2608, "PCSX_INTX_REG(3,2)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2608, "PCSX_INTX_REG(3,2)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2608, "PCSX_INTX_REG(3,2)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2608, "PCSX_INTX_REG(3,2)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2608, "PCSX_INTX_REG(3,2)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0000858ull) + ((2) & 7) * 0x1000000ull /* CVMX_PCSXX_INT_REG(2) */, CVMX_ADD_IO_SEG(0x00011800B0000860ull) + ((2) & 7) * 0x1000000ull /* CVMX_PCSXX_INT_EN_REG(2) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 2560, "PCSXX_INT_REG(2)[TXFLT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2560, "PCSXX_INT_REG(2)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2560, "PCSXX_INT_REG(2)[RXSYNBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2560, "PCSXX_INT_REG(2)[BITLCKLS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2560, "PCSXX_INT_REG(2)[SYNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2560, "PCSXX_INT_REG(2)[ALGNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 2560, "PCSXX_INT_REG(2)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 1 /* agx:1 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((1) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,1) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((1) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2368, "GMXX_RXX_INT_REG(0,1)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2368, "GMXX_RXX_INT_REG(0,1)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2368, "GMXX_RXX_INT_REG(0,1)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2368, "GMXX_RXX_INT_REG(0,1)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2368, "GMXX_RXX_INT_REG(0,1)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2368, "GMXX_RXX_INT_REG(0,1)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2368, "GMXX_RXX_INT_REG(0,1)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2368, "GMXX_RXX_INT_REG(0,1)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2368, "GMXX_RXX_INT_REG(0,1)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2368, "GMXX_RXX_INT_REG(0,1)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2368, "GMXX_RXX_INT_REG(0,1)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2368, "GMXX_RXX_INT_REG(0,1)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((1) & 7) * 0x1000000ull /* CVMX_GMXX_TX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((1) & 7) * 0x1000000ull /* CVMX_GMXX_TX_INT_EN(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 2368, "GMXX_TX_INT_REG(1)[PKO_NXA]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2368, "GMXX_TX_INT_REG(1)[UNDFLW]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2368, "GMXX_TX_INT_REG(1)[PTP_LOST]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((0) & 3) + ((1) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(0,1) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((0) & 3) + ((1) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(0,1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2368, "PCSX_INTX_REG(0,1)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2368, "PCSX_INTX_REG(0,1)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2368, "PCSX_INTX_REG(0,1)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2368, "PCSX_INTX_REG(0,1)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2368, "PCSX_INTX_REG(0,1)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2368, "PCSX_INTX_REG(0,1)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2368, "PCSX_INTX_REG(0,1)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2368, "PCSX_INTX_REG(0,1)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2368, "PCSX_INTX_REG(0,1)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0000858ull) + ((1) & 7) * 0x1000000ull /* CVMX_PCSXX_INT_REG(1) */, CVMX_ADD_IO_SEG(0x00011800B0000860ull) + ((1) & 7) * 0x1000000ull /* CVMX_PCSXX_INT_EN_REG(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 2368, "PCSXX_INT_REG(1)[TXFLT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2368, "PCSXX_INT_REG(1)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2368, "PCSXX_INT_REG(1)[RXSYNBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2368, "PCSXX_INT_REG(1)[BITLCKLS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2368, "PCSXX_INT_REG(1)[SYNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2368, "PCSXX_INT_REG(1)[ALGNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 2368, "PCSXX_INT_REG(1)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 0 /* agx:0 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((0) & 3) + ((0) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(0,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((0) & 3) + ((0) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(0,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2048, "GMXX_RXX_INT_REG(0,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2048, "GMXX_RXX_INT_REG(0,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2048, "GMXX_RXX_INT_REG(0,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2048, "GMXX_RXX_INT_REG(0,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2048, "GMXX_RXX_INT_REG(0,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2048, "GMXX_RXX_INT_REG(0,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2048, "GMXX_RXX_INT_REG(0,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2048, "GMXX_RXX_INT_REG(0,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2048, "GMXX_RXX_INT_REG(0,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2048, "GMXX_RXX_INT_REG(0,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2048, "GMXX_RXX_INT_REG(0,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2048, "GMXX_RXX_INT_REG(0,0)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((1) & 3) + ((0) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(1,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((1) & 3) + ((0) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(1,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2064, "GMXX_RXX_INT_REG(1,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2064, "GMXX_RXX_INT_REG(1,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2064, "GMXX_RXX_INT_REG(1,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2064, "GMXX_RXX_INT_REG(1,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2064, "GMXX_RXX_INT_REG(1,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2064, "GMXX_RXX_INT_REG(1,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2064, "GMXX_RXX_INT_REG(1,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2064, "GMXX_RXX_INT_REG(1,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2064, "GMXX_RXX_INT_REG(1,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2064, "GMXX_RXX_INT_REG(1,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2064, "GMXX_RXX_INT_REG(1,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2064, "GMXX_RXX_INT_REG(1,0)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((2) & 3) + ((0) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(2,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((2) & 3) + ((0) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(2,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2080, "GMXX_RXX_INT_REG(2,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2080, "GMXX_RXX_INT_REG(2,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2080, "GMXX_RXX_INT_REG(2,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2080, "GMXX_RXX_INT_REG(2,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2080, "GMXX_RXX_INT_REG(2,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2080, "GMXX_RXX_INT_REG(2,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2080, "GMXX_RXX_INT_REG(2,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2080, "GMXX_RXX_INT_REG(2,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2080, "GMXX_RXX_INT_REG(2,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2080, "GMXX_RXX_INT_REG(2,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2080, "GMXX_RXX_INT_REG(2,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2080, "GMXX_RXX_INT_REG(2,0)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000000ull) + (((3) & 3) + ((0) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_REG(3,0) */, CVMX_ADD_IO_SEG(0x0001180008000008ull) + (((3) & 3) + ((0) & 7) * 0x2000ull) * 2048 /* CVMX_GMXX_RXX_INT_EN(3,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2096, "GMXX_RXX_INT_REG(3,0)[CAREXT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2096, "GMXX_RXX_INT_REG(3,0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2096, "GMXX_RXX_INT_REG(3,0)[OVRERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2096, "GMXX_RXX_INT_REG(3,0)[LOC_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 21, 2096, "GMXX_RXX_INT_REG(3,0)[REM_FAULT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 22, 2096, "GMXX_RXX_INT_REG(3,0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 23, 2096, "GMXX_RXX_INT_REG(3,0)[BAD_TERM]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 24, 2096, "GMXX_RXX_INT_REG(3,0)[UNSOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 25, 2096, "GMXX_RXX_INT_REG(3,0)[UNEOP]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 26, 2096, "GMXX_RXX_INT_REG(3,0)[UNDAT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 27, 2096, "GMXX_RXX_INT_REG(3,0)[HG2FLD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 28, 2096, "GMXX_RXX_INT_REG(3,0)[HG2CC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180008000500ull) + ((0) & 7) * 0x1000000ull /* CVMX_GMXX_TX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x0001180008000508ull) + ((0) & 7) * 0x1000000ull /* CVMX_GMXX_TX_INT_EN(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 2048, "GMXX_TX_INT_REG(0)[PKO_NXA]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2048, "GMXX_TX_INT_REG(0)[UNDFLW]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 20, 2048, "GMXX_TX_INT_REG(0)[PTP_LOST]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((0) & 3) + ((0) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(0,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((0) & 3) + ((0) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(0,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2048, "PCSX_INTX_REG(0,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2048, "PCSX_INTX_REG(0,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2048, "PCSX_INTX_REG(0,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2048, "PCSX_INTX_REG(0,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2048, "PCSX_INTX_REG(0,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2048, "PCSX_INTX_REG(0,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2048, "PCSX_INTX_REG(0,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2048, "PCSX_INTX_REG(0,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2048, "PCSX_INTX_REG(0,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((1) & 3) + ((0) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(1,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((1) & 3) + ((0) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(1,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2064, "PCSX_INTX_REG(1,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2064, "PCSX_INTX_REG(1,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2064, "PCSX_INTX_REG(1,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2064, "PCSX_INTX_REG(1,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2064, "PCSX_INTX_REG(1,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2064, "PCSX_INTX_REG(1,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2064, "PCSX_INTX_REG(1,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2064, "PCSX_INTX_REG(1,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2064, "PCSX_INTX_REG(1,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((2) & 3) + ((0) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(2,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((2) & 3) + ((0) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(2,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2080, "PCSX_INTX_REG(2,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2080, "PCSX_INTX_REG(2,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2080, "PCSX_INTX_REG(2,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2080, "PCSX_INTX_REG(2,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2080, "PCSX_INTX_REG(2,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2080, "PCSX_INTX_REG(2,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2080, "PCSX_INTX_REG(2,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2080, "PCSX_INTX_REG(2,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2080, "PCSX_INTX_REG(2,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0001080ull) + (((3) & 3) + ((0) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_REG(3,0) */, CVMX_ADD_IO_SEG(0x00011800B0001088ull) + (((3) & 3) + ((0) & 7) * 0x4000ull) * 1024 /* CVMX_PCSX_INTX_EN_REG(3,0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2096, "PCSX_INTX_REG(3,0)[AN_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2096, "PCSX_INTX_REG(3,0)[TXFIFU]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2096, "PCSX_INTX_REG(3,0)[TXFIFO]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2096, "PCSX_INTX_REG(3,0)[TXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 7, 2096, "PCSX_INTX_REG(3,0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 8, 2096, "PCSX_INTX_REG(3,0)[RXLOCK]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 9, 2096, "PCSX_INTX_REG(3,0)[AN_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 10, 2096, "PCSX_INTX_REG(3,0)[SYNC_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 12, 2096, "PCSX_INTX_REG(3,0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800B0000858ull) + ((0) & 7) * 0x1000000ull /* CVMX_PCSXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800B0000860ull) + ((0) & 7) * 0x1000000ull /* CVMX_PCSXX_INT_EN_REG(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 0, 2048, "PCSXX_INT_REG(0)[TXFLT]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 1, 2048, "PCSXX_INT_REG(0)[RXBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 2, 2048, "PCSXX_INT_REG(0)[RXSYNBAD]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 3, 2048, "PCSXX_INT_REG(0)[BITLCKLS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 4, 2048, "PCSXX_INT_REG(0)[SYNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 5, 2048, "PCSXX_INT_REG(0)[ALGNLOS]"},
							{1, 1, CVMX_ERROR_GROUP_ETHERNET, 6, 2048, "PCSXX_INT_REG(0)[DBG_SYNC]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 48 /* ilk */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180014000008ull) /* CVMX_ILK_GBL_INT */, CVMX_ADD_IO_SEG(0x0001180014000010ull) /* CVMX_ILK_GBL_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ILK, 0, 0, "ILK_GBL_INT[RXF_LNK0_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 1, 0, "ILK_GBL_INT[RXF_LNK1_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 2, 0, "ILK_GBL_INT[RXF_CTL_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 3, 0, "ILK_GBL_INT[RXF_POP_EMPTY]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 4, 0, "ILK_GBL_INT[RXF_PUSH_FULL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180014010078ull) + ((0) & 1) * 16384 /* CVMX_ILK_TXX_INT(0) */, CVMX_ADD_IO_SEG(0x0001180014010080ull) + ((0) & 1) * 16384 /* CVMX_ILK_TXX_INT_EN(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ILK, 1, 0, "ILK_TXX_INT(0)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 2, 0, "ILK_TXX_INT(0)[BAD_PIPE]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 3, 0, "ILK_TXX_INT(0)[STAT_CNT_OVFL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180014010078ull) + ((1) & 1) * 16384 /* CVMX_ILK_TXX_INT(1) */, CVMX_ADD_IO_SEG(0x0001180014010080ull) + ((1) & 1) * 16384 /* CVMX_ILK_TXX_INT_EN(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ILK, 1, 1, "ILK_TXX_INT(1)[BAD_SEQ]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 2, 1, "ILK_TXX_INT(1)[BAD_PIPE]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 3, 1, "ILK_TXX_INT(1)[STAT_CNT_OVFL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180014020010ull) + ((0) & 1) * 16384 /* CVMX_ILK_RXX_INT(0) */, CVMX_ADD_IO_SEG(0x0001180014020018ull) + ((0) & 1) * 16384 /* CVMX_ILK_RXX_INT_EN(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ILK, 1, 0, "ILK_RXX_INT(0)[CRC24_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 4, 0, "ILK_RXX_INT(0)[STAT_CNT_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 5, 0, "ILK_RXX_INT(0)[LANE_BAD_WORD]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 6, 0, "ILK_RXX_INT(0)[PKT_DROP_RXF]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 7, 0, "ILK_RXX_INT(0)[PKT_DROP_RID]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 8, 0, "ILK_RXX_INT(0)[PKT_DROP_SOP]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180014020010ull) + ((1) & 1) * 16384 /* CVMX_ILK_RXX_INT(1) */, CVMX_ADD_IO_SEG(0x0001180014020018ull) + ((1) & 1) * 16384 /* CVMX_ILK_RXX_INT_EN(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ILK, 1, 1, "ILK_RXX_INT(1)[CRC24_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 4, 1, "ILK_RXX_INT(1)[STAT_CNT_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 5, 1, "ILK_RXX_INT(1)[LANE_BAD_WORD]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 6, 1, "ILK_RXX_INT(1)[PKT_DROP_RXF]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 7, 1, "ILK_RXX_INT(1)[PKT_DROP_RID]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 8, 1, "ILK_RXX_INT(1)[PKT_DROP_SOP]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180014038008ull) + ((0) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT(0) */, CVMX_ADD_IO_SEG(0x0001180014038010ull) + ((0) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT_EN(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ILK, 0, 0, "ILK_RX_LNEX_INT(0)[SERDES_LOCK_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 1, 0, "ILK_RX_LNEX_INT(0)[BDRY_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 2, 0, "ILK_RX_LNEX_INT(0)[CRC32_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 3, 0, "ILK_RX_LNEX_INT(0)[UKWN_CNTL_WORD]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 4, 0, "ILK_RX_LNEX_INT(0)[SCRM_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 5, 0, "ILK_RX_LNEX_INT(0)[DSKEW_FIFO_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 6, 0, "ILK_RX_LNEX_INT(0)[STAT_MSG]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 7, 0, "ILK_RX_LNEX_INT(0)[STAT_CNT_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 8, 0, "ILK_RX_LNEX_INT(0)[BAD_64B67B]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180014038008ull) + ((1) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT(1) */, CVMX_ADD_IO_SEG(0x0001180014038010ull) + ((1) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT_EN(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ILK, 0, 1, "ILK_RX_LNEX_INT(1)[SERDES_LOCK_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 1, 1, "ILK_RX_LNEX_INT(1)[BDRY_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 2, 1, "ILK_RX_LNEX_INT(1)[CRC32_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 3, 1, "ILK_RX_LNEX_INT(1)[UKWN_CNTL_WORD]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 4, 1, "ILK_RX_LNEX_INT(1)[SCRM_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 5, 1, "ILK_RX_LNEX_INT(1)[DSKEW_FIFO_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 6, 1, "ILK_RX_LNEX_INT(1)[STAT_MSG]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 7, 1, "ILK_RX_LNEX_INT(1)[STAT_CNT_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 8, 1, "ILK_RX_LNEX_INT(1)[BAD_64B67B]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180014038008ull) + ((2) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT(2) */, CVMX_ADD_IO_SEG(0x0001180014038010ull) + ((2) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT_EN(2) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ILK, 0, 2, "ILK_RX_LNEX_INT(2)[SERDES_LOCK_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 1, 2, "ILK_RX_LNEX_INT(2)[BDRY_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 2, 2, "ILK_RX_LNEX_INT(2)[CRC32_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 3, 2, "ILK_RX_LNEX_INT(2)[UKWN_CNTL_WORD]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 4, 2, "ILK_RX_LNEX_INT(2)[SCRM_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 5, 2, "ILK_RX_LNEX_INT(2)[DSKEW_FIFO_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 6, 2, "ILK_RX_LNEX_INT(2)[STAT_MSG]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 7, 2, "ILK_RX_LNEX_INT(2)[STAT_CNT_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 8, 2, "ILK_RX_LNEX_INT(2)[BAD_64B67B]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180014038008ull) + ((3) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT(3) */, CVMX_ADD_IO_SEG(0x0001180014038010ull) + ((3) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT_EN(3) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ILK, 0, 3, "ILK_RX_LNEX_INT(3)[SERDES_LOCK_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 1, 3, "ILK_RX_LNEX_INT(3)[BDRY_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 2, 3, "ILK_RX_LNEX_INT(3)[CRC32_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 3, 3, "ILK_RX_LNEX_INT(3)[UKWN_CNTL_WORD]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 4, 3, "ILK_RX_LNEX_INT(3)[SCRM_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 5, 3, "ILK_RX_LNEX_INT(3)[DSKEW_FIFO_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 6, 3, "ILK_RX_LNEX_INT(3)[STAT_MSG]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 7, 3, "ILK_RX_LNEX_INT(3)[STAT_CNT_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 8, 3, "ILK_RX_LNEX_INT(3)[BAD_64B67B]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180014038008ull) + ((4) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT(4) */, CVMX_ADD_IO_SEG(0x0001180014038010ull) + ((4) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT_EN(4) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ILK, 0, 4, "ILK_RX_LNEX_INT(4)[SERDES_LOCK_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 1, 4, "ILK_RX_LNEX_INT(4)[BDRY_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 2, 4, "ILK_RX_LNEX_INT(4)[CRC32_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 3, 4, "ILK_RX_LNEX_INT(4)[UKWN_CNTL_WORD]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 4, 4, "ILK_RX_LNEX_INT(4)[SCRM_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 5, 4, "ILK_RX_LNEX_INT(4)[DSKEW_FIFO_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 6, 4, "ILK_RX_LNEX_INT(4)[STAT_MSG]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 7, 4, "ILK_RX_LNEX_INT(4)[STAT_CNT_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 8, 4, "ILK_RX_LNEX_INT(4)[BAD_64B67B]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180014038008ull) + ((5) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT(5) */, CVMX_ADD_IO_SEG(0x0001180014038010ull) + ((5) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT_EN(5) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ILK, 0, 5, "ILK_RX_LNEX_INT(5)[SERDES_LOCK_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 1, 5, "ILK_RX_LNEX_INT(5)[BDRY_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 2, 5, "ILK_RX_LNEX_INT(5)[CRC32_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 3, 5, "ILK_RX_LNEX_INT(5)[UKWN_CNTL_WORD]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 4, 5, "ILK_RX_LNEX_INT(5)[SCRM_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 5, 5, "ILK_RX_LNEX_INT(5)[DSKEW_FIFO_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 6, 5, "ILK_RX_LNEX_INT(5)[STAT_MSG]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 7, 5, "ILK_RX_LNEX_INT(5)[STAT_CNT_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 8, 5, "ILK_RX_LNEX_INT(5)[BAD_64B67B]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180014038008ull) + ((6) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT(6) */, CVMX_ADD_IO_SEG(0x0001180014038010ull) + ((6) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT_EN(6) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ILK, 0, 6, "ILK_RX_LNEX_INT(6)[SERDES_LOCK_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 1, 6, "ILK_RX_LNEX_INT(6)[BDRY_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 2, 6, "ILK_RX_LNEX_INT(6)[CRC32_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 3, 6, "ILK_RX_LNEX_INT(6)[UKWN_CNTL_WORD]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 4, 6, "ILK_RX_LNEX_INT(6)[SCRM_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 5, 6, "ILK_RX_LNEX_INT(6)[DSKEW_FIFO_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 6, 6, "ILK_RX_LNEX_INT(6)[STAT_MSG]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 7, 6, "ILK_RX_LNEX_INT(6)[STAT_CNT_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 8, 6, "ILK_RX_LNEX_INT(6)[BAD_64B67B]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180014038008ull) + ((7) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT(7) */, CVMX_ADD_IO_SEG(0x0001180014038010ull) + ((7) & 7) * 1024 /* CVMX_ILK_RX_LNEX_INT_EN(7) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_ILK, 0, 7, "ILK_RX_LNEX_INT(7)[SERDES_LOCK_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 1, 7, "ILK_RX_LNEX_INT(7)[BDRY_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 2, 7, "ILK_RX_LNEX_INT(7)[CRC32_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 3, 7, "ILK_RX_LNEX_INT(7)[UKWN_CNTL_WORD]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 4, 7, "ILK_RX_LNEX_INT(7)[SCRM_SYNC_LOSS]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 5, 7, "ILK_RX_LNEX_INT(7)[DSKEW_FIFO_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 6, 7, "ILK_RX_LNEX_INT(7)[STAT_MSG]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 7, 7, "ILK_RX_LNEX_INT(7)[STAT_CNT_OVFL]"},
							{1, 1, CVMX_ERROR_GROUP_ILK, 8, 7, "ILK_RX_LNEX_INT(7)[BAD_64B67B]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 32 /* agl */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800E0000518ull) /* CVMX_AGL_GMX_BAD_REG */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 32, 0, "AGL_GMX_BAD_REG[OVRFLW]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 33, 0, "AGL_GMX_BAD_REG[TXPOP]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 34, 0, "AGL_GMX_BAD_REG[TXPSH]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 35, 0, "AGL_GMX_BAD_REG[OVRFLW1]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 36, 0, "AGL_GMX_BAD_REG[TXPOP1]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 37, 0, "AGL_GMX_BAD_REG[TXPSH1]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 2, 0, "AGL_GMX_BAD_REG[OUT_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 22, 0, "AGL_GMX_BAD_REG[LOSTSTAT]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800E0000000ull) + ((0) & 0) * 2048 /* CVMX_AGL_GMX_RXX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x00011800E0000008ull) + ((0) & 0) * 2048 /* CVMX_AGL_GMX_RXX_INT_EN(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 8, 0, "AGL_GMX_RXX_INT_REG(0)[SKPERR]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 10, 0, "AGL_GMX_RXX_INT_REG(0)[OVRERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x00011800E0000500ull) /* CVMX_AGL_GMX_TX_INT_REG */, CVMX_ADD_IO_SEG(0x00011800E0000508ull) /* CVMX_AGL_GMX_TX_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 0, 0, "AGL_GMX_TX_INT_REG[PKO_NXA]"},
							{1, 1, CVMX_ERROR_GROUP_MGMT_PORT, 2, 0, "AGL_GMX_TX_INT_REG[UNDFLW]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{0}}
			},
			{CVMX_ADD_IO_SEG(0x0001070100085000ull) + ((0) & 31) * 0x200000ull /* CVMX_CIU2_SRC_PPX_IP2_MEM(0) */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 3 /* lmc:3 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800880001F0ull) + ((3) & 3) * 0x1000000ull /* CVMX_LMCX_INT(3) */, CVMX_ADD_IO_SEG(0x00011800880001E8ull) + ((3) & 3) * 0x1000000ull /* CVMX_LMCX_INT_EN(3) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_LMC, 1, 3, "LMCX_INT(3)[SEC_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_LMC, 0, 3, "LMCX_INT(3)[NXM_WR_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_LMC, 5, 3, "LMCX_INT(3)[DED_ERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 2 /* lmc:2 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800880001F0ull) + ((2) & 3) * 0x1000000ull /* CVMX_LMCX_INT(2) */, CVMX_ADD_IO_SEG(0x00011800880001E8ull) + ((2) & 3) * 0x1000000ull /* CVMX_LMCX_INT_EN(2) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_LMC, 1, 2, "LMCX_INT(2)[SEC_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_LMC, 0, 2, "LMCX_INT(2)[NXM_WR_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_LMC, 5, 2, "LMCX_INT(2)[DED_ERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 1 /* lmc:1 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800880001F0ull) + ((1) & 3) * 0x1000000ull /* CVMX_LMCX_INT(1) */, CVMX_ADD_IO_SEG(0x00011800880001E8ull) + ((1) & 3) * 0x1000000ull /* CVMX_LMCX_INT_EN(1) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_LMC, 1, 1, "LMCX_INT(1)[SEC_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_LMC, 0, 1, "LMCX_INT(1)[NXM_WR_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_LMC, 5, 1, "LMCX_INT(1)[DED_ERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 0 /* lmc:0 */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800880001F0ull) + ((0) & 3) * 0x1000000ull /* CVMX_LMCX_INT(0) */, CVMX_ADD_IO_SEG(0x00011800880001E8ull) + ((0) & 3) * 0x1000000ull /* CVMX_LMCX_INT_EN(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_LMC, 1, 0, "LMCX_INT(0)[SEC_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_LMC, 0, 0, "LMCX_INT(0)[NXM_WR_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_LMC, 5, 0, "LMCX_INT(0)[DED_ERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{0}}
			},
			{CVMX_ADD_IO_SEG(0x0001070100082000ull) + ((0) & 31) * 0x200000ull /* CVMX_CIU2_SRC_PPX_IP2_RML(0) */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 48 /* l2c */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180080800018ull) /* CVMX_L2C_INT_REG */, CVMX_ADD_IO_SEG(0x0001180080800020ull) /* CVMX_L2C_INT_ENA */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_L2C, 0, 0, "L2C_INT_REG[HOLERD]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 1, 0, "L2C_INT_REG[HOLEWR]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 2, 0, "L2C_INT_REG[VRTWR]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 3, 0, "L2C_INT_REG[VRTIDRNG]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 4, 0, "L2C_INT_REG[VRTADRNG]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 5, 0, "L2C_INT_REG[VRTPE]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 6, 0, "L2C_INT_REG[BIGWR]"},
							{1, 1, CVMX_ERROR_GROUP_L2C, 7, 0, "L2C_INT_REG[BIGRD]"},
							{0}},
						(struct cvmx_error_childbit[]){
						{1, 17 /* tad1 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180080A00028ull) + ((1) & 3) * 0x40000ull /* CVMX_L2C_TADX_INT(1) */, CVMX_ADD_IO_SEG(0x0001180080A00000ull) + ((1) & 3) * 0x40000ull /* CVMX_L2C_TADX_IEN(1) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 0, 1, "L2C_TADX_INT(1)[L2DSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 1, 1, "L2C_TADX_INT(1)[L2DDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 2, 1, "L2C_TADX_INT(1)[TAGSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 3, 1, "L2C_TADX_INT(1)[TAGDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 4, 1, "L2C_TADX_INT(1)[VBFSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 5, 1, "L2C_TADX_INT(1)[VBFDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 6, 1, "L2C_TADX_INT(1)[NOWAY]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 7, 1, "L2C_TADX_INT(1)[RDDISLMC]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 8, 1, "L2C_TADX_INT(1)[WRDISLMC]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080A007E0ull) + ((1) & 3) * 0x40000ull /* CVMX_L2C_ERR_TDTX(1) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 60, 1, "L2C_ERR_TDTX(1)[VSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 61, 1, "L2C_ERR_TDTX(1)[VDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 62, 1, "L2C_ERR_TDTX(1)[SBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 63, 1, "L2C_ERR_TDTX(1)[DBE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080A007E8ull) + ((1) & 3) * 0x40000ull /* CVMX_L2C_ERR_TTGX(1) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 61, 1, "L2C_ERR_TTGX(1)[NOWAY]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 62, 1, "L2C_ERR_TTGX(1)[SBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 63, 1, "L2C_ERR_TTGX(1)[DBE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 16 /* tad0 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180080A00028ull) + ((0) & 3) * 0x40000ull /* CVMX_L2C_TADX_INT(0) */, CVMX_ADD_IO_SEG(0x0001180080A00000ull) + ((0) & 3) * 0x40000ull /* CVMX_L2C_TADX_IEN(0) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 0, 0, "L2C_TADX_INT(0)[L2DSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 1, 0, "L2C_TADX_INT(0)[L2DDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 2, 0, "L2C_TADX_INT(0)[TAGSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 3, 0, "L2C_TADX_INT(0)[TAGDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 4, 0, "L2C_TADX_INT(0)[VBFSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 5, 0, "L2C_TADX_INT(0)[VBFDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 6, 0, "L2C_TADX_INT(0)[NOWAY]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 7, 0, "L2C_TADX_INT(0)[RDDISLMC]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 8, 0, "L2C_TADX_INT(0)[WRDISLMC]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080A007E0ull) + ((0) & 3) * 0x40000ull /* CVMX_L2C_ERR_TDTX(0) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 60, 0, "L2C_ERR_TDTX(0)[VSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 61, 0, "L2C_ERR_TDTX(0)[VDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 62, 0, "L2C_ERR_TDTX(0)[SBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 63, 0, "L2C_ERR_TDTX(0)[DBE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080A007E8ull) + ((0) & 3) * 0x40000ull /* CVMX_L2C_ERR_TTGX(0) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 61, 0, "L2C_ERR_TTGX(0)[NOWAY]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 62, 0, "L2C_ERR_TTGX(0)[SBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 63, 0, "L2C_ERR_TTGX(0)[DBE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 19 /* tad3 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180080A00028ull) + ((3) & 3) * 0x40000ull /* CVMX_L2C_TADX_INT(3) */, CVMX_ADD_IO_SEG(0x0001180080A00000ull) + ((3) & 3) * 0x40000ull /* CVMX_L2C_TADX_IEN(3) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 0, 3, "L2C_TADX_INT(3)[L2DSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 1, 3, "L2C_TADX_INT(3)[L2DDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 2, 3, "L2C_TADX_INT(3)[TAGSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 3, 3, "L2C_TADX_INT(3)[TAGDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 4, 3, "L2C_TADX_INT(3)[VBFSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 5, 3, "L2C_TADX_INT(3)[VBFDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 6, 3, "L2C_TADX_INT(3)[NOWAY]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 7, 3, "L2C_TADX_INT(3)[RDDISLMC]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 8, 3, "L2C_TADX_INT(3)[WRDISLMC]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080A007E0ull) + ((3) & 3) * 0x40000ull /* CVMX_L2C_ERR_TDTX(3) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 60, 3, "L2C_ERR_TDTX(3)[VSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 61, 3, "L2C_ERR_TDTX(3)[VDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 62, 3, "L2C_ERR_TDTX(3)[SBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 63, 3, "L2C_ERR_TDTX(3)[DBE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080A007E8ull) + ((3) & 3) * 0x40000ull /* CVMX_L2C_ERR_TTGX(3) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 61, 3, "L2C_ERR_TTGX(3)[NOWAY]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 62, 3, "L2C_ERR_TTGX(3)[SBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 63, 3, "L2C_ERR_TTGX(3)[DBE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{1, 18 /* tad2 */, (struct cvmx_error_muxchild[]){
							{CVMX_ADD_IO_SEG(0x0001180080A00028ull) + ((2) & 3) * 0x40000ull /* CVMX_L2C_TADX_INT(2) */, CVMX_ADD_IO_SEG(0x0001180080A00000ull) + ((2) & 3) * 0x40000ull /* CVMX_L2C_TADX_IEN(2) */, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 0, 2, "L2C_TADX_INT(2)[L2DSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 1, 2, "L2C_TADX_INT(2)[L2DDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 2, 2, "L2C_TADX_INT(2)[TAGSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 3, 2, "L2C_TADX_INT(2)[TAGDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 4, 2, "L2C_TADX_INT(2)[VBFSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 5, 2, "L2C_TADX_INT(2)[VBFDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 6, 2, "L2C_TADX_INT(2)[NOWAY]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 7, 2, "L2C_TADX_INT(2)[RDDISLMC]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 8, 2, "L2C_TADX_INT(2)[WRDISLMC]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080A007E0ull) + ((2) & 3) * 0x40000ull /* CVMX_L2C_ERR_TDTX(2) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 60, 2, "L2C_ERR_TDTX(2)[VSBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 61, 2, "L2C_ERR_TDTX(2)[VDBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 62, 2, "L2C_ERR_TDTX(2)[SBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 63, 2, "L2C_ERR_TDTX(2)[DBE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{CVMX_ADD_IO_SEG(0x0001180080A007E8ull) + ((2) & 3) * 0x40000ull /* CVMX_L2C_ERR_TTGX(2) */, 0, (struct cvmx_error_regbit[]){
									{1, 1, CVMX_ERROR_GROUP_L2C, 61, 2, "L2C_ERR_TTGX(2)[NOWAY]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 62, 2, "L2C_ERR_TTGX(2)[SBE]"},
									{1, 1, CVMX_ERROR_GROUP_L2C, 63, 2, "L2C_ERR_TTGX(2)[DBE]"},
									{0}},
								NULL /*cvmx_error_childbit*/
							},
							{0}}},
						{0}}
					},
					{0}}},
				{1, 4 /* fpa */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180028000040ull) /* CVMX_FPA_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180028000048ull) /* CVMX_FPA_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "FPA_INT_SUM[FED0_SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "FPA_INT_SUM[FED0_DBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "FPA_INT_SUM[FED1_SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "FPA_INT_SUM[FED1_DBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "FPA_INT_SUM[Q0_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "FPA_INT_SUM[Q0_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "FPA_INT_SUM[Q0_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "FPA_INT_SUM[Q1_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "FPA_INT_SUM[Q1_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "FPA_INT_SUM[Q1_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "FPA_INT_SUM[Q2_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "FPA_INT_SUM[Q2_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "FPA_INT_SUM[Q2_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "FPA_INT_SUM[Q3_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "FPA_INT_SUM[Q3_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "FPA_INT_SUM[Q3_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "FPA_INT_SUM[Q4_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "FPA_INT_SUM[Q4_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "FPA_INT_SUM[Q4_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "FPA_INT_SUM[Q5_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "FPA_INT_SUM[Q5_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "FPA_INT_SUM[Q5_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "FPA_INT_SUM[Q6_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 23, 0, "FPA_INT_SUM[Q6_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "FPA_INT_SUM[Q6_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "FPA_INT_SUM[Q7_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 26, 0, "FPA_INT_SUM[Q7_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 27, 0, "FPA_INT_SUM[Q7_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 28, 0, "FPA_INT_SUM[POOL0TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 29, 0, "FPA_INT_SUM[POOL1TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 30, 0, "FPA_INT_SUM[POOL2TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 31, 0, "FPA_INT_SUM[POOL3TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 32, 0, "FPA_INT_SUM[POOL4TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 33, 0, "FPA_INT_SUM[POOL5TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 34, 0, "FPA_INT_SUM[POOL6TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 35, 0, "FPA_INT_SUM[POOL7TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 36, 0, "FPA_INT_SUM[FREE0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 37, 0, "FPA_INT_SUM[FREE1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 38, 0, "FPA_INT_SUM[FREE2]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 39, 0, "FPA_INT_SUM[FREE3]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 40, 0, "FPA_INT_SUM[FREE4]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 41, 0, "FPA_INT_SUM[FREE5]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 42, 0, "FPA_INT_SUM[FREE6]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 43, 0, "FPA_INT_SUM[FREE7]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 44, 0, "FPA_INT_SUM[FREE8]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 45, 0, "FPA_INT_SUM[Q8_UND]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 46, 0, "FPA_INT_SUM[Q8_COFF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 47, 0, "FPA_INT_SUM[Q8_PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 48, 0, "FPA_INT_SUM[POOL8TH]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 49, 0, "FPA_INT_SUM[PADDR_E]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 24 /* zip */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180038000088ull) /* CVMX_ZIP_ERROR */, CVMX_ADD_IO_SEG(0x0001180038000090ull) /* CVMX_ZIP_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "ZIP_ERROR[DOORBELL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180038000570ull) /* CVMX_ZIP_INT_REG */, CVMX_ADD_IO_SEG(0x0001180038000580ull) /* CVMX_ZIP_INT_ENA */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "ZIP_INT_REG[IBSBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "ZIP_INT_REG[IBDBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "ZIP_INT_REG[DOORBELL0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "ZIP_INT_REG[DOORBELL1]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 5 /* ipd */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00014F0000000168ull) /* CVMX_IPD_INT_SUM */, CVMX_ADD_IO_SEG(0x00014F0000000160ull) /* CVMX_IPD_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "IPD_INT_SUM[PRC_PAR0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "IPD_INT_SUM[PRC_PAR1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "IPD_INT_SUM[PRC_PAR2]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "IPD_INT_SUM[PRC_PAR3]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "IPD_INT_SUM[BP_SUB]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "IPD_INT_SUM[DC_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "IPD_INT_SUM[CC_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "IPD_INT_SUM[C_COLL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "IPD_INT_SUM[D_COLL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "IPD_INT_SUM[BC_OVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "IPD_INT_SUM[SOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "IPD_INT_SUM[EOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "IPD_INT_SUM[DAT]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "IPD_INT_SUM[PW0_SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "IPD_INT_SUM[PW0_DBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "IPD_INT_SUM[PW1_SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "IPD_INT_SUM[PW1_DBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "IPD_INT_SUM[PW2_SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "IPD_INT_SUM[PW2_DBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "IPD_INT_SUM[PW3_SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "IPD_INT_SUM[PW3_DBE]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 29 /* rad */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180070000088ull) /* CVMX_RAD_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180070000090ull) /* CVMX_RAD_REG_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "RAD_REG_ERROR[DOORBELL]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 28 /* tim */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180058000030ull) /* CVMX_TIM_INT0 */, CVMX_ADD_IO_SEG(0x0001180058000038ull) /* CVMX_TIM_INT0_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "TIM_INT0[INT0]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001180058000060ull) /* CVMX_TIM_INT_ECCERR */, CVMX_ADD_IO_SEG(0x0001180058000068ull) /* CVMX_TIM_INT_ECCERR_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "TIM_INT_ECCERR[SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "TIM_INT_ECCERR[DBE]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 16 /* sso */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001670000001038ull) /* CVMX_SSO_ERR */, CVMX_ADD_IO_SEG(0x0001670000001030ull) /* CVMX_SSO_ERR_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 32, 0, "SSO_ERR[IOP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "SSO_ERR[FIDX_DBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "SSO_ERR[IDX_SBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "SSO_ERR[PND_DBE0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "SSO_ERR[OTH_SBE1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "SSO_ERR[OTH_DBE1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "SSO_ERR[OTH_SBE0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "SSO_ERR[OTH_DBE0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "SSO_ERR[PND_SBE1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "SSO_ERR[PND_DBE1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "SSO_ERR[PND_SBE0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 45, 0, "SSO_ERR[FPE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 46, 0, "SSO_ERR[AWE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 47, 0, "SSO_ERR[BFP]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "SSO_ERR[IDX_DBE]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "SSO_ERR[FIDX_SBE]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 32 /* sli */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011F0000010330ull) /* CVMX_PEXP_SLI_INT_SUM */, CVMX_ADD_IO_SEG(0x00011F0000013CD0ull) /* CVMX_PEXP_SLI_INT_ENB_CIU */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PEXP_SLI_INT_SUM[RML_TO]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "PEXP_SLI_INT_SUM[BAR0_TO]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PEXP_SLI_INT_SUM[IOB2BIG]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PEXP_SLI_INT_SUM[M0_UP_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "PEXP_SLI_INT_SUM[M0_UP_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 10, 0, "PEXP_SLI_INT_SUM[M0_UN_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 11, 0, "PEXP_SLI_INT_SUM[M0_UN_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "PEXP_SLI_INT_SUM[M1_UP_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "PEXP_SLI_INT_SUM[M1_UP_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "PEXP_SLI_INT_SUM[M1_UN_B0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 15, 0, "PEXP_SLI_INT_SUM[M1_UN_WI]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 48, 0, "PEXP_SLI_INT_SUM[PIDBOF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 49, 0, "PEXP_SLI_INT_SUM[PSLDBOF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 50, 0, "PEXP_SLI_INT_SUM[POUT_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 52, 0, "PEXP_SLI_INT_SUM[PGL_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 53, 0, "PEXP_SLI_INT_SUM[PDI_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 54, 0, "PEXP_SLI_INT_SUM[POP_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 55, 0, "PEXP_SLI_INT_SUM[PINS_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 56, 0, "PEXP_SLI_INT_SUM[SPRT0_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 57, 0, "PEXP_SLI_INT_SUM[SPRT1_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 60, 0, "PEXP_SLI_INT_SUM[ILL_PAD]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 61, 0, "PEXP_SLI_INT_SUM[PIPE_ERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 30 /* key */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180020000000ull) /* CVMX_KEY_INT_SUM */, CVMX_ADD_IO_SEG(0x0001180020000008ull) /* CVMX_KEY_INT_ENB */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, NULL},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, NULL},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 6 /* pip */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800A0000008ull) /* CVMX_PIP_INT_REG */, CVMX_ADD_IO_SEG(0x00011800A0000010ull) /* CVMX_PIP_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PIP_INT_REG[PRTNXA]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "PIP_INT_REG[BADTAG]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "PIP_INT_REG[SKPRUNT]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "PIP_INT_REG[TODOOVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "PIP_INT_REG[FEPERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "PIP_INT_REG[BEPERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 12, 0, "PIP_INT_REG[PUNYERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 40 /* dfa */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180037000028ull) /* CVMX_DFA_ERROR */, CVMX_ADD_IO_SEG(0x0001180037000030ull) /* CVMX_DFA_INTMSK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DFA_ERROR[DBLOVF]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "DFA_ERROR[DC0PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "DFA_ERROR[DC1PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 7, 0, "DFA_ERROR[DC2PERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 13, 0, "DFA_ERROR[DLC0_OVFERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 14, 0, "DFA_ERROR[DLC1_OVFERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "DFA_ERROR[DFANXM]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "DFA_ERROR[REPLERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 7 /* pko */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180050000088ull) /* CVMX_PKO_REG_ERROR */, CVMX_ADD_IO_SEG(0x0001180050000090ull) /* CVMX_PKO_REG_INT_MASK */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "PKO_REG_ERROR[PARITY]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "PKO_REG_ERROR[DOORBELL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "PKO_REG_ERROR[CURRZERO]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "PKO_REG_ERROR[LOOPBACK]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 33 /* dpi */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001DF0000000008ull) /* CVMX_DPI_INT_REG */, CVMX_ADD_IO_SEG(0x0001DF0000000010ull) /* CVMX_DPI_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_INT_REG[NDERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "DPI_INT_REG[NFOVR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "DPI_INT_REG[DMADBO]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 16, 0, "DPI_INT_REG[REQ_BADADR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 17, 0, "DPI_INT_REG[REQ_BADLEN]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 18, 0, "DPI_INT_REG[REQ_OVRFLW]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 19, 0, "DPI_INT_REG[REQ_UNDFLW]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 20, 0, "DPI_INT_REG[REQ_ANULL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 21, 0, "DPI_INT_REG[REQ_INULL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 22, 0, "DPI_INT_REG[REQ_BADFIL]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 24, 0, "DPI_INT_REG[SPRT0_RST]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 25, 0, "DPI_INT_REG[SPRT1_RST]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001DF0000000078ull) /* CVMX_DPI_PKT_ERR_RSP */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_PKT_ERR_RSP[PKTERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001DF0000000058ull) /* CVMX_DPI_REQ_ERR_RSP */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_REQ_ERR_RSP[QERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{CVMX_ADD_IO_SEG(0x0001DF0000000060ull) /* CVMX_DPI_REQ_ERR_RST */, 0, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "DPI_REQ_ERR_RST[QERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{0}}
			},
			{CVMX_ADD_IO_SEG(0x0001070100083000ull) + ((0) & 31) * 0x200000ull /* CVMX_CIU2_SRC_PPX_IP2_MIO(0) */, 0, NULL /* cvmx_error_regbit */, (struct cvmx_error_childbit[]){
				{1, 63 /* rst */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001180000001628ull) /* CVMX_MIO_RST_INT */, CVMX_ADD_IO_SEG(0x0001180000001630ull) /* CVMX_MIO_RST_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "MIO_RST_INT[RST_LINK0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "MIO_RST_INT[RST_LINK1]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 8, 0, "MIO_RST_INT[PERST0]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 9, 0, "MIO_RST_INT[PERST1]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 1 /* ssoiq */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001670000001048ull) /* CVMX_SSO_IQ_INT */, CVMX_ADD_IO_SEG(0x0001670000001050ull) /* CVMX_SSO_IQ_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "SSO_IQ_INT[IQ_INT]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 16 /* nand */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x0001070001000020ull) /* CVMX_NDF_INT */, CVMX_ADD_IO_SEG(0x0001070001000028ull) /* CVMX_NDF_INT_EN */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 2, 0, "NDF_INT[WDOG]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 3, 0, "NDF_INT[SM_BAD]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 4, 0, "NDF_INT[ECC_1BIT]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 5, 0, "NDF_INT[ECC_MULT]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 6, 0, "NDF_INT[OVRF]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 17 /* mio */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x00011800000000A0ull) /* CVMX_MIO_BOOT_ERR */, CVMX_ADD_IO_SEG(0x00011800000000A8ull) /* CVMX_MIO_BOOT_INT */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 0, 0, "MIO_BOOT_ERR[ADR_ERR]"},
							{1, 1, CVMX_ERROR_GROUP_INTERNAL, 1, 0, "MIO_BOOT_ERR[WAIT_ERR]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{1, 40 /* usb_uctl */, (struct cvmx_error_muxchild[]){
					{CVMX_ADD_IO_SEG(0x000118006F000020ull) /* CVMX_UCTLX_INT_REG(0) */, CVMX_ADD_IO_SEG(0x000118006F000028ull) /* CVMX_UCTLX_INT_ENA(0) */, (struct cvmx_error_regbit[]){
							{1, 1, CVMX_ERROR_GROUP_USB, 0, 0, "UCTLX_INT_REG(0)[PP_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 1, 0, "UCTLX_INT_REG(0)[ER_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 2, 0, "UCTLX_INT_REG(0)[OR_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 3, 0, "UCTLX_INT_REG(0)[CF_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 4, 0, "UCTLX_INT_REG(0)[WB_PSH_F]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 5, 0, "UCTLX_INT_REG(0)[WB_POP_E]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 6, 0, "UCTLX_INT_REG(0)[OC_OVF_E]"},
							{1, 1, CVMX_ERROR_GROUP_USB, 7, 0, "UCTLX_INT_REG(0)[EC_OVF_E]"},
							{0}},
						NULL /*cvmx_error_childbit*/
					},
					{0}}},
				{0}}
			},
			{0}}},
		{0}}
	};

struct cvmx_error_tree octeon_error_trees[] = {
   {&error_tree_cn38xxp2, 0xfff8, 0x0008},
   {&error_tree_cn70xxp1, 0xff00, 0x9600},
   {&error_tree_cn68xxp1, 0xfff8, 0x9100},
   {&error_tree_cn63xxp1, 0xfff8, 0x9000},
   {&error_tree_cn58xxp1, 0xfff8, 0x0300},
   {&error_tree_cn56xxp1, 0xfff8, 0x0400},
   {&error_tree_cn52xxp1, 0xfff8, 0x0700},
   {&error_tree_cnf71xx, 0xff00, 0x9400},
   {&error_tree_cn70xx, 0xfff8, 0x9608},
   {&error_tree_cn68xx, 0xff00, 0x9100},
   {&error_tree_cn66xx, 0xff00, 0x9200},
   {&error_tree_cn63xx, 0xff00, 0x9000},
   {&error_tree_cn61xx, 0xff00, 0x9300},
   {&error_tree_cn58xx, 0xff00, 0x0300},
   {&error_tree_cn56xx, 0xff00, 0x0400},
   {&error_tree_cn52xx, 0xff00, 0x0700},
   {&error_tree_cn50xx, 0xff00, 0x0600},
   {&error_tree_cn38xx, 0xff00, 0x0000},
   {&error_tree_cn31xx, 0xff00, 0x0100},
   {&error_tree_cn30xx, 0xff00, 0x0200},
   {0}};
EXPORT_SYMBOL(octeon_error_trees);

MODULE_LICENSE("GPL");
