<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="DDR_IO2_sim/altera_gpio_lite/altera_gpio_lite.sv"
   type="SYSTEM_VERILOG"
   library="DDR_IO2" />
 <file path="DDR_IO2_sim/DDR_IO2.v" type="VERILOG" />
 <topLevel name="DDR_IO2" />
 <deviceFamily name="max10" />
</simPackage>
