Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun May 30 11:43:10 2021
| Host         : DESKTOP-O25IKCM running 64-bit major release  (build 9200)
| Command      : report_methodology -file OV7670_QVGA_wrapper_methodology_drc_routed.rpt -pb OV7670_QVGA_wrapper_methodology_drc_routed.pb -rpx OV7670_QVGA_wrapper_methodology_drc_routed.rpx
| Design       : OV7670_QVGA_wrapper
| Device       : xc7z007sclg225-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 14
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-2  | Critical Warning | Invalid primary clock source pin                   | 1          |
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-18 | Warning          | Missing input or output delay                      | 12         |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-2#1 Critical Warning
Invalid primary clock source pin  
A primary clock OV7670_QVGA_i/clk_wiz_0/inst/clk_in1 is created on an inappropriate pin OV7670_QVGA_i/clk_wiz_0/inst/clk_in1. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock OV7670_QVGA_i/clk_wiz_0/inst/clk_in1 is defined downstream of clock clk_fpga_1 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ARDUINO_IO12 relative to clock(s) clockOv7670In
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ARDUINO_IO13 relative to clock(s) clockOv7670In
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on d_0[0] relative to clock(s) clockOv7670In
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on d_0[1] relative to clock(s) clockOv7670In
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on d_0[2] relative to clock(s) clockOv7670In
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on d_0[3] relative to clock(s) clockOv7670In
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on d_0[4] relative to clock(s) clockOv7670In
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on d_0[5] relative to clock(s) clockOv7670In
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on d_0[6] relative to clock(s) clockOv7670In
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on d_0[7] relative to clock(s) clockOv7670In
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on iic_rtl_scl_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on iic_rtl_sda_io relative to clock(s) clk_fpga_0
Related violations: <none>


