{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 26 12:52:30 2018 " "Info: Processing started: Wed Dec 26 12:52:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off filterLF -c filterLF --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off filterLF -c filterLF --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 12 1 0 } } { "g:/quartus/quar/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartus/quar/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register shift_reg\[0\]\[3\] register sum\[10\] 210.44 MHz 4.752 ns Internal " "Info: Clock \"clock\" has Internal fmax of 210.44 MHz between source register \"shift_reg\[0\]\[3\]\" and destination register \"sum\[10\]\" (period= 4.752 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.505 ns + Longest register register " "Info: + Longest register to register delay is 4.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns shift_reg\[0\]\[3\] 1 REG LCFF_X19_Y21_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y21_N3; Fanout = 3; REG Node = 'shift_reg\[0\]\[3\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift_reg[0][3] } "NODE_NAME" } } { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 21 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.535 ns) 1.452 ns op_1~457 2 COMB LCCOMB_X19_Y21_N12 2 " "Info: 2: + IC(0.917 ns) + CELL(0.535 ns) = 1.452 ns; Loc. = LCCOMB_X19_Y21_N12; Fanout = 2; COMB Node = 'op_1~457'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { shift_reg[0][3] op_1~457 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.180 ns) 1.632 ns op_1~459 3 COMB LCCOMB_X19_Y21_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.180 ns) = 1.632 ns; Loc. = LCCOMB_X19_Y21_N14; Fanout = 2; COMB Node = 'op_1~459'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.180 ns" { op_1~457 op_1~459 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 1.714 ns op_1~461 4 COMB LCCOMB_X19_Y21_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.082 ns) = 1.714 ns; Loc. = LCCOMB_X19_Y21_N16; Fanout = 2; COMB Node = 'op_1~461'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { op_1~459 op_1~461 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 1.796 ns op_1~463 5 COMB LCCOMB_X19_Y21_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.082 ns) = 1.796 ns; Loc. = LCCOMB_X19_Y21_N18; Fanout = 2; COMB Node = 'op_1~463'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { op_1~461 op_1~463 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 2.270 ns op_1~464 6 COMB LCCOMB_X19_Y21_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.474 ns) = 2.270 ns; Loc. = LCCOMB_X19_Y21_N20; Fanout = 2; COMB Node = 'op_1~464'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { op_1~463 op_1~464 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.641 ns) 3.767 ns sum\[7\]~110 7 COMB LCCOMB_X18_Y21_N14 2 " "Info: 7: + IC(0.856 ns) + CELL(0.641 ns) = 3.767 ns; Loc. = LCCOMB_X18_Y21_N14; Fanout = 2; COMB Node = 'sum\[7\]~110'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { op_1~464 sum[7]~110 } "NODE_NAME" } } { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 26 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 3.849 ns sum\[8\]~112 8 COMB LCCOMB_X18_Y21_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.082 ns) = 3.849 ns; Loc. = LCCOMB_X18_Y21_N16; Fanout = 2; COMB Node = 'sum\[8\]~112'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { sum[7]~110 sum[8]~112 } "NODE_NAME" } } { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 26 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 3.931 ns sum\[9\]~114 9 COMB LCCOMB_X18_Y21_N18 1 " "Info: 9: + IC(0.000 ns) + CELL(0.082 ns) = 3.931 ns; Loc. = LCCOMB_X18_Y21_N18; Fanout = 1; COMB Node = 'sum\[9\]~114'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { sum[8]~112 sum[9]~114 } "NODE_NAME" } } { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 26 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 4.405 ns sum\[10\]~115 10 COMB LCCOMB_X18_Y21_N20 1 " "Info: 10: + IC(0.000 ns) + CELL(0.474 ns) = 4.405 ns; Loc. = LCCOMB_X18_Y21_N20; Fanout = 1; COMB Node = 'sum\[10\]~115'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { sum[9]~114 sum[10]~115 } "NODE_NAME" } } { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 26 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 4.505 ns sum\[10\] 11 REG LCFF_X18_Y21_N21 2 " "Info: 11: + IC(0.000 ns) + CELL(0.100 ns) = 4.505 ns; Loc. = LCFF_X18_Y21_N21; Fanout = 2; REG Node = 'sum\[10\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { sum[10]~115 sum[10] } "NODE_NAME" } } { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 26 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.732 ns ( 60.64 % ) " "Info: Total cell delay = 2.732 ns ( 60.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.773 ns ( 39.36 % ) " "Info: Total interconnect delay = 1.773 ns ( 39.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "4.505 ns" { shift_reg[0][3] op_1~457 op_1~459 op_1~461 op_1~463 op_1~464 sum[7]~110 sum[8]~112 sum[9]~114 sum[10]~115 sum[10] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "4.505 ns" { shift_reg[0][3] {} op_1~457 {} op_1~459 {} op_1~461 {} op_1~463 {} op_1~464 {} sum[7]~110 {} sum[8]~112 {} sum[9]~114 {} sum[10]~115 {} sum[10] {} } { 0.000ns 0.917ns 0.000ns 0.000ns 0.000ns 0.000ns 0.856ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.535ns 0.180ns 0.082ns 0.082ns 0.474ns 0.641ns 0.082ns 0.082ns 0.474ns 0.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.939 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 12 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clock~clkctrl 2 COMB CLKCTRL_G3 60 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 60; COMB Node = 'clock~clkctrl'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clock clock~clkctrl } "NODE_NAME" } } { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 12 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.623 ns) 2.939 ns sum\[10\] 3 REG LCFF_X18_Y21_N21 2 " "Info: 3: + IC(1.011 ns) + CELL(0.623 ns) = 2.939 ns; Loc. = LCFF_X18_Y21_N21; Fanout = 2; REG Node = 'sum\[10\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { clock~clkctrl sum[10] } "NODE_NAME" } } { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 26 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 57.23 % ) " "Info: Total cell delay = 1.682 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.257 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.257 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { clock clock~clkctrl sum[10] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { clock {} clock~combout {} clock~clkctrl {} sum[10] {} } { 0.000ns 0.000ns 0.246ns 1.011ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.939 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 12 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clock~clkctrl 2 COMB CLKCTRL_G3 60 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 60; COMB Node = 'clock~clkctrl'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clock clock~clkctrl } "NODE_NAME" } } { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 12 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.623 ns) 2.939 ns shift_reg\[0\]\[3\] 3 REG LCFF_X19_Y21_N3 3 " "Info: 3: + IC(1.011 ns) + CELL(0.623 ns) = 2.939 ns; Loc. = LCFF_X19_Y21_N3; Fanout = 3; REG Node = 'shift_reg\[0\]\[3\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { clock~clkctrl shift_reg[0][3] } "NODE_NAME" } } { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 21 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 57.23 % ) " "Info: Total cell delay = 1.682 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.257 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.257 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { clock clock~clkctrl shift_reg[0][3] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { clock {} clock~combout {} clock~clkctrl {} shift_reg[0][3] {} } { 0.000ns 0.000ns 0.246ns 1.011ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { clock clock~clkctrl sum[10] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { clock {} clock~combout {} clock~clkctrl {} sum[10] {} } { 0.000ns 0.000ns 0.246ns 1.011ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { clock clock~clkctrl shift_reg[0][3] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { clock {} clock~combout {} clock~clkctrl {} shift_reg[0][3] {} } { 0.000ns 0.000ns 0.246ns 1.011ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.286 ns + " "Info: + Micro clock to output delay of source is 0.286 ns" {  } { { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 21 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.039 ns + " "Info: + Micro setup delay of destination is -0.039 ns" {  } { { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 26 5 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "4.505 ns" { shift_reg[0][3] op_1~457 op_1~459 op_1~461 op_1~463 op_1~464 sum[7]~110 sum[8]~112 sum[9]~114 sum[10]~115 sum[10] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "4.505 ns" { shift_reg[0][3] {} op_1~457 {} op_1~459 {} op_1~461 {} op_1~463 {} op_1~464 {} sum[7]~110 {} sum[8]~112 {} sum[9]~114 {} sum[10]~115 {} sum[10] {} } { 0.000ns 0.917ns 0.000ns 0.000ns 0.000ns 0.000ns 0.856ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.535ns 0.180ns 0.082ns 0.082ns 0.474ns 0.641ns 0.082ns 0.082ns 0.474ns 0.100ns } "" } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { clock clock~clkctrl sum[10] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { clock {} clock~combout {} clock~clkctrl {} sum[10] {} } { 0.000ns 0.000ns 0.246ns 1.011ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { clock clock~clkctrl shift_reg[0][3] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { clock {} clock~combout {} clock~clkctrl {} shift_reg[0][3] {} } { 0.000ns 0.000ns 0.246ns 1.011ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "shift_reg\[0\]\[7\] inputData\[7\] clock 4.433 ns register " "Info: tsu for register \"shift_reg\[0\]\[7\]\" (data pin = \"inputData\[7\]\", clock pin = \"clock\") is 4.433 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.411 ns + Longest pin register " "Info: + Longest pin to register delay is 7.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.880 ns) 0.880 ns inputData\[7\] 1 PIN PIN_G11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.880 ns) = 0.880 ns; Loc. = PIN_G11; Fanout = 1; PIN Node = 'inputData\[7\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[7] } "NODE_NAME" } } { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 11 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.104 ns) + CELL(0.427 ns) 7.411 ns shift_reg\[0\]\[7\] 2 REG LCFF_X19_Y21_N21 3 " "Info: 2: + IC(6.104 ns) + CELL(0.427 ns) = 7.411 ns; Loc. = LCFF_X19_Y21_N21; Fanout = 3; REG Node = 'shift_reg\[0\]\[7\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "6.531 ns" { inputData[7] shift_reg[0][7] } "NODE_NAME" } } { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 21 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.307 ns ( 17.64 % ) " "Info: Total cell delay = 1.307 ns ( 17.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.104 ns ( 82.36 % ) " "Info: Total interconnect delay = 6.104 ns ( 82.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "7.411 ns" { inputData[7] shift_reg[0][7] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "7.411 ns" { inputData[7] {} inputData[7]~combout {} shift_reg[0][7] {} } { 0.000ns 0.000ns 6.104ns } { 0.000ns 0.880ns 0.427ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.039 ns + " "Info: + Micro setup delay of destination is -0.039 ns" {  } { { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 21 11 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.939 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 12 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clock~clkctrl 2 COMB CLKCTRL_G3 60 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 60; COMB Node = 'clock~clkctrl'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clock clock~clkctrl } "NODE_NAME" } } { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 12 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.623 ns) 2.939 ns shift_reg\[0\]\[7\] 3 REG LCFF_X19_Y21_N21 3 " "Info: 3: + IC(1.011 ns) + CELL(0.623 ns) = 2.939 ns; Loc. = LCFF_X19_Y21_N21; Fanout = 3; REG Node = 'shift_reg\[0\]\[7\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { clock~clkctrl shift_reg[0][7] } "NODE_NAME" } } { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 21 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 57.23 % ) " "Info: Total cell delay = 1.682 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.257 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.257 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { clock clock~clkctrl shift_reg[0][7] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { clock {} clock~combout {} clock~clkctrl {} shift_reg[0][7] {} } { 0.000ns 0.000ns 0.246ns 1.011ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "7.411 ns" { inputData[7] shift_reg[0][7] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "7.411 ns" { inputData[7] {} inputData[7]~combout {} shift_reg[0][7] {} } { 0.000ns 0.000ns 6.104ns } { 0.000ns 0.880ns 0.427ns } "" } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { clock clock~clkctrl shift_reg[0][7] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { clock {} clock~combout {} clock~clkctrl {} shift_reg[0][7] {} } { 0.000ns 0.000ns 0.246ns 1.011ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock outputData\[4\] output_trigger\[4\] 9.045 ns register " "Info: tco from clock \"clock\" to destination pin \"outputData\[4\]\" through register \"output_trigger\[4\]\" is 9.045 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.939 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 12 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clock~clkctrl 2 COMB CLKCTRL_G3 60 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 60; COMB Node = 'clock~clkctrl'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clock clock~clkctrl } "NODE_NAME" } } { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 12 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.623 ns) 2.939 ns output_trigger\[4\] 3 REG LCFF_X18_Y21_N29 1 " "Info: 3: + IC(1.011 ns) + CELL(0.623 ns) = 2.939 ns; Loc. = LCFF_X18_Y21_N29; Fanout = 1; REG Node = 'output_trigger\[4\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { clock~clkctrl output_trigger[4] } "NODE_NAME" } } { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 25 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 57.23 % ) " "Info: Total cell delay = 1.682 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.257 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.257 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { clock clock~clkctrl output_trigger[4] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { clock {} clock~combout {} clock~clkctrl {} output_trigger[4] {} } { 0.000ns 0.000ns 0.246ns 1.011ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.286 ns + " "Info: + Micro clock to output delay of source is 0.286 ns" {  } { { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 25 16 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.820 ns + Longest register pin " "Info: + Longest register to pin delay is 5.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns output_trigger\[4\] 1 REG LCFF_X18_Y21_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y21_N29; Fanout = 1; REG Node = 'output_trigger\[4\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_trigger[4] } "NODE_NAME" } } { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 25 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.713 ns) + CELL(3.107 ns) 5.820 ns outputData\[4\] 2 PIN PIN_AB9 0 " "Info: 2: + IC(2.713 ns) + CELL(3.107 ns) = 5.820 ns; Loc. = PIN_AB9; Fanout = 0; PIN Node = 'outputData\[4\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "5.820 ns" { output_trigger[4] outputData[4] } "NODE_NAME" } } { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 13 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.107 ns ( 53.38 % ) " "Info: Total cell delay = 3.107 ns ( 53.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.713 ns ( 46.62 % ) " "Info: Total interconnect delay = 2.713 ns ( 46.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "5.820 ns" { output_trigger[4] outputData[4] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "5.820 ns" { output_trigger[4] {} outputData[4] {} } { 0.000ns 2.713ns } { 0.000ns 3.107ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { clock clock~clkctrl output_trigger[4] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { clock {} clock~combout {} clock~clkctrl {} output_trigger[4] {} } { 0.000ns 0.000ns 0.246ns 1.011ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "5.820 ns" { output_trigger[4] outputData[4] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "5.820 ns" { output_trigger[4] {} outputData[4] {} } { 0.000ns 2.713ns } { 0.000ns 3.107ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "shift_reg\[0\]\[0\] inputData\[0\] clock -3.682 ns register " "Info: th for register \"shift_reg\[0\]\[0\]\" (data pin = \"inputData\[0\]\", clock pin = \"clock\") is -3.682 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.939 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 12 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clock~clkctrl 2 COMB CLKCTRL_G3 60 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 60; COMB Node = 'clock~clkctrl'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clock clock~clkctrl } "NODE_NAME" } } { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 12 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.623 ns) 2.939 ns shift_reg\[0\]\[0\] 3 REG LCFF_X19_Y21_N31 3 " "Info: 3: + IC(1.011 ns) + CELL(0.623 ns) = 2.939 ns; Loc. = LCFF_X19_Y21_N31; Fanout = 3; REG Node = 'shift_reg\[0\]\[0\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { clock~clkctrl shift_reg[0][0] } "NODE_NAME" } } { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 21 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 57.23 % ) " "Info: Total cell delay = 1.682 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.257 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.257 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { clock clock~clkctrl shift_reg[0][0] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { clock {} clock~combout {} clock~clkctrl {} shift_reg[0][0] {} } { 0.000ns 0.000ns 0.246ns 1.011ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.296 ns + " "Info: + Micro hold delay of destination is 0.296 ns" {  } { { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 21 11 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.917 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns inputData\[0\] 1 PIN PIN_B10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B10; Fanout = 1; PIN Node = 'inputData\[0\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[0] } "NODE_NAME" } } { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 11 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.783 ns) + CELL(0.184 ns) 6.817 ns shift_reg\[0\]\[0\]~feeder 2 COMB LCCOMB_X19_Y21_N30 1 " "Info: 2: + IC(5.783 ns) + CELL(0.184 ns) = 6.817 ns; Loc. = LCCOMB_X19_Y21_N30; Fanout = 1; COMB Node = 'shift_reg\[0\]\[0\]~feeder'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "5.967 ns" { inputData[0] shift_reg[0][0]~feeder } "NODE_NAME" } } { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 21 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 6.917 ns shift_reg\[0\]\[0\] 3 REG LCFF_X19_Y21_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.100 ns) = 6.917 ns; Loc. = LCFF_X19_Y21_N31; Fanout = 3; REG Node = 'shift_reg\[0\]\[0\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { shift_reg[0][0]~feeder shift_reg[0][0] } "NODE_NAME" } } { "filterLF.tdf" "" { Text "C:/Users/Никита/Desktop/filters/FLF/filterLF.tdf" 21 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.134 ns ( 16.39 % ) " "Info: Total cell delay = 1.134 ns ( 16.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.783 ns ( 83.61 % ) " "Info: Total interconnect delay = 5.783 ns ( 83.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "6.917 ns" { inputData[0] shift_reg[0][0]~feeder shift_reg[0][0] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "6.917 ns" { inputData[0] {} inputData[0]~combout {} shift_reg[0][0]~feeder {} shift_reg[0][0] {} } { 0.000ns 0.000ns 5.783ns 0.000ns } { 0.000ns 0.850ns 0.184ns 0.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { clock clock~clkctrl shift_reg[0][0] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { clock {} clock~combout {} clock~clkctrl {} shift_reg[0][0] {} } { 0.000ns 0.000ns 0.246ns 1.011ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "6.917 ns" { inputData[0] shift_reg[0][0]~feeder shift_reg[0][0] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "6.917 ns" { inputData[0] {} inputData[0]~combout {} shift_reg[0][0]~feeder {} shift_reg[0][0] {} } { 0.000ns 0.000ns 5.783ns 0.000ns } { 0.000ns 0.850ns 0.184ns 0.100ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 26 12:52:30 2018 " "Info: Processing ended: Wed Dec 26 12:52:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
