#ifndef LOWERSTACK_DEFINES_H_
#define LOWERSTACK_DEFINES_H_

#include "platform_conf.h"

#define A2DP_SBC_SYNCWORD
#define ADD_SCO
#define AFH_PARK
#define AFH_PARK_DISABLE
#define ALLOW_PAGING_WHEN_ESCO_AND_ALL_SLAVE_ROLE_IN_SCATTERNET
#define AUTH
#define BROADCAST_DATA
#define BZDMA_DONT_WAIT_RXCMD_COMPLETE
#define BZ_2_1_2
#define BZ_2_1_2_CODEC
#define BZ_2_1_2_ESCO
#define BZ_2_1_2_HID_FTP
#define BZ_2_1_2_SNIFF_TRANS
#define CH_AS_TASK
#define COMPILE_AFH_CLASSIFICATION
#define COMPILE_AFH_HOP_KERNEL
#define COMPILE_BROADCAST_ENCRYPTION
#define COMPILE_CHANNEL_ASSESSMENT
#define COMPILE_CHECK_LOCAL_FEATURES
#define COMPILE_CQDDR
#define COMPILE_DEPRECATED_COMMANDS
#define COMPILE_DIAC
#define COMPILE_DYNAMIC_POLLING
#define COMPILE_ESCO
#define COMPILE_FEATURE_REQ_EXT
#define COMPILE_FIVE_SLOT_PACKET
#define COMPILE_HOLD_MODE
#define COMPILE_INQ_RES_EVENT_WITH_RSSI
#define COMPILE_INTERLACED_SCAN
#define COMPILE_NESTED_PAUSE_RESUME
#define COMPILE_PARK_MODE
#define COMPILE_PERIODIC_INQUIRY
#define COMPILE_ROLE_SWITCH
#define COMPILE_RSSI_REPORTING
#define COMPILE_SNIFF_MODE
#define COMPILE_SNIFF_REDESIGN
#define CONFIG_TV_FEATURE
#define CONFIG_TV_POWERON
#define CONFIG_TV_POWERON_LPS
#define DEBUG_PDU_RESPONSE_TIMER
#define DISABLE_SLAVE_SCO_OVERRIDE
#define ENABLE_LOGGER
#define ENABLE_PCM_ONLY_WHEN_SCO_LINK_CREATED
#define ENABLE_SCO
#define EXCEPTION_REPORT_SUPPORT
#define FIX_LE_HW_NO_BD_ADDR_CHECK
#define FTP_ESTIMATION
#define FULL_RANDOM_RECOVER
#define HID_ESTIMATION
#define HS_USB_SEND_EVENT_REORDER_ISSUE_NEW
#define IS_BTSOC
#define LA_DEBUG_PORT_EN
#define LE_AA_SYNC_THRESHOLD    0
#define LE_ACC_CHK2_EN
#define LE_ACC_CHK2_TH32    0xFEFFFFF5
#define LE_ISSUE_INSTR_IN_ORDER_ON_COMPLT
#define LE_MODE_EN
#define LE_SET_AA_OPT_EN
#define LE_SET_AA_OPT_VALUE 0
#define LPS_AFH_INSTANT_TIMER_SNIFF_TIC
#define LPS_LOP_SETTING
#define LPS_MODIFY_POW_CTRL_W1C
#define LPS_NEVER_ENTER_LPS_WHEN_USB_ACTIVE
#define LPS_NEW_CAL_MODE
#define LPS_NEW_CAL_XTOL
#define LPS_NEW_SNIFF_XTOL_UPDATE
#define LPS_NO_WAKEUP_WHEN_NO_SCAN
#define LPS_PROTECT_DSM_BB_ACCESS
#define MAILBOX_EXTENSION_DEBUG_LOG
#define MINICARD_BT_LED_CONTROL
#define MINT_BOARD
#define MINT_OS
#define MINT_OS_ARG_CHK_EN  1
#define PARK_ACTIVE_BIT_PATCH
#define PATCH_LPS_UPDATE_LC_POWER_CTR_CONFIG
#define POWER_CONTROL
#define POWER_SAVE_FEATURE
#define PTA_EXTENSION
#define RTK_AFH_MECHANISM_ENABLE
#define RTK_AFH_USING_SLAVE_REPORT
#define RTL8723A_B_CUT
#define RT_VENDOR_CMDS
#define SCO_OVER_HCI
#define SCO_OVER_HCI_PUMP_DATA
#define SECURE_CONN_BROADCAST
#define SECURE_CONN_MUTUAL_AUTH
#define SECURE_CONN_NO_SCO
#define SECURE_CONN_PING_EN
#define SUPPORT_A2DP_RATE_REPORT
#define SUPPORT_BLUETOOTH_SPEC  40
#define TEST_MODE
#define TIMER_TICK_10_MSEC
#define UPDATE_RSSI_VIA_MAILBOX_INFO
#define USB_SCO_OVER_HCI
#define USE_DMEM
#define USE_FREERTOS
#define USE_NEW_LE_SCHEDULER
#define USE_SLOT_TIMER_FOR_ROLE_SWITCH
#define VER_1_2
#define VER_2_0
#define VER_2_1
#define VER_3_0
#define VER_CSA4
#define WLAN_PSD
#define _2801_BTON_DESIGN_
#define _3DD_FUNCTION_SUPPORT_
#define _3DD_TV_CORRECT_HOST_ERROR_
#define _8821A_BTON_DESIGN_
#define _8821A_NEW_UART_DESIGN_
#define _8821_LPS_ENABLE_SCAN_INTR_
#define _A2DP_CHECK_QUEUE_TDMA_MODE_
#define _ADAPTED_ADJUST_AFH_INSTANT_
#define _ADD_LLC_HANDLE_START_ENC_RES_ACK_RECD_
#define _ADD_RX_BACKUP_STATUS_INSIDE_BLE_RX_PKT_
#define _AFH_USE_SCO_SIMULATE_ACL_PKT_
#define _ALLOW_ROLE_SW_WHEN_SLAVE_AND_SCO
#define _ANTENNA_DETECTION_
#define _BLUEWIZ_IS_EARLY_TX_TOGGLE
#define _BOOT_32K_SWITCH_40M_
#define _BRUCE_8821B_PLC_RCP_
#define _BRUCE_CHECK_ITO
#define _BRUCE_DROP_MUTED_ISO_OUT_PKTS_OVER_CODEC
#define _BRUCE_FIX_CQDDR
#define _BRUCE_FIX_DROP_ZERO_LEN_DM1_WHEN_KEEP_RETRY
#define _BRUCE_FIX_MSBC_DECODER
#define _BRUCE_FIX_PCM_NO_ENABLE_FOR_IOT
#define _BRUCE_FLUSH_STALED_PKT_IN_ESCO_LINK_OVER_HCI
#define _BRUCE_IMPLEMENTED_NO_OF_ESCO_CONN_
#define _BRUCE_MSBC_IS_RESTRICTED_PKT_TYPE
#define _BRUCE_TEST_CHK_REMOTE_ROLE_SW
#define _BRUCE_WDG_TIMEOUT_DEBUG
#define _BT4_2_DATA_EXTENSION_FEATURE_SUPPORT_
#define _BT4_2_DATA_EXTENSION_FEATURE_SUPPORT_INFO_
#define _BT4_2_PRIVACY_FEATURE_SUPPORT_
#define _BT4_2_PRIVACY_FEATURE_SUPPORT_INFO_
#define _BT5_0_LE2MBPS_SUPPORT_
#define _BT_ONLY_
#define _BZ_PARTIAL_ON_RELEASE_RSTN_
#define _CCH_2801_RCP_
#define _CCH_8703B_RCP_
#define _CCH_8723_RCP_
#define _CCH_8821B_TC_RCP_
#define _CCH_8821_RCP_
#define _CCH_ADC20M_IONLY_
#define _CCH_AFH_E0_AES_IN_CAM_
#define _CCH_BQB_LIH_BV_122_
#define _CCH_CHK_LMP_RESOURCE_
#define _CCH_DISABLE_SNIFF_TRAN_
#define _CCH_ESCO_SCA_
#define _CCH_ESCO_STOP_NULL_
#define _CCH_INQ_PAG_SCAN_LEG_
#define _CCH_IOT_FTP_PAGE_
#define _CCH_IOT_RALINK_
#define _CCH_LPS_
#define _CCH_LPS_USING_STATE_
#define _CCH_LPS_USING_STATE_FAST_
#define _CCH_NEW_SPEC_RCP_
#define _CCH_NO_PAUSE_SCO_
#define _CCH_PAGE_CON_
#define _CCH_PCM_CHOOSE_ESCO_
#define _CCH_RECV_ERROR_FHS_
#define _CCH_REMOVE_THERMAL_METER_
#define _CCH_REMOVE_USELESS_FUNC_
#define _CCH_RETENTION_FLOW_FOR_DLPS_
#define _CCH_RETENTION_FLOW_FOR_DLPS_LE_
#define _CCH_RS_ISSUE_
#define _CCH_RTL8723A_B_CUT
#define _CCH_SCO_ALTER_SET_
#define _CCH_SC_ECDH_P256_
#define _CCH_SC_ECDH_P256_HW_TIMING
#define _CCH_SC_ECDH_P256_MIC_FLAG
#define _CCH_SC_ECDH_P256_PAUSE_ENC
#define _CCH_SC_ECDH_P256_START_ENC
#define _CCH_SC_ECDH_P256_STOP_ENC
#define _CCH_SC_ESCO_FLAG
#define _CCH_SC_TEST_20130129_MRV_01
#define _CCH_SC_TEST_20130129_QCA
#define _CCH_SC_TEST_20130129_QCA_03
#define _CCH_SC_TEST_20130129_QCA_04
#define _CCH_SC_TEST_20130129_QCA_05
#define _CCH_SC_TEST_20130201_ESCO_INI_FLAG
#define _CCH_SLOT_OFFSET_
#define _CCH_SNIFF_EXIT_EARLY_
#define _CCH_SNIFF_NEG_TIMEOUT_
#define _CCH_SNIFF_OVERLAP_REJ_
#define _CCH_TEST_DISABLE_EIR_BY_VENDOR_CMD
#define _CCH_TPOLL_SCO_PRI_
#define _CCH_VENDOR_CMD_ESCO_DAYCOUNTER
#define _CCH_WHQL_SCO_
#define _CCH_WHQL_SCO_1_5_13_3_
#define _CHECK_LE_CAM_ACCESS_
#define _CHECK_STACK_SIZE_B4_ENTER_DLPS_
#define _CORRECT_FEATURE_EXCHANGE_HANDLE_
#define _CORRECT_LMP_RESPONSE_TIMER
#define _CSB_CAL_CLK_OFST_WHEN_RX_BEACON_IN_8821B_TEST_CHIP
#define _CSB_CHK_RX_PKT_BY_PCD_REG_IN_8821B_TEST_CHIP
#define _CSB_RX_SET_PTT_BY_VENDOR_CMD
#define _CSB_RX_SET_XTOL_BY_EFUSE
#define _CSB_RX_SET_XTOL_BY_VENDOR_CMD
#define _CSB_RX_SKIP_ENABLE
#define _DAPE_8723_RCP_
#define _DAPE_AFH_NO_SET_SCORE_LOW_WHEN_NO_RX
#define _DAPE_AFH_RECOVER_FASTER
#define _DAPE_AFH_SET_CH_GOOD_AT_INIT
#define _DAPE_ALLOW_SYNC_LINK_FOR_WIN8
#define _DAPE_AUTO_CONN_UPDT_WHEN_SLOT_CONFLICT_AFTER_CONN_UPDT
#define _DAPE_BLOCK_LEGACY_LESS_SLOT_WHEN_BR
#define _DAPE_CHG_ESCO_EARLY_INTR_TIME
#define _DAPE_CHOOSE_LE_INTV_BY_CONTROLLER
#define _DAPE_CORRECT_INTR_HANDLER_BASED_ON_HW_BEHAVIOR
#define _DAPE_CORRECT_LE_CONNECTION_CNT
#define _DAPE_CORRECT_PICONET_INFO_WHEN_ROLE_SW
#define _DAPE_DONT_START_TPOLL_ON_CONNECTION_WHEN_NOT_CONNECTED
#define _DAPE_ENABLE_FPGA_GPIO_TRIGGER
#define _DAPE_ENABLE_HW_FIXED_BUGS
#define _DAPE_ENABLE_LE_EARLY_TX_TOGGLE
#define _DAPE_EN_8821_MP_LE_SCAN_INTR
#define _DAPE_EN_8821_MP_MODIFY_SLV_SNIFF_TIMEOUT
#define _DAPE_FIX_CSB_TX_NO_AFH_WHEN_IN_CAM
#define _DAPE_FIX_LE_CONN_UPDATE
#define _DAPE_FIX_P900
#define _DAPE_FIX_SLV_DISCONN_IN_SCATTERNET
#define _DAPE_GEN_CLK_ADJ_CLK_BY_FW
#define _DAPE_GET_LEGACY_SLOT_OFST_AVOID
#define _DAPE_GET_LE_SLV_ADDR_FROM_HW_WHEN_INIT
#define _DAPE_GET_LE_SLV_ADDR_TYPE_FROM_FW
#define _DAPE_GROUP_AFH_RESET_TO_FUNCTION
#define _DAPE_HID_NEG_ONLY_OFFSET
#define _DAPE_HW_SINCE_8821B_MP
#define _DAPE_KEEP_SLOT_OFST_SAME_WHEN_CONN_UPDT
#define _DAPE_LE_CE_ENTRY_REPORT_IN_RX_TH_AFTER_2801
#define _DAPE_LE_MULTI_SLAVE_METHOD_2
#define _DAPE_LE_NO_2ND_CONN_UPDT_WHEN_PARA_SAME
#define _DAPE_LOG_ADD_INDEX
#define _DAPE_LONGER_UPDATE_INSTANT_WHEN_SLAVE_LATENCY
#define _DAPE_LOW_DUTY_ADV
#define _DAPE_MOVE_LE_SLAVE_PARAMETER_TO_CAM
#define _DAPE_NEW_HW_AFTER_8821MP
#define _DAPE_NEW_HW_NO_BLOCK_LEGACY_FOR_LE_WHEN_RETX
#define _DAPE_NO_BLOCK_LEGACY_WEHN_SLV_EXIT_SNIFF
#define _DAPE_NO_BLOCK_LE_BEFORE_SCO
#define _DAPE_NO_REMOTE_NAME_DURING_AUTH
#define _DAPE_NO_RETURN_WHEN_MIC_ERR
#define _DAPE_NO_ROLE_SW_WHEN_AFH_TIMER_RUNNING
#define _DAPE_NO_ROLE_SW_WHEN_ROLE_SW
#define _DAPE_PAUSE_SCO_WHEN_CONN_UPDT
#define _DAPE_PRINT_MORE_LOG_INFO
#define _DAPE_PUT_SLOT_OFFSET_EARLIER_FOR_WIN8
#define _DAPE_RECORD_COMMAND_POINTER_FOR_EVENT
#define _DAPE_RST_AFH_MAP_AFTER_DETACH
#define _DAPE_SC_TEST_CORRECT_DAYCOUNTER_FOR_UPF45
#define _DAPE_SEND_ENCRYPTION_COMMAND_DISALLOWED_AFTER_5SEC
#define _DAPE_SEND_PCA_ADJ_BY_VENDOR_CMD
#define _DAPE_SET_CE_LENGTH_NON_ZERO
#define _DAPE_SET_ESCO_RETRY_PRIORITY_HIGHER_WHILE_NO_FULL_BW
#define _DAPE_SHORTEN_MASTER_SNIFF_TIMEOUT_FOR_LE_CONN
#define _DAPE_SKIP_HW_LE_FAKE_UPDT_INTR
#define _DAPE_SLV_SUPTO_IMPROVE
#define _DAPE_SNIFF_PKT_TEST
#define _DAPE_SUPPORT_CHG_AA_IN_LE_TEST_MODE
#define _DAPE_SUPPORT_LE_TEST_MODE_TX_RANDOM
#define _DAPE_SUPPORT_LE_TX_PKT_MODE
#define _DAPE_TEST_ALWAYZ_NAK_ESCO_BY_VENDOR_CMD
#define _DAPE_TEST_BOOT_0379_SETTLING_TIME
#define _DAPE_TEST_CHG_KEY_WHEN_ROLE_SW
#define _DAPE_TEST_CHG_LE_UPDT_WIN_OFST_FOR_CSR
#define _DAPE_TEST_CHG_NATIVE_CLK_FOR_ESCO_DAY_COUNTER
#define _DAPE_TEST_CHK_ESCO_STATUS_BY_LMP_ESCO_CONNECTION_STATUS
#define _DAPE_TEST_CHK_LUT
#define _DAPE_TEST_CHK_REMOTE_ROLE_SW
#define _DAPE_TEST_CLEAR_ACL_RXFIFO_WHEN_EIR_LENGTH_WRONG
#define _DAPE_TEST_CORRECT_ESCO_PKT_DECISION
#define _DAPE_TEST_CORRECT_EXT_FEA_MAX_PAGE
#define _DAPE_TEST_CORRECT_HCI_LOG
#define _DAPE_TEST_CORRECT_PAGE_SCAN_PARAM_IN_FHS
#define _DAPE_TEST_CSB_RX_SELF_CALC_CLK_OFST_BY_VENDOR_CMD
#define _DAPE_TEST_DISABLE_AFH_POWER_CTRL_FOR_PING_TEST_BY_VENDOR_CMD
#define _DAPE_TEST_DISABLE_DM1_FOR_CCPT_BY_VENDOR_CMD
#define _DAPE_TEST_DISABLE_EDR_BY_VENDOR_CMD_FOR_BR_PKT
#define _DAPE_TEST_DISCONNECT_WHEN_NEW_HLC
#define _DAPE_TEST_DONT_SEND_ERR_EVENT_TO_HOST
#define _DAPE_TEST_EXIT_SNIFF_EARLIER
#define _DAPE_TEST_FILTER_EIR_MORE
#define _DAPE_TEST_FIX_DMA_HANG
#define _DAPE_TEST_FIX_ESCO_WINDOW_WRONG
#define _DAPE_TEST_FIX_HFP_NO_RECORDING_FOR_LENOVO
#define _DAPE_TEST_FIX_INQUIRY_OTHER_DEVICE
#define _DAPE_TEST_FIX_NEW_PLATFORM_MUTE_ACL004_DISCONN
#define _DAPE_TEST_FIX_NO_PAGE_SCAN
#define _DAPE_TEST_FIX_PCA_NO_TX
#define _DAPE_TEST_FIX_SNIFF_PKT_TEST_ACCESS_ERR
#define _DAPE_TEST_FOR_HID_SCO
#define _DAPE_TEST_GEN_FAKE_ESCO_DATA
#define _DAPE_TEST_INCREASE_ROLE_SW_WHEN_ACCEPT_CONN_REQ
#define _DAPE_TEST_KILL_PERIODIC_INQ_IF_TIMER_RUNNING
#define _DAPE_TEST_KILL_SCAN_STATUS_MODIFY
#define _DAPE_TEST_LE_CE_EARLY420US
#define _DAPE_TEST_MINIMIZE_ROLE_SW_INSTANT
#define _DAPE_TEST_NEW_HCI_ACL_SPEC
#define _DAPE_TEST_NEW_HW
#define _DAPE_TEST_NEW_HW_BLOCK_ACL_FOR_LE
#define _DAPE_TEST_NEW_HW_INQ_PRIORITY_HIGHER_THAN_ACL
#define _DAPE_TEST_NEW_HW_INQ_RESP_PRIORITY_LOWER_THAN_SCO
#define _DAPE_TEST_NEW_HW_INSTRUCTION
#define _DAPE_TEST_NEW_HW_INSTRUCTION_KILL_SCAN
#define _DAPE_TEST_NEW_HW_INSTRUCTION_KILL_SCAN_FOR_SAVE
#define _DAPE_TEST_NEW_HW_LE_CONN_STATE_HIGHER_THAN_LEGACY_ACL
#define _DAPE_TEST_NEW_HW_LE_UNCONN_STATE_HIGHER_THAN_LEGACY_UNCONN
#define _DAPE_TEST_NEW_HW_PAGE_RESP_PRIORITY_HIGHER_THAN_SCO
#define _DAPE_TEST_NEW_HW_PAUSE_ESCO_WHEN_RETX
#define _DAPE_TEST_NEW_HW_READ_RSSI_STACK
#define _DAPE_TEST_NEW_HW_SCO_SLV_PRIORITY_HIGHER_THAN_PAGE
#define _DAPE_TEST_NEW_HW_SNIFF_MASTER_OK
#define _DAPE_TEST_NEW_HW_UPDATE_SLAVE_TIMEING_AFTER_HEC
#define _DAPE_TEST_NO_REMOTE_NAME_REQ_DURING_ROLE_SW
#define _DAPE_TEST_NO_ROLE_SW_AFTER_DETACH
#define _DAPE_TEST_NO_ROLE_SW_WHEN_AU_RAND
#define _DAPE_TEST_NO_ROLE_SW_WHEN_NOT_ALLOWED
#define _DAPE_TEST_NO_SET_ESCO_RETRY_TO_0
#define _DAPE_TEST_PATCH_UTILITY
#define _DAPE_TEST_QUICK_DETACH
#define _DAPE_TEST_RESET_SCO_TX_FIFO
#define _DAPE_TEST_SEND_CONN_UPT_COMPLETE_EVT_WHEN_HOST_REQ
#define _DAPE_TEST_SEND_EVENT_WHEN_ACL_FIFO_WRONG
#define _DAPE_TEST_SEND_MAX_SLOT_BEFORE_ESCO_CREATED
#define _DAPE_TEST_SEND_PTT_EARLIER
#define _DAPE_TEST_SEND_PTT_REQ_BY_VENDOR_CMD
#define _DAPE_TEST_SEND_ZERO_LEN_PKT_BY_VENDOR_CMD
#define _DAPE_TEST_SET_INVALID_PKT_WHEN_PAGE
#define _DAPE_TEST_SHORTEN_TPOLL_WHILE_PAGE_INQ
#define _DAPE_TEST_SHUTDN_RF_WHEN_RESET
#define _DAPE_TEST_SLAVE_SEND_FEATURE_REQ_LATER
#define _DAPE_TEST_SLOT_OFFSET_FOR_LE
#define _DAPE_TEST_START_TPOLL_WHEN_ABORT_MSS
#define _DAPE_TEST_STILL_SET_SCAN_WINDOW_INTERVAL
#define _DAPE_TEST_UPF45_TRY_TO_FIX_ROLE_SW_FROM_MTOS_FAIL
#define _DAPE_UNIFY_VERSION_FEATURE_UINT
#define _DISABLE_OBSOLETE_MAILBOX_CMD_
#define _DLPS_FAKE_32K_
#define _DONT_INIT_ALLOCATED_MEMORY_FROM_POOL
#define _DONT_RESERVE_ACL_PACKET_FOR_EIR_PKT_
#define _DONT_RESERVE_ACL_PACKET_FOR_UNEXPECTED_CASE_
#define _DONT_SUPPORT_OS_SHUTDOWN_
#define _DONT_USE_LOG_UART_TX_INT_
#define _DUT_DELAYED_LOOPBACK_MODE_
#define _ENABLE_32K_CLK_WAKE_UP_ISR_
#define _ENABLE_8821_HW_SCO_DEFAULT_TX_DATA_
#define _ENABLE_AFH_FUNCTION_
#define _ENABLE_BLE_LL_FLOW_CONTROL_
#define _ENABLE_BTON_POWER_SAVING_
#define _ENABLE_COMPILE_NESTED_PAUSE_RESUME_
#define _ENABLE_EFUSE_
#define _ENABLE_LED_FUN_
#define _ENABLE_MAILBOX_
#define _ENABLE_RETENTION_FLOW_FOR_DLPS_
#define _ENABLE_RTK_PTA_
#define _ENABLE_UART_DMA_ERROR_REPORT_
#define _ENABLE_USB_DMA_
#define _ENABLE_USB_REMOTE_WAKEUP
#define _ENABLE_USB_REMOTE_WAKEUP_GPIO11
#define _ENABLE_VENDOR_GPIO_INTERRUPT_
#define _ENHANCE_SW_TIMER_RACE_CONDITION_
#define _ESCO_NEW_SCHEDULER_FOR_FULL_BW_
#define _FAST_HCI_TD_COMPLETE_
#define _FAST_SCO_ESCO_RE_SYNC_ANCHOR_POINT_
#define _FIX_BQB_LL_TP_SEC_MAS_BV_12_C_ISSUE_
#define _FIX_BQB_LL_TP_SEC_SLA_BI_05_C_ISSUE_
#define _FIX_CROSSBAR_ERROR_
//#define _FIX_CROSSBAR_ERROR_DEBUG_
#define _FIX_ESCO_RETRANSMIT_PAYLOAD_CONTENT_
#define _FIX_MULTIPLE_SCO_RECORD_PATH_
#define _FIX_RACE_CONDITION_ISSUE_OF_NUM_HCI_CMD_PKT_FIELD_
#define _FONGPIN_CHECK_TODO_
#define _FONGPIN_TEST_HCI_SELECTION_
#define _FONGPIN_TEST_VENDOR_GPIO_
#define _FORBID_WRITE_MODEM_PAGE0_ADDR0_VIA_PI_
#define _FPGA_WITH_RLE0379_RFE_
#define _FREE_FHS_PKT_WHEN_KILL_INQUIRY_
#define _GET_LE_SLV_ADDR_TYPE_FROM_HW
#define _GPIO_POWER_SEQUENCE_ENABLE
#define _HV1_RSVD_SLOT_DONT_SEND_POLL_NULL_PKT_
#define _IGNORE_SNIFF_PARAM_LIMIT
#define _IMPROVE_PCM_MUTE_CTRL_TIMING_
#define _INFINITE_LOOP_PROTECT_
#define _INI_SECURE_CONN_
#define _INQ_PAGE_RESP_PRIORITY_HIGHER_THAN_SCO
#define _IQK_HANDSHAKE_FLOW_
#define _LED_8703B_BTOFF_CTRL
#define _LED_8703B_BTON_CTRL
#define _LE_AUTO_REPORT_RSSI_AND_LOGIN_INOUT_FUNC_
#define _LE_NO_TRX_THRESHOLD_INT_FOR_MULTI_CE_OPTION_
#define _LE_SET_SYNC_MF_TH  21
#define _LE_SPEED_UP_HCI_ACL_TX_PKT_HANDLE_
#define _LE_SUPPORT_CSA3_LE_ERRATA_
#define _LE_WAKE_FROM_SLAVE_LATENCY_
#define _LPS_BY_NATIVE_CLK_
#define _LPS_FOR_8821_
#define _LPS_MODIFY_XTOL
#define _LPS_STOP_REG_TIMER_
#define _MANUFACTURER_ID_   0x5d
#define _MODEM_LNA_CONSTRAINT_
#define _MODIFY_GPIO_DEBOUNCE_
#define _MODIFY_LOOPBACK_CODE_
#define _MODIFY_OLD_LOOPBACK_COMMAND_
#define _MODI_LPS_AFTER_RTL8703B_
#define _MODI_LPS_AFTER_RTL8821B_TC_
#define _MODI_LPS_STATE_WITH_INTR_
#define _MODI_SLOT_OFFSET_AFTER_RTL8821B_TC_
//#define _MONITOR_WDG_TIMEOUT_THROUGH_HCI_EVENT
#define _MOVE_SOME_FW_SRAM_SIGNATURES_TO_BTON_REG_
#define _NEW_3DD_HW_
#define _NEW_8812B_CPU_PLATFORM_
#define _NEW_8821A_RX_AGC_API_
#define _NEW_BLE_HW_SPEC_FROM_150320_
#define _NEW_BTON_DESIGN_AFTER_RTL8703B_TC_
#define _NEW_BTON_DESIGN_AFTER_RTL8821B_TC_
#define _NEW_BT_EFUSE_OPTION_FOR_TV_APP_
#define _NEW_BZDMA_BLECMD_PUSH_FLOW_
#define _NEW_BZDMA_FROM_V7_
#define _NEW_BZDMA_FROM_V8_
#define _NEW_BZDMA_FROM_V8_CE_MISSING_PROCESS_
#define _NEW_BZDMA_FROM_V8_PROGRAMMABLE_CONFIG_SETTING_
#define _NEW_HCIDMA_DESIGN_
#define _NEW_HCIDMA_FROM_V1_3_
#define _NEW_HCI_DMA_DESIGN_FOR_ACL_SNIFF_SCHEDULE_
#define _NEW_MODEM_AAGC_SET4_
#define _NEW_MODEM_DESIGN_
#define _NEW_MODEM_DESIGN_AFTER_RTL8703B_
#define _NEW_MODEM_DESIGN_AFTER_RTL8821B_TC_
#define _NEW_MODEM_DESIGN_PHY_SETTING_
#define _NEW_MODEM_PI_ACCESS_
#define _NEW_MODEM_PI_ACCESS_BY_VENDOR_REG_
#define _NEW_MODEM_PSD_SCAN_
#define _NEW_PHY_INIT_FLOW_
#define _NEW_PLATFORM_XB_INTR_EN
#define _NEW_RFC_PI_ACCESS_
#define _NEW_SW_TIMER_DISPATCH_
#define _NEW_THERMAL_TRACK_
#define _NO_SEND_AFH_POWER_CTRL_WHILE_ROLE_SW
#define _OTP_ADD_SYS_INIT_PARAM_
#define _PACKET_DECIDE_POLICY_NEW_
#define _PAUSE_SCO_FOR_LE_CONN
#define _PAUSE_SCO_FOR_LE_SLV
#define _PG_EFUSE_VIA_HCI_VENDOR_COMMAND_
#define _PLC_FUNC_ENABLE_
#define _RATE_ADAPTION_SAMPLE_
#define _REDUCE_LPS_AFTER_RTL8703B_
#define _REDUCE_OS_STACK_SIZE_
#define _REDUCE_USED_STACK_SIZE_IN_DLPS_MODE_
#define _REMOTE_NAME_RES_WRONG
#define _REMOVE_HCI_PCIE_
#define _REMOVE_INDIRECT_READ_PAGE0_
#define _REMOVE_UNUSED_FUNCTIONS_
#define _REPORT_CRC_ERR_PKT_IN_LE_RX_TEST_MODE
#define _RESET_HW_LINK_INFO_TO_INIT_STATE_
#define _RF_CONFIG_PROTECTION_
#define _ROBUST_READ_SNIFF_INDICATION_
#define _ROM_CODE_PATCHED_
#define _ROM_VER_   0
#define _RTK8723_INTERFACE_INFO_
#define _RTK8723_UART_INIT_
#define _RTK_8723A_B_CUT_NEW_HCI_VENDOR_CMD_
#define _RTK_VENDER_CMD_
#define _RTL8821A_
#define _RTL8821C_SPECIFIC_
#define _SCHEDULE_BLE_MISC_PACKET_
#define _SCO_PACKET_ERROR_DONT_REPORT_HW_ERR_EVENT_
#define _SCO_RSVD_SLOT_DONT_SEND_POLL_NULL_PKT_
#define _SECURE_CONN_REFRESH_KEY_BY_VENDOR_CMD
#define _SECURE_CONN_REFRESH_KEY_WHEN_CONTINUOUS_MIC
#define _SECURE_CONN_TEST_CHK_ACLU_DATA_BY_VENDOR_CMD
#define _SECURE_CONN_TEST_MODE
#define _SET_CSB_PN_INFO
#define _SPEED_UP_AUTH_INIT_
#define _SSP_DHKEY_CALCULATE_NEW_FLOW_
#define _SSP_DHKEY_CALCULATE_PARTITION_
#define _SUPPORT_AUTO_DETACH_LINK_
#define _SUPPORT_COMBO_RW_PAGE0_
#define _SUPPORT_COMBO_RW_SIE_BY_PAGE0_
#define _SUPPORT_CSB_RECEIVER_
#define _SUPPORT_CSB_TRANSMITTER_
#define _SUPPORT_ENABLE_BTLOG1_WRITE_PAGE0_MUX_
#define _SUPPORT_EXT_FEATURES_PAGE_2_
#define _SUPPORT_LBT_FUNC_FOR_RF_ADAPTIVITY_
#define _SUPPORT_LE_HCI_TX_PKT_FRAGMENT_REASSEMBLE_FUNC_
#define _SUPPORT_MAILBOX_MP_COMMAND_
#define _SUPPORT_MSFT_BT_HCI_EXTENSION_
#define _SUPPORT_MSFT_BT_HCI_EXTENSION_FINAL_SPEC_
#define _SUPPORT_MSFT_BT_HCI_EXTENSION_FINAL_SPEC_MATCH_MULTI_CONDI_
#define _SUPPORT_MSFT_BT_HCI_EXTENSION_FIX_
#define _SUPPORT_PCA_ADJUST
#define _SUPPORT_REPORT_RESTART_
#define _SUPPORT_RP_VIA_CSB_SPEC_
#define _SUPPORT_SECURE_CONNECTION_
#define _SUPPORT_USB_LOG_ENABLE_
#define _SUPPORT_USB_LPM_L1_REMOTE_WAKEUP_ON_BT_
#define _SUPPORT_USB_SS_REMOTE_WAKEUP_ON_BT_
#define _SUPPORT_VER_4_1_
#define _SUPPORT_VER_4_2_
#define _SUPPORT_VER_5_0_
#define _TIMER_LPS_MODE_EN_
#define _UART_BAUD_ESTIMATE_
#define _UART_H5
#define _UART_H5_FPGA_EFUSE_FORCE
#define _UART_RX_ENABLE_
#define _USE_BTON_WATCHDOG_TIMER_
#define _USE_NEW_BLE_SCANNER_OPTION_TO_RX_DIR_IND_
#define _USE_NEW_BLE_STACK_OVERFLOW_CHECK_DESIGN_
#define _USE_NEW_HCI_TX_PACKET_STRUCTURE_WITH_PADDING_
#define _USE_NEW_LE_HCI_ACL_PACKET_STRUCTURE_
#define _USE_ONE_NEW_BZDMA_TXCMD_FOR_SCO_
#define _USE_ONE_NEW_BZDMA_TXCMD_FOR_SCO_WORKAROUND_
//#define _USE_WATCHDOG_TIMER_
#define _VENDOR_RESET_BB_
#define _WORKAROUND_BZDMA_HWFW_RPTR_MISMATCH_
#define _YL_EXTEND_MODEM_SRAM_ADDR_14BIT_
#define _YL_IGNORE_UNNECESSARY_ENTERING_PDN_SUS_
#define _YL_LPS
#define _YL_LPS_COMBO_PLATFORM
#define _YL_LPS_ENABLE_DSM_DIFF_CHECK
#define _YL_LPS_NEW_PRG_DSM
#define _YL_LPS_POW_CTRL_INTR_GPIO13_WAKEUP_PROCESS_
#define _YL_MODEM_RSSI_MAPPING
#define _YL_NEW_MODEM_PGA_SETTLINGTIME_
#define _YL_NEW_MODEM_SRAM_DEBUG
#define _YL_NEW_PSD_REG_AFTER_8703B_
#define _YL_RTL8723A_B_CUT
#define _YL_USB_DYNAMIC_LPS_XTAL_EN_

#endif /* LOWERSTACK_DEFINES_H_ */
