TRACE::2025-02-19.19:26:31::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:31::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:31::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:31::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:31::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:31::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-02-19.19:26:33::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2025-02-19.19:26:33::SCWWriter::formatted JSON is {
	"platformName":	"DMA_Example_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_Example_platform",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vivado_2022.2/DMA_Example/DMA_Example_v2.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_Example_v2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2025-02-19.19:26:33::SCWWriter::formatted JSON is {
	"platformName":	"DMA_Example_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_Example_platform",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vivado_2022.2/DMA_Example/DMA_Example_v2.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_Example_v2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_Example_platform",
	"systems":	[{
			"systemName":	"DMA_Example_platform",
			"systemDesc":	"DMA_Example_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_Example_platform"
		}]
}
TRACE::2025-02-19.19:26:33::SCWPlatform::Boot application domains not present, creating them
TRACE::2025-02-19.19:26:33::SCWDomain::checking for install qemu data   : 
TRACE::2025-02-19.19:26:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-02-19.19:26:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-02-19.19:26:33::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:33::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:33::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:33::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:33::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:33::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:33::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:33::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:33::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:33::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:33::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:33::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:33::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:33::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:33::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:33::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:33::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:33::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:33::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2025-02-19.19:26:33::SCWPlatform::Generating the sources  .
TRACE::2025-02-19.19:26:33::SCWBDomain::Generating boot domain sources.
TRACE::2025-02-19.19:26:33::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2025-02-19.19:26:33::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:33::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:33::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:33::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:33::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:33::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:33::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-19.19:26:33::SCWMssOS::No sw design opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:33::SCWMssOS::mss does not exists at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:33::SCWMssOS::Creating sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:33::SCWMssOS::Adding the swdes entry, created swdb D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:33::SCWMssOS::updating the scw layer changes to swdes at   D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:33::SCWMssOS::Writing mss at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:33::SCWMssOS::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-02-19.19:26:33::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-02-19.19:26:33::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-02-19.19:26:33::SCWBDomain::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-02-19.19:26:45::SCWPlatform::Generating sources Done.
TRACE::2025-02-19.19:26:45::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:45::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:45::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-19.19:26:45::SCWMssOS::No sw design opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:45::SCWMssOS::mss exists loading the mss file  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:45::SCWMssOS::Opened the sw design from mss  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:45::SCWMssOS::Adding the swdes entry D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-02-19.19:26:45::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-19.19:26:45::SCWMssOS::Opened the sw design.  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:45::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-19.19:26:45::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-19.19:26:45::SCWMssOS::Commit changes completed.
TRACE::2025-02-19.19:26:45::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:45::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:45::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:45::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:45::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:45::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:45::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:45::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:45::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:45::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:45::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:45::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:45::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:45::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:45::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:45::SCWWriter::formatted JSON is {
	"platformName":	"DMA_Example_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_Example_platform",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vivado_2022.2/DMA_Example/DMA_Example_v2.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_Example_v2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_Example_platform",
	"systems":	[{
			"systemName":	"DMA_Example_platform",
			"systemDesc":	"DMA_Example_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_Example_platform",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b22dbdfd71a9fb0c1aad0532cbf3ae70",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-02-19.19:26:45::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-19.19:26:45::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-19.19:26:45::SCWMssOS::Commit changes completed.
TRACE::2025-02-19.19:26:45::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:45::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:45::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:45::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:45::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:45::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:45::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:45::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:45::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:45::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:45::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:45::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:45::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:45::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:45::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:45::SCWWriter::formatted JSON is {
	"platformName":	"DMA_Example_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_Example_platform",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vivado_2022.2/DMA_Example/DMA_Example_v2.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_Example_v2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_Example_platform",
	"systems":	[{
			"systemName":	"DMA_Example_platform",
			"systemDesc":	"DMA_Example_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_Example_platform",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b22dbdfd71a9fb0c1aad0532cbf3ae70",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-02-19.19:26:45::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:45::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:45::SCWDomain::checking for install qemu data   : 
TRACE::2025-02-19.19:26:45::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-02-19.19:26:45::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-02-19.19:26:45::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:45::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:45::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:45::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:45::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2025-02-19.19:26:45::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:45::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:45::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:45::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:45::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:45::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:45::SCWMssOS::No sw design opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:45::SCWMssOS::mss does not exists at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:45::SCWMssOS::Creating sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:45::SCWMssOS::Adding the swdes entry, created swdb D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:45::SCWMssOS::updating the scw layer changes to swdes at   D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:45::SCWMssOS::Writing mss at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:45::SCWMssOS::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2025-02-19.19:26:45::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-02-19.19:26:45::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-02-19.19:26:45::SCWMssOS::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2025-02-19.19:26:45::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2025-02-19.19:26:48::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-19.19:26:48::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-19.19:26:48::SCWMssOS::Commit changes completed.
TRACE::2025-02-19.19:26:48::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2025-02-19.19:26:48::SCWMssOS::Writing the mss file completed D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWMssOS::Commit changes completed.
TRACE::2025-02-19.19:26:48::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:48::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:48::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:48::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:48::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:48::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:48::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:48::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:48::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:48::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:48::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:48::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:48::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:48::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:48::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:48::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:48::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:48::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:48::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWWriter::formatted JSON is {
	"platformName":	"DMA_Example_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_Example_platform",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vivado_2022.2/DMA_Example/DMA_Example_v2.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_Example_v2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_Example_platform",
	"systems":	[{
			"systemName":	"DMA_Example_platform",
			"systemDesc":	"DMA_Example_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_Example_platform",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b22dbdfd71a9fb0c1aad0532cbf3ae70",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"e4ffde8a564b348ff186b5c448ec53f0",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-02-19.19:26:48::SCWPlatform::Started generating the artifacts platform DMA_Example_platform
TRACE::2025-02-19.19:26:48::SCWPlatform::Sanity checking of platform is completed
LOG::2025-02-19.19:26:48::SCWPlatform::Started generating the artifacts for system configuration DMA_Example_platform
LOG::2025-02-19.19:26:48::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-02-19.19:26:48::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-02-19.19:26:48::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-02-19.19:26:48::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2025-02-19.19:26:48::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2025-02-19.19:26:48::SCWSystem::Not a boot domain 
LOG::2025-02-19.19:26:48::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2025-02-19.19:26:48::SCWDomain::Generating domain artifcats
TRACE::2025-02-19.19:26:48::SCWMssOS::Generating standalone artifcats
TRACE::2025-02-19.19:26:48::SCWMssOS::Copying the qemu file from  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/export/DMA_Example_platform/sw/DMA_Example_platform/qemu/
TRACE::2025-02-19.19:26:48::SCWMssOS::Copying the qemu file from  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/export/DMA_Example_platform/sw/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu/
TRACE::2025-02-19.19:26:48::SCWMssOS:: Copying the user libraries. 
TRACE::2025-02-19.19:26:48::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:48::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:48::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:48::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWMssOS::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2025-02-19.19:26:48::SCWMssOS::Mss edits present, copying mssfile into export location D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-02-19.19:26:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-02-19.19:26:48::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2025-02-19.19:26:48::SCWMssOS::skipping the bsp build ... 
TRACE::2025-02-19.19:26:48::SCWMssOS::Copying to export directory.
TRACE::2025-02-19.19:26:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-02-19.19:26:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2025-02-19.19:26:48::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2025-02-19.19:26:48::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2025-02-19.19:26:48::SCWSystem::Completed Processing the sysconfig DMA_Example_platform
LOG::2025-02-19.19:26:48::SCWPlatform::Completed generating the artifacts for system configuration DMA_Example_platform
TRACE::2025-02-19.19:26:48::SCWPlatform::Started preparing the platform 
TRACE::2025-02-19.19:26:48::SCWSystem::Writing the bif file for system config DMA_Example_platform
TRACE::2025-02-19.19:26:48::SCWSystem::dir created 
TRACE::2025-02-19.19:26:48::SCWSystem::Writing the bif 
TRACE::2025-02-19.19:26:48::SCWPlatform::Started writing the spfm file 
TRACE::2025-02-19.19:26:48::SCWPlatform::Started writing the xpfm file 
TRACE::2025-02-19.19:26:48::SCWPlatform::Completed generating the platform
TRACE::2025-02-19.19:26:48::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-19.19:26:48::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-19.19:26:48::SCWMssOS::Commit changes completed.
TRACE::2025-02-19.19:26:48::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-19.19:26:48::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-19.19:26:48::SCWMssOS::Commit changes completed.
TRACE::2025-02-19.19:26:48::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:48::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:48::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:48::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:48::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:48::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:48::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:48::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:48::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:48::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:48::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:48::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:48::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:48::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:48::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:48::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:48::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:48::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:48::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:48::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:48::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:48::SCWWriter::formatted JSON is {
	"platformName":	"DMA_Example_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_Example_platform",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vivado_2022.2/DMA_Example/DMA_Example_v2.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_Example_v2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_Example_platform",
	"systems":	[{
			"systemName":	"DMA_Example_platform",
			"systemDesc":	"DMA_Example_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_Example_platform",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b22dbdfd71a9fb0c1aad0532cbf3ae70",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"e4ffde8a564b348ff186b5c448ec53f0",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-02-19.19:26:48::SCWPlatform::updated the xpfm file.
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:49::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:49::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:49::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-19.19:26:49::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-19.19:26:49::SCWMssOS::Commit changes completed.
TRACE::2025-02-19.19:26:49::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-19.19:26:49::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-19.19:26:49::SCWMssOS::Commit changes completed.
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:49::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:49::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:49::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:49::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:49::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:49::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:49::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:49::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:49::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:49::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:49::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:49::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:49::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:49::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:49::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:49::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:49::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:49::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWWriter::formatted JSON is {
	"platformName":	"DMA_Example_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_Example_platform",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vivado_2022.2/DMA_Example/DMA_Example_v2.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_Example_v2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_Example_platform",
	"systems":	[{
			"systemName":	"DMA_Example_platform",
			"systemDesc":	"DMA_Example_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_Example_platform",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b22dbdfd71a9fb0c1aad0532cbf3ae70",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"e4ffde8a564b348ff186b5c448ec53f0",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:49::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:49::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:49::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:49::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:49::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:49::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-19.19:26:49::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-19.19:26:49::SCWMssOS::Commit changes completed.
TRACE::2025-02-19.19:26:49::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-19.19:26:49::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-19.19:26:49::SCWMssOS::Commit changes completed.
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:49::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:49::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:49::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:49::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:49::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:49::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:49::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:49::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:49::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:49::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:49::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:49::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:49::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:49::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:49::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:49::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:49::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:49::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWWriter::formatted JSON is {
	"platformName":	"DMA_Example_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_Example_platform",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vivado_2022.2/DMA_Example/DMA_Example_v2.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_Example_v2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_Example_platform",
	"systems":	[{
			"systemName":	"DMA_Example_platform",
			"systemDesc":	"DMA_Example_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_Example_platform",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b22dbdfd71a9fb0c1aad0532cbf3ae70",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"e4ffde8a564b348ff186b5c448ec53f0",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-02-19.19:26:49::SCWPlatform::Started generating the artifacts platform DMA_Example_platform
TRACE::2025-02-19.19:26:49::SCWPlatform::Sanity checking of platform is completed
LOG::2025-02-19.19:26:49::SCWPlatform::Started generating the artifacts for system configuration DMA_Example_platform
LOG::2025-02-19.19:26:49::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2025-02-19.19:26:49::SCWDomain::Generating domain artifcats
TRACE::2025-02-19.19:26:49::SCWMssOS::Generating standalone artifcats
TRACE::2025-02-19.19:26:49::SCWMssOS::Copying the qemu file from  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/export/DMA_Example_platform/sw/DMA_Example_platform/qemu/
TRACE::2025-02-19.19:26:49::SCWMssOS::Copying the qemu file from  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/export/DMA_Example_platform/sw/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu/
TRACE::2025-02-19.19:26:49::SCWMssOS:: Copying the user libraries. 
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:49::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:49::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:49::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2025-02-19.19:26:49::SCWMssOS::Mss edits present, copying mssfile into export location D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-02-19.19:26:49::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-02-19.19:26:49::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2025-02-19.19:26:49::SCWMssOS::skipping the bsp build ... 
TRACE::2025-02-19.19:26:49::SCWMssOS::Copying to export directory.
TRACE::2025-02-19.19:26:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-02-19.19:26:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2025-02-19.19:26:49::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2025-02-19.19:26:49::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2025-02-19.19:26:49::SCWSystem::Completed Processing the sysconfig DMA_Example_platform
LOG::2025-02-19.19:26:49::SCWPlatform::Completed generating the artifacts for system configuration DMA_Example_platform
TRACE::2025-02-19.19:26:49::SCWPlatform::Started preparing the platform 
TRACE::2025-02-19.19:26:49::SCWSystem::Writing the bif file for system config DMA_Example_platform
TRACE::2025-02-19.19:26:49::SCWSystem::dir created 
TRACE::2025-02-19.19:26:49::SCWSystem::Writing the bif 
TRACE::2025-02-19.19:26:49::SCWPlatform::Started writing the spfm file 
TRACE::2025-02-19.19:26:49::SCWPlatform::Started writing the xpfm file 
TRACE::2025-02-19.19:26:49::SCWPlatform::Completed generating the platform
TRACE::2025-02-19.19:26:49::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-19.19:26:49::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-19.19:26:49::SCWMssOS::Commit changes completed.
TRACE::2025-02-19.19:26:49::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-19.19:26:49::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-19.19:26:49::SCWMssOS::Commit changes completed.
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:49::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:49::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:49::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:49::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:49::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:49::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:49::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:49::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:49::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:49::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:49::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:49::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:49::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:49::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:49::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:26:49::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:26:49::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:26:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:26:49::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:26:49::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:26:49::SCWWriter::formatted JSON is {
	"platformName":	"DMA_Example_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_Example_platform",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vivado_2022.2/DMA_Example/DMA_Example_v2.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_Example_v2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_Example_platform",
	"systems":	[{
			"systemName":	"DMA_Example_platform",
			"systemDesc":	"DMA_Example_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_Example_platform",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b22dbdfd71a9fb0c1aad0532cbf3ae70",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"e4ffde8a564b348ff186b5c448ec53f0",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-02-19.19:26:49::SCWPlatform::updated the xpfm file.
LOG::2025-02-19.19:29:04::SCWPlatform::Started generating the artifacts platform DMA_Example_platform
TRACE::2025-02-19.19:29:04::SCWPlatform::Sanity checking of platform is completed
LOG::2025-02-19.19:29:04::SCWPlatform::Started generating the artifacts for system configuration DMA_Example_platform
LOG::2025-02-19.19:29:04::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-02-19.19:29:04::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-02-19.19:29:04::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-02-19.19:29:04::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2025-02-19.19:29:04::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:04::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:04::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:04::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:29:04::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:04::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:29:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:29:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:29:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:29:04::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:29:04::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:29:04::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:29:04::SCWBDomain::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-02-19.19:29:04::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-02-19.19:29:04::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-02-19.19:29:04::SCWBDomain::System Command Ran  D:&  cd  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2025-02-19.19:29:04::SCWBDomain::make: Entering directory 'D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zyn
TRACE::2025-02-19.19:29:04::SCWBDomain::q_fsbl_bsp'

TRACE::2025-02-19.19:29:04::SCWBDomain::make --no-print-directory seq_libs

TRACE::2025-02-19.19:29:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-19.19:29:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-19.19:29:04::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-19.19:29:04::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-19.19:29:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-02-19.19:29:04::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-02-19.19:29:04::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-19.19:29:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-02-19.19:29:04::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-02-19.19:29:04::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-19.19:29:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-19.19:29:05::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-19.19:29:05::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-19.19:29:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.19:29:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.19:29:05::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-19.19:29:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-19.19:29:05::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-19.19:29:05::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-19.19:29:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-19.19:29:05::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-19.19:29:05::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-19.19:29:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-19.19:29:05::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-19.19:29:05::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-19.19:29:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.19:29:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.19:29:05::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-19.19:29:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-02-19.19:29:05::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-02-19.19:29:05::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-19.19:29:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.19:29:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.19:29:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-19.19:29:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-19.19:29:06::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-19.19:29:06::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-19.19:29:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-19.19:29:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-19.19:29:06::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-19.19:29:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-19.19:29:07::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-19.19:29:07::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-19.19:29:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-19.19:29:07::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-19.19:29:07::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-19.19:29:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.19:29:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.19:29:07::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2025-02-19.19:29:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.19:29:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.19:29:07::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2025-02-19.19:29:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.19:29:08::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.19:29:08::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2025-02-19.19:29:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-19.19:29:08::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-19.19:29:08::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:08::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2025-02-19.19:29:08::SCWBDomain::make -j 6 --no-print-directory par_libs

TRACE::2025-02-19.19:29:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-19.19:29:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-19.19:29:08::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-19.19:29:08::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-19.19:29:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-02-19.19:29:08::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-02-19.19:29:08::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-19.19:29:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-02-19.19:29:08::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-02-19.19:29:08::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-19.19:29:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-19.19:29:08::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-19.19:29:08::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-19.19:29:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-19.19:29:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.19:29:08::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.19:29:08::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-19.19:29:08::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-19.19:29:08::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-19.19:29:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-19.19:29:08::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-19.19:29:08::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-19.19:29:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-19.19:29:08::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-19.19:29:08::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-19.19:29:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.19:29:08::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.19:29:08::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-19.19:29:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-02-19.19:29:08::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-02-19.19:29:08::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-19.19:29:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.19:29:08::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.19:29:08::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-19.19:29:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-19.19:29:08::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-19.19:29:08::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-19.19:29:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-19.19:29:08::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-19.19:29:08::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-19.19:29:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-19.19:29:08::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-19.19:29:08::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-19.19:29:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-19.19:29:08::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-19.19:29:08::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-19.19:29:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.19:29:08::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.19:29:08::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2025-02-19.19:29:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.19:29:08::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.19:29:08::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2025-02-19.19:29:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.19:29:08::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.19:29:08::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-19.19:29:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-19.19:29:09::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-19.19:29:09::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-19.19:29:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-02-19.19:29:09::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-02-19.19:29:09::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-19.19:29:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-19.19:29:09::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-19.19:29:09::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-19.19:29:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-19.19:29:09::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-19.19:29:09::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-19.19:29:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-19.19:29:09::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-19.19:29:09::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-19.19:29:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-19.19:29:09::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-19.19:29:09::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-19.19:29:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-19.19:29:09::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-19.19:29:09::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-19.19:29:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-19.19:29:10::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-19.19:29:10::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-19.19:29:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-19.19:29:10::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-19.19:29:10::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-19.19:29:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-19.19:29:11::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-19.19:29:11::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-19.19:29:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-19.19:29:11::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-19.19:29:11::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-19.19:29:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-02-19.19:29:12::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-02-19.19:29:12::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-19.19:29:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-19.19:29:12::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-19.19:29:12::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-19.19:29:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-19.19:29:12::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-19.19:29:12::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-19.19:29:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-19.19:29:12::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-19.19:29:12::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-19.19:29:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-19.19:29:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-19.19:29:13::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2025-02-19.19:29:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-19.19:29:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-19.19:29:13::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:18::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2025-02-19.19:29:18::SCWBDomain::make --no-print-directory archive

TRACE::2025-02-19.19:29:18::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2025-02-19.19:29:18::SCWBDomain::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2025-02-19.19:29:18::SCWBDomain::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2025-02-19.19:29:18::SCWBDomain::fstat.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_corte
TRACE::2025-02-19.19:29:18::SCWBDomain::xa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o
TRACE::2025-02-19.19:29:18::SCWBDomain:: ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/tr
TRACE::2025-02-19.19:29:18::SCWBDomain::anslation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write
TRACE::2025-02-19.19:29:18::SCWBDomain::.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftes
TRACE::2025-02-19.19:29:18::SCWBDomain::t.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_bd.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2025-02-19.19:29:18::SCWBDomain::dring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib/xaxidma_sinit.o ps7_cortexa9_0/
TRACE::2025-02-19.19:29:18::SCWBDomain::lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_
TRACE::2025-02-19.19:29:18::SCWBDomain::0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_c
TRACE::2025-02-19.19:29:18::SCWBDomain::ortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o 
TRACE::2025-02-19.19:29:18::SCWBDomain::ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacp
TRACE::2025-02-19.19:29:18::SCWBDomain::s_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/x
TRACE::2025-02-19.19:29:18::SCWBDomain::gpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xg
TRACE::2025-02-19.19:29:18::SCWBDomain::piops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_
TRACE::2025-02-19.19:29:18::SCWBDomain::0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa
TRACE::2025-02-19.19:29:18::SCWBDomain::9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.
TRACE::2025-02-19.19:29:18::SCWBDomain::o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/x
TRACE::2025-02-19.19:29:18::SCWBDomain::il_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/
TRACE::2025-02-19.19:29:18::SCWBDomain::lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_corte
TRACE::2025-02-19.19:29:18::SCWBDomain::xa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o p
TRACE::2025-02-19.19:29:18::SCWBDomain::s7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_
TRACE::2025-02-19.19:29:18::SCWBDomain::selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/
TRACE::2025-02-19.19:29:18::SCWBDomain::xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0
TRACE::2025-02-19.19:29:18::SCWBDomain::/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9
TRACE::2025-02-19.19:29:18::SCWBDomain::_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib
TRACE::2025-02-19.19:29:18::SCWBDomain::/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o p
TRACE::2025-02-19.19:29:18::SCWBDomain::s7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_hw.o ps
TRACE::2025-02-19.19:29:18::SCWBDomain::7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xusbps_sinit.o

TRACE::2025-02-19.19:29:19::SCWBDomain::'Finished building libraries'

TRACE::2025-02-19.19:29:19::SCWBDomain::make: Leaving directory 'D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq
TRACE::2025-02-19.19:29:19::SCWBDomain::_fsbl_bsp'

TRACE::2025-02-19.19:29:19::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2025-02-19.19:29:19::SCWBDomain::exa9_0/include -I.

TRACE::2025-02-19.19:29:19::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-02-19.19:29:19::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-02-19.19:29:19::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-02-19.19:29:19::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-02-19.19:29:19::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2025-02-19.19:29:19::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-02-19.19:29:20::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-02-19.19:29:20::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-02-19.19:29:20::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2025-02-19.19:29:20::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-02-19.19:29:20::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-02-19.19:29:20::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-02-19.19:29:21::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-02-19.19:29:21::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-02-19.19:29:21::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-02-19.19:29:21::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-02-19.19:29:21::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2025-02-19.19:29:21::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2025-02-19.19:29:21::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-02-19.19:29:21::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-02-19.19:29:21::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2025-02-19.19:29:21::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-02-19.19:29:21::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2025-02-19.19:29:21::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2025-02-19.19:29:21::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2025-02-19.19:29:21::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                  -Wl,--gc-sections -Lzynq_fsbl_bsp/ps
TRACE::2025-02-19.19:29:21::SCWBDomain::7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2025-02-19.19:29:22::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2025-02-19.19:29:22::SCWSystem::Not a boot domain 
LOG::2025-02-19.19:29:22::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2025-02-19.19:29:22::SCWDomain::Generating domain artifcats
TRACE::2025-02-19.19:29:22::SCWMssOS::Generating standalone artifcats
TRACE::2025-02-19.19:29:22::SCWMssOS::Copying the qemu file from  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/export/DMA_Example_platform/sw/DMA_Example_platform/qemu/
TRACE::2025-02-19.19:29:22::SCWMssOS::Copying the qemu file from  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/export/DMA_Example_platform/sw/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu/
TRACE::2025-02-19.19:29:22::SCWMssOS:: Copying the user libraries. 
TRACE::2025-02-19.19:29:22::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:22::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:22::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:22::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:29:22::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:22::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:29:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:29:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:29:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:29:22::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:29:22::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:29:22::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:29:22::SCWMssOS::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2025-02-19.19:29:22::SCWMssOS::Mss edits present, copying mssfile into export location D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:29:22::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-02-19.19:29:22::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-02-19.19:29:22::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2025-02-19.19:29:22::SCWMssOS::doing bsp build ... 
TRACE::2025-02-19.19:29:22::SCWMssOS::System Command Ran  D: & cd  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2025-02-19.19:29:22::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-02-19.19:29:22::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-02-19.19:29:22::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-02-19.19:29:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-19.19:29:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-19.19:29:22::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-19.19:29:22::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-19.19:29:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-02-19.19:29:22::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-02-19.19:29:22::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-19.19:29:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-19.19:29:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-02-19.19:29:22::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-02-19.19:29:22::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-19.19:29:22::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-19.19:29:22::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-19.19:29:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.19:29:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.19:29:22::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-19.19:29:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-19.19:29:22::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-19.19:29:22::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-19.19:29:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-19.19:29:22::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-19.19:29:22::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-19.19:29:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-19.19:29:22::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-19.19:29:22::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-19.19:29:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.19:29:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.19:29:22::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-19.19:29:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-19.19:29:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-02-19.19:29:23::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-02-19.19:29:23::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.19:29:23::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.19:29:23::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-19.19:29:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-19.19:29:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-19.19:29:23::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-19.19:29:23::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-19.19:29:23::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-19.19:29:23::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-19.19:29:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-19.19:29:23::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-19.19:29:23::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-19.19:29:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-19.19:29:23::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-19.19:29:23::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-19.19:29:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.19:29:23::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.19:29:23::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-19.19:29:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-19.19:29:24::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-19.19:29:24::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-19.19:29:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-19.19:29:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-02-19.19:29:24::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-02-19.19:29:24::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-19.19:29:24::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-19.19:29:24::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-19.19:29:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-19.19:29:24::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-19.19:29:24::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-19.19:29:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-19.19:29:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-19.19:29:24::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-19.19:29:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-19.19:29:24::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-19.19:29:24::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-19.19:29:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-19.19:29:25::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-19.19:29:25::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-19.19:29:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-19.19:29:25::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-19.19:29:25::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-19.19:29:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-19.19:29:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-19.19:29:26::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-19.19:29:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-19.19:29:26::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-19.19:29:26::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-19.19:29:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-19.19:29:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-19.19:29:26::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-19.19:29:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-02-19.19:29:27::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-02-19.19:29:27::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-19.19:29:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-19.19:29:28::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-19.19:29:28::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-19.19:29:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-19.19:29:28::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-19.19:29:28::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-19.19:29:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-19.19:29:28::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-19.19:29:28::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-19.19:29:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-19.19:29:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-19.19:29:29::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.19:29:33::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-02-19.19:29:33::SCWMssOS::make --no-print-directory archive

TRACE::2025-02-19.19:29:33::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2025-02-19.19:29:33::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2025-02-19.19:29:33::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2025-02-19.19:29:33::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_corte
TRACE::2025-02-19.19:29:33::SCWMssOS::xa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o
TRACE::2025-02-19.19:29:33::SCWMssOS:: ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/tr
TRACE::2025-02-19.19:29:33::SCWMssOS::anslation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write
TRACE::2025-02-19.19:29:33::SCWMssOS::.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftes
TRACE::2025-02-19.19:29:33::SCWMssOS::t.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_bd.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2025-02-19.19:29:33::SCWMssOS::dring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib/xaxidma_sinit.o ps7_cortexa9_0/
TRACE::2025-02-19.19:29:33::SCWMssOS::lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_
TRACE::2025-02-19.19:29:33::SCWMssOS::0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_c
TRACE::2025-02-19.19:29:33::SCWMssOS::ortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o 
TRACE::2025-02-19.19:29:33::SCWMssOS::ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacp
TRACE::2025-02-19.19:29:33::SCWMssOS::s_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/x
TRACE::2025-02-19.19:29:33::SCWMssOS::gpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xg
TRACE::2025-02-19.19:29:33::SCWMssOS::piops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_
TRACE::2025-02-19.19:29:33::SCWMssOS::0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa
TRACE::2025-02-19.19:29:33::SCWMssOS::9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.
TRACE::2025-02-19.19:29:33::SCWMssOS::o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/x
TRACE::2025-02-19.19:29:33::SCWMssOS::il_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/
TRACE::2025-02-19.19:29:33::SCWMssOS::lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_corte
TRACE::2025-02-19.19:29:33::SCWMssOS::xa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o p
TRACE::2025-02-19.19:29:33::SCWMssOS::s7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_
TRACE::2025-02-19.19:29:33::SCWMssOS::selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/
TRACE::2025-02-19.19:29:33::SCWMssOS::xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0
TRACE::2025-02-19.19:29:33::SCWMssOS::/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9
TRACE::2025-02-19.19:29:33::SCWMssOS::_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib
TRACE::2025-02-19.19:29:33::SCWMssOS::/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o p
TRACE::2025-02-19.19:29:33::SCWMssOS::s7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_hw.o ps
TRACE::2025-02-19.19:29:33::SCWMssOS::7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xusbps_sinit.o

TRACE::2025-02-19.19:29:33::SCWMssOS::'Finished building libraries'

TRACE::2025-02-19.19:29:34::SCWMssOS::Copying to export directory.
TRACE::2025-02-19.19:29:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-02-19.19:29:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-02-19.19:29:34::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2025-02-19.19:29:34::SCWSystem::Completed Processing the sysconfig DMA_Example_platform
LOG::2025-02-19.19:29:34::SCWPlatform::Completed generating the artifacts for system configuration DMA_Example_platform
TRACE::2025-02-19.19:29:34::SCWPlatform::Started preparing the platform 
TRACE::2025-02-19.19:29:34::SCWSystem::Writing the bif file for system config DMA_Example_platform
TRACE::2025-02-19.19:29:34::SCWSystem::dir created 
TRACE::2025-02-19.19:29:34::SCWSystem::Writing the bif 
TRACE::2025-02-19.19:29:34::SCWPlatform::Started writing the spfm file 
TRACE::2025-02-19.19:29:34::SCWPlatform::Started writing the xpfm file 
TRACE::2025-02-19.19:29:34::SCWPlatform::Completed generating the platform
TRACE::2025-02-19.19:29:34::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:29:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-19.19:29:34::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-19.19:29:34::SCWMssOS::Commit changes completed.
TRACE::2025-02-19.19:29:34::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:29:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-19.19:29:34::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-19.19:29:34::SCWMssOS::Commit changes completed.
TRACE::2025-02-19.19:29:34::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:34::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:34::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:34::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:29:34::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:34::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:29:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:29:34::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:29:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:29:34::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:29:34::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:29:34::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:29:34::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:34::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:34::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:34::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:29:34::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:34::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:29:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:29:34::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:29:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:29:34::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:29:34::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:29:34::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:29:34::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:34::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:34::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:34::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:29:34::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:34::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:29:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:29:34::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:29:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:29:34::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:29:34::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:29:34::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.19:29:34::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:34::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:34::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:34::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:29:34::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:34::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:29:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:29:34::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:29:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:29:34::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:29:34::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:29:34::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:29:34::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:34::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:34::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:34::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:29:34::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:34::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:29:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:29:34::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:29:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:29:34::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:29:34::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:29:34::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:29:34::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:34::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:34::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:34::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:29:34::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:34::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:29:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:29:34::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:29:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:29:34::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:29:34::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:29:34::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:29:34::SCWWriter::formatted JSON is {
	"platformName":	"DMA_Example_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_Example_platform",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vivado_2022.2/DMA_Example/DMA_Example_v2.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_Example_v2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_Example_platform",
	"systems":	[{
			"systemName":	"DMA_Example_platform",
			"systemDesc":	"DMA_Example_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_Example_platform",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b22dbdfd71a9fb0c1aad0532cbf3ae70",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"e4ffde8a564b348ff186b5c448ec53f0",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-02-19.19:29:34::SCWPlatform::updated the xpfm file.
TRACE::2025-02-19.19:29:35::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:35::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:35::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:35::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-19.19:29:35::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-19.19:29:35::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.19:29:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-02-19.19:29:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-19.19:29:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.19:29:35::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-19.19:29:35::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.19:29:35::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:20:26::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:26::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:26::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:26::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:20:26::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:26::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:20:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-02-20.15:20:29::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2025-02-20.15:20:29::SCWReader::Active system found as  DMA_Example_platform
TRACE::2025-02-20.15:20:29::SCWReader::Handling sysconfig DMA_Example_platform
TRACE::2025-02-20.15:20:29::SCWDomain::checking for install qemu data   : 
TRACE::2025-02-20.15:20:29::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-02-20.15:20:29::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-02-20.15:20:29::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:20:29::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:20:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2025-02-20.15:20:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2025-02-20.15:20:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:20:29::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:20:29::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:20:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2025-02-20.15:20:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2025-02-20.15:20:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:20:29::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:20:29::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:20:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2025-02-20.15:20:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2025-02-20.15:20:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:20:29::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2025-02-20.15:20:29::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:20:29::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:20:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2025-02-20.15:20:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2025-02-20.15:20:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:20:29::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:20:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-20.15:20:29::SCWMssOS::No sw design opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:20:29::SCWMssOS::mss exists loading the mss file  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:20:29::SCWMssOS::Opened the sw design from mss  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:20:29::SCWMssOS::Adding the swdes entry D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-02-20.15:20:29::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-20.15:20:29::SCWMssOS::Opened the sw design.  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:20:29::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:20:29::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:20:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2025-02-20.15:20:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2025-02-20.15:20:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:20:29::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:20:29::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:20:29::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:20:29::SCWMssOS:: library already available in sw design:  xilffs:4.8
TRACE::2025-02-20.15:20:29::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:20:29::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:20:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2025-02-20.15:20:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2025-02-20.15:20:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:20:29::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:20:29::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:20:29::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:20:29::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2025-02-20.15:20:29::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:20:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-20.15:20:29::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-20.15:20:29::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.15:20:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-02-20.15:20:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-02-20.15:20:29::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:20:29::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:20:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2025-02-20.15:20:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2025-02-20.15:20:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:20:29::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:20:29::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:20:29::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:20:29::SCWReader::No isolation master present  
TRACE::2025-02-20.15:20:29::SCWDomain::checking for install qemu data   : 
TRACE::2025-02-20.15:20:29::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-02-20.15:20:29::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-02-20.15:20:29::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:20:29::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:20:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2025-02-20.15:20:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2025-02-20.15:20:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:20:29::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:20:29::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:20:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2025-02-20.15:20:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2025-02-20.15:20:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:20:29::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:20:29::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:20:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2025-02-20.15:20:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2025-02-20.15:20:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:20:29::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:20:29::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:20:29::SCWMssOS::No sw design opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:20:29::SCWMssOS::mss exists loading the mss file  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:20:29::SCWMssOS::Opened the sw design from mss  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:20:29::SCWMssOS::Adding the swdes entry D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2025-02-20.15:20:29::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-20.15:20:29::SCWMssOS::Opened the sw design.  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:20:29::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:20:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-20.15:20:29::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-20.15:20:29::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.15:20:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-02-20.15:20:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-02-20.15:20:29::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:20:29::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:29::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:20:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2025-02-20.15:20:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2025-02-20.15:20:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:20:29::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:20:29::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:20:29::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:20:29::SCWReader::No isolation master present  
TRACE::2025-02-20.15:20:38::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v3.xsa
TRACE::2025-02-20.15:20:38::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v3.xsa
TRACE::2025-02-20.15:20:38::SCWPlatform:: Platform location is D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa
TRACE::2025-02-20.15:20:38::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v3.xsa
TRACE::2025-02-20.15:20:38::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:20:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:20:40::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2025-02-20.15:20:40::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:40::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:40::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:40::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:20:40::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:40::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:20:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2025-02-20.15:20:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2025-02-20.15:20:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:20:40::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:40::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:40::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:40::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:20:40::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:40::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:20:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2025-02-20.15:20:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2025-02-20.15:20:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:20:40::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:20:40::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:20:40::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:20:40::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v3.xsa
TRACE::2025-02-20.15:20:40::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v3.xsa
TRACE::2025-02-20.15:20:40::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v3.xsa
TRACE::2025-02-20.15:20:40::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa
TRACE::2025-02-20.15:20:40::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v3.xsa
TRACE::2025-02-20.15:20:40::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:20:40::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-20.15:20:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:20:40::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2025-02-20.15:20:40::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:40::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:40::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:40::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:20:40::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:40::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:20:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2025-02-20.15:20:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2025-02-20.15:20:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:20:40::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:40::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:40::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:40::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:20:40::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v2.xsa
TRACE::2025-02-20.15:20:40::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:20:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2025-02-20.15:20:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2025-02-20.15:20:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:20:40::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:20:40::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:20:40::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:20:40::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v3.xsa
TRACE::2025-02-20.15:20:40::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v3.xsa
TRACE::2025-02-20.15:20:40::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v3.xsa
TRACE::2025-02-20.15:20:40::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa
TRACE::2025-02-20.15:20:40::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v3.xsa
TRACE::2025-02-20.15:20:40::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:20:40::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2025-02-20.15:20:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:20:40::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:20:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-20.15:20:40::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-20.15:20:40::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.15:20:40::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2025-02-20.15:20:40::SCWMssOS::Removing the swdes entry for  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:20:40::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:20:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-20.15:20:40::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-20.15:20:40::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.15:20:40::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2025-02-20.15:20:40::SCWMssOS::Removing the swdes entry for  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:20:40::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:20:40::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:20:40::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:20:40::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:20:40::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:20:40::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:20:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-02-20.15:20:43::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2025-02-20.15:20:43::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:20:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-02-20.15:20:43::SCWMssOS::Writing the mss file completed D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:20:43::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.15:20:43::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:20:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2025-02-20.15:20:43::SCWMssOS::Writing the mss file completed D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:20:43::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.15:20:43::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:20:43::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:20:43::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:20:43::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:20:43::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:20:43::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:20:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-02-20.15:20:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-02-20.15:20:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:20:43::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:20:43::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:20:43::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:20:43::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:20:43::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:20:43::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:20:43::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:20:43::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:20:43::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:20:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-02-20.15:20:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-02-20.15:20:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:20:43::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:20:43::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:20:43::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:20:43::SCWWriter::formatted JSON is {
	"platformName":	"DMA_Example_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_Example_platform",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vivado_2022.2/DMA_Example/DMA_Example_v3.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_Example_v3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_Example_platform",
	"systems":	[{
			"systemName":	"DMA_Example_platform",
			"systemDesc":	"DMA_Example_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_Example_platform",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b22dbdfd71a9fb0c1aad0532cbf3ae701",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"e4ffde8a564b348ff186b5c448ec53f01",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-02-20.15:20:58::SCWBDomain::System Command Ran  D:&  cd  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl & make clean
TRACE::2025-02-20.15:20:58::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2025-02-20.15:20:58::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2025-02-20.15:20:58::SCWBDomain::System Command Ran  D:&  cd  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2025-02-20.15:20:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s clean 

TRACE::2025-02-20.15:20:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2025-02-20.15:20:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s clean 

TRACE::2025-02-20.15:20:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2025-02-20.15:20:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2025-02-20.15:20:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s clean 

TRACE::2025-02-20.15:20:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s clean 

TRACE::2025-02-20.15:20:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s clean 

TRACE::2025-02-20.15:20:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s clean 

TRACE::2025-02-20.15:20:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s clean 

TRACE::2025-02-20.15:21:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s clean 

TRACE::2025-02-20.15:21:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s clean 

TRACE::2025-02-20.15:21:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2025-02-20.15:21:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s clean 

TRACE::2025-02-20.15:21:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s clean 

TRACE::2025-02-20.15:21:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s clean 

TRACE::2025-02-20.15:21:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s clean 

TRACE::2025-02-20.15:21:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2025-02-20.15:21:01::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2025-02-20.15:21:01::SCWMssOS::cleaning the bsp 
TRACE::2025-02-20.15:21:01::SCWMssOS::System Command Ran  D: & cd  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make clean 
TRACE::2025-02-20.15:21:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s clean 

TRACE::2025-02-20.15:21:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2025-02-20.15:21:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s clean 

TRACE::2025-02-20.15:21:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2025-02-20.15:21:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2025-02-20.15:21:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s clean 

TRACE::2025-02-20.15:21:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s clean 

TRACE::2025-02-20.15:21:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s clean 

TRACE::2025-02-20.15:21:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s clean 

TRACE::2025-02-20.15:21:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s clean 

TRACE::2025-02-20.15:21:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s clean 

TRACE::2025-02-20.15:21:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s clean 

TRACE::2025-02-20.15:21:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2025-02-20.15:21:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s clean 

TRACE::2025-02-20.15:21:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s clean 

TRACE::2025-02-20.15:21:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s clean 

TRACE::2025-02-20.15:21:03::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2025-02-20.15:21:09::SCWPlatform::Started generating the artifacts platform DMA_Example_platform
TRACE::2025-02-20.15:21:09::SCWPlatform::Sanity checking of platform is completed
LOG::2025-02-20.15:21:09::SCWPlatform::Started generating the artifacts for system configuration DMA_Example_platform
LOG::2025-02-20.15:21:09::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-02-20.15:21:09::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-02-20.15:21:09::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-02-20.15:21:09::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2025-02-20.15:21:09::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:21:09::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:21:09::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:21:09::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:21:09::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:21:09::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:21:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-02-20.15:21:09::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-02-20.15:21:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:21:09::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:21:09::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:21:09::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:21:09::SCWBDomain::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-02-20.15:21:09::SCWBDomain::bsp generated is stale removing and regenerating. 
TRACE::2025-02-20.15:21:13::SCWBDomain::Updating the makefile used for building the Application zynq_fsbl
TRACE::2025-02-20.15:21:13::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:21:13::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:21:13::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:21:13::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:21:13::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:21:13::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:21:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-02-20.15:21:13::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-02-20.15:21:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:21:13::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:21:13::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2025-02-20.15:21:13::SCWMssOS::No sw design opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:21:13::SCWMssOS::mss exists loading the mss file  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:21:13::SCWMssOS::Opened the sw design from mss  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:21:13::SCWMssOS::Adding the swdes entry D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-02-20.15:21:13::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-20.15:21:13::SCWMssOS::Opened the sw design.  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:21:28::SCWBDomain::removing the temporary location in _platform.
TRACE::2025-02-20.15:21:28::SCWBDomain::Makefile is Updated.
TRACE::2025-02-20.15:21:28::SCWBDomain::doing clean.
TRACE::2025-02-20.15:21:28::SCWBDomain::System Command Ran  D:&  cd  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl & make clean
TRACE::2025-02-20.15:21:28::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2025-02-20.15:21:29::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2025-02-20.15:21:29::SCWBDomain::System Command Ran  D:&  cd  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2025-02-20.15:21:29::SCWBDomain::make: Entering directory 'D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zyn
TRACE::2025-02-20.15:21:29::SCWBDomain::q_fsbl_bsp'

TRACE::2025-02-20.15:21:29::SCWBDomain::make --no-print-directory seq_libs

TRACE::2025-02-20.15:21:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-20.15:21:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:21:29::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:21:29::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-20.15:21:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-02-20.15:21:29::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-02-20.15:21:29::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-20.15:21:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-02-20.15:21:29::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-02-20.15:21:29::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-20.15:21:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:21:29::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:21:29::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-20.15:21:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:21:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:21:29::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-20.15:21:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:21:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:21:30::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-20.15:21:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:21:30::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:21:30::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-20.15:21:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:21:30::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:21:30::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-20.15:21:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:21:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:21:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-20.15:21:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-02-20.15:21:30::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-02-20.15:21:30::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-20.15:21:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:21:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:21:31::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-20.15:21:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:21:31::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:21:31::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-20.15:21:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-20.15:21:31::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-20.15:21:31::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-20.15:21:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:21:32::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:21:32::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-20.15:21:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:21:33::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:21:33::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-20.15:21:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:21:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:21:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2025-02-20.15:21:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:21:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:21:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2025-02-20.15:21:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:21:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:21:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2025-02-20.15:21:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.15:21:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.15:21:33::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:33::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2025-02-20.15:21:33::SCWBDomain::make -j 6 --no-print-directory par_libs

TRACE::2025-02-20.15:21:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-20.15:21:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:21:33::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:21:33::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-20.15:21:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-02-20.15:21:33::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-02-20.15:21:33::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-20.15:21:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-02-20.15:21:34::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-02-20.15:21:34::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-20.15:21:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:21:34::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:21:34::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-20.15:21:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:21:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:21:34::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-20.15:21:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:21:34::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:21:34::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-20.15:21:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:21:34::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:21:34::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-20.15:21:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:21:34::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:21:34::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-20.15:21:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:21:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:21:34::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-20.15:21:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-20.15:21:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-02-20.15:21:34::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-02-20.15:21:34::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:21:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:21:34::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-20.15:21:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:21:34::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:21:34::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-20.15:21:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-20.15:21:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-20.15:21:34::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-20.15:21:34::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:21:34::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:21:34::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-20.15:21:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-20.15:21:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:21:34::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:21:34::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:21:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:21:34::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2025-02-20.15:21:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:21:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:21:34::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2025-02-20.15:21:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:21:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:21:35::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-20.15:21:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:21:35::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:21:35::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-20.15:21:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-02-20.15:21:35::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-02-20.15:21:35::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-20.15:21:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-20.15:21:35::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-20.15:21:35::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-20.15:21:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-20.15:21:35::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-20.15:21:35::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-20.15:21:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.15:21:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.15:21:35::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-20.15:21:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-20.15:21:37::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-20.15:21:37::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-20.15:21:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:21:38::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:21:38::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-20.15:21:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:21:38::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:21:38::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-20.15:21:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.15:21:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.15:21:38::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-20.15:21:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:21:39::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:21:39::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-20.15:21:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.15:21:39::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.15:21:39::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-20.15:21:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-02-20.15:21:40::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-02-20.15:21:40::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-20.15:21:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:21:40::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:21:40::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-20.15:21:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:21:41::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:21:41::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-20.15:21:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-20.15:21:41::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-20.15:21:41::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-20.15:21:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.15:21:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.15:21:41::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2025-02-20.15:21:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.15:21:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.15:21:42::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:46::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2025-02-20.15:21:46::SCWBDomain::make --no-print-directory archive

TRACE::2025-02-20.15:21:46::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2025-02-20.15:21:46::SCWBDomain::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2025-02-20.15:21:46::SCWBDomain::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2025-02-20.15:21:46::SCWBDomain::fstat.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_corte
TRACE::2025-02-20.15:21:46::SCWBDomain::xa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o
TRACE::2025-02-20.15:21:46::SCWBDomain:: ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/tr
TRACE::2025-02-20.15:21:46::SCWBDomain::anslation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write
TRACE::2025-02-20.15:21:46::SCWBDomain::.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftes
TRACE::2025-02-20.15:21:46::SCWBDomain::t.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_bd.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2025-02-20.15:21:46::SCWBDomain::dring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib/xaxidma_sinit.o ps7_cortexa9_0/
TRACE::2025-02-20.15:21:46::SCWBDomain::lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_
TRACE::2025-02-20.15:21:46::SCWBDomain::0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_c
TRACE::2025-02-20.15:21:46::SCWBDomain::ortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o 
TRACE::2025-02-20.15:21:46::SCWBDomain::ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacp
TRACE::2025-02-20.15:21:46::SCWBDomain::s_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/x
TRACE::2025-02-20.15:21:46::SCWBDomain::gpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xg
TRACE::2025-02-20.15:21:46::SCWBDomain::piops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_
TRACE::2025-02-20.15:21:46::SCWBDomain::0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa
TRACE::2025-02-20.15:21:46::SCWBDomain::9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.
TRACE::2025-02-20.15:21:46::SCWBDomain::o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/x
TRACE::2025-02-20.15:21:46::SCWBDomain::il_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/
TRACE::2025-02-20.15:21:46::SCWBDomain::lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_corte
TRACE::2025-02-20.15:21:46::SCWBDomain::xa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o p
TRACE::2025-02-20.15:21:46::SCWBDomain::s7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_
TRACE::2025-02-20.15:21:46::SCWBDomain::selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/
TRACE::2025-02-20.15:21:46::SCWBDomain::xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0
TRACE::2025-02-20.15:21:46::SCWBDomain::/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9
TRACE::2025-02-20.15:21:46::SCWBDomain::_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib
TRACE::2025-02-20.15:21:46::SCWBDomain::/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o p
TRACE::2025-02-20.15:21:46::SCWBDomain::s7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_hw.o ps
TRACE::2025-02-20.15:21:46::SCWBDomain::7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xusbps_sinit.o

TRACE::2025-02-20.15:21:46::SCWBDomain::'Finished building libraries'

TRACE::2025-02-20.15:21:46::SCWBDomain::make: Leaving directory 'D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq
TRACE::2025-02-20.15:21:46::SCWBDomain::_fsbl_bsp'

TRACE::2025-02-20.15:21:46::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2025-02-20.15:21:46::SCWBDomain::exa9_0/include -I.

TRACE::2025-02-20.15:21:47::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-02-20.15:21:47::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-02-20.15:21:47::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2025-02-20.15:21:47::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-02-20.15:21:47::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-02-20.15:21:47::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-02-20.15:21:47::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2025-02-20.15:21:47::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-02-20.15:21:47::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-02-20.15:21:47::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-02-20.15:21:48::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-02-20.15:21:48::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-02-20.15:21:48::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-02-20.15:21:48::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-02-20.15:21:48::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-02-20.15:21:48::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-02-20.15:21:48::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2025-02-20.15:21:48::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2025-02-20.15:21:48::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-02-20.15:21:48::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-02-20.15:21:48::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2025-02-20.15:21:48::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-02-20.15:21:48::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2025-02-20.15:21:48::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2025-02-20.15:21:48::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2025-02-20.15:21:48::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                  -Wl,--gc-sections -Lzynq_fsbl_bsp/ps
TRACE::2025-02-20.15:21:48::SCWBDomain::7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2025-02-20.15:21:49::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2025-02-20.15:21:49::SCWSystem::Not a boot domain 
LOG::2025-02-20.15:21:49::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2025-02-20.15:21:49::SCWDomain::Generating domain artifcats
TRACE::2025-02-20.15:21:49::SCWMssOS::Generating standalone artifcats
TRACE::2025-02-20.15:21:49::SCWMssOS::Copying the qemu file from  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/export/DMA_Example_platform/sw/DMA_Example_platform/qemu/
TRACE::2025-02-20.15:21:49::SCWMssOS::Copying the qemu file from  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/export/DMA_Example_platform/sw/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu/
TRACE::2025-02-20.15:21:49::SCWMssOS:: Copying the user libraries. 
TRACE::2025-02-20.15:21:49::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:21:49::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:21:49::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:21:49::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:21:49::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:21:49::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:21:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-02-20.15:21:49::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-02-20.15:21:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:21:49::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:21:49::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:21:49::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:21:49::SCWMssOS::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2025-02-20.15:21:49::SCWMssOS::Mss edits present, copying mssfile into export location D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:21:50::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2025-02-20.15:21:52::SCWMssOS::doing bsp build ... 
TRACE::2025-02-20.15:21:52::SCWMssOS::System Command Ran  D: & cd  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2025-02-20.15:21:52::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-02-20.15:21:52::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-02-20.15:21:52::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-02-20.15:21:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-20.15:21:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:21:52::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:21:52::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-20.15:21:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-02-20.15:21:52::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-02-20.15:21:52::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-20.15:21:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-02-20.15:21:52::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-02-20.15:21:52::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-20.15:21:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:21:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:21:52::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-20.15:21:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:21:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:21:52::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-20.15:21:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:21:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:21:52::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-20.15:21:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:21:52::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:21:52::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-20.15:21:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:21:52::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:21:52::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-20.15:21:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:21:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:21:52::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-20.15:21:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-02-20.15:21:52::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-02-20.15:21:52::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-20.15:21:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-20.15:21:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:21:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:21:53::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:21:53::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:21:53::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-20.15:21:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-20.15:21:53::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-20.15:21:53::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-20.15:21:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-20.15:21:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:21:53::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:21:53::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:21:53::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:21:53::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-20.15:21:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:21:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:21:53::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-20.15:21:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-20.15:21:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:21:54::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:21:54::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-02-20.15:21:54::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-02-20.15:21:54::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-20.15:21:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-20.15:21:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-20.15:21:54::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-20.15:21:54::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-20.15:21:54::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-20.15:21:54::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-20.15:21:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.15:21:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.15:21:54::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-20.15:21:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-20.15:21:55::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-20.15:21:55::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-20.15:21:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:21:55::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:21:55::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-20.15:21:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:21:55::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:21:55::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-20.15:21:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.15:21:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.15:21:56::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-20.15:21:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:21:56::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:21:56::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-20.15:21:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.15:21:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.15:21:57::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-20.15:21:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-02-20.15:21:57::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-02-20.15:21:57::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-20.15:21:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:21:58::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:21:58::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-20.15:21:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:21:58::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:21:58::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-20.15:21:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-20.15:21:58::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-20.15:21:58::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:21:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-20.15:21:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.15:21:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.15:21:59::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:03::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-02-20.15:22:03::SCWMssOS::make --no-print-directory archive

TRACE::2025-02-20.15:22:03::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2025-02-20.15:22:03::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2025-02-20.15:22:03::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2025-02-20.15:22:03::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_corte
TRACE::2025-02-20.15:22:03::SCWMssOS::xa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o
TRACE::2025-02-20.15:22:03::SCWMssOS:: ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/tr
TRACE::2025-02-20.15:22:03::SCWMssOS::anslation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write
TRACE::2025-02-20.15:22:03::SCWMssOS::.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftes
TRACE::2025-02-20.15:22:03::SCWMssOS::t.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_bd.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2025-02-20.15:22:03::SCWMssOS::dring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib/xaxidma_sinit.o ps7_cortexa9_0/
TRACE::2025-02-20.15:22:03::SCWMssOS::lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_
TRACE::2025-02-20.15:22:03::SCWMssOS::0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_c
TRACE::2025-02-20.15:22:03::SCWMssOS::ortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o 
TRACE::2025-02-20.15:22:03::SCWMssOS::ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacp
TRACE::2025-02-20.15:22:03::SCWMssOS::s_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/x
TRACE::2025-02-20.15:22:03::SCWMssOS::gpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xg
TRACE::2025-02-20.15:22:03::SCWMssOS::piops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_
TRACE::2025-02-20.15:22:03::SCWMssOS::0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa
TRACE::2025-02-20.15:22:03::SCWMssOS::9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.
TRACE::2025-02-20.15:22:03::SCWMssOS::o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/x
TRACE::2025-02-20.15:22:03::SCWMssOS::il_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/
TRACE::2025-02-20.15:22:03::SCWMssOS::lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_corte
TRACE::2025-02-20.15:22:03::SCWMssOS::xa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o p
TRACE::2025-02-20.15:22:03::SCWMssOS::s7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_
TRACE::2025-02-20.15:22:03::SCWMssOS::selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/
TRACE::2025-02-20.15:22:03::SCWMssOS::xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0
TRACE::2025-02-20.15:22:03::SCWMssOS::/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9
TRACE::2025-02-20.15:22:03::SCWMssOS::_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib
TRACE::2025-02-20.15:22:03::SCWMssOS::/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o p
TRACE::2025-02-20.15:22:03::SCWMssOS::s7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_hw.o ps
TRACE::2025-02-20.15:22:03::SCWMssOS::7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xusbps_sinit.o

TRACE::2025-02-20.15:22:04::SCWMssOS::'Finished building libraries'

TRACE::2025-02-20.15:22:04::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-02-20.15:22:04::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-02-20.15:22:04::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2025-02-20.15:22:04::SCWSystem::Completed Processing the sysconfig DMA_Example_platform
LOG::2025-02-20.15:22:04::SCWPlatform::Completed generating the artifacts for system configuration DMA_Example_platform
TRACE::2025-02-20.15:22:04::SCWPlatform::Started preparing the platform 
TRACE::2025-02-20.15:22:04::SCWSystem::Writing the bif file for system config DMA_Example_platform
TRACE::2025-02-20.15:22:04::SCWSystem::dir created 
TRACE::2025-02-20.15:22:04::SCWSystem::Writing the bif 
TRACE::2025-02-20.15:22:04::SCWPlatform::Started writing the spfm file 
TRACE::2025-02-20.15:22:04::SCWPlatform::Started writing the xpfm file 
TRACE::2025-02-20.15:22:04::SCWPlatform::Completed generating the platform
TRACE::2025-02-20.15:22:04::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:22:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-20.15:22:04::SCWMssOS::Running validate of swdbs.
KEYINFO::2025-02-20.15:22:04::SCWMssOS::Could not open the swdb for system
KEYINFO::2025-02-20.15:22:04::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2025-02-20.15:22:04::SCWMssOS::Cleared the swdb table entry
TRACE::2025-02-20.15:22:04::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-02-20.15:22:04::SCWMssOS::Writing the mss file completed D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:22:04::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.15:22:04::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:22:04::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2025-02-20.15:22:04::SCWMssOS::Writing the mss file completed D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:22:04::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.15:22:04::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:04::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:04::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:04::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:22:04::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:04::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:22:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-02-20.15:22:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-02-20.15:22:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:22:04::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:22:04::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:22:04::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:22:04::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:04::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:04::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:04::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:22:04::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:04::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:22:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-02-20.15:22:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-02-20.15:22:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:22:04::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:22:04::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:22:04::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:22:04::SCWWriter::formatted JSON is {
	"platformName":	"DMA_Example_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_Example_platform",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vivado_2022.2/DMA_Example/DMA_Example_v3.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_Example_v3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_Example_platform",
	"systems":	[{
			"systemName":	"DMA_Example_platform",
			"systemDesc":	"DMA_Example_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_Example_platform",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b22dbdfd71a9fb0c1aad0532cbf3ae70",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"e4ffde8a564b348ff186b5c448ec53f0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-02-20.15:22:04::SCWPlatform::updated the xpfm file.
TRACE::2025-02-20.15:22:05::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:05::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:05::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:05::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:22:05::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:05::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:22:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-02-20.15:22:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-02-20.15:22:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:22:05::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:22:05::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:22:05::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:22:16::SCWBDomain::System Command Ran  D:&  cd  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl & make clean
TRACE::2025-02-20.15:22:16::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2025-02-20.15:22:16::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2025-02-20.15:22:16::SCWBDomain::System Command Ran  D:&  cd  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2025-02-20.15:22:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s clean 

TRACE::2025-02-20.15:22:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2025-02-20.15:22:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s clean 

TRACE::2025-02-20.15:22:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2025-02-20.15:22:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2025-02-20.15:22:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s clean 

TRACE::2025-02-20.15:22:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s clean 

TRACE::2025-02-20.15:22:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s clean 

TRACE::2025-02-20.15:22:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s clean 

TRACE::2025-02-20.15:22:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s clean 

TRACE::2025-02-20.15:22:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s clean 

TRACE::2025-02-20.15:22:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s clean 

TRACE::2025-02-20.15:22:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2025-02-20.15:22:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s clean 

TRACE::2025-02-20.15:22:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s clean 

TRACE::2025-02-20.15:22:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s clean 

TRACE::2025-02-20.15:22:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s clean 

TRACE::2025-02-20.15:22:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2025-02-20.15:22:18::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2025-02-20.15:22:18::SCWMssOS::cleaning the bsp 
TRACE::2025-02-20.15:22:18::SCWMssOS::System Command Ran  D: & cd  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make clean 
TRACE::2025-02-20.15:22:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s clean 

TRACE::2025-02-20.15:22:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2025-02-20.15:22:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s clean 

TRACE::2025-02-20.15:22:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2025-02-20.15:22:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2025-02-20.15:22:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s clean 

TRACE::2025-02-20.15:22:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s clean 

TRACE::2025-02-20.15:22:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s clean 

TRACE::2025-02-20.15:22:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s clean 

TRACE::2025-02-20.15:22:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s clean 

TRACE::2025-02-20.15:22:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s clean 

TRACE::2025-02-20.15:22:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s clean 

TRACE::2025-02-20.15:22:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2025-02-20.15:22:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s clean 

TRACE::2025-02-20.15:22:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s clean 

TRACE::2025-02-20.15:22:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s clean 

TRACE::2025-02-20.15:22:20::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2025-02-20.15:22:30::SCWPlatform::Started generating the artifacts platform DMA_Example_platform
TRACE::2025-02-20.15:22:30::SCWPlatform::Sanity checking of platform is completed
LOG::2025-02-20.15:22:30::SCWPlatform::Started generating the artifacts for system configuration DMA_Example_platform
LOG::2025-02-20.15:22:30::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-02-20.15:22:30::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-02-20.15:22:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-02-20.15:22:30::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2025-02-20.15:22:30::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:30::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:30::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:30::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:22:30::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:30::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:22:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-02-20.15:22:30::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-02-20.15:22:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:22:30::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:22:30::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:22:30::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:22:30::SCWBDomain::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-02-20.15:22:30::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-02-20.15:22:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-02-20.15:22:30::SCWBDomain::System Command Ran  D:&  cd  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2025-02-20.15:22:30::SCWBDomain::make: Entering directory 'D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zyn
TRACE::2025-02-20.15:22:30::SCWBDomain::q_fsbl_bsp'

TRACE::2025-02-20.15:22:30::SCWBDomain::make --no-print-directory seq_libs

TRACE::2025-02-20.15:22:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-20.15:22:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:22:30::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:22:30::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-20.15:22:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-02-20.15:22:30::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-02-20.15:22:30::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-20.15:22:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-02-20.15:22:30::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-02-20.15:22:30::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-20.15:22:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:22:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:22:30::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-20.15:22:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:22:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:22:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-20.15:22:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:22:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:22:31::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-20.15:22:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:22:31::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:22:31::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-20.15:22:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:22:31::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:22:31::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-20.15:22:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:22:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:22:31::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-20.15:22:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-02-20.15:22:31::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-02-20.15:22:31::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-20.15:22:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:22:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:22:31::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-20.15:22:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:22:31::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:22:31::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-20.15:22:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-20.15:22:31::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-20.15:22:31::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-20.15:22:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:22:31::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:22:31::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-20.15:22:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:22:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:22:31::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-20.15:22:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:22:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:22:31::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2025-02-20.15:22:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:22:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:22:31::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2025-02-20.15:22:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:22:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:22:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2025-02-20.15:22:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.15:22:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.15:22:32::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:32::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2025-02-20.15:22:32::SCWBDomain::make -j 6 --no-print-directory par_libs

TRACE::2025-02-20.15:22:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-20.15:22:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:22:32::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:22:32::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-20.15:22:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-02-20.15:22:32::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-02-20.15:22:32::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-20.15:22:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-02-20.15:22:32::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-02-20.15:22:32::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-20.15:22:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:22:32::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:22:32::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-20.15:22:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:22:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:22:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-20.15:22:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:22:32::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:22:32::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-20.15:22:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:22:32::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:22:32::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-20.15:22:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:22:32::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:22:32::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-20.15:22:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:22:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:22:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-20.15:22:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-02-20.15:22:32::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-02-20.15:22:32::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-20.15:22:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:22:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:22:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-20.15:22:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:22:32::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:22:32::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-20.15:22:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-20.15:22:32::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-20.15:22:32::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-20.15:22:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:22:32::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:22:32::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-20.15:22:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:22:32::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:22:32::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-20.15:22:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:22:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:22:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2025-02-20.15:22:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:22:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:22:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2025-02-20.15:22:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:22:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:22:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-20.15:22:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:22:32::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:22:32::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-20.15:22:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-02-20.15:22:32::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-02-20.15:22:32::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-20.15:22:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-20.15:22:33::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-20.15:22:33::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-20.15:22:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-20.15:22:33::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-20.15:22:33::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-20.15:22:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.15:22:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.15:22:33::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-20.15:22:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-20.15:22:33::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-20.15:22:33::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-20.15:22:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:22:33::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:22:33::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-20.15:22:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:22:33::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:22:33::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-20.15:22:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.15:22:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.15:22:34::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-20.15:22:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:22:34::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:22:34::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-20.15:22:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.15:22:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.15:22:35::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-20.15:22:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-02-20.15:22:35::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-02-20.15:22:35::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-20.15:22:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:22:35::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:22:35::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-20.15:22:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:22:36::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:22:36::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-20.15:22:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-20.15:22:36::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-20.15:22:36::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-20.15:22:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.15:22:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.15:22:36::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2025-02-20.15:22:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.15:22:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.15:22:36::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:41::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2025-02-20.15:22:41::SCWBDomain::make --no-print-directory archive

TRACE::2025-02-20.15:22:41::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2025-02-20.15:22:41::SCWBDomain::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2025-02-20.15:22:41::SCWBDomain::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2025-02-20.15:22:41::SCWBDomain::fstat.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_corte
TRACE::2025-02-20.15:22:41::SCWBDomain::xa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o
TRACE::2025-02-20.15:22:41::SCWBDomain:: ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/tr
TRACE::2025-02-20.15:22:41::SCWBDomain::anslation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write
TRACE::2025-02-20.15:22:41::SCWBDomain::.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftes
TRACE::2025-02-20.15:22:41::SCWBDomain::t.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_bd.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2025-02-20.15:22:41::SCWBDomain::dring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib/xaxidma_sinit.o ps7_cortexa9_0/
TRACE::2025-02-20.15:22:41::SCWBDomain::lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_
TRACE::2025-02-20.15:22:41::SCWBDomain::0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_c
TRACE::2025-02-20.15:22:41::SCWBDomain::ortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o 
TRACE::2025-02-20.15:22:41::SCWBDomain::ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacp
TRACE::2025-02-20.15:22:41::SCWBDomain::s_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/x
TRACE::2025-02-20.15:22:41::SCWBDomain::gpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xg
TRACE::2025-02-20.15:22:41::SCWBDomain::piops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_
TRACE::2025-02-20.15:22:41::SCWBDomain::0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa
TRACE::2025-02-20.15:22:41::SCWBDomain::9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.
TRACE::2025-02-20.15:22:41::SCWBDomain::o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/x
TRACE::2025-02-20.15:22:41::SCWBDomain::il_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/
TRACE::2025-02-20.15:22:41::SCWBDomain::lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_corte
TRACE::2025-02-20.15:22:41::SCWBDomain::xa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o p
TRACE::2025-02-20.15:22:41::SCWBDomain::s7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_
TRACE::2025-02-20.15:22:41::SCWBDomain::selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/
TRACE::2025-02-20.15:22:41::SCWBDomain::xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0
TRACE::2025-02-20.15:22:41::SCWBDomain::/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9
TRACE::2025-02-20.15:22:41::SCWBDomain::_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib
TRACE::2025-02-20.15:22:41::SCWBDomain::/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o p
TRACE::2025-02-20.15:22:41::SCWBDomain::s7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_hw.o ps
TRACE::2025-02-20.15:22:41::SCWBDomain::7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xusbps_sinit.o

TRACE::2025-02-20.15:22:41::SCWBDomain::'Finished building libraries'

TRACE::2025-02-20.15:22:41::SCWBDomain::make: Leaving directory 'D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq
TRACE::2025-02-20.15:22:41::SCWBDomain::_fsbl_bsp'

TRACE::2025-02-20.15:22:41::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2025-02-20.15:22:41::SCWBDomain::exa9_0/include -I.

TRACE::2025-02-20.15:22:41::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-02-20.15:22:41::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-02-20.15:22:41::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2025-02-20.15:22:41::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-02-20.15:22:42::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-02-20.15:22:42::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-02-20.15:22:42::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2025-02-20.15:22:42::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-02-20.15:22:42::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-02-20.15:22:42::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-02-20.15:22:42::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-02-20.15:22:42::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-02-20.15:22:42::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-02-20.15:22:42::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-02-20.15:22:43::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-02-20.15:22:43::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-02-20.15:22:43::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2025-02-20.15:22:43::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2025-02-20.15:22:43::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-02-20.15:22:43::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-02-20.15:22:43::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2025-02-20.15:22:43::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-02-20.15:22:43::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2025-02-20.15:22:43::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2025-02-20.15:22:43::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2025-02-20.15:22:43::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                  -Wl,--gc-sections -Lzynq_fsbl_bsp/ps
TRACE::2025-02-20.15:22:43::SCWBDomain::7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2025-02-20.15:22:43::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2025-02-20.15:22:43::SCWSystem::Not a boot domain 
LOG::2025-02-20.15:22:43::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2025-02-20.15:22:43::SCWDomain::Generating domain artifcats
TRACE::2025-02-20.15:22:43::SCWMssOS::Generating standalone artifcats
TRACE::2025-02-20.15:22:43::SCWMssOS::Copying the qemu file from  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/export/DMA_Example_platform/sw/DMA_Example_platform/qemu/
TRACE::2025-02-20.15:22:43::SCWMssOS::Copying the qemu file from  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/export/DMA_Example_platform/sw/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu/
TRACE::2025-02-20.15:22:43::SCWMssOS:: Copying the user libraries. 
TRACE::2025-02-20.15:22:43::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:43::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:43::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:43::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:22:43::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:43::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:22:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-02-20.15:22:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-02-20.15:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:22:43::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:22:43::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:22:43::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:22:43::SCWMssOS::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2025-02-20.15:22:43::SCWMssOS::Mss edits present, copying mssfile into export location D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:22:43::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-02-20.15:22:43::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-02-20.15:22:43::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2025-02-20.15:22:43::SCWMssOS::doing bsp build ... 
TRACE::2025-02-20.15:22:43::SCWMssOS::System Command Ran  D: & cd  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2025-02-20.15:22:43::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-02-20.15:22:43::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-02-20.15:22:43::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-02-20.15:22:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-20.15:22:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:22:44::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:22:44::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-20.15:22:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-02-20.15:22:44::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-02-20.15:22:44::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-20.15:22:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-02-20.15:22:44::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-02-20.15:22:44::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-20.15:22:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:22:44::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:22:44::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-20.15:22:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:22:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:22:44::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-20.15:22:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:22:44::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:22:44::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-20.15:22:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:22:44::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:22:44::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-20.15:22:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:22:44::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:22:44::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-20.15:22:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:22:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:22:44::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-20.15:22:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-20.15:22:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-02-20.15:22:44::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-02-20.15:22:44::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:22:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:22:44::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-20.15:22:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:22:44::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:22:44::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-20.15:22:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-20.15:22:44::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-20.15:22:44::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-20.15:22:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:22:44::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:22:44::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-20.15:22:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:22:44::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:22:44::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-20.15:22:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:22:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:22:44::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-20.15:22:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:22:44::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:22:44::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-20.15:22:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-02-20.15:22:44::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-02-20.15:22:44::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-20.15:22:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-20.15:22:44::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-20.15:22:44::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-20.15:22:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-20.15:22:44::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-20.15:22:44::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-20.15:22:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.15:22:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.15:22:45::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-20.15:22:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-20.15:22:45::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-20.15:22:45::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-20.15:22:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:22:45::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:22:45::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-20.15:22:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:22:45::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:22:45::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-20.15:22:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.15:22:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.15:22:46::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-20.15:22:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:22:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:22:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-20.15:22:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.15:22:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.15:22:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-20.15:22:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-02-20.15:22:47::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-02-20.15:22:47::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-20.15:22:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:22:47::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:22:47::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-20.15:22:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:22:48::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:22:48::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-20.15:22:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-20.15:22:48::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-20.15:22:48::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-20.15:22:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.15:22:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.15:22:49::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:22:52::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-02-20.15:22:52::SCWMssOS::make --no-print-directory archive

TRACE::2025-02-20.15:22:52::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2025-02-20.15:22:52::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2025-02-20.15:22:52::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2025-02-20.15:22:52::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_corte
TRACE::2025-02-20.15:22:52::SCWMssOS::xa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o
TRACE::2025-02-20.15:22:52::SCWMssOS:: ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/tr
TRACE::2025-02-20.15:22:52::SCWMssOS::anslation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write
TRACE::2025-02-20.15:22:52::SCWMssOS::.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftes
TRACE::2025-02-20.15:22:52::SCWMssOS::t.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_bd.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2025-02-20.15:22:52::SCWMssOS::dring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib/xaxidma_sinit.o ps7_cortexa9_0/
TRACE::2025-02-20.15:22:52::SCWMssOS::lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_
TRACE::2025-02-20.15:22:52::SCWMssOS::0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_c
TRACE::2025-02-20.15:22:52::SCWMssOS::ortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o 
TRACE::2025-02-20.15:22:52::SCWMssOS::ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacp
TRACE::2025-02-20.15:22:52::SCWMssOS::s_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/x
TRACE::2025-02-20.15:22:52::SCWMssOS::gpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xg
TRACE::2025-02-20.15:22:52::SCWMssOS::piops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_
TRACE::2025-02-20.15:22:52::SCWMssOS::0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa
TRACE::2025-02-20.15:22:52::SCWMssOS::9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.
TRACE::2025-02-20.15:22:52::SCWMssOS::o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/x
TRACE::2025-02-20.15:22:52::SCWMssOS::il_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/
TRACE::2025-02-20.15:22:52::SCWMssOS::lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_corte
TRACE::2025-02-20.15:22:52::SCWMssOS::xa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o p
TRACE::2025-02-20.15:22:52::SCWMssOS::s7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_
TRACE::2025-02-20.15:22:52::SCWMssOS::selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/
TRACE::2025-02-20.15:22:52::SCWMssOS::xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0
TRACE::2025-02-20.15:22:52::SCWMssOS::/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9
TRACE::2025-02-20.15:22:52::SCWMssOS::_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib
TRACE::2025-02-20.15:22:52::SCWMssOS::/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o p
TRACE::2025-02-20.15:22:52::SCWMssOS::s7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_hw.o ps
TRACE::2025-02-20.15:22:52::SCWMssOS::7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xusbps_sinit.o

TRACE::2025-02-20.15:22:53::SCWMssOS::'Finished building libraries'

TRACE::2025-02-20.15:22:53::SCWMssOS::Copying to export directory.
TRACE::2025-02-20.15:22:53::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-02-20.15:22:53::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-02-20.15:22:53::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2025-02-20.15:22:53::SCWSystem::Completed Processing the sysconfig DMA_Example_platform
LOG::2025-02-20.15:22:53::SCWPlatform::Completed generating the artifacts for system configuration DMA_Example_platform
TRACE::2025-02-20.15:22:53::SCWPlatform::Started preparing the platform 
TRACE::2025-02-20.15:22:53::SCWSystem::Writing the bif file for system config DMA_Example_platform
TRACE::2025-02-20.15:22:53::SCWSystem::dir created 
TRACE::2025-02-20.15:22:53::SCWSystem::Writing the bif 
TRACE::2025-02-20.15:22:53::SCWPlatform::Started writing the spfm file 
TRACE::2025-02-20.15:22:53::SCWPlatform::Started writing the xpfm file 
TRACE::2025-02-20.15:22:53::SCWPlatform::Completed generating the platform
TRACE::2025-02-20.15:22:53::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:22:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-20.15:22:53::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-20.15:22:53::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.15:22:53::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:22:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-20.15:22:53::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-20.15:22:53::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.15:22:53::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:53::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:53::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:53::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:22:53::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:53::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:22:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-02-20.15:22:53::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-02-20.15:22:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:22:53::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:22:53::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:22:53::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:22:53::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:53::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:53::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:53::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:22:53::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:53::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:22:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-02-20.15:22:53::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-02-20.15:22:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:22:53::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:22:53::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:22:53::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:22:53::SCWWriter::formatted JSON is {
	"platformName":	"DMA_Example_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_Example_platform",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vivado_2022.2/DMA_Example/DMA_Example_v3.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_Example_v3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_Example_platform",
	"systems":	[{
			"systemName":	"DMA_Example_platform",
			"systemDesc":	"DMA_Example_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_Example_platform",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b22dbdfd71a9fb0c1aad0532cbf3ae70",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"e4ffde8a564b348ff186b5c448ec53f0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-02-20.15:22:53::SCWPlatform::updated the xpfm file.
TRACE::2025-02-20.15:22:54::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:54::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:54::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:54::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:22:54::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:22:54::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:22:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-02-20.15:22:54::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-02-20.15:22:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:22:54::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:22:54::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:22:54::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:42:51::SCWBDomain::System Command Ran  D:&  cd  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl & make clean
TRACE::2025-02-20.15:42:51::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2025-02-20.15:42:51::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2025-02-20.15:42:51::SCWBDomain::System Command Ran  D:&  cd  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2025-02-20.15:42:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s clean 

TRACE::2025-02-20.15:42:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2025-02-20.15:42:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s clean 

TRACE::2025-02-20.15:42:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2025-02-20.15:42:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2025-02-20.15:42:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s clean 

TRACE::2025-02-20.15:42:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s clean 

TRACE::2025-02-20.15:42:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s clean 

TRACE::2025-02-20.15:42:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s clean 

TRACE::2025-02-20.15:42:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s clean 

TRACE::2025-02-20.15:42:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s clean 

TRACE::2025-02-20.15:42:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s clean 

TRACE::2025-02-20.15:42:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2025-02-20.15:42:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s clean 

TRACE::2025-02-20.15:42:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s clean 

TRACE::2025-02-20.15:42:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s clean 

TRACE::2025-02-20.15:42:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s clean 

TRACE::2025-02-20.15:42:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2025-02-20.15:42:53::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2025-02-20.15:42:53::SCWMssOS::cleaning the bsp 
TRACE::2025-02-20.15:42:53::SCWMssOS::System Command Ran  D: & cd  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make clean 
TRACE::2025-02-20.15:42:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s clean 

TRACE::2025-02-20.15:42:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2025-02-20.15:42:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s clean 

TRACE::2025-02-20.15:42:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2025-02-20.15:42:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2025-02-20.15:42:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s clean 

TRACE::2025-02-20.15:42:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s clean 

TRACE::2025-02-20.15:42:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s clean 

TRACE::2025-02-20.15:42:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s clean 

TRACE::2025-02-20.15:42:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s clean 

TRACE::2025-02-20.15:42:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s clean 

TRACE::2025-02-20.15:42:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s clean 

TRACE::2025-02-20.15:42:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2025-02-20.15:42:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s clean 

TRACE::2025-02-20.15:42:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s clean 

TRACE::2025-02-20.15:42:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s clean 

TRACE::2025-02-20.15:42:55::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2025-02-20.15:43:04::SCWBDomain::System Command Ran  D:&  cd  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl & make clean
TRACE::2025-02-20.15:43:04::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2025-02-20.15:43:04::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

ERROR::2025-02-20.15:43:04::SCWSystem::Error in Processing the domain zynq_fsbl
TRACE::2025-02-20.15:46:52::SCWPlatform::Clearing the existing platform
TRACE::2025-02-20.15:46:52::SCWSystem::Clearing the existing sysconfig
TRACE::2025-02-20.15:46:52::SCWBDomain::clearing the fsbl build
TRACE::2025-02-20.15:46:52::SCWMssOS::Removing the swdes entry for  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:46:52::SCWMssOS::Removing the swdes entry for  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:46:52::SCWSystem::Clearing the domains completed.
TRACE::2025-02-20.15:46:52::SCWPlatform::Clearing the opened hw db.
TRACE::2025-02-20.15:46:52::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:52::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:52::SCWPlatform:: Platform location is D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:46:52::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:52::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:46:52::SCWPlatform::Removing the HwDB with name D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:52::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:52::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:52::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:52::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:46:52::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:52::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:46:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-02-20.15:46:54::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2025-02-20.15:46:54::SCWReader::Active system found as  DMA_Example_platform
TRACE::2025-02-20.15:46:54::SCWReader::Handling sysconfig DMA_Example_platform
TRACE::2025-02-20.15:46:54::SCWDomain::checking for install qemu data   : 
TRACE::2025-02-20.15:46:54::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-02-20.15:46:54::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-02-20.15:46:54::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:46:54::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:46:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2025-02-20.15:46:54::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2025-02-20.15:46:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:46:54::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:46:54::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:46:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2025-02-20.15:46:54::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2025-02-20.15:46:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:46:54::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:46:54::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:46:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2025-02-20.15:46:54::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2025-02-20.15:46:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:46:54::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2025-02-20.15:46:54::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:46:54::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:46:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2025-02-20.15:46:54::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2025-02-20.15:46:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:46:54::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:46:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-20.15:46:54::SCWMssOS::No sw design opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:46:54::SCWMssOS::mss exists loading the mss file  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:46:54::SCWMssOS::Opened the sw design from mss  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:46:54::SCWMssOS::Adding the swdes entry D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-02-20.15:46:54::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-20.15:46:54::SCWMssOS::Opened the sw design.  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:46:54::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:46:54::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:46:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2025-02-20.15:46:54::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2025-02-20.15:46:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:46:54::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:46:54::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:46:54::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:46:54::SCWMssOS:: library already available in sw design:  xilffs:4.8
TRACE::2025-02-20.15:46:54::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:46:54::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:46:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2025-02-20.15:46:54::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2025-02-20.15:46:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:46:54::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:46:54::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:46:54::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:46:54::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2025-02-20.15:46:54::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:46:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-20.15:46:54::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-20.15:46:54::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.15:46:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-02-20.15:46:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-02-20.15:46:54::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:46:54::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:46:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2025-02-20.15:46:54::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2025-02-20.15:46:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:46:54::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:46:54::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:46:54::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:46:54::SCWReader::No isolation master present  
TRACE::2025-02-20.15:46:54::SCWDomain::checking for install qemu data   : 
TRACE::2025-02-20.15:46:54::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-02-20.15:46:54::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-02-20.15:46:54::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:46:54::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:46:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2025-02-20.15:46:54::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2025-02-20.15:46:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:46:54::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:46:54::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:46:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2025-02-20.15:46:54::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2025-02-20.15:46:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:46:54::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:46:54::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:46:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2025-02-20.15:46:54::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2025-02-20.15:46:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:46:54::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:46:54::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:46:54::SCWMssOS::No sw design opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:46:54::SCWMssOS::mss exists loading the mss file  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:46:54::SCWMssOS::Opened the sw design from mss  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:46:54::SCWMssOS::Adding the swdes entry D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2025-02-20.15:46:54::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-20.15:46:54::SCWMssOS::Opened the sw design.  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:46:54::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:46:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-20.15:46:54::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-20.15:46:54::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.15:46:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-02-20.15:46:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-02-20.15:46:54::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:46:54::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:46:54::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:46:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2025-02-20.15:46:54::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2025-02-20.15:46:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:46:54::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:46:54::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:46:54::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:46:54::SCWReader::No isolation master present  
TRACE::2025-02-20.15:47:42::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v4.xsa
TRACE::2025-02-20.15:47:42::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v4.xsa
TRACE::2025-02-20.15:47:42::SCWPlatform:: Platform location is D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa
TRACE::2025-02-20.15:47:42::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v4.xsa
TRACE::2025-02-20.15:47:42::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:47:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:47:47::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2025-02-20.15:47:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:47:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:47:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:47:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:47:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:47:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:47:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2025-02-20.15:47:47::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2025-02-20.15:47:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:47:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:47:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:47:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:47:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:47:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:47:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:47:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2025-02-20.15:47:47::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2025-02-20.15:47:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:47:47::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:47:47::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:47:47::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:47:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v4.xsa
TRACE::2025-02-20.15:47:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v4.xsa
TRACE::2025-02-20.15:47:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v4.xsa
TRACE::2025-02-20.15:47:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa
TRACE::2025-02-20.15:47:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v4.xsa
TRACE::2025-02-20.15:47:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:47:47::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2025-02-20.15:47:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:47:47::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2025-02-20.15:47:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:47:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:47:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:47:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:47:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:47:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:47:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2025-02-20.15:47:47::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2025-02-20.15:47:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:47:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:47:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:47:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:47:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:47:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.15:47:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:47:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2025-02-20.15:47:47::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2025-02-20.15:47:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:47:47::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:47:47::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:47:47::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:47:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v4.xsa
TRACE::2025-02-20.15:47:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v4.xsa
TRACE::2025-02-20.15:47:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v4.xsa
TRACE::2025-02-20.15:47:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa
TRACE::2025-02-20.15:47:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v4.xsa
TRACE::2025-02-20.15:47:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:47:47::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2025-02-20.15:47:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:47:47::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:47:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-20.15:47:47::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-20.15:47:47::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.15:47:47::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2025-02-20.15:47:47::SCWMssOS::Removing the swdes entry for  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:47:47::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:47:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-20.15:47:47::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-20.15:47:47::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.15:47:47::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2025-02-20.15:47:47::SCWMssOS::Removing the swdes entry for  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:47:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:47:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:47:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:47:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:47:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:47:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:47:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-02-20.15:47:51::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2025-02-20.15:47:51::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:47:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-02-20.15:47:51::SCWMssOS::Writing the mss file completed D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:47:51::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.15:47:51::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:47:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2025-02-20.15:47:51::SCWMssOS::Writing the mss file completed D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:47:51::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.15:47:51::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:47:51::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:47:51::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:47:51::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:47:51::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:47:51::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:47:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2025-02-20.15:47:51::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2025-02-20.15:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:47:51::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:47:51::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:47:51::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:47:51::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:47:51::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:47:51::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:47:51::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:47:51::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:47:51::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:47:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2025-02-20.15:47:51::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2025-02-20.15:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:47:51::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:47:51::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:47:51::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:47:51::SCWWriter::formatted JSON is {
	"platformName":	"DMA_Example_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_Example_platform",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vivado_2022.2/DMA_Example/DMA_Example_v4.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_Example_v4.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_Example_platform",
	"systems":	[{
			"systemName":	"DMA_Example_platform",
			"systemDesc":	"DMA_Example_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_Example_platform",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b22dbdfd71a9fb0c1aad0532cbf3ae701",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"e4ffde8a564b348ff186b5c448ec53f01",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-02-20.15:48:00::SCWPlatform::Started generating the artifacts platform DMA_Example_platform
TRACE::2025-02-20.15:48:00::SCWPlatform::Sanity checking of platform is completed
LOG::2025-02-20.15:48:00::SCWPlatform::Started generating the artifacts for system configuration DMA_Example_platform
LOG::2025-02-20.15:48:00::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-02-20.15:48:00::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-02-20.15:48:00::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-02-20.15:48:00::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2025-02-20.15:48:00::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:48:00::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:48:00::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:48:00::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:48:00::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:48:00::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:48:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2025-02-20.15:48:00::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2025-02-20.15:48:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:48:00::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:48:00::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:48:00::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:48:00::SCWBDomain::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-02-20.15:48:00::SCWBDomain::bsp generated is stale removing and regenerating. 
TRACE::2025-02-20.15:48:02::SCWBDomain::Updating the makefile used for building the Application zynq_fsbl
TRACE::2025-02-20.15:48:02::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:48:02::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:48:02::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:48:02::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:48:02::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:48:02::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:48:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2025-02-20.15:48:02::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2025-02-20.15:48:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:48:02::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:48:02::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2025-02-20.15:48:02::SCWMssOS::No sw design opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:48:02::SCWMssOS::mss exists loading the mss file  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:48:02::SCWMssOS::Opened the sw design from mss  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:48:02::SCWMssOS::Adding the swdes entry D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-02-20.15:48:02::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-20.15:48:02::SCWMssOS::Opened the sw design.  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:48:11::SCWBDomain::removing the temporary location in _platform.
TRACE::2025-02-20.15:48:11::SCWBDomain::Makefile is Updated.
TRACE::2025-02-20.15:48:11::SCWBDomain::doing clean.
TRACE::2025-02-20.15:48:11::SCWBDomain::System Command Ran  D:&  cd  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl & make clean
TRACE::2025-02-20.15:48:12::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2025-02-20.15:48:12::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2025-02-20.15:48:12::SCWBDomain::System Command Ran  D:&  cd  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2025-02-20.15:48:12::SCWBDomain::make: Entering directory 'D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zyn
TRACE::2025-02-20.15:48:12::SCWBDomain::q_fsbl_bsp'

TRACE::2025-02-20.15:48:12::SCWBDomain::make --no-print-directory seq_libs

TRACE::2025-02-20.15:48:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-20.15:48:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:48:12::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:48:12::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-20.15:48:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-02-20.15:48:12::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-02-20.15:48:12::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-20.15:48:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-02-20.15:48:12::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-02-20.15:48:12::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-20.15:48:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:48:12::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:48:12::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-20.15:48:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:48:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:48:12::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-20.15:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:48:13::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:48:13::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-20.15:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:48:13::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:48:13::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-20.15:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:48:13::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:48:13::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-20.15:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:48:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:48:13::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-20.15:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-02-20.15:48:13::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-02-20.15:48:13::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-20.15:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:48:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:48:13::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-20.15:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:48:13::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:48:13::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-20.15:48:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-20.15:48:14::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-20.15:48:14::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-20.15:48:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:48:15::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:48:15::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-20.15:48:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:48:15::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:48:15::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-20.15:48:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:48:15::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:48:15::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2025-02-20.15:48:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:48:15::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:48:15::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2025-02-20.15:48:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:48:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:48:16::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2025-02-20.15:48:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.15:48:16::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.15:48:16::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:16::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2025-02-20.15:48:16::SCWBDomain::make -j 6 --no-print-directory par_libs

TRACE::2025-02-20.15:48:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-20.15:48:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:48:16::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:48:16::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-20.15:48:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-02-20.15:48:16::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-02-20.15:48:16::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-20.15:48:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-02-20.15:48:16::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-02-20.15:48:16::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-20.15:48:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:48:16::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:48:16::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-20.15:48:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:48:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:48:16::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-20.15:48:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:48:16::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:48:16::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-20.15:48:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:48:16::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:48:16::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-20.15:48:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:48:16::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:48:16::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-20.15:48:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:48:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:48:16::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-20.15:48:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-02-20.15:48:16::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-02-20.15:48:16::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-20.15:48:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:48:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:48:16::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-20.15:48:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:48:16::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:48:16::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-20.15:48:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-20.15:48:16::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-20.15:48:16::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-20.15:48:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:48:16::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:48:16::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-20.15:48:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:48:16::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:48:16::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-20.15:48:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:48:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:48:16::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2025-02-20.15:48:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:48:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:48:16::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2025-02-20.15:48:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:48:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:48:16::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-20.15:48:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:48:17::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:48:17::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-20.15:48:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-02-20.15:48:17::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-02-20.15:48:17::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-20.15:48:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-20.15:48:17::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-20.15:48:17::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-20.15:48:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-20.15:48:17::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-20.15:48:17::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-20.15:48:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.15:48:17::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.15:48:17::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-20.15:48:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-20.15:48:17::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-20.15:48:17::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-20.15:48:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:48:17::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:48:17::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-20.15:48:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:48:18::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:48:18::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-20.15:48:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.15:48:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.15:48:18::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-20.15:48:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:48:18::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:48:18::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-20.15:48:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.15:48:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.15:48:19::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-20.15:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-02-20.15:48:20::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-02-20.15:48:20::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-20.15:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:48:20::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:48:20::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-20.15:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:48:20::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:48:20::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-20.15:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-20.15:48:20::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-20.15:48:20::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-20.15:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.15:48:20::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.15:48:20::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2025-02-20.15:48:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.15:48:21::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.15:48:21::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:25::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2025-02-20.15:48:25::SCWBDomain::make --no-print-directory archive

TRACE::2025-02-20.15:48:25::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2025-02-20.15:48:25::SCWBDomain::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2025-02-20.15:48:25::SCWBDomain::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2025-02-20.15:48:25::SCWBDomain::fstat.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_corte
TRACE::2025-02-20.15:48:25::SCWBDomain::xa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o
TRACE::2025-02-20.15:48:25::SCWBDomain:: ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/tr
TRACE::2025-02-20.15:48:25::SCWBDomain::anslation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write
TRACE::2025-02-20.15:48:25::SCWBDomain::.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftes
TRACE::2025-02-20.15:48:25::SCWBDomain::t.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_bd.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2025-02-20.15:48:25::SCWBDomain::dring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib/xaxidma_sinit.o ps7_cortexa9_0/
TRACE::2025-02-20.15:48:25::SCWBDomain::lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_
TRACE::2025-02-20.15:48:25::SCWBDomain::0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_c
TRACE::2025-02-20.15:48:25::SCWBDomain::ortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o 
TRACE::2025-02-20.15:48:25::SCWBDomain::ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacp
TRACE::2025-02-20.15:48:25::SCWBDomain::s_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/x
TRACE::2025-02-20.15:48:25::SCWBDomain::gpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xg
TRACE::2025-02-20.15:48:25::SCWBDomain::piops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_
TRACE::2025-02-20.15:48:25::SCWBDomain::0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa
TRACE::2025-02-20.15:48:25::SCWBDomain::9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.
TRACE::2025-02-20.15:48:25::SCWBDomain::o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/x
TRACE::2025-02-20.15:48:25::SCWBDomain::il_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/
TRACE::2025-02-20.15:48:25::SCWBDomain::lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_corte
TRACE::2025-02-20.15:48:25::SCWBDomain::xa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o p
TRACE::2025-02-20.15:48:25::SCWBDomain::s7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_
TRACE::2025-02-20.15:48:25::SCWBDomain::selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/
TRACE::2025-02-20.15:48:25::SCWBDomain::xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0
TRACE::2025-02-20.15:48:25::SCWBDomain::/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9
TRACE::2025-02-20.15:48:25::SCWBDomain::_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib
TRACE::2025-02-20.15:48:25::SCWBDomain::/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o p
TRACE::2025-02-20.15:48:25::SCWBDomain::s7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_hw.o ps
TRACE::2025-02-20.15:48:25::SCWBDomain::7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xusbps_sinit.o

TRACE::2025-02-20.15:48:26::SCWBDomain::'Finished building libraries'

TRACE::2025-02-20.15:48:26::SCWBDomain::make: Leaving directory 'D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq
TRACE::2025-02-20.15:48:26::SCWBDomain::_fsbl_bsp'

TRACE::2025-02-20.15:48:26::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2025-02-20.15:48:26::SCWBDomain::exa9_0/include -I.

TRACE::2025-02-20.15:48:26::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-02-20.15:48:26::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-02-20.15:48:26::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2025-02-20.15:48:26::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-02-20.15:48:26::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-02-20.15:48:26::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-02-20.15:48:27::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2025-02-20.15:48:27::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-02-20.15:48:27::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-02-20.15:48:27::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-02-20.15:48:27::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-02-20.15:48:27::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-02-20.15:48:27::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-02-20.15:48:27::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-02-20.15:48:28::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-02-20.15:48:28::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-02-20.15:48:28::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2025-02-20.15:48:28::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2025-02-20.15:48:28::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-02-20.15:48:28::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-02-20.15:48:28::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2025-02-20.15:48:28::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-02-20.15:48:28::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2025-02-20.15:48:28::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2025-02-20.15:48:28::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2025-02-20.15:48:28::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                  -Wl,--gc-sections -Lzynq_fsbl_bsp/ps
TRACE::2025-02-20.15:48:28::SCWBDomain::7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2025-02-20.15:48:29::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2025-02-20.15:48:29::SCWSystem::Not a boot domain 
LOG::2025-02-20.15:48:29::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2025-02-20.15:48:29::SCWDomain::Generating domain artifcats
TRACE::2025-02-20.15:48:29::SCWMssOS::Generating standalone artifcats
TRACE::2025-02-20.15:48:29::SCWMssOS::Copying the qemu file from  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/export/DMA_Example_platform/sw/DMA_Example_platform/qemu/
TRACE::2025-02-20.15:48:29::SCWMssOS::Copying the qemu file from  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/export/DMA_Example_platform/sw/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu/
TRACE::2025-02-20.15:48:29::SCWMssOS:: Copying the user libraries. 
TRACE::2025-02-20.15:48:29::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:48:29::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:48:29::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:48:29::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:48:29::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:48:29::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:48:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2025-02-20.15:48:29::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2025-02-20.15:48:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:48:29::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:48:29::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:48:29::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:48:29::SCWMssOS::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2025-02-20.15:48:29::SCWMssOS::Mss edits present, copying mssfile into export location D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:48:29::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2025-02-20.15:48:32::SCWMssOS::doing bsp build ... 
TRACE::2025-02-20.15:48:32::SCWMssOS::System Command Ran  D: & cd  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2025-02-20.15:48:32::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-02-20.15:48:32::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-02-20.15:48:32::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-02-20.15:48:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-20.15:48:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:48:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:48:32::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-20.15:48:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-02-20.15:48:32::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-02-20.15:48:32::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-20.15:48:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-02-20.15:48:32::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-02-20.15:48:32::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-20.15:48:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:48:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:48:32::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-20.15:48:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:48:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:48:32::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-20.15:48:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:48:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:48:32::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-20.15:48:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:48:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:48:32::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-20.15:48:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:48:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:48:32::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-20.15:48:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:48:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:48:32::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-20.15:48:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-02-20.15:48:32::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-02-20.15:48:32::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-20.15:48:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-20.15:48:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:48:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:48:33::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:48:33::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:48:33::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-20.15:48:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-20.15:48:33::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-20.15:48:33::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-20.15:48:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:48:33::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:48:33::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-20.15:48:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:48:33::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:48:33::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-20.15:48:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.15:48:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.15:48:33::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-20.15:48:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:48:34::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:48:34::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-20.15:48:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-02-20.15:48:34::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-02-20.15:48:34::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-20.15:48:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-20.15:48:34::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-20.15:48:34::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-20.15:48:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-20.15:48:34::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-20.15:48:34::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-20.15:48:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.15:48:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.15:48:34::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-20.15:48:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-20.15:48:34::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-20.15:48:34::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-20.15:48:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:48:34::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:48:34::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-20.15:48:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:48:35::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:48:35::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-20.15:48:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.15:48:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.15:48:35::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-20.15:48:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.15:48:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.15:48:36::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-20.15:48:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.15:48:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.15:48:37::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-20.15:48:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-02-20.15:48:37::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-02-20.15:48:37::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-20.15:48:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.15:48:37::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.15:48:37::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-20.15:48:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.15:48:37::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.15:48:37::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-20.15:48:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-20.15:48:37::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-20.15:48:37::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-20.15:48:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.15:48:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.15:48:38::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.15:48:42::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-02-20.15:48:42::SCWMssOS::make --no-print-directory archive

TRACE::2025-02-20.15:48:42::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2025-02-20.15:48:42::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2025-02-20.15:48:42::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2025-02-20.15:48:42::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_corte
TRACE::2025-02-20.15:48:42::SCWMssOS::xa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o
TRACE::2025-02-20.15:48:42::SCWMssOS:: ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/tr
TRACE::2025-02-20.15:48:42::SCWMssOS::anslation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write
TRACE::2025-02-20.15:48:42::SCWMssOS::.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftes
TRACE::2025-02-20.15:48:42::SCWMssOS::t.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_bd.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2025-02-20.15:48:42::SCWMssOS::dring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib/xaxidma_sinit.o ps7_cortexa9_0/
TRACE::2025-02-20.15:48:42::SCWMssOS::lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_
TRACE::2025-02-20.15:48:42::SCWMssOS::0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_c
TRACE::2025-02-20.15:48:42::SCWMssOS::ortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o 
TRACE::2025-02-20.15:48:42::SCWMssOS::ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacp
TRACE::2025-02-20.15:48:42::SCWMssOS::s_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/x
TRACE::2025-02-20.15:48:42::SCWMssOS::gpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xg
TRACE::2025-02-20.15:48:42::SCWMssOS::piops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_
TRACE::2025-02-20.15:48:42::SCWMssOS::0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa
TRACE::2025-02-20.15:48:42::SCWMssOS::9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.
TRACE::2025-02-20.15:48:42::SCWMssOS::o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/x
TRACE::2025-02-20.15:48:42::SCWMssOS::il_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/
TRACE::2025-02-20.15:48:42::SCWMssOS::lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_corte
TRACE::2025-02-20.15:48:42::SCWMssOS::xa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o p
TRACE::2025-02-20.15:48:42::SCWMssOS::s7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_
TRACE::2025-02-20.15:48:42::SCWMssOS::selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/
TRACE::2025-02-20.15:48:42::SCWMssOS::xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0
TRACE::2025-02-20.15:48:42::SCWMssOS::/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9
TRACE::2025-02-20.15:48:42::SCWMssOS::_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib
TRACE::2025-02-20.15:48:42::SCWMssOS::/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o p
TRACE::2025-02-20.15:48:42::SCWMssOS::s7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_hw.o ps
TRACE::2025-02-20.15:48:42::SCWMssOS::7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xusbps_sinit.o

TRACE::2025-02-20.15:48:43::SCWMssOS::'Finished building libraries'

TRACE::2025-02-20.15:48:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-02-20.15:48:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-02-20.15:48:43::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2025-02-20.15:48:43::SCWSystem::Completed Processing the sysconfig DMA_Example_platform
LOG::2025-02-20.15:48:43::SCWPlatform::Completed generating the artifacts for system configuration DMA_Example_platform
TRACE::2025-02-20.15:48:43::SCWPlatform::Started preparing the platform 
TRACE::2025-02-20.15:48:43::SCWSystem::Writing the bif file for system config DMA_Example_platform
TRACE::2025-02-20.15:48:43::SCWSystem::dir created 
TRACE::2025-02-20.15:48:43::SCWSystem::Writing the bif 
TRACE::2025-02-20.15:48:43::SCWPlatform::Started writing the spfm file 
TRACE::2025-02-20.15:48:43::SCWPlatform::Started writing the xpfm file 
TRACE::2025-02-20.15:48:43::SCWPlatform::Completed generating the platform
TRACE::2025-02-20.15:48:43::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:48:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-20.15:48:43::SCWMssOS::Running validate of swdbs.
KEYINFO::2025-02-20.15:48:43::SCWMssOS::Could not open the swdb for system
KEYINFO::2025-02-20.15:48:43::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2025-02-20.15:48:43::SCWMssOS::Cleared the swdb table entry
TRACE::2025-02-20.15:48:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-02-20.15:48:43::SCWMssOS::Writing the mss file completed D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:48:43::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.15:48:43::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:48:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2025-02-20.15:48:43::SCWMssOS::Writing the mss file completed D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:48:43::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.15:48:43::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:48:43::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:48:43::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:48:43::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:48:43::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:48:43::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:48:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2025-02-20.15:48:43::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2025-02-20.15:48:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:48:43::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:48:43::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:48:43::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.15:48:43::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:48:43::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:48:43::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:48:43::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:48:43::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:48:43::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:48:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2025-02-20.15:48:43::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2025-02-20.15:48:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:48:43::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:48:43::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:48:43::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:48:43::SCWWriter::formatted JSON is {
	"platformName":	"DMA_Example_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_Example_platform",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vivado_2022.2/DMA_Example/DMA_Example_v4.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_Example_v4.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_Example_platform",
	"systems":	[{
			"systemName":	"DMA_Example_platform",
			"systemDesc":	"DMA_Example_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_Example_platform",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b22dbdfd71a9fb0c1aad0532cbf3ae70",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"e4ffde8a564b348ff186b5c448ec53f0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-02-20.15:48:43::SCWPlatform::updated the xpfm file.
TRACE::2025-02-20.15:48:44::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:48:44::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:48:44::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:48:44::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.15:48:44::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.15:48:44::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.15:48:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2025-02-20.15:48:44::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2025-02-20.15:48:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.15:48:44::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.15:48:44::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.15:48:44::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:16:53::SCWPlatform::Clearing the existing platform
TRACE::2025-02-20.16:16:53::SCWSystem::Clearing the existing sysconfig
TRACE::2025-02-20.16:16:53::SCWBDomain::clearing the fsbl build
TRACE::2025-02-20.16:16:53::SCWMssOS::Removing the swdes entry for  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:16:53::SCWMssOS::Removing the swdes entry for  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:16:53::SCWSystem::Clearing the domains completed.
TRACE::2025-02-20.16:16:53::SCWPlatform::Clearing the opened hw db.
TRACE::2025-02-20.16:16:53::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:53::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:53::SCWPlatform:: Platform location is D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:16:53::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:53::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:16:53::SCWPlatform::Removing the HwDB with name D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:53::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:53::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:53::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:53::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:16:53::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:53::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:16:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-02-20.16:16:58::SCWPlatform::Opened new HwDB with name design_1_wrapper_8
TRACE::2025-02-20.16:16:58::SCWReader::Active system found as  DMA_Example_platform
TRACE::2025-02-20.16:16:58::SCWReader::Handling sysconfig DMA_Example_platform
TRACE::2025-02-20.16:16:58::SCWDomain::checking for install qemu data   : 
TRACE::2025-02-20.16:16:58::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-02-20.16:16:58::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-02-20.16:16:58::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:16:58::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:16:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2025-02-20.16:16:58::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2025-02-20.16:16:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:16:58::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:16:58::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:16:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2025-02-20.16:16:58::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2025-02-20.16:16:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:16:58::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:16:58::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:16:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2025-02-20.16:16:58::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2025-02-20.16:16:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:16:58::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2025-02-20.16:16:58::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:16:58::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:16:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2025-02-20.16:16:58::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2025-02-20.16:16:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:16:58::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:16:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-20.16:16:58::SCWMssOS::No sw design opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:16:58::SCWMssOS::mss exists loading the mss file  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:16:58::SCWMssOS::Opened the sw design from mss  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:16:58::SCWMssOS::Adding the swdes entry D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-02-20.16:16:58::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-20.16:16:58::SCWMssOS::Opened the sw design.  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:16:58::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:16:58::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:16:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2025-02-20.16:16:58::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2025-02-20.16:16:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:16:58::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:16:58::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.16:16:58::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:16:58::SCWMssOS:: library already available in sw design:  xilffs:4.8
TRACE::2025-02-20.16:16:58::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:16:58::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:16:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2025-02-20.16:16:58::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2025-02-20.16:16:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:16:58::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:16:58::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.16:16:58::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:16:58::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2025-02-20.16:16:58::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:16:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-20.16:16:58::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-20.16:16:58::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.16:16:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-02-20.16:16:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-02-20.16:16:58::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:16:58::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:16:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2025-02-20.16:16:58::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2025-02-20.16:16:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:16:58::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:16:58::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.16:16:58::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:16:58::SCWReader::No isolation master present  
TRACE::2025-02-20.16:16:58::SCWDomain::checking for install qemu data   : 
TRACE::2025-02-20.16:16:58::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-02-20.16:16:58::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-02-20.16:16:58::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:16:58::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:16:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2025-02-20.16:16:58::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2025-02-20.16:16:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:16:58::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:16:58::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:16:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2025-02-20.16:16:58::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2025-02-20.16:16:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:16:58::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:16:58::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:16:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2025-02-20.16:16:58::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2025-02-20.16:16:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:16:58::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:16:58::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.16:16:58::SCWMssOS::No sw design opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:16:58::SCWMssOS::mss exists loading the mss file  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:16:58::SCWMssOS::Opened the sw design from mss  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:16:58::SCWMssOS::Adding the swdes entry D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2025-02-20.16:16:58::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-20.16:16:58::SCWMssOS::Opened the sw design.  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:16:58::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:16:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-20.16:16:58::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-20.16:16:58::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.16:16:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-02-20.16:16:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-02-20.16:16:58::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:16:58::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:16:58::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:16:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2025-02-20.16:16:58::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2025-02-20.16:16:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:16:58::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:16:58::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.16:16:58::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:16:58::SCWReader::No isolation master present  
TRACE::2025-02-20.16:17:09::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:09::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:09::SCWPlatform:: Platform location is D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa
TRACE::2025-02-20.16:17:09::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:09::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:17:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:17:12::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2025-02-20.16:17:12::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:17:12::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:17:12::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:17:12::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:17:12::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:17:12::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:17:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2025-02-20.16:17:12::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2025-02-20.16:17:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:17:12::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:17:12::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:17:12::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:17:12::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:17:12::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:17:12::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:17:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2025-02-20.16:17:12::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2025-02-20.16:17:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:17:12::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:17:12::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.16:17:12::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:17:12::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:12::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:12::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:12::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa
TRACE::2025-02-20.16:17:12::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:12::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:17:12::SCWPlatform::update - Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-20.16:17:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:17:12::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2025-02-20.16:17:12::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:17:12::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:17:12::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:17:12::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:17:12::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:17:12::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:17:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2025-02-20.16:17:12::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2025-02-20.16:17:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:17:12::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:17:12::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:17:12::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:17:12::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:17:12::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v4.xsa
TRACE::2025-02-20.16:17:12::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:17:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2025-02-20.16:17:12::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2025-02-20.16:17:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:17:12::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:17:12::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.16:17:12::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:17:12::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:12::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:12::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:12::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa
TRACE::2025-02-20.16:17:12::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:12::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:17:12::SCWPlatform::update - Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-20.16:17:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:17:12::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:17:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-20.16:17:12::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-20.16:17:12::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.16:17:12::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2025-02-20.16:17:12::SCWMssOS::Removing the swdes entry for  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:17:12::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:17:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-20.16:17:12::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-20.16:17:12::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.16:17:12::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2025-02-20.16:17:12::SCWMssOS::Removing the swdes entry for  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:17:12::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:12::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:12::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:12::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:17:12::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:12::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:17:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-02-20.16:17:14::SCWPlatform::Opened new HwDB with name design_1_wrapper_10
TRACE::2025-02-20.16:17:14::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:17:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-02-20.16:17:14::SCWMssOS::Writing the mss file completed D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:17:14::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.16:17:14::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:17:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2025-02-20.16:17:14::SCWMssOS::Writing the mss file completed D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:17:14::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.16:17:14::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:14::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:14::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:14::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:17:14::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:14::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:17:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2025-02-20.16:17:14::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2025-02-20.16:17:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:17:14::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:17:14::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.16:17:14::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:17:14::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:14::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:14::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:14::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:17:14::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:14::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:17:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2025-02-20.16:17:14::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2025-02-20.16:17:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:17:14::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:17:14::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.16:17:14::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:17:14::SCWWriter::formatted JSON is {
	"platformName":	"DMA_Example_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_Example_platform",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vivado_2022.2/DMA_Example/DMA_Example_v3.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_Example_v3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_Example_platform",
	"systems":	[{
			"systemName":	"DMA_Example_platform",
			"systemDesc":	"DMA_Example_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_Example_platform",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b22dbdfd71a9fb0c1aad0532cbf3ae701",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"e4ffde8a564b348ff186b5c448ec53f01",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-02-20.16:17:22::SCWPlatform::Started generating the artifacts platform DMA_Example_platform
TRACE::2025-02-20.16:17:22::SCWPlatform::Sanity checking of platform is completed
LOG::2025-02-20.16:17:22::SCWPlatform::Started generating the artifacts for system configuration DMA_Example_platform
LOG::2025-02-20.16:17:22::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-02-20.16:17:22::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-02-20.16:17:22::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-02-20.16:17:22::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2025-02-20.16:17:22::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2025-02-20.16:17:22::SCWSystem::Not a boot domain 
LOG::2025-02-20.16:17:22::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2025-02-20.16:17:22::SCWDomain::Generating domain artifcats
TRACE::2025-02-20.16:17:22::SCWMssOS::Generating standalone artifcats
TRACE::2025-02-20.16:17:22::SCWMssOS::Copying the qemu file from  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/export/DMA_Example_platform/sw/DMA_Example_platform/qemu/
TRACE::2025-02-20.16:17:22::SCWMssOS::Copying the qemu file from  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/export/DMA_Example_platform/sw/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu/
TRACE::2025-02-20.16:17:22::SCWMssOS:: Copying the user libraries. 
TRACE::2025-02-20.16:17:22::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:22::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:22::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:22::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:17:22::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:22::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:17:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2025-02-20.16:17:22::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2025-02-20.16:17:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:17:22::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:17:22::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.16:17:22::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:17:22::SCWMssOS::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2025-02-20.16:17:22::SCWMssOS::Mss edits present, copying mssfile into export location D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:17:22::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2025-02-20.16:17:24::SCWMssOS::doing bsp build ... 
TRACE::2025-02-20.16:17:24::SCWMssOS::System Command Ran  D: & cd  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2025-02-20.16:17:24::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-02-20.16:17:24::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-02-20.16:17:24::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-02-20.16:17:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-20.16:17:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.16:17:24::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.16:17:24::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-20.16:17:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-02-20.16:17:24::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-02-20.16:17:24::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-20.16:17:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-02-20.16:17:25::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-02-20.16:17:25::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-20.16:17:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.16:17:25::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.16:17:25::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-20.16:17:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.16:17:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.16:17:25::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-20.16:17:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.16:17:25::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.16:17:25::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-20.16:17:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.16:17:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.16:17:25::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-20.16:17:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.16:17:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.16:17:25::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-20.16:17:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.16:17:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.16:17:25::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-20.16:17:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-02-20.16:17:25::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-02-20.16:17:25::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-20.16:17:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.16:17:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.16:17:25::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-20.16:17:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.16:17:25::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.16:17:25::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-20.16:17:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-20.16:17:25::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-20.16:17:25::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-20.16:17:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.16:17:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.16:17:25::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-20.16:17:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.16:17:25::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.16:17:25::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-20.16:17:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.16:17:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.16:17:25::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-20.16:17:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.16:17:26::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.16:17:26::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-20.16:17:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-02-20.16:17:26::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-02-20.16:17:26::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-20.16:17:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-20.16:17:26::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-20.16:17:26::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-20.16:17:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-20.16:17:26::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-20.16:17:26::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-20.16:17:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.16:17:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.16:17:26::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-20.16:17:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-20.16:17:26::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-20.16:17:26::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-20.16:17:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.16:17:26::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.16:17:26::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-20.16:17:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.16:17:27::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.16:17:27::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-20.16:17:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.16:17:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.16:17:27::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-20.16:17:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.16:17:27::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.16:17:27::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-20.16:17:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.16:17:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.16:17:28::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-20.16:17:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-02-20.16:17:29::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-02-20.16:17:29::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-20.16:17:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.16:17:29::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.16:17:29::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-20.16:17:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.16:17:29::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.16:17:29::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-20.16:17:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-20.16:17:29::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-20.16:17:29::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-20.16:17:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.16:17:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.16:17:30::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:17:33::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-02-20.16:17:33::SCWMssOS::make --no-print-directory archive

TRACE::2025-02-20.16:17:33::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2025-02-20.16:17:33::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2025-02-20.16:17:33::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2025-02-20.16:17:33::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_corte
TRACE::2025-02-20.16:17:33::SCWMssOS::xa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o
TRACE::2025-02-20.16:17:33::SCWMssOS:: ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/tr
TRACE::2025-02-20.16:17:33::SCWMssOS::anslation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write
TRACE::2025-02-20.16:17:33::SCWMssOS::.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftes
TRACE::2025-02-20.16:17:33::SCWMssOS::t.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_bd.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2025-02-20.16:17:33::SCWMssOS::dring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib/xaxidma_sinit.o ps7_cortexa9_0/
TRACE::2025-02-20.16:17:33::SCWMssOS::lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_
TRACE::2025-02-20.16:17:33::SCWMssOS::0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_c
TRACE::2025-02-20.16:17:33::SCWMssOS::ortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o 
TRACE::2025-02-20.16:17:33::SCWMssOS::ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacp
TRACE::2025-02-20.16:17:33::SCWMssOS::s_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/x
TRACE::2025-02-20.16:17:33::SCWMssOS::gpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xg
TRACE::2025-02-20.16:17:33::SCWMssOS::piops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_
TRACE::2025-02-20.16:17:33::SCWMssOS::0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa
TRACE::2025-02-20.16:17:33::SCWMssOS::9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.
TRACE::2025-02-20.16:17:33::SCWMssOS::o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/x
TRACE::2025-02-20.16:17:33::SCWMssOS::il_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/
TRACE::2025-02-20.16:17:33::SCWMssOS::lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_corte
TRACE::2025-02-20.16:17:33::SCWMssOS::xa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o p
TRACE::2025-02-20.16:17:33::SCWMssOS::s7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_
TRACE::2025-02-20.16:17:33::SCWMssOS::selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/
TRACE::2025-02-20.16:17:33::SCWMssOS::xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0
TRACE::2025-02-20.16:17:33::SCWMssOS::/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9
TRACE::2025-02-20.16:17:33::SCWMssOS::_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib
TRACE::2025-02-20.16:17:33::SCWMssOS::/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o p
TRACE::2025-02-20.16:17:33::SCWMssOS::s7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_hw.o ps
TRACE::2025-02-20.16:17:33::SCWMssOS::7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xusbps_sinit.o

TRACE::2025-02-20.16:17:34::SCWMssOS::'Finished building libraries'

TRACE::2025-02-20.16:17:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-02-20.16:17:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-02-20.16:17:34::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2025-02-20.16:17:34::SCWSystem::Completed Processing the sysconfig DMA_Example_platform
LOG::2025-02-20.16:17:34::SCWPlatform::Completed generating the artifacts for system configuration DMA_Example_platform
TRACE::2025-02-20.16:17:34::SCWPlatform::Started preparing the platform 
TRACE::2025-02-20.16:17:34::SCWSystem::Writing the bif file for system config DMA_Example_platform
TRACE::2025-02-20.16:17:34::SCWSystem::dir created 
TRACE::2025-02-20.16:17:34::SCWSystem::Writing the bif 
TRACE::2025-02-20.16:17:34::SCWPlatform::Started writing the spfm file 
TRACE::2025-02-20.16:17:34::SCWPlatform::Started writing the xpfm file 
TRACE::2025-02-20.16:17:34::SCWPlatform::Completed generating the platform
TRACE::2025-02-20.16:17:34::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:17:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-20.16:17:34::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-20.16:17:34::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.16:17:34::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:17:34::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2025-02-20.16:17:34::SCWMssOS::Writing the mss file completed D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:17:34::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.16:17:34::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:34::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:34::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:34::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:17:34::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:34::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:17:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2025-02-20.16:17:34::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2025-02-20.16:17:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:17:34::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:17:34::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.16:17:34::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:17:34::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:34::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:34::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:34::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:17:34::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:34::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:17:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2025-02-20.16:17:34::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2025-02-20.16:17:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:17:34::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:17:34::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.16:17:34::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:17:34::SCWWriter::formatted JSON is {
	"platformName":	"DMA_Example_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_Example_platform",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vivado_2022.2/DMA_Example/DMA_Example_v3.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_Example_v3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_Example_platform",
	"systems":	[{
			"systemName":	"DMA_Example_platform",
			"systemDesc":	"DMA_Example_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_Example_platform",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b22dbdfd71a9fb0c1aad0532cbf3ae701",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"e4ffde8a564b348ff186b5c448ec53f0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-02-20.16:17:34::SCWPlatform::updated the xpfm file.
TRACE::2025-02-20.16:17:35::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:35::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:35::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:35::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:17:35::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:17:35::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:17:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2025-02-20.16:17:35::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2025-02-20.16:17:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:17:35::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:17:35::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.16:17:35::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:39:04::SCWPlatform::Clearing the existing platform
TRACE::2025-02-20.16:39:04::SCWSystem::Clearing the existing sysconfig
TRACE::2025-02-20.16:39:04::SCWBDomain::clearing the fsbl build
TRACE::2025-02-20.16:39:04::SCWMssOS::Removing the swdes entry for  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:39:04::SCWMssOS::Removing the swdes entry for  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:39:04::SCWSystem::Clearing the domains completed.
TRACE::2025-02-20.16:39:04::SCWPlatform::Clearing the opened hw db.
TRACE::2025-02-20.16:39:04::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:04::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:04::SCWPlatform:: Platform location is D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:39:04::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:04::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:39:04::SCWPlatform::Removing the HwDB with name D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:04::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:04::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:04::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:04::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:39:04::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:04::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:39:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-02-20.16:39:06::SCWPlatform::Opened new HwDB with name design_1_wrapper_11
TRACE::2025-02-20.16:39:06::SCWReader::Active system found as  DMA_Example_platform
TRACE::2025-02-20.16:39:06::SCWReader::Handling sysconfig DMA_Example_platform
TRACE::2025-02-20.16:39:06::SCWDomain::checking for install qemu data   : 
TRACE::2025-02-20.16:39:06::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-02-20.16:39:06::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-02-20.16:39:06::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:39:06::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:39:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2025-02-20.16:39:06::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2025-02-20.16:39:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:39:06::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:39:06::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:39:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2025-02-20.16:39:06::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2025-02-20.16:39:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:39:06::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:39:06::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:39:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2025-02-20.16:39:06::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2025-02-20.16:39:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:39:06::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2025-02-20.16:39:06::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:39:06::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:39:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2025-02-20.16:39:06::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2025-02-20.16:39:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:39:06::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:39:06::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-20.16:39:06::SCWMssOS::No sw design opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:39:06::SCWMssOS::mss exists loading the mss file  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:39:06::SCWMssOS::Opened the sw design from mss  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:39:06::SCWMssOS::Adding the swdes entry D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-02-20.16:39:06::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-20.16:39:06::SCWMssOS::Opened the sw design.  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:39:06::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:39:06::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:39:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2025-02-20.16:39:06::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2025-02-20.16:39:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:39:06::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:39:06::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.16:39:06::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:39:06::SCWMssOS:: library already available in sw design:  xilffs:4.8
TRACE::2025-02-20.16:39:06::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:39:06::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:39:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2025-02-20.16:39:06::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2025-02-20.16:39:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:39:06::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:39:06::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.16:39:06::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:39:06::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2025-02-20.16:39:06::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:39:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-20.16:39:06::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-20.16:39:06::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.16:39:06::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-02-20.16:39:06::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-02-20.16:39:06::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:39:06::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:39:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2025-02-20.16:39:06::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2025-02-20.16:39:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:39:06::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:39:06::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.16:39:06::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:39:06::SCWReader::No isolation master present  
TRACE::2025-02-20.16:39:06::SCWDomain::checking for install qemu data   : 
TRACE::2025-02-20.16:39:06::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-02-20.16:39:06::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-02-20.16:39:06::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:39:06::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:39:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2025-02-20.16:39:06::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2025-02-20.16:39:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:39:06::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:39:06::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:39:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2025-02-20.16:39:06::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2025-02-20.16:39:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:39:06::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:39:06::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:39:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2025-02-20.16:39:06::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2025-02-20.16:39:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:39:06::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:39:06::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.16:39:06::SCWMssOS::No sw design opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:39:06::SCWMssOS::mss exists loading the mss file  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:39:06::SCWMssOS::Opened the sw design from mss  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:39:06::SCWMssOS::Adding the swdes entry D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2025-02-20.16:39:06::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-20.16:39:06::SCWMssOS::Opened the sw design.  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:39:06::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:39:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-20.16:39:06::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-20.16:39:06::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.16:39:06::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-02-20.16:39:06::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-02-20.16:39:06::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:39:06::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:06::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:39:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2025-02-20.16:39:06::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2025-02-20.16:39:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:39:06::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:39:06::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.16:39:06::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:39:06::SCWReader::No isolation master present  
TRACE::2025-02-20.16:39:14::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:14::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:14::SCWPlatform:: Platform location is D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa
TRACE::2025-02-20.16:39:14::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:14::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:39:16::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2025-02-20.16:39:16::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:16::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:16::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:16::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:39:16::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:16::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:39:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2025-02-20.16:39:16::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2025-02-20.16:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:39:16::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:16::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:16::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:16::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:39:16::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:16::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:39:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2025-02-20.16:39:16::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2025-02-20.16:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:39:16::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:39:16::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.16:39:16::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:39:16::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:16::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:16::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:16::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa
TRACE::2025-02-20.16:39:16::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:16::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:39:16::SCWPlatform::update - Opened existing hwdb design_1_wrapper_12
TRACE::2025-02-20.16:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:39:16::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2025-02-20.16:39:16::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:16::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:16::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:16::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:39:16::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:16::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:39:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2025-02-20.16:39:16::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2025-02-20.16:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:39:16::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:16::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:16::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:16::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:39:16::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v3.xsa
TRACE::2025-02-20.16:39:16::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:39:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2025-02-20.16:39:16::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2025-02-20.16:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:39:16::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:39:16::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.16:39:16::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:39:16::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:16::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:16::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:16::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa
TRACE::2025-02-20.16:39:16::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/tempdsa/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:16::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:39:16::SCWPlatform::update - Opened existing hwdb design_1_wrapper_12
TRACE::2025-02-20.16:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:39:16::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:39:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-20.16:39:16::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-20.16:39:16::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.16:39:16::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2025-02-20.16:39:16::SCWMssOS::Removing the swdes entry for  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:39:16::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:39:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-20.16:39:16::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-20.16:39:16::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.16:39:16::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2025-02-20.16:39:16::SCWMssOS::Removing the swdes entry for  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:39:16::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:16::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:16::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:16::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:39:16::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:16::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:39:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-02-20.16:39:18::SCWPlatform::Opened new HwDB with name design_1_wrapper_13
TRACE::2025-02-20.16:39:18::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:39:18::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-02-20.16:39:18::SCWMssOS::Writing the mss file completed D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:39:18::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.16:39:18::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:39:18::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2025-02-20.16:39:18::SCWMssOS::Writing the mss file completed D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:39:18::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.16:39:18::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:18::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:18::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:18::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:39:18::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:18::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:39:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2025-02-20.16:39:18::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2025-02-20.16:39:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:39:18::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:39:18::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.16:39:18::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:39:18::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:18::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:18::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:18::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:39:18::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:18::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:39:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2025-02-20.16:39:18::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2025-02-20.16:39:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:39:18::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:39:18::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.16:39:18::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:39:18::SCWWriter::formatted JSON is {
	"platformName":	"DMA_Example_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_Example_platform",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vivado_2022.2/DMA_Example/DMA_Example_v5.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_Example_v5.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_Example_platform",
	"systems":	[{
			"systemName":	"DMA_Example_platform",
			"systemDesc":	"DMA_Example_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_Example_platform",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b22dbdfd71a9fb0c1aad0532cbf3ae701",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"e4ffde8a564b348ff186b5c448ec53f01",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-02-20.16:39:27::SCWPlatform::Started generating the artifacts platform DMA_Example_platform
TRACE::2025-02-20.16:39:27::SCWPlatform::Sanity checking of platform is completed
LOG::2025-02-20.16:39:27::SCWPlatform::Started generating the artifacts for system configuration DMA_Example_platform
LOG::2025-02-20.16:39:27::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-02-20.16:39:27::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-02-20.16:39:27::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-02-20.16:39:27::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2025-02-20.16:39:27::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2025-02-20.16:39:27::SCWSystem::Not a boot domain 
LOG::2025-02-20.16:39:27::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2025-02-20.16:39:27::SCWDomain::Generating domain artifcats
TRACE::2025-02-20.16:39:27::SCWMssOS::Generating standalone artifcats
TRACE::2025-02-20.16:39:27::SCWMssOS::Copying the qemu file from  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/export/DMA_Example_platform/sw/DMA_Example_platform/qemu/
TRACE::2025-02-20.16:39:27::SCWMssOS::Copying the qemu file from  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/export/DMA_Example_platform/sw/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu/
TRACE::2025-02-20.16:39:27::SCWMssOS:: Copying the user libraries. 
TRACE::2025-02-20.16:39:27::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:27::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:27::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:27::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:39:27::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:27::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:39:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2025-02-20.16:39:27::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2025-02-20.16:39:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:39:27::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:39:27::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.16:39:27::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:39:27::SCWMssOS::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2025-02-20.16:39:27::SCWMssOS::Mss edits present, copying mssfile into export location D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:39:27::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2025-02-20.16:39:30::SCWMssOS::doing bsp build ... 
TRACE::2025-02-20.16:39:30::SCWMssOS::System Command Ran  D: & cd  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2025-02-20.16:39:30::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-02-20.16:39:30::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-02-20.16:39:30::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-02-20.16:39:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-20.16:39:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.16:39:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.16:39:30::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-20.16:39:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-20.16:39:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-02-20.16:39:30::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-02-20.16:39:30::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-02-20.16:39:30::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-02-20.16:39:30::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-20.16:39:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.16:39:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.16:39:30::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-20.16:39:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.16:39:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.16:39:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-20.16:39:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.16:39:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.16:39:30::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-20.16:39:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.16:39:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.16:39:30::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-20.16:39:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.16:39:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.16:39:30::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-20.16:39:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.16:39:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.16:39:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-20.16:39:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-02-20.16:39:30::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-02-20.16:39:30::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-20.16:39:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.16:39:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.16:39:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-20.16:39:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.16:39:30::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.16:39:30::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-20.16:39:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-20.16:39:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-20.16:39:31::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-20.16:39:31::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.16:39:31::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.16:39:31::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-20.16:39:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.16:39:31::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.16:39:31::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-20.16:39:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-20.16:39:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-20.16:39:31::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-20.16:39:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.16:39:31::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.16:39:31::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-20.16:39:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-02-20.16:39:31::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-02-20.16:39:31::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-20.16:39:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-20.16:39:31::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-20.16:39:31::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-20.16:39:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-20.16:39:31::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-20.16:39:31::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-20.16:39:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.16:39:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.16:39:32::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-20.16:39:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-20.16:39:32::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-20.16:39:32::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-20.16:39:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.16:39:32::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.16:39:32::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-20.16:39:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.16:39:32::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.16:39:32::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-20.16:39:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.16:39:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.16:39:33::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-20.16:39:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-20.16:39:33::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-20.16:39:33::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-20.16:39:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.16:39:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.16:39:34::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-20.16:39:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-02-20.16:39:34::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-02-20.16:39:34::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-20.16:39:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-20.16:39:34::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-20.16:39:34::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-20.16:39:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-20.16:39:34::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-20.16:39:34::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-20.16:39:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-20.16:39:35::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-20.16:39:35::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-20.16:39:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-20.16:39:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-20.16:39:35::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-20.16:39:39::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-02-20.16:39:39::SCWMssOS::make --no-print-directory archive

TRACE::2025-02-20.16:39:39::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2025-02-20.16:39:39::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2025-02-20.16:39:39::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2025-02-20.16:39:39::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_corte
TRACE::2025-02-20.16:39:39::SCWMssOS::xa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o
TRACE::2025-02-20.16:39:39::SCWMssOS:: ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/tr
TRACE::2025-02-20.16:39:39::SCWMssOS::anslation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write
TRACE::2025-02-20.16:39:39::SCWMssOS::.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftes
TRACE::2025-02-20.16:39:39::SCWMssOS::t.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_bd.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2025-02-20.16:39:39::SCWMssOS::dring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib/xaxidma_sinit.o ps7_cortexa9_0/
TRACE::2025-02-20.16:39:39::SCWMssOS::lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_
TRACE::2025-02-20.16:39:39::SCWMssOS::0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_c
TRACE::2025-02-20.16:39:39::SCWMssOS::ortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o 
TRACE::2025-02-20.16:39:39::SCWMssOS::ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacp
TRACE::2025-02-20.16:39:39::SCWMssOS::s_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/x
TRACE::2025-02-20.16:39:39::SCWMssOS::gpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xg
TRACE::2025-02-20.16:39:39::SCWMssOS::piops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_
TRACE::2025-02-20.16:39:39::SCWMssOS::0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa
TRACE::2025-02-20.16:39:39::SCWMssOS::9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.
TRACE::2025-02-20.16:39:39::SCWMssOS::o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/x
TRACE::2025-02-20.16:39:39::SCWMssOS::il_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/
TRACE::2025-02-20.16:39:39::SCWMssOS::lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_corte
TRACE::2025-02-20.16:39:39::SCWMssOS::xa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o p
TRACE::2025-02-20.16:39:39::SCWMssOS::s7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_
TRACE::2025-02-20.16:39:39::SCWMssOS::selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/
TRACE::2025-02-20.16:39:39::SCWMssOS::xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0
TRACE::2025-02-20.16:39:39::SCWMssOS::/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9
TRACE::2025-02-20.16:39:39::SCWMssOS::_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib
TRACE::2025-02-20.16:39:39::SCWMssOS::/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o p
TRACE::2025-02-20.16:39:39::SCWMssOS::s7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_hw.o ps
TRACE::2025-02-20.16:39:39::SCWMssOS::7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xusbps_sinit.o

TRACE::2025-02-20.16:39:39::SCWMssOS::'Finished building libraries'

TRACE::2025-02-20.16:39:39::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-02-20.16:39:39::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-02-20.16:39:39::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2025-02-20.16:39:39::SCWSystem::Completed Processing the sysconfig DMA_Example_platform
LOG::2025-02-20.16:39:39::SCWPlatform::Completed generating the artifacts for system configuration DMA_Example_platform
TRACE::2025-02-20.16:39:39::SCWPlatform::Started preparing the platform 
TRACE::2025-02-20.16:39:39::SCWSystem::Writing the bif file for system config DMA_Example_platform
TRACE::2025-02-20.16:39:39::SCWSystem::dir created 
TRACE::2025-02-20.16:39:39::SCWSystem::Writing the bif 
TRACE::2025-02-20.16:39:39::SCWPlatform::Started writing the spfm file 
TRACE::2025-02-20.16:39:39::SCWPlatform::Started writing the xpfm file 
TRACE::2025-02-20.16:39:39::SCWPlatform::Completed generating the platform
TRACE::2025-02-20.16:39:39::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:39:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-20.16:39:39::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-20.16:39:39::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.16:39:39::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:39:39::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2025-02-20.16:39:39::SCWMssOS::Writing the mss file completed D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:39:39::SCWMssOS::Commit changes completed.
TRACE::2025-02-20.16:39:39::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:39::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:39::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:39::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:39:39::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:39::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:39:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2025-02-20.16:39:39::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2025-02-20.16:39:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:39:39::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:39:39::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.16:39:39::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-20.16:39:39::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:39::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:39::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:39::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:39:39::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:39::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:39:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2025-02-20.16:39:39::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2025-02-20.16:39:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:39:39::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:39:39::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.16:39:39::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:39:39::SCWWriter::formatted JSON is {
	"platformName":	"DMA_Example_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_Example_platform",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vivado_2022.2/DMA_Example/DMA_Example_v5.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_Example_v5.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_Example_platform",
	"systems":	[{
			"systemName":	"DMA_Example_platform",
			"systemDesc":	"DMA_Example_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_Example_platform",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b22dbdfd71a9fb0c1aad0532cbf3ae701",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/DMA_Example_platform/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"e4ffde8a564b348ff186b5c448ec53f0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-02-20.16:39:39::SCWPlatform::updated the xpfm file.
TRACE::2025-02-20.16:39:40::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:40::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:40::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:40::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw
TRACE::2025-02-20.16:39:40::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/hw/DMA_Example_v5.xsa
TRACE::2025-02-20.16:39:40::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-20.16:39:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2025-02-20.16:39:40::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2025-02-20.16:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-20.16:39:40::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2025-02-20.16:39:40::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-20.16:39:40::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vitis_2022.2/DMA_Example_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
