<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv</a>
time_elapsed: 0.087s
ram usage: 11816 KB
</pre>
<pre class="log">

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv:1</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;covergroup&#39;
covergroup sg @(posedge clk);
^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv:1</a>: syntax error, unexpected IDENTIFIER
covergroup sg @(posedge clk);
           ^~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv:2</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;coverpoint&#39;
  coverpoint v
  ^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv:4</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;bins&#39;
    bins b2 = (2 [-&gt; 3:5] );
    ^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv:5</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;bins&#39;
    bins b3 = (3[-&gt; 3:5] );
    ^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv:6</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;bins&#39;
    bins b5 = (5 [* 3] );
    ^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv:7</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;bins&#39;
    bins b6 = (1 =&gt; 2 [= 3:6] =&gt; 5);
    ^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p566.sv:9</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endgroup&#39;
endgroup
^~~~~~~~
%Error: Exiting due to 8 error(s)
        ... See the manual and http://www.veripool.org/verilator for more assistance.

</pre>
</body>