#Verilog Codes

Full Adder using case : (https://www.edaplayground.com/x/Kb_F)
4:1 Mux : (https://www.edaplayground.com/x/AQkg)
