
;; Function int hash_UNH(int*, int, long int, int) (_Z8hash_UNHPiili, funcdef_no=1063, decl_uid=23699, cgraph_uid=307)



try_optimize_cfg iteration 1

Removing jump 69.
Removing jump 80.
Removing jump 120.
Redirecting fallthru edge 14->15 to 21
deleting block 15
Removing jump 145.
Removing jump 161.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 40, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 38 0 28 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 28 38 29 2 (set (reg/v/f:DI 114 [ ints ])
        (reg:DI 5 di [ ints ])) tiles.cpp:129 87 {*movdi_internal_rex64}
     (nil))
(insn 29 28 30 2 (set (reg/v:SI 115 [ num_ints ])
        (reg:SI 4 si [ num_ints ])) tiles.cpp:129 89 {*movsi_internal}
     (nil))
(insn 30 29 31 2 (set (reg/v:DI 116 [ m ])
        (reg:DI 1 dx [ m ])) tiles.cpp:129 87 {*movdi_internal_rex64}
     (nil))
(insn 31 30 32 2 (set (reg/v:SI 117 [ increment ])
        (reg:SI 2 cx [ increment ])) tiles.cpp:129 89 {*movsi_internal}
     (nil))
(note 32 31 40 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 40 32 41 2 (var_location:DI sum (const_int 0 [0])) tiles.cpp:134 -1
     (nil))
(insn 41 40 42 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (symbol_ref:DI ("_ZZ8hash_UNHPiiliE10first_call") [flags 0x2]  <var_decl 0x2b67b8f8c688 first_call>) [0 first_call+0 S4 A128])
            (const_int 0 [0]))) tiles.cpp:137 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 42 41 43 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 85)
            (pc))) tiles.cpp:137 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil))
 -> 85)
;;  succ:       3 [50.0%]  (FALLTHRU)
;;              10 [50.0%] 

;; basic block 3, loop depth 0, count 0, freq 20, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL)
;;  pred:       2 [50.0%]  (FALLTHRU)
(note 43 42 44 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 44 43 45 3 (set (reg:DI 91 [ ivtmp.78 ])
        (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b67b8f8c5f0 rndseq>)) 87 {*movdi_internal_rex64}
     (nil))
(insn 45 44 46 3 (set (reg:DI 118)
        (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b67b8f8c5f0 rndseq>)) 87 {*movdi_internal_rex64}
     (nil))
(insn 46 45 79 3 (parallel [
            (set (reg:DI 110 [ D.25971 ])
                (plus:DI (reg:DI 118)
                    (const_int 8192 [0x2000])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
;;  succ:       4 [100.0%]  (FALLTHRU)

;; basic block 4, loop depth 1, count 0, freq 2000, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU)
;;              3 [100.0%]  (FALLTHRU)
(code_label 79 46 47 4 6 "" [0 uses])
(note 47 79 48 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 49 4 (var_location:SI k (clobber (const_int 0 [0]))) -1
     (nil))
(insn 49 48 50 4 (set (reg/f:DI 112 [ D.25972 ])
        (reg:DI 91 [ ivtmp.78 ])) 87 {*movdi_internal_rex64}
     (nil))
(insn 50 49 51 4 (set (mem:SI (reg/f:DI 112 [ D.25972 ]) [0 MEM[base: _115, offset: 0B]+0 S4 A32])
        (const_int 0 [0])) tiles.cpp:139 89 {*movsi_internal}
     (nil))
(debug_insn 51 50 52 4 (var_location:SI i (const_int 0 [0])) tiles.cpp:140 -1
     (nil))
(debug_insn 52 51 33 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 33 52 34 4 (set (reg:SI 108 [ D.25970 ])
        (const_int 4 [0x4])) tiles.cpp:139 89 {*movsi_internal}
     (nil))
(insn 34 33 68 4 (set (reg:SI 90 [ D.25965 ])
        (const_int 0 [0])) tiles.cpp:139 89 {*movsi_internal}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)

;; basic block 5, loop depth 2, count 0, freq 8000, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL)
;;  pred:       6 [100.0%]  (FALLTHRU)
;;              4 [100.0%]  (FALLTHRU)
(code_label 68 34 53 5 4 "" [0 uses])
(note 53 68 54 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 54 53 55 5 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(call_insn 55 54 56 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41]  <function_decl 0x2b67b8e39500 rand>) [0 rand S1 A8])
            (const_int 0 [0]))) tiles.cpp:141 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 56 55 57 5 (set (reg:SI 87 [ D.25966 ])
        (reg:SI 0 ax)) tiles.cpp:141 89 {*movsi_internal}
     (nil))
(insn 57 56 58 5 (set (reg:SI 119 [ D.25965 ])
        (zero_extend:SI (subreg:QI (reg:SI 87 [ D.25966 ]) 0))) tiles.cpp:141 145 {*zero_extendqisi2}
     (nil))
(insn 58 57 59 5 (parallel [
            (set (reg:SI 120 [ D.25965 ])
                (ashift:SI (reg:SI 90 [ D.25965 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:141 512 {*ashlsi3_1}
     (nil))
(insn 59 58 60 5 (parallel [
            (set (reg:SI 90 [ D.25965 ])
                (ior:SI (reg:SI 119 [ D.25965 ])
                    (reg:SI 120 [ D.25965 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:141 412 {*iorsi_1}
     (nil))
(insn 60 59 61 5 (set (mem:SI (reg/f:DI 112 [ D.25972 ]) [0 MEM[base: _115, offset: 0B]+0 S4 A32])
        (reg:SI 90 [ D.25965 ])) tiles.cpp:141 89 {*movsi_internal}
     (nil))
(debug_insn 61 60 62 5 (var_location:SI i (debug_expr:SI D#1)) tiles.cpp:140 -1
     (nil))
(debug_insn 62 61 63 5 (var_location:SI i (debug_expr:SI D#1)) -1
     (nil))
(insn 63 62 64 5 (parallel [
            (set (reg:SI 108 [ D.25970 ])
                (plus:SI (reg:SI 108 [ D.25970 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (nil))
(insn 64 63 65 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 108 [ D.25970 ])
            (const_int 0 [0]))) tiles.cpp:140 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 65 64 66 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) tiles.cpp:140 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
        (nil))
 -> 71)
;;  succ:       6 [75.0%]  (FALLTHRU)
;;              7 [25.0%] 

;; basic block 6, loop depth 2, count 0, freq 6000, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [75.0%]  (FALLTHRU)
(note 66 65 67 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 67 66 71 6 (var_location:SI i (debug_expr:SI D#1)) -1
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)

;; basic block 7, loop depth 1, count 0, freq 2000, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL)
;;  pred:       5 [25.0%] 
(code_label 71 67 72 7 3 "" [1 uses])
(note 72 71 73 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 73 72 74 7 (var_location:SI k (debug_expr:SI D#2)) tiles.cpp:138 -1
     (nil))
(debug_insn 74 73 75 7 (var_location:SI k (debug_expr:SI D#2)) -1
     (nil))
(insn 75 74 76 7 (parallel [
            (set (reg:DI 91 [ ivtmp.78 ])
                (plus:DI (reg:DI 91 [ ivtmp.78 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 76 75 77 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 91 [ ivtmp.78 ])
            (reg:DI 110 [ D.25971 ]))) tiles.cpp:138 8 {*cmpdi_1}
     (nil))
(jump_insn 77 76 78 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 82)
            (pc))) tiles.cpp:138 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 101 [0x65])
        (nil))
 -> 82)
;;  succ:       8 [99.0%]  (FALLTHRU)
;;              9 [1.0%] 

;; basic block 8, loop depth 1, count 0, freq 1980, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 [99.0%]  (FALLTHRU)
(note 78 77 82 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;;  succ:       4 [100.0%]  (FALLTHRU)

;; basic block 9, loop depth 0, count 0, freq 20, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL)
;;  pred:       7 [1.0%] 
(code_label 82 78 83 9 5 "" [1 uses])
(note 83 82 84 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 84 83 85 9 (set (mem/c:SI (symbol_ref:DI ("_ZZ8hash_UNHPiiliE10first_call") [flags 0x2]  <var_decl 0x2b67b8f8c688 first_call>) [0 first_call+0 S4 A128])
        (const_int 0 [0])) tiles.cpp:143 89 {*movsi_internal}
     (nil))
;;  succ:       10 [100.0%]  (FALLTHRU)

;; basic block 10, loop depth 0, count 0, freq 40, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
;;              9 [100.0%]  (FALLTHRU)
(code_label 85 84 86 10 2 "" [1 uses])
(note 86 85 87 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 87 86 88 10 (var_location:SI i (const_int 0 [0])) tiles.cpp:146 -1
     (nil))
(debug_insn 88 87 89 10 (var_location:DI sum (const_int 0 [0])) -1
     (nil))
(debug_insn 89 88 90 10 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 90 89 91 10 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 115 [ num_ints ])
            (const_int 0 [0]))) tiles.cpp:146 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 91 90 92 10 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 164)
            (pc))) tiles.cpp:146 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 164)
;;  succ:       11 [91.0%]  (FALLTHRU)
;;              20 [9.0%] 

;; basic block 11, loop depth 0, count 0, freq 36, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 [91.0%]  (FALLTHRU)
(note 92 91 35 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 35 92 36 11 (set (reg/v:DI 104 [ sum ])
        (const_int 0 [0])) tiles.cpp:134 87 {*movdi_internal_rex64}
     (nil))
(insn 36 35 119 11 (set (reg/v:SI 105 [ i ])
        (const_int 0 [0])) tiles.cpp:146 89 {*movsi_internal}
     (nil))
;;  succ:       12 [100.0%]  (FALLTHRU)

;; basic block 12, loop depth 1, count 0, freq 409, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL)
;;  pred:       13 [100.0%]  (FALLTHRU)
;;              11 [100.0%]  (FALLTHRU)
(code_label 119 36 93 12 9 "" [0 uses])
(note 93 119 94 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 94 93 95 12 (var_location:DI sum (reg/v:DI 104 [ sum ])) -1
     (nil))
(debug_insn 95 94 96 12 (var_location:SI i (reg/v:SI 105 [ i ])) -1
     (nil))
(insn 96 95 97 12 (set (reg:DI 121 [ D.25967 ])
        (sign_extend:DI (reg/v:SI 105 [ i ]))) tiles.cpp:148 149 {*extendsidi2_rex64}
     (nil))
(insn 97 96 98 12 (set (reg:SI 122)
        (mem:SI (plus:DI (mult:DI (reg:DI 121 [ D.25967 ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 114 [ ints ])) [0 *_29+0 S4 A32])) tiles.cpp:148 89 {*movsi_internal}
     (nil))
(insn 98 97 99 12 (set (reg/v:DI 96 [ index ])
        (sign_extend:DI (reg:SI 122))) tiles.cpp:148 149 {*extendsidi2_rex64}
     (nil))
(debug_insn 99 98 100 12 (var_location:DI index (reg/v:DI 96 [ index ])) tiles.cpp:148 -1
     (nil))
(insn 100 99 101 12 (parallel [
            (set (reg:SI 123 [ D.25966 ])
                (mult:SI (reg/v:SI 117 [ increment ])
                    (reg/v:SI 105 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:149 344 {*mulsi3_1}
     (nil))
(insn 101 100 102 12 (set (reg:DI 124 [ D.25969 ])
        (sign_extend:DI (reg:SI 123 [ D.25966 ]))) tiles.cpp:149 149 {*extendsidi2_rex64}
     (nil))
(insn 102 101 103 12 (parallel [
            (set (reg/v:DI 99 [ index ])
                (plus:DI (reg:DI 124 [ D.25969 ])
                    (reg/v:DI 96 [ index ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:149 274 {*adddi_1}
     (nil))
(debug_insn 103 102 104 12 (var_location:DI index (reg/v:DI 99 [ index ])) tiles.cpp:149 -1
     (nil))
(debug_insn 104 103 105 12 (var_location:DI index (and:DI (reg/v:DI 99 [ index ])
        (const_int 2047 [0x7ff]))) tiles.cpp:151 -1
     (nil))
(debug_insn 105 104 106 12 (var_location:DI index (and:DI (reg/v:DI 99 [ index ])
        (const_int 2047 [0x7ff]))) -1
     (nil))
(insn 106 105 107 12 (parallel [
            (set (reg:DI 125 [ index ])
                (and:DI (reg/v:DI 99 [ index ])
                    (const_int 2047 [0x7ff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:151 392 {*anddi_1}
     (nil))
(insn 107 106 108 12 (set (reg:DI 126)
        (sign_extend:DI (subreg:SI (reg:DI 125 [ index ]) 0))) tiles.cpp:155 149 {*extendsidi2_rex64}
     (nil))
(insn 108 107 109 12 (set (reg/f:DI 127)
        (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b67b8f8c5f0 rndseq>)) tiles.cpp:155 87 {*movdi_internal_rex64}
     (nil))
(insn 109 108 110 12 (set (reg:DI 128 [ D.25969 ])
        (zero_extend:DI (mem/j:SI (plus:DI (mult:DI (reg:DI 126)
                        (const_int 4 [0x4]))
                    (reg/f:DI 127)) [0 rndseq S4 A32]))) tiles.cpp:155 139 {*zero_extendsidi2_rex64}
     (nil))
(insn 110 109 111 12 (parallel [
            (set (reg/v:DI 104 [ sum ])
                (plus:DI (reg/v:DI 104 [ sum ])
                    (reg:DI 128 [ D.25969 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:155 274 {*adddi_1}
     (nil))
(debug_insn 111 110 112 12 (var_location:DI sum (reg/v:DI 104 [ sum ])) tiles.cpp:155 -1
     (nil))
(insn 112 111 113 12 (parallel [
            (set (reg/v:SI 105 [ i ])
                (plus:SI (reg/v:SI 105 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:146 273 {*addsi_1}
     (nil))
(debug_insn 113 112 114 12 (var_location:SI i (reg/v:SI 105 [ i ])) tiles.cpp:146 -1
     (nil))
(debug_insn 114 113 115 12 (var_location:DI sum (reg/v:DI 104 [ sum ])) -1
     (nil))
(debug_insn 115 114 116 12 (var_location:SI i (reg/v:SI 105 [ i ])) -1
     (nil))
(insn 116 115 117 12 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 115 [ num_ints ])
            (reg/v:SI 105 [ i ]))) tiles.cpp:146 7 {*cmpsi_1}
     (nil))
(jump_insn 117 116 118 12 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 122)
            (pc))) tiles.cpp:146 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 122)
;;  succ:       13 [91.0%]  (FALLTHRU)
;;              14 [9.0%] 

;; basic block 13, loop depth 1, count 0, freq 372, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 [91.0%]  (FALLTHRU)
(note 118 117 122 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;;  succ:       12 [100.0%]  (FALLTHRU)

;; basic block 14, loop depth 0, count 0, freq 36, maybe hot
;;  prev block 13, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 [9.0%] 
(code_label 122 118 123 14 8 "" [1 uses])
(note 123 122 124 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 124 123 125 14 (parallel [
            (set (reg:DI 131)
                (div:DI (reg/v:DI 104 [ sum ])
                    (reg/v:DI 116 [ m ])))
            (set (reg:DI 130 [ D.25969 ])
                (mod:DI (reg/v:DI 104 [ sum ])
                    (reg/v:DI 116 [ m ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:157 367 {*divmoddi4}
     (nil))
(insn 125 124 126 14 (set (reg:SI 109 [ D.25966 ])
        (subreg:SI (reg:DI 130 [ D.25969 ]) 0)) tiles.cpp:157 89 {*movsi_internal}
     (nil))
(insn 126 125 127 14 (set (reg/v:DI 107 [ index ])
        (sign_extend:DI (reg:SI 109 [ D.25966 ]))) tiles.cpp:157 149 {*extendsidi2_rex64}
     (nil))
(debug_insn 127 126 128 14 (var_location:DI index (reg/v:DI 107 [ index ])) tiles.cpp:157 -1
     (nil))
(debug_insn 128 127 129 14 (var_location:DI index (reg/v:DI 107 [ index ])) -1
     (nil))
(insn 129 128 130 14 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg/v:DI 107 [ index ])
            (const_int 0 [0]))) tiles.cpp:158 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 130 129 134 14 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 134)
            (pc))) tiles.cpp:158 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 10000 [0x2710])
        (nil))
 -> 134)
;;  succ:       16 [100.0%] 
;;              21 (FALLTHRU)

;; basic block 16, loop depth 0, count 0, freq 36, maybe hot
;;  prev block 14, next block 17, flags: (NEW, REACHABLE, RTL)
;;  pred:       14 [100.0%] 
(code_label 134 130 135 16 10 "" [1 uses])
(note 135 134 144 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
;;  succ:       17 [100.0%]  (FALLTHRU)

;; basic block 17, loop depth 1, count 0, freq 409, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL)
;;  pred:       18 [100.0%]  (FALLTHRU)
;;              16 [100.0%]  (FALLTHRU)
(code_label 144 135 136 17 12 "" [0 uses])
(note 136 144 137 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 137 136 138 17 (var_location:DI index (reg/v:DI 107 [ index ])) -1
     (nil))
(insn 138 137 139 17 (parallel [
            (set (reg/v:DI 107 [ index ])
                (plus:DI (reg/v:DI 107 [ index ])
                    (reg/v:DI 116 [ m ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:158 274 {*adddi_1}
     (nil))
(debug_insn 139 138 140 17 (var_location:DI index (reg/v:DI 107 [ index ])) tiles.cpp:158 -1
     (nil))
(debug_insn 140 139 141 17 (var_location:DI index (reg/v:DI 107 [ index ])) -1
     (nil))
(insn 141 140 142 17 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg/v:DI 107 [ index ])
            (const_int 0 [0]))) tiles.cpp:158 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 142 141 143 17 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 147)
            (pc))) tiles.cpp:158 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 147)
;;  succ:       18 [91.0%]  (FALLTHRU)
;;              19 [9.0%] 

;; basic block 18, loop depth 1, count 0, freq 372, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17 [91.0%]  (FALLTHRU)
(note 143 142 147 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
;;  succ:       17 [100.0%]  (FALLTHRU)

;; basic block 19, loop depth 0, count 0, freq 37, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17 [9.0%] 
(code_label 147 143 148 19 11 "" [1 uses])
(note 148 147 149 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 149 148 164 19 (set (reg:SI 109 [ D.25966 ])
        (subreg:SI (reg/v:DI 107 [ index ]) 0)) 89 {*movsi_internal}
     (nil))
;;  succ:       21 [100.0%]  (FALLTHRU)

;; basic block 20, loop depth 0, count 0, freq 4, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 [9.0%] 
(code_label 164 149 163 20 13 "" [1 uses])
(note 163 164 37 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 37 163 150 20 (set (reg:SI 109 [ D.25966 ])
        (const_int 0 [0])) tiles.cpp:146 89 {*movsi_internal}
     (nil))
;;  succ:       21 [100.0%]  (FALLTHRU)

;; basic block 21, loop depth 0, count 0, freq 40, maybe hot
;;  prev block 20, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20 [100.0%]  (FALLTHRU)
;;              14 (FALLTHRU)
;;              19 [100.0%]  (FALLTHRU)
(code_label 150 37 151 21 7 "" [0 uses])
(note 151 150 152 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 152 151 156 21 (set (reg:SI 113 [ <retval> ])
        (reg:SI 109 [ D.25966 ])) tiles.cpp:162 89 {*movsi_internal}
     (nil))
(insn 156 152 159 21 (set (reg/i:SI 0 ax)
        (reg:SI 113 [ <retval> ])) tiles.cpp:163 89 {*movsi_internal}
     (nil))
(insn 159 156 0 21 (use (reg/i:SI 0 ax)) tiles.cpp:163 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void tiles(int*, int, int, float*, int, int*, int) (_Z5tilesPiiiPfiS_i, funcdef_no=1061, decl_uid=23639, cgraph_uid=305)



try_optimize_cfg iteration 1

Redirecting fallthru edge 3->4 to 6
deleting block 4
Removing jump 75.
Redirecting fallthru edge 6->7 to 24
deleting block 7
Removing jump 108.
Removing jump 123.
Removing jump 133.
Removing jump 148.
Removing jump 206.
Removing jump 199.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 40 0 26 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 26 40 27 2 (set (reg/v/f:DI 131 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:37 87 {*movdi_internal_rex64}
     (nil))
(insn 27 26 28 2 (set (reg/v:SI 132 [ num_tilings ])
        (reg:SI 4 si [ num_tilings ])) tiles.cpp:37 89 {*movsi_internal}
     (nil))
(insn 28 27 29 2 (set (reg/v:SI 133 [ memory_size ])
        (reg:SI 1 dx [ memory_size ])) tiles.cpp:37 89 {*movsi_internal}
     (nil))
(insn 29 28 30 2 (set (reg/v/f:DI 134 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:37 87 {*movdi_internal_rex64}
     (nil))
(insn 30 29 31 2 (set (reg/v:SI 135 [ num_floats ])
        (reg:SI 37 r8 [ num_floats ])) tiles.cpp:37 89 {*movsi_internal}
     (nil))
(insn 31 30 32 2 (set (reg/v/f:DI 136 [ ints ])
        (reg:DI 38 r9 [ ints ])) tiles.cpp:37 87 {*movdi_internal_rex64}
     (nil))
(insn 32 31 33 2 (set (reg/v:SI 137 [ num_ints ])
        (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64])) tiles.cpp:37 89 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64])
        (nil)))
(note 33 32 42 2 NOTE_INSN_FUNCTION_BEG)
(insn 42 33 43 2 (parallel [
            (set (reg:SI 138 [ D.26001 ])
                (plus:SI (reg/v:SI 135 [ num_floats ])
                    (reg/v:SI 137 [ num_ints ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:42 273 {*addsi_1}
     (nil))
(insn 43 42 44 2 (parallel [
            (set (reg/v:SI 84 [ num_coordinates ])
                (plus:SI (reg:SI 138 [ D.26001 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:42 273 {*addsi_1}
     (nil))
(debug_insn 44 43 45 2 (var_location:SI num_coordinates (reg/v:SI 84 [ num_coordinates ])) tiles.cpp:42 -1
     (nil))
(debug_insn 45 44 46 2 (var_location:SI i (const_int 0 [0])) tiles.cpp:44 -1
     (nil))
(debug_insn 46 45 47 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 47 46 48 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 137 [ num_ints ])
            (const_int 0 [0]))) tiles.cpp:44 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 48 47 74 2 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 56)
            (pc))) tiles.cpp:44 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9762 [0x2622])
        (nil))
 -> 56)
;;  succ:       5 [97.6%] 
;;              3 [2.4%]  (FALLTHRU)

;; basic block 3, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 2, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [2.4%]  (FALLTHRU)
;;              5 [100.0%]  (FALLTHRU)
(code_label 74 48 49 3 21 "" [0 uses])
(note 49 74 50 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 3 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 51 50 52 3 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 135 [ num_floats ])
            (const_int 0 [0]))) tiles.cpp:47 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 52 51 56 3 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 85)
            (pc))) tiles.cpp:47 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
        (nil))
 -> 85)
;;  succ:       8 [95.2%] 
;;              6 [4.8%]  (FALLTHRU)

;; basic block 5, loop depth 0, count 0, freq 46, maybe hot
;;  prev block 3, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [97.6%] 
(code_label 56 52 57 5 18 "" [1 uses])
(note 57 56 58 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 58 57 59 5 (parallel [
            (set (reg:DI 139)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:44 274 {*adddi_1}
     (nil))
(insn 59 58 60 5 (set (reg:DI 140 [ D.26004 ])
        (sign_extend:DI (reg/v:SI 135 [ num_floats ]))) tiles.cpp:44 149 {*extendsidi2_rex64}
     (nil))
(insn 60 59 61 5 (parallel [
            (set (reg:DI 141 [ D.26004 ])
                (ashift:DI (reg:DI 140 [ D.26004 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:44 513 {*ashldi3_1}
     (nil))
(insn 61 60 62 5 (parallel [
            (set (reg:DI 142 [ D.26008 ])
                (plus:DI (reg:DI 141 [ D.26004 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:44 274 {*adddi_1}
     (nil))
(insn 62 61 63 5 (parallel [
            (set (reg:DI 143 [ D.26007 ])
                (plus:DI (reg:DI 139)
                    (reg:DI 142 [ D.26008 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:44 274 {*adddi_1}
     (nil))
(insn 63 62 64 5 (set (reg:DI 144 [ D.26004 ])
        (sign_extend:DI (reg/v:SI 137 [ num_ints ]))) tiles.cpp:44 149 {*extendsidi2_rex64}
     (nil))
(insn 64 63 65 5 (parallel [
            (set (reg:DI 145 [ D.26004 ])
                (ashift:DI (reg:DI 144 [ D.26004 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:44 513 {*ashldi3_1}
     (nil))
(insn 65 64 66 5 (set (reg:DI 146)
        (reg:DI 143 [ D.26007 ])) 87 {*movdi_internal_rex64}
     (nil))
(insn 66 65 67 5 (set (reg:DI 147)
        (reg/v/f:DI 136 [ ints ])) 87 {*movdi_internal_rex64}
     (nil))
(insn 67 66 68 5 (set (reg:DI 148)
        (reg:DI 145 [ D.26004 ])) 87 {*movdi_internal_rex64}
     (nil))
(insn 68 67 69 5 (set (reg:DI 1 dx)
        (reg:DI 148)) 87 {*movdi_internal_rex64}
     (nil))
(insn 69 68 70 5 (set (reg:DI 4 si)
        (reg:DI 147)) 87 {*movdi_internal_rex64}
     (nil))
(insn 70 69 71 5 (set (reg:DI 5 di)
        (reg:DI 146)) 87 {*movdi_internal_rex64}
     (nil))
(call_insn 71 70 72 5 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x2b67b90e9500 memcpy>) [0 memcpy S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (nil))))))
(insn 72 71 73 5 (set (reg:DI 149)
        (reg:DI 0 ax)) 87 {*movdi_internal_rex64}
     (nil))
(insn 73 72 77 5 (set (reg:DI 150)
        (reg:DI 149)) 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       3 [100.0%]  (FALLTHRU)

;; basic block 6, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 5, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 [100.0%]  (FALLTHRU)
;;              3 [4.8%]  (FALLTHRU)
(code_label 77 73 78 6 20 "" [0 uses])
(note 78 77 79 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 79 78 80 6 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(insn 80 79 81 6 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 132 [ num_tilings ])
            (const_int 0 [0]))) tiles.cpp:53 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 81 80 85 6 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 125)
            (pc))) tiles.cpp:53 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 125)
;;  succ:       12 [91.0%] 
;;              24 [9.0%]  (FALLTHRU)

;; basic block 8, loop depth 0, count 0, freq 45, maybe hot
;;  prev block 6, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [95.2%] 
(code_label 85 81 86 8 19 "" [1 uses])
(note 86 85 87 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 87 86 88 8 (set (reg:SF 125 [ D.26002 ])
        (float:SF (reg/v:SI 132 [ num_tilings ]))) 240 {*floatsisf2_sse_interunit}
     (nil))
(insn 88 87 89 8 (parallel [
            (set (reg:SI 151 [ D.26003 ])
                (plus:SI (reg/v:SI 135 [ num_floats ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (nil))
(insn 89 88 90 8 (set (reg:DI 152 [ D.26004 ])
        (zero_extend:DI (reg:SI 151 [ D.26003 ]))) 139 {*zero_extendsidi2_rex64}
     (nil))
(insn 90 89 91 8 (parallel [
            (set (reg:DI 153 [ D.26004 ])
                (plus:DI (reg:DI 152 [ D.26004 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 91 90 34 8 (parallel [
            (set (reg:DI 99 [ D.26004 ])
                (ashift:DI (reg:DI 153 [ D.26004 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 513 {*ashldi3_1}
     (nil))
(insn 34 91 107 8 (set (reg:DI 115 [ ivtmp.104 ])
        (const_int 0 [0])) tiles.cpp:47 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       9 [100.0%]  (FALLTHRU)

;; basic block 9, loop depth 1, count 0, freq 942, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL)
;;  pred:       10 [100.0%]  (FALLTHRU)
;;              8 [100.0%]  (FALLTHRU)
(code_label 107 34 92 9 25 "" [0 uses])
(note 92 107 93 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 93 92 94 9 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 94 93 95 9 (set (reg:SF 154 [ D.26002 ])
        (mult:SF (reg:SF 125 [ D.26002 ])
            (mem:SF (plus:DI (reg/v/f:DI 134 [ floats ])
                    (reg:DI 115 [ ivtmp.104 ])) [0 MEM[base: floats_26(D), index: ivtmp.104_58, offset: 0B]+0 S4 A32]))) tiles.cpp:48 777 {*fop_sf_comm_sse}
     (nil))
(insn 95 94 96 9 (set (reg:SF 21 xmm0)
        (reg:SF 154 [ D.26002 ])) tiles.cpp:48 135 {*movsf_internal}
     (nil))
(call_insn/u 96 95 97 9 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floorf") [flags 0x41]  <function_decl 0x2b67b7876a00 __builtin_floorf>) [0 __builtin_floorf S1 A8])
            (const_int 0 [0]))) tiles.cpp:48 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 97 96 98 9 (set (reg:SF 88 [ D.26002 ])
        (reg:SF 21 xmm0)) tiles.cpp:48 135 {*movsf_internal}
     (nil))
(insn 98 97 99 9 (parallel [
            (set (reg:DI 155)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -336 [0xfffffffffffffeb0])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:48 274 {*adddi_1}
     (nil))
(insn 99 98 100 9 (set (reg:SI 156)
        (fix:SI (reg:SF 88 [ D.26002 ]))) tiles.cpp:48 177 {fix_truncsfsi_sse}
     (nil))
(insn 100 99 101 9 (set (mem:SI (plus:DI (reg:DI 115 [ ivtmp.104 ])
                (reg:DI 155)) [0 MEM[symbol: qstate, index: ivtmp.104_58, offset: 0B]+0 S4 A32])
        (reg:SI 156)) tiles.cpp:48 89 {*movsi_internal}
     (expr_list:REG_EQUAL (fix:SI (reg:SF 88 [ D.26002 ]))
        (nil)))
(debug_insn 101 100 102 9 (var_location:SI i (debug_expr:SI D#6)) tiles.cpp:47 -1
     (nil))
(debug_insn 102 101 103 9 (var_location:SI i (debug_expr:SI D#6)) -1
     (nil))
(insn 103 102 104 9 (parallel [
            (set (reg:DI 115 [ ivtmp.104 ])
                (plus:DI (reg:DI 115 [ ivtmp.104 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 104 103 105 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 115 [ ivtmp.104 ])
            (reg:DI 99 [ D.26004 ]))) tiles.cpp:47 8 {*cmpdi_1}
     (nil))
(jump_insn 105 104 106 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) tiles.cpp:47 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
        (nil))
 -> 110)
;;  succ:       10 [95.2%]  (FALLTHRU)
;;              11 [4.8%] 

;; basic block 10, loop depth 1, count 0, freq 897, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 [95.2%]  (FALLTHRU)
(note 106 105 110 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;;  succ:       9 [100.0%]  (FALLTHRU)

;; basic block 11, loop depth 0, count 0, freq 45, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 [4.8%] 
(code_label 110 106 111 11 24 "" [1 uses])
(note 111 110 112 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 112 111 113 11 (set (reg:DI 157 [ D.26004 ])
        (sign_extend:DI (reg/v:SI 135 [ num_floats ]))) tiles.cpp:49 149 {*extendsidi2_rex64}
     (nil))
(insn 113 112 114 11 (parallel [
            (set (reg:DI 158 [ D.26004 ])
                (ashift:DI (reg:DI 157 [ D.26004 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:49 513 {*ashldi3_1}
     (nil))
(insn 114 113 115 11 (parallel [
            (set (reg:DI 159)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -256 [0xffffffffffffff00])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 115 114 116 11 (set (reg:DI 160)
        (reg:DI 159)) 87 {*movdi_internal_rex64}
     (nil))
(insn 116 115 117 11 (set (reg:DI 161)
        (reg:DI 158 [ D.26004 ])) 87 {*movdi_internal_rex64}
     (nil))
(insn 117 116 118 11 (set (reg:DI 1 dx)
        (reg:DI 161)) 87 {*movdi_internal_rex64}
     (nil))
(insn 118 117 119 11 (set (reg:SI 4 si)
        (const_int 0 [0])) 89 {*movsi_internal}
     (nil))
(insn 119 118 120 11 (set (reg:DI 5 di)
        (reg:DI 160)) 87 {*movdi_internal_rex64}
     (nil))
(call_insn 120 119 121 11 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x2b67b90e9600 memset>) [0 memset S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 121 120 122 11 (set (reg:DI 162)
        (reg:DI 0 ax)) 87 {*movdi_internal_rex64}
     (nil))
(insn 122 121 125 11 (set (reg:DI 163)
        (reg:DI 162)) 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       6 [100.0%]  (FALLTHRU)

;; basic block 12, loop depth 0, count 0, freq 43, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [91.0%] 
(code_label 125 122 126 12 22 "" [1 uses])
(note 126 125 127 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 127 126 128 12 (set (reg:DI 121 [ D.26006 ])
        (sign_extend:DI (reg/v:SI 133 [ memory_size ]))) 149 {*extendsidi2_rex64}
     (nil))
(insn 128 127 129 12 (set (reg:DI 114 [ ivtmp.98 ])
        (reg/v/f:DI 131 [ the_tiles ])) 87 {*movdi_internal_rex64}
     (nil))
(insn 129 128 130 12 (parallel [
            (set (reg:SI 164 [ D.26003 ])
                (plus:SI (reg/v:SI 135 [ num_floats ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (nil))
(insn 130 129 131 12 (set (reg:DI 165 [ D.26004 ])
        (zero_extend:DI (reg:SI 164 [ D.26003 ]))) 139 {*zero_extendsidi2_rex64}
     (nil))
(insn 131 130 132 12 (parallel [
            (set (reg:DI 166 [ D.26004 ])
                (plus:DI (reg:DI 165 [ D.26004 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 132 131 39 12 (parallel [
            (set (reg:DI 93 [ D.26004 ])
                (ashift:DI (reg:DI 166 [ D.26004 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 513 {*ashldi3_1}
     (nil))
(insn 39 132 169 12 (set (reg/v:SI 119 [ j ])
        (const_int 0 [0])) tiles.cpp:53 89 {*movsi_internal}
     (nil))
;;  succ:       22 [100.0%]  (FALLTHRU)

;; basic block 13, loop depth 2, count 0, freq 9071, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL)
;;  pred:       17 [95.2%] 
(code_label 169 39 135 13 29 "" [1 uses])
(note 135 169 198 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;;  succ:       14 [100.0%]  (FALLTHRU,DFS_BACK)

;; basic block 14, loop depth 2, count 0, freq 9524, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL)
;;  pred:       13 [100.0%]  (FALLTHRU,DFS_BACK)
;;              23 [100.0%]  (FALLTHRU)
(code_label 198 135 136 14 31 "" [0 uses])
(note 136 198 137 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 137 136 138 14 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 138 137 139 14 (parallel [
            (set (reg:DI 167)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -336 [0xfffffffffffffeb0])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:59 274 {*adddi_1}
     (nil))
(insn 139 138 140 14 (set (reg:SI 100 [ D.26001 ])
        (mem:SI (plus:DI (reg:DI 85 [ ivtmp.87 ])
                (reg:DI 167)) [0 MEM[symbol: qstate, index: ivtmp.87_15, offset: 0B]+0 S4 A32])) tiles.cpp:59 89 {*movsi_internal}
     (nil))
(insn 140 139 141 14 (parallel [
            (set (reg:DI 168)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -256 [0xffffffffffffff00])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:59 274 {*adddi_1}
     (nil))
(insn 141 140 142 14 (set (reg:SI 101 [ D.26001 ])
        (mem:SI (plus:DI (reg:DI 85 [ ivtmp.87 ])
                (reg:DI 168)) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32])) tiles.cpp:59 89 {*movsi_internal}
     (nil))
(insn 142 141 143 14 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 100 [ D.26001 ])
            (reg:SI 101 [ D.26001 ]))) tiles.cpp:59 7 {*cmpsi_1}
     (nil))
(jump_insn 143 142 144 14 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) tiles.cpp:59 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil))
 -> 150)
;;  succ:       15 [50.0%]  (FALLTHRU)
;;              16 [50.0%] 

;; basic block 15, loop depth 2, count 0, freq 4762, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 [50.0%]  (FALLTHRU)
(note 144 143 145 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 145 144 146 15 (parallel [
            (set (reg:SI 169 [ D.26001 ])
                (minus:SI (reg:SI 100 [ D.26001 ])
                    (reg:SI 101 [ D.26001 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:60 309 {*subsi_1}
     (nil))
(insn 146 145 147 15 (parallel [
            (set (reg:SI 172)
                (div:SI (reg:SI 169 [ D.26001 ])
                    (reg/v:SI 132 [ num_tilings ])))
            (set (reg:SI 171 [ D.26001 ])
                (mod:SI (reg:SI 169 [ D.26001 ])
                    (reg/v:SI 132 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:60 366 {*divmodsi4}
     (nil))
(insn 147 146 150 15 (parallel [
            (set (reg:SI 104 [ D.26001 ])
                (minus:SI (reg:SI 100 [ D.26001 ])
                    (reg:SI 171 [ D.26001 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:60 309 {*subsi_1}
     (nil))
;;  succ:       17 [100.0%]  (FALLTHRU)

;; basic block 16, loop depth 2, count 0, freq 4762, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL)
;;  pred:       14 [50.0%] 
(code_label 150 147 151 16 27 "" [1 uses])
(note 151 150 152 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 152 151 153 16 (parallel [
            (set (reg:SI 173 [ D.26001 ])
                (plus:SI (reg:SI 100 [ D.26001 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 273 {*addsi_1}
     (nil))
(insn 153 152 154 16 (parallel [
            (set (reg:SI 174 [ D.26001 ])
                (minus:SI (reg:SI 101 [ D.26001 ])
                    (reg:SI 100 [ D.26001 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 309 {*subsi_1}
     (nil))
(insn 154 153 155 16 (parallel [
            (set (reg:SI 175 [ D.26001 ])
                (plus:SI (reg:SI 174 [ D.26001 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 273 {*addsi_1}
     (nil))
(insn 155 154 156 16 (parallel [
            (set (reg:SI 178)
                (div:SI (reg:SI 175 [ D.26001 ])
                    (reg/v:SI 132 [ num_tilings ])))
            (set (reg:SI 177 [ D.26001 ])
                (mod:SI (reg:SI 175 [ D.26001 ])
                    (reg/v:SI 132 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 366 {*divmodsi4}
     (nil))
(insn 156 155 157 16 (parallel [
            (set (reg:SI 179 [ D.26001 ])
                (plus:SI (reg:SI 173 [ D.26001 ])
                    (reg:SI 177 [ D.26001 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 273 {*addsi_1}
     (nil))
(insn 157 156 158 16 (parallel [
            (set (reg:SI 104 [ D.26001 ])
                (minus:SI (reg:SI 179 [ D.26001 ])
                    (reg/v:SI 132 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 309 {*subsi_1}
     (nil))
;;  succ:       17 [100.0%]  (FALLTHRU)

;; basic block 17, loop depth 2, count 0, freq 9524, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL)
;;  pred:       15 [100.0%]  (FALLTHRU)
;;              16 [100.0%]  (FALLTHRU)
(code_label 158 157 159 17 28 "" [0 uses])
(note 159 158 160 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 160 159 161 17 (parallel [
            (set (reg:DI 180)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 161 160 162 17 (set (mem:SI (plus:DI (reg:DI 85 [ ivtmp.87 ])
                (reg:DI 180)) [0 MEM[symbol: coordinates, index: ivtmp.87_15, offset: 0B]+0 S4 A32])
        (reg:SI 104 [ D.26001 ])) 89 {*movsi_internal}
     (nil))
(insn 162 161 163 17 (parallel [
            (set (reg:DI 181)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -256 [0xffffffffffffff00])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:65 274 {*adddi_1}
     (nil))
(insn 163 162 164 17 (parallel [
            (set (reg:SI 182)
                (plus:SI (reg:SI 101 [ D.26001 ])
                    (reg:SI 94 [ ivtmp.93 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:65 273 {*addsi_1}
     (nil))
(insn 164 163 165 17 (set (mem:SI (plus:DI (reg:DI 85 [ ivtmp.87 ])
                (reg:DI 181)) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32])
        (reg:SI 182)) tiles.cpp:65 89 {*movsi_internal}
     (expr_list:REG_EQUAL (plus:SI (reg:SI 101 [ D.26001 ])
            (reg:SI 94 [ ivtmp.93 ]))
        (nil)))
(debug_insn 165 164 166 17 (var_location:SI i (debug_expr:SI D#5)) tiles.cpp:56 -1
     (nil))
(debug_insn 166 165 167 17 (var_location:SI i (debug_expr:SI D#5)) -1
     (nil))
(insn 167 166 168 17 (parallel [
            (set (reg:DI 85 [ ivtmp.87 ])
                (plus:DI (reg:DI 85 [ ivtmp.87 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 168 167 170 17 (parallel [
            (set (reg:SI 94 [ ivtmp.93 ])
                (plus:SI (reg:SI 94 [ ivtmp.93 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (nil))
(insn 170 168 171 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 85 [ ivtmp.87 ])
            (reg:DI 93 [ D.26004 ]))) tiles.cpp:56 8 {*cmpdi_1}
     (nil))
(jump_insn 171 170 205 17 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 169)
            (pc))) tiles.cpp:56 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
        (nil))
 -> 169)
;;  succ:       13 [95.2%] 
;;              18 [4.8%]  (FALLTHRU)

;; basic block 18, loop depth 1, count 0, freq 453, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17 [4.8%]  (FALLTHRU)
(note 205 171 37 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 37 205 209 18 (set (reg/v:SI 120 [ num_floats ])
        (reg/v:SI 135 [ num_floats ])) 89 {*movsi_internal}
     (nil))
;;  succ:       20 [100.0%]  (FALLTHRU)

;; basic block 19, loop depth 1, count 0, freq 23, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 [4.8%] 
(code_label 209 37 208 19 32 "" [1 uses])
(note 208 209 38 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 38 208 194 19 (set (reg/v:SI 120 [ num_floats ])
        (const_int 0 [0])) tiles.cpp:56 89 {*movsi_internal}
     (nil))
;;  succ:       20 [100.0%]  (FALLTHRU)

;; basic block 20, loop depth 1, count 0, freq 476, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       19 [100.0%]  (FALLTHRU)
;;              18 [100.0%]  (FALLTHRU)
(code_label 194 38 172 20 30 "" [0 uses])
(note 172 194 173 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 173 172 174 20 (set (reg:DI 183)
        (sign_extend:DI (reg/v:SI 120 [ num_floats ]))) tiles.cpp:68 149 {*extendsidi2_rex64}
     (nil))
(insn 174 173 175 20 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 183)
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -176 [0xffffffffffffff50])) [0 coordinates S4 A32])
        (reg/v:SI 119 [ j ])) tiles.cpp:68 89 {*movsi_internal}
     (nil))
(insn 175 174 176 20 (parallel [
            (set (reg:DI 184)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:70 274 {*adddi_1}
     (nil))
(insn 176 175 177 20 (set (reg:SI 2 cx)
        (const_int 449 [0x1c1])) tiles.cpp:70 89 {*movsi_internal}
     (nil))
(insn 177 176 178 20 (set (reg:DI 1 dx)
        (reg:DI 121 [ D.26006 ])) tiles.cpp:70 87 {*movdi_internal_rex64}
     (nil))
(insn 178 177 179 20 (set (reg:SI 4 si)
        (reg/v:SI 84 [ num_coordinates ])) tiles.cpp:70 89 {*movsi_internal}
     (nil))
(insn 179 178 180 20 (set (reg:DI 5 di)
        (reg:DI 184)) tiles.cpp:70 87 {*movdi_internal_rex64}
     (nil))
(call_insn 180 179 181 20 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8hash_UNHPiili") [flags 0x1]  <function_decl 0x2b67b8f25700 hash_UNH>) [0 hash_UNH S1 A8])
            (const_int 0 [0]))) tiles.cpp:70 663 {*call_value}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                    (nil))))))
(insn 181 180 182 20 (set (reg:SI 118 [ D.26001 ])
        (reg:SI 0 ax)) tiles.cpp:70 89 {*movsi_internal}
     (nil))
(insn 182 181 183 20 (set (mem:SI (reg:DI 114 [ ivtmp.98 ]) [0 MEM[base: _31, offset: 0B]+0 S4 A32])
        (reg:SI 118 [ D.26001 ])) tiles.cpp:70 89 {*movsi_internal}
     (nil))
(insn 183 182 184 20 (parallel [
            (set (reg/v:SI 119 [ j ])
                (plus:SI (reg/v:SI 119 [ j ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:53 273 {*addsi_1}
     (nil))
(debug_insn 184 183 185 20 (var_location:SI j (reg/v:SI 119 [ j ])) tiles.cpp:53 -1
     (nil))
(debug_insn 185 184 186 20 (var_location:SI j (reg/v:SI 119 [ j ])) -1
     (nil))
(insn 186 185 187 20 (parallel [
            (set (reg:DI 114 [ ivtmp.98 ])
                (plus:DI (reg:DI 114 [ ivtmp.98 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 187 186 188 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 119 [ j ])
            (reg/v:SI 132 [ num_tilings ]))) tiles.cpp:53 7 {*cmpsi_1}
     (nil))
(jump_insn 188 187 189 20 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 203)
            (pc))) tiles.cpp:53 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 203)
;;  succ:       21 [91.0%]  (FALLTHRU)
;;              24 [9.0%] 

;; basic block 21, loop depth 1, count 0, freq 433, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL)
;;  pred:       20 [91.0%]  (FALLTHRU)
(note 189 188 190 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
;;  succ:       22 [100.0%]  (FALLTHRU,DFS_BACK)

;; basic block 22, loop depth 1, count 0, freq 476, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       21 [100.0%]  (FALLTHRU,DFS_BACK)
;;              12 [100.0%]  (FALLTHRU)
(code_label 190 189 191 22 26 "" [0 uses])
(note 191 190 192 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 192 191 193 22 (var_location:SI j (reg/v:SI 119 [ j ])) -1
     (nil))
(debug_insn 193 192 195 22 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 195 193 196 22 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 135 [ num_floats ])
            (const_int 0 [0]))) tiles.cpp:56 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 196 195 197 22 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 209)
            (pc))) tiles.cpp:56 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
        (nil))
 -> 209)
;;  succ:       23 [95.2%]  (FALLTHRU)
;;              19 [4.8%] 

;; basic block 23, loop depth 1, count 0, freq 453, maybe hot
;;  prev block 22, next block 24, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 [95.2%]  (FALLTHRU)
(note 197 196 35 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 35 197 36 23 (set (reg:SI 94 [ ivtmp.93 ])
        (const_int 1 [0x1])) tiles.cpp:56 89 {*movsi_internal}
     (nil))
(insn 36 35 203 23 (set (reg:DI 85 [ ivtmp.87 ])
        (const_int 0 [0])) tiles.cpp:56 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       14 [100.0%]  (FALLTHRU)

;; basic block 24, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 23, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       20 [9.0%] 
;;              6 [9.0%]  (FALLTHRU)
(code_label 203 36 204 24 17 "" [1 uses])
(note 204 203 0 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function int hash(int*, int, collision_table*) (_Z4hashPiiP15collision_table, funcdef_no=1064, decl_uid=23703, cgraph_uid=308)



try_optimize_cfg iteration 1

Removing jump 33.
Removing jump 42.
Removing jump 50.
Removing jump 68.
Removing jump 93.
Redirecting fallthru edge 14->15 to 10
deleting block 15


try_optimize_cfg iteration 2

Deleted label in block 10.


try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 2177, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:DI 98 [ ints ])
        (reg:DI 5 di [ ints ])) tiles.cpp:172 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 99 [ num_ints ])
        (reg:SI 4 si [ num_ints ])) tiles.cpp:172 89 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (reg/v/f:DI 100 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:172 87 {*movdi_internal_rex64}
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (parallel [
            (set (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                        (const_int 24 [0x18])) [0 ct_7(D)->calls+0 S8 A64])
                (plus:DI (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                            (const_int 24 [0x18])) [0 ct_7(D)->calls+0 S8 A64])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:176 274 {*adddi_1}
     (nil))
(insn 9 8 10 2 (set (reg:SI 2 cx)
        (const_int 449 [0x1c1])) tiles.cpp:177 89 {*movsi_internal}
     (nil))
(insn 10 9 11 2 (set (reg:DI 1 dx)
        (mem/j:DI (reg/v/f:DI 100 [ ct ]) [0 ct_7(D)->m+0 S8 A64])) tiles.cpp:177 87 {*movdi_internal_rex64}
     (nil))
(insn 11 10 12 2 (set (reg:SI 4 si)
        (reg/v:SI 99 [ num_ints ])) tiles.cpp:177 89 {*movsi_internal}
     (nil))
(insn 12 11 13 2 (set (reg:DI 5 di)
        (reg/v/f:DI 98 [ ints ])) tiles.cpp:177 87 {*movdi_internal_rex64}
     (nil))
(call_insn 13 12 14 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8hash_UNHPiili") [flags 0x1]  <function_decl 0x2b67b8f25700 hash_UNH>) [0 hash_UNH S1 A8])
            (const_int 0 [0]))) tiles.cpp:177 663 {*call_value}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                    (nil))))))
(insn 14 13 15 2 (set (reg/v:SI 59 [ j ])
        (reg:SI 0 ax)) tiles.cpp:177 89 {*movsi_internal}
     (nil))
(debug_insn 15 14 16 2 (var_location:SI j (reg/v:SI 59 [ j ])) tiles.cpp:177 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 2 cx)
        (const_int 457 [0x1c9])) tiles.cpp:178 89 {*movsi_internal}
     (nil))
(insn 17 16 18 2 (set (reg:DI 1 dx)
        (const_int 2147483647 [0x7fffffff])) tiles.cpp:178 87 {*movdi_internal_rex64}
     (nil))
(insn 18 17 19 2 (set (reg:SI 4 si)
        (reg/v:SI 99 [ num_ints ])) tiles.cpp:178 89 {*movsi_internal}
     (nil))
(insn 19 18 20 2 (set (reg:DI 5 di)
        (reg/v/f:DI 98 [ ints ])) tiles.cpp:178 87 {*movdi_internal_rex64}
     (nil))
(call_insn 20 19 21 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8hash_UNHPiili") [flags 0x1]  <function_decl 0x2b67b8f25700 hash_UNH>) [0 hash_UNH S1 A8])
            (const_int 0 [0]))) tiles.cpp:178 663 {*call_value}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                    (nil))))))
(insn 21 20 22 2 (set (reg:SI 63 [ D.26025 ])
        (reg:SI 0 ax)) tiles.cpp:178 89 {*movsi_internal}
     (nil))
(insn 22 21 23 2 (set (reg/v:DI 64 [ ccheck ])
        (sign_extend:DI (reg:SI 63 [ D.26025 ]))) tiles.cpp:178 149 {*extendsidi2_rex64}
     (nil))
(debug_insn 23 22 24 2 (var_location:DI ccheck (reg/v:DI 64 [ ccheck ])) tiles.cpp:178 -1
     (nil))
(insn 24 23 25 2 (set (reg:DI 101 [ D.26027 ])
        (sign_extend:DI (reg/v:SI 59 [ j ]))) tiles.cpp:179 149 {*extendsidi2_rex64}
     (nil))
(insn 25 24 26 2 (parallel [
            (set (reg:DI 102 [ D.26027 ])
                (ashift:DI (reg:DI 101 [ D.26027 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:179 513 {*ashldi3_1}
     (nil))
(insn 26 25 27 2 (set (reg/f:DI 103)
        (mem/f/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])) tiles.cpp:179 87 {*movdi_internal_rex64}
     (nil))
(insn 27 26 28 2 (parallel [
            (set (reg/f:DI 68 [ D.26026 ])
                (plus:DI (reg:DI 102 [ D.26027 ])
                    (reg/f:DI 103)))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:179 274 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                    (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])
            (reg:DI 102 [ D.26027 ]))
        (nil)))
(insn 28 27 29 2 (set (reg:DI 69 [ D.26024 ])
        (mem:DI (reg/f:DI 68 [ D.26026 ]) [0 *_22+0 S8 A64])) tiles.cpp:179 87 {*movdi_internal_rex64}
     (nil))
(insn 29 28 30 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 69 [ D.26024 ])
            (reg/v:DI 64 [ ccheck ]))) tiles.cpp:179 8 {*cmpdi_1}
     (nil))
(jump_insn 30 29 31 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 35)
            (pc))) tiles.cpp:179 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 8009 [0x1f49])
        (nil))
 -> 35)
;;  succ:       3 [19.9%]  (FALLTHRU)
;;              4 [80.1%] 

;; basic block 3, loop depth 0, count 0, freq 433, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [19.9%]  (FALLTHRU)
(note 31 30 32 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 35 3 (parallel [
            (set (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                        (const_int 32 [0x20])) [0 ct_7(D)->clearhits+0 S8 A64])
                (plus:DI (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                            (const_int 32 [0x20])) [0 ct_7(D)->clearhits+0 S8 A64])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:180 274 {*adddi_1}
     (nil))
;;  succ:       16 [100.0%]  (FALLTHRU)

;; basic block 4, loop depth 0, count 0, freq 1743, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL)
;;  pred:       2 [80.1%] 
(code_label 35 32 36 4 37 "" [1 uses])
(note 36 35 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 69 [ D.26024 ])
            (const_int -1 [0xffffffffffffffff]))) tiles.cpp:181 8 {*cmpdi_1}
     (nil))
(jump_insn 38 37 39 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 44)
            (pc))) tiles.cpp:181 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 8009 [0x1f49])
        (nil))
 -> 44)
;;  succ:       5 [19.9%]  (FALLTHRU)
;;              6 [80.1%] 

;; basic block 5, loop depth 0, count 0, freq 347, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [19.9%]  (FALLTHRU)
(note 39 38 40 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 40 39 41 5 (parallel [
            (set (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                        (const_int 32 [0x20])) [0 ct_7(D)->clearhits+0 S8 A64])
                (plus:DI (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                            (const_int 32 [0x20])) [0 ct_7(D)->clearhits+0 S8 A64])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:182 274 {*adddi_1}
     (nil))
(insn 41 40 44 5 (set (mem:DI (reg/f:DI 68 [ D.26026 ]) [0 *_22+0 S8 A64])
        (reg/v:DI 64 [ ccheck ])) tiles.cpp:183 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       16 [100.0%]  (FALLTHRU)

;; basic block 6, loop depth 0, count 0, freq 1396, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL)
;;  pred:       4 [80.1%] 
(code_label 44 41 45 6 39 "" [1 uses])
(note 45 44 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/j:SI (plus:DI (reg/v/f:DI 100 [ ct ])
                    (const_int 16 [0x10])) [0 ct_7(D)->safe+0 S4 A64])
            (const_int 0 [0]))) tiles.cpp:184 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 47 46 48 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 52)
            (pc))) tiles.cpp:184 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 3898 [0xf3a])
        (nil))
 -> 52)
;;  succ:       7 [61.0%]  (FALLTHRU)
;;              8 [39.0%] 

;; basic block 7, loop depth 0, count 0, freq 852, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [61.0%]  (FALLTHRU)
(note 48 47 49 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 52 7 (parallel [
            (set (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                        (const_int 40 [0x28])) [0 ct_7(D)->collisions+0 S8 A64])
                (plus:DI (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                            (const_int 40 [0x28])) [0 ct_7(D)->collisions+0 S8 A64])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:185 274 {*adddi_1}
     (nil))
;;  succ:       16 [100.0%]  (FALLTHRU)

;; basic block 8, loop depth 0, count 0, freq 544, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [39.0%] 
(code_label 52 49 53 8 40 "" [1 uses])
(note 53 52 54 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 55 8 (set (reg:SI 2 cx)
        (const_int 449 [0x1c1])) tiles.cpp:187 89 {*movsi_internal}
     (nil))
(insn 55 54 56 8 (set (reg:DI 1 dx)
        (const_int 536870911 [0x1fffffff])) tiles.cpp:187 87 {*movdi_internal_rex64}
     (nil))
(insn 56 55 57 8 (set (reg:SI 4 si)
        (reg/v:SI 99 [ num_ints ])) tiles.cpp:187 89 {*movsi_internal}
     (nil))
(insn 57 56 58 8 (set (reg:DI 5 di)
        (reg/v/f:DI 98 [ ints ])) tiles.cpp:187 87 {*movdi_internal_rex64}
     (nil))
(call_insn 58 57 59 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8hash_UNHPiili") [flags 0x1]  <function_decl 0x2b67b8f25700 hash_UNH>) [0 hash_UNH S1 A8])
            (const_int 0 [0]))) tiles.cpp:187 663 {*call_value}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                    (nil))))))
(insn 59 58 60 8 (set (reg:SI 77 [ D.26025 ])
        (reg:SI 0 ax)) tiles.cpp:187 89 {*movsi_internal}
     (nil))
(insn 60 59 61 8 (parallel [
            (set (reg:SI 104 [ D.26025 ])
                (ashift:SI (reg:SI 77 [ D.26025 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:187 512 {*ashlsi3_1}
     (nil))
(insn 61 60 62 8 (parallel [
            (set (reg:SI 105 [ D.26025 ])
                (plus:SI (reg:SI 104 [ D.26025 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:187 273 {*addsi_1}
     (nil))
(insn 62 61 63 8 (set (reg/v:DI 80 [ h2 ])
        (sign_extend:DI (reg:SI 105 [ D.26025 ]))) tiles.cpp:187 149 {*extendsidi2_rex64}
     (nil))
(debug_insn 63 62 64 8 (var_location:DI h2 (reg/v:DI 80 [ h2 ])) tiles.cpp:187 -1
     (nil))
(debug_insn 64 63 65 8 (var_location:SI i (const_int 0 [0])) tiles.cpp:188 -1
     (nil))
(insn 65 64 66 8 (set (reg:DI 92 [ D.26024 ])
        (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                (const_int 40 [0x28])) [0 ct_7(D)->collisions+0 S8 A64])) 87 {*movdi_internal_rex64}
     (nil))
(insn 66 65 67 8 (set (reg:DI 91 [ D.26024 ])
        (mem/j:DI (reg/v/f:DI 100 [ ct ]) [0 ct_7(D)->m+0 S8 A64])) 87 {*movdi_internal_rex64}
     (nil))
(insn 67 66 109 8 (parallel [
            (set (reg:DI 81 [ ivtmp.112 ])
                (plus:DI (reg:DI 92 [ D.26024 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
;;  succ:       14 [100.0%]  (FALLTHRU)

;; basic block 9, loop depth 0, count 0, freq 4, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL)
;;  pred:       14 [0.0%] 
(code_label 109 67 70 9 43 "" [1 uses])
(note 70 109 71 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 71 70 72 9 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x2b67bf528da8 *.LC0>)) -1
     (nil))
(insn 72 71 73 9 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x2b67bf528da8 *.LC0>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 87 {*movdi_internal_rex64}
     (nil))
(insn 73 72 74 9 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 89 {*movsi_internal}
     (nil))
(insn 74 73 75 9 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 91 {*movqi_internal}
     (nil))
(call_insn 75 74 76 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2b67b7917600 __printf_chk>) [0 __builtin___printf_chk S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 663 {*call_value}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_BR_PRED (use (reg:SI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (nil)))))
(insn 76 75 77 9 (set (reg:SI 5 di)
        (const_int 0 [0])) tiles.cpp:193 89 {*movsi_internal}
     (nil))
(call_insn 77 76 79 9 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41]  <function_decl 0x2b67b78fd700 exit>) [0 __builtin_exit S1 A8])
        (const_int 0 [0])) tiles.cpp:193 656 {*call}
     (expr_list:REG_NORETURN (const_int 0 [0])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (nil)))
;;  succ:      

;; basic block 10, loop depth 1, count 0, freq 9896, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL)
;;  pred:       14 [100.0%]  (FALLTHRU)
(note 79 77 80 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 10 (set (reg:DI 106 [ D.26027 ])
        (sign_extend:DI (reg/v:SI 59 [ j ]))) tiles.cpp:194 149 {*extendsidi2_rex64}
     (nil))
(insn 81 80 82 10 (parallel [
            (set (reg:DI 107 [ D.26027 ])
                (ashift:DI (reg:DI 106 [ D.26027 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:194 513 {*ashldi3_1}
     (nil))
(insn 82 81 83 10 (set (reg/f:DI 108)
        (mem/f/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])) tiles.cpp:194 87 {*movdi_internal_rex64}
     (nil))
(insn 83 82 84 10 (parallel [
            (set (reg/f:DI 89 [ D.26026 ])
                (plus:DI (reg:DI 107 [ D.26027 ])
                    (reg/f:DI 108)))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:194 274 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                    (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])
            (reg:DI 107 [ D.26027 ]))
        (nil)))
(insn 84 83 85 10 (set (reg:DI 90 [ D.26024 ])
        (mem:DI (reg/f:DI 89 [ D.26026 ]) [0 *_55+0 S8 A64])) tiles.cpp:194 87 {*movdi_internal_rex64}
     (nil))
(insn 85 84 86 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 90 [ D.26024 ])
            (reg/v:DI 64 [ ccheck ]))) tiles.cpp:194 8 {*cmpdi_1}
     (nil))
(jump_insn 86 85 87 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 117)
            (pc))) tiles.cpp:194 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 225 [0xe1])
        (nil))
 -> 117)
;;  succ:       16 [2.2%] 
;;              11 [97.8%]  (FALLTHRU)

;; basic block 11, loop depth 1, count 0, freq 9673, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL)
;;  pred:       10 [97.8%]  (FALLTHRU)
(note 87 86 88 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 88 87 89 11 (parallel [
            (set (reg:DI 81 [ ivtmp.112 ])
                (plus:DI (reg:DI 81 [ ivtmp.112 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 89 88 90 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 90 [ D.26024 ])
            (const_int -1 [0xffffffffffffffff]))) tiles.cpp:195 8 {*cmpdi_1}
     (nil))
(jump_insn 90 89 91 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 95)
            (pc))) tiles.cpp:195 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9775 [0x262f])
        (nil))
 -> 95)
;;  succ:       12 [2.2%]  (FALLTHRU)
;;              13 [97.8%] 

;; basic block 12, loop depth 0, count 0, freq 218, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 [2.2%]  (FALLTHRU)
(note 91 90 92 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 92 91 95 12 (set (mem:DI (reg/f:DI 89 [ D.26026 ]) [0 *_78+0 S8 A64])
        (reg/v:DI 64 [ ccheck ])) tiles.cpp:195 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       16 [100.0%]  (FALLTHRU)

;; basic block 13, loop depth 1, count 0, freq 9455, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL)
;;  pred:       11 [97.8%] 
(code_label 95 92 96 13 42 "" [1 uses])
(note 96 95 97 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;;  succ:       14 [100.0%]  (FALLTHRU,DFS_BACK)

;; basic block 14, loop depth 1, count 0, freq 10000, maybe hot
;;  prev block 13, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU)
;;              13 [100.0%]  (FALLTHRU,DFS_BACK)
(code_label 97 96 98 14 41 "" [0 uses])
(note 98 97 99 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 99 98 100 14 (var_location:SI i (plus:SI (not:SI (subreg:SI (reg:DI 92 [ D.26024 ]) 0))
        (subreg:SI (reg:DI 81 [ ivtmp.112 ]) 0))) -1
     (nil))
(debug_insn 100 99 101 14 (var_location:SI j (reg/v:SI 59 [ j ])) -1
     (nil))
(debug_insn 101 100 102 14 (var_location:SI i (minus:SI (subreg:SI (reg:DI 81 [ ivtmp.112 ]) 0)
        (subreg:SI (reg:DI 92 [ D.26024 ]) 0))) tiles.cpp:189 -1
     (nil))
(insn 102 101 103 14 (set (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                (const_int 40 [0x28])) [0 ct_7(D)->collisions+0 S8 A64])
        (reg:DI 81 [ ivtmp.112 ])) tiles.cpp:190 87 {*movdi_internal_rex64}
     (nil))
(insn 103 102 104 14 (set (reg:DI 109 [ D.26024 ])
        (sign_extend:DI (reg/v:SI 59 [ j ]))) tiles.cpp:191 149 {*extendsidi2_rex64}
     (nil))
(insn 104 103 105 14 (parallel [
            (set (reg:DI 110 [ D.26024 ])
                (plus:DI (reg:DI 109 [ D.26024 ])
                    (reg/v:DI 80 [ h2 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:191 274 {*adddi_1}
     (nil))
(insn 105 104 106 14 (parallel [
            (set (reg:DI 112)
                (div:DI (reg:DI 110 [ D.26024 ])
                    (reg:DI 91 [ D.26024 ])))
            (set (reg:DI 111)
                (mod:DI (reg:DI 110 [ D.26024 ])
                    (reg:DI 91 [ D.26024 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:191 367 {*divmoddi4}
     (nil))
(insn 106 105 107 14 (set (reg:DI 85 [ D.26024 ])
        (reg:DI 111)) tiles.cpp:191 87 {*movdi_internal_rex64}
     (nil))
(insn 107 106 108 14 (set (reg/v:SI 59 [ j ])
        (subreg:SI (reg:DI 85 [ D.26024 ]) 0)) tiles.cpp:191 89 {*movsi_internal}
     (nil))
(debug_insn 108 107 110 14 (var_location:SI j (reg/v:SI 59 [ j ])) tiles.cpp:191 -1
     (nil))
(insn 110 108 111 14 (parallel [
            (set (reg:DI 113 [ D.26028 ])
                (minus:DI (reg:DI 81 [ ivtmp.112 ])
                    (reg:DI 92 [ D.26024 ])))
            (clobber (reg:CC 17 flags))
        ]) 310 {*subdi_1}
     (nil))
(insn 111 110 112 14 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 91 [ D.26024 ])
            (reg:DI 113 [ D.26028 ]))) tiles.cpp:193 8 {*cmpdi_1}
     (nil))
(jump_insn 112 111 117 14 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 109)
            (pc))) tiles.cpp:193 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil))
 -> 109)
;;  succ:       9 [0.0%] 
;;              10 [100.0%]  (FALLTHRU)

;; basic block 16, loop depth 0, count 0, freq 2173, maybe hot
;;  prev block 14, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%]  (FALLTHRU)
;;              5 [100.0%]  (FALLTHRU)
;;              7 [100.0%]  (FALLTHRU)
;;              10 [2.2%] 
;;              12 [100.0%]  (FALLTHRU)
(code_label 117 112 118 16 38 "" [1 uses])
(note 118 117 119 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 119 118 120 16 (var_location:SI j (reg/v:SI 59 [ j ])) -1
     (nil))
(insn 120 119 124 16 (set (reg:SI 97 [ <retval> ])
        (reg/v:SI 59 [ j ])) tiles.cpp:198 89 {*movsi_internal}
     (nil))
(insn 124 120 127 16 (set (reg/i:SI 0 ax)
        (reg:SI 97 [ <retval> ])) tiles.cpp:199 89 {*movsi_internal}
     (nil))
(insn 127 124 0 16 (use (reg/i:SI 0 ax)) tiles.cpp:199 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void tiles(int*, int, collision_table*, float*, int, int*, int) (_Z5tilesPiiP15collision_tablePfiS_i, funcdef_no=1062, decl_uid=23694, cgraph_uid=306)



try_optimize_cfg iteration 1

Redirecting fallthru edge 3->4 to 6
deleting block 4
Removing jump 53.
Redirecting fallthru edge 6->7 to 24
deleting block 7
Removing jump 86.
Removing jump 101.
Removing jump 110.
Removing jump 125.
Removing jump 182.
Removing jump 175.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 18 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 4 18 5 2 (set (reg/v/f:DI 108 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:84 87 {*movdi_internal_rex64}
     (nil))
(insn 5 4 6 2 (set (reg/v:SI 109 [ num_tilings ])
        (reg:SI 4 si [ num_tilings ])) tiles.cpp:84 89 {*movsi_internal}
     (nil))
(insn 6 5 7 2 (set (reg/v/f:DI 110 [ ctable ])
        (reg:DI 1 dx [ ctable ])) tiles.cpp:84 87 {*movdi_internal_rex64}
     (nil))
(insn 7 6 8 2 (set (reg/v/f:DI 111 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:84 87 {*movdi_internal_rex64}
     (nil))
(insn 8 7 9 2 (set (reg/v:SI 112 [ num_floats ])
        (reg:SI 37 r8 [ num_floats ])) tiles.cpp:84 89 {*movsi_internal}
     (nil))
(insn 9 8 10 2 (set (reg/v/f:DI 113 [ ints ])
        (reg:DI 38 r9 [ ints ])) tiles.cpp:84 87 {*movdi_internal_rex64}
     (nil))
(insn 10 9 11 2 (set (reg/v:SI 114 [ num_ints ])
        (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64])) tiles.cpp:84 89 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64])
        (nil)))
(note 11 10 20 2 NOTE_INSN_FUNCTION_BEG)
(insn 20 11 21 2 (parallel [
            (set (reg:SI 115 [ D.26056 ])
                (plus:SI (reg/v:SI 112 [ num_floats ])
                    (reg/v:SI 114 [ num_ints ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:89 273 {*addsi_1}
     (nil))
(insn 21 20 22 2 (parallel [
            (set (reg/v:SI 62 [ num_coordinates ])
                (plus:SI (reg:SI 115 [ D.26056 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:89 273 {*addsi_1}
     (nil))
(debug_insn 22 21 23 2 (var_location:SI num_coordinates (reg/v:SI 62 [ num_coordinates ])) tiles.cpp:89 -1
     (nil))
(debug_insn 23 22 24 2 (var_location:SI i (const_int 0 [0])) tiles.cpp:91 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 25 24 26 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 114 [ num_ints ])
            (const_int 0 [0]))) tiles.cpp:91 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 26 25 52 2 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 34)
            (pc))) tiles.cpp:91 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9762 [0x2622])
        (nil))
 -> 34)
;;  succ:       5 [97.6%] 
;;              3 [2.4%]  (FALLTHRU)

;; basic block 3, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 2, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [2.4%]  (FALLTHRU)
;;              5 [100.0%]  (FALLTHRU)
(code_label 52 26 27 3 54 "" [0 uses])
(note 27 52 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 28 27 29 3 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 29 28 30 3 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 112 [ num_floats ])
            (const_int 0 [0]))) tiles.cpp:94 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 30 29 34 3 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 63)
            (pc))) tiles.cpp:94 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
        (nil))
 -> 63)
;;  succ:       8 [95.2%] 
;;              6 [4.8%]  (FALLTHRU)

;; basic block 5, loop depth 0, count 0, freq 46, maybe hot
;;  prev block 3, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [97.6%] 
(code_label 34 30 35 5 51 "" [1 uses])
(note 35 34 36 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 36 35 37 5 (parallel [
            (set (reg:DI 116)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:91 274 {*adddi_1}
     (nil))
(insn 37 36 38 5 (set (reg:DI 117 [ D.26059 ])
        (sign_extend:DI (reg/v:SI 112 [ num_floats ]))) tiles.cpp:91 149 {*extendsidi2_rex64}
     (nil))
(insn 38 37 39 5 (parallel [
            (set (reg:DI 118 [ D.26059 ])
                (ashift:DI (reg:DI 117 [ D.26059 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:91 513 {*ashldi3_1}
     (nil))
(insn 39 38 40 5 (parallel [
            (set (reg:DI 119 [ D.26062 ])
                (plus:DI (reg:DI 118 [ D.26059 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:91 274 {*adddi_1}
     (nil))
(insn 40 39 41 5 (parallel [
            (set (reg:DI 120 [ D.26061 ])
                (plus:DI (reg:DI 116)
                    (reg:DI 119 [ D.26062 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:91 274 {*adddi_1}
     (nil))
(insn 41 40 42 5 (set (reg:DI 121 [ D.26059 ])
        (sign_extend:DI (reg/v:SI 114 [ num_ints ]))) tiles.cpp:91 149 {*extendsidi2_rex64}
     (nil))
(insn 42 41 43 5 (parallel [
            (set (reg:DI 122 [ D.26059 ])
                (ashift:DI (reg:DI 121 [ D.26059 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:91 513 {*ashldi3_1}
     (nil))
(insn 43 42 44 5 (set (reg:DI 123)
        (reg:DI 120 [ D.26061 ])) 87 {*movdi_internal_rex64}
     (nil))
(insn 44 43 45 5 (set (reg:DI 124)
        (reg/v/f:DI 113 [ ints ])) 87 {*movdi_internal_rex64}
     (nil))
(insn 45 44 46 5 (set (reg:DI 125)
        (reg:DI 122 [ D.26059 ])) 87 {*movdi_internal_rex64}
     (nil))
(insn 46 45 47 5 (set (reg:DI 1 dx)
        (reg:DI 125)) 87 {*movdi_internal_rex64}
     (nil))
(insn 47 46 48 5 (set (reg:DI 4 si)
        (reg:DI 124)) 87 {*movdi_internal_rex64}
     (nil))
(insn 48 47 49 5 (set (reg:DI 5 di)
        (reg:DI 123)) 87 {*movdi_internal_rex64}
     (nil))
(call_insn 49 48 50 5 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x2b67b90e9500 memcpy>) [0 memcpy S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (nil))))))
(insn 50 49 51 5 (set (reg:DI 126)
        (reg:DI 0 ax)) 87 {*movdi_internal_rex64}
     (nil))
(insn 51 50 55 5 (set (reg:DI 127)
        (reg:DI 126)) 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       3 [100.0%]  (FALLTHRU)

;; basic block 6, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 5, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 [100.0%]  (FALLTHRU)
;;              3 [4.8%]  (FALLTHRU)
(code_label 55 51 56 6 53 "" [0 uses])
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 57 56 58 6 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(insn 58 57 59 6 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 109 [ num_tilings ])
            (const_int 0 [0]))) tiles.cpp:100 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 59 58 63 6 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 103)
            (pc))) tiles.cpp:100 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 103)
;;  succ:       12 [91.0%] 
;;              24 [9.0%]  (FALLTHRU)

;; basic block 8, loop depth 0, count 0, freq 45, maybe hot
;;  prev block 6, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [95.2%] 
(code_label 63 59 64 8 52 "" [1 uses])
(note 64 63 65 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 65 64 66 8 (set (reg:SF 102 [ D.26057 ])
        (float:SF (reg/v:SI 109 [ num_tilings ]))) 240 {*floatsisf2_sse_interunit}
     (nil))
(insn 66 65 67 8 (parallel [
            (set (reg:SI 128 [ D.26058 ])
                (plus:SI (reg/v:SI 112 [ num_floats ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (nil))
(insn 67 66 68 8 (set (reg:DI 129 [ D.26059 ])
        (zero_extend:DI (reg:SI 128 [ D.26058 ]))) 139 {*zero_extendsidi2_rex64}
     (nil))
(insn 68 67 69 8 (parallel [
            (set (reg:DI 130 [ D.26059 ])
                (plus:DI (reg:DI 129 [ D.26059 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 69 68 12 8 (parallel [
            (set (reg:DI 77 [ D.26059 ])
                (ashift:DI (reg:DI 130 [ D.26059 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 513 {*ashldi3_1}
     (nil))
(insn 12 69 85 8 (set (reg:DI 92 [ ivtmp.138 ])
        (const_int 0 [0])) tiles.cpp:94 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       9 [100.0%]  (FALLTHRU)

;; basic block 9, loop depth 1, count 0, freq 942, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL)
;;  pred:       10 [100.0%]  (FALLTHRU)
;;              8 [100.0%]  (FALLTHRU)
(code_label 85 12 70 9 58 "" [0 uses])
(note 70 85 71 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 71 70 72 9 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 72 71 73 9 (set (reg:SF 131 [ D.26057 ])
        (mult:SF (reg:SF 102 [ D.26057 ])
            (mem:SF (plus:DI (reg/v/f:DI 111 [ floats ])
                    (reg:DI 92 [ ivtmp.138 ])) [0 MEM[base: floats_26(D), index: ivtmp.138_58, offset: 0B]+0 S4 A32]))) tiles.cpp:95 777 {*fop_sf_comm_sse}
     (nil))
(insn 73 72 74 9 (set (reg:SF 21 xmm0)
        (reg:SF 131 [ D.26057 ])) tiles.cpp:95 135 {*movsf_internal}
     (nil))
(call_insn/u 74 73 75 9 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floorf") [flags 0x41]  <function_decl 0x2b67b7876a00 __builtin_floorf>) [0 __builtin_floorf S1 A8])
            (const_int 0 [0]))) tiles.cpp:95 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 75 74 76 9 (set (reg:SF 66 [ D.26057 ])
        (reg:SF 21 xmm0)) tiles.cpp:95 135 {*movsf_internal}
     (nil))
(insn 76 75 77 9 (parallel [
            (set (reg:DI 132)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -336 [0xfffffffffffffeb0])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:95 274 {*adddi_1}
     (nil))
(insn 77 76 78 9 (set (reg:SI 133)
        (fix:SI (reg:SF 66 [ D.26057 ]))) tiles.cpp:95 177 {fix_truncsfsi_sse}
     (nil))
(insn 78 77 79 9 (set (mem:SI (plus:DI (reg:DI 92 [ ivtmp.138 ])
                (reg:DI 132)) [0 MEM[symbol: qstate, index: ivtmp.138_58, offset: 0B]+0 S4 A32])
        (reg:SI 133)) tiles.cpp:95 89 {*movsi_internal}
     (expr_list:REG_EQUAL (fix:SI (reg:SF 66 [ D.26057 ]))
        (nil)))
(debug_insn 79 78 80 9 (var_location:SI i (debug_expr:SI D#9)) tiles.cpp:94 -1
     (nil))
(debug_insn 80 79 81 9 (var_location:SI i (debug_expr:SI D#9)) -1
     (nil))
(insn 81 80 82 9 (parallel [
            (set (reg:DI 92 [ ivtmp.138 ])
                (plus:DI (reg:DI 92 [ ivtmp.138 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 82 81 83 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 92 [ ivtmp.138 ])
            (reg:DI 77 [ D.26059 ]))) tiles.cpp:94 8 {*cmpdi_1}
     (nil))
(jump_insn 83 82 84 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) tiles.cpp:94 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
        (nil))
 -> 88)
;;  succ:       10 [95.2%]  (FALLTHRU)
;;              11 [4.8%] 

;; basic block 10, loop depth 1, count 0, freq 897, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 [95.2%]  (FALLTHRU)
(note 84 83 88 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;;  succ:       9 [100.0%]  (FALLTHRU)

;; basic block 11, loop depth 0, count 0, freq 45, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 [4.8%] 
(code_label 88 84 89 11 57 "" [1 uses])
(note 89 88 90 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 90 89 91 11 (set (reg:DI 134 [ D.26059 ])
        (sign_extend:DI (reg/v:SI 112 [ num_floats ]))) tiles.cpp:96 149 {*extendsidi2_rex64}
     (nil))
(insn 91 90 92 11 (parallel [
            (set (reg:DI 135 [ D.26059 ])
                (ashift:DI (reg:DI 134 [ D.26059 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:96 513 {*ashldi3_1}
     (nil))
(insn 92 91 93 11 (parallel [
            (set (reg:DI 136)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -256 [0xffffffffffffff00])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 93 92 94 11 (set (reg:DI 137)
        (reg:DI 136)) 87 {*movdi_internal_rex64}
     (nil))
(insn 94 93 95 11 (set (reg:DI 138)
        (reg:DI 135 [ D.26059 ])) 87 {*movdi_internal_rex64}
     (nil))
(insn 95 94 96 11 (set (reg:DI 1 dx)
        (reg:DI 138)) 87 {*movdi_internal_rex64}
     (nil))
(insn 96 95 97 11 (set (reg:SI 4 si)
        (const_int 0 [0])) 89 {*movsi_internal}
     (nil))
(insn 97 96 98 11 (set (reg:DI 5 di)
        (reg:DI 137)) 87 {*movdi_internal_rex64}
     (nil))
(call_insn 98 97 99 11 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x2b67b90e9600 memset>) [0 memset S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 99 98 100 11 (set (reg:DI 139)
        (reg:DI 0 ax)) 87 {*movdi_internal_rex64}
     (nil))
(insn 100 99 103 11 (set (reg:DI 140)
        (reg:DI 139)) 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       6 [100.0%]  (FALLTHRU)

;; basic block 12, loop depth 0, count 0, freq 43, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [91.0%] 
(code_label 103 100 104 12 55 "" [1 uses])
(note 104 103 105 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 105 104 106 12 (set (reg:DI 91 [ ivtmp.132 ])
        (reg/v/f:DI 108 [ the_tiles ])) 87 {*movdi_internal_rex64}
     (nil))
(insn 106 105 107 12 (parallel [
            (set (reg:SI 141 [ D.26058 ])
                (plus:SI (reg/v:SI 112 [ num_floats ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (nil))
(insn 107 106 108 12 (set (reg:DI 142 [ D.26059 ])
        (zero_extend:DI (reg:SI 141 [ D.26058 ]))) 139 {*zero_extendsidi2_rex64}
     (nil))
(insn 108 107 109 12 (parallel [
            (set (reg:DI 143 [ D.26059 ])
                (plus:DI (reg:DI 142 [ D.26059 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 109 108 17 12 (parallel [
            (set (reg:DI 71 [ D.26059 ])
                (ashift:DI (reg:DI 143 [ D.26059 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 513 {*ashldi3_1}
     (nil))
(insn 17 109 146 12 (set (reg/v:SI 95 [ j ])
        (const_int 0 [0])) tiles.cpp:100 89 {*movsi_internal}
     (nil))
;;  succ:       22 [100.0%]  (FALLTHRU)

;; basic block 13, loop depth 2, count 0, freq 9071, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL)
;;  pred:       17 [95.2%] 
(code_label 146 17 112 13 62 "" [1 uses])
(note 112 146 174 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;;  succ:       14 [100.0%]  (FALLTHRU,DFS_BACK)

;; basic block 14, loop depth 2, count 0, freq 9524, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL)
;;  pred:       13 [100.0%]  (FALLTHRU,DFS_BACK)
;;              23 [100.0%]  (FALLTHRU)
(code_label 174 112 113 14 64 "" [0 uses])
(note 113 174 114 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 114 113 115 14 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 115 114 116 14 (parallel [
            (set (reg:DI 144)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -336 [0xfffffffffffffeb0])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:106 274 {*adddi_1}
     (nil))
(insn 116 115 117 14 (set (reg:SI 78 [ D.26056 ])
        (mem:SI (plus:DI (reg:DI 63 [ ivtmp.121 ])
                (reg:DI 144)) [0 MEM[symbol: qstate, index: ivtmp.121_15, offset: 0B]+0 S4 A32])) tiles.cpp:106 89 {*movsi_internal}
     (nil))
(insn 117 116 118 14 (parallel [
            (set (reg:DI 145)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -256 [0xffffffffffffff00])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:106 274 {*adddi_1}
     (nil))
(insn 118 117 119 14 (set (reg:SI 79 [ D.26056 ])
        (mem:SI (plus:DI (reg:DI 63 [ ivtmp.121 ])
                (reg:DI 145)) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32])) tiles.cpp:106 89 {*movsi_internal}
     (nil))
(insn 119 118 120 14 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 78 [ D.26056 ])
            (reg:SI 79 [ D.26056 ]))) tiles.cpp:106 7 {*cmpsi_1}
     (nil))
(jump_insn 120 119 121 14 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) tiles.cpp:106 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil))
 -> 127)
;;  succ:       15 [50.0%]  (FALLTHRU)
;;              16 [50.0%] 

;; basic block 15, loop depth 2, count 0, freq 4762, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 [50.0%]  (FALLTHRU)
(note 121 120 122 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 122 121 123 15 (parallel [
            (set (reg:SI 146 [ D.26056 ])
                (minus:SI (reg:SI 78 [ D.26056 ])
                    (reg:SI 79 [ D.26056 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:107 309 {*subsi_1}
     (nil))
(insn 123 122 124 15 (parallel [
            (set (reg:SI 149)
                (div:SI (reg:SI 146 [ D.26056 ])
                    (reg/v:SI 109 [ num_tilings ])))
            (set (reg:SI 148 [ D.26056 ])
                (mod:SI (reg:SI 146 [ D.26056 ])
                    (reg/v:SI 109 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:107 366 {*divmodsi4}
     (nil))
(insn 124 123 127 15 (parallel [
            (set (reg:SI 82 [ D.26056 ])
                (minus:SI (reg:SI 78 [ D.26056 ])
                    (reg:SI 148 [ D.26056 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:107 309 {*subsi_1}
     (nil))
;;  succ:       17 [100.0%]  (FALLTHRU)

;; basic block 16, loop depth 2, count 0, freq 4762, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL)
;;  pred:       14 [50.0%] 
(code_label 127 124 128 16 60 "" [1 uses])
(note 128 127 129 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 129 128 130 16 (parallel [
            (set (reg:SI 150 [ D.26056 ])
                (plus:SI (reg:SI 78 [ D.26056 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 273 {*addsi_1}
     (nil))
(insn 130 129 131 16 (parallel [
            (set (reg:SI 151 [ D.26056 ])
                (minus:SI (reg:SI 79 [ D.26056 ])
                    (reg:SI 78 [ D.26056 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 309 {*subsi_1}
     (nil))
(insn 131 130 132 16 (parallel [
            (set (reg:SI 152 [ D.26056 ])
                (plus:SI (reg:SI 151 [ D.26056 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 273 {*addsi_1}
     (nil))
(insn 132 131 133 16 (parallel [
            (set (reg:SI 155)
                (div:SI (reg:SI 152 [ D.26056 ])
                    (reg/v:SI 109 [ num_tilings ])))
            (set (reg:SI 154 [ D.26056 ])
                (mod:SI (reg:SI 152 [ D.26056 ])
                    (reg/v:SI 109 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 366 {*divmodsi4}
     (nil))
(insn 133 132 134 16 (parallel [
            (set (reg:SI 156 [ D.26056 ])
                (plus:SI (reg:SI 150 [ D.26056 ])
                    (reg:SI 154 [ D.26056 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 273 {*addsi_1}
     (nil))
(insn 134 133 135 16 (parallel [
            (set (reg:SI 82 [ D.26056 ])
                (minus:SI (reg:SI 156 [ D.26056 ])
                    (reg/v:SI 109 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 309 {*subsi_1}
     (nil))
;;  succ:       17 [100.0%]  (FALLTHRU)

;; basic block 17, loop depth 2, count 0, freq 9524, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL)
;;  pred:       15 [100.0%]  (FALLTHRU)
;;              16 [100.0%]  (FALLTHRU)
(code_label 135 134 136 17 61 "" [0 uses])
(note 136 135 137 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 137 136 138 17 (parallel [
            (set (reg:DI 157)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 138 137 139 17 (set (mem:SI (plus:DI (reg:DI 63 [ ivtmp.121 ])
                (reg:DI 157)) [0 MEM[symbol: coordinates, index: ivtmp.121_15, offset: 0B]+0 S4 A32])
        (reg:SI 82 [ D.26056 ])) 89 {*movsi_internal}
     (nil))
(insn 139 138 140 17 (parallel [
            (set (reg:DI 158)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -256 [0xffffffffffffff00])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:112 274 {*adddi_1}
     (nil))
(insn 140 139 141 17 (parallel [
            (set (reg:SI 159)
                (plus:SI (reg:SI 79 [ D.26056 ])
                    (reg:SI 72 [ ivtmp.127 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:112 273 {*addsi_1}
     (nil))
(insn 141 140 142 17 (set (mem:SI (plus:DI (reg:DI 63 [ ivtmp.121 ])
                (reg:DI 158)) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32])
        (reg:SI 159)) tiles.cpp:112 89 {*movsi_internal}
     (expr_list:REG_EQUAL (plus:SI (reg:SI 79 [ D.26056 ])
            (reg:SI 72 [ ivtmp.127 ]))
        (nil)))
(debug_insn 142 141 143 17 (var_location:SI i (debug_expr:SI D#8)) tiles.cpp:103 -1
     (nil))
(debug_insn 143 142 144 17 (var_location:SI i (debug_expr:SI D#8)) -1
     (nil))
(insn 144 143 145 17 (parallel [
            (set (reg:DI 63 [ ivtmp.121 ])
                (plus:DI (reg:DI 63 [ ivtmp.121 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 145 144 147 17 (parallel [
            (set (reg:SI 72 [ ivtmp.127 ])
                (plus:SI (reg:SI 72 [ ivtmp.127 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (nil))
(insn 147 145 148 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 63 [ ivtmp.121 ])
            (reg:DI 71 [ D.26059 ]))) tiles.cpp:103 8 {*cmpdi_1}
     (nil))
(jump_insn 148 147 181 17 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 146)
            (pc))) tiles.cpp:103 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
        (nil))
 -> 146)
;;  succ:       13 [95.2%] 
;;              18 [4.8%]  (FALLTHRU)

;; basic block 18, loop depth 1, count 0, freq 453, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17 [4.8%]  (FALLTHRU)
(note 181 148 15 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 15 181 185 18 (set (reg/v:SI 96 [ num_floats ])
        (reg/v:SI 112 [ num_floats ])) 89 {*movsi_internal}
     (nil))
;;  succ:       20 [100.0%]  (FALLTHRU)

;; basic block 19, loop depth 1, count 0, freq 23, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 [4.8%] 
(code_label 185 15 184 19 65 "" [1 uses])
(note 184 185 16 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 16 184 170 19 (set (reg/v:SI 96 [ num_floats ])
        (const_int 0 [0])) tiles.cpp:103 89 {*movsi_internal}
     (nil))
;;  succ:       20 [100.0%]  (FALLTHRU)

;; basic block 20, loop depth 1, count 0, freq 476, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       19 [100.0%]  (FALLTHRU)
;;              18 [100.0%]  (FALLTHRU)
(code_label 170 16 149 20 63 "" [0 uses])
(note 149 170 150 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 150 149 151 20 (set (reg:DI 160)
        (sign_extend:DI (reg/v:SI 96 [ num_floats ]))) tiles.cpp:115 149 {*extendsidi2_rex64}
     (nil))
(insn 151 150 152 20 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 160)
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -176 [0xffffffffffffff50])) [0 coordinates S4 A32])
        (reg/v:SI 95 [ j ])) tiles.cpp:115 89 {*movsi_internal}
     (nil))
(insn 152 151 153 20 (parallel [
            (set (reg:DI 161)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:117 274 {*adddi_1}
     (nil))
(insn 153 152 154 20 (set (reg:DI 1 dx)
        (reg/v/f:DI 110 [ ctable ])) tiles.cpp:117 87 {*movdi_internal_rex64}
     (nil))
(insn 154 153 155 20 (set (reg:SI 4 si)
        (reg/v:SI 62 [ num_coordinates ])) tiles.cpp:117 89 {*movsi_internal}
     (nil))
(insn 155 154 156 20 (set (reg:DI 5 di)
        (reg:DI 161)) tiles.cpp:117 87 {*movdi_internal_rex64}
     (nil))
(call_insn 156 155 157 20 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z4hashPiiP15collision_table") [flags 0x1]  <function_decl 0x2b67b8f25800 hash>) [0 hash S1 A8])
            (const_int 0 [0]))) tiles.cpp:117 663 {*call_value}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 157 156 158 20 (set (reg:SI 94 [ D.26056 ])
        (reg:SI 0 ax)) tiles.cpp:117 89 {*movsi_internal}
     (nil))
(insn 158 157 159 20 (set (mem:SI (reg:DI 91 [ ivtmp.132 ]) [0 MEM[base: _31, offset: 0B]+0 S4 A32])
        (reg:SI 94 [ D.26056 ])) tiles.cpp:117 89 {*movsi_internal}
     (nil))
(insn 159 158 160 20 (parallel [
            (set (reg/v:SI 95 [ j ])
                (plus:SI (reg/v:SI 95 [ j ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:100 273 {*addsi_1}
     (nil))
(debug_insn 160 159 161 20 (var_location:SI j (reg/v:SI 95 [ j ])) tiles.cpp:100 -1
     (nil))
(debug_insn 161 160 162 20 (var_location:SI j (reg/v:SI 95 [ j ])) -1
     (nil))
(insn 162 161 163 20 (parallel [
            (set (reg:DI 91 [ ivtmp.132 ])
                (plus:DI (reg:DI 91 [ ivtmp.132 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 163 162 164 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 95 [ j ])
            (reg/v:SI 109 [ num_tilings ]))) tiles.cpp:100 7 {*cmpsi_1}
     (nil))
(jump_insn 164 163 165 20 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 179)
            (pc))) tiles.cpp:100 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 179)
;;  succ:       21 [91.0%]  (FALLTHRU)
;;              24 [9.0%] 

;; basic block 21, loop depth 1, count 0, freq 433, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL)
;;  pred:       20 [91.0%]  (FALLTHRU)
(note 165 164 166 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
;;  succ:       22 [100.0%]  (FALLTHRU,DFS_BACK)

;; basic block 22, loop depth 1, count 0, freq 476, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       21 [100.0%]  (FALLTHRU,DFS_BACK)
;;              12 [100.0%]  (FALLTHRU)
(code_label 166 165 167 22 59 "" [0 uses])
(note 167 166 168 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 168 167 169 22 (var_location:SI j (reg/v:SI 95 [ j ])) -1
     (nil))
(debug_insn 169 168 171 22 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 171 169 172 22 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 112 [ num_floats ])
            (const_int 0 [0]))) tiles.cpp:103 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 172 171 173 22 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 185)
            (pc))) tiles.cpp:103 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
        (nil))
 -> 185)
;;  succ:       23 [95.2%]  (FALLTHRU)
;;              19 [4.8%] 

;; basic block 23, loop depth 1, count 0, freq 453, maybe hot
;;  prev block 22, next block 24, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 [95.2%]  (FALLTHRU)
(note 173 172 13 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 13 173 14 23 (set (reg:SI 72 [ ivtmp.127 ])
        (const_int 1 [0x1])) tiles.cpp:103 89 {*movsi_internal}
     (nil))
(insn 14 13 179 23 (set (reg:DI 63 [ ivtmp.121 ])
        (const_int 0 [0])) tiles.cpp:103 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       14 [100.0%]  (FALLTHRU)

;; basic block 24, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 23, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       20 [9.0%] 
;;              6 [9.0%]  (FALLTHRU)
(code_label 179 14 180 24 50 "" [1 uses])
(note 180 179 0 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void collision_table::reset() (_ZN15collision_table5resetEv, funcdef_no=1065, decl_uid=23655, cgraph_uid=309)



try_optimize_cfg iteration 1

Removing jump 16.
Removing jump 36.
Deleted label in block 7.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/f:DI 66 [ this ])
        (reg:DI 5 di [ this ])) tiles.cpp:201 87 {*movdi_internal_rex64}
     (nil))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (var_location:SI i (const_int 0 [0])) tiles.cpp:202 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 10 9 11 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (mem/j:DI (reg/f:DI 66 [ this ]) [0 this_5(D)->m+0 S8 A64])
            (const_int 0 [0]))) tiles.cpp:202 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 11 10 31 2 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 18)
            (pc))) tiles.cpp:202 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 18)
;;  succ:       4 [91.0%] 
;;              3 [9.0%]  (FALLTHRU)

;; basic block 3, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [9.0%]  (FALLTHRU)
;;              5 [9.0%] 
(code_label 31 11 12 3 71 "" [1 uses])
(note 12 31 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 3 (set (mem/j:DI (plus:DI (reg/f:DI 66 [ this ])
                (const_int 24 [0x18])) [0 this_5(D)->calls+0 S8 A64])
        (const_int 0 [0])) tiles.cpp:203 87 {*movdi_internal_rex64}
     (nil))
(insn 14 13 15 3 (set (mem/j:DI (plus:DI (reg/f:DI 66 [ this ])
                (const_int 32 [0x20])) [0 this_5(D)->clearhits+0 S8 A64])
        (const_int 0 [0])) tiles.cpp:204 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 18 3 (set (mem/j:DI (plus:DI (reg/f:DI 66 [ this ])
                (const_int 40 [0x28])) [0 this_5(D)->collisions+0 S8 A64])
        (const_int 0 [0])) tiles.cpp:205 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)

;; basic block 4, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [91.0%] 
(code_label 18 15 19 4 70 "" [1 uses])
(note 19 18 4 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 4 19 5 4 (set (reg:DI 63 [ ivtmp.147 ])
        (const_int 1 [0x1])) tiles.cpp:202 87 {*movdi_internal_rex64}
     (nil))
(insn 5 4 35 4 (set (reg:DI 65 [ ivtmp.146 ])
        (const_int 0 [0])) tiles.cpp:202 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)

;; basic block 5, loop depth 1, count 0, freq 9100, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL)
;;  pred:       6 [100.0%]  (FALLTHRU)
;;              4 [100.0%]  (FALLTHRU)
(code_label 35 5 20 5 72 "" [0 uses])
(note 20 35 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 22 5 (var_location:SI i (plus:SI (subreg:SI (reg:DI 63 [ ivtmp.147 ]) 0)
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
(insn 22 21 23 5 (set (reg/f:DI 67)
        (mem/f/j:DI (plus:DI (reg/f:DI 66 [ this ])
                (const_int 8 [0x8])) [0 this_5(D)->data+0 S8 A64])) tiles.cpp:202 87 {*movdi_internal_rex64}
     (nil))
(insn 23 22 24 5 (set (reg:DI 68)
        (const_int -1 [0xffffffffffffffff])) tiles.cpp:202 87 {*movdi_internal_rex64}
     (nil))
(insn 24 23 25 5 (set (mem:DI (plus:DI (reg/f:DI 67)
                (reg:DI 65 [ ivtmp.146 ])) [0 *_10+0 S8 A64])
        (reg:DI 68)) tiles.cpp:202 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 25 24 26 5 (var_location:SI D#10 (subreg:SI (reg:DI 63 [ ivtmp.147 ]) 0)) -1
     (nil))
(debug_insn 26 25 27 5 (var_location:SI i (debug_expr:SI D#10)) tiles.cpp:202 -1
     (nil))
(debug_insn 27 26 28 5 (var_location:SI i (debug_expr:SI D#10)) -1
     (nil))
(insn 28 27 29 5 (set (reg:DI 59 [ D.26075 ])
        (reg:DI 63 [ ivtmp.147 ])) tiles.cpp:202 87 {*movdi_internal_rex64}
     (nil))
(insn 29 28 30 5 (parallel [
            (set (reg:DI 65 [ ivtmp.146 ])
                (plus:DI (reg:DI 65 [ ivtmp.146 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 30 29 32 5 (parallel [
            (set (reg:DI 63 [ ivtmp.147 ])
                (plus:DI (reg:DI 63 [ ivtmp.147 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 32 30 33 5 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 59 [ D.26075 ])
            (mem/j:DI (reg/f:DI 66 [ this ]) [0 this_5(D)->m+0 S8 A64]))) tiles.cpp:202 8 {*cmpdi_1}
     (nil))
(jump_insn 33 32 34 5 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 31)
            (pc))) tiles.cpp:202 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 31)
;;  succ:       6 [91.0%]  (FALLTHRU)
;;              3 [9.0%] 

;; basic block 6, loop depth 1, count 0, freq 8281, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [91.0%]  (FALLTHRU)
(note 34 33 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;  succ:       5 [100.0%]  (FALLTHRU)

;; basic block 7, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 6, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       3 [100.0%]  (FALLTHRU)
(note 39 34 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function collision_table::collision_table(int, int) (_ZN15collision_tableC2Eii, funcdef_no=1067, decl_uid=23671, cgraph_uid=311)



try_optimize_cfg iteration 1

Redirecting fallthru edge 3->4 to 8
deleting block 4
Removing jump 26.
Deleted label in block 8.
Removing jump 72.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 454, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/f:DI 68 [ this ])
        (reg:DI 5 di [ this ])) tiles.cpp:208 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 69 [ size ])
        (reg:SI 4 si [ size ])) tiles.cpp:208 89 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 70 [ safety ])
        (reg:SI 1 dx [ safety ])) tiles.cpp:208 89 {*movsi_internal}
     (nil))
(note 5 4 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 11 2 (var_location:SI tmp (reg/v:SI 69 [ size ])) tiles.cpp:209 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI tmp (reg/v:SI 69 [ size ])) -1
     (nil))
(insn 12 11 13 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 69 [ size ])
            (const_int 2 [0x2]))) tiles.cpp:210 7 {*cmpsi_1}
     (nil))
(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 50)
            (pc))) tiles.cpp:210 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil))
 -> 50)
;;  succ:       3 [95.5%]  (FALLTHRU)
;;              10 [4.5%] 

;; basic block 3, loop depth 0, count 0, freq 430, maybe hot
;;  prev block 2, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [95.5%]  (FALLTHRU)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 3 (parallel [
            (set (reg:SI 71 [ D.26079 ])
                (and:SI (reg/v:SI 69 [ size ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:211 393 {*andsi_1}
     (nil))
(insn 16 15 17 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 71 [ D.26079 ])
            (const_int 0 [0]))) tiles.cpp:211 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 17 16 47 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) tiles.cpp:211 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil))
 -> 28)
;;  succ:       7 [0.0%] 
;;              8 [100.0%]  (FALLTHRU)

;; basic block 5, loop depth 1, count 0, freq 9120, maybe hot
;;  prev block 3, next block 6, flags: (NEW, REACHABLE, RTL)
;;  pred:       9 [95.5%] 
(code_label 47 17 21 5 80 "" [1 uses])
(note 21 47 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 5 (parallel [
            (set (reg:SI 72 [ D.26079 ])
                (and:SI (reg/v:SI 62 [ size ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:211 393 {*andsi_1}
     (nil))
(insn 23 22 24 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 72 [ D.26079 ])
            (const_int 0 [0]))) tiles.cpp:211 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 24 23 25 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) tiles.cpp:211 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil))
 -> 28)
;;  succ:       7 [0.0%] 
;;              6 [100.0%]  (FALLTHRU)

;; basic block 6, loop depth 1, count 0, freq 9116, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU)
(note 25 24 28 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;  succ:       9 [100.0%]  (FALLTHRU)

;; basic block 7, loop depth 0, count 0, freq 4, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL)
;;  pred:       5 [0.0%] 
;;              3 [0.0%] 
(code_label 28 25 29 7 77 "" [2 uses])
(note 29 28 30 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 31 7 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x2b67bf5af130 *.LC1>)) -1
     (nil))
(insn 31 30 32 7 (set (reg:SI 1 dx)
        (reg/v:SI 69 [ size ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 89 {*movsi_internal}
     (nil))
(insn 32 31 33 7 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x2b67bf5af130 *.LC1>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 87 {*movdi_internal_rex64}
     (nil))
(insn 33 32 34 7 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 89 {*movsi_internal}
     (nil))
(insn 34 33 35 7 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 91 {*movqi_internal}
     (nil))
(call_insn 35 34 36 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2b67b7917600 __printf_chk>) [0 __builtin___printf_chk S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 663 {*call_value}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_BR_PRED (use (reg:SI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                    (nil))))))
(insn 36 35 37 7 (set (reg:SI 5 di)
        (const_int 0 [0])) tiles.cpp:213 89 {*movsi_internal}
     (nil))
(call_insn 37 36 40 7 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41]  <function_decl 0x2b67b78fd700 exit>) [0 __builtin_exit S1 A8])
        (const_int 0 [0])) tiles.cpp:213 656 {*call}
     (expr_list:REG_NORETURN (const_int 0 [0])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (nil)))
;;  succ:      

;; basic block 8, loop depth 0, count 0, freq 430, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%]  (FALLTHRU)
(note 40 37 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 40 41 8 (set (reg/v:SI 62 [ size ])
        (reg/v:SI 69 [ size ])) tiles.cpp:211 89 {*movsi_internal}
     (nil))
;;  succ:       9 [100.0%]  (FALLTHRU)

;; basic block 9, loop depth 1, count 0, freq 9546, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL)
;;  pred:       6 [100.0%]  (FALLTHRU)
;;              8 [100.0%]  (FALLTHRU)
(code_label 41 6 42 9 79 "" [0 uses])
(note 42 41 43 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 9 (var_location:SI tmp (reg/v:SI 62 [ size ])) -1
     (nil))
(insn 44 43 45 9 (parallel [
            (set (reg/v:SI 62 [ size ])
                (ashiftrt:SI (reg/v:SI 62 [ size ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:215 546 {*ashrsi3_1}
     (nil))
(debug_insn 45 44 46 9 (var_location:SI tmp (reg/v:SI 62 [ size ])) tiles.cpp:215 -1
     (nil))
(debug_insn 46 45 48 9 (var_location:SI tmp (reg/v:SI 62 [ size ])) -1
     (nil))
(insn 48 46 49 9 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 62 [ size ])
            (const_int 2 [0x2]))) tiles.cpp:210 7 {*cmpsi_1}
     (nil))
(jump_insn 49 48 50 9 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 47)
            (pc))) tiles.cpp:210 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil))
 -> 47)
;;  succ:       5 [95.5%] 
;;              10 [4.5%]  (FALLTHRU)

;; basic block 10, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 [4.5%]  (FALLTHRU)
;;              2 [4.5%] 
(code_label 50 49 51 10 76 "" [1 uses])
(note 51 50 52 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 53 10 (set (reg:DI 63 [ D.26080 ])
        (sign_extend:DI (reg/v:SI 69 [ size ]))) tiles.cpp:217 149 {*extendsidi2_rex64}
     (nil))
(insn 53 52 54 10 (set (reg:DI 73)
        (const_int 1143914305352105984 [0xfe0000000000000])) tiles.cpp:217 87 {*movdi_internal_rex64}
     (nil))
(insn 54 53 55 10 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 63 [ D.26080 ])
            (reg:DI 73))) tiles.cpp:217 8 {*cmpdi_1}
     (nil))
(jump_insn 55 54 56 10 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 75)
            (pc))) tiles.cpp:217 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil))
 -> 75)
;;  succ:       11 [61.0%]  (FALLTHRU)
;;              12 [39.0%] 

;; basic block 11, loop depth 0, count 0, freq 274, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 [61.0%]  (FALLTHRU)
(note 56 55 57 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 75 11 (parallel [
            (set (reg:DI 59 [ iftmp.7 ])
                (ashift:DI (reg:DI 63 [ D.26080 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:217 513 {*ashldi3_1}
     (nil))
;;  succ:       13 [100.0%]  (FALLTHRU)

;; basic block 12, loop depth 0, count 0, freq 176, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 [39.0%] 
(code_label 75 57 74 12 82 "" [1 uses])
(note 74 75 7 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 7 74 58 12 (set (reg:DI 59 [ iftmp.7 ])
        (const_int -1 [0xffffffffffffffff])) tiles.cpp:217 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       13 [100.0%]  (FALLTHRU)

;; basic block 13, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 12, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       12 [100.0%]  (FALLTHRU)
;;              11 [100.0%]  (FALLTHRU)
(code_label 58 7 59 13 81 "" [0 uses])
(note 59 58 60 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 13 (set (reg:DI 5 di)
        (reg:DI 59 [ iftmp.7 ])) tiles.cpp:217 87 {*movdi_internal_rex64}
     (nil))
(call_insn 61 60 62 13 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Znam") [flags 0x41]  <function_decl 0x2b67b797b800 operator new []>) [0 operator new [] S1 A8])
            (const_int 0 [0]))) tiles.cpp:217 663 {*call_value}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 62 61 63 13 (set (reg/f:DI 64 [ D.26081 ])
        (reg:DI 0 ax)) tiles.cpp:217 87 {*movdi_internal_rex64}
     (nil))
(insn 63 62 64 13 (set (mem/f/j:DI (plus:DI (reg/f:DI 68 [ this ])
                (const_int 8 [0x8])) [0 this_14(D)->data+0 S8 A64])
        (reg/f:DI 64 [ D.26081 ])) tiles.cpp:217 87 {*movdi_internal_rex64}
     (nil))
(insn 64 63 65 13 (set (reg:DI 74)
        (sign_extend:DI (reg/v:SI 69 [ size ]))) tiles.cpp:218 149 {*extendsidi2_rex64}
     (nil))
(insn 65 64 66 13 (set (mem/j:DI (reg/f:DI 68 [ this ]) [0 this_14(D)->m+0 S8 A64])
        (reg:DI 74)) tiles.cpp:218 87 {*movdi_internal_rex64}
     (nil))
(insn 66 65 67 13 (set (mem/j:SI (plus:DI (reg/f:DI 68 [ this ])
                (const_int 16 [0x10])) [0 this_14(D)->safe+0 S4 A64])
        (reg/v:SI 70 [ safety ])) tiles.cpp:219 89 {*movsi_internal}
     (nil))
(insn 67 66 68 13 (set (reg:DI 5 di)
        (reg/f:DI 68 [ this ])) tiles.cpp:220 87 {*movdi_internal_rex64}
     (nil))
(call_insn/j 68 67 0 13 (call (mem:QI (symbol_ref:DI ("_ZN15collision_table5resetEv") [flags 0x1]  <function_decl 0x2b67b8f14500 reset>) [0 reset S1 A8])
        (const_int 0 [0])) tiles.cpp:220 659 {*sibcall}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)


;; Function collision_table::~collision_table() (_ZN15collision_tableD2Ev, funcdef_no=1070, decl_uid=23678, cgraph_uid=314)



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/f:DI 60 [ this ])
        (reg:DI 5 di [ this ])) tiles.cpp:223 87 {*movdi_internal_rex64}
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:DI 59 [ D.26086 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 60 [ this ])
                (const_int 8 [0x8])) [0 this_3(D)->data+0 S8 A64])) tiles.cpp:224 87 {*movdi_internal_rex64}
     (nil))
(insn 7 6 8 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 59 [ D.26086 ])
            (const_int 0 [0]))) tiles.cpp:224 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 15)
            (pc))) tiles.cpp:224 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 2165 [0x875])
        (nil))
 -> 15)
;;  succ:       3 [78.3%]  (FALLTHRU)
;;              4 [21.6%] 

;; basic block 3, loop depth 0, count 0, freq 7835, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL)
;;  pred:       2 [78.3%]  (FALLTHRU)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 10 9 11 3 (set (reg:DI 5 di)
        (reg/f:DI 59 [ D.26086 ])) tiles.cpp:224 87 {*movdi_internal_rex64}
     (nil))
(call_insn/j 11 10 15 3 (call (mem:QI (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x2b67b797ba00 operator delete []>) [0 operator delete [] S1 A8])
        (const_int 0 [0])) tiles.cpp:224 659 {*sibcall}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)

;; basic block 4, loop depth 0, count 0, freq 2165, maybe hot
;;  prev block 3, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       2 [21.6%] 
(code_label 15 11 16 4 85 "" [1 uses])
(note 16 15 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function int collision_table::usage() (_ZN15collision_table5usageEv, funcdef_no=1072, decl_uid=23657, cgraph_uid=316)



try_optimize_cfg iteration 1

Removing jump 58.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 28 0 24 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 24 28 25 2 (set (reg/f:DI 92 [ this ])
        (reg:DI 5 di [ this ])) tiles.cpp:227 87 {*movdi_internal_rex64}
     (nil))
(note 25 24 30 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 30 25 31 2 (var_location:SI count (const_int 0 [0])) tiles.cpp:228 -1
     (nil))
(debug_insn 31 30 32 2 (var_location:SI i (const_int 0 [0])) tiles.cpp:229 -1
     (nil))
(debug_insn 32 31 33 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 33 32 34 2 (var_location:SI count (const_int 0 [0])) -1
     (nil))
(insn 34 33 35 2 (set (reg:DI 87 [ D.26097 ])
        (mem/j:DI (reg/f:DI 92 [ this ]) [0 this_6(D)->m+0 S8 A64])) tiles.cpp:229 87 {*movdi_internal_rex64}
     (nil))
(insn 35 34 36 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:DI 87 [ D.26097 ])
            (const_int 0 [0]))) tiles.cpp:229 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 36 35 37 2 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 72)
            (pc))) tiles.cpp:229 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 72)
;;  succ:       3 [91.0%]  (FALLTHRU)
;;              6 [9.0%] 

;; basic block 3, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [91.0%]  (FALLTHRU)
(note 37 36 38 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 3 (set (reg:DI 84 [ ivtmp.157 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 92 [ this ])
                (const_int 8 [0x8])) [0 this_6(D)->data+0 S8 A64])) 87 {*movdi_internal_rex64}
     (nil))
(insn 39 38 40 3 (parallel [
            (set (reg:DI 93 [ D.26095 ])
                (ashift:DI (reg:DI 87 [ D.26097 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 513 {*ashldi3_1}
     (nil))
(insn 40 39 26 3 (parallel [
            (set (reg:DI 88 [ D.26095 ])
                (plus:DI (reg:DI 84 [ ivtmp.157 ])
                    (reg:DI 93 [ D.26095 ])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 26 40 57 3 (set (reg/v:SI 81 [ count ])
        (const_int 0 [0])) tiles.cpp:228 89 {*movsi_internal}
     (nil))
;;  succ:       4 [100.0%]  (FALLTHRU)

;; basic block 4, loop depth 1, count 0, freq 9100, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL)
;;  pred:       5 [100.0%]  (FALLTHRU)
;;              3 [100.0%]  (FALLTHRU)
(code_label 57 26 41 4 89 "" [0 uses])
(note 41 57 42 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 42 41 43 4 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 43 42 44 4 (var_location:SI count (clobber (const_int 0 [0]))) -1
     (nil))
(insn 44 43 45 4 (parallel [
            (set (reg/v:SI 86 [ count ])
                (plus:SI (reg/v:SI 81 [ count ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:232 273 {*addsi_1}
     (nil))
(debug_insn 45 44 46 4 (var_location:SI count (clobber (const_int 0 [0]))) tiles.cpp:232 -1
     (nil))
(insn 46 45 47 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:DI (reg:DI 84 [ ivtmp.157 ]) [0 MEM[base: _3, offset: 0B]+0 S8 A64])
            (const_int -1 [0xffffffffffffffff]))) 8 {*cmpdi_1}
     (nil))
(insn 47 46 48 4 (set (reg:SI 94)
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg/v:SI 86 [ count ])
            (reg/v:SI 81 [ count ]))) 933 {*movsicc_noc}
     (nil))
(insn 48 47 49 4 (set (reg/v:SI 81 [ count ])
        (reg:SI 94)) 89 {*movsi_internal}
     (nil))
(debug_insn 49 48 50 4 (var_location:SI count (reg/v:SI 81 [ count ])) -1
     (nil))
(debug_insn 50 49 51 4 (var_location:SI i (debug_expr:SI D#11)) tiles.cpp:229 -1
     (nil))
(debug_insn 51 50 52 4 (var_location:SI i (debug_expr:SI D#11)) -1
     (nil))
(debug_insn 52 51 53 4 (var_location:SI count (reg/v:SI 81 [ count ])) -1
     (nil))
(insn 53 52 54 4 (parallel [
            (set (reg:DI 84 [ ivtmp.157 ])
                (plus:DI (reg:DI 84 [ ivtmp.157 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 54 53 55 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 84 [ ivtmp.157 ])
            (reg:DI 88 [ D.26095 ]))) tiles.cpp:229 8 {*cmpdi_1}
     (nil))
(jump_insn 55 54 56 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) tiles.cpp:229 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 60)
;;  succ:       5 [91.0%]  (FALLTHRU)
;;              7 [9.0%] 

;; basic block 5, loop depth 1, count 0, freq 8281, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [91.0%]  (FALLTHRU)
(note 56 55 72 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;  succ:       4 [100.0%]  (FALLTHRU)

;; basic block 6, loop depth 0, count 0, freq 81, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [9.0%] 
(code_label 72 56 71 6 90 "" [1 uses])
(note 71 72 27 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 27 71 60 6 (set (reg/v:SI 81 [ count ])
        (const_int 0 [0])) tiles.cpp:228 89 {*movsi_internal}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)

;; basic block 7, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 6, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [9.0%] 
;;              6 [100.0%]  (FALLTHRU)
(code_label 60 27 61 7 88 "" [1 uses])
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 62 61 66 7 (set (reg:SI 91 [ <retval> ])
        (reg/v:SI 81 [ count ])) tiles.cpp:235 89 {*movsi_internal}
     (nil))
(insn 66 62 69 7 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tiles.cpp:236 89 {*movsi_internal}
     (nil))
(insn 69 66 0 7 (use (reg/i:SI 0 ax)) tiles.cpp:236 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void collision_table::print() (_ZN15collision_table5printEv, funcdef_no=1073, decl_uid=23659, cgraph_uid=317)



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/f:DI 64 [ this ])
        (reg:DI 5 di [ this ])) tiles.cpp:238 87 {*movdi_internal_rex64}
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:DI 59 [ D.26101 ])
        (mem/j:DI (plus:DI (reg/f:DI 64 [ this ])
                (const_int 40 [0x28])) [0 this_2(D)->collisions+0 S8 A64])) tiles.cpp:239 87 {*movdi_internal_rex64}
     (nil))
(insn 7 6 8 2 (set (reg:DI 60 [ D.26101 ])
        (mem/j:DI (plus:DI (reg/f:DI 64 [ this ])
                (const_int 24 [0x18])) [0 this_2(D)->calls+0 S8 A64])) tiles.cpp:239 87 {*movdi_internal_rex64}
     (nil))
(insn 8 7 9 2 (set (reg:DI 61 [ D.26101 ])
        (mem/j:DI (reg/f:DI 64 [ this ]) [0 this_2(D)->m+0 S8 A64])) tiles.cpp:239 87 {*movdi_internal_rex64}
     (nil))
(insn 9 8 10 2 (set (reg:DI 5 di)
        (reg/f:DI 64 [ this ])) tiles.cpp:239 87 {*movdi_internal_rex64}
     (nil))
(call_insn 10 9 11 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN15collision_table5usageEv") [flags 0x1]  <function_decl 0x2b67b8f14900 usage>) [0 usage S1 A8])
            (const_int 0 [0]))) tiles.cpp:239 663 {*call_value}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 11 10 12 2 (set (reg:SI 62 [ D.26102 ])
        (reg:SI 0 ax)) tiles.cpp:239 89 {*movsi_internal}
     (nil))
(debug_insn 12 11 13 2 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x2b67bf5c7c78 *.LC2>)) tiles.cpp:239 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 65)
        (mem/j:SI (plus:DI (reg/f:DI 64 [ this ])
                (const_int 16 [0x10])) [0 this_2(D)->safe+0 S4 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 89 {*movsi_internal}
     (nil))
(insn 14 13 15 2 (set (mem:DI (reg/f:DI 7 sp) [0  S8 A64])
        (reg:DI 59 [ D.26101 ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 16 2 (set (reg:DI 38 r9)
        (reg:DI 60 [ D.26101 ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 87 {*movdi_internal_rex64}
     (nil))
(insn 16 15 17 2 (set (reg:DI 37 r8)
        (reg:DI 61 [ D.26101 ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 87 {*movdi_internal_rex64}
     (nil))
(insn 17 16 18 2 (set (reg:SI 2 cx)
        (reg:SI 62 [ D.26102 ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 89 {*movsi_internal}
     (nil))
(insn 18 17 19 2 (set (reg:SI 1 dx)
        (reg:SI 65)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 89 {*movsi_internal}
     (nil))
(insn 19 18 20 2 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x2b67bf5c7c78 *.LC2>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 87 {*movdi_internal_rex64}
     (nil))
(insn 20 19 21 2 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 89 {*movsi_internal}
     (nil))
(insn 21 20 22 2 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 91 {*movqi_internal}
     (nil))
(call_insn 22 21 0 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2b67b7917600 __printf_chk>) [0 __builtin___printf_chk S1 A8])
            (const_int 8 [0x8]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 663 {*call_value}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_BR_PRED (use (reg:SI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                                (expr_list:REG_FRAME_RELATED_EXPR (use (mem:DI (reg/f:DI 7 sp) [0  S8 A64]))
                                    (nil))))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void collision_table::save(int) (_ZN15collision_table4saveEi, funcdef_no=1074, decl_uid=23662, cgraph_uid=318)



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/f:DI 68 [ this ])
        (reg:DI 5 di [ this ])) tiles.cpp:242 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 69 [ file ])
        (reg:SI 4 si [ file ])) tiles.cpp:242 89 {*movsi_internal}
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) tiles.cpp:243 87 {*movdi_internal_rex64}
     (nil))
(insn 8 7 9 2 (set (reg:DI 4 si)
        (reg/f:DI 68 [ this ])) tiles.cpp:243 87 {*movdi_internal_rex64}
     (nil))
(insn 9 8 10 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) tiles.cpp:243 89 {*movsi_internal}
     (nil))
(call_insn 10 9 11 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2b67b8e9c900 write>) [0 write S1 A8])
            (const_int 0 [0]))) tiles.cpp:243 663 {*call_value}
     (nil)
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 11 10 12 2 (parallel [
            (set (reg:DI 70 [ D.26107 ])
                (plus:DI (reg/f:DI 68 [ this ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:244 274 {*adddi_1}
     (nil))
(insn 12 11 13 2 (set (reg:DI 1 dx)
        (const_int 4 [0x4])) tiles.cpp:244 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 14 2 (set (reg:DI 4 si)
        (reg:DI 70 [ D.26107 ])) tiles.cpp:244 87 {*movdi_internal_rex64}
     (nil))
(insn 14 13 15 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) tiles.cpp:244 89 {*movsi_internal}
     (nil))
(call_insn 15 14 16 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2b67b8e9c900 write>) [0 write S1 A8])
            (const_int 0 [0]))) tiles.cpp:244 663 {*call_value}
     (nil)
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 16 15 17 2 (parallel [
            (set (reg:DI 71 [ D.26106 ])
                (plus:DI (reg/f:DI 68 [ this ])
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:245 274 {*adddi_1}
     (nil))
(insn 17 16 18 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) tiles.cpp:245 87 {*movdi_internal_rex64}
     (nil))
(insn 18 17 19 2 (set (reg:DI 4 si)
        (reg:DI 71 [ D.26106 ])) tiles.cpp:245 87 {*movdi_internal_rex64}
     (nil))
(insn 19 18 20 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) tiles.cpp:245 89 {*movsi_internal}
     (nil))
(call_insn 20 19 21 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2b67b8e9c900 write>) [0 write S1 A8])
            (const_int 0 [0]))) tiles.cpp:245 663 {*call_value}
     (nil)
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 21 20 22 2 (parallel [
            (set (reg:DI 72 [ D.26106 ])
                (plus:DI (reg/f:DI 68 [ this ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:246 274 {*adddi_1}
     (nil))
(insn 22 21 23 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) tiles.cpp:246 87 {*movdi_internal_rex64}
     (nil))
(insn 23 22 24 2 (set (reg:DI 4 si)
        (reg:DI 72 [ D.26106 ])) tiles.cpp:246 87 {*movdi_internal_rex64}
     (nil))
(insn 24 23 25 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) tiles.cpp:246 89 {*movsi_internal}
     (nil))
(call_insn 25 24 26 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2b67b8e9c900 write>) [0 write S1 A8])
            (const_int 0 [0]))) tiles.cpp:246 663 {*call_value}
     (nil)
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 26 25 27 2 (parallel [
            (set (reg:DI 73 [ D.26106 ])
                (plus:DI (reg/f:DI 68 [ this ])
                    (const_int 40 [0x28])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:247 274 {*adddi_1}
     (nil))
(insn 27 26 28 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) tiles.cpp:247 87 {*movdi_internal_rex64}
     (nil))
(insn 28 27 29 2 (set (reg:DI 4 si)
        (reg:DI 73 [ D.26106 ])) tiles.cpp:247 87 {*movdi_internal_rex64}
     (nil))
(insn 29 28 30 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) tiles.cpp:247 89 {*movsi_internal}
     (nil))
(call_insn 30 29 31 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2b67b8e9c900 write>) [0 write S1 A8])
            (const_int 0 [0]))) tiles.cpp:247 663 {*call_value}
     (nil)
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 31 30 32 2 (set (reg:DI 75)
        (mem/j:DI (reg/f:DI 68 [ this ]) [0 this_1(D)->m+0 S8 A64])) tiles.cpp:248 87 {*movdi_internal_rex64}
     (nil))
(insn 32 31 33 2 (parallel [
            (set (reg:DI 74 [ D.26109 ])
                (ashift:DI (reg:DI 75)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:248 513 {*ashldi3_1}
     (expr_list:REG_EQUAL (ashift:DI (mem/j:DI (reg/f:DI 68 [ this ]) [0 this_1(D)->m+0 S8 A64])
            (const_int 3 [0x3]))
        (nil)))
(insn 33 32 34 2 (set (reg:DI 76)
        (mem/f/j:DI (plus:DI (reg/f:DI 68 [ this ])
                (const_int 8 [0x8])) [0 this_1(D)->data+0 S8 A64])) tiles.cpp:248 87 {*movdi_internal_rex64}
     (nil))
(insn 34 33 35 2 (set (reg:DI 1 dx)
        (reg:DI 74 [ D.26109 ])) tiles.cpp:248 87 {*movdi_internal_rex64}
     (nil))
(insn 35 34 36 2 (set (reg:DI 4 si)
        (reg:DI 76)) tiles.cpp:248 87 {*movdi_internal_rex64}
     (nil))
(insn 36 35 37 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) tiles.cpp:248 89 {*movsi_internal}
     (nil))
(call_insn/j 37 36 0 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2b67b8e9c900 write>) [0 write S1 A8])
            (const_int 0 [0]))) tiles.cpp:248 665 {*sibcall_value}
     (nil)
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)


;; Function void collision_table::restore(int) (_ZN15collision_table7restoreEi, funcdef_no=1075, decl_uid=23665, cgraph_uid=319)



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/f:DI 68 [ this ])
        (reg:DI 5 di [ this ])) tiles.cpp:251 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 69 [ file ])
        (reg:SI 4 si [ file ])) tiles.cpp:251 89 {*movsi_internal}
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (var_location:SI __fd (reg/v:SI 69 [ file ])) tiles.cpp:252 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:DI __buf (reg/f:DI 68 [ this ])) tiles.cpp:252 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:DI __nbytes (const_int 8 [0x8])) tiles.cpp:252 -1
     (nil))
(insn 10 9 11 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 11 10 12 2 (set (reg:DI 4 si)
        (reg/f:DI 68 [ this ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 89 {*movsi_internal}
     (nil))
(call_insn 13 12 14 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*read") [flags 0x41]  <function_decl 0x2b67b8ef3500 __read_alias>) [0 __read_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 663 {*call_value}
     (nil)
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(debug_insn 14 13 15 2 (var_location:SI __fd (reg/v:SI 69 [ file ])) tiles.cpp:253 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:DI __buf (plus:DI (reg/f:DI 68 [ this ])
        (const_int 16 [0x10]))) tiles.cpp:253 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:DI __nbytes (const_int 4 [0x4])) tiles.cpp:253 -1
     (nil))
(insn 17 16 18 2 (parallel [
            (set (reg:DI 70 [ D.26113 ])
                (plus:DI (reg/f:DI 68 [ this ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:253 274 {*adddi_1}
     (nil))
(insn 18 17 19 2 (set (reg:DI 1 dx)
        (const_int 4 [0x4])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 19 18 20 2 (set (reg:DI 4 si)
        (reg:DI 70 [ D.26113 ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 20 19 21 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 89 {*movsi_internal}
     (nil))
(call_insn 21 20 22 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*read") [flags 0x41]  <function_decl 0x2b67b8ef3500 __read_alias>) [0 __read_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 663 {*call_value}
     (nil)
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(debug_insn 22 21 23 2 (var_location:SI __fd (reg/v:SI 69 [ file ])) tiles.cpp:254 -1
     (nil))
(debug_insn 23 22 24 2 (var_location:DI __buf (plus:DI (reg/f:DI 68 [ this ])
        (const_int 24 [0x18]))) tiles.cpp:254 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:DI __nbytes (const_int 8 [0x8])) tiles.cpp:254 -1
     (nil))
(insn 25 24 26 2 (parallel [
            (set (reg:DI 71 [ D.26112 ])
                (plus:DI (reg/f:DI 68 [ this ])
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:254 274 {*adddi_1}
     (nil))
(insn 26 25 27 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 27 26 28 2 (set (reg:DI 4 si)
        (reg:DI 71 [ D.26112 ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 28 27 29 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 89 {*movsi_internal}
     (nil))
(call_insn 29 28 30 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*read") [flags 0x41]  <function_decl 0x2b67b8ef3500 __read_alias>) [0 __read_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 663 {*call_value}
     (nil)
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(debug_insn 30 29 31 2 (var_location:SI __fd (reg/v:SI 69 [ file ])) tiles.cpp:255 -1
     (nil))
(debug_insn 31 30 32 2 (var_location:DI __buf (plus:DI (reg/f:DI 68 [ this ])
        (const_int 32 [0x20]))) tiles.cpp:255 -1
     (nil))
(debug_insn 32 31 33 2 (var_location:DI __nbytes (const_int 8 [0x8])) tiles.cpp:255 -1
     (nil))
(insn 33 32 34 2 (parallel [
            (set (reg:DI 72 [ D.26112 ])
                (plus:DI (reg/f:DI 68 [ this ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:255 274 {*adddi_1}
     (nil))
(insn 34 33 35 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 35 34 36 2 (set (reg:DI 4 si)
        (reg:DI 72 [ D.26112 ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 36 35 37 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 89 {*movsi_internal}
     (nil))
(call_insn 37 36 38 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*read") [flags 0x41]  <function_decl 0x2b67b8ef3500 __read_alias>) [0 __read_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 663 {*call_value}
     (nil)
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(debug_insn 38 37 39 2 (var_location:SI __fd (reg/v:SI 69 [ file ])) tiles.cpp:256 -1
     (nil))
(debug_insn 39 38 40 2 (var_location:DI __buf (plus:DI (reg/f:DI 68 [ this ])
        (const_int 40 [0x28]))) tiles.cpp:256 -1
     (nil))
(debug_insn 40 39 41 2 (var_location:DI __nbytes (const_int 8 [0x8])) tiles.cpp:256 -1
     (nil))
(insn 41 40 42 2 (parallel [
            (set (reg:DI 73 [ D.26112 ])
                (plus:DI (reg/f:DI 68 [ this ])
                    (const_int 40 [0x28])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:256 274 {*adddi_1}
     (nil))
(insn 42 41 43 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 43 42 44 2 (set (reg:DI 4 si)
        (reg:DI 73 [ D.26112 ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 44 43 45 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 89 {*movsi_internal}
     (nil))
(call_insn 45 44 46 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*read") [flags 0x41]  <function_decl 0x2b67b8ef3500 __read_alias>) [0 __read_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 663 {*call_value}
     (nil)
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(debug_insn 46 45 47 2 (var_location:SI __fd (reg/v:SI 69 [ file ])) tiles.cpp:257 -1
     (nil))
(debug_insn 47 46 48 2 (var_location:DI __buf (mem/f/j:DI (plus:DI (reg/f:DI 68 [ this ])
            (const_int 8 [0x8])) [0 this_1(D)->data+0 S8 A64])) tiles.cpp:257 -1
     (nil))
(debug_insn 48 47 49 2 (var_location:DI __nbytes (ashift:DI (mem/j:DI (reg/f:DI 68 [ this ]) [0 this_1(D)->m+0 S8 A64])
        (const_int 3 [0x3]))) tiles.cpp:257 -1
     (nil))
(insn 49 48 50 2 (set (reg:DI 75)
        (mem/j:DI (reg/f:DI 68 [ this ]) [0 this_1(D)->m+0 S8 A64])) tiles.cpp:257 87 {*movdi_internal_rex64}
     (nil))
(insn 50 49 51 2 (parallel [
            (set (reg:DI 74 [ D.26115 ])
                (ashift:DI (reg:DI 75)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:257 513 {*ashldi3_1}
     (expr_list:REG_EQUAL (ashift:DI (mem/j:DI (reg/f:DI 68 [ this ]) [0 this_1(D)->m+0 S8 A64])
            (const_int 3 [0x3]))
        (nil)))
(insn 51 50 52 2 (set (reg:DI 76)
        (mem/f/j:DI (plus:DI (reg/f:DI 68 [ this ])
                (const_int 8 [0x8])) [0 this_1(D)->data+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 52 51 53 2 (set (reg:DI 1 dx)
        (reg:DI 74 [ D.26115 ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 53 52 54 2 (set (reg:DI 4 si)
        (reg:DI 76)) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 54 53 55 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 89 {*movsi_internal}
     (nil))
(call_insn/j 55 54 0 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*read") [flags 0x41]  <function_decl 0x2b67b8ef3500 __read_alias>) [0 __read_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 665 {*sibcall_value}
     (nil)
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)


;; Function void tiles(int*, int, int, float*, int) (_Z5tilesPiiiPfi, funcdef_no=1076, decl_uid=23709, cgraph_uid=320)



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:275 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:275 89 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:275 89 {*movsi_internal}
     (nil))
(insn 5 4 6 2 (set (reg/v/f:DI 62 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:275 87 {*movdi_internal_rex64}
     (nil))
(insn 6 5 7 2 (set (reg/v:SI 63 [ nf ])
        (reg:SI 37 r8 [ nf ])) tiles.cpp:275 89 {*movsi_internal}
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 0 [0])) tiles.cpp:276 89 {*movsi_internal}
     (nil))
(insn 11 10 12 2 (set (reg:DI 64)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:276 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (reg:DI 38 r9)
        (reg:DI 64)) tiles.cpp:276 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
        (nil)))
(insn 13 12 14 2 (set (reg:SI 37 r8)
        (reg/v:SI 63 [ nf ])) tiles.cpp:276 89 {*movsi_internal}
     (nil))
(insn 14 13 15 2 (set (reg:DI 2 cx)
        (reg/v/f:DI 62 [ floats ])) tiles.cpp:276 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 16 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:276 89 {*movsi_internal}
     (nil))
(insn 16 15 17 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:276 89 {*movsi_internal}
     (nil))
(insn 17 16 18 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:276 87 {*movdi_internal_rex64}
     (nil))
(call_insn 18 17 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b67b8f14e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:276 656 {*call}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void tiles(int*, int, collision_table*, float*, int) (_Z5tilesPiiP15collision_tablePfi, funcdef_no=1077, decl_uid=23715, cgraph_uid=321)



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:278 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:278 89 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:278 87 {*movdi_internal_rex64}
     (nil))
(insn 5 4 6 2 (set (reg/v/f:DI 62 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:278 87 {*movdi_internal_rex64}
     (nil))
(insn 6 5 7 2 (set (reg/v:SI 63 [ nf ])
        (reg:SI 37 r8 [ nf ])) tiles.cpp:278 89 {*movsi_internal}
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 0 [0])) tiles.cpp:279 89 {*movsi_internal}
     (nil))
(insn 11 10 12 2 (set (reg:DI 64)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:279 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (reg:DI 38 r9)
        (reg:DI 64)) tiles.cpp:279 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
        (nil)))
(insn 13 12 14 2 (set (reg:SI 37 r8)
        (reg/v:SI 63 [ nf ])) tiles.cpp:279 89 {*movsi_internal}
     (nil))
(insn 14 13 15 2 (set (reg:DI 2 cx)
        (reg/v/f:DI 62 [ floats ])) tiles.cpp:279 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 16 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:279 87 {*movdi_internal_rex64}
     (nil))
(insn 16 15 17 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:279 89 {*movsi_internal}
     (nil))
(insn 17 16 18 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:279 87 {*movdi_internal_rex64}
     (nil))
(call_insn 18 17 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b67b8f25600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:279 656 {*call}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void tiles(int*, int, int, float*, int, int) (_Z5tilesPiiiPfii, funcdef_no=1078, decl_uid=23722, cgraph_uid=322)



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:283 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:283 89 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:283 89 {*movsi_internal}
     (nil))
(insn 5 4 6 2 (set (reg/v/f:DI 62 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:283 87 {*movdi_internal_rex64}
     (nil))
(insn 6 5 7 2 (set (reg/v:SI 63 [ nf ])
        (reg:SI 37 r8 [ nf ])) tiles.cpp:283 89 {*movsi_internal}
     (nil))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h1 ])
        (reg:SI 38 r9 [ h1 ])) tiles.cpp:283 89 {*movsi_internal}
     (nil))
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg/f:DI 65)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:284 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (mem/j/c:SI (reg/f:DI 65) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 64 [ h1 ])) tiles.cpp:284 89 {*movsi_internal}
     (nil))
(insn 13 12 14 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 1 [0x1])) tiles.cpp:285 89 {*movsi_internal}
     (nil))
(insn 14 13 15 2 (set (reg:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:285 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 16 2 (set (reg:DI 38 r9)
        (reg:DI 66)) tiles.cpp:285 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
        (nil)))
(insn 16 15 17 2 (set (reg:SI 37 r8)
        (reg/v:SI 63 [ nf ])) tiles.cpp:285 89 {*movsi_internal}
     (nil))
(insn 17 16 18 2 (set (reg:DI 2 cx)
        (reg/v/f:DI 62 [ floats ])) tiles.cpp:285 87 {*movdi_internal_rex64}
     (nil))
(insn 18 17 19 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:285 89 {*movsi_internal}
     (nil))
(insn 19 18 20 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:285 89 {*movsi_internal}
     (nil))
(insn 20 19 21 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:285 87 {*movdi_internal_rex64}
     (nil))
(call_insn 21 20 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b67b8f14e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:285 656 {*call}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void tiles(int*, int, collision_table*, float*, int, int) (_Z5tilesPiiP15collision_tablePfii, funcdef_no=1079, decl_uid=23729, cgraph_uid=323)



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:287 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:287 89 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:287 87 {*movdi_internal_rex64}
     (nil))
(insn 5 4 6 2 (set (reg/v/f:DI 62 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:287 87 {*movdi_internal_rex64}
     (nil))
(insn 6 5 7 2 (set (reg/v:SI 63 [ nf ])
        (reg:SI 37 r8 [ nf ])) tiles.cpp:287 89 {*movsi_internal}
     (nil))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h1 ])
        (reg:SI 38 r9 [ h1 ])) tiles.cpp:287 89 {*movsi_internal}
     (nil))
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg/f:DI 65)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:288 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (mem/j/c:SI (reg/f:DI 65) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 64 [ h1 ])) tiles.cpp:288 89 {*movsi_internal}
     (nil))
(insn 13 12 14 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 1 [0x1])) tiles.cpp:289 89 {*movsi_internal}
     (nil))
(insn 14 13 15 2 (set (reg:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:289 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 16 2 (set (reg:DI 38 r9)
        (reg:DI 66)) tiles.cpp:289 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
        (nil)))
(insn 16 15 17 2 (set (reg:SI 37 r8)
        (reg/v:SI 63 [ nf ])) tiles.cpp:289 89 {*movsi_internal}
     (nil))
(insn 17 16 18 2 (set (reg:DI 2 cx)
        (reg/v/f:DI 62 [ floats ])) tiles.cpp:289 87 {*movdi_internal_rex64}
     (nil))
(insn 18 17 19 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:289 87 {*movdi_internal_rex64}
     (nil))
(insn 19 18 20 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:289 89 {*movsi_internal}
     (nil))
(insn 20 19 21 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:289 87 {*movdi_internal_rex64}
     (nil))
(call_insn 21 20 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b67b8f25600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:289 656 {*call}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void tiles(int*, int, int, float*, int, int, int) (_Z5tilesPiiiPfiii, funcdef_no=1080, decl_uid=23737, cgraph_uid=324)



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:293 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:293 89 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:293 89 {*movsi_internal}
     (nil))
(insn 5 4 6 2 (set (reg/v/f:DI 62 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:293 87 {*movdi_internal_rex64}
     (nil))
(insn 6 5 7 2 (set (reg/v:SI 63 [ nf ])
        (reg:SI 37 r8 [ nf ])) tiles.cpp:293 89 {*movsi_internal}
     (nil))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h1 ])
        (reg:SI 38 r9 [ h1 ])) tiles.cpp:293 89 {*movsi_internal}
     (nil))
(insn 8 7 9 2 (set (reg/v:SI 65 [ h2 ])
        (mem/c:SI (reg/f:DI 16 argp) [0 h2+0 S4 A64])) tiles.cpp:293 89 {*movsi_internal}
     (nil))
(note 9 8 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 9 13 2 (set (reg/f:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:294 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 14 2 (set (mem/j/c:SI (reg/f:DI 66) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 64 [ h1 ])) tiles.cpp:294 89 {*movsi_internal}
     (nil))
(insn 14 13 15 2 (set (reg/f:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:295 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 16 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 67)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 65 [ h2 ])) tiles.cpp:295 89 {*movsi_internal}
     (nil))
(insn 16 15 17 2 (set (mem:SI (reg/f:DI 16 argp) [0  S4 A64])
        (const_int 2 [0x2])) tiles.cpp:296 89 {*movsi_internal}
     (nil))
(insn 17 16 18 2 (set (reg:DI 68)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:296 87 {*movdi_internal_rex64}
     (nil))
(insn 18 17 19 2 (set (reg:DI 38 r9)
        (reg:DI 68)) tiles.cpp:296 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
        (nil)))
(insn 19 18 20 2 (set (reg:SI 37 r8)
        (reg/v:SI 63 [ nf ])) tiles.cpp:296 89 {*movsi_internal}
     (nil))
(insn 20 19 21 2 (set (reg:DI 2 cx)
        (reg/v/f:DI 62 [ floats ])) tiles.cpp:296 87 {*movdi_internal_rex64}
     (nil))
(insn 21 20 22 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:296 89 {*movsi_internal}
     (nil))
(insn 22 21 23 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:296 89 {*movsi_internal}
     (nil))
(insn 23 22 24 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:296 87 {*movdi_internal_rex64}
     (nil))
(call_insn/j 24 23 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b67b8f14e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:296 659 {*sibcall}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 16 argp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)


;; Function void tiles(int*, int, collision_table*, float*, int, int, int) (_Z5tilesPiiP15collision_tablePfiii, funcdef_no=1081, decl_uid=23745, cgraph_uid=325)



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:298 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:298 89 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:298 87 {*movdi_internal_rex64}
     (nil))
(insn 5 4 6 2 (set (reg/v/f:DI 62 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:298 87 {*movdi_internal_rex64}
     (nil))
(insn 6 5 7 2 (set (reg/v:SI 63 [ nf ])
        (reg:SI 37 r8 [ nf ])) tiles.cpp:298 89 {*movsi_internal}
     (nil))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h1 ])
        (reg:SI 38 r9 [ h1 ])) tiles.cpp:298 89 {*movsi_internal}
     (nil))
(insn 8 7 9 2 (set (reg/v:SI 65 [ h2 ])
        (mem/c:SI (reg/f:DI 16 argp) [0 h2+0 S4 A64])) tiles.cpp:298 89 {*movsi_internal}
     (nil))
(note 9 8 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 9 13 2 (set (reg/f:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:299 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 14 2 (set (mem/j/c:SI (reg/f:DI 66) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 64 [ h1 ])) tiles.cpp:299 89 {*movsi_internal}
     (nil))
(insn 14 13 15 2 (set (reg/f:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:300 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 16 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 67)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 65 [ h2 ])) tiles.cpp:300 89 {*movsi_internal}
     (nil))
(insn 16 15 17 2 (set (mem:SI (reg/f:DI 16 argp) [0  S4 A64])
        (const_int 2 [0x2])) tiles.cpp:301 89 {*movsi_internal}
     (nil))
(insn 17 16 18 2 (set (reg:DI 68)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:301 87 {*movdi_internal_rex64}
     (nil))
(insn 18 17 19 2 (set (reg:DI 38 r9)
        (reg:DI 68)) tiles.cpp:301 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
        (nil)))
(insn 19 18 20 2 (set (reg:SI 37 r8)
        (reg/v:SI 63 [ nf ])) tiles.cpp:301 89 {*movsi_internal}
     (nil))
(insn 20 19 21 2 (set (reg:DI 2 cx)
        (reg/v/f:DI 62 [ floats ])) tiles.cpp:301 87 {*movdi_internal_rex64}
     (nil))
(insn 21 20 22 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:301 87 {*movdi_internal_rex64}
     (nil))
(insn 22 21 23 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:301 89 {*movsi_internal}
     (nil))
(insn 23 22 24 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:301 87 {*movdi_internal_rex64}
     (nil))
(call_insn/j 24 23 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b67b8f25600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:301 659 {*sibcall}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 16 argp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)


;; Function void tiles(int*, int, int, float*, int, int, int, int) (_Z5tilesPiiiPfiiii, funcdef_no=1082, decl_uid=23754, cgraph_uid=326)



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:305 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:305 89 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:305 89 {*movsi_internal}
     (nil))
(insn 5 4 6 2 (set (reg/v/f:DI 62 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:305 87 {*movdi_internal_rex64}
     (nil))
(insn 6 5 7 2 (set (reg/v:SI 63 [ nf ])
        (reg:SI 37 r8 [ nf ])) tiles.cpp:305 89 {*movsi_internal}
     (nil))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h1 ])
        (reg:SI 38 r9 [ h1 ])) tiles.cpp:305 89 {*movsi_internal}
     (nil))
(insn 8 7 9 2 (set (reg/v:SI 65 [ h2 ])
        (mem/c:SI (reg/f:DI 16 argp) [0 h2+0 S4 A64])) tiles.cpp:305 89 {*movsi_internal}
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 66 [ h3 ])
        (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                (const_int 8 [0x8])) [0 h3+0 S4 A64])) tiles.cpp:305 89 {*movsi_internal}
     (nil))
(note 10 9 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 10 14 2 (set (reg/f:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:306 87 {*movdi_internal_rex64}
     (nil))
(insn 14 13 15 2 (set (mem/j/c:SI (reg/f:DI 67) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 64 [ h1 ])) tiles.cpp:306 89 {*movsi_internal}
     (nil))
(insn 15 14 16 2 (set (reg/f:DI 68)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:307 87 {*movdi_internal_rex64}
     (nil))
(insn 16 15 17 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 68)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 65 [ h2 ])) tiles.cpp:307 89 {*movsi_internal}
     (nil))
(insn 17 16 18 2 (set (reg/f:DI 69)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:308 87 {*movdi_internal_rex64}
     (nil))
(insn 18 17 19 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 69)
                (const_int 8 [0x8])) [0 i_tmp_arr+8 S4 A64])
        (reg/v:SI 66 [ h3 ])) tiles.cpp:308 89 {*movsi_internal}
     (nil))
(insn 19 18 20 2 (set (mem:SI (reg/f:DI 16 argp) [0  S4 A64])
        (const_int 3 [0x3])) tiles.cpp:309 89 {*movsi_internal}
     (nil))
(insn 20 19 21 2 (set (reg:DI 70)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:309 87 {*movdi_internal_rex64}
     (nil))
(insn 21 20 22 2 (set (reg:DI 38 r9)
        (reg:DI 70)) tiles.cpp:309 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
        (nil)))
(insn 22 21 23 2 (set (reg:SI 37 r8)
        (reg/v:SI 63 [ nf ])) tiles.cpp:309 89 {*movsi_internal}
     (nil))
(insn 23 22 24 2 (set (reg:DI 2 cx)
        (reg/v/f:DI 62 [ floats ])) tiles.cpp:309 87 {*movdi_internal_rex64}
     (nil))
(insn 24 23 25 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:309 89 {*movsi_internal}
     (nil))
(insn 25 24 26 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:309 89 {*movsi_internal}
     (nil))
(insn 26 25 27 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:309 87 {*movdi_internal_rex64}
     (nil))
(call_insn/j 27 26 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b67b8f14e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:309 659 {*sibcall}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 16 argp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)


;; Function void tiles(int*, int, collision_table*, float*, int, int, int, int) (_Z5tilesPiiP15collision_tablePfiiii, funcdef_no=1083, decl_uid=23763, cgraph_uid=327)



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:311 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:311 89 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:311 87 {*movdi_internal_rex64}
     (nil))
(insn 5 4 6 2 (set (reg/v/f:DI 62 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:311 87 {*movdi_internal_rex64}
     (nil))
(insn 6 5 7 2 (set (reg/v:SI 63 [ nf ])
        (reg:SI 37 r8 [ nf ])) tiles.cpp:311 89 {*movsi_internal}
     (nil))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h1 ])
        (reg:SI 38 r9 [ h1 ])) tiles.cpp:311 89 {*movsi_internal}
     (nil))
(insn 8 7 9 2 (set (reg/v:SI 65 [ h2 ])
        (mem/c:SI (reg/f:DI 16 argp) [0 h2+0 S4 A64])) tiles.cpp:311 89 {*movsi_internal}
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 66 [ h3 ])
        (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                (const_int 8 [0x8])) [0 h3+0 S4 A64])) tiles.cpp:311 89 {*movsi_internal}
     (nil))
(note 10 9 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 10 14 2 (set (reg/f:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:312 87 {*movdi_internal_rex64}
     (nil))
(insn 14 13 15 2 (set (mem/j/c:SI (reg/f:DI 67) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 64 [ h1 ])) tiles.cpp:312 89 {*movsi_internal}
     (nil))
(insn 15 14 16 2 (set (reg/f:DI 68)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:313 87 {*movdi_internal_rex64}
     (nil))
(insn 16 15 17 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 68)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 65 [ h2 ])) tiles.cpp:313 89 {*movsi_internal}
     (nil))
(insn 17 16 18 2 (set (reg/f:DI 69)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:314 87 {*movdi_internal_rex64}
     (nil))
(insn 18 17 19 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 69)
                (const_int 8 [0x8])) [0 i_tmp_arr+8 S4 A64])
        (reg/v:SI 66 [ h3 ])) tiles.cpp:314 89 {*movsi_internal}
     (nil))
(insn 19 18 20 2 (set (mem:SI (reg/f:DI 16 argp) [0  S4 A64])
        (const_int 3 [0x3])) tiles.cpp:315 89 {*movsi_internal}
     (nil))
(insn 20 19 21 2 (set (reg:DI 70)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:315 87 {*movdi_internal_rex64}
     (nil))
(insn 21 20 22 2 (set (reg:DI 38 r9)
        (reg:DI 70)) tiles.cpp:315 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
        (nil)))
(insn 22 21 23 2 (set (reg:SI 37 r8)
        (reg/v:SI 63 [ nf ])) tiles.cpp:315 89 {*movsi_internal}
     (nil))
(insn 23 22 24 2 (set (reg:DI 2 cx)
        (reg/v/f:DI 62 [ floats ])) tiles.cpp:315 87 {*movdi_internal_rex64}
     (nil))
(insn 24 23 25 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:315 87 {*movdi_internal_rex64}
     (nil))
(insn 25 24 26 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:315 89 {*movsi_internal}
     (nil))
(insn 26 25 27 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:315 87 {*movdi_internal_rex64}
     (nil))
(call_insn/j 27 26 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b67b8f25600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:315 659 {*sibcall}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 16 argp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)


;; Function void tiles1(int*, int, int, float) (_Z6tiles1Piiif, funcdef_no=1084, decl_uid=23768, cgraph_uid=328)



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:319 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:319 89 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:319 89 {*movsi_internal}
     (nil))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:319 135 {*movsf_internal}
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (reg/f:DI 63)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:320 87 {*movdi_internal_rex64}
     (nil))
(insn 10 9 11 2 (set (mem/j/c:SF (reg/f:DI 63) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:320 135 {*movsf_internal}
     (nil))
(insn 11 10 12 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 0 [0])) tiles.cpp:321 89 {*movsi_internal}
     (nil))
(insn 12 11 13 2 (set (reg:DI 64)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:321 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 14 2 (set (reg:DI 38 r9)
        (reg:DI 64)) tiles.cpp:321 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
        (nil)))
(insn 14 13 15 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:321 89 {*movsi_internal}
     (nil))
(insn 15 14 16 2 (set (reg:DI 65)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:321 87 {*movdi_internal_rex64}
     (nil))
(insn 16 15 17 2 (set (reg:DI 2 cx)
        (reg:DI 65)) tiles.cpp:321 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
        (nil)))
(insn 17 16 18 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:321 89 {*movsi_internal}
     (nil))
(insn 18 17 19 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:321 89 {*movsi_internal}
     (nil))
(insn 19 18 20 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:321 87 {*movdi_internal_rex64}
     (nil))
(call_insn 20 19 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b67b8f14e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:321 656 {*call}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void tiles1(int*, int, collision_table*, float) (_Z6tiles1PiiP15collision_tablef, funcdef_no=1085, decl_uid=23773, cgraph_uid=329)



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:323 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:323 89 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:323 87 {*movdi_internal_rex64}
     (nil))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:323 135 {*movsf_internal}
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (reg/f:DI 63)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:324 87 {*movdi_internal_rex64}
     (nil))
(insn 10 9 11 2 (set (mem/j/c:SF (reg/f:DI 63) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:324 135 {*movsf_internal}
     (nil))
(insn 11 10 12 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 0 [0])) tiles.cpp:325 89 {*movsi_internal}
     (nil))
(insn 12 11 13 2 (set (reg:DI 64)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:325 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 14 2 (set (reg:DI 38 r9)
        (reg:DI 64)) tiles.cpp:325 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
        (nil)))
(insn 14 13 15 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:325 89 {*movsi_internal}
     (nil))
(insn 15 14 16 2 (set (reg:DI 65)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:325 87 {*movdi_internal_rex64}
     (nil))
(insn 16 15 17 2 (set (reg:DI 2 cx)
        (reg:DI 65)) tiles.cpp:325 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
        (nil)))
(insn 17 16 18 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:325 87 {*movdi_internal_rex64}
     (nil))
(insn 18 17 19 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:325 89 {*movsi_internal}
     (nil))
(insn 19 18 20 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:325 87 {*movdi_internal_rex64}
     (nil))
(call_insn 20 19 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b67b8f25600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:325 656 {*call}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void tiles1(int*, int, int, float, int) (_Z6tiles1Piiifi, funcdef_no=1086, decl_uid=23779, cgraph_uid=330)



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:329 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:329 89 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:329 89 {*movsi_internal}
     (nil))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:329 135 {*movsf_internal}
     (nil))
(insn 6 5 7 2 (set (reg/v:SI 63 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:329 89 {*movsi_internal}
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (reg/f:DI 64)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:330 87 {*movdi_internal_rex64}
     (nil))
(insn 11 10 12 2 (set (mem/j/c:SF (reg/f:DI 64) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:330 135 {*movsf_internal}
     (nil))
(insn 12 11 13 2 (set (reg/f:DI 65)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:331 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 14 2 (set (mem/j/c:SI (reg/f:DI 65) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 63 [ h1 ])) tiles.cpp:331 89 {*movsi_internal}
     (nil))
(insn 14 13 15 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 1 [0x1])) tiles.cpp:332 89 {*movsi_internal}
     (nil))
(insn 15 14 16 2 (set (reg:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:332 87 {*movdi_internal_rex64}
     (nil))
(insn 16 15 17 2 (set (reg:DI 38 r9)
        (reg:DI 66)) tiles.cpp:332 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
        (nil)))
(insn 17 16 18 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:332 89 {*movsi_internal}
     (nil))
(insn 18 17 19 2 (set (reg:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:332 87 {*movdi_internal_rex64}
     (nil))
(insn 19 18 20 2 (set (reg:DI 2 cx)
        (reg:DI 67)) tiles.cpp:332 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
        (nil)))
(insn 20 19 21 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:332 89 {*movsi_internal}
     (nil))
(insn 21 20 22 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:332 89 {*movsi_internal}
     (nil))
(insn 22 21 23 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:332 87 {*movdi_internal_rex64}
     (nil))
(call_insn 23 22 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b67b8f14e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:332 656 {*call}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void tiles1(int*, int, collision_table*, float, int) (_Z6tiles1PiiP15collision_tablefi, funcdef_no=1087, decl_uid=23785, cgraph_uid=331)



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:334 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:334 89 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:334 87 {*movdi_internal_rex64}
     (nil))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:334 135 {*movsf_internal}
     (nil))
(insn 6 5 7 2 (set (reg/v:SI 63 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:334 89 {*movsi_internal}
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (reg/f:DI 64)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:335 87 {*movdi_internal_rex64}
     (nil))
(insn 11 10 12 2 (set (mem/j/c:SF (reg/f:DI 64) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:335 135 {*movsf_internal}
     (nil))
(insn 12 11 13 2 (set (reg/f:DI 65)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:336 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 14 2 (set (mem/j/c:SI (reg/f:DI 65) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 63 [ h1 ])) tiles.cpp:336 89 {*movsi_internal}
     (nil))
(insn 14 13 15 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 1 [0x1])) tiles.cpp:337 89 {*movsi_internal}
     (nil))
(insn 15 14 16 2 (set (reg:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:337 87 {*movdi_internal_rex64}
     (nil))
(insn 16 15 17 2 (set (reg:DI 38 r9)
        (reg:DI 66)) tiles.cpp:337 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
        (nil)))
(insn 17 16 18 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:337 89 {*movsi_internal}
     (nil))
(insn 18 17 19 2 (set (reg:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:337 87 {*movdi_internal_rex64}
     (nil))
(insn 19 18 20 2 (set (reg:DI 2 cx)
        (reg:DI 67)) tiles.cpp:337 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
        (nil)))
(insn 20 19 21 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:337 87 {*movdi_internal_rex64}
     (nil))
(insn 21 20 22 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:337 89 {*movsi_internal}
     (nil))
(insn 22 21 23 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:337 87 {*movdi_internal_rex64}
     (nil))
(call_insn 23 22 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b67b8f25600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:337 656 {*call}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void tiles1(int*, int, int, float, int, int) (_Z6tiles1Piiifii, funcdef_no=1088, decl_uid=23792, cgraph_uid=332)



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:341 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:341 89 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:341 89 {*movsi_internal}
     (nil))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:341 135 {*movsf_internal}
     (nil))
(insn 6 5 7 2 (set (reg/v:SI 63 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:341 89 {*movsi_internal}
     (nil))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h2 ])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:341 89 {*movsi_internal}
     (nil))
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg/f:DI 65)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:342 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (mem/j/c:SF (reg/f:DI 65) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:342 135 {*movsf_internal}
     (nil))
(insn 13 12 14 2 (set (reg/f:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:343 87 {*movdi_internal_rex64}
     (nil))
(insn 14 13 15 2 (set (mem/j/c:SI (reg/f:DI 66) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 63 [ h1 ])) tiles.cpp:343 89 {*movsi_internal}
     (nil))
(insn 15 14 16 2 (set (reg/f:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:344 87 {*movdi_internal_rex64}
     (nil))
(insn 16 15 17 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 67)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 64 [ h2 ])) tiles.cpp:344 89 {*movsi_internal}
     (nil))
(insn 17 16 18 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 2 [0x2])) tiles.cpp:345 89 {*movsi_internal}
     (nil))
(insn 18 17 19 2 (set (reg:DI 68)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:345 87 {*movdi_internal_rex64}
     (nil))
(insn 19 18 20 2 (set (reg:DI 38 r9)
        (reg:DI 68)) tiles.cpp:345 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
        (nil)))
(insn 20 19 21 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:345 89 {*movsi_internal}
     (nil))
(insn 21 20 22 2 (set (reg:DI 69)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:345 87 {*movdi_internal_rex64}
     (nil))
(insn 22 21 23 2 (set (reg:DI 2 cx)
        (reg:DI 69)) tiles.cpp:345 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
        (nil)))
(insn 23 22 24 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:345 89 {*movsi_internal}
     (nil))
(insn 24 23 25 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:345 89 {*movsi_internal}
     (nil))
(insn 25 24 26 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:345 87 {*movdi_internal_rex64}
     (nil))
(call_insn 26 25 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b67b8f14e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:345 656 {*call}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void tiles1(int*, int, collision_table*, float, int, int) (_Z6tiles1PiiP15collision_tablefii, funcdef_no=1089, decl_uid=23799, cgraph_uid=333)



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:347 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:347 89 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:347 87 {*movdi_internal_rex64}
     (nil))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:347 135 {*movsf_internal}
     (nil))
(insn 6 5 7 2 (set (reg/v:SI 63 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:347 89 {*movsi_internal}
     (nil))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h2 ])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:347 89 {*movsi_internal}
     (nil))
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg/f:DI 65)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:348 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (mem/j/c:SF (reg/f:DI 65) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:348 135 {*movsf_internal}
     (nil))
(insn 13 12 14 2 (set (reg/f:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:349 87 {*movdi_internal_rex64}
     (nil))
(insn 14 13 15 2 (set (mem/j/c:SI (reg/f:DI 66) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 63 [ h1 ])) tiles.cpp:349 89 {*movsi_internal}
     (nil))
(insn 15 14 16 2 (set (reg/f:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:350 87 {*movdi_internal_rex64}
     (nil))
(insn 16 15 17 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 67)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 64 [ h2 ])) tiles.cpp:350 89 {*movsi_internal}
     (nil))
(insn 17 16 18 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 2 [0x2])) tiles.cpp:351 89 {*movsi_internal}
     (nil))
(insn 18 17 19 2 (set (reg:DI 68)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:351 87 {*movdi_internal_rex64}
     (nil))
(insn 19 18 20 2 (set (reg:DI 38 r9)
        (reg:DI 68)) tiles.cpp:351 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
        (nil)))
(insn 20 19 21 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:351 89 {*movsi_internal}
     (nil))
(insn 21 20 22 2 (set (reg:DI 69)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:351 87 {*movdi_internal_rex64}
     (nil))
(insn 22 21 23 2 (set (reg:DI 2 cx)
        (reg:DI 69)) tiles.cpp:351 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
        (nil)))
(insn 23 22 24 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:351 87 {*movdi_internal_rex64}
     (nil))
(insn 24 23 25 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:351 89 {*movsi_internal}
     (nil))
(insn 25 24 26 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:351 87 {*movdi_internal_rex64}
     (nil))
(call_insn 26 25 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b67b8f25600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:351 656 {*call}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void tiles1(int*, int, int, float, int, int, int) (_Z6tiles1Piiifiii, funcdef_no=1090, decl_uid=23807, cgraph_uid=334)



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:355 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:355 89 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:355 89 {*movsi_internal}
     (nil))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:355 135 {*movsf_internal}
     (nil))
(insn 6 5 7 2 (set (reg/v:SI 63 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:355 89 {*movsi_internal}
     (nil))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h2 ])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:355 89 {*movsi_internal}
     (nil))
(insn 8 7 9 2 (set (reg/v:SI 65 [ h3 ])
        (reg:SI 38 r9 [ h3 ])) tiles.cpp:355 89 {*movsi_internal}
     (nil))
(note 9 8 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 9 13 2 (set (reg/f:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:356 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 14 2 (set (mem/j/c:SF (reg/f:DI 66) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:356 135 {*movsf_internal}
     (nil))
(insn 14 13 15 2 (set (reg/f:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:357 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 16 2 (set (mem/j/c:SI (reg/f:DI 67) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 63 [ h1 ])) tiles.cpp:357 89 {*movsi_internal}
     (nil))
(insn 16 15 17 2 (set (reg/f:DI 68)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:358 87 {*movdi_internal_rex64}
     (nil))
(insn 17 16 18 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 68)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 64 [ h2 ])) tiles.cpp:358 89 {*movsi_internal}
     (nil))
(insn 18 17 19 2 (set (reg/f:DI 69)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:359 87 {*movdi_internal_rex64}
     (nil))
(insn 19 18 20 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 69)
                (const_int 8 [0x8])) [0 i_tmp_arr+8 S4 A64])
        (reg/v:SI 65 [ h3 ])) tiles.cpp:359 89 {*movsi_internal}
     (nil))
(insn 20 19 21 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 3 [0x3])) tiles.cpp:360 89 {*movsi_internal}
     (nil))
(insn 21 20 22 2 (set (reg:DI 70)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:360 87 {*movdi_internal_rex64}
     (nil))
(insn 22 21 23 2 (set (reg:DI 38 r9)
        (reg:DI 70)) tiles.cpp:360 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
        (nil)))
(insn 23 22 24 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:360 89 {*movsi_internal}
     (nil))
(insn 24 23 25 2 (set (reg:DI 71)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:360 87 {*movdi_internal_rex64}
     (nil))
(insn 25 24 26 2 (set (reg:DI 2 cx)
        (reg:DI 71)) tiles.cpp:360 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
        (nil)))
(insn 26 25 27 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:360 89 {*movsi_internal}
     (nil))
(insn 27 26 28 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:360 89 {*movsi_internal}
     (nil))
(insn 28 27 29 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:360 87 {*movdi_internal_rex64}
     (nil))
(call_insn 29 28 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b67b8f14e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:360 656 {*call}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void tiles1(int*, int, collision_table*, float, int, int, int) (_Z6tiles1PiiP15collision_tablefiii, funcdef_no=1091, decl_uid=23815, cgraph_uid=335)



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:362 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:362 89 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:362 87 {*movdi_internal_rex64}
     (nil))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:362 135 {*movsf_internal}
     (nil))
(insn 6 5 7 2 (set (reg/v:SI 63 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:362 89 {*movsi_internal}
     (nil))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h2 ])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:362 89 {*movsi_internal}
     (nil))
(insn 8 7 9 2 (set (reg/v:SI 65 [ h3 ])
        (reg:SI 38 r9 [ h3 ])) tiles.cpp:362 89 {*movsi_internal}
     (nil))
(note 9 8 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 9 13 2 (set (reg/f:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:363 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 14 2 (set (mem/j/c:SF (reg/f:DI 66) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:363 135 {*movsf_internal}
     (nil))
(insn 14 13 15 2 (set (reg/f:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:364 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 16 2 (set (mem/j/c:SI (reg/f:DI 67) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 63 [ h1 ])) tiles.cpp:364 89 {*movsi_internal}
     (nil))
(insn 16 15 17 2 (set (reg/f:DI 68)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:365 87 {*movdi_internal_rex64}
     (nil))
(insn 17 16 18 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 68)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 64 [ h2 ])) tiles.cpp:365 89 {*movsi_internal}
     (nil))
(insn 18 17 19 2 (set (reg/f:DI 69)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:366 87 {*movdi_internal_rex64}
     (nil))
(insn 19 18 20 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 69)
                (const_int 8 [0x8])) [0 i_tmp_arr+8 S4 A64])
        (reg/v:SI 65 [ h3 ])) tiles.cpp:366 89 {*movsi_internal}
     (nil))
(insn 20 19 21 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 3 [0x3])) tiles.cpp:367 89 {*movsi_internal}
     (nil))
(insn 21 20 22 2 (set (reg:DI 70)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:367 87 {*movdi_internal_rex64}
     (nil))
(insn 22 21 23 2 (set (reg:DI 38 r9)
        (reg:DI 70)) tiles.cpp:367 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
        (nil)))
(insn 23 22 24 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:367 89 {*movsi_internal}
     (nil))
(insn 24 23 25 2 (set (reg:DI 71)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:367 87 {*movdi_internal_rex64}
     (nil))
(insn 25 24 26 2 (set (reg:DI 2 cx)
        (reg:DI 71)) tiles.cpp:367 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
        (nil)))
(insn 26 25 27 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:367 87 {*movdi_internal_rex64}
     (nil))
(insn 27 26 28 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:367 89 {*movsi_internal}
     (nil))
(insn 28 27 29 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:367 87 {*movdi_internal_rex64}
     (nil))
(call_insn 29 28 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b67b8f25600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:367 656 {*call}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void tiles2(int*, int, int, float, float) (_Z6tiles2Piiiff, funcdef_no=1092, decl_uid=23821, cgraph_uid=336)



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:371 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:371 89 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:371 89 {*movsi_internal}
     (nil))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:371 135 {*movsf_internal}
     (nil))
(insn 6 5 7 2 (set (reg/v:SF 63 [ f2 ])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:371 135 {*movsf_internal}
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (reg/f:DI 64)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:372 87 {*movdi_internal_rex64}
     (nil))
(insn 11 10 12 2 (set (mem/j/c:SF (reg/f:DI 64) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:372 135 {*movsf_internal}
     (nil))
(insn 12 11 13 2 (set (reg/f:DI 65)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:373 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 14 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 65)
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg/v:SF 63 [ f2 ])) tiles.cpp:373 135 {*movsf_internal}
     (nil))
(insn 14 13 15 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 0 [0])) tiles.cpp:374 89 {*movsi_internal}
     (nil))
(insn 15 14 16 2 (set (reg:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:374 87 {*movdi_internal_rex64}
     (nil))
(insn 16 15 17 2 (set (reg:DI 38 r9)
        (reg:DI 66)) tiles.cpp:374 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
        (nil)))
(insn 17 16 18 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:374 89 {*movsi_internal}
     (nil))
(insn 18 17 19 2 (set (reg:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:374 87 {*movdi_internal_rex64}
     (nil))
(insn 19 18 20 2 (set (reg:DI 2 cx)
        (reg:DI 67)) tiles.cpp:374 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
        (nil)))
(insn 20 19 21 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:374 89 {*movsi_internal}
     (nil))
(insn 21 20 22 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:374 89 {*movsi_internal}
     (nil))
(insn 22 21 23 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:374 87 {*movdi_internal_rex64}
     (nil))
(call_insn 23 22 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b67b8f14e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:374 656 {*call}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void tiles2(int*, int, collision_table*, float, float) (_Z6tiles2PiiP15collision_tableff, funcdef_no=1093, decl_uid=23827, cgraph_uid=337)



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:376 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:376 89 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:376 87 {*movdi_internal_rex64}
     (nil))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:376 135 {*movsf_internal}
     (nil))
(insn 6 5 7 2 (set (reg/v:SF 63 [ f2 ])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:376 135 {*movsf_internal}
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (reg/f:DI 64)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:377 87 {*movdi_internal_rex64}
     (nil))
(insn 11 10 12 2 (set (mem/j/c:SF (reg/f:DI 64) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:377 135 {*movsf_internal}
     (nil))
(insn 12 11 13 2 (set (reg/f:DI 65)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:378 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 14 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 65)
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg/v:SF 63 [ f2 ])) tiles.cpp:378 135 {*movsf_internal}
     (nil))
(insn 14 13 15 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 0 [0])) tiles.cpp:379 89 {*movsi_internal}
     (nil))
(insn 15 14 16 2 (set (reg:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:379 87 {*movdi_internal_rex64}
     (nil))
(insn 16 15 17 2 (set (reg:DI 38 r9)
        (reg:DI 66)) tiles.cpp:379 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
        (nil)))
(insn 17 16 18 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:379 89 {*movsi_internal}
     (nil))
(insn 18 17 19 2 (set (reg:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:379 87 {*movdi_internal_rex64}
     (nil))
(insn 19 18 20 2 (set (reg:DI 2 cx)
        (reg:DI 67)) tiles.cpp:379 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
        (nil)))
(insn 20 19 21 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:379 87 {*movdi_internal_rex64}
     (nil))
(insn 21 20 22 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:379 89 {*movsi_internal}
     (nil))
(insn 22 21 23 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:379 87 {*movdi_internal_rex64}
     (nil))
(call_insn 23 22 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b67b8f25600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:379 656 {*call}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void tiles2(int*, int, int, float, float, int) (_Z6tiles2Piiiffi, funcdef_no=1094, decl_uid=23834, cgraph_uid=338)



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:383 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:383 89 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:383 89 {*movsi_internal}
     (nil))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:383 135 {*movsf_internal}
     (nil))
(insn 6 5 7 2 (set (reg/v:SF 63 [ f2 ])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:383 135 {*movsf_internal}
     (nil))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:383 89 {*movsi_internal}
     (nil))
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg/f:DI 65)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:384 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (mem/j/c:SF (reg/f:DI 65) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:384 135 {*movsf_internal}
     (nil))
(insn 13 12 14 2 (set (reg/f:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:385 87 {*movdi_internal_rex64}
     (nil))
(insn 14 13 15 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 66)
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg/v:SF 63 [ f2 ])) tiles.cpp:385 135 {*movsf_internal}
     (nil))
(insn 15 14 16 2 (set (reg/f:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:386 87 {*movdi_internal_rex64}
     (nil))
(insn 16 15 17 2 (set (mem/j/c:SI (reg/f:DI 67) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 64 [ h1 ])) tiles.cpp:386 89 {*movsi_internal}
     (nil))
(insn 17 16 18 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 1 [0x1])) tiles.cpp:387 89 {*movsi_internal}
     (nil))
(insn 18 17 19 2 (set (reg:DI 68)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:387 87 {*movdi_internal_rex64}
     (nil))
(insn 19 18 20 2 (set (reg:DI 38 r9)
        (reg:DI 68)) tiles.cpp:387 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
        (nil)))
(insn 20 19 21 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:387 89 {*movsi_internal}
     (nil))
(insn 21 20 22 2 (set (reg:DI 69)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:387 87 {*movdi_internal_rex64}
     (nil))
(insn 22 21 23 2 (set (reg:DI 2 cx)
        (reg:DI 69)) tiles.cpp:387 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
        (nil)))
(insn 23 22 24 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:387 89 {*movsi_internal}
     (nil))
(insn 24 23 25 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:387 89 {*movsi_internal}
     (nil))
(insn 25 24 26 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:387 87 {*movdi_internal_rex64}
     (nil))
(call_insn 26 25 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b67b8f14e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:387 656 {*call}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void tiles2(int*, int, collision_table*, float, float, int) (_Z6tiles2PiiP15collision_tableffi, funcdef_no=1095, decl_uid=23841, cgraph_uid=339)



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:389 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:389 89 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:389 87 {*movdi_internal_rex64}
     (nil))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:389 135 {*movsf_internal}
     (nil))
(insn 6 5 7 2 (set (reg/v:SF 63 [ f2 ])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:389 135 {*movsf_internal}
     (nil))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:389 89 {*movsi_internal}
     (nil))
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg/f:DI 65)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:390 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (mem/j/c:SF (reg/f:DI 65) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:390 135 {*movsf_internal}
     (nil))
(insn 13 12 14 2 (set (reg/f:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:391 87 {*movdi_internal_rex64}
     (nil))
(insn 14 13 15 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 66)
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg/v:SF 63 [ f2 ])) tiles.cpp:391 135 {*movsf_internal}
     (nil))
(insn 15 14 16 2 (set (reg/f:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:392 87 {*movdi_internal_rex64}
     (nil))
(insn 16 15 17 2 (set (mem/j/c:SI (reg/f:DI 67) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 64 [ h1 ])) tiles.cpp:392 89 {*movsi_internal}
     (nil))
(insn 17 16 18 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 1 [0x1])) tiles.cpp:393 89 {*movsi_internal}
     (nil))
(insn 18 17 19 2 (set (reg:DI 68)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:393 87 {*movdi_internal_rex64}
     (nil))
(insn 19 18 20 2 (set (reg:DI 38 r9)
        (reg:DI 68)) tiles.cpp:393 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
        (nil)))
(insn 20 19 21 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:393 89 {*movsi_internal}
     (nil))
(insn 21 20 22 2 (set (reg:DI 69)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:393 87 {*movdi_internal_rex64}
     (nil))
(insn 22 21 23 2 (set (reg:DI 2 cx)
        (reg:DI 69)) tiles.cpp:393 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
        (nil)))
(insn 23 22 24 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:393 87 {*movdi_internal_rex64}
     (nil))
(insn 24 23 25 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:393 89 {*movsi_internal}
     (nil))
(insn 25 24 26 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:393 87 {*movdi_internal_rex64}
     (nil))
(call_insn 26 25 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b67b8f25600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:393 656 {*call}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void tiles2(int*, int, int, float, float, int, int) (_Z6tiles2Piiiffii, funcdef_no=1096, decl_uid=23849, cgraph_uid=340)



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:397 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:397 89 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:397 89 {*movsi_internal}
     (nil))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:397 135 {*movsf_internal}
     (nil))
(insn 6 5 7 2 (set (reg/v:SF 63 [ f2 ])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:397 135 {*movsf_internal}
     (nil))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:397 89 {*movsi_internal}
     (nil))
(insn 8 7 9 2 (set (reg/v:SI 65 [ h2 ])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:397 89 {*movsi_internal}
     (nil))
(note 9 8 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 9 13 2 (set (reg/f:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:398 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 14 2 (set (mem/j/c:SF (reg/f:DI 66) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:398 135 {*movsf_internal}
     (nil))
(insn 14 13 15 2 (set (reg/f:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:399 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 16 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 67)
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg/v:SF 63 [ f2 ])) tiles.cpp:399 135 {*movsf_internal}
     (nil))
(insn 16 15 17 2 (set (reg/f:DI 68)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:400 87 {*movdi_internal_rex64}
     (nil))
(insn 17 16 18 2 (set (mem/j/c:SI (reg/f:DI 68) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 64 [ h1 ])) tiles.cpp:400 89 {*movsi_internal}
     (nil))
(insn 18 17 19 2 (set (reg/f:DI 69)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:401 87 {*movdi_internal_rex64}
     (nil))
(insn 19 18 20 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 69)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 65 [ h2 ])) tiles.cpp:401 89 {*movsi_internal}
     (nil))
(insn 20 19 21 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 2 [0x2])) tiles.cpp:402 89 {*movsi_internal}
     (nil))
(insn 21 20 22 2 (set (reg:DI 70)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:402 87 {*movdi_internal_rex64}
     (nil))
(insn 22 21 23 2 (set (reg:DI 38 r9)
        (reg:DI 70)) tiles.cpp:402 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
        (nil)))
(insn 23 22 24 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:402 89 {*movsi_internal}
     (nil))
(insn 24 23 25 2 (set (reg:DI 71)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:402 87 {*movdi_internal_rex64}
     (nil))
(insn 25 24 26 2 (set (reg:DI 2 cx)
        (reg:DI 71)) tiles.cpp:402 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
        (nil)))
(insn 26 25 27 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:402 89 {*movsi_internal}
     (nil))
(insn 27 26 28 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:402 89 {*movsi_internal}
     (nil))
(insn 28 27 29 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:402 87 {*movdi_internal_rex64}
     (nil))
(call_insn 29 28 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b67b8f14e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:402 656 {*call}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void tiles2(int*, int, collision_table*, float, float, int, int) (_Z6tiles2PiiP15collision_tableffii, funcdef_no=1097, decl_uid=23857, cgraph_uid=341)



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:404 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:404 89 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:404 87 {*movdi_internal_rex64}
     (nil))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:404 135 {*movsf_internal}
     (nil))
(insn 6 5 7 2 (set (reg/v:SF 63 [ f2 ])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:404 135 {*movsf_internal}
     (nil))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:404 89 {*movsi_internal}
     (nil))
(insn 8 7 9 2 (set (reg/v:SI 65 [ h2 ])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:404 89 {*movsi_internal}
     (nil))
(note 9 8 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 9 13 2 (set (reg/f:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:405 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 14 2 (set (mem/j/c:SF (reg/f:DI 66) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:405 135 {*movsf_internal}
     (nil))
(insn 14 13 15 2 (set (reg/f:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:406 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 16 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 67)
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg/v:SF 63 [ f2 ])) tiles.cpp:406 135 {*movsf_internal}
     (nil))
(insn 16 15 17 2 (set (reg/f:DI 68)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:407 87 {*movdi_internal_rex64}
     (nil))
(insn 17 16 18 2 (set (mem/j/c:SI (reg/f:DI 68) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 64 [ h1 ])) tiles.cpp:407 89 {*movsi_internal}
     (nil))
(insn 18 17 19 2 (set (reg/f:DI 69)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:408 87 {*movdi_internal_rex64}
     (nil))
(insn 19 18 20 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 69)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 65 [ h2 ])) tiles.cpp:408 89 {*movsi_internal}
     (nil))
(insn 20 19 21 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 2 [0x2])) tiles.cpp:409 89 {*movsi_internal}
     (nil))
(insn 21 20 22 2 (set (reg:DI 70)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:409 87 {*movdi_internal_rex64}
     (nil))
(insn 22 21 23 2 (set (reg:DI 38 r9)
        (reg:DI 70)) tiles.cpp:409 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
        (nil)))
(insn 23 22 24 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:409 89 {*movsi_internal}
     (nil))
(insn 24 23 25 2 (set (reg:DI 71)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:409 87 {*movdi_internal_rex64}
     (nil))
(insn 25 24 26 2 (set (reg:DI 2 cx)
        (reg:DI 71)) tiles.cpp:409 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
        (nil)))
(insn 26 25 27 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:409 87 {*movdi_internal_rex64}
     (nil))
(insn 27 26 28 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:409 89 {*movsi_internal}
     (nil))
(insn 28 27 29 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:409 87 {*movdi_internal_rex64}
     (nil))
(call_insn 29 28 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b67b8f25600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:409 656 {*call}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void tiles2(int*, int, int, float, float, int, int, int) (_Z6tiles2Piiiffiii, funcdef_no=1098, decl_uid=23866, cgraph_uid=342)



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:413 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:413 89 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:413 89 {*movsi_internal}
     (nil))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:413 135 {*movsf_internal}
     (nil))
(insn 6 5 7 2 (set (reg/v:SF 63 [ f2 ])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:413 135 {*movsf_internal}
     (nil))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:413 89 {*movsi_internal}
     (nil))
(insn 8 7 9 2 (set (reg/v:SI 65 [ h2 ])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:413 89 {*movsi_internal}
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 66 [ h3 ])
        (reg:SI 38 r9 [ h3 ])) tiles.cpp:413 89 {*movsi_internal}
     (nil))
(note 10 9 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 10 14 2 (set (reg/f:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:414 87 {*movdi_internal_rex64}
     (nil))
(insn 14 13 15 2 (set (mem/j/c:SF (reg/f:DI 67) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:414 135 {*movsf_internal}
     (nil))
(insn 15 14 16 2 (set (reg/f:DI 68)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:415 87 {*movdi_internal_rex64}
     (nil))
(insn 16 15 17 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 68)
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg/v:SF 63 [ f2 ])) tiles.cpp:415 135 {*movsf_internal}
     (nil))
(insn 17 16 18 2 (set (reg/f:DI 69)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:416 87 {*movdi_internal_rex64}
     (nil))
(insn 18 17 19 2 (set (mem/j/c:SI (reg/f:DI 69) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 64 [ h1 ])) tiles.cpp:416 89 {*movsi_internal}
     (nil))
(insn 19 18 20 2 (set (reg/f:DI 70)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:417 87 {*movdi_internal_rex64}
     (nil))
(insn 20 19 21 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 70)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 65 [ h2 ])) tiles.cpp:417 89 {*movsi_internal}
     (nil))
(insn 21 20 22 2 (set (reg/f:DI 71)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:418 87 {*movdi_internal_rex64}
     (nil))
(insn 22 21 23 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 71)
                (const_int 8 [0x8])) [0 i_tmp_arr+8 S4 A64])
        (reg/v:SI 66 [ h3 ])) tiles.cpp:418 89 {*movsi_internal}
     (nil))
(insn 23 22 24 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 3 [0x3])) tiles.cpp:419 89 {*movsi_internal}
     (nil))
(insn 24 23 25 2 (set (reg:DI 72)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:419 87 {*movdi_internal_rex64}
     (nil))
(insn 25 24 26 2 (set (reg:DI 38 r9)
        (reg:DI 72)) tiles.cpp:419 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
        (nil)))
(insn 26 25 27 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:419 89 {*movsi_internal}
     (nil))
(insn 27 26 28 2 (set (reg:DI 73)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:419 87 {*movdi_internal_rex64}
     (nil))
(insn 28 27 29 2 (set (reg:DI 2 cx)
        (reg:DI 73)) tiles.cpp:419 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
        (nil)))
(insn 29 28 30 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:419 89 {*movsi_internal}
     (nil))
(insn 30 29 31 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:419 89 {*movsi_internal}
     (nil))
(insn 31 30 32 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:419 87 {*movdi_internal_rex64}
     (nil))
(call_insn 32 31 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b67b8f14e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:419 656 {*call}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void tiles2(int*, int, collision_table*, float, float, int, int, int) (_Z6tiles2PiiP15collision_tableffiii, funcdef_no=1099, decl_uid=23875, cgraph_uid=343)



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:421 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:421 89 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:421 87 {*movdi_internal_rex64}
     (nil))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:421 135 {*movsf_internal}
     (nil))
(insn 6 5 7 2 (set (reg/v:SF 63 [ f2 ])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:421 135 {*movsf_internal}
     (nil))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:421 89 {*movsi_internal}
     (nil))
(insn 8 7 9 2 (set (reg/v:SI 65 [ h2 ])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:421 89 {*movsi_internal}
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 66 [ h3 ])
        (reg:SI 38 r9 [ h3 ])) tiles.cpp:421 89 {*movsi_internal}
     (nil))
(note 10 9 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 10 14 2 (set (reg/f:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:422 87 {*movdi_internal_rex64}
     (nil))
(insn 14 13 15 2 (set (mem/j/c:SF (reg/f:DI 67) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:422 135 {*movsf_internal}
     (nil))
(insn 15 14 16 2 (set (reg/f:DI 68)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:423 87 {*movdi_internal_rex64}
     (nil))
(insn 16 15 17 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 68)
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg/v:SF 63 [ f2 ])) tiles.cpp:423 135 {*movsf_internal}
     (nil))
(insn 17 16 18 2 (set (reg/f:DI 69)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:424 87 {*movdi_internal_rex64}
     (nil))
(insn 18 17 19 2 (set (mem/j/c:SI (reg/f:DI 69) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 64 [ h1 ])) tiles.cpp:424 89 {*movsi_internal}
     (nil))
(insn 19 18 20 2 (set (reg/f:DI 70)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:425 87 {*movdi_internal_rex64}
     (nil))
(insn 20 19 21 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 70)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 65 [ h2 ])) tiles.cpp:425 89 {*movsi_internal}
     (nil))
(insn 21 20 22 2 (set (reg/f:DI 71)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:426 87 {*movdi_internal_rex64}
     (nil))
(insn 22 21 23 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 71)
                (const_int 8 [0x8])) [0 i_tmp_arr+8 S4 A64])
        (reg/v:SI 66 [ h3 ])) tiles.cpp:426 89 {*movsi_internal}
     (nil))
(insn 23 22 24 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 3 [0x3])) tiles.cpp:427 89 {*movsi_internal}
     (nil))
(insn 24 23 25 2 (set (reg:DI 72)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:427 87 {*movdi_internal_rex64}
     (nil))
(insn 25 24 26 2 (set (reg:DI 38 r9)
        (reg:DI 72)) tiles.cpp:427 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b67b8f8ced8 i_tmp_arr>)
        (nil)))
(insn 26 25 27 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:427 89 {*movsi_internal}
     (nil))
(insn 27 26 28 2 (set (reg:DI 73)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:427 87 {*movdi_internal_rex64}
     (nil))
(insn 28 27 29 2 (set (reg:DI 2 cx)
        (reg:DI 73)) tiles.cpp:427 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b67b8fac000 f_tmp_arr>)
        (nil)))
(insn 29 28 30 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:427 87 {*movdi_internal_rex64}
     (nil))
(insn 30 29 31 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:427 89 {*movsi_internal}
     (nil))
(insn 31 30 32 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:427 87 {*movdi_internal_rex64}
     (nil))
(call_insn 32 31 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b67b8f25600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:427 656 {*call}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void tileswrap(int*, int, int, float*, int, int*, int*, int) (_Z9tileswrapPiiiPfiS_S_i, funcdef_no=1100, decl_uid=23884, cgraph_uid=344)



try_optimize_cfg iteration 1

Redirecting fallthru edge 3->4 to 6
deleting block 4
Removing jump 56.
Redirecting fallthru edge 6->7 to 44
deleting block 7
Removing jump 91.
Removing jump 191.
Removing jump 204.
Redirecting fallthru edge 19->20 to 22
deleting block 20
Redirecting fallthru edge 23->24 to 6
deleting block 24
Removing jump 248.
Removing jump 263.
Removing jump 300.
Removing jump 315.
Removing jump 320.
Removing jump 349.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 21 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 4 21 5 2 (set (reg/v/f:DI 147 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:439 87 {*movdi_internal_rex64}
     (nil))
(insn 5 4 6 2 (set (reg/v:SI 148 [ num_tilings ])
        (reg:SI 4 si [ num_tilings ])) tiles.cpp:439 89 {*movsi_internal}
     (nil))
(insn 6 5 7 2 (set (reg/v:SI 149 [ memory_size ])
        (reg:SI 1 dx [ memory_size ])) tiles.cpp:439 89 {*movsi_internal}
     (nil))
(insn 7 6 8 2 (set (reg/v/f:DI 150 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:439 87 {*movdi_internal_rex64}
     (nil))
(insn 8 7 9 2 (set (reg/v:SI 151 [ num_floats ])
        (reg:SI 37 r8 [ num_floats ])) tiles.cpp:439 89 {*movsi_internal}
     (nil))
(insn 9 8 10 2 (set (reg/v/f:DI 152 [ wrap_widths ])
        (reg:DI 38 r9 [ wrap_widths ])) tiles.cpp:439 87 {*movdi_internal_rex64}
     (nil))
(insn 10 9 11 2 (set (reg/v/f:DI 153 [ ints ])
        (mem/f/c:DI (reg/f:DI 16 argp) [0 ints+0 S8 A64])) tiles.cpp:439 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/f/c:DI (reg/f:DI 16 argp) [0 ints+0 S8 A64])
        (nil)))
(insn 11 10 12 2 (set (reg/v:SI 154 [ num_ints ])
        (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                (const_int 8 [0x8])) [0 num_ints+0 S4 A64])) tiles.cpp:439 89 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                (const_int 8 [0x8])) [0 num_ints+0 S4 A64])
        (nil)))
(note 12 11 23 2 NOTE_INSN_FUNCTION_BEG)
(insn 23 12 24 2 (parallel [
            (set (reg:SI 155 [ D.26216 ])
                (plus:SI (reg/v:SI 151 [ num_floats ])
                    (reg/v:SI 154 [ num_ints ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:445 273 {*addsi_1}
     (nil))
(insn 24 23 25 2 (parallel [
            (set (reg/v:SI 71 [ num_coordinates ])
                (plus:SI (reg:SI 155 [ D.26216 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:445 273 {*addsi_1}
     (nil))
(debug_insn 25 24 26 2 (var_location:SI num_coordinates (reg/v:SI 71 [ num_coordinates ])) tiles.cpp:445 -1
     (nil))
(debug_insn 26 25 27 2 (var_location:SI i (const_int 0 [0])) tiles.cpp:447 -1
     (nil))
(debug_insn 27 26 28 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 28 27 29 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 154 [ num_ints ])
            (const_int 0 [0]))) tiles.cpp:447 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 29 28 55 2 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) tiles.cpp:447 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9762 [0x2622])
        (nil))
 -> 37)
;;  succ:       5 [97.6%] 
;;              3 [2.4%]  (FALLTHRU)

;; basic block 3, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 2, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [2.4%]  (FALLTHRU)
;;              5 [100.0%]  (FALLTHRU)
(code_label 55 29 30 3 145 "" [0 uses])
(note 30 55 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 3 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 32 31 33 3 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 151 [ num_floats ])
            (const_int 0 [0]))) tiles.cpp:450 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 33 32 37 3 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 67)
            (pc))) tiles.cpp:450 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
        (nil))
 -> 67)
;;  succ:       8 [95.2%] 
;;              6 [4.8%]  (FALLTHRU)

;; basic block 5, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 3, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [97.6%] 
(code_label 37 33 38 5 142 "" [1 uses])
(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 40 5 (parallel [
            (set (reg:DI 156)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:447 274 {*adddi_1}
     (nil))
(insn 40 39 41 5 (set (reg:DI 157 [ D.26221 ])
        (sign_extend:DI (reg/v:SI 151 [ num_floats ]))) tiles.cpp:447 149 {*extendsidi2_rex64}
     (nil))
(insn 41 40 42 5 (parallel [
            (set (reg:DI 158 [ D.26221 ])
                (ashift:DI (reg:DI 157 [ D.26221 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:447 513 {*ashldi3_1}
     (nil))
(insn 42 41 43 5 (parallel [
            (set (reg:DI 159 [ D.26215 ])
                (plus:DI (reg:DI 158 [ D.26221 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:447 274 {*adddi_1}
     (nil))
(insn 43 42 44 5 (parallel [
            (set (reg:DI 160 [ D.26220 ])
                (plus:DI (reg:DI 156)
                    (reg:DI 159 [ D.26215 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:447 274 {*adddi_1}
     (nil))
(insn 44 43 45 5 (set (reg:DI 161 [ D.26221 ])
        (sign_extend:DI (reg/v:SI 154 [ num_ints ]))) tiles.cpp:447 149 {*extendsidi2_rex64}
     (nil))
(insn 45 44 46 5 (parallel [
            (set (reg:DI 162 [ D.26221 ])
                (ashift:DI (reg:DI 161 [ D.26221 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:447 513 {*ashldi3_1}
     (nil))
(insn 46 45 47 5 (set (reg:DI 163)
        (reg:DI 160 [ D.26220 ])) 87 {*movdi_internal_rex64}
     (nil))
(insn 47 46 48 5 (set (reg:DI 164)
        (reg/v/f:DI 153 [ ints ])) 87 {*movdi_internal_rex64}
     (nil))
(insn 48 47 49 5 (set (reg:DI 165)
        (reg:DI 162 [ D.26221 ])) 87 {*movdi_internal_rex64}
     (nil))
(insn 49 48 50 5 (set (reg:DI 1 dx)
        (reg:DI 165)) 87 {*movdi_internal_rex64}
     (nil))
(insn 50 49 51 5 (set (reg:DI 4 si)
        (reg:DI 164)) 87 {*movdi_internal_rex64}
     (nil))
(insn 51 50 52 5 (set (reg:DI 5 di)
        (reg:DI 163)) 87 {*movdi_internal_rex64}
     (nil))
(call_insn 52 51 53 5 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x2b67b90e9500 memcpy>) [0 memcpy S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (nil))))))
(insn 53 52 54 5 (set (reg:DI 166)
        (reg:DI 0 ax)) 87 {*movdi_internal_rex64}
     (nil))
(insn 54 53 59 5 (set (reg:DI 167)
        (reg:DI 166)) 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       3 [100.0%]  (FALLTHRU)

;; basic block 6, loop depth 0, count 0, freq 17, maybe hot
;;  prev block 5, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       23 [25.0%]  (FALLTHRU)
;;              3 [4.8%]  (FALLTHRU)
;;              18 [100.0%]  (FALLTHRU)
;;              19 [33.3%] 
;;              22 [25.0%] 
(code_label 59 54 60 6 144 "" [2 uses])
(note 60 59 61 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 6 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(insn 62 61 63 6 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 148 [ num_tilings ])
            (const_int 0 [0]))) tiles.cpp:457 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 63 62 67 6 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 240)
            (pc))) tiles.cpp:457 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 240)
;;  succ:       25 [91.0%] 
;;              44 [9.0%]  (FALLTHRU)

;; basic block 8, loop depth 0, count 0, freq 15, maybe hot
;;  prev block 6, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [95.2%] 
(code_label 67 63 68 8 143 "" [1 uses])
(note 68 67 69 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 70 8 (set (reg:SF 131 [ D.26217 ])
        (float:SF (reg/v:SI 148 [ num_tilings ]))) 240 {*floatsisf2_sse_interunit}
     (nil))
(insn 70 69 71 8 (set (reg:SI 105 [ D.26214 ])
        (reg/v:SI 151 [ num_floats ])) 89 {*movsi_internal}
     (nil))
(insn 71 70 72 8 (parallel [
            (set (reg:SI 168 [ D.26214 ])
                (plus:SI (reg:SI 105 [ D.26214 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (nil))
(insn 72 71 73 8 (set (reg:DI 169 [ D.26221 ])
        (zero_extend:DI (reg:SI 168 [ D.26214 ]))) 139 {*zero_extendsidi2_rex64}
     (nil))
(insn 73 72 74 8 (parallel [
            (set (reg:DI 170 [ D.26221 ])
                (plus:DI (reg:DI 169 [ D.26221 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 74 73 13 8 (parallel [
            (set (reg:DI 146 [ D.26221 ])
                (ashift:DI (reg:DI 170 [ D.26221 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 513 {*ashldi3_1}
     (nil))
(insn 13 74 90 8 (set (reg:DI 104 [ ivtmp.261 ])
        (const_int 0 [0])) tiles.cpp:450 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       9 [100.0%]  (FALLTHRU)

;; basic block 9, loop depth 1, count 0, freq 330, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL)
;;  pred:       10 [100.0%]  (FALLTHRU)
;;              8 [100.0%]  (FALLTHRU)
(code_label 90 13 75 9 149 "" [0 uses])
(note 75 90 76 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 76 75 77 9 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 77 76 78 9 (set (reg:SF 171 [ D.26217 ])
        (mult:SF (reg:SF 131 [ D.26217 ])
            (mem:SF (plus:DI (reg/v/f:DI 150 [ floats ])
                    (reg:DI 104 [ ivtmp.261 ])) [0 MEM[base: floats_29(D), index: ivtmp.261_79, offset: 0B]+0 S4 A32]))) tiles.cpp:451 777 {*fop_sf_comm_sse}
     (nil))
(insn 78 77 79 9 (set (reg:SF 21 xmm0)
        (reg:SF 171 [ D.26217 ])) tiles.cpp:451 135 {*movsf_internal}
     (nil))
(call_insn/u 79 78 80 9 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floorf") [flags 0x41]  <function_decl 0x2b67b7876a00 __builtin_floorf>) [0 __builtin_floorf S1 A8])
            (const_int 0 [0]))) tiles.cpp:451 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 80 79 81 9 (set (reg:SF 75 [ D.26217 ])
        (reg:SF 21 xmm0)) tiles.cpp:451 135 {*movsf_internal}
     (nil))
(insn 81 80 82 9 (parallel [
            (set (reg:DI 172)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -416 [0xfffffffffffffe60])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:451 274 {*adddi_1}
     (nil))
(insn 82 81 83 9 (set (reg:SI 173)
        (fix:SI (reg:SF 75 [ D.26217 ]))) tiles.cpp:451 177 {fix_truncsfsi_sse}
     (nil))
(insn 83 82 84 9 (set (mem:SI (plus:DI (reg:DI 104 [ ivtmp.261 ])
                (reg:DI 172)) [0 MEM[symbol: qstate, index: ivtmp.261_79, offset: 0B]+0 S4 A32])
        (reg:SI 173)) tiles.cpp:451 89 {*movsi_internal}
     (expr_list:REG_EQUAL (fix:SI (reg:SF 75 [ D.26217 ]))
        (nil)))
(debug_insn 84 83 85 9 (var_location:SI i (debug_expr:SI D#14)) tiles.cpp:450 -1
     (nil))
(debug_insn 85 84 86 9 (var_location:SI i (debug_expr:SI D#14)) -1
     (nil))
(insn 86 85 87 9 (parallel [
            (set (reg:DI 104 [ ivtmp.261 ])
                (plus:DI (reg:DI 104 [ ivtmp.261 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 87 86 88 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 104 [ ivtmp.261 ])
            (reg:DI 146 [ D.26221 ]))) tiles.cpp:450 8 {*cmpdi_1}
     (nil))
(jump_insn 88 87 89 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 93)
            (pc))) tiles.cpp:450 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
        (nil))
 -> 93)
;;  succ:       10 [95.2%]  (FALLTHRU)
;;              11 [4.8%] 

;; basic block 10, loop depth 1, count 0, freq 314, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 [95.2%]  (FALLTHRU)
(note 89 88 93 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;;  succ:       9 [100.0%]  (FALLTHRU)

;; basic block 11, loop depth 0, count 0, freq 15, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 [4.8%] 
(code_label 93 89 94 11 148 "" [1 uses])
(note 94 93 95 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 95 94 96 11 (set (reg:DI 174 [ D.26221 ])
        (sign_extend:DI (reg/v:SI 151 [ num_floats ]))) tiles.cpp:452 149 {*extendsidi2_rex64}
     (nil))
(insn 96 95 97 11 (parallel [
            (set (reg:DI 175 [ D.26221 ])
                (ashift:DI (reg:DI 174 [ D.26221 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:452 513 {*ashldi3_1}
     (nil))
(insn 97 96 98 11 (parallel [
            (set (reg:DI 176)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -336 [0xfffffffffffffeb0])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 98 97 99 11 (set (reg:DI 177)
        (reg:DI 176)) 87 {*movdi_internal_rex64}
     (nil))
(insn 99 98 100 11 (set (reg:DI 178)
        (reg:DI 175 [ D.26221 ])) 87 {*movdi_internal_rex64}
     (nil))
(insn 100 99 101 11 (set (reg:DI 1 dx)
        (reg:DI 178)) 87 {*movdi_internal_rex64}
     (nil))
(insn 101 100 102 11 (set (reg:SI 4 si)
        (const_int 0 [0])) 89 {*movsi_internal}
     (nil))
(insn 102 101 103 11 (set (reg:DI 5 di)
        (reg:DI 177)) 87 {*movdi_internal_rex64}
     (nil))
(call_insn 103 102 104 11 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x2b67b90e9600 memset>) [0 memset S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 104 103 105 11 (set (reg:DI 179)
        (reg:DI 0 ax)) 87 {*movdi_internal_rex64}
     (nil))
(insn 105 104 106 11 (set (reg:DI 180)
        (reg:DI 179)) 87 {*movdi_internal_rex64}
     (nil))
(insn 106 105 107 11 (parallel [
            (set (reg:SI 80 [ bnd.218 ])
                (lshiftrt:SI (reg:SI 105 [ D.26214 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 545 {*lshrsi3_1}
     (nil))
(insn 107 106 108 11 (parallel [
            (set (reg:SI 79 [ ratio_mult_vf.219 ])
                (ashift:SI (reg:SI 80 [ bnd.218 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashlsi3_1}
     (nil))
(insn 108 107 109 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 79 [ ratio_mult_vf.219 ])
            (const_int 0 [0]))) 3 {*cmpsi_ccno_1}
     (nil))
(insn 109 108 110 11 (set (reg:QI 182 [ D.26223 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) 608 {*setcc_qi}
     (nil))
(insn 110 109 111 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 182 [ D.26223 ])
            (const_int 0 [0]))) 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 111 110 362 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 359)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 3334 [0xd06])
        (nil))
 -> 359)
;;  succ:       21 [33.3%] 
;;              12 [66.7%]  (FALLTHRU)

;; basic block 12, loop depth 0, count 0, freq 10, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL)
;;  pred:       11 [66.7%]  (FALLTHRU)
(note 362 111 112 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 112 362 113 12 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 105 [ D.26214 ])
            (const_int 3 [0x3]))) 7 {*cmpsi_1}
     (nil))
(insn 113 112 114 12 (set (reg:QI 184 [ D.26223 ])
        (leu:QI (reg:CC 17 flags)
            (const_int 0 [0]))) 608 {*setcc_qi}
     (nil))
(insn 114 113 115 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 184 [ D.26223 ])
            (const_int 0 [0]))) 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 115 114 116 12 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 359)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 3334 [0xd06])
        (nil))
 -> 359)
;;  succ:       13 [66.7%]  (FALLTHRU)
;;              21 [33.3%] 

;; basic block 13, loop depth 0, count 0, freq 10, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL)
;;  pred:       12 [66.7%]  (FALLTHRU)
(note 116 115 117 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 118 13 (set (reg:V4SI 185)
        (vec_duplicate:V4SI (reg/v:SI 148 [ num_tilings ]))) 1643 {*vec_dupv4si}
     (nil))
(insn 118 117 119 13 (set (reg:V4SI 112 [ vect_cst_.227 ])
        (reg:V4SI 185)) 1142 {*movv4si_internal}
     (nil))
(debug_insn 119 118 120 13 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 120 119 121 13 (set (subreg:V16QI (reg:V4SI 186 [ vect_var_.225 ]) 0)
        (unspec:V16QI [
                (mem:V16QI (reg/v/f:DI 152 [ wrap_widths ]) [0 MEM[(int *)wrap_widths_39(D)]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:453 1162 {sse2_loaddqu}
     (nil))
(insn 121 120 122 13 (set (subreg:V2DI (reg:V4SI 188) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 186 [ vect_var_.225 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 112 [ vect_cst_.227 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 122 121 123 13 (set (reg:V2DI 190)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 186 [ vect_var_.225 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (nil))
(insn 123 122 124 13 (set (reg:V2DI 191)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 112 [ vect_cst_.227 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (nil))
(insn 124 123 125 13 (set (subreg:V2DI (reg:V4SI 189) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 125 124 126 13 (set (reg:V4SI 188)
        (vec_select:V4SI (reg:V4SI 188)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 126 125 127 13 (set (reg:V4SI 189)
        (vec_select:V4SI (reg:V4SI 189)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 127 126 128 13 (set (reg:V4SI 187 [ vect_var_.226 ])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 188)
                (reg:V4SI 189))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:453 1616 {vec_interleave_lowv4si}
     (expr_list:REG_EQUAL (mult:V4SI (reg:V4SI 186 [ vect_var_.225 ])
            (reg:V4SI 112 [ vect_cst_.227 ]))
        (nil)))
(insn 128 127 129 13 (set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
                (const_int -256 [0xffffffffffffff00])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings]+0 S16 A128])
        (reg:V4SI 187 [ vect_var_.226 ])) tiles.cpp:453 1142 {*movv4si_internal}
     (nil))
(debug_insn 129 128 130 13 (var_location:SI i (debug_expr:SI D#12)) tiles.cpp:450 -1
     (nil))
(debug_insn 130 129 131 13 (var_location:SI i (debug_expr:SI D#12)) -1
     (nil))
(insn 131 130 132 13 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 80 [ bnd.218 ])
            (const_int 1 [0x1]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 132 131 133 13 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
        (nil))
 -> 206)
;;  succ:       14 [66.7%]  (FALLTHRU)
;;              19 [33.3%] 

;; basic block 14, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL)
;;  pred:       13 [66.7%]  (FALLTHRU)
(note 133 132 134 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 134 133 135 14 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 135 134 136 14 (set (subreg:V16QI (reg:V4SI 192 [ vect_var_.225 ]) 0)
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                        (const_int 16 [0x10])) [0 MEM[(int *)wrap_widths_39(D) + 16B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:453 1162 {sse2_loaddqu}
     (nil))
(insn 136 135 137 14 (set (subreg:V2DI (reg:V4SI 194) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 192 [ vect_var_.225 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 112 [ vect_cst_.227 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 137 136 138 14 (set (reg:V2DI 196)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 192 [ vect_var_.225 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (nil))
(insn 138 137 139 14 (set (reg:V2DI 197)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 112 [ vect_cst_.227 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (nil))
(insn 139 138 140 14 (set (subreg:V2DI (reg:V4SI 195) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 196) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 197) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 140 139 141 14 (set (reg:V4SI 194)
        (vec_select:V4SI (reg:V4SI 194)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 141 140 142 14 (set (reg:V4SI 195)
        (vec_select:V4SI (reg:V4SI 195)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 142 141 143 14 (set (reg:V4SI 193 [ vect_var_.226 ])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 194)
                (reg:V4SI 195))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:453 1616 {vec_interleave_lowv4si}
     (expr_list:REG_EQUAL (mult:V4SI (reg:V4SI 192 [ vect_var_.225 ])
            (reg:V4SI 112 [ vect_cst_.227 ]))
        (nil)))
(insn 143 142 144 14 (set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
                (const_int -240 [0xffffffffffffff10])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 16B]+0 S16 A128])
        (reg:V4SI 193 [ vect_var_.226 ])) tiles.cpp:453 1142 {*movv4si_internal}
     (nil))
(debug_insn 144 143 145 14 (var_location:SI i (debug_expr:SI D#12)) tiles.cpp:450 -1
     (nil))
(debug_insn 145 144 146 14 (var_location:SI i (debug_expr:SI D#12)) -1
     (nil))
(insn 146 145 147 14 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 80 [ bnd.218 ])
            (const_int 2 [0x2]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 147 146 148 14 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
        (nil))
 -> 206)
;;  succ:       15 [66.7%]  (FALLTHRU)
;;              19 [33.3%] 

;; basic block 15, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL)
;;  pred:       14 [66.7%]  (FALLTHRU)
(note 148 147 149 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 149 148 150 15 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 150 149 151 15 (set (subreg:V16QI (reg:V4SI 198 [ vect_var_.225 ]) 0)
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                        (const_int 32 [0x20])) [0 MEM[(int *)wrap_widths_39(D) + 32B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:453 1162 {sse2_loaddqu}
     (nil))
(insn 151 150 152 15 (set (subreg:V2DI (reg:V4SI 200) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 198 [ vect_var_.225 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 112 [ vect_cst_.227 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 152 151 153 15 (set (reg:V2DI 202)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 198 [ vect_var_.225 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (nil))
(insn 153 152 154 15 (set (reg:V2DI 203)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 112 [ vect_cst_.227 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (nil))
(insn 154 153 155 15 (set (subreg:V2DI (reg:V4SI 201) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 202) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 203) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 155 154 156 15 (set (reg:V4SI 200)
        (vec_select:V4SI (reg:V4SI 200)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 156 155 157 15 (set (reg:V4SI 201)
        (vec_select:V4SI (reg:V4SI 201)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 157 156 158 15 (set (reg:V4SI 199 [ vect_var_.226 ])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 200)
                (reg:V4SI 201))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:453 1616 {vec_interleave_lowv4si}
     (expr_list:REG_EQUAL (mult:V4SI (reg:V4SI 198 [ vect_var_.225 ])
            (reg:V4SI 112 [ vect_cst_.227 ]))
        (nil)))
(insn 158 157 159 15 (set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
                (const_int -224 [0xffffffffffffff20])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 32B]+0 S16 A128])
        (reg:V4SI 199 [ vect_var_.226 ])) tiles.cpp:453 1142 {*movv4si_internal}
     (nil))
(debug_insn 159 158 160 15 (var_location:SI i (debug_expr:SI D#12)) tiles.cpp:450 -1
     (nil))
(debug_insn 160 159 161 15 (var_location:SI i (debug_expr:SI D#12)) -1
     (nil))
(insn 161 160 162 15 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 80 [ bnd.218 ])
            (const_int 3 [0x3]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 162 161 163 15 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
        (nil))
 -> 206)
;;  succ:       16 [66.7%]  (FALLTHRU)
;;              19 [33.3%] 

;; basic block 16, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL)
;;  pred:       15 [66.7%]  (FALLTHRU)
(note 163 162 164 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 164 163 165 16 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 165 164 166 16 (set (subreg:V16QI (reg:V4SI 204 [ vect_var_.225 ]) 0)
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                        (const_int 48 [0x30])) [0 MEM[(int *)wrap_widths_39(D) + 48B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:453 1162 {sse2_loaddqu}
     (nil))
(insn 166 165 167 16 (set (subreg:V2DI (reg:V4SI 206) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 204 [ vect_var_.225 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 112 [ vect_cst_.227 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 167 166 168 16 (set (reg:V2DI 208)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 204 [ vect_var_.225 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (nil))
(insn 168 167 169 16 (set (reg:V2DI 209)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 112 [ vect_cst_.227 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (nil))
(insn 169 168 170 16 (set (subreg:V2DI (reg:V4SI 207) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 208) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 209) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 170 169 171 16 (set (reg:V4SI 206)
        (vec_select:V4SI (reg:V4SI 206)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 171 170 172 16 (set (reg:V4SI 207)
        (vec_select:V4SI (reg:V4SI 207)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 172 171 173 16 (set (reg:V4SI 205 [ vect_var_.226 ])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 206)
                (reg:V4SI 207))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:453 1616 {vec_interleave_lowv4si}
     (expr_list:REG_EQUAL (mult:V4SI (reg:V4SI 204 [ vect_var_.225 ])
            (reg:V4SI 112 [ vect_cst_.227 ]))
        (nil)))
(insn 173 172 174 16 (set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
                (const_int -208 [0xffffffffffffff30])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 48B]+0 S16 A128])
        (reg:V4SI 205 [ vect_var_.226 ])) tiles.cpp:453 1142 {*movv4si_internal}
     (nil))
(debug_insn 174 173 175 16 (var_location:SI i (debug_expr:SI D#12)) tiles.cpp:450 -1
     (nil))
(debug_insn 175 174 176 16 (var_location:SI i (debug_expr:SI D#12)) -1
     (nil))
(insn 176 175 177 16 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 80 [ bnd.218 ])
            (const_int 4 [0x4]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 177 176 178 16 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
        (nil))
 -> 206)
;;  succ:       17 [66.7%]  (FALLTHRU)
;;              19 [33.3%] 

;; basic block 17, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 [66.7%]  (FALLTHRU)
(note 178 177 179 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 179 178 180 17 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 180 179 181 17 (set (subreg:V16QI (reg:V4SI 210 [ vect_var_.225 ]) 0)
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                        (const_int 64 [0x40])) [0 MEM[(int *)wrap_widths_39(D) + 64B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:453 1162 {sse2_loaddqu}
     (nil))
(insn 181 180 182 17 (set (subreg:V2DI (reg:V4SI 212) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 210 [ vect_var_.225 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 112 [ vect_cst_.227 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 182 181 183 17 (set (reg:V2DI 214)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 210 [ vect_var_.225 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (nil))
(insn 183 182 184 17 (set (reg:V2DI 215)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 112 [ vect_cst_.227 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (nil))
(insn 184 183 185 17 (set (subreg:V2DI (reg:V4SI 213) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 214) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 215) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 185 184 186 17 (set (reg:V4SI 212)
        (vec_select:V4SI (reg:V4SI 212)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 186 185 187 17 (set (reg:V4SI 213)
        (vec_select:V4SI (reg:V4SI 213)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 187 186 188 17 (set (reg:V4SI 211 [ vect_var_.226 ])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 212)
                (reg:V4SI 213))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:453 1616 {vec_interleave_lowv4si}
     (expr_list:REG_EQUAL (mult:V4SI (reg:V4SI 210 [ vect_var_.225 ])
            (reg:V4SI 112 [ vect_cst_.227 ]))
        (nil)))
(insn 188 187 189 17 (set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
                (const_int -192 [0xffffffffffffff40])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 64B]+0 S16 A128])
        (reg:V4SI 211 [ vect_var_.226 ])) tiles.cpp:453 1142 {*movv4si_internal}
     (nil))
(debug_insn 189 188 190 17 (var_location:SI i (debug_expr:SI D#12)) tiles.cpp:450 -1
     (nil))
(debug_insn 190 189 234 17 (var_location:SI i (debug_expr:SI D#12)) -1
     (nil))
;;  succ:       19 [100.0%]  (FALLTHRU)

;; basic block 18, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       23 [75.0%] 
(code_label 234 190 193 18 153 "" [1 uses])
(note 193 234 194 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 194 193 195 18 (var_location:SI i (reg/v:SI 66 [ i ])) -1
     (nil))
(insn 195 194 196 18 (set (reg:DI 216)
        (sign_extend:DI (reg/v:SI 66 [ i ]))) tiles.cpp:453 149 {*extendsidi2_rex64}
     (nil))
(insn 196 195 197 18 (set (reg:DI 217 [ D.26219 ])
        (sign_extend:DI (reg/v:SI 66 [ i ]))) tiles.cpp:451 149 {*extendsidi2_rex64}
     (nil))
(insn 197 196 198 18 (set (reg:SI 219)
        (mem:SI (plus:DI (mult:DI (reg:DI 217 [ D.26219 ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 152 [ wrap_widths ])) [0 *_152+0 S4 A32])) tiles.cpp:453 89 {*movsi_internal}
     (nil))
(insn 198 197 199 18 (parallel [
            (set (reg:SI 218 [ D.26216 ])
                (mult:SI (reg:SI 219)
                    (reg/v:SI 148 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:453 344 {*mulsi3_1}
     (nil))
(insn 199 198 200 18 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 216)
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
        (reg:SI 218 [ D.26216 ])) tiles.cpp:453 89 {*movsi_internal}
     (nil))
(debug_insn 200 199 201 18 (var_location:SI D#15 (plus:SI (reg/v:SI 66 [ i ])
        (const_int 1 [0x1]))) tiles.cpp:450 -1
     (nil))
(debug_insn 201 200 202 18 (var_location:SI i (debug_expr:SI D#15)) tiles.cpp:450 -1
     (nil))
(debug_insn 202 201 206 18 (var_location:SI i (debug_expr:SI D#15)) -1
     (nil))
;;  succ:       6 [100.0%]  (FALLTHRU)

;; basic block 19, loop depth 0, count 0, freq 10, maybe hot
;;  prev block 18, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17 [100.0%]  (FALLTHRU)
;;              13 [33.3%] 
;;              14 [33.3%] 
;;              15 [33.3%] 
;;              16 [33.3%] 
(code_label 206 202 207 19 151 "" [4 uses])
(note 207 206 208 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 208 207 209 19 (set (reg/v:SI 114 [ i ])
        (reg:SI 79 [ ratio_mult_vf.219 ])) 89 {*movsi_internal}
     (nil))
(insn 209 208 210 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 79 [ ratio_mult_vf.219 ])
            (reg:SI 105 [ D.26214 ]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 210 209 359 19 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 59)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 3334 [0xd06])
        (nil))
 -> 59)
;;  succ:       22 [66.7%]  (FALLTHRU)
;;              6 [33.3%] 

;; basic block 21, loop depth 0, count 0, freq 5, maybe hot
;;  prev block 19, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 [33.3%] 
;;              11 [33.3%] 
(code_label 359 210 358 21 165 "" [2 uses])
(note 358 359 14 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 14 358 211 21 (set (reg/v:SI 114 [ i ])
        (const_int 0 [0])) tiles.cpp:452 89 {*movsi_internal}
     (nil))
;;  succ:       22 [100.0%]  (FALLTHRU)

;; basic block 22, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       21 [100.0%]  (FALLTHRU)
;;              19 [66.7%]  (FALLTHRU)
(code_label 211 14 212 22 150 "" [0 uses])
(note 212 211 213 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 213 212 214 22 (var_location:SI i (reg/v:SI 114 [ i ])) -1
     (nil))
(insn 214 213 215 22 (set (reg:DI 220)
        (sign_extend:DI (reg/v:SI 114 [ i ]))) tiles.cpp:453 149 {*extendsidi2_rex64}
     (nil))
(insn 215 214 216 22 (set (reg:DI 221 [ D.26219 ])
        (sign_extend:DI (reg/v:SI 114 [ i ]))) tiles.cpp:451 149 {*extendsidi2_rex64}
     (nil))
(insn 216 215 217 22 (set (reg:SI 223)
        (mem:SI (plus:DI (mult:DI (reg:DI 221 [ D.26219 ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 152 [ wrap_widths ])) [0 *_109+0 S4 A32])) tiles.cpp:453 89 {*movsi_internal}
     (nil))
(insn 217 216 218 22 (parallel [
            (set (reg:SI 222 [ D.26216 ])
                (mult:SI (reg:SI 223)
                    (reg/v:SI 148 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:453 344 {*mulsi3_1}
     (nil))
(insn 218 217 219 22 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 220)
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
        (reg:SI 222 [ D.26216 ])) tiles.cpp:453 89 {*movsi_internal}
     (nil))
(insn 219 218 220 22 (parallel [
            (set (reg/v:SI 81 [ i ])
                (plus:SI (reg/v:SI 114 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:450 273 {*addsi_1}
     (nil))
(debug_insn 220 219 221 22 (var_location:SI i (reg/v:SI 81 [ i ])) tiles.cpp:450 -1
     (nil))
(debug_insn 221 220 222 22 (var_location:SI i (reg/v:SI 81 [ i ])) -1
     (nil))
(insn 222 221 223 22 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 151 [ num_floats ])
            (reg/v:SI 81 [ i ]))) tiles.cpp:450 7 {*cmpsi_1}
     (nil))
(jump_insn 223 222 224 22 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 59)
            (pc))) tiles.cpp:450 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
        (nil))
 -> 59)
;;  succ:       23 [75.0%]  (FALLTHRU)
;;              6 [25.0%] 

;; basic block 23, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 22, next block 25, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 [75.0%]  (FALLTHRU)
(note 224 223 225 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 225 224 226 23 (var_location:SI i (reg/v:SI 81 [ i ])) -1
     (nil))
(insn 226 225 227 23 (set (reg:DI 224)
        (sign_extend:DI (reg/v:SI 81 [ i ]))) tiles.cpp:453 149 {*extendsidi2_rex64}
     (nil))
(insn 227 226 228 23 (set (reg:DI 225 [ D.26219 ])
        (sign_extend:DI (reg/v:SI 81 [ i ]))) tiles.cpp:451 149 {*extendsidi2_rex64}
     (nil))
(insn 228 227 229 23 (set (reg:SI 227)
        (mem:SI (plus:DI (mult:DI (reg:DI 225 [ D.26219 ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 152 [ wrap_widths ])) [0 *_33+0 S4 A32])) tiles.cpp:453 89 {*movsi_internal}
     (nil))
(insn 229 228 230 23 (parallel [
            (set (reg:SI 226 [ D.26216 ])
                (mult:SI (reg:SI 227)
                    (reg/v:SI 148 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:453 344 {*mulsi3_1}
     (nil))
(insn 230 229 231 23 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 224)
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
        (reg:SI 226 [ D.26216 ])) tiles.cpp:453 89 {*movsi_internal}
     (nil))
(insn 231 230 232 23 (parallel [
            (set (reg/v:SI 66 [ i ])
                (plus:SI (reg/v:SI 114 [ i ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:450 273 {*addsi_1}
     (nil))
(debug_insn 232 231 233 23 (var_location:SI i (reg/v:SI 66 [ i ])) tiles.cpp:450 -1
     (nil))
(debug_insn 233 232 235 23 (var_location:SI i (reg/v:SI 66 [ i ])) -1
     (nil))
(insn 235 233 236 23 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 66 [ i ])
            (reg/v:SI 151 [ num_floats ]))) tiles.cpp:450 7 {*cmpsi_1}
     (nil))
(jump_insn 236 235 240 23 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 234)
            (pc))) tiles.cpp:450 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 7500 [0x1d4c])
        (nil))
 -> 234)
;;  succ:       18 [75.0%] 
;;              6 [25.0%]  (FALLTHRU)

;; basic block 25, loop depth 0, count 0, freq 15, maybe hot
;;  prev block 23, next block 26, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [91.0%] 
(code_label 240 236 241 25 146 "" [1 uses])
(note 241 240 242 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 242 241 243 25 (set (reg:DI 122 [ D.26224 ])
        (sign_extend:DI (reg/v:SI 149 [ memory_size ]))) 149 {*extendsidi2_rex64}
     (nil))
(insn 243 242 244 25 (set (reg:DI 94 [ ivtmp.255 ])
        (reg/v/f:DI 147 [ the_tiles ])) 87 {*movdi_internal_rex64}
     (nil))
(insn 244 243 245 25 (parallel [
            (set (reg:SI 228 [ D.26214 ])
                (plus:SI (reg/v:SI 151 [ num_floats ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (nil))
(insn 245 244 246 25 (set (reg:DI 229 [ D.26221 ])
        (zero_extend:DI (reg:SI 228 [ D.26214 ]))) 139 {*zero_extendsidi2_rex64}
     (nil))
(insn 246 245 247 25 (parallel [
            (set (reg:DI 230 [ D.26221 ])
                (plus:DI (reg:DI 229 [ D.26221 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 247 246 20 25 (parallel [
            (set (reg:DI 144 [ D.26221 ])
                (ashift:DI (reg:DI 230 [ D.26221 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 513 {*ashldi3_1}
     (nil))
(insn 20 247 297 25 (set (reg/v:SI 107 [ j ])
        (const_int 0 [0])) tiles.cpp:457 89 {*movsi_internal}
     (nil))
;;  succ:       42 [100.0%]  (FALLTHRU)

;; basic block 26, loop depth 2, count 0, freq 3174, maybe hot
;;  prev block 25, next block 27, flags: (NEW, REACHABLE, RTL)
;;  pred:       33 [95.2%] 
(code_label 297 20 250 26 159 "" [1 uses])
(note 250 297 348 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
;;  succ:       27 [100.0%]  (FALLTHRU,DFS_BACK)

;; basic block 27, loop depth 2, count 0, freq 3333, maybe hot
;;  prev block 26, next block 28, flags: (NEW, REACHABLE, RTL)
;;  pred:       26 [100.0%]  (FALLTHRU,DFS_BACK)
;;              43 [100.0%]  (FALLTHRU)
(code_label 348 250 251 27 164 "" [0 uses])
(note 251 348 252 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 252 251 253 27 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 253 252 254 27 (parallel [
            (set (reg:DI 231)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -416 [0xfffffffffffffe60])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:463 274 {*adddi_1}
     (nil))
(insn 254 253 255 27 (set (reg:SI 83 [ D.26216 ])
        (mem:SI (plus:DI (reg:DI 72 [ ivtmp.241 ])
                (reg:DI 231)) [0 MEM[symbol: qstate, index: ivtmp.241_108, offset: 0B]+0 S4 A32])) tiles.cpp:463 89 {*movsi_internal}
     (nil))
(insn 255 254 256 27 (parallel [
            (set (reg:DI 232)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -336 [0xfffffffffffffeb0])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:463 274 {*adddi_1}
     (nil))
(insn 256 255 257 27 (set (reg:SI 84 [ D.26216 ])
        (mem:SI (plus:DI (reg:DI 72 [ ivtmp.241 ])
                (reg:DI 232)) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32])) tiles.cpp:463 89 {*movsi_internal}
     (nil))
(insn 257 256 258 27 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 83 [ D.26216 ])
            (reg:SI 84 [ D.26216 ]))) tiles.cpp:463 7 {*cmpsi_1}
     (nil))
(jump_insn 258 257 259 27 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 265)
            (pc))) tiles.cpp:463 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil))
 -> 265)
;;  succ:       28 [50.0%]  (FALLTHRU)
;;              29 [50.0%] 

;; basic block 28, loop depth 2, count 0, freq 1667, maybe hot
;;  prev block 27, next block 29, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       27 [50.0%]  (FALLTHRU)
(note 259 258 260 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 260 259 261 28 (parallel [
            (set (reg:SI 233 [ D.26216 ])
                (minus:SI (reg:SI 83 [ D.26216 ])
                    (reg:SI 84 [ D.26216 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:464 309 {*subsi_1}
     (nil))
(insn 261 260 262 28 (parallel [
            (set (reg:SI 236)
                (div:SI (reg:SI 233 [ D.26216 ])
                    (reg/v:SI 148 [ num_tilings ])))
            (set (reg:SI 235 [ D.26216 ])
                (mod:SI (reg:SI 233 [ D.26216 ])
                    (reg/v:SI 148 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:464 366 {*divmodsi4}
     (nil))
(insn 262 261 265 28 (parallel [
            (set (reg:SI 93 [ D.26216 ])
                (minus:SI (reg:SI 83 [ D.26216 ])
                    (reg:SI 235 [ D.26216 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:464 309 {*subsi_1}
     (nil))
;;  succ:       30 [100.0%]  (FALLTHRU)

;; basic block 29, loop depth 2, count 0, freq 1667, maybe hot
;;  prev block 28, next block 30, flags: (NEW, REACHABLE, RTL)
;;  pred:       27 [50.0%] 
(code_label 265 262 266 29 155 "" [1 uses])
(note 266 265 267 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 267 266 268 29 (parallel [
            (set (reg:SI 237 [ D.26216 ])
                (plus:SI (reg:SI 83 [ D.26216 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 273 {*addsi_1}
     (nil))
(insn 268 267 269 29 (parallel [
            (set (reg:SI 238 [ D.26216 ])
                (minus:SI (reg:SI 84 [ D.26216 ])
                    (reg:SI 83 [ D.26216 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 309 {*subsi_1}
     (nil))
(insn 269 268 270 29 (parallel [
            (set (reg:SI 239 [ D.26216 ])
                (plus:SI (reg:SI 238 [ D.26216 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 273 {*addsi_1}
     (nil))
(insn 270 269 271 29 (parallel [
            (set (reg:SI 242)
                (div:SI (reg:SI 239 [ D.26216 ])
                    (reg/v:SI 148 [ num_tilings ])))
            (set (reg:SI 241 [ D.26216 ])
                (mod:SI (reg:SI 239 [ D.26216 ])
                    (reg/v:SI 148 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 366 {*divmodsi4}
     (nil))
(insn 271 270 272 29 (parallel [
            (set (reg:SI 243 [ D.26216 ])
                (plus:SI (reg:SI 237 [ D.26216 ])
                    (reg:SI 241 [ D.26216 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 273 {*addsi_1}
     (nil))
(insn 272 271 273 29 (parallel [
            (set (reg:SI 93 [ D.26216 ])
                (minus:SI (reg:SI 243 [ D.26216 ])
                    (reg/v:SI 148 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 309 {*subsi_1}
     (nil))
;;  succ:       30 [100.0%]  (FALLTHRU)

;; basic block 30, loop depth 2, count 0, freq 3333, maybe hot
;;  prev block 29, next block 31, flags: (NEW, REACHABLE, RTL)
;;  pred:       28 [100.0%]  (FALLTHRU)
;;              29 [100.0%]  (FALLTHRU)
(code_label 273 272 274 30 156 "" [0 uses])
(note 274 273 275 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 275 274 276 30 (parallel [
            (set (reg:DI 244)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 276 275 277 30 (set (mem:SI (plus:DI (reg:DI 72 [ ivtmp.241 ])
                (reg:DI 244)) [0 MEM[symbol: coordinates, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
        (reg:SI 93 [ D.26216 ])) 89 {*movsi_internal}
     (nil))
(insn 277 276 278 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                    (reg:DI 72 [ ivtmp.241 ])) [0 MEM[base: wrap_widths_39(D), index: ivtmp.241_108, offset: 0B]+0 S4 A32])
            (const_int 0 [0]))) tiles.cpp:467 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 278 277 279 30 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 285)
            (pc))) tiles.cpp:467 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil))
 -> 285)
;;  succ:       31 [50.0%]  (FALLTHRU)
;;              32 [50.0%] 

;; basic block 31, loop depth 2, count 0, freq 1667, maybe hot
;;  prev block 30, next block 32, flags: (NEW, REACHABLE, RTL)
;;  pred:       30 [50.0%]  (FALLTHRU)
(note 279 278 280 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 280 279 281 31 (parallel [
            (set (reg:DI 245)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -256 [0xffffffffffffff00])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:467 274 {*adddi_1}
     (nil))
(insn 281 280 282 31 (parallel [
            (set (reg:SI 248)
                (div:SI (reg:SI 93 [ D.26216 ])
                    (mem:SI (plus:DI (reg:DI 72 [ ivtmp.241 ])
                            (reg:DI 245)) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.241_108, offset: 0B]+0 S4 A32])))
            (set (reg:SI 247)
                (mod:SI (reg:SI 93 [ D.26216 ])
                    (mem:SI (plus:DI (reg:DI 72 [ ivtmp.241 ])
                            (reg:DI 245)) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.241_108, offset: 0B]+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:467 366 {*divmodsi4}
     (nil))
(insn 282 281 283 31 (set (reg:SI 93 [ D.26216 ])
        (reg:SI 247)) tiles.cpp:467 89 {*movsi_internal}
     (nil))
(insn 283 282 284 31 (parallel [
            (set (reg:DI 249)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:467 274 {*adddi_1}
     (nil))
(insn 284 283 285 31 (set (mem:SI (plus:DI (reg:DI 72 [ ivtmp.241 ])
                (reg:DI 249)) [0 MEM[symbol: coordinates, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
        (reg:SI 93 [ D.26216 ])) tiles.cpp:467 89 {*movsi_internal}
     (nil))
;;  succ:       32 [100.0%]  (FALLTHRU)

;; basic block 32, loop depth 2, count 0, freq 3333, maybe hot
;;  prev block 31, next block 33, flags: (NEW, REACHABLE, RTL)
;;  pred:       30 [50.0%] 
;;              31 [100.0%]  (FALLTHRU)
(code_label 285 284 286 32 157 "" [1 uses])
(note 286 285 287 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 287 286 288 32 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 93 [ D.26216 ])
            (const_int 0 [0]))) tiles.cpp:469 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 288 287 314 32 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 303)
            (pc))) tiles.cpp:469 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 303)
;;  succ:       35 [91.0%] 
;;              33 [9.0%]  (FALLTHRU)

;; basic block 33, loop depth 2, count 0, freq 3333, maybe hot
;; Invalid sum of incoming frequencies 1119, should be 3333
;;  prev block 32, next block 34, flags: (NEW, REACHABLE, RTL)
;;  pred:       37 [100.0%]  (FALLTHRU)
;;              32 [9.0%]  (FALLTHRU)
(code_label 314 288 289 33 162 "" [0 uses])
(note 289 314 290 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 290 289 291 33 (parallel [
            (set (reg:DI 250)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -336 [0xfffffffffffffeb0])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:473 274 {*adddi_1}
     (nil))
(insn 291 290 292 33 (parallel [
            (set (reg:SI 251)
                (plus:SI (reg:SI 84 [ D.26216 ])
                    (reg:SI 63 [ ivtmp.245 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:473 273 {*addsi_1}
     (nil))
(insn 292 291 293 33 (set (mem:SI (plus:DI (reg:DI 72 [ ivtmp.241 ])
                (reg:DI 250)) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
        (reg:SI 251)) tiles.cpp:473 89 {*movsi_internal}
     (expr_list:REG_EQUAL (plus:SI (reg:SI 84 [ D.26216 ])
            (reg:SI 63 [ ivtmp.245 ]))
        (nil)))
(debug_insn 293 292 294 33 (var_location:SI i (debug_expr:SI D#13)) tiles.cpp:460 -1
     (nil))
(debug_insn 294 293 295 33 (var_location:SI i (debug_expr:SI D#13)) -1
     (nil))
(insn 295 294 296 33 (parallel [
            (set (reg:DI 72 [ ivtmp.241 ])
                (plus:DI (reg:DI 72 [ ivtmp.241 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 296 295 298 33 (parallel [
            (set (reg:SI 63 [ ivtmp.245 ])
                (plus:SI (reg:SI 63 [ ivtmp.245 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (nil))
(insn 298 296 299 33 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 72 [ ivtmp.241 ])
            (reg:DI 144 [ D.26221 ]))) tiles.cpp:460 8 {*cmpdi_1}
     (nil))
(jump_insn 299 298 302 33 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 297)
            (pc))) tiles.cpp:460 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
        (nil))
 -> 297)
;;  succ:       26 [95.2%] 
;;              34 [4.8%]  (FALLTHRU)

;; basic block 34, loop depth 1, count 0, freq 159, maybe hot
;;  prev block 33, next block 35, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       33 [4.8%]  (FALLTHRU)
(note 302 299 18 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 18 302 303 34 (set (reg/v:SI 110 [ num_floats ])
        (reg/v:SI 151 [ num_floats ])) 89 {*movsi_internal}
     (nil))
;;  succ:       40 [100.0%]  (FALLTHRU)

;; basic block 35, loop depth 2, count 0, freq 819, maybe hot
;; Invalid sum of incoming frequencies 3033, should be 819
;;  prev block 34, next block 36, flags: (NEW, REACHABLE, RTL)
;;  pred:       32 [91.0%] 
(code_label 303 18 304 35 158 "" [1 uses])
(note 304 303 305 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 305 304 306 35 (parallel [
            (set (reg:DI 252)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -256 [0xffffffffffffff00])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 306 305 319 35 (set (reg:SI 129 [ D.26216 ])
        (mem:SI (plus:DI (reg:DI 72 [ ivtmp.241 ])
                (reg:DI 252)) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.241_108, offset: 0B]+0 S4 A32])) 89 {*movsi_internal}
     (nil))
;;  succ:       36 [100.0%]  (FALLTHRU)

;; basic block 36, loop depth 3, count 0, freq 9100, maybe hot
;;  prev block 35, next block 37, flags: (NEW, REACHABLE, RTL)
;;  pred:       38 [100.0%]  (FALLTHRU)
;;              35 [100.0%]  (FALLTHRU)
(code_label 319 306 307 36 163 "" [0 uses])
(note 307 319 308 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 308 307 309 36 (parallel [
            (set (reg:SI 93 [ D.26216 ])
                (plus:SI (reg:SI 93 [ D.26216 ])
                    (reg:SI 129 [ D.26216 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:470 273 {*addsi_1}
     (nil))
(insn 309 308 310 36 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 93 [ D.26216 ])
            (const_int 0 [0]))) tiles.cpp:469 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 310 309 311 36 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 317)
            (pc))) tiles.cpp:469 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 317)
;;  succ:       38 [91.0%] 
;;              37 [9.0%]  (FALLTHRU)

;; basic block 37, loop depth 2, count 0, freq 819, maybe hot
;;  prev block 36, next block 38, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36 [9.0%]  (FALLTHRU)
(note 311 310 17 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 17 311 312 37 (set (reg:SI 134 [ coordinates_I_lsm.216 ])
        (reg:SI 93 [ D.26216 ])) 89 {*movsi_internal}
     (nil))
(insn 312 17 313 37 (parallel [
            (set (reg:DI 253)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 313 312 317 37 (set (mem:SI (plus:DI (reg:DI 72 [ ivtmp.241 ])
                (reg:DI 253)) [0 MEM[symbol: coordinates, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
        (reg:SI 134 [ coordinates_I_lsm.216 ])) 89 {*movsi_internal}
     (nil))
;;  succ:       33 [100.0%]  (FALLTHRU)

;; basic block 38, loop depth 3, count 0, freq 8281, maybe hot
;;  prev block 37, next block 39, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36 [91.0%] 
(code_label 317 313 318 38 161 "" [1 uses])
(note 318 317 361 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
;;  succ:       36 [100.0%]  (FALLTHRU)

;; basic block 39, loop depth 1, count 0, freq 8, maybe hot
;;  prev block 38, next block 40, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       42 [4.8%] 
(code_label 361 318 360 39 166 "" [1 uses])
(note 360 361 19 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 19 360 322 39 (set (reg/v:SI 110 [ num_floats ])
        (const_int 0 [0])) tiles.cpp:460 89 {*movsi_internal}
     (nil))
;;  succ:       40 [100.0%]  (FALLTHRU)

;; basic block 40, loop depth 1, count 0, freq 167, maybe hot
;;  prev block 39, next block 41, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       39 [100.0%]  (FALLTHRU)
;;              34 [100.0%]  (FALLTHRU)
(code_label 322 19 323 40 160 "" [0 uses])
(note 323 322 324 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 324 323 325 40 (set (reg:DI 254)
        (sign_extend:DI (reg/v:SI 110 [ num_floats ]))) tiles.cpp:476 149 {*extendsidi2_rex64}
     (nil))
(insn 325 324 326 40 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 254)
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -176 [0xffffffffffffff50])) [0 coordinates S4 A32])
        (reg/v:SI 107 [ j ])) tiles.cpp:476 89 {*movsi_internal}
     (nil))
(insn 326 325 327 40 (parallel [
            (set (reg:DI 255)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:478 274 {*adddi_1}
     (nil))
(insn 327 326 328 40 (set (reg:SI 2 cx)
        (const_int 449 [0x1c1])) tiles.cpp:478 89 {*movsi_internal}
     (nil))
(insn 328 327 329 40 (set (reg:DI 1 dx)
        (reg:DI 122 [ D.26224 ])) tiles.cpp:478 87 {*movdi_internal_rex64}
     (nil))
(insn 329 328 330 40 (set (reg:SI 4 si)
        (reg/v:SI 71 [ num_coordinates ])) tiles.cpp:478 89 {*movsi_internal}
     (nil))
(insn 330 329 331 40 (set (reg:DI 5 di)
        (reg:DI 255)) tiles.cpp:478 87 {*movdi_internal_rex64}
     (nil))
(call_insn 331 330 332 40 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8hash_UNHPiili") [flags 0x1]  <function_decl 0x2b67b8f25700 hash_UNH>) [0 hash_UNH S1 A8])
            (const_int 0 [0]))) tiles.cpp:478 663 {*call_value}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                    (nil))))))
(insn 332 331 333 40 (set (reg:SI 106 [ D.26216 ])
        (reg:SI 0 ax)) tiles.cpp:478 89 {*movsi_internal}
     (nil))
(insn 333 332 334 40 (set (mem:SI (reg:DI 94 [ ivtmp.255 ]) [0 MEM[base: _77, offset: 0B]+0 S4 A32])
        (reg:SI 106 [ D.26216 ])) tiles.cpp:478 89 {*movsi_internal}
     (nil))
(insn 334 333 335 40 (parallel [
            (set (reg/v:SI 107 [ j ])
                (plus:SI (reg/v:SI 107 [ j ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:457 273 {*addsi_1}
     (nil))
(debug_insn 335 334 336 40 (var_location:SI j (reg/v:SI 107 [ j ])) tiles.cpp:457 -1
     (nil))
(debug_insn 336 335 337 40 (var_location:SI j (reg/v:SI 107 [ j ])) -1
     (nil))
(insn 337 336 338 40 (parallel [
            (set (reg:DI 94 [ ivtmp.255 ])
                (plus:DI (reg:DI 94 [ ivtmp.255 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 338 337 339 40 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 107 [ j ])
            (reg/v:SI 148 [ num_tilings ]))) tiles.cpp:457 7 {*cmpsi_1}
     (nil))
(jump_insn 339 338 340 40 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 353)
            (pc))) tiles.cpp:457 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 353)
;;  succ:       41 [91.0%]  (FALLTHRU)
;;              44 [9.0%] 

;; basic block 41, loop depth 1, count 0, freq 152, maybe hot
;;  prev block 40, next block 42, flags: (NEW, REACHABLE, RTL)
;;  pred:       40 [91.0%]  (FALLTHRU)
(note 340 339 341 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
;;  succ:       42 [100.0%]  (FALLTHRU,DFS_BACK)

;; basic block 42, loop depth 1, count 0, freq 167, maybe hot
;;  prev block 41, next block 43, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       41 [100.0%]  (FALLTHRU,DFS_BACK)
;;              25 [100.0%]  (FALLTHRU)
(code_label 341 340 342 42 154 "" [0 uses])
(note 342 341 343 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 343 342 344 42 (var_location:SI j (reg/v:SI 107 [ j ])) -1
     (nil))
(debug_insn 344 343 345 42 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 345 344 346 42 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 151 [ num_floats ])
            (const_int 0 [0]))) tiles.cpp:460 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 346 345 347 42 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 361)
            (pc))) tiles.cpp:460 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
        (nil))
 -> 361)
;;  succ:       43 [95.2%]  (FALLTHRU)
;;              39 [4.8%] 

;; basic block 43, loop depth 1, count 0, freq 159, maybe hot
;;  prev block 42, next block 44, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       42 [95.2%]  (FALLTHRU)
(note 347 346 15 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 15 347 16 43 (set (reg:SI 63 [ ivtmp.245 ])
        (const_int 1 [0x1])) tiles.cpp:460 89 {*movsi_internal}
     (nil))
(insn 16 15 353 43 (set (reg:DI 72 [ ivtmp.241 ])
        (const_int 0 [0])) tiles.cpp:460 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       27 [100.0%]  (FALLTHRU)

;; basic block 44, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 43, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       40 [9.0%] 
;;              6 [9.0%]  (FALLTHRU)
(code_label 353 16 354 44 141 "" [1 uses])
(note 354 353 0 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void tileswrap(int*, int, collision_table*, float*, int, int*, int*, int) (_Z9tileswrapPiiP15collision_tablePfiS_S_i, funcdef_no=1101, decl_uid=23893, cgraph_uid=345)



try_optimize_cfg iteration 1

Redirecting fallthru edge 3->4 to 6
deleting block 4
Removing jump 56.
Redirecting fallthru edge 6->7 to 44
deleting block 7
Removing jump 91.
Removing jump 191.
Removing jump 204.
Redirecting fallthru edge 19->20 to 22
deleting block 20
Redirecting fallthru edge 23->24 to 6
deleting block 24
Removing jump 247.
Removing jump 262.
Removing jump 299.
Removing jump 314.
Removing jump 319.
Removing jump 347.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 21 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 4 21 5 2 (set (reg/v/f:DI 146 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:492 87 {*movdi_internal_rex64}
     (nil))
(insn 5 4 6 2 (set (reg/v:SI 147 [ num_tilings ])
        (reg:SI 4 si [ num_tilings ])) tiles.cpp:492 89 {*movsi_internal}
     (nil))
(insn 6 5 7 2 (set (reg/v/f:DI 148 [ ctable ])
        (reg:DI 1 dx [ ctable ])) tiles.cpp:492 87 {*movdi_internal_rex64}
     (nil))
(insn 7 6 8 2 (set (reg/v/f:DI 149 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:492 87 {*movdi_internal_rex64}
     (nil))
(insn 8 7 9 2 (set (reg/v:SI 150 [ num_floats ])
        (reg:SI 37 r8 [ num_floats ])) tiles.cpp:492 89 {*movsi_internal}
     (nil))
(insn 9 8 10 2 (set (reg/v/f:DI 151 [ wrap_widths ])
        (reg:DI 38 r9 [ wrap_widths ])) tiles.cpp:492 87 {*movdi_internal_rex64}
     (nil))
(insn 10 9 11 2 (set (reg/v/f:DI 152 [ ints ])
        (mem/f/c:DI (reg/f:DI 16 argp) [0 ints+0 S8 A64])) tiles.cpp:492 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/f/c:DI (reg/f:DI 16 argp) [0 ints+0 S8 A64])
        (nil)))
(insn 11 10 12 2 (set (reg/v:SI 153 [ num_ints ])
        (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                (const_int 8 [0x8])) [0 num_ints+0 S4 A64])) tiles.cpp:492 89 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                (const_int 8 [0x8])) [0 num_ints+0 S4 A64])
        (nil)))
(note 12 11 23 2 NOTE_INSN_FUNCTION_BEG)
(insn 23 12 24 2 (parallel [
            (set (reg:SI 154 [ D.26281 ])
                (plus:SI (reg/v:SI 150 [ num_floats ])
                    (reg/v:SI 153 [ num_ints ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:498 273 {*addsi_1}
     (nil))
(insn 24 23 25 2 (parallel [
            (set (reg/v:SI 70 [ num_coordinates ])
                (plus:SI (reg:SI 154 [ D.26281 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:498 273 {*addsi_1}
     (nil))
(debug_insn 25 24 26 2 (var_location:SI num_coordinates (reg/v:SI 70 [ num_coordinates ])) tiles.cpp:498 -1
     (nil))
(debug_insn 26 25 27 2 (var_location:SI i (const_int 0 [0])) tiles.cpp:500 -1
     (nil))
(debug_insn 27 26 28 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 28 27 29 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 153 [ num_ints ])
            (const_int 0 [0]))) tiles.cpp:500 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 29 28 55 2 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) tiles.cpp:500 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9762 [0x2622])
        (nil))
 -> 37)
;;  succ:       5 [97.6%] 
;;              3 [2.4%]  (FALLTHRU)

;; basic block 3, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 2, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [2.4%]  (FALLTHRU)
;;              5 [100.0%]  (FALLTHRU)
(code_label 55 29 30 3 172 "" [0 uses])
(note 30 55 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 3 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 32 31 33 3 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 150 [ num_floats ])
            (const_int 0 [0]))) tiles.cpp:503 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 33 32 37 3 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 67)
            (pc))) tiles.cpp:503 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
        (nil))
 -> 67)
;;  succ:       8 [95.2%] 
;;              6 [4.8%]  (FALLTHRU)

;; basic block 5, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 3, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [97.6%] 
(code_label 37 33 38 5 169 "" [1 uses])
(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 40 5 (parallel [
            (set (reg:DI 155)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:500 274 {*adddi_1}
     (nil))
(insn 40 39 41 5 (set (reg:DI 156 [ D.26282 ])
        (sign_extend:DI (reg/v:SI 150 [ num_floats ]))) tiles.cpp:500 149 {*extendsidi2_rex64}
     (nil))
(insn 41 40 42 5 (parallel [
            (set (reg:DI 157 [ D.26282 ])
                (ashift:DI (reg:DI 156 [ D.26282 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:500 513 {*ashldi3_1}
     (nil))
(insn 42 41 43 5 (parallel [
            (set (reg:DI 158 [ D.26287 ])
                (plus:DI (reg:DI 157 [ D.26282 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:500 274 {*adddi_1}
     (nil))
(insn 43 42 44 5 (parallel [
            (set (reg:DI 159 [ D.26289 ])
                (plus:DI (reg:DI 155)
                    (reg:DI 158 [ D.26287 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:500 274 {*adddi_1}
     (nil))
(insn 44 43 45 5 (set (reg:DI 160 [ D.26282 ])
        (sign_extend:DI (reg/v:SI 153 [ num_ints ]))) tiles.cpp:500 149 {*extendsidi2_rex64}
     (nil))
(insn 45 44 46 5 (parallel [
            (set (reg:DI 161 [ D.26282 ])
                (ashift:DI (reg:DI 160 [ D.26282 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:500 513 {*ashldi3_1}
     (nil))
(insn 46 45 47 5 (set (reg:DI 162)
        (reg:DI 159 [ D.26289 ])) 87 {*movdi_internal_rex64}
     (nil))
(insn 47 46 48 5 (set (reg:DI 163)
        (reg/v/f:DI 152 [ ints ])) 87 {*movdi_internal_rex64}
     (nil))
(insn 48 47 49 5 (set (reg:DI 164)
        (reg:DI 161 [ D.26282 ])) 87 {*movdi_internal_rex64}
     (nil))
(insn 49 48 50 5 (set (reg:DI 1 dx)
        (reg:DI 164)) 87 {*movdi_internal_rex64}
     (nil))
(insn 50 49 51 5 (set (reg:DI 4 si)
        (reg:DI 163)) 87 {*movdi_internal_rex64}
     (nil))
(insn 51 50 52 5 (set (reg:DI 5 di)
        (reg:DI 162)) 87 {*movdi_internal_rex64}
     (nil))
(call_insn 52 51 53 5 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x2b67b90e9500 memcpy>) [0 memcpy S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (nil))))))
(insn 53 52 54 5 (set (reg:DI 165)
        (reg:DI 0 ax)) 87 {*movdi_internal_rex64}
     (nil))
(insn 54 53 59 5 (set (reg:DI 166)
        (reg:DI 165)) 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       3 [100.0%]  (FALLTHRU)

;; basic block 6, loop depth 0, count 0, freq 17, maybe hot
;;  prev block 5, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       23 [25.0%]  (FALLTHRU)
;;              3 [4.8%]  (FALLTHRU)
;;              18 [100.0%]  (FALLTHRU)
;;              19 [33.3%] 
;;              22 [25.0%] 
(code_label 59 54 60 6 171 "" [2 uses])
(note 60 59 61 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 6 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(insn 62 61 63 6 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 147 [ num_tilings ])
            (const_int 0 [0]))) tiles.cpp:510 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 63 62 67 6 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 240)
            (pc))) tiles.cpp:510 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 240)
;;  succ:       25 [91.0%] 
;;              44 [9.0%]  (FALLTHRU)

;; basic block 8, loop depth 0, count 0, freq 15, maybe hot
;;  prev block 6, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [95.2%] 
(code_label 67 63 68 8 170 "" [1 uses])
(note 68 67 69 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 70 8 (set (reg:SF 129 [ D.26283 ])
        (float:SF (reg/v:SI 147 [ num_tilings ]))) 240 {*floatsisf2_sse_interunit}
     (nil))
(insn 70 69 71 8 (set (reg:SI 104 [ D.26280 ])
        (reg/v:SI 150 [ num_floats ])) 89 {*movsi_internal}
     (nil))
(insn 71 70 72 8 (parallel [
            (set (reg:SI 167 [ D.26280 ])
                (plus:SI (reg:SI 104 [ D.26280 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (nil))
(insn 72 71 73 8 (set (reg:DI 168 [ D.26282 ])
        (zero_extend:DI (reg:SI 167 [ D.26280 ]))) 139 {*zero_extendsidi2_rex64}
     (nil))
(insn 73 72 74 8 (parallel [
            (set (reg:DI 169 [ D.26282 ])
                (plus:DI (reg:DI 168 [ D.26282 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 74 73 13 8 (parallel [
            (set (reg:DI 145 [ D.26282 ])
                (ashift:DI (reg:DI 169 [ D.26282 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 513 {*ashldi3_1}
     (nil))
(insn 13 74 90 8 (set (reg:DI 103 [ ivtmp.311 ])
        (const_int 0 [0])) tiles.cpp:503 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       9 [100.0%]  (FALLTHRU)

;; basic block 9, loop depth 1, count 0, freq 330, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL)
;;  pred:       10 [100.0%]  (FALLTHRU)
;;              8 [100.0%]  (FALLTHRU)
(code_label 90 13 75 9 176 "" [0 uses])
(note 75 90 76 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 76 75 77 9 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 77 76 78 9 (set (reg:SF 170 [ D.26283 ])
        (mult:SF (reg:SF 129 [ D.26283 ])
            (mem:SF (plus:DI (reg/v/f:DI 149 [ floats ])
                    (reg:DI 103 [ ivtmp.311 ])) [0 MEM[base: floats_29(D), index: ivtmp.311_79, offset: 0B]+0 S4 A32]))) tiles.cpp:504 777 {*fop_sf_comm_sse}
     (nil))
(insn 78 77 79 9 (set (reg:SF 21 xmm0)
        (reg:SF 170 [ D.26283 ])) tiles.cpp:504 135 {*movsf_internal}
     (nil))
(call_insn/u 79 78 80 9 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floorf") [flags 0x41]  <function_decl 0x2b67b7876a00 __builtin_floorf>) [0 __builtin_floorf S1 A8])
            (const_int 0 [0]))) tiles.cpp:504 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 80 79 81 9 (set (reg:SF 74 [ D.26283 ])
        (reg:SF 21 xmm0)) tiles.cpp:504 135 {*movsf_internal}
     (nil))
(insn 81 80 82 9 (parallel [
            (set (reg:DI 171)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -416 [0xfffffffffffffe60])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:504 274 {*adddi_1}
     (nil))
(insn 82 81 83 9 (set (reg:SI 172)
        (fix:SI (reg:SF 74 [ D.26283 ]))) tiles.cpp:504 177 {fix_truncsfsi_sse}
     (nil))
(insn 83 82 84 9 (set (mem:SI (plus:DI (reg:DI 103 [ ivtmp.311 ])
                (reg:DI 171)) [0 MEM[symbol: qstate, index: ivtmp.311_79, offset: 0B]+0 S4 A32])
        (reg:SI 172)) tiles.cpp:504 89 {*movsi_internal}
     (expr_list:REG_EQUAL (fix:SI (reg:SF 74 [ D.26283 ]))
        (nil)))
(debug_insn 84 83 85 9 (var_location:SI i (debug_expr:SI D#19)) tiles.cpp:503 -1
     (nil))
(debug_insn 85 84 86 9 (var_location:SI i (debug_expr:SI D#19)) -1
     (nil))
(insn 86 85 87 9 (parallel [
            (set (reg:DI 103 [ ivtmp.311 ])
                (plus:DI (reg:DI 103 [ ivtmp.311 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 87 86 88 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 103 [ ivtmp.311 ])
            (reg:DI 145 [ D.26282 ]))) tiles.cpp:503 8 {*cmpdi_1}
     (nil))
(jump_insn 88 87 89 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 93)
            (pc))) tiles.cpp:503 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
        (nil))
 -> 93)
;;  succ:       10 [95.2%]  (FALLTHRU)
;;              11 [4.8%] 

;; basic block 10, loop depth 1, count 0, freq 314, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 [95.2%]  (FALLTHRU)
(note 89 88 93 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;;  succ:       9 [100.0%]  (FALLTHRU)

;; basic block 11, loop depth 0, count 0, freq 15, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 [4.8%] 
(code_label 93 89 94 11 175 "" [1 uses])
(note 94 93 95 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 95 94 96 11 (set (reg:DI 173 [ D.26282 ])
        (sign_extend:DI (reg/v:SI 150 [ num_floats ]))) tiles.cpp:505 149 {*extendsidi2_rex64}
     (nil))
(insn 96 95 97 11 (parallel [
            (set (reg:DI 174 [ D.26282 ])
                (ashift:DI (reg:DI 173 [ D.26282 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:505 513 {*ashldi3_1}
     (nil))
(insn 97 96 98 11 (parallel [
            (set (reg:DI 175)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -336 [0xfffffffffffffeb0])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 98 97 99 11 (set (reg:DI 176)
        (reg:DI 175)) 87 {*movdi_internal_rex64}
     (nil))
(insn 99 98 100 11 (set (reg:DI 177)
        (reg:DI 174 [ D.26282 ])) 87 {*movdi_internal_rex64}
     (nil))
(insn 100 99 101 11 (set (reg:DI 1 dx)
        (reg:DI 177)) 87 {*movdi_internal_rex64}
     (nil))
(insn 101 100 102 11 (set (reg:SI 4 si)
        (const_int 0 [0])) 89 {*movsi_internal}
     (nil))
(insn 102 101 103 11 (set (reg:DI 5 di)
        (reg:DI 176)) 87 {*movdi_internal_rex64}
     (nil))
(call_insn 103 102 104 11 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x2b67b90e9600 memset>) [0 memset S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 104 103 105 11 (set (reg:DI 178)
        (reg:DI 0 ax)) 87 {*movdi_internal_rex64}
     (nil))
(insn 105 104 106 11 (set (reg:DI 179)
        (reg:DI 178)) 87 {*movdi_internal_rex64}
     (nil))
(insn 106 105 107 11 (parallel [
            (set (reg:SI 79 [ bnd.268 ])
                (lshiftrt:SI (reg:SI 104 [ D.26280 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 545 {*lshrsi3_1}
     (nil))
(insn 107 106 108 11 (parallel [
            (set (reg:SI 78 [ ratio_mult_vf.269 ])
                (ashift:SI (reg:SI 79 [ bnd.268 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashlsi3_1}
     (nil))
(insn 108 107 109 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 78 [ ratio_mult_vf.269 ])
            (const_int 0 [0]))) 3 {*cmpsi_ccno_1}
     (nil))
(insn 109 108 110 11 (set (reg:QI 181 [ D.26288 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) 608 {*setcc_qi}
     (nil))
(insn 110 109 111 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 181 [ D.26288 ])
            (const_int 0 [0]))) 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 111 110 360 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 357)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 3334 [0xd06])
        (nil))
 -> 357)
;;  succ:       21 [33.3%] 
;;              12 [66.7%]  (FALLTHRU)

;; basic block 12, loop depth 0, count 0, freq 10, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL)
;;  pred:       11 [66.7%]  (FALLTHRU)
(note 360 111 112 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 112 360 113 12 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 104 [ D.26280 ])
            (const_int 3 [0x3]))) 7 {*cmpsi_1}
     (nil))
(insn 113 112 114 12 (set (reg:QI 183 [ D.26288 ])
        (leu:QI (reg:CC 17 flags)
            (const_int 0 [0]))) 608 {*setcc_qi}
     (nil))
(insn 114 113 115 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 183 [ D.26288 ])
            (const_int 0 [0]))) 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 115 114 116 12 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 357)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 3334 [0xd06])
        (nil))
 -> 357)
;;  succ:       13 [66.7%]  (FALLTHRU)
;;              21 [33.3%] 

;; basic block 13, loop depth 0, count 0, freq 10, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL)
;;  pred:       12 [66.7%]  (FALLTHRU)
(note 116 115 117 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 118 13 (set (reg:V4SI 184)
        (vec_duplicate:V4SI (reg/v:SI 147 [ num_tilings ]))) 1643 {*vec_dupv4si}
     (nil))
(insn 118 117 119 13 (set (reg:V4SI 109 [ vect_cst_.277 ])
        (reg:V4SI 184)) 1142 {*movv4si_internal}
     (nil))
(debug_insn 119 118 120 13 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 120 119 121 13 (set (subreg:V16QI (reg:V4SI 185 [ vect_var_.275 ]) 0)
        (unspec:V16QI [
                (mem:V16QI (reg/v/f:DI 151 [ wrap_widths ]) [0 MEM[(int *)wrap_widths_39(D)]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:506 1162 {sse2_loaddqu}
     (nil))
(insn 121 120 122 13 (set (subreg:V2DI (reg:V4SI 187) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185 [ vect_var_.275 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 109 [ vect_cst_.277 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 122 121 123 13 (set (reg:V2DI 189)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185 [ vect_var_.275 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (nil))
(insn 123 122 124 13 (set (reg:V2DI 190)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 109 [ vect_cst_.277 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (nil))
(insn 124 123 125 13 (set (subreg:V2DI (reg:V4SI 188) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 189) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 125 124 126 13 (set (reg:V4SI 187)
        (vec_select:V4SI (reg:V4SI 187)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 126 125 127 13 (set (reg:V4SI 188)
        (vec_select:V4SI (reg:V4SI 188)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 127 126 128 13 (set (reg:V4SI 186 [ vect_var_.276 ])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 187)
                (reg:V4SI 188))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:506 1616 {vec_interleave_lowv4si}
     (expr_list:REG_EQUAL (mult:V4SI (reg:V4SI 185 [ vect_var_.275 ])
            (reg:V4SI 109 [ vect_cst_.277 ]))
        (nil)))
(insn 128 127 129 13 (set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
                (const_int -256 [0xffffffffffffff00])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings]+0 S16 A128])
        (reg:V4SI 186 [ vect_var_.276 ])) tiles.cpp:506 1142 {*movv4si_internal}
     (nil))
(debug_insn 129 128 130 13 (var_location:SI i (debug_expr:SI D#17)) tiles.cpp:503 -1
     (nil))
(debug_insn 130 129 131 13 (var_location:SI i (debug_expr:SI D#17)) -1
     (nil))
(insn 131 130 132 13 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 79 [ bnd.268 ])
            (const_int 1 [0x1]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 132 131 133 13 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
        (nil))
 -> 206)
;;  succ:       14 [66.7%]  (FALLTHRU)
;;              19 [33.3%] 

;; basic block 14, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL)
;;  pred:       13 [66.7%]  (FALLTHRU)
(note 133 132 134 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 134 133 135 14 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 135 134 136 14 (set (subreg:V16QI (reg:V4SI 191 [ vect_var_.275 ]) 0)
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                        (const_int 16 [0x10])) [0 MEM[(int *)wrap_widths_39(D) + 16B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:506 1162 {sse2_loaddqu}
     (nil))
(insn 136 135 137 14 (set (subreg:V2DI (reg:V4SI 193) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 191 [ vect_var_.275 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 109 [ vect_cst_.277 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 137 136 138 14 (set (reg:V2DI 195)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 191 [ vect_var_.275 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (nil))
(insn 138 137 139 14 (set (reg:V2DI 196)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 109 [ vect_cst_.277 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (nil))
(insn 139 138 140 14 (set (subreg:V2DI (reg:V4SI 194) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 195) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 196) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 140 139 141 14 (set (reg:V4SI 193)
        (vec_select:V4SI (reg:V4SI 193)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 141 140 142 14 (set (reg:V4SI 194)
        (vec_select:V4SI (reg:V4SI 194)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 142 141 143 14 (set (reg:V4SI 192 [ vect_var_.276 ])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 193)
                (reg:V4SI 194))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:506 1616 {vec_interleave_lowv4si}
     (expr_list:REG_EQUAL (mult:V4SI (reg:V4SI 191 [ vect_var_.275 ])
            (reg:V4SI 109 [ vect_cst_.277 ]))
        (nil)))
(insn 143 142 144 14 (set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
                (const_int -240 [0xffffffffffffff10])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 16B]+0 S16 A128])
        (reg:V4SI 192 [ vect_var_.276 ])) tiles.cpp:506 1142 {*movv4si_internal}
     (nil))
(debug_insn 144 143 145 14 (var_location:SI i (debug_expr:SI D#17)) tiles.cpp:503 -1
     (nil))
(debug_insn 145 144 146 14 (var_location:SI i (debug_expr:SI D#17)) -1
     (nil))
(insn 146 145 147 14 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 79 [ bnd.268 ])
            (const_int 2 [0x2]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 147 146 148 14 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
        (nil))
 -> 206)
;;  succ:       15 [66.7%]  (FALLTHRU)
;;              19 [33.3%] 

;; basic block 15, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL)
;;  pred:       14 [66.7%]  (FALLTHRU)
(note 148 147 149 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 149 148 150 15 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 150 149 151 15 (set (subreg:V16QI (reg:V4SI 197 [ vect_var_.275 ]) 0)
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                        (const_int 32 [0x20])) [0 MEM[(int *)wrap_widths_39(D) + 32B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:506 1162 {sse2_loaddqu}
     (nil))
(insn 151 150 152 15 (set (subreg:V2DI (reg:V4SI 199) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 197 [ vect_var_.275 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 109 [ vect_cst_.277 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 152 151 153 15 (set (reg:V2DI 201)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 197 [ vect_var_.275 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (nil))
(insn 153 152 154 15 (set (reg:V2DI 202)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 109 [ vect_cst_.277 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (nil))
(insn 154 153 155 15 (set (subreg:V2DI (reg:V4SI 200) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 201) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 202) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 155 154 156 15 (set (reg:V4SI 199)
        (vec_select:V4SI (reg:V4SI 199)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 156 155 157 15 (set (reg:V4SI 200)
        (vec_select:V4SI (reg:V4SI 200)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 157 156 158 15 (set (reg:V4SI 198 [ vect_var_.276 ])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 199)
                (reg:V4SI 200))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:506 1616 {vec_interleave_lowv4si}
     (expr_list:REG_EQUAL (mult:V4SI (reg:V4SI 197 [ vect_var_.275 ])
            (reg:V4SI 109 [ vect_cst_.277 ]))
        (nil)))
(insn 158 157 159 15 (set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
                (const_int -224 [0xffffffffffffff20])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 32B]+0 S16 A128])
        (reg:V4SI 198 [ vect_var_.276 ])) tiles.cpp:506 1142 {*movv4si_internal}
     (nil))
(debug_insn 159 158 160 15 (var_location:SI i (debug_expr:SI D#17)) tiles.cpp:503 -1
     (nil))
(debug_insn 160 159 161 15 (var_location:SI i (debug_expr:SI D#17)) -1
     (nil))
(insn 161 160 162 15 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 79 [ bnd.268 ])
            (const_int 3 [0x3]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 162 161 163 15 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
        (nil))
 -> 206)
;;  succ:       16 [66.7%]  (FALLTHRU)
;;              19 [33.3%] 

;; basic block 16, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL)
;;  pred:       15 [66.7%]  (FALLTHRU)
(note 163 162 164 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 164 163 165 16 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 165 164 166 16 (set (subreg:V16QI (reg:V4SI 203 [ vect_var_.275 ]) 0)
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                        (const_int 48 [0x30])) [0 MEM[(int *)wrap_widths_39(D) + 48B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:506 1162 {sse2_loaddqu}
     (nil))
(insn 166 165 167 16 (set (subreg:V2DI (reg:V4SI 205) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 203 [ vect_var_.275 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 109 [ vect_cst_.277 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 167 166 168 16 (set (reg:V2DI 207)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 203 [ vect_var_.275 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (nil))
(insn 168 167 169 16 (set (reg:V2DI 208)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 109 [ vect_cst_.277 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (nil))
(insn 169 168 170 16 (set (subreg:V2DI (reg:V4SI 206) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 207) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 208) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 170 169 171 16 (set (reg:V4SI 205)
        (vec_select:V4SI (reg:V4SI 205)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 171 170 172 16 (set (reg:V4SI 206)
        (vec_select:V4SI (reg:V4SI 206)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 172 171 173 16 (set (reg:V4SI 204 [ vect_var_.276 ])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 205)
                (reg:V4SI 206))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:506 1616 {vec_interleave_lowv4si}
     (expr_list:REG_EQUAL (mult:V4SI (reg:V4SI 203 [ vect_var_.275 ])
            (reg:V4SI 109 [ vect_cst_.277 ]))
        (nil)))
(insn 173 172 174 16 (set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
                (const_int -208 [0xffffffffffffff30])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 48B]+0 S16 A128])
        (reg:V4SI 204 [ vect_var_.276 ])) tiles.cpp:506 1142 {*movv4si_internal}
     (nil))
(debug_insn 174 173 175 16 (var_location:SI i (debug_expr:SI D#17)) tiles.cpp:503 -1
     (nil))
(debug_insn 175 174 176 16 (var_location:SI i (debug_expr:SI D#17)) -1
     (nil))
(insn 176 175 177 16 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 79 [ bnd.268 ])
            (const_int 4 [0x4]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 177 176 178 16 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
        (nil))
 -> 206)
;;  succ:       17 [66.7%]  (FALLTHRU)
;;              19 [33.3%] 

;; basic block 17, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 [66.7%]  (FALLTHRU)
(note 178 177 179 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 179 178 180 17 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 180 179 181 17 (set (subreg:V16QI (reg:V4SI 209 [ vect_var_.275 ]) 0)
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                        (const_int 64 [0x40])) [0 MEM[(int *)wrap_widths_39(D) + 64B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:506 1162 {sse2_loaddqu}
     (nil))
(insn 181 180 182 17 (set (subreg:V2DI (reg:V4SI 211) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 209 [ vect_var_.275 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 109 [ vect_cst_.277 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 182 181 183 17 (set (reg:V2DI 213)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 209 [ vect_var_.275 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (nil))
(insn 183 182 184 17 (set (reg:V2DI 214)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 109 [ vect_cst_.277 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (nil))
(insn 184 183 185 17 (set (subreg:V2DI (reg:V4SI 212) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 213) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 214) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 185 184 186 17 (set (reg:V4SI 211)
        (vec_select:V4SI (reg:V4SI 211)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 186 185 187 17 (set (reg:V4SI 212)
        (vec_select:V4SI (reg:V4SI 212)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 187 186 188 17 (set (reg:V4SI 210 [ vect_var_.276 ])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 211)
                (reg:V4SI 212))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:506 1616 {vec_interleave_lowv4si}
     (expr_list:REG_EQUAL (mult:V4SI (reg:V4SI 209 [ vect_var_.275 ])
            (reg:V4SI 109 [ vect_cst_.277 ]))
        (nil)))
(insn 188 187 189 17 (set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
                (const_int -192 [0xffffffffffffff40])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 64B]+0 S16 A128])
        (reg:V4SI 210 [ vect_var_.276 ])) tiles.cpp:506 1142 {*movv4si_internal}
     (nil))
(debug_insn 189 188 190 17 (var_location:SI i (debug_expr:SI D#17)) tiles.cpp:503 -1
     (nil))
(debug_insn 190 189 234 17 (var_location:SI i (debug_expr:SI D#17)) -1
     (nil))
;;  succ:       19 [100.0%]  (FALLTHRU)

;; basic block 18, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       23 [75.0%] 
(code_label 234 190 193 18 180 "" [1 uses])
(note 193 234 194 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 194 193 195 18 (var_location:SI i (reg/v:SI 65 [ i ])) -1
     (nil))
(insn 195 194 196 18 (set (reg:DI 215)
        (sign_extend:DI (reg/v:SI 65 [ i ]))) tiles.cpp:506 149 {*extendsidi2_rex64}
     (nil))
(insn 196 195 197 18 (set (reg:DI 216 [ D.26285 ])
        (sign_extend:DI (reg/v:SI 65 [ i ]))) tiles.cpp:504 149 {*extendsidi2_rex64}
     (nil))
(insn 197 196 198 18 (set (reg:SI 218)
        (mem:SI (plus:DI (mult:DI (reg:DI 216 [ D.26285 ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 151 [ wrap_widths ])) [0 *_149+0 S4 A32])) tiles.cpp:506 89 {*movsi_internal}
     (nil))
(insn 198 197 199 18 (parallel [
            (set (reg:SI 217 [ D.26281 ])
                (mult:SI (reg:SI 218)
                    (reg/v:SI 147 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:506 344 {*mulsi3_1}
     (nil))
(insn 199 198 200 18 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 215)
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
        (reg:SI 217 [ D.26281 ])) tiles.cpp:506 89 {*movsi_internal}
     (nil))
(debug_insn 200 199 201 18 (var_location:SI D#20 (plus:SI (reg/v:SI 65 [ i ])
        (const_int 1 [0x1]))) tiles.cpp:503 -1
     (nil))
(debug_insn 201 200 202 18 (var_location:SI i (debug_expr:SI D#20)) tiles.cpp:503 -1
     (nil))
(debug_insn 202 201 206 18 (var_location:SI i (debug_expr:SI D#20)) -1
     (nil))
;;  succ:       6 [100.0%]  (FALLTHRU)

;; basic block 19, loop depth 0, count 0, freq 10, maybe hot
;;  prev block 18, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17 [100.0%]  (FALLTHRU)
;;              13 [33.3%] 
;;              14 [33.3%] 
;;              15 [33.3%] 
;;              16 [33.3%] 
(code_label 206 202 207 19 178 "" [4 uses])
(note 207 206 208 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 208 207 209 19 (set (reg/v:SI 113 [ i ])
        (reg:SI 78 [ ratio_mult_vf.269 ])) 89 {*movsi_internal}
     (nil))
(insn 209 208 210 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 78 [ ratio_mult_vf.269 ])
            (reg:SI 104 [ D.26280 ]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 210 209 357 19 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 59)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 3334 [0xd06])
        (nil))
 -> 59)
;;  succ:       22 [66.7%]  (FALLTHRU)
;;              6 [33.3%] 

;; basic block 21, loop depth 0, count 0, freq 5, maybe hot
;;  prev block 19, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 [33.3%] 
;;              11 [33.3%] 
(code_label 357 210 356 21 192 "" [2 uses])
(note 356 357 14 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 14 356 211 21 (set (reg/v:SI 113 [ i ])
        (const_int 0 [0])) tiles.cpp:505 89 {*movsi_internal}
     (nil))
;;  succ:       22 [100.0%]  (FALLTHRU)

;; basic block 22, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       21 [100.0%]  (FALLTHRU)
;;              19 [66.7%]  (FALLTHRU)
(code_label 211 14 212 22 177 "" [0 uses])
(note 212 211 213 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 213 212 214 22 (var_location:SI i (reg/v:SI 113 [ i ])) -1
     (nil))
(insn 214 213 215 22 (set (reg:DI 219)
        (sign_extend:DI (reg/v:SI 113 [ i ]))) tiles.cpp:506 149 {*extendsidi2_rex64}
     (nil))
(insn 215 214 216 22 (set (reg:DI 220 [ D.26285 ])
        (sign_extend:DI (reg/v:SI 113 [ i ]))) tiles.cpp:504 149 {*extendsidi2_rex64}
     (nil))
(insn 216 215 217 22 (set (reg:SI 222)
        (mem:SI (plus:DI (mult:DI (reg:DI 220 [ D.26285 ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 151 [ wrap_widths ])) [0 *_107+0 S4 A32])) tiles.cpp:506 89 {*movsi_internal}
     (nil))
(insn 217 216 218 22 (parallel [
            (set (reg:SI 221 [ D.26281 ])
                (mult:SI (reg:SI 222)
                    (reg/v:SI 147 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:506 344 {*mulsi3_1}
     (nil))
(insn 218 217 219 22 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 219)
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
        (reg:SI 221 [ D.26281 ])) tiles.cpp:506 89 {*movsi_internal}
     (nil))
(insn 219 218 220 22 (parallel [
            (set (reg/v:SI 80 [ i ])
                (plus:SI (reg/v:SI 113 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:503 273 {*addsi_1}
     (nil))
(debug_insn 220 219 221 22 (var_location:SI i (reg/v:SI 80 [ i ])) tiles.cpp:503 -1
     (nil))
(debug_insn 221 220 222 22 (var_location:SI i (reg/v:SI 80 [ i ])) -1
     (nil))
(insn 222 221 223 22 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 150 [ num_floats ])
            (reg/v:SI 80 [ i ]))) tiles.cpp:503 7 {*cmpsi_1}
     (nil))
(jump_insn 223 222 224 22 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 59)
            (pc))) tiles.cpp:503 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
        (nil))
 -> 59)
;;  succ:       23 [75.0%]  (FALLTHRU)
;;              6 [25.0%] 

;; basic block 23, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 22, next block 25, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 [75.0%]  (FALLTHRU)
(note 224 223 225 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 225 224 226 23 (var_location:SI i (reg/v:SI 80 [ i ])) -1
     (nil))
(insn 226 225 227 23 (set (reg:DI 223)
        (sign_extend:DI (reg/v:SI 80 [ i ]))) tiles.cpp:506 149 {*extendsidi2_rex64}
     (nil))
(insn 227 226 228 23 (set (reg:DI 224 [ D.26285 ])
        (sign_extend:DI (reg/v:SI 80 [ i ]))) tiles.cpp:504 149 {*extendsidi2_rex64}
     (nil))
(insn 228 227 229 23 (set (reg:SI 226)
        (mem:SI (plus:DI (mult:DI (reg:DI 224 [ D.26285 ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 151 [ wrap_widths ])) [0 *_33+0 S4 A32])) tiles.cpp:506 89 {*movsi_internal}
     (nil))
(insn 229 228 230 23 (parallel [
            (set (reg:SI 225 [ D.26281 ])
                (mult:SI (reg:SI 226)
                    (reg/v:SI 147 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:506 344 {*mulsi3_1}
     (nil))
(insn 230 229 231 23 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 223)
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
        (reg:SI 225 [ D.26281 ])) tiles.cpp:506 89 {*movsi_internal}
     (nil))
(insn 231 230 232 23 (parallel [
            (set (reg/v:SI 65 [ i ])
                (plus:SI (reg/v:SI 113 [ i ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:503 273 {*addsi_1}
     (nil))
(debug_insn 232 231 233 23 (var_location:SI i (reg/v:SI 65 [ i ])) tiles.cpp:503 -1
     (nil))
(debug_insn 233 232 235 23 (var_location:SI i (reg/v:SI 65 [ i ])) -1
     (nil))
(insn 235 233 236 23 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 65 [ i ])
            (reg/v:SI 150 [ num_floats ]))) tiles.cpp:503 7 {*cmpsi_1}
     (nil))
(jump_insn 236 235 240 23 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 234)
            (pc))) tiles.cpp:503 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 7500 [0x1d4c])
        (nil))
 -> 234)
;;  succ:       18 [75.0%] 
;;              6 [25.0%]  (FALLTHRU)

;; basic block 25, loop depth 0, count 0, freq 15, maybe hot
;;  prev block 23, next block 26, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [91.0%] 
(code_label 240 236 241 25 173 "" [1 uses])
(note 241 240 242 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 242 241 243 25 (set (reg:DI 93 [ ivtmp.305 ])
        (reg/v/f:DI 146 [ the_tiles ])) 87 {*movdi_internal_rex64}
     (nil))
(insn 243 242 244 25 (parallel [
            (set (reg:SI 227 [ D.26280 ])
                (plus:SI (reg/v:SI 150 [ num_floats ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (nil))
(insn 244 243 245 25 (set (reg:DI 228 [ D.26282 ])
        (zero_extend:DI (reg:SI 227 [ D.26280 ]))) 139 {*zero_extendsidi2_rex64}
     (nil))
(insn 245 244 246 25 (parallel [
            (set (reg:DI 229 [ D.26282 ])
                (plus:DI (reg:DI 228 [ D.26282 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 246 245 20 25 (parallel [
            (set (reg:DI 143 [ D.26282 ])
                (ashift:DI (reg:DI 229 [ D.26282 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 513 {*ashldi3_1}
     (nil))
(insn 20 246 296 25 (set (reg/v:SI 106 [ j ])
        (const_int 0 [0])) tiles.cpp:510 89 {*movsi_internal}
     (nil))
;;  succ:       42 [100.0%]  (FALLTHRU)

;; basic block 26, loop depth 2, count 0, freq 3174, maybe hot
;;  prev block 25, next block 27, flags: (NEW, REACHABLE, RTL)
;;  pred:       33 [95.2%] 
(code_label 296 20 249 26 186 "" [1 uses])
(note 249 296 346 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
;;  succ:       27 [100.0%]  (FALLTHRU,DFS_BACK)

;; basic block 27, loop depth 2, count 0, freq 3333, maybe hot
;;  prev block 26, next block 28, flags: (NEW, REACHABLE, RTL)
;;  pred:       26 [100.0%]  (FALLTHRU,DFS_BACK)
;;              43 [100.0%]  (FALLTHRU)
(code_label 346 249 250 27 191 "" [0 uses])
(note 250 346 251 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 251 250 252 27 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 252 251 253 27 (parallel [
            (set (reg:DI 230)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -416 [0xfffffffffffffe60])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:516 274 {*adddi_1}
     (nil))
(insn 253 252 254 27 (set (reg:SI 82 [ D.26281 ])
        (mem:SI (plus:DI (reg:DI 71 [ ivtmp.291 ])
                (reg:DI 230)) [0 MEM[symbol: qstate, index: ivtmp.291_105, offset: 0B]+0 S4 A32])) tiles.cpp:516 89 {*movsi_internal}
     (nil))
(insn 254 253 255 27 (parallel [
            (set (reg:DI 231)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -336 [0xfffffffffffffeb0])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:516 274 {*adddi_1}
     (nil))
(insn 255 254 256 27 (set (reg:SI 83 [ D.26281 ])
        (mem:SI (plus:DI (reg:DI 71 [ ivtmp.291 ])
                (reg:DI 231)) [0 MEM[symbol: base, index: ivtmp.291_105, offset: 0B]+0 S4 A32])) tiles.cpp:516 89 {*movsi_internal}
     (nil))
(insn 256 255 257 27 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 82 [ D.26281 ])
            (reg:SI 83 [ D.26281 ]))) tiles.cpp:516 7 {*cmpsi_1}
     (nil))
(jump_insn 257 256 258 27 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 264)
            (pc))) tiles.cpp:516 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil))
 -> 264)
;;  succ:       28 [50.0%]  (FALLTHRU)
;;              29 [50.0%] 

;; basic block 28, loop depth 2, count 0, freq 1667, maybe hot
;;  prev block 27, next block 29, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       27 [50.0%]  (FALLTHRU)
(note 258 257 259 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 259 258 260 28 (parallel [
            (set (reg:SI 232 [ D.26281 ])
                (minus:SI (reg:SI 82 [ D.26281 ])
                    (reg:SI 83 [ D.26281 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:517 309 {*subsi_1}
     (nil))
(insn 260 259 261 28 (parallel [
            (set (reg:SI 235)
                (div:SI (reg:SI 232 [ D.26281 ])
                    (reg/v:SI 147 [ num_tilings ])))
            (set (reg:SI 234 [ D.26281 ])
                (mod:SI (reg:SI 232 [ D.26281 ])
                    (reg/v:SI 147 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:517 366 {*divmodsi4}
     (nil))
(insn 261 260 264 28 (parallel [
            (set (reg:SI 92 [ D.26281 ])
                (minus:SI (reg:SI 82 [ D.26281 ])
                    (reg:SI 234 [ D.26281 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:517 309 {*subsi_1}
     (nil))
;;  succ:       30 [100.0%]  (FALLTHRU)

;; basic block 29, loop depth 2, count 0, freq 1667, maybe hot
;;  prev block 28, next block 30, flags: (NEW, REACHABLE, RTL)
;;  pred:       27 [50.0%] 
(code_label 264 261 265 29 182 "" [1 uses])
(note 265 264 266 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 266 265 267 29 (parallel [
            (set (reg:SI 236 [ D.26281 ])
                (plus:SI (reg:SI 82 [ D.26281 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 273 {*addsi_1}
     (nil))
(insn 267 266 268 29 (parallel [
            (set (reg:SI 237 [ D.26281 ])
                (minus:SI (reg:SI 83 [ D.26281 ])
                    (reg:SI 82 [ D.26281 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 309 {*subsi_1}
     (nil))
(insn 268 267 269 29 (parallel [
            (set (reg:SI 238 [ D.26281 ])
                (plus:SI (reg:SI 237 [ D.26281 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 273 {*addsi_1}
     (nil))
(insn 269 268 270 29 (parallel [
            (set (reg:SI 241)
                (div:SI (reg:SI 238 [ D.26281 ])
                    (reg/v:SI 147 [ num_tilings ])))
            (set (reg:SI 240 [ D.26281 ])
                (mod:SI (reg:SI 238 [ D.26281 ])
                    (reg/v:SI 147 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 366 {*divmodsi4}
     (nil))
(insn 270 269 271 29 (parallel [
            (set (reg:SI 242 [ D.26281 ])
                (plus:SI (reg:SI 236 [ D.26281 ])
                    (reg:SI 240 [ D.26281 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 273 {*addsi_1}
     (nil))
(insn 271 270 272 29 (parallel [
            (set (reg:SI 92 [ D.26281 ])
                (minus:SI (reg:SI 242 [ D.26281 ])
                    (reg/v:SI 147 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 309 {*subsi_1}
     (nil))
;;  succ:       30 [100.0%]  (FALLTHRU)

;; basic block 30, loop depth 2, count 0, freq 3333, maybe hot
;;  prev block 29, next block 31, flags: (NEW, REACHABLE, RTL)
;;  pred:       28 [100.0%]  (FALLTHRU)
;;              29 [100.0%]  (FALLTHRU)
(code_label 272 271 273 30 183 "" [0 uses])
(note 273 272 274 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 274 273 275 30 (parallel [
            (set (reg:DI 243)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 275 274 276 30 (set (mem:SI (plus:DI (reg:DI 71 [ ivtmp.291 ])
                (reg:DI 243)) [0 MEM[symbol: coordinates, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
        (reg:SI 92 [ D.26281 ])) 89 {*movsi_internal}
     (nil))
(insn 276 275 277 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                    (reg:DI 71 [ ivtmp.291 ])) [0 MEM[base: wrap_widths_39(D), index: ivtmp.291_105, offset: 0B]+0 S4 A32])
            (const_int 0 [0]))) tiles.cpp:521 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 277 276 278 30 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 284)
            (pc))) tiles.cpp:521 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil))
 -> 284)
;;  succ:       31 [50.0%]  (FALLTHRU)
;;              32 [50.0%] 

;; basic block 31, loop depth 2, count 0, freq 1667, maybe hot
;;  prev block 30, next block 32, flags: (NEW, REACHABLE, RTL)
;;  pred:       30 [50.0%]  (FALLTHRU)
(note 278 277 279 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 279 278 280 31 (parallel [
            (set (reg:DI 244)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -256 [0xffffffffffffff00])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:521 274 {*adddi_1}
     (nil))
(insn 280 279 281 31 (parallel [
            (set (reg:SI 247)
                (div:SI (reg:SI 92 [ D.26281 ])
                    (mem:SI (plus:DI (reg:DI 71 [ ivtmp.291 ])
                            (reg:DI 244)) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.291_105, offset: 0B]+0 S4 A32])))
            (set (reg:SI 246)
                (mod:SI (reg:SI 92 [ D.26281 ])
                    (mem:SI (plus:DI (reg:DI 71 [ ivtmp.291 ])
                            (reg:DI 244)) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.291_105, offset: 0B]+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:521 366 {*divmodsi4}
     (nil))
(insn 281 280 282 31 (set (reg:SI 92 [ D.26281 ])
        (reg:SI 246)) tiles.cpp:521 89 {*movsi_internal}
     (nil))
(insn 282 281 283 31 (parallel [
            (set (reg:DI 248)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:521 274 {*adddi_1}
     (nil))
(insn 283 282 284 31 (set (mem:SI (plus:DI (reg:DI 71 [ ivtmp.291 ])
                (reg:DI 248)) [0 MEM[symbol: coordinates, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
        (reg:SI 92 [ D.26281 ])) tiles.cpp:521 89 {*movsi_internal}
     (nil))
;;  succ:       32 [100.0%]  (FALLTHRU)

;; basic block 32, loop depth 2, count 0, freq 3333, maybe hot
;;  prev block 31, next block 33, flags: (NEW, REACHABLE, RTL)
;;  pred:       30 [50.0%] 
;;              31 [100.0%]  (FALLTHRU)
(code_label 284 283 285 32 184 "" [1 uses])
(note 285 284 286 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 286 285 287 32 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 92 [ D.26281 ])
            (const_int 0 [0]))) tiles.cpp:523 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 287 286 313 32 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 302)
            (pc))) tiles.cpp:523 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 302)
;;  succ:       35 [91.0%] 
;;              33 [9.0%]  (FALLTHRU)

;; basic block 33, loop depth 2, count 0, freq 3333, maybe hot
;; Invalid sum of incoming frequencies 1119, should be 3333
;;  prev block 32, next block 34, flags: (NEW, REACHABLE, RTL)
;;  pred:       37 [100.0%]  (FALLTHRU)
;;              32 [9.0%]  (FALLTHRU)
(code_label 313 287 288 33 189 "" [0 uses])
(note 288 313 289 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 289 288 290 33 (parallel [
            (set (reg:DI 249)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -336 [0xfffffffffffffeb0])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:527 274 {*adddi_1}
     (nil))
(insn 290 289 291 33 (parallel [
            (set (reg:SI 250)
                (plus:SI (reg:SI 83 [ D.26281 ])
                    (reg:SI 62 [ ivtmp.295 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:527 273 {*addsi_1}
     (nil))
(insn 291 290 292 33 (set (mem:SI (plus:DI (reg:DI 71 [ ivtmp.291 ])
                (reg:DI 249)) [0 MEM[symbol: base, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
        (reg:SI 250)) tiles.cpp:527 89 {*movsi_internal}
     (expr_list:REG_EQUAL (plus:SI (reg:SI 83 [ D.26281 ])
            (reg:SI 62 [ ivtmp.295 ]))
        (nil)))
(debug_insn 292 291 293 33 (var_location:SI i (debug_expr:SI D#18)) tiles.cpp:513 -1
     (nil))
(debug_insn 293 292 294 33 (var_location:SI i (debug_expr:SI D#18)) -1
     (nil))
(insn 294 293 295 33 (parallel [
            (set (reg:DI 71 [ ivtmp.291 ])
                (plus:DI (reg:DI 71 [ ivtmp.291 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 295 294 297 33 (parallel [
            (set (reg:SI 62 [ ivtmp.295 ])
                (plus:SI (reg:SI 62 [ ivtmp.295 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (nil))
(insn 297 295 298 33 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 71 [ ivtmp.291 ])
            (reg:DI 143 [ D.26282 ]))) tiles.cpp:513 8 {*cmpdi_1}
     (nil))
(jump_insn 298 297 301 33 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 296)
            (pc))) tiles.cpp:513 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
        (nil))
 -> 296)
;;  succ:       26 [95.2%] 
;;              34 [4.8%]  (FALLTHRU)

;; basic block 34, loop depth 1, count 0, freq 159, maybe hot
;;  prev block 33, next block 35, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       33 [4.8%]  (FALLTHRU)
(note 301 298 18 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 18 301 302 34 (set (reg/v:SI 110 [ num_floats ])
        (reg/v:SI 150 [ num_floats ])) 89 {*movsi_internal}
     (nil))
;;  succ:       40 [100.0%]  (FALLTHRU)

;; basic block 35, loop depth 2, count 0, freq 819, maybe hot
;; Invalid sum of incoming frequencies 3033, should be 819
;;  prev block 34, next block 36, flags: (NEW, REACHABLE, RTL)
;;  pred:       32 [91.0%] 
(code_label 302 18 303 35 185 "" [1 uses])
(note 303 302 304 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 304 303 305 35 (parallel [
            (set (reg:DI 251)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -256 [0xffffffffffffff00])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 305 304 318 35 (set (reg:SI 127 [ D.26281 ])
        (mem:SI (plus:DI (reg:DI 71 [ ivtmp.291 ])
                (reg:DI 251)) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.291_105, offset: 0B]+0 S4 A32])) 89 {*movsi_internal}
     (nil))
;;  succ:       36 [100.0%]  (FALLTHRU)

;; basic block 36, loop depth 3, count 0, freq 9100, maybe hot
;;  prev block 35, next block 37, flags: (NEW, REACHABLE, RTL)
;;  pred:       38 [100.0%]  (FALLTHRU)
;;              35 [100.0%]  (FALLTHRU)
(code_label 318 305 306 36 190 "" [0 uses])
(note 306 318 307 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 307 306 308 36 (parallel [
            (set (reg:SI 92 [ D.26281 ])
                (plus:SI (reg:SI 92 [ D.26281 ])
                    (reg:SI 127 [ D.26281 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:524 273 {*addsi_1}
     (nil))
(insn 308 307 309 36 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 92 [ D.26281 ])
            (const_int 0 [0]))) tiles.cpp:523 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 309 308 310 36 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 316)
            (pc))) tiles.cpp:523 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 316)
;;  succ:       38 [91.0%] 
;;              37 [9.0%]  (FALLTHRU)

;; basic block 37, loop depth 2, count 0, freq 819, maybe hot
;;  prev block 36, next block 38, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36 [9.0%]  (FALLTHRU)
(note 310 309 17 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 17 310 311 37 (set (reg:SI 132 [ coordinates_I_lsm.266 ])
        (reg:SI 92 [ D.26281 ])) 89 {*movsi_internal}
     (nil))
(insn 311 17 312 37 (parallel [
            (set (reg:DI 252)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 312 311 316 37 (set (mem:SI (plus:DI (reg:DI 71 [ ivtmp.291 ])
                (reg:DI 252)) [0 MEM[symbol: coordinates, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
        (reg:SI 132 [ coordinates_I_lsm.266 ])) 89 {*movsi_internal}
     (nil))
;;  succ:       33 [100.0%]  (FALLTHRU)

;; basic block 38, loop depth 3, count 0, freq 8281, maybe hot
;;  prev block 37, next block 39, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36 [91.0%] 
(code_label 316 312 317 38 188 "" [1 uses])
(note 317 316 359 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
;;  succ:       36 [100.0%]  (FALLTHRU)

;; basic block 39, loop depth 1, count 0, freq 8, maybe hot
;;  prev block 38, next block 40, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       42 [4.8%] 
(code_label 359 317 358 39 193 "" [1 uses])
(note 358 359 19 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 19 358 321 39 (set (reg/v:SI 110 [ num_floats ])
        (const_int 0 [0])) tiles.cpp:513 89 {*movsi_internal}
     (nil))
;;  succ:       40 [100.0%]  (FALLTHRU)

;; basic block 40, loop depth 1, count 0, freq 167, maybe hot
;;  prev block 39, next block 41, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       39 [100.0%]  (FALLTHRU)
;;              34 [100.0%]  (FALLTHRU)
(code_label 321 19 322 40 187 "" [0 uses])
(note 322 321 323 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 323 322 324 40 (set (reg:DI 253)
        (sign_extend:DI (reg/v:SI 110 [ num_floats ]))) tiles.cpp:530 149 {*extendsidi2_rex64}
     (nil))
(insn 324 323 325 40 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 253)
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -176 [0xffffffffffffff50])) [0 coordinates S4 A32])
        (reg/v:SI 106 [ j ])) tiles.cpp:530 89 {*movsi_internal}
     (nil))
(insn 325 324 326 40 (parallel [
            (set (reg:DI 254)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:532 274 {*adddi_1}
     (nil))
(insn 326 325 327 40 (set (reg:DI 1 dx)
        (reg/v/f:DI 148 [ ctable ])) tiles.cpp:532 87 {*movdi_internal_rex64}
     (nil))
(insn 327 326 328 40 (set (reg:SI 4 si)
        (reg/v:SI 70 [ num_coordinates ])) tiles.cpp:532 89 {*movsi_internal}
     (nil))
(insn 328 327 329 40 (set (reg:DI 5 di)
        (reg:DI 254)) tiles.cpp:532 87 {*movdi_internal_rex64}
     (nil))
(call_insn 329 328 330 40 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z4hashPiiP15collision_table") [flags 0x1]  <function_decl 0x2b67b8f25800 hash>) [0 hash S1 A8])
            (const_int 0 [0]))) tiles.cpp:532 663 {*call_value}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 330 329 331 40 (set (reg:SI 105 [ D.26281 ])
        (reg:SI 0 ax)) tiles.cpp:532 89 {*movsi_internal}
     (nil))
(insn 331 330 332 40 (set (mem:SI (reg:DI 93 [ ivtmp.305 ]) [0 MEM[base: _77, offset: 0B]+0 S4 A32])
        (reg:SI 105 [ D.26281 ])) tiles.cpp:532 89 {*movsi_internal}
     (nil))
(insn 332 331 333 40 (parallel [
            (set (reg/v:SI 106 [ j ])
                (plus:SI (reg/v:SI 106 [ j ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:510 273 {*addsi_1}
     (nil))
(debug_insn 333 332 334 40 (var_location:SI j (reg/v:SI 106 [ j ])) tiles.cpp:510 -1
     (nil))
(debug_insn 334 333 335 40 (var_location:SI j (reg/v:SI 106 [ j ])) -1
     (nil))
(insn 335 334 336 40 (parallel [
            (set (reg:DI 93 [ ivtmp.305 ])
                (plus:DI (reg:DI 93 [ ivtmp.305 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 336 335 337 40 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 106 [ j ])
            (reg/v:SI 147 [ num_tilings ]))) tiles.cpp:510 7 {*cmpsi_1}
     (nil))
(jump_insn 337 336 338 40 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 351)
            (pc))) tiles.cpp:510 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 351)
;;  succ:       41 [91.0%]  (FALLTHRU)
;;              44 [9.0%] 

;; basic block 41, loop depth 1, count 0, freq 152, maybe hot
;;  prev block 40, next block 42, flags: (NEW, REACHABLE, RTL)
;;  pred:       40 [91.0%]  (FALLTHRU)
(note 338 337 339 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
;;  succ:       42 [100.0%]  (FALLTHRU,DFS_BACK)

;; basic block 42, loop depth 1, count 0, freq 167, maybe hot
;;  prev block 41, next block 43, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       41 [100.0%]  (FALLTHRU,DFS_BACK)
;;              25 [100.0%]  (FALLTHRU)
(code_label 339 338 340 42 181 "" [0 uses])
(note 340 339 341 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 341 340 342 42 (var_location:SI j (reg/v:SI 106 [ j ])) -1
     (nil))
(debug_insn 342 341 343 42 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 343 342 344 42 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 150 [ num_floats ])
            (const_int 0 [0]))) tiles.cpp:513 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 344 343 345 42 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 359)
            (pc))) tiles.cpp:513 612 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
        (nil))
 -> 359)
;;  succ:       43 [95.2%]  (FALLTHRU)
;;              39 [4.8%] 

;; basic block 43, loop depth 1, count 0, freq 159, maybe hot
;;  prev block 42, next block 44, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       42 [95.2%]  (FALLTHRU)
(note 345 344 15 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 15 345 16 43 (set (reg:SI 62 [ ivtmp.295 ])
        (const_int 1 [0x1])) tiles.cpp:513 89 {*movsi_internal}
     (nil))
(insn 16 15 351 43 (set (reg:DI 71 [ ivtmp.291 ])
        (const_int 0 [0])) tiles.cpp:513 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       27 [100.0%]  (FALLTHRU)

;; basic block 44, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 43, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       40 [9.0%] 
;;              6 [9.0%]  (FALLTHRU)
(code_label 351 16 352 44 168 "" [1 uses])
(note 352 351 0 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function (static initializers for tiles.cpp) (_GLOBAL__sub_I_tiles.cpp, funcdef_no=1103, decl_uid=25455, cgraph_uid=347) (executed once)



try_optimize_cfg iteration 1

;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (var_location:SI __priority (const_int 65535 [0xffff])) -1
     (nil))
(debug_insn 6 5 7 2 (var_location:SI __initialize_p (const_int 1 [0x1])) -1
     (nil))
(insn 7 6 8 2 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 0x2b67b8db5390 __ioinit>)) /usr/include/c++/4.8/iostream:74 87 {*movdi_internal_rex64}
     (nil))
(call_insn 8 7 9 2 (call (mem:QI (symbol_ref:DI ("_ZNSt8ios_base4InitC1Ev") [flags 0x41]  <function_decl 0x2b67b8912200 __comp_ctor >) [0 __comp_ctor  S1 A8])
        (const_int 0 [0])) /usr/include/c++/4.8/iostream:74 656 {*call}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 9 8 10 2 (set (reg:DI 1 dx)
        (symbol_ref:DI ("__dso_handle") [flags 0x42]  <var_decl 0x2b67b8facab0 __dso_handle>)) /usr/include/c++/4.8/iostream:74 87 {*movdi_internal_rex64}
     (nil))
(insn 10 9 11 2 (set (reg:DI 4 si)
        (symbol_ref:DI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 0x2b67b8db5390 __ioinit>)) /usr/include/c++/4.8/iostream:74 87 {*movdi_internal_rex64}
     (nil))
(insn 11 10 12 2 (set (reg:DI 59)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("_ZNSt8ios_base4InitD1Ev") [flags 0x41]  <function_decl 0x2b67b8912400 __comp_dtor >)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) /usr/include/c++/4.8/iostream:74 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (reg:DI 5 di)
        (reg:DI 59)) /usr/include/c++/4.8/iostream:74 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (symbol_ref:DI ("_ZNSt8ios_base4InitD1Ev") [flags 0x41]  <function_decl 0x2b67b8912400 __comp_dtor >)
        (nil)))
(call_insn/j 13 12 0 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__cxa_atexit") [flags 0x41]  <function_decl 0x2b67b8f83f00 __cxa_atexit>) [0 __cxa_atexit S1 A8])
            (const_int 0 [0]))) /usr/include/c++/4.8/iostream:74 665 {*sibcall_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)

