#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jun 11 15:28:28 2023
# Process ID: 3972
# Current directory: C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9648 C:\Users\tisha\OneDrive\Desktop\FINAL XX\Lab 9_10\Nano_Proc.xpr
# Log file: C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/vivado.log
# Journal file: C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
reset_run impl_2
launch_runs impl_2 -jobs 4
[Sun Jun 11 15:28:53 2023] Launched impl_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.runs/impl_2/runme.log
open_run impl_2
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1650.551 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1650.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1756.309 ; gain = 894.949
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROC_7_seg_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PROC_7_seg_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADD_SUB_unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/Instruction_Decorder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_3Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2Way_3Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2Way_4Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_8Way_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_8Way_4Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NANO_PROC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/PROC_7_seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PROC_7_seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCAS_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterBank_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/Slow_Clock_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clock_Register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/PROC_7_seg_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PROC_7_seg_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PROC_7_seg_TB_behav xil_defaultlib.PROC_7_seg_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_3Bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter_Unit [programcounter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock_Register [slow_clock_register_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank_4bit [registerbank_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_4Bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8Way_4Bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RCAS_4 [rcas_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_SUB_unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.NANO_PROC [nano_proc_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_7_seg [proc_7_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_7_seg_tb
Built simulation snapshot PROC_7_seg_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROC_7_seg_TB_behav -key {Behavioral:sim_1:Functional:PROC_7_seg_TB} -tclbatch {PROC_7_seg_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_7_seg_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROC_7_seg_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROC_7_seg_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PROC_7_seg_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PROC_7_seg_TB_behav xil_defaultlib.PROC_7_seg_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROC_7_seg_TB_behav -key {Behavioral:sim_1:Functional:PROC_7_seg_TB} -tclbatch {PROC_7_seg_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_7_seg_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROC_7_seg_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROC_7_seg_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PROC_7_seg_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NANO_PROC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterBank_4bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PROC_7_seg_TB_behav xil_defaultlib.PROC_7_seg_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_3Bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter_Unit [programcounter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank_4bit [registerbank_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_4Bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8Way_4Bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RCAS_4 [rcas_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_SUB_unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.NANO_PROC [nano_proc_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_7_seg [proc_7_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_7_seg_tb
Built simulation snapshot PROC_7_seg_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROC_7_seg_TB_behav -key {Behavioral:sim_1:Functional:PROC_7_seg_TB} -tclbatch {PROC_7_seg_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_7_seg_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROC_7_seg_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.runs/synth_2

launch_runs impl_2 -jobs 4
[Sun Jun 11 15:41:31 2023] Launched synth_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.runs/synth_2/runme.log
[Sun Jun 11 15:41:31 2023] Launched impl_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.runs/impl_2/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35ticpg236-1L
Top: PROC_7_seg
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1907.441 ; gain = 102.156
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PROC_7_seg' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/PROC_7_seg.vhd:47]
INFO: [Synth 8-3491] module 'NANO_PROC' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:34' bound to instance 'NANO_PROC_0' of component 'NANO_PROC' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/PROC_7_seg.vhd:68]
INFO: [Synth 8-638] synthesizing module 'NANO_PROC' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:43]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF_overflow' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:135]
INFO: [Synth 8-638] synthesizing module 'D_FF' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (2#1) [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF_zero' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:142]
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/LUT_16_7.vhd:35' bound to instance 'ROM_0' of component 'ROM' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:151]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ROM' (3#1) [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/LUT_16_7.vhd:40]
INFO: [Synth 8-3491] module 'ProgramCounter_Unit' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:34' bound to instance 'Counter_0' of component 'ProgramCounter_Unit' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:157]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter_Unit' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:43]
INFO: [Synth 8-3491] module 'RCA_3' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd:34' bound to instance 'RCA_3_0' of component 'RCA_3' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:74]
INFO: [Synth 8-638] synthesizing module 'RCA_3' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd:59]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:56]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd:67]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'RCA_3' (6#1) [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd:42]
INFO: [Synth 8-3491] module 'MUX_2Way_3Bit' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_3Bit.vhd:34' bound to instance 'MUX_2Way_3Bit_0' of component 'MUX_2Way_3Bit' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:83]
INFO: [Synth 8-638] synthesizing module 'MUX_2Way_3Bit' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_3Bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MUX_2Way_3Bit' (7#1) [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_3Bit.vhd:42]
INFO: [Synth 8-3491] module 'Program_Counter' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd:35' bound to instance 'Program_Counter_0' of component 'Program_Counter' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:91]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF0' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd:61]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF1' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd:68]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF2' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (8#1) [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter_Unit' (9#1) [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:43]
INFO: [Synth 8-3491] module 'RegisterBank_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:34' bound to instance 'RegisterBank_0' of component 'RegisterBank_4bit' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:167]
INFO: [Synth 8-638] synthesizing module 'RegisterBank_4bit' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:45]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder' of component 'Decoder_3_to_8' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:74]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decode_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (10#1) [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decode_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (11#1) [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_0' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:43]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF_0' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:59]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF_1' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:66]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF_2' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:73]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF_3' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'Register_4bit' (12#1) [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:43]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_1' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:90]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_2' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:98]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_3' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:106]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:114]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_5' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:122]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_6' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:130]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_7' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'RegisterBank_4bit' (13#1) [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:45]
INFO: [Synth 8-3491] module 'MUX_2Way_4Bit' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_4Bit.vhd:34' bound to instance 'MUX_2_0' of component 'MUX_2Way_4Bit' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:187]
INFO: [Synth 8-638] synthesizing module 'MUX_2Way_4Bit' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_4Bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MUX_2Way_4Bit' (14#1) [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_4Bit.vhd:42]
INFO: [Synth 8-3491] module 'ADD_SUB_unit' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd:35' bound to instance 'ADD_SUB_unit_0' of component 'ADD_SUB_unit' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:195]
INFO: [Synth 8-638] synthesizing module 'ADD_SUB_unit' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd:47]
INFO: [Synth 8-3491] module 'MUX_8Way_4Bit' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_8Way_4Bit.vhd:34' bound to instance 'Mux_0' of component 'MUX_8Way_4Bit' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd:72]
INFO: [Synth 8-638] synthesizing module 'MUX_8Way_4Bit' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_8Way_4Bit.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_8Way_4Bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'MUX_8Way_4Bit' (15#1) [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_8Way_4Bit.vhd:42]
INFO: [Synth 8-3491] module 'MUX_8Way_4Bit' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_8Way_4Bit.vhd:34' bound to instance 'Mux_1' of component 'MUX_8Way_4Bit' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd:86]
INFO: [Synth 8-3491] module 'RCAS_4' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:34' bound to instance 'RCAS' of component 'RCAS_4' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd:100]
INFO: [Synth 8-638] synthesizing module 'RCAS_4' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:56]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:72]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'RCAS_4' (16#1) [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ADD_SUB_unit' (17#1) [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd:47]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/Instruction_Decorder.vhd:34' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:215]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/Instruction_Decorder.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (18#1) [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/Instruction_Decorder.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'NANO_PROC' (19#1) [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:43]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'C:/Users/tisha/OneDrive/Desktop/Xilinx Vivado/Labs/Lab 7/Lab_7.srcs/sources_1/new/LUT_16_7.vhd:35' bound to instance 'LUT_16_7_0' of component 'LUT_16_7' [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/PROC_7_seg.vhd:78]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/Users/tisha/OneDrive/Desktop/Xilinx Vivado/Labs/Lab 7/Lab_7.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (20#1) [C:/Users/tisha/OneDrive/Desktop/Xilinx Vivado/Labs/Lab 7/Lab_7.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'PROC_7_seg' (21#1) [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/PROC_7_seg.vhd:47]
WARNING: [Synth 8-3917] design PROC_7_seg has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design PROC_7_seg has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design PROC_7_seg has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design PROC_7_seg has port Anode[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1950.301 ; gain = 145.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1950.301 ; gain = 145.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1950.301 ; gain = 145.016
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/constrs_1/imports/Labs/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/constrs_1/imports/Labs/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2100.914 ; gain = 295.629
91 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
current_design impl_2
refresh_design
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2100.914 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2100.914 ; gain = 0.000
current_design rtl_1
current_design impl_2
set_max_delay -from [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[4]/C}] -to [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[22]/R}] 1.0
set_max_delay -from [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[4]/C}] -to [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[22]/R}] 0.0
set_max_delay -from [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[4]/C}] -to [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[22]/R}] 1.0
set_max_delay -from [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[4]/C}] -to [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[21]/R}] 1.0
set_max_delay -from [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[4]/C}] -to [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[9]/R}] 1.0
set_max_delay -from [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[4]/C}] -to [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[12]/R}] 1.0
set_max_delay -from [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[4]/C}] -to [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[11]/R}] 1.0
set_max_delay -from [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[4]/C}] -to [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[10]/R}] 1.0
set_max_delay -from [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[4]/C}] -to [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[8]/R}] 1.0
set_max_delay -from [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[4]/C}] -to [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[7]/R}] 1.0
set_max_delay -from [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[4]/C}] -to [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[6]/R}] 1.0
set_max_delay -from [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[4]/C}] -to [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[5]/R}] 1.0
set_property target_constrs_file {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/constrs_1/imports/Labs/Basys3Labs.xdc} [current_fileset -constrset]
save_constraints -force
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.runs/synth_2

launch_runs impl_2 -jobs 4
[Sun Jun 11 16:47:53 2023] Launched synth_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.runs/synth_2/runme.log
[Sun Jun 11 16:47:53 2023] Launched impl_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.runs/impl_2/runme.log
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.runs/synth_2

launch_runs impl_2 -jobs 4
[Sun Jun 11 16:53:04 2023] Launched synth_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.runs/synth_2/runme.log
[Sun Jun 11 16:53:04 2023] Launched impl_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.runs/impl_2/runme.log
reset_run impl_2
launch_runs impl_2 -jobs 4
[Sun Jun 11 16:55:21 2023] Launched impl_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.runs/impl_2/runme.log
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.runs/synth_2

launch_runs synth_2 -jobs 4
[Sun Jun 11 16:56:58 2023] Launched synth_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.runs/synth_2/runme.log
launch_runs impl_2 -jobs 4
[Sun Jun 11 16:57:27 2023] Launched impl_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.runs/impl_2/runme.log
set_property is_enabled false [get_files  {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/Slow_Clock_Register.vhd}}]
refresh_design
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2100.914 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2100.914 ; gain = 0.000
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.runs/synth_2

launch_runs synth_2 -jobs 4
[Sun Jun 11 17:08:33 2023] Launched synth_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.runs/synth_2/runme.log
close_design
launch_runs impl_2 -jobs 4
[Sun Jun 11 17:09:05 2023] Launched impl_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.runs/impl_2/runme.log
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.runs/synth_2

launch_runs impl_2 -jobs 4
[Sun Jun 11 17:10:43 2023] Launched synth_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.runs/synth_2/runme.log
[Sun Jun 11 17:10:43 2023] Launched impl_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.runs/impl_2/runme.log
close_design
open_run impl_2
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2103.668 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2103.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.runs/synth_2

launch_runs impl_2 -jobs 4
[Sun Jun 11 17:20:16 2023] Launched synth_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.runs/synth_2/runme.log
[Sun Jun 11 17:20:16 2023] Launched impl_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.runs/impl_2/runme.log
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROC_7_seg_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PROC_7_seg_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/Instruction_Decorder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PROC_7_seg_TB_behav xil_defaultlib.PROC_7_seg_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_3Bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter_Unit [programcounter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank_4bit [registerbank_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_4Bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8Way_4Bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RCAS_4 [rcas_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_SUB_unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.NANO_PROC [nano_proc_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_7_seg [proc_7_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_7_seg_tb
Built simulation snapshot PROC_7_seg_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROC_7_seg_TB_behav -key {Behavioral:sim_1:Functional:PROC_7_seg_TB} -tclbatch {PROC_7_seg_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_7_seg_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROC_7_seg_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2103.668 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROC_7_seg_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PROC_7_seg_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/Instruction_Decorder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PROC_7_seg_TB_behav xil_defaultlib.PROC_7_seg_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_3Bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter_Unit [programcounter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank_4bit [registerbank_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_4Bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8Way_4Bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RCAS_4 [rcas_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_SUB_unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.NANO_PROC [nano_proc_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_7_seg [proc_7_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_7_seg_tb
Built simulation snapshot PROC_7_seg_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROC_7_seg_TB_behav -key {Behavioral:sim_1:Functional:PROC_7_seg_TB} -tclbatch {PROC_7_seg_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_7_seg_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROC_7_seg_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2103.668 ; gain = 0.000
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.runs/synth_2

launch_runs impl_2 -jobs 4
[Sun Jun 11 17:25:11 2023] Launched synth_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.runs/synth_2/runme.log
[Sun Jun 11 17:25:11 2023] Launched impl_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.runs/impl_2/runme.log
open_run impl_2
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2103.668 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2103.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

export_ip_user_files -of_objects  [get_files {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/Slow_Clock_Register.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/Slow_Clock_Register.vhd}}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROC_7_seg_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PROC_7_seg_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PROC_7_seg_TB_behav xil_defaultlib.PROC_7_seg_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROC_7_seg_TB_behav -key {Behavioral:sim_1:Functional:PROC_7_seg_TB} -tclbatch {PROC_7_seg_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_7_seg_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROC_7_seg_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROC_7_seg_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PROC_7_seg_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PROC_7_seg_TB_behav xil_defaultlib.PROC_7_seg_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROC_7_seg_TB_behav -key {Behavioral:sim_1:Functional:PROC_7_seg_TB} -tclbatch {PROC_7_seg_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_7_seg_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROC_7_seg_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2103.668 ; gain = 0.000
set_property top PROC_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROC_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PROC_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/PROC_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PROC_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PROC_TB_behav xil_defaultlib.PROC_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_3Bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter_Unit [programcounter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank_4bit [registerbank_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_4Bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8Way_4Bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RCAS_4 [rcas_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_SUB_unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.NANO_PROC [nano_proc_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_tb
Built simulation snapshot PROC_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/tisha/OneDrive/Desktop/FINAL -notrace
couldn't read file "C:/Users/tisha/OneDrive/Desktop/FINAL": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 17:49:39 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROC_TB_behav -key {Behavioral:sim_1:Functional:PROC_TB} -tclbatch {PROC_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
WARNING: Simulation object /PROC_7_seg_TB/Reset was not found in the design.
WARNING: Simulation object /PROC_7_seg_TB/Zero was not found in the design.
WARNING: Simulation object /PROC_7_seg_TB/Overflow was not found in the design.
WARNING: Simulation object /PROC_7_seg_TB/Clk_LED was not found in the design.
WARNING: Simulation object /PROC_7_seg_TB/S_LED was not found in the design.
WARNING: Simulation object /PROC_7_seg_TB/Anode was not found in the design.
WARNING: Simulation object /PROC_7_seg_TB/S_7Seg was not found in the design.
WARNING: Simulation object /PROC_7_seg_TB/Clk was not found in the design.
source PROC_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROC_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2103.668 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROC_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PROC_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PROC_TB_behav xil_defaultlib.PROC_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROC_TB_behav -key {Behavioral:sim_1:Functional:PROC_TB} -tclbatch {PROC_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
WARNING: Simulation object /PROC_7_seg_TB/Reset was not found in the design.
WARNING: Simulation object /PROC_7_seg_TB/Zero was not found in the design.
WARNING: Simulation object /PROC_7_seg_TB/Overflow was not found in the design.
WARNING: Simulation object /PROC_7_seg_TB/Clk_LED was not found in the design.
WARNING: Simulation object /PROC_7_seg_TB/S_LED was not found in the design.
WARNING: Simulation object /PROC_7_seg_TB/Anode was not found in the design.
WARNING: Simulation object /PROC_7_seg_TB/S_7Seg was not found in the design.
WARNING: Simulation object /PROC_7_seg_TB/Clk was not found in the design.
source PROC_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROC_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top NANO_PROC [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROC_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PROC_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PROC_TB_behav xil_defaultlib.PROC_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROC_TB_behav -key {Behavioral:sim_1:Functional:PROC_TB} -tclbatch {PROC_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
WARNING: Simulation object /PROC_7_seg_TB/Reset was not found in the design.
WARNING: Simulation object /PROC_7_seg_TB/Zero was not found in the design.
WARNING: Simulation object /PROC_7_seg_TB/Overflow was not found in the design.
WARNING: Simulation object /PROC_7_seg_TB/Clk_LED was not found in the design.
WARNING: Simulation object /PROC_7_seg_TB/S_LED was not found in the design.
WARNING: Simulation object /PROC_7_seg_TB/Anode was not found in the design.
WARNING: Simulation object /PROC_7_seg_TB/S_7Seg was not found in the design.
WARNING: Simulation object /PROC_7_seg_TB/Clk was not found in the design.
source PROC_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROC_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {PROC_7_seg_TB_behav.wcfg}
PROC_7_seg_TB_behav.wcfg
add_wave {{/PROC_TB}} 
save_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROC_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PROC_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PROC_TB_behav xil_defaultlib.PROC_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROC_TB_behav -key {Behavioral:sim_1:Functional:PROC_TB} -tclbatch {PROC_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROC_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {{C:/Users/tisha/OneDrive/Desktop/Xilinx Vivado/Labs/Lab 7/Lab_7.srcs/sim_1/new/TB_ LUT_16_7.vhd}}
import_files -fileset sim_1 -norecurse {{C:/Users/tisha/OneDrive/Desktop/Xilinx Vivado/Labs/Lab 7/Lab_7.srcs/sim_1/new/TB_ LUT_16_7.vhd}}
update_compile_order -fileset sim_1
set_property top LUT_16_7 [current_fileset]
update_compile_order -fileset sources_1
set_property top TB_LUT_16_7 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_LUT_16_7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_LUT_16_7_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/imports/new/TB_ LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_LUT_16_7
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_LUT_16_7_behav xil_defaultlib.TB_LUT_16_7 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_lut_16_7
Built simulation snapshot TB_LUT_16_7_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/tisha/OneDrive/Desktop/FINAL -notrace
couldn't read file "C:/Users/tisha/OneDrive/Desktop/FINAL": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 17:56:26 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_LUT_16_7_behav -key {Behavioral:sim_1:Functional:TB_LUT_16_7} -tclbatch {TB_LUT_16_7.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
WARNING: Simulation object /PROC_TB/Reset was not found in the design.
WARNING: Simulation object /PROC_TB/Clk was not found in the design.
WARNING: Simulation object /PROC_TB/Overflow was not found in the design.
WARNING: Simulation object /PROC_TB/Zero was not found in the design.
WARNING: Simulation object /PROC_TB/c_led was not found in the design.
WARNING: Simulation object /PROC_TB/LEDs was not found in the design.
source TB_LUT_16_7.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_LUT_16_7_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2103.668 ; gain = 0.000
current_wave_config {PROC_7_seg_TB_behav.wcfg}
PROC_7_seg_TB_behav.wcfg
add_wave {{/TB_LUT_16_7}} 
save_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_LUT_16_7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_LUT_16_7_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_LUT_16_7_behav xil_defaultlib.TB_LUT_16_7 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_LUT_16_7_behav -key {Behavioral:sim_1:Functional:TB_LUT_16_7} -tclbatch {TB_LUT_16_7.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source TB_LUT_16_7.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_LUT_16_7_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {{C:/Users/tisha/OneDrive/Desktop/Xilinx Vivado/Labs/Lab 5/Lab_5.srcs/sim_1/new/Slow_Clk_Sim.vhd}}
import_files -fileset sim_1 -norecurse {{C:/Users/tisha/OneDrive/Desktop/Xilinx Vivado/Labs/Lab 5/Lab_5.srcs/sim_1/new/Slow_Clk_Sim.vhd}}
update_compile_order -fileset sim_1
set_property top Slow_Clk [current_fileset]
set_property top Slow_Clk_Sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Slow_Clk_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Slow_Clk_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/imports/new/Slow_Clk_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Slow_Clk_Sim_behav xil_defaultlib.Slow_Clk_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.slow_clk_sim
Built simulation snapshot Slow_Clk_Sim_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/tisha/OneDrive/Desktop/FINAL -notrace
couldn't read file "C:/Users/tisha/OneDrive/Desktop/FINAL": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 18:00:48 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Slow_Clk_Sim_behav -key {Behavioral:sim_1:Functional:Slow_Clk_Sim} -tclbatch {Slow_Clk_Sim.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
WARNING: Simulation object /TB_LUT_16_7/address was not found in the design.
WARNING: Simulation object /TB_LUT_16_7/data was not found in the design.
source Slow_Clk_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Slow_Clk_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2103.668 ; gain = 0.000
current_wave_config {PROC_7_seg_TB_behav.wcfg}
PROC_7_seg_TB_behav.wcfg
add_wave {{/Slow_Clk_Sim}} 
save_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Slow_Clk_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Slow_Clk_Sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Slow_Clk_Sim_behav xil_defaultlib.Slow_Clk_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Slow_Clk_Sim_behav -key {Behavioral:sim_1:Functional:Slow_Clk_Sim} -tclbatch {Slow_Clk_Sim.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source Slow_Clk_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Slow_Clk_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/ROM_TB.vhd} w ]
add_files -fileset sim_1 {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/ROM_TB.vhd}}
update_compile_order -fileset sim_1
set_property top ROM_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top ROM [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ROM_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ROM_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/ROM_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ROM_TB_behav xil_defaultlib.ROM_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.rom_tb
Built simulation snapshot ROM_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/tisha/OneDrive/Desktop/FINAL -notrace
couldn't read file "C:/Users/tisha/OneDrive/Desktop/FINAL": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 18:28:12 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ROM_TB_behav -key {Behavioral:sim_1:Functional:ROM_TB} -tclbatch {ROM_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
WARNING: Simulation object /Slow_Clk_Sim/Clk_in was not found in the design.
WARNING: Simulation object /Slow_Clk_Sim/Clk_out was not found in the design.
source ROM_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ROM_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2107.145 ; gain = 3.477
current_wave_config {PROC_7_seg_TB_behav.wcfg}
PROC_7_seg_TB_behav.wcfg
add_wave {{/ROM_TB}} 
save_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ROM_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ROM_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ROM_TB_behav xil_defaultlib.ROM_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ROM_TB_behav -key {Behavioral:sim_1:Functional:ROM_TB} -tclbatch {ROM_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source ROM_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ROM_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/RCA3_TB.vhd} w ]
add_files -fileset sim_1 {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/RCA3_TB.vhd}}
update_compile_order -fileset sim_1
set_property top RCA_3 [current_fileset]
update_compile_order -fileset sources_1
set_property top RCA3_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RCA3_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RCA3_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/RCA3_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA3_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RCA3_TB_behav xil_defaultlib.RCA3_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.rca3_tb
Built simulation snapshot RCA3_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/tisha/OneDrive/Desktop/FINAL -notrace
couldn't read file "C:/Users/tisha/OneDrive/Desktop/FINAL": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 18:45:08 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RCA3_TB_behav -key {Behavioral:sim_1:Functional:RCA3_TB} -tclbatch {RCA3_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
WARNING: Simulation object /ROM_TB/address was not found in the design.
WARNING: Simulation object /ROM_TB/data was not found in the design.
source RCA3_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RCA3_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2117.926 ; gain = 6.973
current_wave_config {PROC_7_seg_TB_behav.wcfg}
PROC_7_seg_TB_behav.wcfg
add_wave {{/RCA3_TB}} 
save_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RCA3_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RCA3_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RCA3_TB_behav xil_defaultlib.RCA3_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RCA3_TB_behav -key {Behavioral:sim_1:Functional:RCA3_TB} -tclbatch {RCA3_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source RCA3_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RCA3_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/MUX_2Way_3Bit_TB.vhd} w ]
add_files -fileset sim_1 {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/MUX_2Way_3Bit_TB.vhd}}
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RCA3_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RCA3_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RCA3_TB_behav xil_defaultlib.RCA3_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RCA3_TB_behav -key {Behavioral:sim_1:Functional:RCA3_TB} -tclbatch {RCA3_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source RCA3_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RCA3_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.215 ; gain = 0.000
current_wave_config {PROC_7_seg_TB_behav.wcfg}
PROC_7_seg_TB_behav.wcfg
add_wave {{/RCA3_TB}} 
set_property top MUX_2Way_3Bit [current_fileset]
update_compile_order -fileset sources_1
set_property top MUX_2Way_3Bit_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MUX_2Way_3Bit_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MUX_2Way_3Bit_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/MUX_2Way_3Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2Way_3Bit_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MUX_2Way_3Bit_TB_behav xil_defaultlib.MUX_2Way_3Bit_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_3Bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2way_3bit_tb
Built simulation snapshot MUX_2Way_3Bit_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/tisha/OneDrive/Desktop/FINAL -notrace
couldn't read file "C:/Users/tisha/OneDrive/Desktop/FINAL": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 19:00:16 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX_2Way_3Bit_TB_behav -key {Behavioral:sim_1:Functional:MUX_2Way_3Bit_TB} -tclbatch {MUX_2Way_3Bit_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
WARNING: Simulation object /RCA3_TB/A was not found in the design.
WARNING: Simulation object /RCA3_TB/B was not found in the design.
WARNING: Simulation object /RCA3_TB/S was not found in the design.
WARNING: Simulation object /RCA3_TB/C_in was not found in the design.
WARNING: Simulation object /RCA3_TB/C_out was not found in the design.
source MUX_2Way_3Bit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX_2Way_3Bit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2136.156 ; gain = 8.137
current_wave_config {PROC_7_seg_TB_behav.wcfg}
PROC_7_seg_TB_behav.wcfg
add_wave {{/MUX_2Way_3Bit_TB}} 
save_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MUX_2Way_3Bit_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MUX_2Way_3Bit_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MUX_2Way_3Bit_TB_behav xil_defaultlib.MUX_2Way_3Bit_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX_2Way_3Bit_TB_behav -key {Behavioral:sim_1:Functional:MUX_2Way_3Bit_TB} -tclbatch {MUX_2Way_3Bit_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source MUX_2Way_3Bit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX_2Way_3Bit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top ProgramCounter_Unit [current_fileset]
update_compile_order -fileset sources_1
set_property top Counter_Unit_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter_Unit_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Counter_Unit_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/Counter_Unit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_Unit_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_Unit_TB_behav xil_defaultlib.Counter_Unit_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_3Bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter_Unit [programcounter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_unit_tb
Built simulation snapshot Counter_Unit_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/tisha/OneDrive/Desktop/FINAL -notrace
couldn't read file "C:/Users/tisha/OneDrive/Desktop/FINAL": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 19:07:29 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Counter_Unit_TB_behav -key {Behavioral:sim_1:Functional:Counter_Unit_TB} -tclbatch {Counter_Unit_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
WARNING: Simulation object /MUX_2Way_3Bit_TB/D0 was not found in the design.
WARNING: Simulation object /MUX_2Way_3Bit_TB/D1 was not found in the design.
WARNING: Simulation object /MUX_2Way_3Bit_TB/Y was not found in the design.
WARNING: Simulation object /MUX_2Way_3Bit_TB/Sel was not found in the design.
source Counter_Unit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Counter_Unit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2145.383 ; gain = 7.988
current_wave_config {PROC_7_seg_TB_behav.wcfg}
PROC_7_seg_TB_behav.wcfg
add_wave {{/Counter_Unit_TB}} 
save_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter_Unit_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Counter_Unit_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_Unit_TB_behav xil_defaultlib.Counter_Unit_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Counter_Unit_TB_behav -key {Behavioral:sim_1:Functional:Counter_Unit_TB} -tclbatch {Counter_Unit_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source Counter_Unit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Counter_Unit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter_Unit_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Counter_Unit_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/Counter_Unit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_Unit_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_Unit_TB_behav xil_defaultlib.Counter_Unit_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_3Bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter_Unit [programcounter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_unit_tb
Built simulation snapshot Counter_Unit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Counter_Unit_TB_behav -key {Behavioral:sim_1:Functional:Counter_Unit_TB} -tclbatch {Counter_Unit_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source Counter_Unit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Counter_Unit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2148.988 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/Decoder_2_to_4_TB.vhd} w ]
add_files -fileset sim_1 {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/Decoder_2_to_4_TB.vhd}}
update_compile_order -fileset sim_1
set_property top Decoder_3_to_8 [current_fileset]
update_compile_order -fileset sources_1
set_property top Decoder_3_to_8_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Decoder_3_to_8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Decoder_3_to_8_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/Decoder_2_to_4_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Decoder_3_to_8_tb_behav xil_defaultlib.Decoder_3_to_8_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3_to_8_tb
Built simulation snapshot Decoder_3_to_8_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/tisha/OneDrive/Desktop/FINAL -notrace
couldn't read file "C:/Users/tisha/OneDrive/Desktop/FINAL": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 19:24:55 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Decoder_3_to_8_tb_behav -key {Behavioral:sim_1:Functional:Decoder_3_to_8_tb} -tclbatch {Decoder_3_to_8_tb.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
WARNING: Simulation object /Counter_Unit_TB/Jump_flag was not found in the design.
WARNING: Simulation object /Counter_Unit_TB/Reset was not found in the design.
WARNING: Simulation object /Counter_Unit_TB/Clk was not found in the design.
WARNING: Simulation object /Counter_Unit_TB/Jump_Addr was not found in the design.
WARNING: Simulation object /Counter_Unit_TB/Count_in was not found in the design.
WARNING: Simulation object /Counter_Unit_TB/Count_out was not found in the design.
source Decoder_3_to_8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Decoder_3_to_8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2155.133 ; gain = 3.793
current_wave_config {PROC_7_seg_TB_behav.wcfg}
PROC_7_seg_TB_behav.wcfg
add_wave {{/Decoder_3_to_8_tb}} 
save_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Decoder_3_to_8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Decoder_3_to_8_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Decoder_3_to_8_tb_behav xil_defaultlib.Decoder_3_to_8_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Decoder_3_to_8_tb_behav -key {Behavioral:sim_1:Functional:Decoder_3_to_8_tb} -tclbatch {Decoder_3_to_8_tb.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source Decoder_3_to_8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Decoder_3_to_8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Decoder_3_to_8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Decoder_3_to_8_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/Decoder_2_to_4_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Decoder_3_to_8_tb_behav xil_defaultlib.Decoder_3_to_8_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3_to_8_tb
Built simulation snapshot Decoder_3_to_8_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Decoder_3_to_8_tb_behav -key {Behavioral:sim_1:Functional:Decoder_3_to_8_tb} -tclbatch {Decoder_3_to_8_tb.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source Decoder_3_to_8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Decoder_3_to_8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2155.289 ; gain = 0.078
update_compile_order -fileset sim_1
set_property top Decoder_3_to_8_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top RegisterBank_4bit [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Decoder_3_to_8_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Decoder_3_to_8_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/Decoder_2_to_4_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Decoder_3_to_8_TB_behav xil_defaultlib.Decoder_3_to_8_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3356]  Could not open file xsim.dir/Decoder_3_to_8_TB_behav/xsim.type for writing.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Decoder_3_to_8_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Decoder_3_to_8_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Decoder_3_to_8_TB_behav xil_defaultlib.Decoder_3_to_8_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3356]  Could not open file xsim.dir/Decoder_3_to_8_TB_behav/xsim.type for writing.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top RegisterBank_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RegisterBank_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RegisterBank_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/RegisterBank_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterBank_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RegisterBank_TB_behav xil_defaultlib.RegisterBank_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank_4bit [registerbank_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.registerbank_tb
Built simulation snapshot RegisterBank_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/tisha/OneDrive/Desktop/FINAL -notrace
couldn't read file "C:/Users/tisha/OneDrive/Desktop/FINAL": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 19:38:25 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RegisterBank_TB_behav -key {Behavioral:sim_1:Functional:RegisterBank_TB} -tclbatch {RegisterBank_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
WARNING: Simulation object /Decoder_3_to_8_tb/I was not found in the design.
WARNING: Simulation object /Decoder_3_to_8_tb/EN was not found in the design.
WARNING: Simulation object /Decoder_3_to_8_tb/Y was not found in the design.
source RegisterBank_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RegisterBank_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2368.676 ; gain = 7.699
current_wave_config {PROC_7_seg_TB_behav.wcfg}
PROC_7_seg_TB_behav.wcfg
add_wave {{/RegisterBank_TB}} 
save_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RegisterBank_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RegisterBank_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RegisterBank_TB_behav xil_defaultlib.RegisterBank_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RegisterBank_TB_behav -key {Behavioral:sim_1:Functional:RegisterBank_TB} -tclbatch {RegisterBank_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source RegisterBank_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RegisterBank_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2371.281 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RegisterBank_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RegisterBank_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/RegisterBank_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterBank_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RegisterBank_TB_behav xil_defaultlib.RegisterBank_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank_4bit [registerbank_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.registerbank_tb
Built simulation snapshot RegisterBank_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RegisterBank_TB_behav -key {Behavioral:sim_1:Functional:RegisterBank_TB} -tclbatch {RegisterBank_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source RegisterBank_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RegisterBank_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2371.281 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/MUX_2Way_4Bit_TB.vhd} w ]
add_files -fileset sim_1 {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/MUX_2Way_4Bit_TB.vhd}}
update_compile_order -fileset sim_1
set_property top MUX_2Way_4Bit_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top MUX_2Way_4Bit [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MUX_2Way_4Bit_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MUX_2Way_4Bit_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/MUX_2Way_4Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2Way_4Bit_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MUX_2Way_4Bit_TB_behav xil_defaultlib.MUX_2Way_4Bit_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_4Bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2way_4bit_tb
Built simulation snapshot MUX_2Way_4Bit_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/tisha/OneDrive/Desktop/FINAL -notrace
couldn't read file "C:/Users/tisha/OneDrive/Desktop/FINAL": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 19:50:13 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX_2Way_4Bit_TB_behav -key {Behavioral:sim_1:Functional:MUX_2Way_4Bit_TB} -tclbatch {MUX_2Way_4Bit_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
WARNING: Simulation object /RegisterBank_TB/D was not found in the design.
WARNING: Simulation object /RegisterBank_TB/Data was not found in the design.
WARNING: Simulation object /RegisterBank_TB/Addr was not found in the design.
WARNING: Simulation object /RegisterBank_TB/Reset was not found in the design.
WARNING: Simulation object /RegisterBank_TB/En_R7 was not found in the design.
WARNING: Simulation object /RegisterBank_TB/Clk was not found in the design.
WARNING: Simulation object /RegisterBank_TB/Q0 was not found in the design.
WARNING: Simulation object /RegisterBank_TB/Q1 was not found in the design.
WARNING: Simulation object /RegisterBank_TB/Q2 was not found in the design.
WARNING: Simulation object /RegisterBank_TB/Q3 was not found in the design.
WARNING: Simulation object /RegisterBank_TB/Q4 was not found in the design.
WARNING: Simulation object /RegisterBank_TB/Q5 was not found in the design.
WARNING: Simulation object /RegisterBank_TB/Q6 was not found in the design.
WARNING: Simulation object /RegisterBank_TB/Q7 was not found in the design.
source MUX_2Way_4Bit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX_2Way_4Bit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2377.891 ; gain = 6.160
current_wave_config {PROC_7_seg_TB_behav.wcfg}
PROC_7_seg_TB_behav.wcfg
add_wave {{/MUX_2Way_4Bit_TB}} 
save_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MUX_2Way_4Bit_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MUX_2Way_4Bit_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MUX_2Way_4Bit_TB_behav xil_defaultlib.MUX_2Way_4Bit_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX_2Way_4Bit_TB_behav -key {Behavioral:sim_1:Functional:MUX_2Way_4Bit_TB} -tclbatch {MUX_2Way_4Bit_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source MUX_2Way_4Bit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX_2Way_4Bit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MUX_2Way_4Bit_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MUX_2Way_4Bit_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/MUX_2Way_4Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2Way_4Bit_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MUX_2Way_4Bit_TB_behav xil_defaultlib.MUX_2Way_4Bit_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_4Bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2way_4bit_tb
Built simulation snapshot MUX_2Way_4Bit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX_2Way_4Bit_TB_behav -key {Behavioral:sim_1:Functional:MUX_2Way_4Bit_TB} -tclbatch {MUX_2Way_4Bit_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source MUX_2Way_4Bit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX_2Way_4Bit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2395.895 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/MUX_8Way_4Bit_TB.vhd} w ]
add_files -fileset sim_1 {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/MUX_8Way_4Bit_TB.vhd}}
update_compile_order -fileset sim_1
set_property top MUX_8Way_4Bit_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top MUX_8Way_4Bit [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MUX_8Way_4Bit_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MUX_8Way_4Bit_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/MUX_8Way_4Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_8Way_4Bit_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MUX_8Way_4Bit_TB_behav xil_defaultlib.MUX_8Way_4Bit_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.MUX_8Way_4Bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8way_4bit_tb
Built simulation snapshot MUX_8Way_4Bit_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/tisha/OneDrive/Desktop/FINAL -notrace
couldn't read file "C:/Users/tisha/OneDrive/Desktop/FINAL": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 20:02:24 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX_8Way_4Bit_TB_behav -key {Behavioral:sim_1:Functional:MUX_8Way_4Bit_TB} -tclbatch {MUX_8Way_4Bit_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
WARNING: Simulation object /MUX_2Way_4Bit_TB/Sel was not found in the design.
WARNING: Simulation object /MUX_2Way_4Bit_TB/D0 was not found in the design.
WARNING: Simulation object /MUX_2Way_4Bit_TB/D1 was not found in the design.
WARNING: Simulation object /MUX_2Way_4Bit_TB/Y was not found in the design.
source MUX_8Way_4Bit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX_8Way_4Bit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2395.895 ; gain = 0.000
current_wave_config {PROC_7_seg_TB_behav.wcfg}
PROC_7_seg_TB_behav.wcfg
add_wave {{/MUX_8Way_4Bit_TB}} 
save_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MUX_8Way_4Bit_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MUX_8Way_4Bit_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MUX_8Way_4Bit_TB_behav xil_defaultlib.MUX_8Way_4Bit_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX_8Way_4Bit_TB_behav -key {Behavioral:sim_1:Functional:MUX_8Way_4Bit_TB} -tclbatch {MUX_8Way_4Bit_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source MUX_8Way_4Bit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX_8Way_4Bit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top ADDSUB_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top ADD_SUB_unit [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ADDSUB_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ADDSUB_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/ADDSUB_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADDSUB_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ADDSUB_TB_behav xil_defaultlib.ADDSUB_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MUX_8Way_4Bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCAS_4 [rcas_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_SUB_unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.addsub_tb
Built simulation snapshot ADDSUB_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/tisha/OneDrive/Desktop/FINAL -notrace
couldn't read file "C:/Users/tisha/OneDrive/Desktop/FINAL": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 20:13:02 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ADDSUB_TB_behav -key {Behavioral:sim_1:Functional:ADDSUB_TB} -tclbatch {ADDSUB_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
WARNING: Simulation object /MUX_8Way_4Bit_TB/Sel was not found in the design.
WARNING: Simulation object /MUX_8Way_4Bit_TB/D0 was not found in the design.
WARNING: Simulation object /MUX_8Way_4Bit_TB/D1 was not found in the design.
WARNING: Simulation object /MUX_8Way_4Bit_TB/D2 was not found in the design.
WARNING: Simulation object /MUX_8Way_4Bit_TB/D3 was not found in the design.
WARNING: Simulation object /MUX_8Way_4Bit_TB/D4 was not found in the design.
WARNING: Simulation object /MUX_8Way_4Bit_TB/D5 was not found in the design.
WARNING: Simulation object /MUX_8Way_4Bit_TB/D6 was not found in the design.
WARNING: Simulation object /MUX_8Way_4Bit_TB/D7 was not found in the design.
WARNING: Simulation object /MUX_8Way_4Bit_TB/Y was not found in the design.
source ADDSUB_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ADDSUB_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2396.012 ; gain = 0.117
current_wave_config {PROC_7_seg_TB_behav.wcfg}
PROC_7_seg_TB_behav.wcfg
add_wave {{/ADDSUB_TB}} 
save_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_36
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ADDSUB_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ADDSUB_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ADDSUB_TB_behav xil_defaultlib.ADDSUB_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ADDSUB_TB_behav -key {Behavioral:sim_1:Functional:ADDSUB_TB} -tclbatch {ADDSUB_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source ADDSUB_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ADDSUB_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2397.906 ; gain = 1.895
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ADDSUB_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ADDSUB_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ADDSUB_TB_behav xil_defaultlib.ADDSUB_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ADDSUB_TB_behav -key {Behavioral:sim_1:Functional:ADDSUB_TB} -tclbatch {ADDSUB_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source ADDSUB_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ADDSUB_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top Instruction_Decoder [current_fileset]
update_compile_order -fileset sources_1
set_property top Instruction_Decorder_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Instruction_Decorder_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Instruction_Decorder_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/ID_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decorder_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Instruction_Decorder_TB_behav xil_defaultlib.Instruction_Decorder_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_decorder_tb
Built simulation snapshot Instruction_Decorder_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/tisha/OneDrive/Desktop/FINAL -notrace
couldn't read file "C:/Users/tisha/OneDrive/Desktop/FINAL": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 20:23:03 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Instruction_Decorder_TB_behav -key {Behavioral:sim_1:Functional:Instruction_Decorder_TB} -tclbatch {Instruction_Decorder_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
WARNING: Simulation object /ADDSUB_TB/Q0 was not found in the design.
WARNING: Simulation object /ADDSUB_TB/Q1 was not found in the design.
WARNING: Simulation object /ADDSUB_TB/Q2 was not found in the design.
WARNING: Simulation object /ADDSUB_TB/Q3 was not found in the design.
WARNING: Simulation object /ADDSUB_TB/Q4 was not found in the design.
WARNING: Simulation object /ADDSUB_TB/Q5 was not found in the design.
WARNING: Simulation object /ADDSUB_TB/Q6 was not found in the design.
WARNING: Simulation object /ADDSUB_TB/Q7 was not found in the design.
WARNING: Simulation object /ADDSUB_TB/Data was not found in the design.
WARNING: Simulation object /ADDSUB_TB/RegA_sel was not found in the design.
WARNING: Simulation object /ADDSUB_TB/RegB_sel was not found in the design.
WARNING: Simulation object /ADDSUB_TB/AddSub_sel was not found in the design.
WARNING: Simulation object /ADDSUB_TB/overflow was not found in the design.
WARNING: Simulation object /ADDSUB_TB/zero was not found in the design.
WARNING: Simulation object /ADDSUB_TB/jump was not found in the design.
source Instruction_Decorder_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Instruction_Decorder_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2405.395 ; gain = 7.320
current_wave_config {PROC_7_seg_TB_behav.wcfg}
PROC_7_seg_TB_behav.wcfg
add_wave {{/Instruction_Decorder_TB}} 
save_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Instruction_Decorder_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Instruction_Decorder_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Instruction_Decorder_TB_behav xil_defaultlib.Instruction_Decorder_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Instruction_Decorder_TB_behav -key {Behavioral:sim_1:Functional:Instruction_Decorder_TB} -tclbatch {Instruction_Decorder_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source Instruction_Decorder_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Instruction_Decorder_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Instruction_Decorder_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Instruction_Decorder_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/ID_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decorder_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Instruction_Decorder_TB_behav xil_defaultlib.Instruction_Decorder_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_decorder_tb
Built simulation snapshot Instruction_Decorder_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Instruction_Decorder_TB_behav -key {Behavioral:sim_1:Functional:Instruction_Decorder_TB} -tclbatch {Instruction_Decorder_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source Instruction_Decorder_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Instruction_Decorder_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2405.992 ; gain = 0.082
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Instruction_Decorder_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Instruction_Decorder_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/ID_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decorder_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Instruction_Decorder_TB_behav xil_defaultlib.Instruction_Decorder_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_decorder_tb
Built simulation snapshot Instruction_Decorder_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Instruction_Decorder_TB_behav -key {Behavioral:sim_1:Functional:Instruction_Decorder_TB} -tclbatch {Instruction_Decorder_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source Instruction_Decorder_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Instruction_Decorder_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2405.992 ; gain = 0.000
set_property top PROC_7_seg [current_fileset]
update_compile_order -fileset sources_1
set_property top PROC_7_seg_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_7
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROC_7_seg_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PROC_7_seg_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PROC_7_seg_TB_behav xil_defaultlib.PROC_7_seg_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_3Bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter_Unit [programcounter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank_4bit [registerbank_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_4Bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8Way_4Bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RCAS_4 [rcas_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_SUB_unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.NANO_PROC [nano_proc_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_7_seg [proc_7_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_7_seg_tb
Built simulation snapshot PROC_7_seg_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROC_7_seg_TB_behav -key {Behavioral:sim_1:Functional:PROC_7_seg_TB} -tclbatch {PROC_7_seg_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
WARNING: Simulation object /Instruction_Decorder_TB/instruction was not found in the design.
WARNING: Simulation object /Instruction_Decorder_TB/jump_check was not found in the design.
WARNING: Simulation object /Instruction_Decorder_TB/Clk was not found in the design.
WARNING: Simulation object /Instruction_Decorder_TB/Reg_sel_A was not found in the design.
WARNING: Simulation object /Instruction_Decorder_TB/Reg_sel_B was not found in the design.
WARNING: Simulation object /Instruction_Decorder_TB/jump_flag was not found in the design.
WARNING: Simulation object /Instruction_Decorder_TB/jump_Addr was not found in the design.
WARNING: Simulation object /Instruction_Decorder_TB/add_sub_sel was not found in the design.
WARNING: Simulation object /Instruction_Decorder_TB/im_val was not found in the design.
WARNING: Simulation object /Instruction_Decorder_TB/load_sel was not found in the design.
WARNING: Simulation object /Instruction_Decorder_TB/En_R7 was not found in the design.
WARNING: Simulation object /Instruction_Decorder_TB/Reg_En was not found in the design.
source PROC_7_seg_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROC_7_seg_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
