Analysis & Synthesis report for tx
Sun Nov 22 04:50:46 2015
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state
 11. State Machine - |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state
 12. State Machine - |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state
 13. State Machine - |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|ret_state
 14. State Machine - |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state
 15. Registers Protected by Synthesis
 16. Logic Cells Representing Combinational Loops
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Packed Into Inferred Megafunctions
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst
 24. Source assignments for tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst
 25. Source assignments for tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_resync:inst_reconfig_reset_sync
 26. Source assignments for tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync
 27. Source assignments for tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst
 28. Source assignments for tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync
 29. Source assignments for tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5
 30. Source assignments for tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if
 31. Source assignments for tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr
 32. Source assignments for tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch
 33. Source assignments for tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst
 34. Source assignments for tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown
 35. Source assignments for tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy
 36. Source assignments for tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset
 37. Source assignments for tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready
 38. Source assignments for tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_rd12:auto_generated
 39. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst
 40. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls
 41. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst
 42. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst
 43. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst
 44. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst
 45. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma
 46. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma
 47. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst
 48. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs
 49. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch
 50. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface
 51. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs
 52. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface
 53. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm
 54. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst
 55. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst
 56. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst
 57. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst
 58. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst
 59. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_resync:inst_reconfig_reset_sync
 60. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_arbiter:arbiter
 61. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset
 62. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av
 63. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync
 64. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst
 65. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_arbiter_acq:mutex_inst
 66. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog
 67. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv
 68. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif
 69. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync
 70. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl
 71. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm
 72. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif
 73. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq
 74. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_arbiter_acq:mutex_inst
 75. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_direct:direct.sc_direct
 76. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_direct:direct.sc_direct|alt_arbiter_acq:mutex_inst
 77. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_cal_seq:cal_seq
 78. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic
 79. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5
 80. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if
 81. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr
 82. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch
 83. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_addr:l2paddr
 84. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux
 85. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[0].pif_arb
 86. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[1].pif_arb
 87. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_reconfig_bundle_to_basic:bundle
 88. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst
 89. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown
 90. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy
 91. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset
 92. Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready
 93. Parameter Settings for Inferred Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0
 94. altsyncram Parameter Settings by Entity Instance
 95. Port Connectivity Checks: "tx:tx_inst0|tx_reset:tx_reset_inst0"
 96. Port Connectivity Checks: "tx:tx_inst0"
 97. Post-Synthesis Netlist Statistics for Top Partition
 98. Elapsed Time Per Partition
 99. Analysis & Synthesis Messages
100. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Nov 22 04:50:46 2015       ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                   ; tx                                          ;
; Top-level Entity Name           ; tb                                          ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 416                                         ;
; Total pins                      ; 1                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 4,096                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 1                                           ;
; Total HSSI PMA TX Serializers   ; 1                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; tb                 ; tx                 ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                         ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                        ; Library     ;
+------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+
; tx_native.vhd                                                                            ; yes             ; User Wizard-Generated File                            ; P:/sdr.hdl/tx_native.vhd                                                                            ; tx_native   ;
; tx_native/altera_xcvr_functions.sv                                                       ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_native/altera_xcvr_functions.sv                                                       ; tx_native   ;
; tx_native/sv_reconfig_bundle_merger.sv                                                   ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_native/sv_reconfig_bundle_merger.sv                                                   ; tx_native   ;
; tx_native/av_xcvr_h.sv                                                                   ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_native/av_xcvr_h.sv                                                                   ; tx_native   ;
; tx_native/av_xcvr_avmm_csr.sv                                                            ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_native/av_xcvr_avmm_csr.sv                                                            ; tx_native   ;
; tx_native/av_tx_pma_ch.sv                                                                ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_native/av_tx_pma_ch.sv                                                                ; tx_native   ;
; tx_native/av_tx_pma.sv                                                                   ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_native/av_tx_pma.sv                                                                   ; tx_native   ;
; tx_native/av_pma.sv                                                                      ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_native/av_pma.sv                                                                      ; tx_native   ;
; tx_native/av_pcs_ch.sv                                                                   ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_native/av_pcs_ch.sv                                                                   ; tx_native   ;
; tx_native/av_pcs.sv                                                                      ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_native/av_pcs.sv                                                                      ; tx_native   ;
; tx_native/av_xcvr_avmm.sv                                                                ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_native/av_xcvr_avmm.sv                                                                ; tx_native   ;
; tx_native/av_xcvr_native.sv                                                              ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_native/av_xcvr_native.sv                                                              ; tx_native   ;
; tx_native/av_xcvr_plls.sv                                                                ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_native/av_xcvr_plls.sv                                                                ; tx_native   ;
; tx_native/av_reconfig_bundle_to_xcvr.sv                                                  ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_native/av_reconfig_bundle_to_xcvr.sv                                                  ; tx_native   ;
; tx_native/av_hssi_8g_tx_pcs_rbc.sv                                                       ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_native/av_hssi_8g_tx_pcs_rbc.sv                                                       ; tx_native   ;
; tx_native/av_hssi_tx_pcs_pma_interface_rbc.sv                                            ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_native/av_hssi_tx_pcs_pma_interface_rbc.sv                                            ; tx_native   ;
; tx_native/av_hssi_tx_pld_pcs_interface_rbc.sv                                            ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_native/av_hssi_tx_pld_pcs_interface_rbc.sv                                            ; tx_native   ;
; tx_native/alt_xcvr_resync.sv                                                             ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_native/alt_xcvr_resync.sv                                                             ; tx_native   ;
; tx_native/altera_xcvr_native_av_functions_h.sv                                           ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_native/altera_xcvr_native_av_functions_h.sv                                           ; tx_native   ;
; tx_native/altera_xcvr_native_av.sv                                                       ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_native/altera_xcvr_native_av.sv                                                       ; tx_native   ;
; tx_native/altera_xcvr_data_adapter_av.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_native/altera_xcvr_data_adapter_av.sv                                                 ; tx_native   ;
; tx_reset.vhd                                                                             ; yes             ; User Wizard-Generated File                            ; P:/sdr.hdl/tx_reset.vhd                                                                             ; tx_reset    ;
; tx_reset/altera_xcvr_functions.sv                                                        ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reset/altera_xcvr_functions.sv                                                        ; tx_reset    ;
; tx_reset/alt_xcvr_resync.sv                                                              ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reset/alt_xcvr_resync.sv                                                              ; tx_reset    ;
; tx_reset/altera_xcvr_reset_control.sv                                                    ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reset/altera_xcvr_reset_control.sv                                                    ; tx_reset    ;
; tx_reset/alt_xcvr_reset_counter.sv                                                       ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reset/alt_xcvr_reset_counter.sv                                                       ; tx_reset    ;
; tx_reconfig.vhd                                                                          ; yes             ; User Wizard-Generated File                            ; P:/sdr.hdl/tx_reconfig.vhd                                                                          ; tx_reconfig ;
; tx_reconfig/altera_xcvr_functions.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reconfig/altera_xcvr_functions.sv                                                     ; tx_reconfig ;
; tx_reconfig/av_xcvr_h.sv                                                                 ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reconfig/av_xcvr_h.sv                                                                 ; tx_reconfig ;
; tx_reconfig/alt_xcvr_resync.sv                                                           ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reconfig/alt_xcvr_resync.sv                                                           ; tx_reconfig ;
; tx_reconfig/alt_xcvr_reconfig_h.sv                                                       ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_h.sv                                                       ; tx_reconfig ;
; tx_reconfig/alt_xcvr_reconfig.sv                                                         ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig.sv                                                         ; tx_reconfig ;
; tx_reconfig/alt_xcvr_reconfig_cal_seq.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_cal_seq.sv                                                 ; tx_reconfig ;
; tx_reconfig/alt_xreconf_cif.sv                                                           ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reconfig/alt_xreconf_cif.sv                                                           ; tx_reconfig ;
; tx_reconfig/alt_xreconf_uif.sv                                                           ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reconfig/alt_xreconf_uif.sv                                                           ; tx_reconfig ;
; tx_reconfig/alt_xreconf_basic_acq.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reconfig/alt_xreconf_basic_acq.sv                                                     ; tx_reconfig ;
; tx_reconfig/alt_xcvr_reconfig_analog.sv                                                  ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_analog.sv                                                  ; tx_reconfig ;
; tx_reconfig/alt_xcvr_reconfig_analog_av.sv                                               ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_analog_av.sv                                               ; tx_reconfig ;
; tx_reconfig/alt_xreconf_analog_datactrl_av.sv                                            ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reconfig/alt_xreconf_analog_datactrl_av.sv                                            ; tx_reconfig ;
; tx_reconfig/alt_xreconf_analog_rmw_av.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reconfig/alt_xreconf_analog_rmw_av.sv                                                 ; tx_reconfig ;
; tx_reconfig/alt_xreconf_analog_ctrlsm.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reconfig/alt_xreconf_analog_ctrlsm.sv                                                 ; tx_reconfig ;
; tx_reconfig/alt_xcvr_reconfig_offset_cancellation.sv                                     ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_offset_cancellation.sv                                     ; tx_reconfig ;
; tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv                                  ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv                                  ; tx_reconfig ;
; tx_reconfig/alt_xcvr_reconfig_direct.sv                                                  ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_direct.sv                                                  ; tx_reconfig ;
; tx_reconfig/alt_arbiter_acq.sv                                                           ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reconfig/alt_arbiter_acq.sv                                                           ; tx_reconfig ;
; tx_reconfig/alt_xcvr_reconfig_basic.sv                                                   ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_basic.sv                                                   ; tx_reconfig ;
; tx_reconfig/av_xrbasic_l2p_addr.sv                                                       ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reconfig/av_xrbasic_l2p_addr.sv                                                       ; tx_reconfig ;
; tx_reconfig/av_xrbasic_l2p_rom.sv                                                        ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reconfig/av_xrbasic_l2p_rom.sv                                                        ; tx_reconfig ;
; tx_reconfig/av_xrbasic_lif_csr.sv                                                        ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reconfig/av_xrbasic_lif_csr.sv                                                        ; tx_reconfig ;
; tx_reconfig/av_xrbasic_lif.sv                                                            ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reconfig/av_xrbasic_lif.sv                                                            ; tx_reconfig ;
; tx_reconfig/av_xcvr_reconfig_basic.sv                                                    ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reconfig/av_xcvr_reconfig_basic.sv                                                    ; tx_reconfig ;
; tx_reconfig/alt_xcvr_arbiter.sv                                                          ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reconfig/alt_xcvr_arbiter.sv                                                          ; tx_reconfig ;
; tx_reconfig/altera_wait_generate.v                                                       ; yes             ; User Verilog HDL File                                 ; P:/sdr.hdl/tx_reconfig/altera_wait_generate.v                                                       ; tx_reconfig ;
; tx_reconfig/alt_xcvr_csr_selector.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reconfig/alt_xcvr_csr_selector.sv                                                     ; tx_reconfig ;
; tx_reconfig/av_reconfig_bundle_to_basic.sv                                               ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reconfig/av_reconfig_bundle_to_basic.sv                                               ; tx_reconfig ;
; tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                           ; P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; tx_reconfig ;
; tx.vhd                                                                                   ; yes             ; User VHDL File                                        ; P:/sdr.hdl/tx.vhd                                                                                   ;             ;
; tb.vhd                                                                                   ; yes             ; User VHDL File                                        ; P:/sdr.hdl/tb.vhd                                                                                   ;             ;
; alt_cal_av.v                                                                             ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v                                    ;             ;
; altsyncram.tdf                                                                           ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                  ;             ;
; stratix_ram_block.inc                                                                    ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                           ;             ;
; lpm_mux.inc                                                                              ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                     ;             ;
; lpm_decode.inc                                                                           ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                  ;             ;
; aglobal151.inc                                                                           ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                                  ;             ;
; a_rdenreg.inc                                                                            ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                   ;             ;
; altrom.inc                                                                               ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc                                      ;             ;
; altram.inc                                                                               ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc                                      ;             ;
; altdpram.inc                                                                             ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc                                    ;             ;
; db/altsyncram_rd12.tdf                                                                   ; yes             ; Auto-Generated Megafunction                           ; P:/sdr.hdl/db/altsyncram_rd12.tdf                                                                   ;             ;
; db/tx.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif                                            ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; P:/sdr.hdl/db/tx.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif                                            ;             ;
+------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 473   ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 743   ;
;     -- 7 input functions                    ; 18    ;
;     -- 6 input functions                    ; 146   ;
;     -- 5 input functions                    ; 133   ;
;     -- 4 input functions                    ; 173   ;
;     -- <=3 input functions                  ; 273   ;
;                                             ;       ;
; Dedicated logic registers                   ; 416   ;
;                                             ;       ;
; I/O pins                                    ; 1     ;
; Total MLAB memory bits                      ; 0     ;
; Total block memory bits                     ; 4096  ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Total PLLs                                  ; 1     ;
;     -- Channel PLLs                         ; 1     ;
;                                             ;       ;
; HSSI TX PCSs                                ; 1     ;
; HSSI PMA TX Serializers                     ; 1     ;
; Maximum fan-out node                        ; _~1   ;
; Maximum fan-out                             ; 446   ;
; Total fan-out                               ; 4849  ;
; Average fan-out                             ; 4.03  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                       ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                    ; Library Name ;
+------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |tb                                                                                                              ; 743 (2)           ; 416 (0)      ; 4096              ; 0          ; 1    ; 0            ; |tb                                                                                                                                                                                                                                                                                                    ; work         ;
;    |tx:tx_inst0|                                                                                                 ; 741 (0)           ; 416 (0)      ; 4096              ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0                                                                                                                                                                                                                                                                                        ; work         ;
;       |tx_native:tx_native_inst0|                                                                                ; 26 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_native:tx_native_inst0                                                                                                                                                                                                                                                              ; tx_native    ;
;          |altera_xcvr_native_av:tx_native_inst|                                                                  ; 26 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst                                                                                                                                                                                                                         ; tx_native    ;
;             |av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst| ; 13 (0)            ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst                                                                                                                      ; tx_native    ;
;                |av_pcs:inst_av_pcs|                                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs                                                                                                   ; tx_native    ;
;                   |av_pcs_ch:ch[0].inst_av_pcs_ch|                                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch                                                                    ; tx_native    ;
;                      |av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs                       ; tx_native    ;
;                      |av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface|                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface ; tx_native    ;
;                      |av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface ; tx_native    ;
;                |av_pma:inst_av_pma|                                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma                                                                                                   ; tx_native    ;
;                   |av_tx_pma:av_tx_pma|                                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma                                                                               ; tx_native    ;
;                      |av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst                                ; tx_native    ;
;                |av_xcvr_avmm:inst_av_xcvr_avmm|                                                                  ; 13 (4)            ; 8 (1)        ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm                                                                                       ; tx_native    ;
;                   |av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|                               ; 9 (9)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst                        ; tx_native    ;
;             |av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|     ; 13 (3)            ; 8 (1)        ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls                                                                                                                          ; tx_native    ;
;                |av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|                                              ; 10 (10)           ; 7 (5)        ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst                                                                       ; tx_native    ;
;                   |alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst|                                      ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst               ; tx_native    ;
;       |tx_reconfig:tx_reconfig_inst0|                                                                            ; 701 (0)           ; 384 (0)      ; 4096              ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0                                                                                                                                                                                                                                                          ; tx_reconfig  ;
;          |alt_xcvr_reconfig:tx_reconfig_inst|                                                                    ; 701 (1)           ; 384 (2)      ; 4096              ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst                                                                                                                                                                                                                       ; tx_reconfig  ;
;             |alt_xcvr_arbiter:arbiter|                                                                           ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_arbiter:arbiter                                                                                                                                                                                              ; tx_reconfig  ;
;             |alt_xcvr_reconfig_basic:basic|                                                                      ; 262 (0)           ; 132 (0)      ; 4096              ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic                                                                                                                                                                                         ; tx_reconfig  ;
;                |av_xcvr_reconfig_basic:a5|                                                                       ; 262 (21)          ; 132 (15)     ; 4096              ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5                                                                                                                                                               ; tx_reconfig  ;
;                   |alt_xcvr_arbiter:pif[0].pif_arb|                                                              ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[0].pif_arb                                                                                                                               ; tx_reconfig  ;
;                   |alt_xcvr_arbiter:pif[1].pif_arb|                                                              ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[1].pif_arb                                                                                                                               ; tx_reconfig  ;
;                   |av_xrbasic_lif:lif[0].logical_if|                                                             ; 239 (79)          ; 115 (5)      ; 4096              ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if                                                                                                                              ; tx_reconfig  ;
;                      |av_xrbasic_lif_csr:lif_csr|                                                                ; 144 (134)         ; 110 (98)     ; 4096              ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr                                                                                                   ; tx_reconfig  ;
;                         |av_xrbasic_l2p_addr:l2paddr|                                                            ; 10 (10)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_addr:l2paddr                                                                       ; tx_reconfig  ;
;                         |av_xrbasic_l2p_rom:l2pch|                                                               ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch                                                                          ; tx_reconfig  ;
;                            |altsyncram:rom_l2p_ch_rtl_0|                                                         ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0                                              ; work         ;
;                               |altsyncram_rd12:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_rd12:auto_generated               ; work         ;
;                      |csr_mux:pif_tbus_mux|                                                                      ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux                                                                                                         ; tx_reconfig  ;
;             |alt_xcvr_reconfig_cal_seq:cal_seq|                                                                  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_cal_seq:cal_seq                                                                                                                                                                                     ; tx_reconfig  ;
;             |alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|                                             ; 437 (0)           ; 246 (0)      ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset                                                                                                                                                                ; tx_reconfig  ;
;                |alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|                                 ; 437 (155)         ; 246 (96)     ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av                                                                                                ; tx_reconfig  ;
;                   |alt_arbiter_acq:mutex_inst|                                                                   ; 18 (18)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_arbiter_acq:mutex_inst                                                                     ; tx_reconfig  ;
;                   |alt_cal_av:alt_cal_inst|                                                                      ; 264 (260)         ; 150 (142)    ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst                                                                        ; work         ;
;                      |alt_cal_edge_detect:pd0_det|                                                               ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det                                            ; work         ;
;                      |alt_cal_edge_detect:pd180_det|                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd180_det                                          ; work         ;
;                      |alt_cal_edge_detect:pd270_det|                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd270_det                                          ; work         ;
;                      |alt_cal_edge_detect:pd90_det|                                                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd90_det                                           ; work         ;
;             |alt_xcvr_resync:inst_reconfig_reset_sync|                                                           ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_resync:inst_reconfig_reset_sync                                                                                                                                                                              ; tx_reconfig  ;
;       |tx_reset:tx_reset_inst0|                                                                                  ; 14 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_reset:tx_reset_inst0                                                                                                                                                                                                                                                                ; tx_reset     ;
;          |altera_xcvr_reset_control:tx_reset_inst|                                                               ; 14 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst                                                                                                                                                                                                                        ; tx_reset     ;
;             |alt_xcvr_reset_counter:g_pll.counter_pll_powerdown|                                                 ; 10 (10)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown                                                                                                                                                                     ; tx_reset     ;
;             |alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|                                   ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset                                                                                                                                                       ; tx_reset     ;
;             |alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy|                                               ; 1 (1)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |tb|tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy                                                                                                                                                                   ; tx_reset     ;
+------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+
; Name                                                                                                                                                                                                                                                                                            ; Type       ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_rd12:auto_generated|ALTSYNCRAM ; M10K block ; True Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; db/tx.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                        ;
+--------+---------------------------+---------+--------------+--------------+-----------------------------------------------+-----------------+
; Vendor ; IP Core Name              ; Version ; Release Date ; License Type ; Entity Instance                               ; IP Include File ;
+--------+---------------------------+---------+--------------+--------------+-----------------------------------------------+-----------------+
; Altera ; altera_xcvr_native_cv     ; 15.1    ; N/A          ; N/A          ; |tb|tx:tx_inst0|tx_native:tx_native_inst0     ; tx_native.vhd   ;
; Altera ; alt_xcvr_reconfig         ; 15.1    ; N/A          ; N/A          ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0 ; tx_reconfig.vhd ;
; Altera ; altera_xcvr_reset_control ; 15.1    ; N/A          ; N/A          ; |tb|tx:tx_inst0|tx_reset:tx_reset_inst0       ; tx_reset.vhd    ;
+--------+---------------------------+---------+--------------+--------------+-----------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+----------------------------------------+----------------------+----------------------+-------------------------+-----------------------------------+----------------------------------+-----------------------------------+---------------------------------------+-------------------------------------------+-----------------------------------------+----------------------------------------+------------------------------+---------------------------+-----------------------------------+--------------------+------------+
; Name                                      ; state.ST_CLR_RECONFIG_BASIC_PADDR_MODE ; state.ST_RELEASE_REQ ; state.ST_START_AGAIN ; state.ST_CHECK_CTRLLOCK ; state.ST_READ_RECONFIG_BASIC_DATA ; state.ST_SET_RECONFIG_BASIC_READ ; state.ST_SET_RECONFIG_BASIC_WRITE ; state.ST_WRITE_DATA_TO_RECONFIG_BASIC ; state.ST_ACCESS_RECONFIG_BASIC_OFFSET_REG ; state.ST_CONFIRM_RECONFIG_BASIC_CH_LOCK ; state.ST_SET_RECONFIG_BASIC_PADDR_MODE ; state.ST_CHECK_PHY_ADD_LEGAL ; state.ST_READ_PHY_ADDRESS ; state.ST_WRITE_RECONFIG_BASIC_LCH ; state.ST_REQ_MUTEX ; state.0000 ;
+-------------------------------------------+----------------------------------------+----------------------+----------------------+-------------------------+-----------------------------------+----------------------------------+-----------------------------------+---------------------------------------+-------------------------------------------+-----------------------------------------+----------------------------------------+------------------------------+---------------------------+-----------------------------------+--------------------+------------+
; state.0000                                ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 0          ;
; state.ST_REQ_MUTEX                        ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 1                  ; 1          ;
; state.ST_WRITE_RECONFIG_BASIC_LCH         ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 1                                 ; 0                  ; 1          ;
; state.ST_READ_PHY_ADDRESS                 ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 1                         ; 0                                 ; 0                  ; 1          ;
; state.ST_CHECK_PHY_ADD_LEGAL              ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 1                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_SET_RECONFIG_BASIC_PADDR_MODE    ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 1                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_CONFIRM_RECONFIG_BASIC_CH_LOCK   ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 1                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_ACCESS_RECONFIG_BASIC_OFFSET_REG ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 1                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_WRITE_DATA_TO_RECONFIG_BASIC     ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 1                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_SET_RECONFIG_BASIC_WRITE         ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 1                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_SET_RECONFIG_BASIC_READ          ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 1                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_READ_RECONFIG_BASIC_DATA         ; 0                                      ; 0                    ; 0                    ; 0                       ; 1                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_CHECK_CTRLLOCK                   ; 0                                      ; 0                    ; 0                    ; 1                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_START_AGAIN                      ; 0                                      ; 0                    ; 1                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_RELEASE_REQ                      ; 0                                      ; 1                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_CLR_RECONFIG_BASIC_PADDR_MODE    ; 1                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
+-------------------------------------------+----------------------------------------+----------------------+----------------------+-------------------------+-----------------------------------+----------------------------------+-----------------------------------+---------------------------------------+-------------------------------------------+-----------------------------------------+----------------------------------------+------------------------------+---------------------------+-----------------------------------+--------------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state ;
+------------------------+------------------------+----------------------+--------------------+---------------------+----------------------+--------------------+--------------------+------------------+----------------+-------------------------------------------------------------------------+
; Name                   ; state.STATE_GO_WRAGAIN ; state.STATE_LOCK_CHK ; state.STATE_RMW_WR ; state.STATE_RMW_GO2 ; state.STATE_RMW_WAIT ; state.STATE_RMW_RD ; state.STATE_RMW_GO ; state.STATE_READ ; state.STATE_GO ; state.STATE_IDLE                                                        ;
+------------------------+------------------------+----------------------+--------------------+---------------------+----------------------+--------------------+--------------------+------------------+----------------+-------------------------------------------------------------------------+
; state.STATE_IDLE       ; 0                      ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                ; 0              ; 0                                                                       ;
; state.STATE_GO         ; 0                      ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                ; 1              ; 1                                                                       ;
; state.STATE_READ       ; 0                      ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 1                ; 0              ; 1                                                                       ;
; state.STATE_RMW_GO     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 1                  ; 0                ; 0              ; 1                                                                       ;
; state.STATE_RMW_RD     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                    ; 1                  ; 0                  ; 0                ; 0              ; 1                                                                       ;
; state.STATE_RMW_WAIT   ; 0                      ; 0                    ; 0                  ; 0                   ; 1                    ; 0                  ; 0                  ; 0                ; 0              ; 1                                                                       ;
; state.STATE_RMW_GO2    ; 0                      ; 0                    ; 0                  ; 1                   ; 0                    ; 0                  ; 0                  ; 0                ; 0              ; 1                                                                       ;
; state.STATE_RMW_WR     ; 0                      ; 0                    ; 1                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                ; 0              ; 1                                                                       ;
; state.STATE_LOCK_CHK   ; 0                      ; 1                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                ; 0              ; 1                                                                       ;
; state.STATE_GO_WRAGAIN ; 1                      ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                ; 0              ; 1                                                                       ;
+------------------------+------------------------+----------------------+--------------------+---------------------+----------------------+--------------------+--------------------+------------------+----------------+-------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------+----------------------------------------------+---------------------------------------------+---------------------------------------------+------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+----------------------------+-------------------------------+-------------------------------+------------------------------+------------------------------+---------------------------+----------------------------+--------------------------+-------------------------+----------------------------+------------------------+-----------------------+----------------------------+----------------------------+---------------------------+-----------------------------+---------------------------------+----------------------------+---------------------------+------------------+---------------------+------------------------+-----------------------------+--------------+
; Name                                         ; state.RELEASE_PHY_RESET_OVERRIDE_START_STATE ; state.RELEASE_PHY_RESET_OVERRIDE_DATA_STATE ; state.RELEASE_PHY_RESET_OVERRIDE_ADDR_STATE ; state.SET_PHY_RESET_OVERRIDE_START_STATE ; state.SET_PHY_RESET_OVERRIDE_DATA_STATE ; state.SET_PHY_RESET_OVERRIDE_ADDR_STATE ; state.RELEASE_OC_CALEN_DONE_STATE ; state.RELEASE_OC_CALEN_START_STATE ; state.RELEASE_OC_CALEN_DATA_STATE ; state.START_OC_CALEN_STATE ; state.SET_OC_CALEN_DATA_STATE ; state.SET_OC_CALEN_ADDR_STATE ; state.GET_TESTBUS_DATA_STATE ; state.GET_TESTBUS_ADDR_STATE ; state.WAIT_FOR_NEXT_STATE ; state.RELEASE_PMUTEX_STATE ; state.CHECK_PMUTEX_STATE ; state.READ_PMUTEX_STATE ; state.ACQUIRE_PMUTEX_STATE ; state.WRITE_DONE_STATE ; state.READ_DATA_STATE ; state.ADDRESS_OFFSET_STATE ; state.CHECK_REQ_DATA_STATE ; state.READ_REQ_DATA_STATE ; state.REQUEST_CONTROL_STATE ; state.SET_ADDR_OFFSET_REQ_STATE ; state.CHECK_PHY_ADDR_STATE ; state.READ_PHY_ADDR_STATE ; state.BUSY_STATE ; state.CONTROL_STATE ; state.WRITE_DATA_STATE ; state.LOGICAL_ADDRESS_STATE ; state.000000 ;
+----------------------------------------------+----------------------------------------------+---------------------------------------------+---------------------------------------------+------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+----------------------------+-------------------------------+-------------------------------+------------------------------+------------------------------+---------------------------+----------------------------+--------------------------+-------------------------+----------------------------+------------------------+-----------------------+----------------------------+----------------------------+---------------------------+-----------------------------+---------------------------------+----------------------------+---------------------------+------------------+---------------------+------------------------+-----------------------------+--------------+
; state.000000                                 ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 0            ;
; state.LOGICAL_ADDRESS_STATE                  ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 1                           ; 1            ;
; state.WRITE_DATA_STATE                       ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 1                      ; 0                           ; 1            ;
; state.CONTROL_STATE                          ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 1                   ; 0                      ; 0                           ; 1            ;
; state.BUSY_STATE                             ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 1                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.READ_PHY_ADDR_STATE                    ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 1                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.CHECK_PHY_ADDR_STATE                   ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 1                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.SET_ADDR_OFFSET_REQ_STATE              ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 1                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.REQUEST_CONTROL_STATE                  ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 1                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.READ_REQ_DATA_STATE                    ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 1                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.CHECK_REQ_DATA_STATE                   ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 1                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.ADDRESS_OFFSET_STATE                   ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 1                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.READ_DATA_STATE                        ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 1                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.WRITE_DONE_STATE                       ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 1                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.ACQUIRE_PMUTEX_STATE                   ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 1                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.READ_PMUTEX_STATE                      ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 1                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.CHECK_PMUTEX_STATE                     ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 1                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.RELEASE_PMUTEX_STATE                   ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 1                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.WAIT_FOR_NEXT_STATE                    ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 1                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.GET_TESTBUS_ADDR_STATE                 ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 1                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.GET_TESTBUS_DATA_STATE                 ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 1                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.SET_OC_CALEN_ADDR_STATE                ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 1                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.SET_OC_CALEN_DATA_STATE                ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 1                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.START_OC_CALEN_STATE                   ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 1                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.RELEASE_OC_CALEN_DATA_STATE            ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 1                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.RELEASE_OC_CALEN_START_STATE           ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 1                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.RELEASE_OC_CALEN_DONE_STATE            ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 1                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.SET_PHY_RESET_OVERRIDE_ADDR_STATE      ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 1                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.SET_PHY_RESET_OVERRIDE_DATA_STATE      ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 1                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.SET_PHY_RESET_OVERRIDE_START_STATE     ; 0                                            ; 0                                           ; 0                                           ; 1                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.RELEASE_PHY_RESET_OVERRIDE_ADDR_STATE  ; 0                                            ; 0                                           ; 1                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.RELEASE_PHY_RESET_OVERRIDE_DATA_STATE  ; 0                                            ; 1                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.RELEASE_PHY_RESET_OVERRIDE_START_STATE ; 1                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
+----------------------------------------------+----------------------------------------------+---------------------------------------------+---------------------------------------------+------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+----------------------------+-------------------------------+-------------------------------+------------------------------+------------------------------+---------------------------+----------------------------+--------------------------+-------------------------+----------------------------+------------------------+-----------------------+----------------------------+----------------------------+---------------------------+-----------------------------+---------------------------------+----------------------------+---------------------------+------------------+---------------------+------------------------+-----------------------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|ret_state ;
+------------------------+------------------------+------------------+----------------------+---------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; Name                   ; ret_state.PDOF_TEST_RD ; ret_state.CH_ADV ; ret_state.DPRIO_WAIT ; ret_state.CAL_PD_WR ; ret_state.IDLE ; ret_state.PDOF_TEST_WR                                                                                                 ;
+------------------------+------------------------+------------------+----------------------+---------------------+----------------+------------------------------------------------------------------------------------------------------------------------+
; ret_state.IDLE         ; 0                      ; 0                ; 0                    ; 0                   ; 0              ; 0                                                                                                                      ;
; ret_state.CAL_PD_WR    ; 0                      ; 0                ; 0                    ; 1                   ; 1              ; 0                                                                                                                      ;
; ret_state.DPRIO_WAIT   ; 0                      ; 0                ; 1                    ; 0                   ; 1              ; 0                                                                                                                      ;
; ret_state.CH_ADV       ; 0                      ; 1                ; 0                    ; 0                   ; 1              ; 0                                                                                                                      ;
; ret_state.PDOF_TEST_RD ; 1                      ; 0                ; 0                    ; 0                   ; 1              ; 0                                                                                                                      ;
; ret_state.PDOF_TEST_WR ; 0                      ; 0                ; 0                    ; 0                   ; 1              ; 1                                                                                                                      ;
+------------------------+------------------------+------------------+----------------------+---------------------+----------------+------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state              ;
+--------------------+--------------------+-------------------+------------------+--------------+------------------+-----------------+------------------+-----------------+--------------------+-------------------+---------------+------------+--------------------+
; Name               ; state.PDOF_TEST_RD ; state.DPRIO_WRITE ; state.DPRIO_READ ; state.CH_ADV ; state.TEST_INPUT ; state.SAMPLE_TB ; state.DPRIO_WAIT ; state.CAL_PD_WR ; state.CHECK_PLL_RD ; state.TESTBUS_SET ; state.CH_WAIT ; state.IDLE ; state.PDOF_TEST_WR ;
+--------------------+--------------------+-------------------+------------------+--------------+------------------+-----------------+------------------+-----------------+--------------------+-------------------+---------------+------------+--------------------+
; state.IDLE         ; 0                  ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0                  ; 0                 ; 0             ; 0          ; 0                  ;
; state.CH_WAIT      ; 0                  ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0                  ; 0                 ; 1             ; 1          ; 0                  ;
; state.TESTBUS_SET  ; 0                  ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0                  ; 1                 ; 0             ; 1          ; 0                  ;
; state.CHECK_PLL_RD ; 0                  ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 1                  ; 0                 ; 0             ; 1          ; 0                  ;
; state.CAL_PD_WR    ; 0                  ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 1               ; 0                  ; 0                 ; 0             ; 1          ; 0                  ;
; state.DPRIO_WAIT   ; 0                  ; 0                 ; 0                ; 0            ; 0                ; 0               ; 1                ; 0               ; 0                  ; 0                 ; 0             ; 1          ; 0                  ;
; state.SAMPLE_TB    ; 0                  ; 0                 ; 0                ; 0            ; 0                ; 1               ; 0                ; 0               ; 0                  ; 0                 ; 0             ; 1          ; 0                  ;
; state.TEST_INPUT   ; 0                  ; 0                 ; 0                ; 0            ; 1                ; 0               ; 0                ; 0               ; 0                  ; 0                 ; 0             ; 1          ; 0                  ;
; state.CH_ADV       ; 0                  ; 0                 ; 0                ; 1            ; 0                ; 0               ; 0                ; 0               ; 0                  ; 0                 ; 0             ; 1          ; 0                  ;
; state.DPRIO_READ   ; 0                  ; 0                 ; 1                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0                  ; 0                 ; 0             ; 1          ; 0                  ;
; state.DPRIO_WRITE  ; 0                  ; 1                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0                  ; 0                 ; 0             ; 1          ; 0                  ;
; state.PDOF_TEST_RD ; 1                  ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0                  ; 0                 ; 0             ; 1          ; 0                  ;
; state.PDOF_TEST_WR ; 0                  ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0                  ; 0                 ; 0             ; 1          ; 1                  ;
+--------------------+--------------------+-------------------+------------------+--------------+------------------+-----------------+------------------+-----------------+--------------------+-------------------+---------------+------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|upper_16_sel                                                           ; yes                                                              ; yes                                        ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|done             ; yes                                                              ; yes                                        ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|p0addr           ; yes                                                              ; yes                                        ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|recal_counter[0] ; yes                                                              ; yes                                        ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|recal_counter[1] ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; _~0                                                    ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                 ; Reason for Removal                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|g_tx.g_tx[0].g_tx.pll_locked_latch                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r[0]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_direct:direct.sc_direct|reg_arb_req                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_addr_offset[0..5]                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_writedata[0..31]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_go                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|start                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|start0q                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|av_readdata[3..15]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst|resync_chains[0].sync_r[0] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|av_readdata[1,4..15]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r[1]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|lpbk_lock                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|uif_busy                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|lpbk_go                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|lpbk_done                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst|resync_chains[0].sync_r[1] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|lpbk_lock_ack                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd270_det|alt_edge_det_ff0                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd180_det|alt_edge_det_ff0                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd90_det|alt_edge_det_ff0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det|alt_edge_det_ff0                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|prev_logical_channel[10]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|ctrl_opcode[1]                                                                         ; Merged with tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|ctrl_opcode[2] ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_mode[1]                                                                                                                                            ; Merged with tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_logical_ch_addr[9]                                                         ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_logical_ch_addr[1,4..7]                                                                                                                            ; Merged with tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_logical_ch_addr[9]                                                         ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_mode[2]                                                                                                                                            ; Merged with tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_logical_ch_addr[9]                                                         ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_logical_ch_addr[0,2,3,8]                                                                                                                           ; Merged with tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_logical_ch_addr[9]                                                         ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_mode[0]                                                                                                                                            ; Merged with tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_logical_ch_addr[9]                                                         ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|lch_dly[0..8]                                                                                                     ; Merged with tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_logical_ch_addr[9]                                                         ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|address[6..11]                                                                                                                    ; Merged with tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|address[5]                                                ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_arbiter:arbiter|grant[3..9]                                                                                                                                                                                                                                             ; Merged with tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_arbiter:arbiter|grant[2]                                                                                                                                                                        ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|reg_grant_last[2..8]                                                                                                                                                                                                                                                             ; Merged with tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|reg_grant_last[9]                                                                                                                                                                                        ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_logical_ch_addr[9]                                                                                                                                 ; Merged with tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|lch_dly[9]                                ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|address[2,3]                                                                                                                      ; Merged with tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|address[1]                                                ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[17..31]                                                                                                                                 ; Merged with tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[16]                                                             ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[31]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[31]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[31]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[30]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[30]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[30]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[29]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[29]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[29]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[28]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[28]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[28]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[27]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[27]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[27]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[26]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[26]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[26]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[25]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[25]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[25]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[24]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[24]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[24]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[23]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[23]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[23]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[22]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[22]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[22]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[21]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[21]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[21]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[20]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[20]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[20]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[19]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[19]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[19]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[18]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[18]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[18]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[17]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[17]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[17]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[16]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[16]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[16]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[15]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[15]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[14]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[14]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[13]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[13]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[12]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[12]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[11]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[11]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[10]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[10]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[9]                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[9]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[8]                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[8]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[7]                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[7]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[6]                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[6]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[5]                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[5]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[4]                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[4]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[3]                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[3]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[2]                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[2]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[1]                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[1]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[10..31]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[0]                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[0]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|lch_dly[9]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|ctrl_opcode[2]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|address[5]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_arbiter:arbiter|grant[2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|reg_grant_last[9]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[3..9]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_RMW_GO                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state~4                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state~5                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state~6                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state~7                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state~4                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state~5                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state~6                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state~7                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state~4                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state~5                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state~6                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state~7                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state~8                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state~9                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|ret_state~2                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|ret_state~3                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|ret_state~4                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|ret_state~5                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state~8                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state~9                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state~10                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state~11                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_GO                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_RMW_GO2                                                                    ; Merged with tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|ctrl_go        ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_READ                                                                       ; Merged with tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|ctrl_lock      ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_RMW_RD                                                                     ; Merged with tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|ctrl_lock      ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_SET_RECONFIG_BASIC_PADDR_MODE                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|ctrl_lock                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_GO_WRAGAIN                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_RMW_WAIT                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|ctrl_go                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_REQ_MUTEX                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_START_AGAIN                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|phy_addr_is_set                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|ctrl_opcode[0]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_RMW_WR                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|waitrequest_to_ctrl                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_LOCK_CHK                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|mutex_req                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[0]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_write                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_address[0..2]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[1,2]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_read                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_WRITE_RECONFIG_BASIC_LCH                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_WRITE_DATA_TO_RECONFIG_BASIC                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CLR_RECONFIG_BASIC_PADDR_MODE                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_IDLE                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|lch_legal                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_arbiter:arbiter|grant[1]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_SET_RECONFIG_BASIC_WRITE                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_READ_PHY_ADDRESS                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|reg_grant_last[1]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CHECK_PHY_ADD_LEGAL                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CONFIRM_RECONFIG_BASIC_CH_LOCK                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|illegal_phy_ch                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_ACCESS_RECONFIG_BASIC_OFFSET_REG                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_SET_RECONFIG_BASIC_READ                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_READ_RECONFIG_BASIC_DATA                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CHECK_CTRLLOCK                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_RELEASE_REQ                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.0000                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; Total Number of Removed Registers = 323                                                                                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                 ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_direct:direct.sc_direct|reg_arb_req                                                                                                                                                                                                                            ; Stuck at GND                   ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[31],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[30],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[29],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[28],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[28],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[28],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[27],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[27],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[27],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[26],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[26],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[26],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[25],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[25],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[25],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[24],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[24],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[24],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[23],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[23],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[23],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[22],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[22],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[22],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[21],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[21],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[21],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[20],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[20],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[20],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[19],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[19],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[19],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[18],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[18],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[18],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[17],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[17],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[17],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[16],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[16],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[16],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[15],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[15],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[14],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[14],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[13],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[13],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[12],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[12],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[11],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[11],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[10],                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[10],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[9],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[9],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[8],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[8],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[7],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[7],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[6],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[6],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[5],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[5],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[4],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[4],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[3],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[3],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[2],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[2],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[1],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[1],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[31],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[30],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[29],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[28],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[27],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[26],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[25],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[24],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[23],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[22],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[21],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[20],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[19],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[18],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[17],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[16],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[15],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[14],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[13],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[12],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[11],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[10],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|outdata[0],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[0],                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[9],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[8],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[7],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[6],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[5],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[4],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[3],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_address[0],                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[2],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|lch_legal                                                                                                         ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_SET_RECONFIG_BASIC_PADDR_MODE                                                                            ; Stuck at GND                   ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|phy_addr_is_set,                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|mutex_req,                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_address[1],                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_address[2],                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[1],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_read,                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_WRITE_DATA_TO_RECONFIG_BASIC,                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CLR_RECONFIG_BASIC_PADDR_MODE,                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CHECK_PHY_ADD_LEGAL,                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CONFIRM_RECONFIG_BASIC_CH_LOCK,                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_ACCESS_RECONFIG_BASIC_OFFSET_REG,                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_SET_RECONFIG_BASIC_READ,                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_READ_RECONFIG_BASIC_DATA,                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CHECK_CTRLLOCK,                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.0000                                                                                                        ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_addr_offset[5]                                                                                                                                     ; Stuck at GND                   ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|lpbk_lock,                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|lpbk_go,                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|lpbk_lock_ack,                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[31],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[31],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|ctrl_lock,                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_START_AGAIN,                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_RELEASE_REQ                                                                                              ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_writedata[31]                                                                                                                                      ; Stuck at GND                   ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[30],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[30],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|readdata_for_user[29],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[29]                                                                                                                                  ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_RMW_WAIT                                                                   ; Stuck at GND                   ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|ctrl_go,                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_REQ_MUTEX,                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_RMW_WR,                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_LOCK_CHK                                                                   ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|uif_go                                                                                                                                                 ; Stuck at GND                   ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|ctrl_opcode[2],                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|ctrl_opcode[0],                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                               ;                                ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|waitrequest_to_ctrl                                                                                               ;
; tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r[0]                                                                                                                                                                                                   ; Stuck at GND                   ; tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r[1]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                               ;
; tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst|resync_chains[0].sync_r[0] ; Stuck at GND                   ; tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst|resync_chains[0].sync_r[1] ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                               ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|uif_busy                                                                               ; Lost Fanouts                   ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|illegal_phy_ch                                                                                                    ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_arbiter:arbiter|grant[2]                                                                                                                                                                                                                                                ; Stuck at GND                   ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|reg_grant_last[9]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                               ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_GO_WRAGAIN                                                                 ; Stuck at GND                   ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_IDLE                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                               ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_arbiter:arbiter|grant[1]                                                                                                                                                                                                                                                ; Stuck at GND                   ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|reg_grant_last[1]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 416   ;
; Number of registers using Synchronous Clear  ; 115   ;
; Number of registers using Synchronous Load   ; 48    ;
; Number of registers using Asynchronous Clear ; 215   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 210   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                          ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|pif_ser_shift_load                                                                                                                    ; 1       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|pif_interface_sel                                                                                                                     ; 1       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_resync:inst_reconfig_reset_sync|resync_chains[0].sync_r[1]                                                                                                                           ; 113     ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|ifsel_notdone_resync                                                                                                                                                                          ; 224     ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_resync:inst_reconfig_reset_sync|resync_chains[0].sync_r[0]                                                                                                                           ; 1       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_cal_seq:cal_seq|tx_cal_busy                                                                                                                                                 ; 1       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det|alt_edge_det_ff1   ; 1       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd90_det|alt_edge_det_ff1  ; 1       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd180_det|alt_edge_det_ff1 ; 1       ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd270_det|alt_edge_det_ff1 ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                    ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                                                                                                                     ; Megafunction                                                                                                                                                                                                                               ; Type ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|l2p_rom_rddata_a[0..3]  ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|rom_l2p_ch_rtl_0 ; RAM  ;
; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|l2p_rom_rddata_b[0..31] ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|rom_l2p_ch_rtl_0 ; RAM  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|reg_init[6]                                                                                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[7]                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|recal_counter[1]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_read_length_cntr[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tb|tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[1]                                                                                                 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[13]                          ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[5]                           ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[0]                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[20]                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[4]                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[10]                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|pd_1[3]                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr_load_cntr[0]                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|dataout[1]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|dataout[4]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|dataout[9]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|dataout[14]               ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_remap_addr[10]                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0_l[2]              ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90_l[2]             ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180_l[0]            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270_l[2]            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|counter[0]                ;
; 11:1               ; 3 bits    ; 21 LEs        ; 6 LEs                ; 15 LEs                 ; Yes        ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[14]                             ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[13]                             ;
; 14:1               ; 5 bits    ; 45 LEs        ; 20 LEs               ; 25 LEs                 ; Yes        ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[5]                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state                     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0                   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180                 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270                 ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|Selector5 ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |tb|tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|Selector8 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[1]                                                                                                                                                                                                                                                 ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[0]                                                                                                                                                                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                                                                                       ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[1]                                                                                                                                                                                                                                                                                               ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[0]                                                                                                                                                                                                                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_resync:inst_reconfig_reset_sync ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[0]                                                                                  ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[1]                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[0]                                                                                                                                                                                                                       ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[1]                                                                                                                                                                                                                       ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; done                                                                                                                                                                                                            ;
; POWER_UP_LEVEL    ; LOW   ; -    ; done                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; recal_counter[0]                                                                                                                                                                                                ;
; POWER_UP_LEVEL    ; LOW   ; -    ; recal_counter[0]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; recal_counter[1]                                                                                                                                                                                                ;
; POWER_UP_LEVEL    ; LOW   ; -    ; recal_counter[1]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; p0addr                                                                                                                                                                                                          ;
; POWER_UP_LEVEL    ; LOW   ; -    ; p0addr                                                                                                                                                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[0]                                                                                                                                                                                                                          ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[1]                                                                                                                                                                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pif_ser_shift_load                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; pif_interface_sel                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[0]                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[1]                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[2]                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[3]                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[4]                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[5]                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[6]                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[7]                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[8]                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[9]                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[10]                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[11]                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; init_done                                                                                                                   ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; upper_16_sel                                                                                                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr ;
+------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                         ; Value ; From ; To                                                                                                                                                                  ;
+------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION ; ON    ; -    ; -                                                                                                                                                                   ;
; AUTO_ROM_RECOGNITION               ; ON    ; -    ; -                                                                                                                                                                   ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION ; ON    ; -    ; -                                                                                                                                                                   ;
; AUTO_RAM_RECOGNITION               ; ON    ; -    ; -                                                                                                                                                                   ;
; POWER_UP_LEVEL                     ; LOW   ; -    ; reg_lch[4]                                                                                                                                                          ;
; POWER_UP_LEVEL                     ; LOW   ; -    ; reg_lch[3]                                                                                                                                                          ;
; POWER_UP_LEVEL                     ; LOW   ; -    ; reg_lch[2]                                                                                                                                                          ;
; POWER_UP_LEVEL                     ; LOW   ; -    ; reg_lch[1]                                                                                                                                                          ;
; POWER_UP_LEVEL                     ; LOW   ; -    ; reg_lch[0]                                                                                                                                                          ;
; POWER_UP_LEVEL                     ; LOW   ; -    ; reg_plock                                                                                                                                                           ;
; POWER_UP_LEVEL                     ; LOW   ; -    ; reg_write_incr                                                                                                                                                      ;
; POWER_UP_LEVEL                     ; LOW   ; -    ; reg_is_phys_addr                                                                                                                                                    ;
+------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch ;
+------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                         ; Value ; From ; To                                                                                                                                                                                           ;
+------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION ; ON    ; -    ; -                                                                                                                                                                                            ;
; AUTO_ROM_RECOGNITION               ; ON    ; -    ; -                                                                                                                                                                                            ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION ; ON    ; -    ; -                                                                                                                                                                                            ;
; AUTO_RAM_RECOGNITION               ; ON    ; -    ; -                                                                                                                                                                                            ;
+------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst                           ;
+--------------------------------------------------+-------+------+------------------------------------------------------------+
; Assignment                                       ; Value ; From ; To                                                         ;
+--------------------------------------------------+-------+------+------------------------------------------------------------+
; MERGE_TX_PLL_DRIVEN_BY_REGISTERS_WITH_SAME_CLEAR ; ON    ; -    ; alt_xcvr_reset_counter:g_pll.counter_pll_powerdown|r_reset ;
+--------------------------------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                               ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; r_reset                                                                                                          ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[1]                                                                                             ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[0]                                                                                             ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[1].sync_r[1]                                                                                             ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[1].sync_r[0]                                                                                             ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[2].sync_r[1]                                                                                             ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[2].sync_r[0]                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                             ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; r_reset                                                                                                                        ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready ;
+---------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                      ;
+---------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; r_reset                                                                                                                 ;
+---------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_rd12:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst ;
+---------------------------------+-------------+-------------------------------------------------------------------------+
; Parameter Name                  ; Value       ; Type                                                                    ;
+---------------------------------+-------------+-------------------------------------------------------------------------+
; data_path_select                ; standard    ; String                                                                  ;
; std_protocol_hint               ; basic       ; String                                                                  ;
; rx_enable                       ; 0           ; Signed Integer                                                          ;
; tx_enable                       ; 1           ; Signed Integer                                                          ;
; channels                        ; 1           ; Signed Integer                                                          ;
; pma_width                       ; 20          ; Signed Integer                                                          ;
; data_rate                       ; 1250 Mbps   ; String                                                                  ;
; pll_data_rate                   ; 1250 Mbps   ; String                                                                  ;
; tx_pma_clk_div                  ; 1           ; Signed Integer                                                          ;
; pll_external_enable             ; 0           ; Signed Integer                                                          ;
; pll_type                        ; CMU         ; String                                                                  ;
; plls                            ; 1           ; Signed Integer                                                          ;
; pll_select                      ; 0           ; Signed Integer                                                          ;
; pll_refclk_freq                 ; 125.0 MHz   ; String                                                                  ;
; pll_refclk_cnt                  ; 1           ; Signed Integer                                                          ;
; pll_refclk_select               ; 0           ; String                                                                  ;
; pll_reconfig_enable             ; 0           ; Signed Integer                                                          ;
; pll_feedback_path               ; internal    ; String                                                                  ;
; bonded_mode                     ; non_bonded  ; String                                                                  ;
; pma_bonding_mode                ; x1          ; String                                                                  ;
; cdr_reconfig_enable             ; 0           ; Signed Integer                                                          ;
; cdr_refclk_cnt                  ; 1           ; Signed Integer                                                          ;
; cdr_refclk_select               ; 0           ; Signed Integer                                                          ;
; cdr_refclk_freq                 ; 125.0 MHz   ; String                                                                  ;
; rx_clkslip_enable               ; 0           ; Signed Integer                                                          ;
; rx_signaldetect_threshold       ; 16          ; Signed Integer                                                          ;
; rx_ppm_detect_threshold         ; 1000        ; String                                                                  ;
; ppm_lock_detector               ; none        ; String                                                                  ;
; enable_std                      ; 1           ; Signed Integer                                                          ;
; std_pcs_pma_width               ; 20          ; Signed Integer                                                          ;
; std_tx_8b10b_enable             ; 0           ; Signed Integer                                                          ;
; std_rx_8b10b_enable             ; 0           ; Signed Integer                                                          ;
; std_tx_8b10b_disp_ctrl_enable   ; 0           ; Signed Integer                                                          ;
; std_rx_word_aligner_mode        ; bit_slip    ; String                                                                  ;
; std_rx_word_aligner_pattern_len ; 7           ; Signed Integer                                                          ;
; std_rx_word_aligner_pattern     ; 0000000000  ; String                                                                  ;
; std_rx_word_aligner_rknumber    ; 3           ; Signed Integer                                                          ;
; std_rx_word_aligner_renumber    ; 3           ; Signed Integer                                                          ;
; std_rx_word_aligner_rgnumber    ; 3           ; Signed Integer                                                          ;
; std_tx_bitslip_enable           ; 0           ; Signed Integer                                                          ;
; std_rx_run_length_val           ; 31          ; Signed Integer                                                          ;
; std_low_latency_bypass_enable   ; 0           ; Signed Integer                                                          ;
; std_rx_rmfifo_enable            ; 0           ; Signed Integer                                                          ;
; std_rx_rmfifo_pattern_p         ; 00000       ; String                                                                  ;
; std_rx_rmfifo_pattern_n         ; 00000       ; String                                                                  ;
; std_tx_pcfifo_mode              ; low_latency ; String                                                                  ;
; std_rx_pcfifo_mode              ; low_latency ; String                                                                  ;
; std_rx_byte_order_enable        ; 0           ; Signed Integer                                                          ;
; std_rx_byte_order_mode          ; manual      ; String                                                                  ;
; std_rx_byte_order_width         ; 10          ; Signed Integer                                                          ;
; std_rx_byte_order_symbol_count  ; 1           ; Signed Integer                                                          ;
; std_rx_byte_order_pattern       ; 0           ; String                                                                  ;
; std_rx_byte_order_pad           ; 0           ; String                                                                  ;
; std_tx_byte_ser_enable          ; 0           ; Signed Integer                                                          ;
; std_rx_byte_deser_enable        ; 0           ; Signed Integer                                                          ;
; std_tx_bitrev_enable            ; 0           ; Signed Integer                                                          ;
; std_rx_bitrev_enable            ; 0           ; Signed Integer                                                          ;
; std_tx_byterev_enable           ; 0           ; Signed Integer                                                          ;
; std_rx_byterev_enable           ; 0           ; Signed Integer                                                          ;
; std_tx_polinv_enable            ; 0           ; Signed Integer                                                          ;
; std_rx_polinv_enable            ; 0           ; Signed Integer                                                          ;
+---------------------------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls ;
+--------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value     ; Type                                                                                                                                                                ;
+--------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; plls                                 ; 1         ; Signed Integer                                                                                                                                                      ;
; pll_type                             ; CMU       ; String                                                                                                                                                              ;
; pll_reconfig                         ; 0         ; Signed Integer                                                                                                                                                      ;
; pll_sel                              ; 0         ; Signed Integer                                                                                                                                                      ;
; refclks                              ; 1         ; Signed Integer                                                                                                                                                      ;
; reference_clock_frequency            ; 125.0 MHz ; String                                                                                                                                                              ;
; reference_clock_select               ; 0         ; String                                                                                                                                                              ;
; output_clock_datarate                ; 1250 Mbps ; String                                                                                                                                                              ;
; output_clock_frequency               ; 0 ps      ; String                                                                                                                                                              ;
; feedback_clk                         ; internal  ; String                                                                                                                                                              ;
; tx_clk_div                           ; 1         ; Signed Integer                                                                                                                                                      ;
; data_rate                            ; 1250 Mbps ; String                                                                                                                                                              ;
; mode                                 ; 20        ; Signed Integer                                                                                                                                                      ;
; sim_additional_refclk_cycles_to_lock ; 0         ; Signed Integer                                                                                                                                                      ;
; duty_cycle                           ; 50        ; Signed Integer                                                                                                                                                      ;
; phase_shift                          ; 0 ps      ; String                                                                                                                                                              ;
; enable_hclk                          ; 0         ; Signed Integer                                                                                                                                                      ;
; enable_avmm                          ; 1         ; Signed Integer                                                                                                                                                      ;
; use_generic_pll                      ; 0         ; Signed Integer                                                                                                                                                      ;
; enable_mux                           ; 1         ; Signed Integer                                                                                                                                                      ;
; pll_external_enable                  ; 0         ; Signed Integer                                                                                                                                                      ;
; enable_master_cgb                    ; 0         ; Signed Integer                                                                                                                                                      ;
+--------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; native_ifs     ; 1     ; Signed Integer                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pll_type       ; 01    ; Unsigned Binary                                                                                                                                                                                                                                  ;
; rx_enable      ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; tx_enable      ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; request_dcd    ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; request_vrc    ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; request_offset ; 1     ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_CHAIN_LENGTH ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; WIDTH             ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; SLOW_CLOCK        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; INIT_VALUE        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst ;
+---------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                              ; Value                                                            ; Type                                                                                                      ;
+---------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; device_family                               ; Arria V                                                          ; String                                                                                                    ;
; rx_enable                                   ; 0                                                                ; Signed Integer                                                                                            ;
; tx_enable                                   ; 1                                                                ; Signed Integer                                                                                            ;
; bonding_master_ch                           ; 0                                                                ; Signed Integer                                                                                            ;
; pma_bonding_master                          ; 0                                                                ; String                                                                                                    ;
; bonding_master_only                         ; -1                                                               ; String                                                                                                    ;
; channel_number                              ; 0                                                                ; Signed Integer                                                                                            ;
; plls                                        ; 1                                                                ; Signed Integer                                                                                            ;
; pll_sel                                     ; 0                                                                ; Signed Integer                                                                                            ;
; pma_prot_mode                               ; basic                                                            ; String                                                                                                    ;
; pma_mode                                    ; 20                                                               ; Signed Integer                                                                                            ;
; base_data_rate                              ; 1250 Mbps                                                        ; String                                                                                                    ;
; pma_data_rate                               ; 1250 Mbps                                                        ; String                                                                                                    ;
; cdr_reconfig                                ; 0                                                                ; Signed Integer                                                                                            ;
; cdr_reference_clock_frequency               ; 125.0 MHz                                                        ; String                                                                                                    ;
; cdr_refclk_cnt                              ; 1                                                                ; Signed Integer                                                                                            ;
; cdr_refclk_sel                              ; 0                                                                ; Signed Integer                                                                                            ;
; deser_enable_bit_slip                       ; false                                                            ; String                                                                                                    ;
; auto_negotiation                            ; false                                                            ; String                                                                                                    ;
; tx_clk_div                                  ; 1                                                                ; Signed Integer                                                                                            ;
; pcie_rst                                    ; normal_reset                                                     ; String                                                                                                    ;
; fref_vco_bypass                             ; NORMAL_OPERATION                                                 ; String                                                                                                    ;
; sd_on                                       ; 16                                                               ; Signed Integer                                                                                            ;
; pdb_sd                                      ; true                                                             ; String                                                                                                    ;
; pma_bonding_mode                            ; x1                                                               ; String                                                                                                    ;
; external_master_cgb                         ; 0                                                                ; Signed Integer                                                                                            ;
; enable_8g_rx                                ; false                                                            ; String                                                                                                    ;
; enable_8g_tx                                ; true                                                             ; String                                                                                                    ;
; enable_dyn_reconfig                         ; false                                                            ; String                                                                                                    ;
; enable_gen12_pipe                           ; false                                                            ; String                                                                                                    ;
; enable_pma_direct_rx                        ; false                                                            ; String                                                                                                    ;
; enable_pma_direct_tx                        ; false                                                            ; String                                                                                                    ;
; pcs8g_rx_agg_block_sel                      ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_auto_error_replacement             ; <auto_any>                                                       ; String                                                                                                    ;
; pcs8g_rx_auto_speed_nego                    ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_bist_ver                           ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_bist_ver_clr_flag                  ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_bit_reversal                       ; dis_bit_reversal                                                 ; String                                                                                                    ;
; pcs8g_rx_bo_pad                             ; 0000000000                                                       ; Unsigned Binary                                                                                           ;
; pcs8g_rx_bo_pattern                         ; 00000000000000000000                                             ; Unsigned Binary                                                                                           ;
; pcs8g_rx_bypass_pipeline_reg                ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_byte_deserializer                  ; dis_bds                                                          ; String                                                                                                    ;
; pcs8g_rx_byte_order                         ; dis_bo                                                           ; String                                                                                                    ;
; pcs8g_rx_cdr_ctrl                           ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_cdr_ctrl_rxvalid_mask              ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_cid_pattern                        ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_cid_pattern_len                    ; 00000000                                                         ; Unsigned Binary                                                                                           ;
; pcs8g_rx_clkcmp_pattern_n                   ; 00000000000000000000                                             ; Unsigned Binary                                                                                           ;
; pcs8g_rx_clkcmp_pattern_p                   ; 00000000000000000000                                             ; Unsigned Binary                                                                                           ;
; pcs8g_rx_clock_gate_bds_dec_asn             ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_clock_gate_bist                    ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_clock_gate_byteorder               ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_clock_gate_cdr_eidle               ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_clock_gate_dskw_rd                 ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_clock_gate_dw_dskw_wr              ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_clock_gate_dw_pc_wrclk             ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_clock_gate_dw_rm_rd                ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_clock_gate_dw_rm_wr                ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_clock_gate_dw_wa                   ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_clock_gate_pc_rdclk                ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_clock_gate_prbs                    ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_clock_gate_sw_dskw_wr              ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_clock_gate_sw_pc_wrclk             ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_clock_gate_sw_rm_rd                ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_clock_gate_sw_rm_wr                ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_clock_gate_sw_wa                   ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_comp_fifo_rst_pld_ctrl             ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_deskew                             ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_deskew_pattern                     ; 1101101000                                                       ; Unsigned Binary                                                                                           ;
; pcs8g_rx_deskew_prog_pattern_only           ; dis_deskew_prog_pat_only                                         ; String                                                                                                    ;
; pcs8g_rx_dw_one_or_two_symbol_bo            ; donot_care_one_two_bo                                            ; String                                                                                                    ;
; pcs8g_rx_eidle_entry_eios                   ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_eidle_entry_iei                    ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_eidle_entry_sd                     ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_eightb_tenb_decoder                ; dis_8b10b                                                        ; String                                                                                                    ;
; pcs8g_rx_eightbtenb_decoder_output_sel      ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_err_flags_sel                      ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_fixed_pat_det                      ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_fixed_pat_num                      ; 1111                                                             ; Unsigned Binary                                                                                           ;
; pcs8g_rx_force_signal_detect                ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_hip_mode                           ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_ibm_invalid_code                   ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_invalid_code_flag_only             ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_mask_cnt                           ; 1100100000                                                       ; Unsigned Binary                                                                                           ;
; pcs8g_rx_pad_or_edb_error_replace           ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_pc_fifo_rst_pld_ctrl               ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_pcs_bypass                         ; dis_pcs_bypass                                                   ; String                                                                                                    ;
; pcs8g_rx_phase_compensation_fifo            ; low_latency                                                      ; String                                                                                                    ;
; pcs8g_rx_pipe_if_enable                     ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_pma_done_count                     ; 000000000000000000                                               ; Unsigned Binary                                                                                           ;
; pcs8g_rx_pma_dw                             ; twenty_bit                                                       ; String                                                                                                    ;
; pcs8g_rx_polarity_inversion                 ; dis_pol_inv                                                      ; String                                                                                                    ;
; pcs8g_rx_polinv_8b10b_dec                   ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_prbs_ver                           ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_prbs_ver_clr_flag                  ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_prot_mode                          ; basic                                                            ; String                                                                                                    ;
; pcs8g_rx_rate_match                         ; dis_rm                                                           ; String                                                                                                    ;
; pcs8g_rx_re_bo_on_wa                        ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_runlength_check                    ; en_runlength_dw                                                  ; String                                                                                                    ;
; pcs8g_rx_runlength_val                      ; 011111                                                           ; Unsigned Binary                                                                                           ;
; pcs8g_rx_rx_clk1                            ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_rx_clk2                            ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_rx_clk_free_running                ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_rx_pcs_urst                        ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_rx_rcvd_clk                        ; rcvd_clk_rcvd_clk                                                ; String                                                                                                    ;
; pcs8g_rx_rx_rd_clk                          ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_rx_refclk                          ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_rx_wr_clk                          ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_sup_mode                           ; user_mode                                                        ; String                                                                                                    ;
; pcs8g_rx_symbol_swap                        ; dis_symbol_swap                                                  ; String                                                                                                    ;
; pcs8g_rx_test_bus_sel                       ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_test_mode                          ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_tx_rx_parallel_loopback            ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_use_default_base_address           ; true                                                             ; String                                                                                                    ;
; pcs8g_rx_user_base_address                  ; 0                                                                ; Signed Integer                                                                                            ;
; pcs8g_rx_wa_boundary_lock_ctrl              ; bit_slip                                                         ; String                                                                                                    ;
; pcs8g_rx_wa_clk_slip_spacing                ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_wa_clk_slip_spacing_data           ; 0000010000                                                       ; Unsigned Binary                                                                                           ;
; pcs8g_rx_wa_det_latency_sync_status_beh     ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_wa_disp_err_flag                   ; dis_disp_err_flag                                                ; String                                                                                                    ;
; pcs8g_rx_wa_kchar                           ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_wa_pd                              ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_wa_pd_data                         ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                           ;
; pcs8g_rx_wa_pd_polarity                     ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_wa_pld_controlled                  ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_wa_renumber_data                   ; 0000011                                                          ; Unsigned Binary                                                                                           ;
; pcs8g_rx_wa_rgnumber_data                   ; 00000011                                                         ; Unsigned Binary                                                                                           ;
; pcs8g_rx_wa_rknumber_data                   ; 00000011                                                         ; Unsigned Binary                                                                                           ;
; pcs8g_rx_wa_rosnumber_data                  ; 00                                                               ; Unsigned Binary                                                                                           ;
; pcs8g_rx_wa_rvnumber_data                   ; 0000000000000                                                    ; Unsigned Binary                                                                                           ;
; pcs8g_rx_wa_sync_sm_ctrl                    ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_rx_wait_cnt                           ; 00000000                                                         ; Unsigned Binary                                                                                           ;
; pcs8g_tx_agg_block_sel                      ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_tx_auto_speed_nego_gen2               ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_tx_bist_gen                           ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_tx_bit_reversal                       ; dis_bit_reversal                                                 ; String                                                                                                    ;
; pcs8g_tx_bypass_pipeline_reg                ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_tx_byte_serializer                    ; dis_bs                                                           ; String                                                                                                    ;
; pcs8g_tx_cid_pattern                        ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_tx_cid_pattern_len                    ; 00000000                                                         ; Unsigned Binary                                                                                           ;
; pcs8g_tx_clock_gate_bist                    ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_tx_clock_gate_bs_enc                  ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_tx_clock_gate_dw_fifowr               ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_tx_clock_gate_fiford                  ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_tx_clock_gate_prbs                    ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_tx_clock_gate_sw_fifowr               ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_tx_data_selection_8b10b_encoder_input ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_tx_dynamic_clk_switch                 ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_tx_eightb_tenb_disp_ctrl              ; dis_disp_ctrl                                                    ; String                                                                                                    ;
; pcs8g_tx_eightb_tenb_encoder                ; dis_8b10b                                                        ; String                                                                                                    ;
; pcs8g_tx_force_echar                        ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_tx_force_kchar                        ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_tx_hip_mode                           ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_tx_pcfifo_urst                        ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_tx_pcs_bypass                         ; dis_pcs_bypass                                                   ; String                                                                                                    ;
; pcs8g_tx_phase_compensation_fifo            ; low_latency                                                      ; String                                                                                                    ;
; pcs8g_tx_phfifo_write_clk_sel               ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_tx_pma_dw                             ; twenty_bit                                                       ; String                                                                                                    ;
; pcs8g_tx_polarity_inversion                 ; dis_polinv                                                       ; String                                                                                                    ;
; pcs8g_tx_prbs_gen                           ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_tx_prot_mode                          ; basic                                                            ; String                                                                                                    ;
; pcs8g_tx_refclk_b_clk_sel                   ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_tx_revloop_back_rm                    ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_tx_sup_mode                           ; user_mode                                                        ; String                                                                                                    ;
; pcs8g_tx_symbol_swap                        ; dis_symbol_swap                                                  ; String                                                                                                    ;
; pcs8g_tx_test_mode                          ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_tx_tx_bitslip                         ; dis_tx_bitslip                                                   ; String                                                                                                    ;
; pcs8g_tx_tx_compliance_controlled_disparity ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_tx_txclk_freerun                      ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_tx_txpcs_urst                         ; <auto_single>                                                    ; String                                                                                                    ;
; pcs8g_tx_use_default_base_address           ; true                                                             ; String                                                                                                    ;
; pcs8g_tx_user_base_address                  ; 0                                                                ; Signed Integer                                                                                            ;
; com_pcs_pma_if_auto_speed_ena               ; dis_auto_speed_ena                                               ; String                                                                                                    ;
; com_pcs_pma_if_force_freqdet                ; force_freqdet_dis                                                ; String                                                                                                    ;
; com_pcs_pma_if_func_mode                    ; eightg_only_pld                                                  ; String                                                                                                    ;
; com_pcs_pma_if_pipe_if_g3pcs                ; <auto_single>                                                    ; String                                                                                                    ;
; com_pcs_pma_if_pma_if_dft_en                ; dft_dis                                                          ; String                                                                                                    ;
; com_pcs_pma_if_pma_if_dft_val               ; dft_0                                                            ; String                                                                                                    ;
; com_pcs_pma_if_ppm_cnt_rst                  ; <auto_single>                                                    ; String                                                                                                    ;
; com_pcs_pma_if_ppm_deassert_early           ; <auto_single>                                                    ; String                                                                                                    ;
; com_pcs_pma_if_ppm_gen1_2_cnt               ; <auto_single>                                                    ; String                                                                                                    ;
; com_pcs_pma_if_ppm_post_eidle_delay         ; <auto_single>                                                    ; String                                                                                                    ;
; com_pcs_pma_if_ppmsel                       ; ppmsel_1000                                                      ; String                                                                                                    ;
; com_pcs_pma_if_prot_mode                    ; other_protocols                                                  ; String                                                                                                    ;
; com_pcs_pma_if_selectpcs                    ; eight_g_pcs                                                      ; String                                                                                                    ;
; com_pcs_pma_if_sup_mode                     ; user_mode                                                        ; String                                                                                                    ;
; com_pcs_pma_if_use_default_base_address     ; true                                                             ; String                                                                                                    ;
; com_pcs_pma_if_user_base_address            ; 0                                                                ; Signed Integer                                                                                            ;
; com_pld_pcs_if_hip_enable                   ; hip_disable                                                      ; String                                                                                                    ;
; com_pld_pcs_if_hrdrstctrl_en_cfg            ; hrst_dis_cfg                                                     ; String                                                                                                    ;
; com_pld_pcs_if_hrdrstctrl_en_cfgusr         ; hrst_dis_cfgusr                                                  ; String                                                                                                    ;
; com_pld_pcs_if_pld_side_data_source         ; pld                                                              ; String                                                                                                    ;
; com_pld_pcs_if_pld_side_reserved_source0    ; pld_res0                                                         ; String                                                                                                    ;
; com_pld_pcs_if_pld_side_reserved_source1    ; pld_res1                                                         ; String                                                                                                    ;
; com_pld_pcs_if_pld_side_reserved_source10   ; pld_res10                                                        ; String                                                                                                    ;
; com_pld_pcs_if_pld_side_reserved_source11   ; pld_res11                                                        ; String                                                                                                    ;
; com_pld_pcs_if_pld_side_reserved_source2    ; pld_res2                                                         ; String                                                                                                    ;
; com_pld_pcs_if_pld_side_reserved_source3    ; pld_res3                                                         ; String                                                                                                    ;
; com_pld_pcs_if_pld_side_reserved_source4    ; pld_res4                                                         ; String                                                                                                    ;
; com_pld_pcs_if_pld_side_reserved_source5    ; pld_res5                                                         ; String                                                                                                    ;
; com_pld_pcs_if_pld_side_reserved_source6    ; pld_res6                                                         ; String                                                                                                    ;
; com_pld_pcs_if_pld_side_reserved_source7    ; pld_res7                                                         ; String                                                                                                    ;
; com_pld_pcs_if_pld_side_reserved_source8    ; pld_res8                                                         ; String                                                                                                    ;
; com_pld_pcs_if_pld_side_reserved_source9    ; pld_res9                                                         ; String                                                                                                    ;
; com_pld_pcs_if_testbus_sel                  ; eight_g_pcs                                                      ; String                                                                                                    ;
; com_pld_pcs_if_use_default_base_address     ; true                                                             ; String                                                                                                    ;
; com_pld_pcs_if_user_base_address            ; 0                                                                ; Signed Integer                                                                                            ;
; com_pld_pcs_if_usrmode_sel4rst              ; usermode                                                         ; String                                                                                                    ;
; pipe12_elec_idle_delay_val                  ; 000                                                              ; Unsigned Binary                                                                                           ;
; pipe12_elecidle_delay                       ; elec_idle_delay                                                  ; String                                                                                                    ;
; pipe12_error_replace_pad                    ; <auto_single>                                                    ; String                                                                                                    ;
; pipe12_hip_mode                             ; <auto_single>                                                    ; String                                                                                                    ;
; pipe12_ind_error_reporting                  ; <auto_single>                                                    ; String                                                                                                    ;
; pipe12_phy_status_delay                     ; phystatus_delay                                                  ; String                                                                                                    ;
; pipe12_phystatus_delay_val                  ; 000                                                              ; Unsigned Binary                                                                                           ;
; pipe12_phystatus_rst_toggle                 ; <auto_single>                                                    ; String                                                                                                    ;
; pipe12_pipe_byte_de_serializer_en           ; <auto_single>                                                    ; String                                                                                                    ;
; pipe12_prot_mode                            ; <auto_single>                                                    ; String                                                                                                    ;
; pipe12_rpre_emph_a_val                      ; 000000                                                           ; Unsigned Binary                                                                                           ;
; pipe12_rpre_emph_b_val                      ; 000000                                                           ; Unsigned Binary                                                                                           ;
; pipe12_rpre_emph_c_val                      ; 000000                                                           ; Unsigned Binary                                                                                           ;
; pipe12_rpre_emph_d_val                      ; 000000                                                           ; Unsigned Binary                                                                                           ;
; pipe12_rpre_emph_e_val                      ; 000000                                                           ; Unsigned Binary                                                                                           ;
; pipe12_rpre_emph_settings                   ; 000000                                                           ; Unsigned Binary                                                                                           ;
; pipe12_rvod_sel_a_val                       ; 000000                                                           ; Unsigned Binary                                                                                           ;
; pipe12_rvod_sel_b_val                       ; 000000                                                           ; Unsigned Binary                                                                                           ;
; pipe12_rvod_sel_c_val                       ; 000000                                                           ; Unsigned Binary                                                                                           ;
; pipe12_rvod_sel_d_val                       ; 000000                                                           ; Unsigned Binary                                                                                           ;
; pipe12_rvod_sel_e_val                       ; 000000                                                           ; Unsigned Binary                                                                                           ;
; pipe12_rvod_sel_settings                    ; 000000                                                           ; Unsigned Binary                                                                                           ;
; pipe12_rx_pipe_enable                       ; <auto_single>                                                    ; String                                                                                                    ;
; pipe12_rxdetect_bypass                      ; <auto_single>                                                    ; String                                                                                                    ;
; pipe12_sup_mode                             ; user_mode                                                        ; String                                                                                                    ;
; pipe12_tx_pipe_enable                       ; <auto_single>                                                    ; String                                                                                                    ;
; pipe12_txswing                              ; <auto_single>                                                    ; String                                                                                                    ;
; pipe12_use_default_base_address             ; true                                                             ; String                                                                                                    ;
; pipe12_user_base_address                    ; 0                                                                ; Signed Integer                                                                                            ;
; rx_pcs_pma_if_clkslip_sel                   ; pld                                                              ; String                                                                                                    ;
; rx_pcs_pma_if_prot_mode                     ; other_protocols                                                  ; String                                                                                                    ;
; rx_pcs_pma_if_selectpcs                     ; eight_g_pcs                                                      ; String                                                                                                    ;
; rx_pcs_pma_if_use_default_base_address      ; true                                                             ; String                                                                                                    ;
; rx_pcs_pma_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                            ;
; rx_pld_pcs_if_is_8g_0ppm                    ; false                                                            ; String                                                                                                    ;
; rx_pld_pcs_if_pcs_side_block_sel            ; eight_g_pcs                                                      ; String                                                                                                    ;
; rx_pld_pcs_if_pld_side_data_source          ; pld                                                              ; String                                                                                                    ;
; rx_pld_pcs_if_use_default_base_address      ; true                                                             ; String                                                                                                    ;
; rx_pld_pcs_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                            ;
; tx_pcs_pma_if_selectpcs                     ; eight_g_pcs                                                      ; String                                                                                                    ;
; tx_pcs_pma_if_use_default_base_address      ; true                                                             ; String                                                                                                    ;
; tx_pcs_pma_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                            ;
; tx_pld_pcs_if_is_8g_0ppm                    ; false                                                            ; String                                                                                                    ;
; tx_pld_pcs_if_pld_side_data_source          ; pld                                                              ; String                                                                                                    ;
; tx_pld_pcs_if_use_default_base_address      ; true                                                             ; String                                                                                                    ;
; tx_pld_pcs_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                            ;
; bonded_lanes                                ; 1                                                                ; Signed Integer                                                                                            ;
; pma_reserved_ch                             ; -1                                                               ; String                                                                                                    ;
; request_dcd                                 ; 1                                                                ; Signed Integer                                                                                            ;
; request_vrc                                 ; 0                                                                ; Signed Integer                                                                                            ;
; request_offset                              ; 1                                                                ; Signed Integer                                                                                            ;
; cvp_en_iocsr                                ; false                                                            ; String                                                                                                    ;
+---------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma ;
+-------------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value            ; Type                                                                                                                                                                                       ;
+-------------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rx_enable                     ; 0                ; Signed Integer                                                                                                                                                                             ;
; tx_enable                     ; 1                ; Signed Integer                                                                                                                                                                             ;
; bonded_lanes                  ; 1                ; Signed Integer                                                                                                                                                                             ;
; bonding_master_ch             ; 0                ; Signed Integer                                                                                                                                                                             ;
; pma_bonding_master            ; 0                ; String                                                                                                                                                                                     ;
; bonding_master_only           ; -1               ; String                                                                                                                                                                                     ;
; channel_number                ; 0                ; Signed Integer                                                                                                                                                                             ;
; plls                          ; 1                ; Signed Integer                                                                                                                                                                             ;
; pll_sel                       ; 0                ; Signed Integer                                                                                                                                                                             ;
; pma_prot_mode                 ; basic            ; String                                                                                                                                                                                     ;
; pma_mode                      ; 20               ; Signed Integer                                                                                                                                                                             ;
; base_data_rate                ; 1250 Mbps        ; String                                                                                                                                                                                     ;
; pma_data_rate                 ; 1250 Mbps        ; String                                                                                                                                                                                     ;
; cdr_reconfig                  ; 0                ; Signed Integer                                                                                                                                                                             ;
; cdr_reference_clock_frequency ; 125.0 MHz        ; String                                                                                                                                                                                     ;
; cdr_refclk_cnt                ; 1                ; Signed Integer                                                                                                                                                                             ;
; cdr_refclk_sel                ; 0                ; Signed Integer                                                                                                                                                                             ;
; deser_enable_bit_slip         ; false            ; String                                                                                                                                                                                     ;
; auto_negotiation              ; false            ; String                                                                                                                                                                                     ;
; tx_clk_div                    ; 1                ; Signed Integer                                                                                                                                                                             ;
; pcie_rst                      ; normal_reset     ; String                                                                                                                                                                                     ;
; fref_vco_bypass               ; NORMAL_OPERATION ; String                                                                                                                                                                                     ;
; sd_on                         ; 16               ; Signed Integer                                                                                                                                                                             ;
; pdb_sd                        ; true             ; String                                                                                                                                                                                     ;
; pma_bonding_mode              ; x1               ; String                                                                                                                                                                                     ;
; external_master_cgb           ; 0                ; Signed Integer                                                                                                                                                                             ;
; cvp_en_iocsr                  ; false            ; String                                                                                                                                                                                     ;
+-------------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma ;
+-----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value            ; Type                                                                                                                                                                                                                   ;
+-----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bonded_lanes          ; 1                ; Signed Integer                                                                                                                                                                                                         ;
; bonding_master_ch_num ; 0                ; String                                                                                                                                                                                                                 ;
; bonding_master_only   ; -1               ; String                                                                                                                                                                                                                 ;
; base_data_rate        ; 1250 Mbps        ; String                                                                                                                                                                                                                 ;
; data_rate             ; 1250 Mbps        ; String                                                                                                                                                                                                                 ;
; mode                  ; 20               ; Signed Integer                                                                                                                                                                                                         ;
; channel_number        ; 0                ; Signed Integer                                                                                                                                                                                                         ;
; ser_loopback          ; false            ; String                                                                                                                                                                                                                 ;
; auto_negotiation      ; false            ; String                                                                                                                                                                                                                 ;
; plls                  ; 1                ; Signed Integer                                                                                                                                                                                                         ;
; pll_sel               ; 0                ; Signed Integer                                                                                                                                                                                                         ;
; pclksel               ; local_pclk       ; String                                                                                                                                                                                                                 ;
; ht_delay_sel          ; false            ; String                                                                                                                                                                                                                 ;
; rx_det_pdb            ; false            ; String                                                                                                                                                                                                                 ;
; tx_clk_div            ; 1                ; Signed Integer                                                                                                                                                                                                         ;
; pcie_rst              ; normal_reset     ; String                                                                                                                                                                                                                 ;
; fref_vco_bypass       ; NORMAL_OPERATION ; String                                                                                                                                                                                                                 ;
; pma_width             ; 20               ; Signed Integer                                                                                                                                                                                                         ;
; pma_bonding_mode      ; x1               ; String                                                                                                                                                                                                                 ;
; pma_direct            ; false            ; String                                                                                                                                                                                                                 ;
; external_master_cgb   ; 0                ; Signed Integer                                                                                                                                                                                                         ;
; fir_coeff_ctrl_sel    ; ram_ctl          ; String                                                                                                                                                                                                                 ;
+-----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst ;
+---------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value            ; Type                                                                                                                                                                                                                                                                    ;
+---------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mode                ; 20               ; Signed Integer                                                                                                                                                                                                                                                          ;
; channel_number      ; 0                ; Signed Integer                                                                                                                                                                                                                                                          ;
; auto_negotiation    ; false            ; String                                                                                                                                                                                                                                                                  ;
; plls                ; 1                ; Signed Integer                                                                                                                                                                                                                                                          ;
; pll_sel             ; 0                ; Signed Integer                                                                                                                                                                                                                                                          ;
; ser_loopback        ; false            ; String                                                                                                                                                                                                                                                                  ;
; ht_delay_sel        ; false            ; String                                                                                                                                                                                                                                                                  ;
; tx_pma_type         ; SINGLE_CHANNEL   ; String                                                                                                                                                                                                                                                                  ;
; base_data_rate      ; 1250 Mbps        ; String                                                                                                                                                                                                                                                                  ;
; data_rate           ; 1250 Mbps        ; String                                                                                                                                                                                                                                                                  ;
; rx_det_pdb          ; false            ; String                                                                                                                                                                                                                                                                  ;
; tx_clk_div          ; 1                ; Signed Integer                                                                                                                                                                                                                                                          ;
; pcie_rst            ; normal_reset     ; String                                                                                                                                                                                                                                                                  ;
; fref_vco_bypass     ; NORMAL_OPERATION ; String                                                                                                                                                                                                                                                                  ;
; enable_dcd          ; 1                ; Signed Integer                                                                                                                                                                                                                                                          ;
; pma_bonding_mode    ; x1               ; String                                                                                                                                                                                                                                                                  ;
; bonded_lanes        ; 1                ; Signed Integer                                                                                                                                                                                                                                                          ;
; pma_direct          ; false            ; String                                                                                                                                                                                                                                                                  ;
; external_master_cgb ; 0                ; Signed Integer                                                                                                                                                                                                                                                          ;
; fir_coeff_ctrl_sel  ; ram_ctl          ; String                                                                                                                                                                                                                                                                  ;
+---------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs ;
+---------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                              ; Value                                                            ; Type                                                                                                                         ;
+---------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; bonded_lanes                                ; 1                                                                ; Signed Integer                                                                                                               ;
; bonding_master_ch                           ; 0                                                                ; Signed Integer                                                                                                               ;
; enable_8g_rx                                ; false                                                            ; String                                                                                                                       ;
; enable_8g_tx                                ; true                                                             ; String                                                                                                                       ;
; enable_dyn_reconfig                         ; false                                                            ; String                                                                                                                       ;
; enable_gen12_pipe                           ; false                                                            ; String                                                                                                                       ;
; channel_number                              ; 0                                                                ; Signed Integer                                                                                                               ;
; enable_pma_direct_tx                        ; false                                                            ; String                                                                                                                       ;
; enable_pma_direct_rx                        ; false                                                            ; String                                                                                                                       ;
; pcs8g_rx_agg_block_sel                      ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_auto_error_replacement             ; <auto_any>                                                       ; String                                                                                                                       ;
; pcs8g_rx_auto_speed_nego                    ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_bist_ver                           ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_bist_ver_clr_flag                  ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_bit_reversal                       ; dis_bit_reversal                                                 ; String                                                                                                                       ;
; pcs8g_rx_bo_pad                             ; 0000000000                                                       ; Unsigned Binary                                                                                                              ;
; pcs8g_rx_bo_pattern                         ; 00000000000000000000                                             ; Unsigned Binary                                                                                                              ;
; pcs8g_rx_bypass_pipeline_reg                ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_byte_deserializer                  ; dis_bds                                                          ; String                                                                                                                       ;
; pcs8g_rx_byte_order                         ; dis_bo                                                           ; String                                                                                                                       ;
; pcs8g_rx_cdr_ctrl                           ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_cdr_ctrl_rxvalid_mask              ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_cid_pattern                        ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_cid_pattern_len                    ; 00000000                                                         ; Unsigned Binary                                                                                                              ;
; pcs8g_rx_clkcmp_pattern_n                   ; 00000000000000000000                                             ; Unsigned Binary                                                                                                              ;
; pcs8g_rx_clkcmp_pattern_p                   ; 00000000000000000000                                             ; Unsigned Binary                                                                                                              ;
; pcs8g_rx_clock_gate_bds_dec_asn             ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_clock_gate_bist                    ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_clock_gate_byteorder               ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_clock_gate_cdr_eidle               ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_clock_gate_dskw_rd                 ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_clock_gate_dw_dskw_wr              ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_clock_gate_dw_pc_wrclk             ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_clock_gate_dw_rm_rd                ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_clock_gate_dw_rm_wr                ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_clock_gate_dw_wa                   ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_clock_gate_pc_rdclk                ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_clock_gate_prbs                    ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_clock_gate_sw_dskw_wr              ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_clock_gate_sw_pc_wrclk             ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_clock_gate_sw_rm_rd                ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_clock_gate_sw_rm_wr                ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_clock_gate_sw_wa                   ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_comp_fifo_rst_pld_ctrl             ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_deskew                             ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_deskew_pattern                     ; 1101101000                                                       ; Unsigned Binary                                                                                                              ;
; pcs8g_rx_deskew_prog_pattern_only           ; dis_deskew_prog_pat_only                                         ; String                                                                                                                       ;
; pcs8g_rx_dw_one_or_two_symbol_bo            ; donot_care_one_two_bo                                            ; String                                                                                                                       ;
; pcs8g_rx_eidle_entry_eios                   ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_eidle_entry_iei                    ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_eidle_entry_sd                     ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_eightb_tenb_decoder                ; dis_8b10b                                                        ; String                                                                                                                       ;
; pcs8g_rx_eightbtenb_decoder_output_sel      ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_err_flags_sel                      ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_fixed_pat_det                      ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_fixed_pat_num                      ; 1111                                                             ; Unsigned Binary                                                                                                              ;
; pcs8g_rx_force_signal_detect                ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_hip_mode                           ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_ibm_invalid_code                   ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_invalid_code_flag_only             ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_mask_cnt                           ; 1100100000                                                       ; Unsigned Binary                                                                                                              ;
; pcs8g_rx_pad_or_edb_error_replace           ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_pc_fifo_rst_pld_ctrl               ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_pcs_bypass                         ; dis_pcs_bypass                                                   ; String                                                                                                                       ;
; pcs8g_rx_phase_compensation_fifo            ; low_latency                                                      ; String                                                                                                                       ;
; pcs8g_rx_pipe_if_enable                     ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_pma_done_count                     ; 000000000000000000                                               ; Unsigned Binary                                                                                                              ;
; pcs8g_rx_pma_dw                             ; twenty_bit                                                       ; String                                                                                                                       ;
; pcs8g_rx_polarity_inversion                 ; dis_pol_inv                                                      ; String                                                                                                                       ;
; pcs8g_rx_polinv_8b10b_dec                   ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_prbs_ver                           ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_prbs_ver_clr_flag                  ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_prot_mode                          ; basic                                                            ; String                                                                                                                       ;
; pcs8g_rx_rate_match                         ; dis_rm                                                           ; String                                                                                                                       ;
; pcs8g_rx_re_bo_on_wa                        ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_runlength_check                    ; en_runlength_dw                                                  ; String                                                                                                                       ;
; pcs8g_rx_runlength_val                      ; 011111                                                           ; Unsigned Binary                                                                                                              ;
; pcs8g_rx_rx_clk1                            ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_rx_clk2                            ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_rx_clk_free_running                ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_rx_pcs_urst                        ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_rx_rcvd_clk                        ; rcvd_clk_rcvd_clk                                                ; String                                                                                                                       ;
; pcs8g_rx_rx_rd_clk                          ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_rx_refclk                          ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_rx_wr_clk                          ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_sup_mode                           ; user_mode                                                        ; String                                                                                                                       ;
; pcs8g_rx_symbol_swap                        ; dis_symbol_swap                                                  ; String                                                                                                                       ;
; pcs8g_rx_test_bus_sel                       ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_test_mode                          ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_tx_rx_parallel_loopback            ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_use_default_base_address           ; true                                                             ; String                                                                                                                       ;
; pcs8g_rx_user_base_address                  ; 0                                                                ; Signed Integer                                                                                                               ;
; pcs8g_rx_wa_boundary_lock_ctrl              ; bit_slip                                                         ; String                                                                                                                       ;
; pcs8g_rx_wa_clk_slip_spacing                ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_wa_clk_slip_spacing_data           ; 0000010000                                                       ; Unsigned Binary                                                                                                              ;
; pcs8g_rx_wa_det_latency_sync_status_beh     ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_wa_disp_err_flag                   ; dis_disp_err_flag                                                ; String                                                                                                                       ;
; pcs8g_rx_wa_kchar                           ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_wa_pd                              ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_wa_pd_data                         ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                              ;
; pcs8g_rx_wa_pd_polarity                     ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_wa_pld_controlled                  ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_wa_renumber_data                   ; 0000011                                                          ; Unsigned Binary                                                                                                              ;
; pcs8g_rx_wa_rgnumber_data                   ; 00000011                                                         ; Unsigned Binary                                                                                                              ;
; pcs8g_rx_wa_rknumber_data                   ; 00000011                                                         ; Unsigned Binary                                                                                                              ;
; pcs8g_rx_wa_rosnumber_data                  ; 00                                                               ; Unsigned Binary                                                                                                              ;
; pcs8g_rx_wa_rvnumber_data                   ; 0000000000000                                                    ; Unsigned Binary                                                                                                              ;
; pcs8g_rx_wa_sync_sm_ctrl                    ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_rx_wait_cnt                           ; 00000000                                                         ; Unsigned Binary                                                                                                              ;
; pcs8g_tx_agg_block_sel                      ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_tx_auto_speed_nego_gen2               ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_tx_bist_gen                           ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_tx_bit_reversal                       ; dis_bit_reversal                                                 ; String                                                                                                                       ;
; pcs8g_tx_bypass_pipeline_reg                ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_tx_byte_serializer                    ; dis_bs                                                           ; String                                                                                                                       ;
; pcs8g_tx_cid_pattern                        ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_tx_cid_pattern_len                    ; 00000000                                                         ; Unsigned Binary                                                                                                              ;
; pcs8g_tx_clock_gate_bist                    ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_tx_clock_gate_bs_enc                  ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_tx_clock_gate_dw_fifowr               ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_tx_clock_gate_fiford                  ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_tx_clock_gate_prbs                    ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_tx_clock_gate_sw_fifowr               ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_tx_data_selection_8b10b_encoder_input ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_tx_dynamic_clk_switch                 ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_tx_eightb_tenb_disp_ctrl              ; dis_disp_ctrl                                                    ; String                                                                                                                       ;
; pcs8g_tx_eightb_tenb_encoder                ; dis_8b10b                                                        ; String                                                                                                                       ;
; pcs8g_tx_force_echar                        ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_tx_force_kchar                        ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_tx_hip_mode                           ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_tx_pcfifo_urst                        ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_tx_pcs_bypass                         ; dis_pcs_bypass                                                   ; String                                                                                                                       ;
; pcs8g_tx_phase_compensation_fifo            ; low_latency                                                      ; String                                                                                                                       ;
; pcs8g_tx_phfifo_write_clk_sel               ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_tx_pma_dw                             ; twenty_bit                                                       ; String                                                                                                                       ;
; pcs8g_tx_polarity_inversion                 ; dis_polinv                                                       ; String                                                                                                                       ;
; pcs8g_tx_prbs_gen                           ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_tx_prot_mode                          ; basic                                                            ; String                                                                                                                       ;
; pcs8g_tx_refclk_b_clk_sel                   ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_tx_revloop_back_rm                    ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_tx_sup_mode                           ; user_mode                                                        ; String                                                                                                                       ;
; pcs8g_tx_symbol_swap                        ; dis_symbol_swap                                                  ; String                                                                                                                       ;
; pcs8g_tx_test_mode                          ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_tx_tx_bitslip                         ; dis_tx_bitslip                                                   ; String                                                                                                                       ;
; pcs8g_tx_tx_compliance_controlled_disparity ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_tx_txclk_freerun                      ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_tx_txpcs_urst                         ; <auto_single>                                                    ; String                                                                                                                       ;
; pcs8g_tx_use_default_base_address           ; true                                                             ; String                                                                                                                       ;
; pcs8g_tx_user_base_address                  ; 0                                                                ; Signed Integer                                                                                                               ;
; com_pcs_pma_if_auto_speed_ena               ; dis_auto_speed_ena                                               ; String                                                                                                                       ;
; com_pcs_pma_if_force_freqdet                ; force_freqdet_dis                                                ; String                                                                                                                       ;
; com_pcs_pma_if_func_mode                    ; eightg_only_pld                                                  ; String                                                                                                                       ;
; com_pcs_pma_if_pipe_if_g3pcs                ; <auto_single>                                                    ; String                                                                                                                       ;
; com_pcs_pma_if_pma_if_dft_en                ; dft_dis                                                          ; String                                                                                                                       ;
; com_pcs_pma_if_pma_if_dft_val               ; dft_0                                                            ; String                                                                                                                       ;
; com_pcs_pma_if_ppm_cnt_rst                  ; <auto_single>                                                    ; String                                                                                                                       ;
; com_pcs_pma_if_ppm_deassert_early           ; <auto_single>                                                    ; String                                                                                                                       ;
; com_pcs_pma_if_ppm_gen1_2_cnt               ; <auto_single>                                                    ; String                                                                                                                       ;
; com_pcs_pma_if_ppm_post_eidle_delay         ; <auto_single>                                                    ; String                                                                                                                       ;
; com_pcs_pma_if_ppmsel                       ; ppmsel_1000                                                      ; String                                                                                                                       ;
; com_pcs_pma_if_prot_mode                    ; other_protocols                                                  ; String                                                                                                                       ;
; com_pcs_pma_if_selectpcs                    ; eight_g_pcs                                                      ; String                                                                                                                       ;
; com_pcs_pma_if_sup_mode                     ; user_mode                                                        ; String                                                                                                                       ;
; com_pcs_pma_if_use_default_base_address     ; true                                                             ; String                                                                                                                       ;
; com_pcs_pma_if_user_base_address            ; 0                                                                ; Signed Integer                                                                                                               ;
; com_pld_pcs_if_hip_enable                   ; hip_disable                                                      ; String                                                                                                                       ;
; com_pld_pcs_if_hrdrstctrl_en_cfg            ; hrst_dis_cfg                                                     ; String                                                                                                                       ;
; com_pld_pcs_if_hrdrstctrl_en_cfgusr         ; hrst_dis_cfgusr                                                  ; String                                                                                                                       ;
; com_pld_pcs_if_pld_side_data_source         ; pld                                                              ; String                                                                                                                       ;
; com_pld_pcs_if_pld_side_reserved_source0    ; pld_res0                                                         ; String                                                                                                                       ;
; com_pld_pcs_if_pld_side_reserved_source1    ; pld_res1                                                         ; String                                                                                                                       ;
; com_pld_pcs_if_pld_side_reserved_source10   ; pld_res10                                                        ; String                                                                                                                       ;
; com_pld_pcs_if_pld_side_reserved_source11   ; pld_res11                                                        ; String                                                                                                                       ;
; com_pld_pcs_if_pld_side_reserved_source2    ; pld_res2                                                         ; String                                                                                                                       ;
; com_pld_pcs_if_pld_side_reserved_source3    ; pld_res3                                                         ; String                                                                                                                       ;
; com_pld_pcs_if_pld_side_reserved_source4    ; pld_res4                                                         ; String                                                                                                                       ;
; com_pld_pcs_if_pld_side_reserved_source5    ; pld_res5                                                         ; String                                                                                                                       ;
; com_pld_pcs_if_pld_side_reserved_source6    ; pld_res6                                                         ; String                                                                                                                       ;
; com_pld_pcs_if_pld_side_reserved_source7    ; pld_res7                                                         ; String                                                                                                                       ;
; com_pld_pcs_if_pld_side_reserved_source8    ; pld_res8                                                         ; String                                                                                                                       ;
; com_pld_pcs_if_pld_side_reserved_source9    ; pld_res9                                                         ; String                                                                                                                       ;
; com_pld_pcs_if_testbus_sel                  ; eight_g_pcs                                                      ; String                                                                                                                       ;
; com_pld_pcs_if_use_default_base_address     ; true                                                             ; String                                                                                                                       ;
; com_pld_pcs_if_user_base_address            ; 0                                                                ; Signed Integer                                                                                                               ;
; com_pld_pcs_if_usrmode_sel4rst              ; usermode                                                         ; String                                                                                                                       ;
; pipe12_elec_idle_delay_val                  ; 000                                                              ; Unsigned Binary                                                                                                              ;
; pipe12_elecidle_delay                       ; elec_idle_delay                                                  ; String                                                                                                                       ;
; pipe12_error_replace_pad                    ; <auto_single>                                                    ; String                                                                                                                       ;
; pipe12_hip_mode                             ; <auto_single>                                                    ; String                                                                                                                       ;
; pipe12_ind_error_reporting                  ; <auto_single>                                                    ; String                                                                                                                       ;
; pipe12_phy_status_delay                     ; phystatus_delay                                                  ; String                                                                                                                       ;
; pipe12_phystatus_delay_val                  ; 000                                                              ; Unsigned Binary                                                                                                              ;
; pipe12_phystatus_rst_toggle                 ; <auto_single>                                                    ; String                                                                                                                       ;
; pipe12_pipe_byte_de_serializer_en           ; <auto_single>                                                    ; String                                                                                                                       ;
; pipe12_prot_mode                            ; <auto_single>                                                    ; String                                                                                                                       ;
; pipe12_rpre_emph_a_val                      ; 000000                                                           ; Unsigned Binary                                                                                                              ;
; pipe12_rpre_emph_b_val                      ; 000000                                                           ; Unsigned Binary                                                                                                              ;
; pipe12_rpre_emph_c_val                      ; 000000                                                           ; Unsigned Binary                                                                                                              ;
; pipe12_rpre_emph_d_val                      ; 000000                                                           ; Unsigned Binary                                                                                                              ;
; pipe12_rpre_emph_e_val                      ; 000000                                                           ; Unsigned Binary                                                                                                              ;
; pipe12_rpre_emph_settings                   ; 000000                                                           ; Unsigned Binary                                                                                                              ;
; pipe12_rvod_sel_a_val                       ; 000000                                                           ; Unsigned Binary                                                                                                              ;
; pipe12_rvod_sel_b_val                       ; 000000                                                           ; Unsigned Binary                                                                                                              ;
; pipe12_rvod_sel_c_val                       ; 000000                                                           ; Unsigned Binary                                                                                                              ;
; pipe12_rvod_sel_d_val                       ; 000000                                                           ; Unsigned Binary                                                                                                              ;
; pipe12_rvod_sel_e_val                       ; 000000                                                           ; Unsigned Binary                                                                                                              ;
; pipe12_rvod_sel_settings                    ; 000000                                                           ; Unsigned Binary                                                                                                              ;
; pipe12_rx_pipe_enable                       ; <auto_single>                                                    ; String                                                                                                                       ;
; pipe12_rxdetect_bypass                      ; <auto_single>                                                    ; String                                                                                                                       ;
; pipe12_sup_mode                             ; user_mode                                                        ; String                                                                                                                       ;
; pipe12_tx_pipe_enable                       ; <auto_single>                                                    ; String                                                                                                                       ;
; pipe12_txswing                              ; <auto_single>                                                    ; String                                                                                                                       ;
; pipe12_use_default_base_address             ; true                                                             ; String                                                                                                                       ;
; pipe12_user_base_address                    ; 0                                                                ; Signed Integer                                                                                                               ;
; rx_pcs_pma_if_clkslip_sel                   ; pld                                                              ; String                                                                                                                       ;
; rx_pcs_pma_if_prot_mode                     ; other_protocols                                                  ; String                                                                                                                       ;
; rx_pcs_pma_if_selectpcs                     ; eight_g_pcs                                                      ; String                                                                                                                       ;
; rx_pcs_pma_if_use_default_base_address      ; true                                                             ; String                                                                                                                       ;
; rx_pcs_pma_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                                               ;
; rx_pld_pcs_if_is_8g_0ppm                    ; false                                                            ; String                                                                                                                       ;
; rx_pld_pcs_if_pcs_side_block_sel            ; eight_g_pcs                                                      ; String                                                                                                                       ;
; rx_pld_pcs_if_pld_side_data_source          ; pld                                                              ; String                                                                                                                       ;
; rx_pld_pcs_if_use_default_base_address      ; true                                                             ; String                                                                                                                       ;
; rx_pld_pcs_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                                               ;
; tx_pcs_pma_if_selectpcs                     ; eight_g_pcs                                                      ; String                                                                                                                       ;
; tx_pcs_pma_if_use_default_base_address      ; true                                                             ; String                                                                                                                       ;
; tx_pcs_pma_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                                               ;
; tx_pld_pcs_if_is_8g_0ppm                    ; false                                                            ; String                                                                                                                       ;
; tx_pld_pcs_if_pld_side_data_source          ; pld                                                              ; String                                                                                                                       ;
; tx_pld_pcs_if_use_default_base_address      ; true                                                             ; String                                                                                                                       ;
; tx_pld_pcs_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                                               ;
+---------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch ;
+---------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                              ; Value                                                            ; Type                                                                                                                                                        ;
+---------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_8g_rx                                ; false                                                            ; String                                                                                                                                                      ;
; enable_8g_tx                                ; true                                                             ; String                                                                                                                                                      ;
; enable_dyn_reconfig                         ; false                                                            ; String                                                                                                                                                      ;
; enable_gen12_pipe                           ; false                                                            ; String                                                                                                                                                      ;
; channel_number                              ; 0                                                                ; Signed Integer                                                                                                                                              ;
; enable_pma_direct_tx                        ; false                                                            ; String                                                                                                                                                      ;
; enable_pma_direct_rx                        ; false                                                            ; String                                                                                                                                                      ;
; pcs8g_rx_agg_block_sel                      ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_auto_error_replacement             ; <auto_any>                                                       ; String                                                                                                                                                      ;
; pcs8g_rx_auto_speed_nego                    ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_bist_ver                           ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_bist_ver_clr_flag                  ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_bit_reversal                       ; dis_bit_reversal                                                 ; String                                                                                                                                                      ;
; pcs8g_rx_bo_pad                             ; 0000000000                                                       ; Unsigned Binary                                                                                                                                             ;
; pcs8g_rx_bo_pattern                         ; 00000000000000000000                                             ; Unsigned Binary                                                                                                                                             ;
; pcs8g_rx_bypass_pipeline_reg                ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_byte_deserializer                  ; dis_bds                                                          ; String                                                                                                                                                      ;
; pcs8g_rx_byte_order                         ; dis_bo                                                           ; String                                                                                                                                                      ;
; pcs8g_rx_cdr_ctrl                           ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_cdr_ctrl_rxvalid_mask              ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_cid_pattern                        ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_cid_pattern_len                    ; 00000000                                                         ; Unsigned Binary                                                                                                                                             ;
; pcs8g_rx_clkcmp_pattern_n                   ; 00000000000000000000                                             ; Unsigned Binary                                                                                                                                             ;
; pcs8g_rx_clkcmp_pattern_p                   ; 00000000000000000000                                             ; Unsigned Binary                                                                                                                                             ;
; pcs8g_rx_clock_gate_bds_dec_asn             ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_clock_gate_bist                    ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_clock_gate_byteorder               ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_clock_gate_cdr_eidle               ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_clock_gate_dskw_rd                 ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_clock_gate_dw_dskw_wr              ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_clock_gate_dw_pc_wrclk             ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_clock_gate_dw_rm_rd                ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_clock_gate_dw_rm_wr                ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_clock_gate_dw_wa                   ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_clock_gate_pc_rdclk                ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_clock_gate_prbs                    ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_clock_gate_sw_dskw_wr              ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_clock_gate_sw_pc_wrclk             ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_clock_gate_sw_rm_rd                ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_clock_gate_sw_rm_wr                ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_clock_gate_sw_wa                   ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_comp_fifo_rst_pld_ctrl             ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_ctrl_plane_bonding_compensation    ; dis_compensation                                                 ; String                                                                                                                                                      ;
; pcs8g_rx_ctrl_plane_bonding_consumption     ; individual                                                       ; String                                                                                                                                                      ;
; pcs8g_rx_ctrl_plane_bonding_distribution    ; not_master_chnl_distr                                            ; String                                                                                                                                                      ;
; pcs8g_rx_deskew                             ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_deskew_pattern                     ; 1101101000                                                       ; Unsigned Binary                                                                                                                                             ;
; pcs8g_rx_deskew_prog_pattern_only           ; dis_deskew_prog_pat_only                                         ; String                                                                                                                                                      ;
; pcs8g_rx_dw_one_or_two_symbol_bo            ; donot_care_one_two_bo                                            ; String                                                                                                                                                      ;
; pcs8g_rx_eidle_entry_eios                   ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_eidle_entry_iei                    ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_eidle_entry_sd                     ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_eightb_tenb_decoder                ; dis_8b10b                                                        ; String                                                                                                                                                      ;
; pcs8g_rx_eightbtenb_decoder_output_sel      ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_err_flags_sel                      ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_fixed_pat_det                      ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_fixed_pat_num                      ; 1111                                                             ; Unsigned Binary                                                                                                                                             ;
; pcs8g_rx_force_signal_detect                ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_hip_mode                           ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_ibm_invalid_code                   ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_invalid_code_flag_only             ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_mask_cnt                           ; 1100100000                                                       ; Unsigned Binary                                                                                                                                             ;
; pcs8g_rx_pad_or_edb_error_replace           ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_pc_fifo_rst_pld_ctrl               ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_pcs_bypass                         ; dis_pcs_bypass                                                   ; String                                                                                                                                                      ;
; pcs8g_rx_phase_compensation_fifo            ; low_latency                                                      ; String                                                                                                                                                      ;
; pcs8g_rx_pipe_if_enable                     ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_pma_done_count                     ; 000000000000000000                                               ; Unsigned Binary                                                                                                                                             ;
; pcs8g_rx_pma_dw                             ; twenty_bit                                                       ; String                                                                                                                                                      ;
; pcs8g_rx_polarity_inversion                 ; dis_pol_inv                                                      ; String                                                                                                                                                      ;
; pcs8g_rx_polinv_8b10b_dec                   ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_prbs_ver                           ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_prbs_ver_clr_flag                  ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_prot_mode                          ; basic                                                            ; String                                                                                                                                                      ;
; pcs8g_rx_rate_match                         ; dis_rm                                                           ; String                                                                                                                                                      ;
; pcs8g_rx_re_bo_on_wa                        ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_runlength_check                    ; en_runlength_dw                                                  ; String                                                                                                                                                      ;
; pcs8g_rx_runlength_val                      ; 011111                                                           ; Unsigned Binary                                                                                                                                             ;
; pcs8g_rx_rx_clk1                            ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_rx_clk2                            ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_rx_clk_free_running                ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_rx_pcs_urst                        ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_rx_rcvd_clk                        ; rcvd_clk_rcvd_clk                                                ; String                                                                                                                                                      ;
; pcs8g_rx_rx_rd_clk                          ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_rx_refclk                          ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_rx_wr_clk                          ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_sup_mode                           ; user_mode                                                        ; String                                                                                                                                                      ;
; pcs8g_rx_symbol_swap                        ; dis_symbol_swap                                                  ; String                                                                                                                                                      ;
; pcs8g_rx_test_bus_sel                       ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_test_mode                          ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_tx_rx_parallel_loopback            ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_use_default_base_address           ; true                                                             ; String                                                                                                                                                      ;
; pcs8g_rx_user_base_address                  ; 0                                                                ; Signed Integer                                                                                                                                              ;
; pcs8g_rx_wa_boundary_lock_ctrl              ; bit_slip                                                         ; String                                                                                                                                                      ;
; pcs8g_rx_wa_clk_slip_spacing                ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_wa_clk_slip_spacing_data           ; 0000010000                                                       ; Unsigned Binary                                                                                                                                             ;
; pcs8g_rx_wa_det_latency_sync_status_beh     ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_wa_disp_err_flag                   ; dis_disp_err_flag                                                ; String                                                                                                                                                      ;
; pcs8g_rx_wa_kchar                           ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_wa_pd                              ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_wa_pd_data                         ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                             ;
; pcs8g_rx_wa_pd_polarity                     ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_wa_pld_controlled                  ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_wa_renumber_data                   ; 0000011                                                          ; Unsigned Binary                                                                                                                                             ;
; pcs8g_rx_wa_rgnumber_data                   ; 00000011                                                         ; Unsigned Binary                                                                                                                                             ;
; pcs8g_rx_wa_rknumber_data                   ; 00000011                                                         ; Unsigned Binary                                                                                                                                             ;
; pcs8g_rx_wa_rosnumber_data                  ; 00                                                               ; Unsigned Binary                                                                                                                                             ;
; pcs8g_rx_wa_rvnumber_data                   ; 0000000000000                                                    ; Unsigned Binary                                                                                                                                             ;
; pcs8g_rx_wa_sync_sm_ctrl                    ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_rx_wait_cnt                           ; 00000000                                                         ; Unsigned Binary                                                                                                                                             ;
; pcs8g_tx_agg_block_sel                      ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_tx_auto_speed_nego_gen2               ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_tx_bist_gen                           ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_tx_bit_reversal                       ; dis_bit_reversal                                                 ; String                                                                                                                                                      ;
; pcs8g_tx_bypass_pipeline_reg                ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_tx_byte_serializer                    ; dis_bs                                                           ; String                                                                                                                                                      ;
; pcs8g_tx_cid_pattern                        ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_tx_cid_pattern_len                    ; 00000000                                                         ; Unsigned Binary                                                                                                                                             ;
; pcs8g_tx_clock_gate_bist                    ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_tx_clock_gate_bs_enc                  ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_tx_clock_gate_dw_fifowr               ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_tx_clock_gate_fiford                  ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_tx_clock_gate_prbs                    ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_tx_clock_gate_sw_fifowr               ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_tx_ctrl_plane_bonding_compensation    ; dis_compensation                                                 ; String                                                                                                                                                      ;
; pcs8g_tx_ctrl_plane_bonding_consumption     ; individual                                                       ; String                                                                                                                                                      ;
; pcs8g_tx_ctrl_plane_bonding_distribution    ; not_master_chnl_distr                                            ; String                                                                                                                                                      ;
; pcs8g_tx_data_selection_8b10b_encoder_input ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_tx_dynamic_clk_switch                 ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_tx_eightb_tenb_disp_ctrl              ; dis_disp_ctrl                                                    ; String                                                                                                                                                      ;
; pcs8g_tx_eightb_tenb_encoder                ; dis_8b10b                                                        ; String                                                                                                                                                      ;
; pcs8g_tx_force_echar                        ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_tx_force_kchar                        ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_tx_hip_mode                           ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_tx_pcfifo_urst                        ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_tx_pcs_bypass                         ; dis_pcs_bypass                                                   ; String                                                                                                                                                      ;
; pcs8g_tx_phase_compensation_fifo            ; low_latency                                                      ; String                                                                                                                                                      ;
; pcs8g_tx_phfifo_write_clk_sel               ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_tx_pma_dw                             ; twenty_bit                                                       ; String                                                                                                                                                      ;
; pcs8g_tx_polarity_inversion                 ; dis_polinv                                                       ; String                                                                                                                                                      ;
; pcs8g_tx_prbs_gen                           ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_tx_prot_mode                          ; basic                                                            ; String                                                                                                                                                      ;
; pcs8g_tx_refclk_b_clk_sel                   ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_tx_revloop_back_rm                    ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_tx_sup_mode                           ; user_mode                                                        ; String                                                                                                                                                      ;
; pcs8g_tx_symbol_swap                        ; dis_symbol_swap                                                  ; String                                                                                                                                                      ;
; pcs8g_tx_test_mode                          ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_tx_tx_bitslip                         ; dis_tx_bitslip                                                   ; String                                                                                                                                                      ;
; pcs8g_tx_tx_compliance_controlled_disparity ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_tx_txclk_freerun                      ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_tx_txpcs_urst                         ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pcs8g_tx_use_default_base_address           ; true                                                             ; String                                                                                                                                                      ;
; pcs8g_tx_user_base_address                  ; 0                                                                ; Signed Integer                                                                                                                                              ;
; com_pcs_pma_if_auto_speed_ena               ; dis_auto_speed_ena                                               ; String                                                                                                                                                      ;
; com_pcs_pma_if_force_freqdet                ; force_freqdet_dis                                                ; String                                                                                                                                                      ;
; com_pcs_pma_if_func_mode                    ; eightg_only_pld                                                  ; String                                                                                                                                                      ;
; com_pcs_pma_if_pipe_if_g3pcs                ; <auto_single>                                                    ; String                                                                                                                                                      ;
; com_pcs_pma_if_pma_if_dft_en                ; dft_dis                                                          ; String                                                                                                                                                      ;
; com_pcs_pma_if_pma_if_dft_val               ; dft_0                                                            ; String                                                                                                                                                      ;
; com_pcs_pma_if_ppm_cnt_rst                  ; <auto_single>                                                    ; String                                                                                                                                                      ;
; com_pcs_pma_if_ppm_deassert_early           ; <auto_single>                                                    ; String                                                                                                                                                      ;
; com_pcs_pma_if_ppm_gen1_2_cnt               ; <auto_single>                                                    ; String                                                                                                                                                      ;
; com_pcs_pma_if_ppm_post_eidle_delay         ; <auto_single>                                                    ; String                                                                                                                                                      ;
; com_pcs_pma_if_ppmsel                       ; ppmsel_1000                                                      ; String                                                                                                                                                      ;
; com_pcs_pma_if_prot_mode                    ; other_protocols                                                  ; String                                                                                                                                                      ;
; com_pcs_pma_if_selectpcs                    ; eight_g_pcs                                                      ; String                                                                                                                                                      ;
; com_pcs_pma_if_sup_mode                     ; user_mode                                                        ; String                                                                                                                                                      ;
; com_pcs_pma_if_use_default_base_address     ; true                                                             ; String                                                                                                                                                      ;
; com_pcs_pma_if_user_base_address            ; 0                                                                ; Signed Integer                                                                                                                                              ;
; com_pld_pcs_if_hip_enable                   ; hip_disable                                                      ; String                                                                                                                                                      ;
; com_pld_pcs_if_hrdrstctrl_en_cfg            ; hrst_dis_cfg                                                     ; String                                                                                                                                                      ;
; com_pld_pcs_if_hrdrstctrl_en_cfgusr         ; hrst_dis_cfgusr                                                  ; String                                                                                                                                                      ;
; com_pld_pcs_if_pld_side_data_source         ; pld                                                              ; String                                                                                                                                                      ;
; com_pld_pcs_if_pld_side_reserved_source0    ; pld_res0                                                         ; String                                                                                                                                                      ;
; com_pld_pcs_if_pld_side_reserved_source1    ; pld_res1                                                         ; String                                                                                                                                                      ;
; com_pld_pcs_if_pld_side_reserved_source10   ; pld_res10                                                        ; String                                                                                                                                                      ;
; com_pld_pcs_if_pld_side_reserved_source11   ; pld_res11                                                        ; String                                                                                                                                                      ;
; com_pld_pcs_if_pld_side_reserved_source2    ; pld_res2                                                         ; String                                                                                                                                                      ;
; com_pld_pcs_if_pld_side_reserved_source3    ; pld_res3                                                         ; String                                                                                                                                                      ;
; com_pld_pcs_if_pld_side_reserved_source4    ; pld_res4                                                         ; String                                                                                                                                                      ;
; com_pld_pcs_if_pld_side_reserved_source5    ; pld_res5                                                         ; String                                                                                                                                                      ;
; com_pld_pcs_if_pld_side_reserved_source6    ; pld_res6                                                         ; String                                                                                                                                                      ;
; com_pld_pcs_if_pld_side_reserved_source7    ; pld_res7                                                         ; String                                                                                                                                                      ;
; com_pld_pcs_if_pld_side_reserved_source8    ; pld_res8                                                         ; String                                                                                                                                                      ;
; com_pld_pcs_if_pld_side_reserved_source9    ; pld_res9                                                         ; String                                                                                                                                                      ;
; com_pld_pcs_if_testbus_sel                  ; eight_g_pcs                                                      ; String                                                                                                                                                      ;
; com_pld_pcs_if_use_default_base_address     ; true                                                             ; String                                                                                                                                                      ;
; com_pld_pcs_if_user_base_address            ; 0                                                                ; Signed Integer                                                                                                                                              ;
; com_pld_pcs_if_usrmode_sel4rst              ; usermode                                                         ; String                                                                                                                                                      ;
; pipe12_ctrl_plane_bonding_consumption       ; individual                                                       ; String                                                                                                                                                      ;
; pipe12_elec_idle_delay_val                  ; 000                                                              ; Unsigned Binary                                                                                                                                             ;
; pipe12_elecidle_delay                       ; elec_idle_delay                                                  ; String                                                                                                                                                      ;
; pipe12_error_replace_pad                    ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pipe12_hip_mode                             ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pipe12_ind_error_reporting                  ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pipe12_phy_status_delay                     ; phystatus_delay                                                  ; String                                                                                                                                                      ;
; pipe12_phystatus_delay_val                  ; 000                                                              ; Unsigned Binary                                                                                                                                             ;
; pipe12_phystatus_rst_toggle                 ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pipe12_pipe_byte_de_serializer_en           ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pipe12_prot_mode                            ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pipe12_rpre_emph_a_val                      ; 000000                                                           ; Unsigned Binary                                                                                                                                             ;
; pipe12_rpre_emph_b_val                      ; 000000                                                           ; Unsigned Binary                                                                                                                                             ;
; pipe12_rpre_emph_c_val                      ; 000000                                                           ; Unsigned Binary                                                                                                                                             ;
; pipe12_rpre_emph_d_val                      ; 000000                                                           ; Unsigned Binary                                                                                                                                             ;
; pipe12_rpre_emph_e_val                      ; 000000                                                           ; Unsigned Binary                                                                                                                                             ;
; pipe12_rpre_emph_settings                   ; 000000                                                           ; Unsigned Binary                                                                                                                                             ;
; pipe12_rvod_sel_a_val                       ; 000000                                                           ; Unsigned Binary                                                                                                                                             ;
; pipe12_rvod_sel_b_val                       ; 000000                                                           ; Unsigned Binary                                                                                                                                             ;
; pipe12_rvod_sel_c_val                       ; 000000                                                           ; Unsigned Binary                                                                                                                                             ;
; pipe12_rvod_sel_d_val                       ; 000000                                                           ; Unsigned Binary                                                                                                                                             ;
; pipe12_rvod_sel_e_val                       ; 000000                                                           ; Unsigned Binary                                                                                                                                             ;
; pipe12_rvod_sel_settings                    ; 000000                                                           ; Unsigned Binary                                                                                                                                             ;
; pipe12_rx_pipe_enable                       ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pipe12_rxdetect_bypass                      ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pipe12_sup_mode                             ; user_mode                                                        ; String                                                                                                                                                      ;
; pipe12_tx_pipe_enable                       ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pipe12_txswing                              ; <auto_single>                                                    ; String                                                                                                                                                      ;
; pipe12_use_default_base_address             ; true                                                             ; String                                                                                                                                                      ;
; pipe12_user_base_address                    ; 0                                                                ; Signed Integer                                                                                                                                              ;
; rx_pcs_pma_if_clkslip_sel                   ; pld                                                              ; String                                                                                                                                                      ;
; rx_pcs_pma_if_prot_mode                     ; other_protocols                                                  ; String                                                                                                                                                      ;
; rx_pcs_pma_if_selectpcs                     ; eight_g_pcs                                                      ; String                                                                                                                                                      ;
; rx_pcs_pma_if_use_default_base_address      ; true                                                             ; String                                                                                                                                                      ;
; rx_pcs_pma_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                                                                              ;
; rx_pld_pcs_if_is_8g_0ppm                    ; false                                                            ; String                                                                                                                                                      ;
; rx_pld_pcs_if_pcs_side_block_sel            ; eight_g_pcs                                                      ; String                                                                                                                                                      ;
; rx_pld_pcs_if_pld_side_data_source          ; pld                                                              ; String                                                                                                                                                      ;
; rx_pld_pcs_if_use_default_base_address      ; true                                                             ; String                                                                                                                                                      ;
; rx_pld_pcs_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                                                                              ;
; tx_pcs_pma_if_selectpcs                     ; eight_g_pcs                                                      ; String                                                                                                                                                      ;
; tx_pcs_pma_if_use_default_base_address      ; true                                                             ; String                                                                                                                                                      ;
; tx_pcs_pma_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                                                                              ;
; tx_pld_pcs_if_is_8g_0ppm                    ; false                                                            ; String                                                                                                                                                      ;
; tx_pld_pcs_if_pld_side_data_source          ; pld                                                              ; String                                                                                                                                                      ;
; tx_pld_pcs_if_use_default_base_address      ; true                                                             ; String                                                                                                                                                      ;
; tx_pld_pcs_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                                                                              ;
+---------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface ;
+--------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                                                                                                                                                                                                                                   ;
+--------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; avmm_group_channel_index ; 0           ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; selectpcs                ; eight_g_pcs ; String                                                                                                                                                                                                                                                                                                 ;
; use_default_base_address ; true        ; String                                                                                                                                                                                                                                                                                                 ;
; user_base_address        ; 0           ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+--------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs ;
+------------------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                                                                                                                                                                                                                         ;
+------------------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; prot_mode                          ; basic                 ; String                                                                                                                                                                                                                                                       ;
; sup_mode                           ; user_mode             ; String                                                                                                                                                                                                                                                       ;
; avmm_group_channel_index           ; 0                     ; Signed Integer                                                                                                                                                                                                                                               ;
; channel_number                     ; 0                     ; Signed Integer                                                                                                                                                                                                                                               ;
; cid_pattern_len                    ; 00000000              ; Unsigned Binary                                                                                                                                                                                                                                              ;
; use_default_base_address           ; true                  ; String                                                                                                                                                                                                                                                       ;
; user_base_address                  ; 0                     ; Signed Integer                                                                                                                                                                                                                                               ;
; test_mode                          ; <auto_single>         ; String                                                                                                                                                                                                                                                       ;
; hip_mode                           ; <auto_single>         ; String                                                                                                                                                                                                                                                       ;
; pma_dw                             ; twenty_bit            ; String                                                                                                                                                                                                                                                       ;
; pcs_bypass                         ; dis_pcs_bypass        ; String                                                                                                                                                                                                                                                       ;
; phase_compensation_fifo            ; low_latency           ; String                                                                                                                                                                                                                                                       ;
; tx_compliance_controlled_disparity ; <auto_single>         ; String                                                                                                                                                                                                                                                       ;
; force_kchar                        ; <auto_single>         ; String                                                                                                                                                                                                                                                       ;
; force_echar                        ; <auto_single>         ; String                                                                                                                                                                                                                                                       ;
; byte_serializer                    ; dis_bs                ; String                                                                                                                                                                                                                                                       ;
; data_selection_8b10b_encoder_input ; <auto_single>         ; String                                                                                                                                                                                                                                                       ;
; eightb_tenb_disp_ctrl              ; dis_disp_ctrl         ; String                                                                                                                                                                                                                                                       ;
; eightb_tenb_encoder                ; dis_8b10b             ; String                                                                                                                                                                                                                                                       ;
; prbs_gen                           ; <auto_single>         ; String                                                                                                                                                                                                                                                       ;
; cid_pattern                        ; <auto_single>         ; String                                                                                                                                                                                                                                                       ;
; bist_gen                           ; <auto_single>         ; String                                                                                                                                                                                                                                                       ;
; bit_reversal                       ; dis_bit_reversal      ; String                                                                                                                                                                                                                                                       ;
; symbol_swap                        ; dis_symbol_swap       ; String                                                                                                                                                                                                                                                       ;
; polarity_inversion                 ; dis_polinv            ; String                                                                                                                                                                                                                                                       ;
; tx_bitslip                         ; dis_tx_bitslip        ; String                                                                                                                                                                                                                                                       ;
; ctrl_plane_bonding_consumption     ; individual            ; String                                                                                                                                                                                                                                                       ;
; agg_block_sel                      ; <auto_single>         ; String                                                                                                                                                                                                                                                       ;
; ctrl_plane_bonding_distribution    ; not_master_chnl_distr ; String                                                                                                                                                                                                                                                       ;
; ctrl_plane_bonding_compensation    ; dis_compensation      ; String                                                                                                                                                                                                                                                       ;
; bypass_pipeline_reg                ; <auto_single>         ; String                                                                                                                                                                                                                                                       ;
; clock_gate_bs_enc                  ; <auto_single>         ; String                                                                                                                                                                                                                                                       ;
; clock_gate_prbs                    ; <auto_single>         ; String                                                                                                                                                                                                                                                       ;
; clock_gate_bist                    ; <auto_single>         ; String                                                                                                                                                                                                                                                       ;
; clock_gate_sw_fifowr               ; <auto_single>         ; String                                                                                                                                                                                                                                                       ;
; clock_gate_dw_fifowr               ; <auto_single>         ; String                                                                                                                                                                                                                                                       ;
; clock_gate_fiford                  ; <auto_single>         ; String                                                                                                                                                                                                                                                       ;
; revloop_back_rm                    ; <auto_single>         ; String                                                                                                                                                                                                                                                       ;
; phfifo_write_clk_sel               ; <auto_single>         ; String                                                                                                                                                                                                                                                       ;
; refclk_b_clk_sel                   ; <auto_single>         ; String                                                                                                                                                                                                                                                       ;
; dynamic_clk_switch                 ; <auto_single>         ; String                                                                                                                                                                                                                                                       ;
; auto_speed_nego_gen2               ; <auto_single>         ; String                                                                                                                                                                                                                                                       ;
; txclk_freerun                      ; <auto_single>         ; String                                                                                                                                                                                                                                                       ;
; pcfifo_urst                        ; <auto_single>         ; String                                                                                                                                                                                                                                                       ;
; txpcs_urst                         ; <auto_single>         ; String                                                                                                                                                                                                                                                       ;
+------------------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; avmm_group_channel_index ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; is_8g_0ppm               ; false ; String                                                                                                                                                                                                                                                                                                       ;
; pld_side_data_source     ; pld   ; String                                                                                                                                                                                                                                                                                                       ;
; use_default_base_address ; true  ; String                                                                                                                                                                                                                                                                                                       ;
; user_base_address        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bonded_lanes        ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; bonding_master_ch   ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; bonding_master_only ; -1    ; String                                                                                                                                                                                                                      ;
; pma_reserved_ch     ; -1    ; String                                                                                                                                                                                                                      ;
; rx_enable           ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; tx_enable           ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; enable_8g_tx        ; true  ; String                                                                                                                                                                                                                      ;
; enable_8g_rx        ; false ; String                                                                                                                                                                                                                      ;
; request_dcd         ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; request_vrc         ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; request_offset      ; 1     ; Signed Integer                                                                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; native_ifs     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pll_type       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; rx_enable      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; tx_enable      ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; request_dcd    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; request_vrc    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; request_offset ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_CHAIN_LENGTH ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; WIDTH             ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; SLOW_CLOCK        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; INIT_VALUE        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; reconfig_interfaces ; 2     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst ;
+-------------------------------+-----------+-------------------------------------------------------------------------------+
; Parameter Name                ; Value     ; Type                                                                          ;
+-------------------------------+-----------+-------------------------------------------------------------------------------+
; device_family                 ; Cyclone V ; String                                                                        ;
; enable_offset                 ; 1         ; Signed Integer                                                                ;
; enable_lc                     ; 0         ; Signed Integer                                                                ;
; enable_dcd                    ; 0         ; Signed Integer                                                                ;
; enable_dcd_power_up           ; 1         ; Signed Integer                                                                ;
; enable_analog                 ; 1         ; Signed Integer                                                                ;
; enable_eyemon                 ; 0         ; Signed Integer                                                                ;
; enable_ber                    ; 0         ; Signed Integer                                                                ;
; enable_dfe                    ; 0         ; Signed Integer                                                                ;
; enable_adce                   ; 0         ; Signed Integer                                                                ;
; enable_mif                    ; 0         ; Signed Integer                                                                ;
; enable_pll                    ; 0         ; Signed Integer                                                                ;
; enable_direct                 ; 1         ; Signed Integer                                                                ;
; number_of_reconfig_interfaces ; 2         ; Signed Integer                                                                ;
+-------------------------------+-----------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_resync:inst_reconfig_reset_sync ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_CHAIN_LENGTH ; 2     ; Signed Integer                                                                                                                         ;
; WIDTH             ; 1     ; Signed Integer                                                                                                                         ;
; SLOW_CLOCK        ; 0     ; Signed Integer                                                                                                                         ;
; INIT_VALUE        ; 1     ; Signed Integer                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_arbiter:arbiter ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset ;
+-------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value     ; Type                                                                                                                                 ;
+-------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
; device_family                 ; Cyclone V ; String                                                                                                                               ;
; number_of_reconfig_interfaces ; 2         ; Signed Integer                                                                                                                       ;
+-------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av ;
+-------------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value     ; Type                                                                                                                                                                                                 ;
+-------------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_family                 ; Cyclone V ; String                                                                                                                                                                                               ;
; number_of_reconfig_interfaces ; 2         ; Signed Integer                                                                                                                                                                                       ;
+-------------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                        ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_CHAIN_LENGTH ; 2     ; Signed Integer                                                                                                                                                                                                                                                              ;
; WIDTH             ; 1     ; Signed Integer                                                                                                                                                                                                                                                              ;
; SLOW_CLOCK        ; 0     ; Signed Integer                                                                                                                                                                                                                                                              ;
; INIT_VALUE        ; 1     ; Signed Integer                                                                                                                                                                                                                                                              ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst ;
+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value      ; Type                                                                                                                                                                                                                                ;
+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sim_model_mode        ; FALSE      ; String                                                                                                                                                                                                                              ;
; lpm_type              ; alt_cal_av ; String                                                                                                                                                                                                                              ;
; lpm_hint              ; UNUSED     ; String                                                                                                                                                                                                                              ;
; number_of_channels    ; 2          ; Signed Integer                                                                                                                                                                                                                      ;
; channel_address_width ; 2          ; Signed Integer                                                                                                                                                                                                                      ;
; sample_length         ; 01100100   ; Unsigned Binary                                                                                                                                                                                                                     ;
; pma_base_address      ; 0          ; Signed Integer                                                                                                                                                                                                                      ;
; IDLE                  ; 00000      ; Unsigned Binary                                                                                                                                                                                                                     ;
; CH_WAIT               ; 00001      ; Unsigned Binary                                                                                                                                                                                                                     ;
; TESTBUS_SET           ; 00010      ; Unsigned Binary                                                                                                                                                                                                                     ;
; CHECK_PLL_RD          ; 00011      ; Unsigned Binary                                                                                                                                                                                                                     ;
; CAL_PD_WR             ; 00101      ; Unsigned Binary                                                                                                                                                                                                                     ;
; DPRIO_WAIT            ; 00110      ; Unsigned Binary                                                                                                                                                                                                                     ;
; SAMPLE_TB             ; 00111      ; Unsigned Binary                                                                                                                                                                                                                     ;
; TEST_INPUT            ; 01000      ; Unsigned Binary                                                                                                                                                                                                                     ;
; OC_REQUIRED_RD        ; 01001      ; Unsigned Binary                                                                                                                                                                                                                     ;
; CH_ADV                ; 01010      ; Unsigned Binary                                                                                                                                                                                                                     ;
; OC_PD_RD              ; 01011      ; Unsigned Binary                                                                                                                                                                                                                     ;
; DPRIO_READ            ; 01100      ; Unsigned Binary                                                                                                                                                                                                                     ;
; DPRIO_WRITE           ; 01101      ; Unsigned Binary                                                                                                                                                                                                                     ;
; OC_PD_WR              ; 01110      ; Unsigned Binary                                                                                                                                                                                                                     ;
; PDOF_TEST_RD          ; 01111      ; Unsigned Binary                                                                                                                                                                                                                     ;
; PDOF_TEST_WR          ; 10000      ; Unsigned Binary                                                                                                                                                                                                                     ;
+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_arbiter_acq:mutex_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr_width     ; 3     ; Signed Integer                                                                                                                                                                                                                                     ;
; data_width     ; 32    ; Signed Integer                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog ;
+----------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                   ;
+----------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------+
; device_family  ; Cyclone V ; String                                                                                                                                 ;
+----------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; number_of_reconfig_interfaces ; 1     ; Signed Integer                                                                                                                                                             ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif ;
+----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                                                                                                                                                                           ;
+----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RECONFIG_USER_ADDR_WIDTH   ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; RECONFIG_USER_DATA_WIDTH   ; 32    ; Signed Integer                                                                                                                                                                                                 ;
; RECONFIG_USER_CTRL_WIDTH   ; 2     ; Signed Integer                                                                                                                                                                                                 ;
; RECONFIG_USER_ENABLE_CTRL  ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; RECONFIG_USER_MODE_WIDTH   ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; RECONFIG_USER_OFFSET_WIDTH ; 6     ; Signed Integer                                                                                                                                                                                                 ;
+----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_CHAIN_LENGTH ; 2     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; WIDTH             ; 1     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; SLOW_CLOCK        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; INIT_VALUE        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                        ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RECONFIG_USER_ADDR_WIDTH         ; 3     ; Signed Integer                                                                                                                                                                                                              ;
; RECONFIG_USER_DATA_WIDTH         ; 32    ; Signed Integer                                                                                                                                                                                                              ;
; RECONFIG_USER_OFFSET_WIDTH       ; 6     ; Signed Integer                                                                                                                                                                                                              ;
; RECONFIG_BASIC_OFFSET_ADDR_WIDTH ; 11    ; Signed Integer                                                                                                                                                                                                              ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CIF_RECONFIG_ADDR_WIDTH   ; 3     ; Signed Integer                                                                                                                                                                                                  ;
; CIF_RECONFIG_DATA_WIDTH   ; 32    ; Signed Integer                                                                                                                                                                                                  ;
; CIF_RECONFIG_OFFSET_WIDTH ; 6     ; Signed Integer                                                                                                                                                                                                  ;
; CIF_OFFSET_ADDR_WIDTH     ; 11    ; Signed Integer                                                                                                                                                                                                  ;
; CIF_MASTER_ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OFFSET_ADDR_WIDTH ; 11    ; Signed Integer                                                                                                                                                                                                                                               ;
; MASTER_ADDR_WIDTH ; 3     ; Signed Integer                                                                                                                                                                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_arbiter_acq:mutex_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr_width     ; 3     ; Signed Integer                                                                                                                                                                                                                                        ;
; data_width     ; 32    ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_direct:direct.sc_direct ;
+----------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                   ;
+----------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------+
; device_family  ; Cyclone V ; String                                                                                                                                 ;
+----------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_direct:direct.sc_direct|alt_arbiter_acq:mutex_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr_width     ; 3     ; Signed Integer                                                                                                                                                        ;
; data_width     ; 32    ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_cal_seq:cal_seq ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; arb_count      ; 10    ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic ;
+--------------------------+-----------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value     ; Type                                                                                                             ;
+--------------------------+-----------+------------------------------------------------------------------------------------------------------------------+
; basic_ifs                ; 1         ; Signed Integer                                                                                                   ;
; native_ifs               ; 2         ; Signed Integer                                                                                                   ;
; device_family            ; Cyclone V ; String                                                                                                           ;
; physical_channel_mapping ;           ; String                                                                                                           ;
+--------------------------+-----------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5 ;
+--------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                           ;
+--------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; basic_ifs                ; 1     ; Signed Integer                                                                                                                                 ;
; native_ifs               ; 2     ; Signed Integer                                                                                                                                 ;
; physical_channel_mapping ;       ; String                                                                                                                                         ;
+--------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if ;
+--------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                            ;
+--------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; logical_interface        ; 0     ; Signed Integer                                                                                                                                                                  ;
; native_ifs               ; 2     ; Signed Integer                                                                                                                                                                  ;
; w_paddr                  ; 12    ; Signed Integer                                                                                                                                                                  ;
; physical_channel_mapping ;       ; String                                                                                                                                                                          ;
+--------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr ;
+--------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                       ;
+--------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; logical_interface        ; 0     ; Signed Integer                                                                                                                                                                                             ;
; native_ifs               ; 2     ; Signed Integer                                                                                                                                                                                             ;
; w_lch                    ; 5     ; Signed Integer                                                                                                                                                                                             ;
; w_pif                    ; 1     ; Signed Integer                                                                                                                                                                                             ;
; w_pch                    ; 3     ; Signed Integer                                                                                                                                                                                             ;
; w_paddr                  ; 12    ; Signed Integer                                                                                                                                                                                             ;
; w_rom                    ; 32    ; Signed Integer                                                                                                                                                                                             ;
; four_word_rom            ; 1     ; Signed Integer                                                                                                                                                                                             ;
; physical_channel_mapping ;       ; String                                                                                                                                                                                                     ;
+--------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; logical_interface        ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; native_ifs               ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; w_lch                    ; 5     ; Signed Integer                                                                                                                                                                                                                      ;
; w_pif                    ; 1     ; Signed Integer                                                                                                                                                                                                                      ;
; w_pch                    ; 3     ; Signed Integer                                                                                                                                                                                                                      ;
; w_word                   ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; w_rom                    ; 32    ; Signed Integer                                                                                                                                                                                                                      ;
; physical_channel_mapping ;       ; String                                                                                                                                                                                                                              ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_addr:l2paddr ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; w_pch          ; 3     ; Signed Integer                                                                                                                                                                                                                                   ;
; w_paddr        ; 12    ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; grp_size       ; 8     ; Signed Integer                                                                                                                                                                                                 ;
; sel_size       ; 3     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[0].pif_arb ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[1].pif_arb ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_reconfig_bundle_to_basic:bundle ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; native_ifs     ; 2     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst ;
+-----------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                     ;
+-----------------------+-------+------------------------------------------------------------------------------------------+
; CHANNELS              ; 1     ; Signed Integer                                                                           ;
; PLLS                  ; 1     ; Signed Integer                                                                           ;
; SYS_CLK_IN_MHZ        ; 125   ; Signed Integer                                                                           ;
; SYNCHRONIZE_RESET     ; 0     ; Signed Integer                                                                           ;
; REDUCED_SIM_TIME      ; 0     ; Signed Integer                                                                           ;
; TX_PLL_ENABLE         ; 1     ; Signed Integer                                                                           ;
; T_PLL_POWERDOWN       ; 1000  ; Signed Integer                                                                           ;
; SYNCHRONIZE_PLL_RESET ; 0     ; Signed Integer                                                                           ;
; TX_ENABLE             ; 1     ; Signed Integer                                                                           ;
; TX_PER_CHANNEL        ; 0     ; Signed Integer                                                                           ;
; T_TX_ANALOGRESET      ; 0     ; Signed Integer                                                                           ;
; T_TX_DIGITALRESET     ; 20    ; Signed Integer                                                                           ;
; T_PLL_LOCK_HYST       ; 0     ; Signed Integer                                                                           ;
; RX_ENABLE             ; 0     ; Signed Integer                                                                           ;
; RX_PER_CHANNEL        ; 0     ; Signed Integer                                                                           ;
; T_RX_ANALOGRESET      ; 40    ; Signed Integer                                                                           ;
; T_RX_DIGITALRESET     ; 4000  ; Signed Integer                                                                           ;
; EN_PLL_CAL_BUSY       ; 0     ; Signed Integer                                                                           ;
+-----------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown ;
+----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                           ;
+----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; CLKS_PER_SEC   ; 125000000 ; Signed Integer                                                                                                                                 ;
; RESET_PER_NS   ; 1000      ; Signed Integer                                                                                                                                 ;
; RESET_COUNT    ; 0         ; Signed Integer                                                                                                                                 ;
; ACTIVE_LEVEL   ; 0         ; Signed Integer                                                                                                                                 ;
+----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_CHAIN_LENGTH ; 2     ; Signed Integer                                                                                                                                    ;
; WIDTH             ; 3     ; Signed Integer                                                                                                                                    ;
; SLOW_CLOCK        ; 0     ; Signed Integer                                                                                                                                    ;
; INIT_VALUE        ; 0     ; Signed Integer                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                                         ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLKS_PER_SEC   ; 125000000 ; Signed Integer                                                                                                                                               ;
; RESET_PER_NS   ; 20        ; Signed Integer                                                                                                                                               ;
; RESET_COUNT    ; 0         ; Signed Integer                                                                                                                                               ;
; ACTIVE_LEVEL   ; 1         ; Signed Integer                                                                                                                                               ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                                   ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLKS_PER_SEC   ; 25000000 ; Signed Integer                                                                                                                                         ;
; RESET_PER_NS   ; 1000000  ; Signed Integer                                                                                                                                         ;
; RESET_COUNT    ; 3        ; Signed Integer                                                                                                                                         ;
; ACTIVE_LEVEL   ; 1        ; Signed Integer                                                                                                                                         ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0 ;
+------------------------------------+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                                                                                                                                                                                              ;
+------------------------------------+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                                                                                                                                                                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                               ; Untyped                                                                                                                                                                                                           ;
; WIDTH_A                            ; 32                                            ; Untyped                                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 7                                             ; Untyped                                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 128                                           ; Untyped                                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                                                                                                           ;
; WIDTH_B                            ; 32                                            ; Untyped                                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 7                                             ; Untyped                                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 128                                           ; Untyped                                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK0                                        ; Untyped                                                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                        ; Untyped                                                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                                                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; M10K                                          ; Untyped                                                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                                                                                                                                                                           ;
; INIT_FILE                          ; db/tx.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif ; Untyped                                                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                                                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_rd12                               ; Untyped                                                                                                                                                                                                           ;
+------------------------------------+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                  ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                             ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "tx:tx_inst0|tx_reset:tx_reset_inst0" ;
+------------+-------+----------+---------------------------------+
; Port       ; Type  ; Severity ; Details                         ;
+------------+-------+----------+---------------------------------+
; pll_select ; Input ; Info     ; Stuck at GND                    ;
+------------+-------+----------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tx:tx_inst0"                                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset                     ; Input  ; Info     ; Stuck at GND                                                                        ;
; tx_parallel_data          ; Input  ; Info     ; Stuck at GND                                                                        ;
; tx_std_clkout             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_ready                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reconfig_busy             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reconfig_mgmt_address     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reconfig_mgmt_read        ; Input  ; Info     ; Stuck at GND                                                                        ;
; reconfig_mgmt_readdata    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reconfig_mgmt_waitrequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reconfig_mgmt_write       ; Input  ; Info     ; Stuck at GND                                                                        ;
; reconfig_mgmt_writedata   ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+---------------------------------------+-------------+
; Type                                  ; Count       ;
+---------------------------------------+-------------+
; arriav_channel_pll                    ; 1           ;
; arriav_ff                             ; 416         ;
;     CLR                               ; 81          ;
;     ENA                               ; 47          ;
;     ENA CLR                           ; 94          ;
;     ENA CLR SCLR SLD                  ; 16          ;
;     ENA CLR SLD                       ; 24          ;
;     ENA SCLR                          ; 21          ;
;     ENA SLD                           ; 8           ;
;     SCLR                              ; 78          ;
;     plain                             ; 47          ;
; arriav_hssi_8g_tx_pcs                 ; 1           ;
; arriav_hssi_avmm_interface            ; 2           ;
; arriav_hssi_pma_aux                   ; 1           ;
; arriav_hssi_pma_cdr_refclk_select_mux ; 1           ;
; arriav_hssi_pma_tx_buf                ; 1           ;
; arriav_hssi_pma_tx_cgb                ; 1           ;
; arriav_hssi_pma_tx_ser                ; 1           ;
; arriav_hssi_tx_pcs_pma_interface      ; 1           ;
; arriav_hssi_tx_pld_pcs_interface      ; 1           ;
; arriav_lcell_comb                     ; 743         ;
;     arith                             ; 88          ;
;         0 data inputs                 ; 4           ;
;         1 data inputs                 ; 62          ;
;         2 data inputs                 ; 21          ;
;         4 data inputs                 ; 1           ;
;     extend                            ; 18          ;
;         7 data inputs                 ; 18          ;
;     normal                            ; 637         ;
;         0 data inputs                 ; 2           ;
;         1 data inputs                 ; 10          ;
;         2 data inputs                 ; 70          ;
;         3 data inputs                 ; 104         ;
;         4 data inputs                 ; 172         ;
;         5 data inputs                 ; 133         ;
;         6 data inputs                 ; 146         ;
; boundary_port                         ; 1           ;
; stratixv_ram_block                    ; 32          ;
;                                       ;             ;
; Max LUT depth                         ; 6.00        ;
; Average LUT depth                     ; 2.16        ;
+---------------------------------------+-------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Sun Nov 22 04:50:17 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tx -c tx
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file tx_native.vhd
    Info (12022): Found design unit 1: tx_native-rtl File: P:/sdr.hdl/tx_native.vhd Line: 28
    Info (12023): Found entity 1: tx_native File: P:/sdr.hdl/tx_native.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file tx_native/altera_xcvr_functions.sv
    Info (12022): Found design unit 1: altera_xcvr_functions (SystemVerilog) (tx_native) File: P:/sdr.hdl/tx_native/altera_xcvr_functions.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/sv_reconfig_bundle_to_xcvr.sv
    Info (12023): Found entity 1: sv_reconfig_bundle_to_xcvr File: P:/sdr.hdl/tx_native/sv_reconfig_bundle_to_xcvr.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/sv_reconfig_bundle_to_ip.sv
    Info (12023): Found entity 1: sv_reconfig_bundle_to_ip File: P:/sdr.hdl/tx_native/sv_reconfig_bundle_to_ip.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/sv_reconfig_bundle_merger.sv
    Info (12023): Found entity 1: sv_reconfig_bundle_merger File: P:/sdr.hdl/tx_native/sv_reconfig_bundle_merger.sv Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file tx_native/av_xcvr_h.sv
    Info (12022): Found design unit 1: av_xcvr_h (SystemVerilog) (tx_native) File: P:/sdr.hdl/tx_native/av_xcvr_h.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_xcvr_avmm_csr.sv
    Info (12023): Found entity 1: av_xcvr_avmm_csr File: P:/sdr.hdl/tx_native/av_xcvr_avmm_csr.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_tx_pma_ch.sv
    Info (12023): Found entity 1: av_tx_pma_ch File: P:/sdr.hdl/tx_native/av_tx_pma_ch.sv Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_tx_pma.sv
    Info (12023): Found entity 1: av_tx_pma File: P:/sdr.hdl/tx_native/av_tx_pma.sv Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_rx_pma.sv
    Info (12023): Found entity 1: av_rx_pma File: P:/sdr.hdl/tx_native/av_rx_pma.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_pma.sv
    Info (12023): Found entity 1: av_pma File: P:/sdr.hdl/tx_native/av_pma.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_pcs_ch.sv
    Info (12023): Found entity 1: av_pcs_ch File: P:/sdr.hdl/tx_native/av_pcs_ch.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_pcs.sv
    Info (12023): Found entity 1: av_pcs File: P:/sdr.hdl/tx_native/av_pcs.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_xcvr_avmm.sv
    Info (12023): Found entity 1: av_xcvr_avmm File: P:/sdr.hdl/tx_native/av_xcvr_avmm.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_xcvr_native.sv
    Info (12023): Found entity 1: av_xcvr_native File: P:/sdr.hdl/tx_native/av_xcvr_native.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_xcvr_plls.sv
    Info (12023): Found entity 1: av_xcvr_plls File: P:/sdr.hdl/tx_native/av_xcvr_plls.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_xcvr_data_adapter.sv
    Info (12023): Found entity 1: av_xcvr_data_adapter File: P:/sdr.hdl/tx_native/av_xcvr_data_adapter.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_reconfig_bundle_to_basic.sv
    Info (12023): Found entity 1: av_reconfig_bundle_to_basic File: P:/sdr.hdl/tx_native/av_reconfig_bundle_to_basic.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_reconfig_bundle_to_xcvr.sv
    Info (12023): Found entity 1: av_reconfig_bundle_to_xcvr File: P:/sdr.hdl/tx_native/av_reconfig_bundle_to_xcvr.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_hssi_8g_rx_pcs_rbc.sv
    Info (12023): Found entity 1: av_hssi_8g_rx_pcs_rbc File: P:/sdr.hdl/tx_native/av_hssi_8g_rx_pcs_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_hssi_8g_tx_pcs_rbc.sv
    Info (12023): Found entity 1: av_hssi_8g_tx_pcs_rbc File: P:/sdr.hdl/tx_native/av_hssi_8g_tx_pcs_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_hssi_common_pcs_pma_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_common_pcs_pma_interface_rbc File: P:/sdr.hdl/tx_native/av_hssi_common_pcs_pma_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_hssi_common_pld_pcs_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_common_pld_pcs_interface_rbc File: P:/sdr.hdl/tx_native/av_hssi_common_pld_pcs_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_hssi_pipe_gen1_2_rbc.sv
    Info (12023): Found entity 1: av_hssi_pipe_gen1_2_rbc File: P:/sdr.hdl/tx_native/av_hssi_pipe_gen1_2_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_hssi_rx_pcs_pma_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_rx_pcs_pma_interface_rbc File: P:/sdr.hdl/tx_native/av_hssi_rx_pcs_pma_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_hssi_rx_pld_pcs_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_rx_pld_pcs_interface_rbc File: P:/sdr.hdl/tx_native/av_hssi_rx_pld_pcs_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_hssi_tx_pcs_pma_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_tx_pcs_pma_interface_rbc File: P:/sdr.hdl/tx_native/av_hssi_tx_pcs_pma_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/av_hssi_tx_pld_pcs_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_tx_pld_pcs_interface_rbc File: P:/sdr.hdl/tx_native/av_hssi_tx_pld_pcs_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/alt_reset_ctrl_lego.sv
    Info (12023): Found entity 1: alt_reset_ctrl_lego File: P:/sdr.hdl/tx_native/alt_reset_ctrl_lego.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/alt_reset_ctrl_tgx_cdrauto.sv
    Info (12023): Found entity 1: alt_reset_ctrl_tgx_cdrauto File: P:/sdr.hdl/tx_native/alt_reset_ctrl_tgx_cdrauto.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/alt_xcvr_resync.sv
    Info (12023): Found entity 1: alt_xcvr_resync File: P:/sdr.hdl/tx_native/alt_xcvr_resync.sv Line: 44
Info (12021): Found 1 design units, including 0 entities, in source file tx_native/alt_xcvr_csr_common_h.sv
    Info (12022): Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (tx_native) File: P:/sdr.hdl/tx_native/alt_xcvr_csr_common_h.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/alt_xcvr_csr_common.sv
    Info (12023): Found entity 1: alt_xcvr_csr_common File: P:/sdr.hdl/tx_native/alt_xcvr_csr_common.sv Line: 23
Info (12021): Found 1 design units, including 0 entities, in source file tx_native/alt_xcvr_csr_pcs8g_h.sv
    Info (12022): Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (tx_native) File: P:/sdr.hdl/tx_native/alt_xcvr_csr_pcs8g_h.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/alt_xcvr_csr_pcs8g.sv
    Info (12023): Found entity 1: alt_xcvr_csr_pcs8g File: P:/sdr.hdl/tx_native/alt_xcvr_csr_pcs8g.sv Line: 23
Info (12021): Found 3 design units, including 3 entities, in source file tx_native/alt_xcvr_csr_selector.sv
    Info (12023): Found entity 1: csr_mux File: P:/sdr.hdl/tx_native/alt_xcvr_csr_selector.sv Line: 23
    Info (12023): Found entity 2: csr_indexed_write_mux File: P:/sdr.hdl/tx_native/alt_xcvr_csr_selector.sv Line: 51
    Info (12023): Found entity 3: csr_indexed_read_only_reg File: P:/sdr.hdl/tx_native/alt_xcvr_csr_selector.sv Line: 88
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/alt_xcvr_mgmt2dec.sv
    Info (12023): Found entity 1: alt_xcvr_mgmt2dec File: P:/sdr.hdl/tx_native/alt_xcvr_mgmt2dec.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/altera_wait_generate.v
    Info (12023): Found entity 1: altera_wait_generate File: P:/sdr.hdl/tx_native/altera_wait_generate.v Line: 15
Info (12021): Found 1 design units, including 0 entities, in source file tx_native/altera_xcvr_native_av_functions_h.sv
    Info (12022): Found design unit 1: altera_xcvr_native_av_functions_h (SystemVerilog) (tx_native) File: P:/sdr.hdl/tx_native/altera_xcvr_native_av_functions_h.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/altera_xcvr_native_av.sv
    Info (12023): Found entity 1: altera_xcvr_native_av File: P:/sdr.hdl/tx_native/altera_xcvr_native_av.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file tx_native/altera_xcvr_data_adapter_av.sv
    Info (12023): Found entity 1: altera_xcvr_data_adapter_av File: P:/sdr.hdl/tx_native/altera_xcvr_data_adapter_av.sv Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file tx_reset.vhd
    Info (12022): Found design unit 1: tx_reset-rtl File: P:/sdr.hdl/tx_reset.vhd Line: 25
    Info (12023): Found entity 1: tx_reset File: P:/sdr.hdl/tx_reset.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file tx_reset/altera_xcvr_functions.sv
    Info (12022): Found design unit 1: altera_xcvr_functions (SystemVerilog) (tx_reset) File: P:/sdr.hdl/tx_reset/altera_xcvr_functions.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file tx_reset/alt_xcvr_resync.sv
    Info (12023): Found entity 1: alt_xcvr_resync File: P:/sdr.hdl/tx_reset/alt_xcvr_resync.sv Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file tx_reset/altera_xcvr_reset_control.sv
    Info (12023): Found entity 1: altera_xcvr_reset_control File: P:/sdr.hdl/tx_reset/altera_xcvr_reset_control.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file tx_reset/alt_xcvr_reset_counter.sv
    Info (12023): Found entity 1: alt_xcvr_reset_counter File: P:/sdr.hdl/tx_reset/alt_xcvr_reset_counter.sv Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file tx_reconfig.vhd
    Info (12022): Found design unit 1: tx_reconfig-rtl File: P:/sdr.hdl/tx_reconfig.vhd Line: 27
    Info (12023): Found entity 1: tx_reconfig File: P:/sdr.hdl/tx_reconfig.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file tx_reconfig/altera_xcvr_functions.sv
    Info (12022): Found design unit 1: altera_xcvr_functions (SystemVerilog) (tx_reconfig) File: P:/sdr.hdl/tx_reconfig/altera_xcvr_functions.sv Line: 20
Info (12021): Found 1 design units, including 0 entities, in source file tx_reconfig/av_xcvr_h.sv
    Info (12022): Found design unit 1: av_xcvr_h (SystemVerilog) (tx_reconfig) File: P:/sdr.hdl/tx_reconfig/av_xcvr_h.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_resync.sv
    Info (12023): Found entity 1: alt_xcvr_resync File: P:/sdr.hdl/tx_reconfig/alt_xcvr_resync.sv Line: 44
Info (12021): Found 1 design units, including 0 entities, in source file tx_reconfig/alt_xcvr_reconfig_h.sv
    Info (12022): Found design unit 1: alt_xcvr_reconfig_h (SystemVerilog) (tx_reconfig) File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_h.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cal_seq.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cal_seq File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_cal_seq.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xreconf_cif.sv
    Info (12023): Found entity 1: alt_xreconf_cif File: P:/sdr.hdl/tx_reconfig/alt_xreconf_cif.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xreconf_uif.sv
    Info (12023): Found entity 1: alt_xreconf_uif File: P:/sdr.hdl/tx_reconfig/alt_xreconf_uif.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xreconf_basic_acq.sv
    Info (12023): Found entity 1: alt_xreconf_basic_acq File: P:/sdr.hdl/tx_reconfig/alt_xreconf_basic_acq.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_analog.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_analog File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_analog.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_analog_av.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_analog_av File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_analog_av.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xreconf_analog_datactrl_av.sv
    Info (12023): Found entity 1: alt_xreconf_analog_datactrl_av File: P:/sdr.hdl/tx_reconfig/alt_xreconf_analog_datactrl_av.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xreconf_analog_rmw_av.sv
    Info (12023): Found entity 1: alt_xreconf_analog_rmw_av File: P:/sdr.hdl/tx_reconfig/alt_xreconf_analog_rmw_av.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xreconf_analog_ctrlsm.sv
    Info (12023): Found entity 1: alt_xreconf_analog_ctrlsm File: P:/sdr.hdl/tx_reconfig/alt_xreconf_analog_ctrlsm.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_offset_cancellation.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_offset_cancellation File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_offset_cancellation.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_offset_cancellation_av File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_eyemon.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_eyemon File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_eyemon.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_dfe.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_dfe File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_dfe.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_adce.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_adce File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_adce.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_dcd.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_dcd File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_dcd.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_dcd_av.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_dcd_av File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_dcd_av.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_dcd_cal_av File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_dcd_control_av.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_dcd_control_av File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_dcd_control_av.sv Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_mif.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_mif File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_mif.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/av_xcvr_reconfig_mif.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_mif File: P:/sdr.hdl/tx_reconfig/av_xcvr_reconfig_mif.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/av_xcvr_reconfig_mif_ctrl.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_mif_ctrl File: P:/sdr.hdl/tx_reconfig/av_xcvr_reconfig_mif_ctrl.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/av_xcvr_reconfig_mif_avmm.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_mif_avmm File: P:/sdr.hdl/tx_reconfig/av_xcvr_reconfig_mif_avmm.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_pll.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_pll File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_pll.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/av_xcvr_reconfig_pll.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_pll File: P:/sdr.hdl/tx_reconfig/av_xcvr_reconfig_pll.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/av_xcvr_reconfig_pll_ctrl.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_pll_ctrl File: P:/sdr.hdl/tx_reconfig/av_xcvr_reconfig_pll_ctrl.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_soc.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_soc File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_soc.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_ram.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_ram File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_cpu_ram.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_direct.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_direct File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_direct.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_arbiter_acq.sv
    Info (12023): Found entity 1: alt_arbiter_acq File: P:/sdr.hdl/tx_reconfig/alt_arbiter_acq.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_basic.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_basic File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_basic.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/av_xrbasic_l2p_addr.sv
    Info (12023): Found entity 1: av_xrbasic_l2p_addr File: P:/sdr.hdl/tx_reconfig/av_xrbasic_l2p_addr.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/av_xrbasic_l2p_ch.sv
    Info (12023): Found entity 1: av_xrbasic_l2p_ch File: P:/sdr.hdl/tx_reconfig/av_xrbasic_l2p_ch.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/av_xrbasic_l2p_rom.sv
    Info (12023): Found entity 1: av_xrbasic_l2p_rom File: P:/sdr.hdl/tx_reconfig/av_xrbasic_l2p_rom.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/av_xrbasic_lif_csr.sv
    Info (12023): Found entity 1: av_xrbasic_lif_csr File: P:/sdr.hdl/tx_reconfig/av_xrbasic_lif_csr.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/av_xrbasic_lif.sv
    Info (12023): Found entity 1: av_xrbasic_lif File: P:/sdr.hdl/tx_reconfig/av_xrbasic_lif.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/av_xcvr_reconfig_basic.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_basic File: P:/sdr.hdl/tx_reconfig/av_xcvr_reconfig_basic.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_arbiter.sv
    Info (12023): Found entity 1: alt_xcvr_arbiter File: P:/sdr.hdl/tx_reconfig/alt_xcvr_arbiter.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_m2s.sv
    Info (12023): Found entity 1: alt_xcvr_m2s File: P:/sdr.hdl/tx_reconfig/alt_xcvr_m2s.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/altera_wait_generate.v
    Info (12023): Found entity 1: altera_wait_generate File: P:/sdr.hdl/tx_reconfig/altera_wait_generate.v Line: 15
Info (12021): Found 3 design units, including 3 entities, in source file tx_reconfig/alt_xcvr_csr_selector.sv
    Info (12023): Found entity 1: csr_mux File: P:/sdr.hdl/tx_reconfig/alt_xcvr_csr_selector.sv Line: 23
    Info (12023): Found entity 2: csr_indexed_write_mux File: P:/sdr.hdl/tx_reconfig/alt_xcvr_csr_selector.sv Line: 51
    Info (12023): Found entity 3: csr_indexed_read_only_reg File: P:/sdr.hdl/tx_reconfig/alt_xcvr_csr_selector.sv Line: 88
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/sv_reconfig_bundle_to_basic.sv
    Info (12023): Found entity 1: sv_reconfig_bundle_to_basic File: P:/sdr.hdl/tx_reconfig/sv_reconfig_bundle_to_basic.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/av_reconfig_bundle_to_basic.sv
    Info (12023): Found entity 1: av_reconfig_bundle_to_basic File: P:/sdr.hdl/tx_reconfig/av_reconfig_bundle_to_basic.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/av_reconfig_bundle_to_xcvr.sv
    Info (12023): Found entity 1: av_reconfig_bundle_to_xcvr File: P:/sdr.hdl/tx_reconfig/av_reconfig_bundle_to_xcvr.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu.v
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_cpu.v Line: 6
Info (12021): Found 3 design units, including 3 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v Line: 21
    Info (12023): Found entity 2: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v Line: 86
    Info (12023): Found entity 3: alt_xcvr_reconfig_cpu_reconfig_cpu File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v Line: 151
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0 File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_irq_mapper File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: P:/sdr.hdl/tx_reconfig/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: P:/sdr.hdl/tx_reconfig/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: P:/sdr.hdl/tx_reconfig/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: P:/sdr.hdl/tx_reconfig/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: P:/sdr.hdl/tx_reconfig/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: P:/sdr.hdl/tx_reconfig/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: P:/sdr.hdl/tx_reconfig/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: P:/sdr.hdl/tx_reconfig/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001 File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002 File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003 File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001 File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file tx_reconfig/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: P:/sdr.hdl/tx_reconfig/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: P:/sdr.hdl/tx_reconfig/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001 File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001 File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 2 design units, including 1 entities, in source file tx.vhd
    Info (12022): Found design unit 1: tx-structure File: P:/sdr.hdl/tx.vhd Line: 22
    Info (12023): Found entity 1: tx File: P:/sdr.hdl/tx.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file tb.vhd
    Info (12022): Found design unit 1: tb-DUT File: P:/sdr.hdl/tb.vhd Line: 10
    Info (12023): Found entity 1: tb File: P:/sdr.hdl/tb.vhd Line: 4
Info (12127): Elaborating entity "tb" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at tb.vhd(31): used explicit default value for signal "tx_parallel_data" because signal was never assigned a value File: P:/sdr.hdl/tb.vhd Line: 31
Warning (10036): Verilog HDL or VHDL warning at tb.vhd(33): object "tx_std_clkout" assigned a value but never read File: P:/sdr.hdl/tb.vhd Line: 33
Warning (10036): Verilog HDL or VHDL warning at tb.vhd(34): object "tx_ready" assigned a value but never read File: P:/sdr.hdl/tb.vhd Line: 34
Warning (10036): Verilog HDL or VHDL warning at tb.vhd(35): object "reconfig_mgmt_readdata" assigned a value but never read File: P:/sdr.hdl/tb.vhd Line: 35
Warning (10036): Verilog HDL or VHDL warning at tb.vhd(36): object "reconfig_busy" assigned a value but never read File: P:/sdr.hdl/tb.vhd Line: 36
Warning (10036): Verilog HDL or VHDL warning at tb.vhd(37): object "reconfig_mgmt_waitrequest" assigned a value but never read File: P:/sdr.hdl/tb.vhd Line: 37
Info (12128): Elaborating entity "tx" for hierarchy "tx:tx_inst0" File: P:/sdr.hdl/tb.vhd Line: 42
Info (12128): Elaborating entity "tx_native" for hierarchy "tx:tx_inst0|tx_native:tx_native_inst0" File: P:/sdr.hdl/tx.vhd Line: 80
Info (12128): Elaborating entity "altera_xcvr_native_av" for hierarchy "tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst" File: P:/sdr.hdl/tx_native.vhd Line: 153
Warning (10230): Verilog HDL assignment warning at altera_xcvr_functions.sv(220): truncated value with size 32 to match size of target (4) File: P:/sdr.hdl/tx_native/altera_xcvr_functions.sv Line: 220
Info (12128): Elaborating entity "av_xcvr_plls" for hierarchy "tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls" File: P:/sdr.hdl/tx_native/altera_xcvr_native_av.sv Line: 427
Info (12128): Elaborating entity "av_reconfig_bundle_to_xcvr" for hierarchy "tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst" File: P:/sdr.hdl/tx_native/av_xcvr_plls.sv Line: 345
Info (12128): Elaborating entity "av_xcvr_avmm_csr" for hierarchy "tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst" File: P:/sdr.hdl/tx_native/av_xcvr_plls.sv Line: 438
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst" File: P:/sdr.hdl/tx_native/av_xcvr_avmm_csr.sv Line: 230
Info (12128): Elaborating entity "av_xcvr_native" for hierarchy "tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst" File: P:/sdr.hdl/tx_native/altera_xcvr_native_av.sv Line: 694
Info (12128): Elaborating entity "av_pma" for hierarchy "tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma" File: P:/sdr.hdl/tx_native/av_xcvr_native.sv Line: 701
Info (12128): Elaborating entity "av_tx_pma" for hierarchy "tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma" File: P:/sdr.hdl/tx_native/av_pma.sv Line: 364
Info (12128): Elaborating entity "av_tx_pma_ch" for hierarchy "tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst" File: P:/sdr.hdl/tx_native/av_tx_pma.sv Line: 259
Info (12128): Elaborating entity "av_pcs" for hierarchy "tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs" File: P:/sdr.hdl/tx_native/av_xcvr_native.sv Line: 1142
Info (12128): Elaborating entity "av_pcs_ch" for hierarchy "tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch" File: P:/sdr.hdl/tx_native/av_pcs.sv Line: 1059
Info (12128): Elaborating entity "av_hssi_tx_pcs_pma_interface_rbc" for hierarchy "tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface" File: P:/sdr.hdl/tx_native/av_pcs_ch.sv Line: 2053
Info (12128): Elaborating entity "av_hssi_8g_tx_pcs_rbc" for hierarchy "tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs" File: P:/sdr.hdl/tx_native/av_pcs_ch.sv Line: 2252
Info (12128): Elaborating entity "av_hssi_tx_pld_pcs_interface_rbc" for hierarchy "tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface" File: P:/sdr.hdl/tx_native/av_pcs_ch.sv Line: 2495
Info (12128): Elaborating entity "av_xcvr_avmm" for hierarchy "tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm" File: P:/sdr.hdl/tx_native/av_xcvr_native.sv Line: 1234
Info (12128): Elaborating entity "av_xcvr_avmm_csr" for hierarchy "tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst" File: P:/sdr.hdl/tx_native/av_xcvr_avmm.sv Line: 376
Info (12128): Elaborating entity "sv_reconfig_bundle_merger" for hierarchy "tx:tx_inst0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst" File: P:/sdr.hdl/tx_native/altera_xcvr_native_av.sv Line: 713
Info (12128): Elaborating entity "tx_reconfig" for hierarchy "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0" File: P:/sdr.hdl/tx.vhd Line: 99
Info (12128): Elaborating entity "alt_xcvr_reconfig" for hierarchy "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst" File: P:/sdr.hdl/tx_reconfig.vhd Line: 68
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_resync:inst_reconfig_reset_sync" File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig.sv Line: 224
Info (12128): Elaborating entity "alt_xcvr_arbiter" for hierarchy "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_arbiter:arbiter" File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig.sv Line: 288
Info (12128): Elaborating entity "alt_xcvr_reconfig_offset_cancellation" for hierarchy "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset" File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig.sv Line: 333
Info (12128): Elaborating entity "alt_xcvr_reconfig_offset_cancellation_av" for hierarchy "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av" File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_offset_cancellation.sv Line: 154
Info (12128): Elaborating entity "altera_wait_generate" for hierarchy "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|altera_wait_generate:wait_gen" File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv Line: 170
Info (12128): Elaborating entity "alt_cal_av" for hierarchy "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst" File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv Line: 696
Warning (10230): Verilog HDL assignment warning at alt_cal_av.v(292): truncated value with size 32 to match size of target (12) File: c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 292
Warning (10230): Verilog HDL assignment warning at alt_cal_av.v(299): truncated value with size 32 to match size of target (12) File: c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 299
Warning (10230): Verilog HDL assignment warning at alt_cal_av.v(313): truncated value with size 32 to match size of target (12) File: c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 313
Info (12130): Elaborated megafunction instantiation "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst" File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv Line: 696
Info (12133): Instantiated megafunction "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst" with the following parameter: File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv Line: 696
    Info (12134): Parameter "number_of_channels" = "2"
    Info (12134): Parameter "channel_address_width" = "2"
    Info (12134): Parameter "pma_base_address" = "0"
Info (12128): Elaborating entity "alt_cal_edge_detect" for hierarchy "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 170
Info (12131): Elaborated megafunction instantiation "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det", which is child of megafunction instantiation "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 170
Info (12128): Elaborating entity "alt_arbiter_acq" for hierarchy "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_arbiter_acq:mutex_inst" File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv Line: 732
Info (12128): Elaborating entity "alt_xcvr_reconfig_analog" for hierarchy "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog" File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig.sv Line: 393
Info (12128): Elaborating entity "alt_xcvr_reconfig_analog_av" for hierarchy "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv" File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_analog.sv Line: 153
Info (12128): Elaborating entity "alt_xreconf_uif" for hierarchy "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif" File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_analog_av.sv Line: 141
Info (12128): Elaborating entity "alt_xreconf_analog_datactrl_av" for hierarchy "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl" File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_analog_av.sv Line: 176
Info (12128): Elaborating entity "alt_xreconf_analog_ctrlsm" for hierarchy "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm" File: P:/sdr.hdl/tx_reconfig/alt_xreconf_analog_datactrl_av.sv Line: 485
Info (12128): Elaborating entity "alt_xreconf_analog_rmw_av" for hierarchy "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm" File: P:/sdr.hdl/tx_reconfig/alt_xreconf_analog_datactrl_av.sv Line: 503
Info (12128): Elaborating entity "alt_xreconf_cif" for hierarchy "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif" File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_analog_av.sv Line: 214
Info (12128): Elaborating entity "alt_xreconf_basic_acq" for hierarchy "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq" File: P:/sdr.hdl/tx_reconfig/alt_xreconf_cif.sv Line: 110
Info (12128): Elaborating entity "alt_xcvr_reconfig_direct" for hierarchy "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_direct:direct.sc_direct" File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig.sv Line: 563
Info (12128): Elaborating entity "alt_xcvr_reconfig_cal_seq" for hierarchy "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_cal_seq:cal_seq" File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig.sv Line: 940
Info (12128): Elaborating entity "alt_xcvr_reconfig_basic" for hierarchy "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic" File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig.sv Line: 971
Info (12128): Elaborating entity "av_xcvr_reconfig_basic" for hierarchy "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5" File: P:/sdr.hdl/tx_reconfig/alt_xcvr_reconfig_basic.sv Line: 114
Info (12128): Elaborating entity "av_xrbasic_lif" for hierarchy "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if" File: P:/sdr.hdl/tx_reconfig/av_xcvr_reconfig_basic.sv Line: 161
Info (12128): Elaborating entity "av_xrbasic_lif_csr" for hierarchy "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr" File: P:/sdr.hdl/tx_reconfig/av_xrbasic_lif.sv Line: 146
Info (12128): Elaborating entity "av_xrbasic_l2p_rom" for hierarchy "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch" File: P:/sdr.hdl/tx_reconfig/av_xrbasic_lif_csr.sv Line: 426
Warning (10030): Net "rom_l2p_ch.data_a" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0' File: P:/sdr.hdl/tx_reconfig/av_xrbasic_l2p_rom.sv Line: 59
Warning (10030): Net "rom_l2p_ch.waddr_a" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0' File: P:/sdr.hdl/tx_reconfig/av_xrbasic_l2p_rom.sv Line: 59
Warning (10030): Net "rom_l2p_ch.we_a" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0' File: P:/sdr.hdl/tx_reconfig/av_xrbasic_l2p_rom.sv Line: 59
Info (12128): Elaborating entity "av_xrbasic_l2p_addr" for hierarchy "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_addr:l2paddr" File: P:/sdr.hdl/tx_reconfig/av_xrbasic_lif_csr.sv Line: 458
Info (12128): Elaborating entity "csr_mux" for hierarchy "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux" File: P:/sdr.hdl/tx_reconfig/av_xrbasic_lif.sv Line: 239
Info (12128): Elaborating entity "alt_xcvr_arbiter" for hierarchy "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[0].pif_arb" File: P:/sdr.hdl/tx_reconfig/av_xcvr_reconfig_basic.sv Line: 200
Info (12128): Elaborating entity "av_reconfig_bundle_to_basic" for hierarchy "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_reconfig_bundle_to_basic:bundle" File: P:/sdr.hdl/tx_reconfig/av_xcvr_reconfig_basic.sv Line: 271
Info (12128): Elaborating entity "tx_reset" for hierarchy "tx:tx_inst0|tx_reset:tx_reset_inst0" File: P:/sdr.hdl/tx.vhd Line: 114
Info (12128): Elaborating entity "altera_xcvr_reset_control" for hierarchy "tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst" File: P:/sdr.hdl/tx_reset.vhd Line: 72
Info (12128): Elaborating entity "alt_xcvr_reset_counter" for hierarchy "tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown" File: P:/sdr.hdl/tx_reset/altera_xcvr_reset_control.sv Line: 163
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy" File: P:/sdr.hdl/tx_reset/altera_xcvr_reset_control.sv Line: 223
Info (12128): Elaborating entity "alt_xcvr_reset_counter" for hierarchy "tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset" File: P:/sdr.hdl/tx_reset/altera_xcvr_reset_control.sv Line: 290
Info (12128): Elaborating entity "alt_xcvr_reset_counter" for hierarchy "tx:tx_inst0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready" File: P:/sdr.hdl/tx_reset/altera_xcvr_reset_control.sv Line: 303
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[0]~0 File: P:/sdr.hdl/tx_reconfig/alt_xcvr_csr_selector.sv Line: 32
    Warning (19017): Found clock multiplexer tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[0]~1 File: P:/sdr.hdl/tx_reconfig/alt_xcvr_csr_selector.sv Line: 32
    Warning (19017): Found clock multiplexer tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[1]~2 File: P:/sdr.hdl/tx_reconfig/alt_xcvr_csr_selector.sv Line: 32
    Warning (19017): Found clock multiplexer tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[1]~3 File: P:/sdr.hdl/tx_reconfig/alt_xcvr_csr_selector.sv Line: 32
    Warning (19017): Found clock multiplexer tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[2]~4 File: P:/sdr.hdl/tx_reconfig/alt_xcvr_csr_selector.sv Line: 32
    Warning (19017): Found clock multiplexer tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[2]~5 File: P:/sdr.hdl/tx_reconfig/alt_xcvr_csr_selector.sv Line: 32
    Warning (19017): Found clock multiplexer tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[3]~6 File: P:/sdr.hdl/tx_reconfig/alt_xcvr_csr_selector.sv Line: 32
    Warning (19017): Found clock multiplexer tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[3]~7 File: P:/sdr.hdl/tx_reconfig/alt_xcvr_csr_selector.sv Line: 32
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|rom_l2p_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/tx.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif
Info (12130): Elaborated megafunction instantiation "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0"
Info (12133): Instantiated megafunction "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M10K"
    Info (12134): Parameter "INIT_FILE" = "db/tx.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rd12.tdf
    Info (12023): Found entity 1: altsyncram_rd12 File: P:/sdr.hdl/db/altsyncram_rd12.tdf Line: 28
Info (13000): Registers with preset signals will power-up high File: c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 56
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 86 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det|pd_xor~0" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 14
    Info (17048): Logic cell "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd90_det|pd_xor~0" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 14
    Info (17048): Logic cell "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd180_det|pd_xor~0" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 14
    Info (17048): Logic cell "tx:tx_inst0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd270_det|pd_xor~0" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 14
Info (144001): Generated suppressed messages file P:/sdr.hdl/output_files/tx.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 13 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 925 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 0 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 881 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 936 megabytes
    Info: Processing ended: Sun Nov 22 04:50:46 2015
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in P:/sdr.hdl/output_files/tx.map.smsg.


