\begin{tikzpicture}[
        GateCfg/.style={
            logic gate inputs={normal,normal,normal},
            draw,
            scale=1.5
        }
    ]
    
    % D flip flop 1
    \draw (0,0)coordinate (A)--++(0:3.5)coordinate (B)--++(90:4.5)coordinate (C)--++(180:3.5)coordinate (D)--cycle;
    \draw ($(A)!0.8!(D)$)node[right]{\Large D}--++(180:1.5)node[]{};
    \draw ($(A)!0.5!(C)$)node[]{\Large D Latch};
    \draw ($(B)!0.8!(C)$)node[left]{\Large Q}--++(0:4)node[]{};
    \draw ($(B)!0.2!(C)$)node[left]{\Large $\overline{\mbox{Q}}$}--++(0:0.5)node[]{};
    \draw ($(A)!0.53!(D)$)node[]{}--++(-30:0.3)node[]{}--++(-150:0.3)node[]{};
    \draw ($(A)!0.5!(D)$)node[]{}--++(180:1.5)node[]{};
    
    % D flip flop 2
    \draw (7.5,0)coordinate (A)--++(0:3.5)coordinate (B)--++(90:4.5)coordinate (C)--++(180:3.5)coordinate (D)--cycle;
    \draw ($(A)!0.8!(D)$)node[right]{\Large Q};
    \draw ($(A)!0.5!(C)$)node[]{\Large Q Latch};
    \draw ($(B)!0.8!(C)$)node[left]{\Large Q}--++(0:1.5)node[]{};
    \draw ($(B)!0.2!(C)$)node[left]{\Large $\overline{\mbox{Q}}$}--++(0:1.5)node[]{};
    \draw ($(A)!0.53!(D)$)node[]{}--++(-30:0.3)node[]{}--++(-150:0.3)node[]{};
    \draw ($(A)!0.5!(D)$)node[]{}--++(180:1.5)node[]{};
    
    % CLK
    \draw (-2.5,-1)node[below]{\Large CLK}node[]{}--++(0:1)node[]{}--++(90:3.25)node[]{};
    
    \draw (2,-1)node[not gate US,GateCfg](NOT){};
    \draw (-1.5,-1)node[]{}--(NOT.input)node[]{};
    \draw (NOT.output)node[]{}--++(0:3.35)node[]{}--++(90:3.27)node[]{};
    
\end{tikzpicture} 