Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0a875fc318d1437a8b5093600d4ffaa7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg4_TDMTEST_behav xil_defaultlib.sseg4_TDMTEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.bcd11
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.sseg_decoder
Compiling module xil_defaultlib.mux2(N=7)
Compiling module xil_defaultlib.an_decoder
Compiling module xil_defaultlib.counter(N=18)
Compiling module xil_defaultlib.counter(N=2)
Compiling module xil_defaultlib.sseg4_TDM
Compiling module xil_defaultlib.sseg4_TDMTEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot sseg4_TDMTEST_behav
