
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.093850                       # Number of seconds simulated
sim_ticks                                 93849690033                       # Number of ticks simulated
final_tick                                93849690033                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 207370                       # Simulator instruction rate (inst/s)
host_op_rate                                   289793                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               24365266                       # Simulator tick rate (ticks/s)
host_mem_usage                               33871380                       # Number of bytes of host memory used
host_seconds                                  3851.78                       # Real time elapsed on the host
sim_insts                                   798743014                       # Number of instructions simulated
sim_ops                                    1116220749                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst         123520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data      115551424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         122752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data      114716416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst         123712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data      115220992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         123072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data      115348096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          461329984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       123520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       122752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst       123712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       123072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        493056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    123408256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       123408256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            1930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data         1805491                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            1918                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data         1792444                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            1933                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data         1800328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            1923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data         1802314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7208281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1928254                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1928254                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           1316147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data        1231239272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           1307964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data        1222341981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           1318193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data        1227718408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           1311374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data        1229072743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4915626081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      1316147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      1307964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      1318193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      1311374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5253677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1314956458                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1314956458                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1314956458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          1316147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data       1231239272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          1307964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data       1222341981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          1318193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data       1227718408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          1311374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data       1229072743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6230582539                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups               12091404                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         12091404                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           157804                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             9719392                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                1007442                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             16099                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups        9719392                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits           7638619                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses         2080773                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted        49627                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                   53779734                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                   14718663                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                       228212                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                        18965                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                   21267848                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                          366                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                   80                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON    93849690033                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                       281830902                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          21432975                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     206450187                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   12091404                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           8646061                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                    260057539                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 319648                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 709                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1662                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          174                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                 21267587                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                39405                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples         281652889                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.031433                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.497522                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               233630036     82.95%     82.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 4393070      1.56%     84.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 2551582      0.91%     85.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3534028      1.25%     86.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2892395      1.03%     87.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2667169      0.95%     88.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2859378      1.02%     89.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4655652      1.65%     91.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                24469579      8.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           281652889                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.042903                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.732532                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                13145874                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles            228113643                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 28571758                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles             11661790                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                159824                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts             289204649                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                159824                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                17947743                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles              145131247                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          9159                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 34972676                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles             83432240                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             288382622                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents              3801418                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents              20526307                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents              23075271                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents              39950816                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          337830157                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            729590394                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       272781730                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups        302351653                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            327469356                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                10360653                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               249                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           255                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 64799985                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            50076417                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           14902508                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          1925775                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1528292                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 287144550                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded               2230                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                288273921                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            21282                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        7699117                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      9772834                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved          1856                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples    281652889                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.023508                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.943807                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          197866195     70.25%     70.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           17976234      6.38%     76.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           16540701      5.87%     82.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14220148      5.05%     87.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10948487      3.89%     91.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            7642095      2.71%     94.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            7164983      2.54%     96.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            4790848      1.70%     98.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            4503198      1.60%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      281652889                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 825278     22.59%     22.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     22.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     22.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd              1497359     40.98%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 64954      1.78%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                32137      0.88%     66.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          1227320     33.59%     99.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            6649      0.18%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass           228232      0.08%      0.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            142627922     49.48%     49.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              311130      0.11%     49.66% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1344418      0.47%     50.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           75188368     26.08%     76.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     76.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     76.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     76.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     76.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     76.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     76.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     76.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     76.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     76.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     76.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     76.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     76.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     76.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     76.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     76.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     76.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     76.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     76.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.21% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             7545640      2.62%     78.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3339029      1.16%     79.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       46279419     16.05%     96.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      11409763      3.96%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             288273921                       # Type of FU issued
system.cpu0.iq.rate                          1.022861                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                    3653697                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012674                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         528564305                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        129387755                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    122578146                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads          333311397                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes         165460180                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses    161178716                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             123675236                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses              168024150                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         2263596                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      1031076                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses         1463                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         2080                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       392634                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          238                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked      4330475                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                159824                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles              108273533                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles             20520161                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          287146780                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            11267                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             50076417                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            14902508                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               903                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                979920                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents             18867176                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          2080                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect         74225                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       106264                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              180489                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            287937835                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             53779525                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           336078                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                    68498154                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                11476028                       # Number of branches executed
system.cpu0.iew.exec_stores                  14718629                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.021669                       # Inst execution rate
system.cpu0.iew.wb_sent                     283816144                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    283756862                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                217708025                       # num instructions producing a value
system.cpu0.iew.wb_consumers                378989518                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.006834                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.574443                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts        7699608                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            374                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           157985                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples    280593186                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.995917                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.362397                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    223868173     79.78%     79.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     10014334      3.57%     83.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8335441      2.97%     86.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4714467      1.68%     88.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      3895466      1.39%     89.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1800123      0.64%     90.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3330519      1.19%     91.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3023982      1.08%     92.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     21610681      7.70%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    280593186                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           200000001                       # Number of instructions committed
system.cpu0.commit.committedOps             279447532                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      63555185                       # Number of memory references committed
system.cpu0.commit.loads                     49045317                       # Number of loads committed
system.cpu0.commit.membars                        196                       # Number of memory barriers committed
system.cpu0.commit.branches                  11258443                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                 159990208                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                172902797                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              933645                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass       204924      0.07%      0.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       139361180     49.87%     49.94% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         301101      0.11%     50.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1344329      0.48%     50.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      74680813     26.72%     77.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     77.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     77.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     77.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     77.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     77.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     77.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     77.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     77.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     77.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     77.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     77.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     77.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     77.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     77.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     77.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     77.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     77.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     77.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     77.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     77.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     77.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.26% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        7130524      2.55%     79.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3128562      1.12%     80.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     41914793     15.00%     95.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     11381306      4.07%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        279447532                       # Class of committed instruction
system.cpu0.commit.bw_lim_events             21610681                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   546129645                       # The number of ROB reads
system.cpu0.rob.rob_writes                  575359609                       # The number of ROB writes
system.cpu0.timesIdled                           1189                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         178013                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                  200000001                       # Number of Instructions Simulated
system.cpu0.committedOps                    279447532                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.409155                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.409155                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.709645                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.709645                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               275676025                       # number of integer regfile reads
system.cpu0.int_regfile_writes              110983155                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                298574189                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               149219271                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 61619250                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                72083906                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               93117373                       # number of misc regfile reads
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements          2617077                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.811932                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           51410935                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2617589                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            19.640568                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           150183                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   511.811932                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.999633                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999633                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          351                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        498384229                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       498384229                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     37482350                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       37482350                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     13699573                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      13699573                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data     51181923                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        51181923                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     51181923                       # number of overall hits
system.cpu0.dcache.overall_hits::total       51181923                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      9978596                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9978596                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       810311                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       810311                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data     10788907                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      10788907                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data     10788907                       # number of overall misses
system.cpu0.dcache.overall_misses::total     10788907                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 545404788261                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 545404788261                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  30825587428                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  30825587428                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 576230375689                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 576230375689                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 576230375689                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 576230375689                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     47460946                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     47460946                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     14509884                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14509884                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     61970830                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     61970830                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     61970830                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     61970830                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.210249                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.210249                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.055845                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055845                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.174097                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.174097                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.174097                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.174097                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 54657.467670                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54657.467670                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 38041.674651                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38041.674651                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 53409.522919                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53409.522919                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 53409.522919                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53409.522919                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     34016460                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets           11                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           634983                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.570663                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets           11                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks      1078108                       # number of writebacks
system.cpu0.dcache.writebacks::total          1078108                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data      7952904                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7952904                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data          292                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          292                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data      7953196                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7953196                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data      7953196                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7953196                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      2025692                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2025692                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       810019                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       810019                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data      2835711                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2835711                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data      2835711                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2835711                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 132497584452                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 132497584452                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  30278373857                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  30278373857                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 162775958309                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 162775958309                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 162775958309                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 162775958309                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.042681                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.042681                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.055825                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.055825                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.045759                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.045759                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.045759                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.045759                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 65408.553942                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 65408.553942                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 37379.831655                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37379.831655                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 57402.167678                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 57402.167678                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 57402.167678                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 57402.167678                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements             2552                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.912467                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           21263850                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3064                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6939.898825                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            76257                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.912467                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999829                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999829                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        170143736                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       170143736                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst     21263850                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       21263850                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     21263850                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        21263850                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     21263850                       # number of overall hits
system.cpu0.icache.overall_hits::total       21263850                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         3734                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         3734                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         3734                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          3734                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         3734                       # number of overall misses
system.cpu0.icache.overall_misses::total         3734                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    188559915                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    188559915                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    188559915                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    188559915                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    188559915                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    188559915                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     21267584                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     21267584                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     21267584                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     21267584                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     21267584                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     21267584                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000176                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000176                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000176                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000176                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000176                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000176                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 50498.102571                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50498.102571                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 50498.102571                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50498.102571                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 50498.102571                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50498.102571                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3298                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    84.564103                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks         2552                       # number of writebacks
system.cpu0.icache.writebacks::total             2552                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          670                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          670                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          670                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          670                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          670                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          670                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         3064                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3064                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         3064                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3064                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         3064                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3064                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    151303543                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    151303543                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    151303543                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    151303543                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    151303543                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    151303543                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000144                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000144                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000144                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000144                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000144                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000144                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 49381.051893                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 49381.051893                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 49381.051893                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 49381.051893                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 49381.051893                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 49381.051893                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements         2461243                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse        4090.449598                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2992748                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         2465339                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            1.213930                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle           73000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks    32.365251                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst    41.308047                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data  4016.776300                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.007902                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.010085                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.980658                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.998645                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          349                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          700                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2817                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          230                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        24298911                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       24298911                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks      1078108                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      1078108                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks         2548                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total         2548                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::cpu0.data       218122                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total       218122                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::cpu0.data        67059                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        67059                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst          951                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total          951                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data        88805                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total        88805                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst          951                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data       155864                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         156815                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst          951                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data       155864                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        156815                       # number of overall hits
system.cpu0.l2cache.UpgradeReq_misses::cpu0.data            2                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu0.l2cache.ReadExReq_misses::cpu0.data       524838                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       524838                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst         2113                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total         2113                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data      1936887                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      1936887                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst         2113                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data      2461725                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      2463838                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst         2113                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data      2461725                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      2463838                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data  28582626762                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  28582626762                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst    145321200                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total    145321200                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data 130111838287                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 130111838287                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst    145321200                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data 158694465049                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 158839786249                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst    145321200                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data 158694465049                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 158839786249                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks      1078108                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      1078108                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks         2548                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total         2548                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data       218124                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total       218124                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data       591897                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       591897                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst         3064                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total         3064                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data      2025692                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      2025692                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst         3064                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data      2617589                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      2620653                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst         3064                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data      2617589                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      2620653                       # number of overall (read+write) accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data     0.000009                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.000009                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.886705                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.886705                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.689621                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.689621                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.956161                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.956161                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.689621                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.940455                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.940162                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.689621                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.940455                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.940162                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 54459.903364                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 54459.903364                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 68774.822527                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 68774.822527                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 67175.750721                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 67175.750721                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 68774.822527                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 64464.741207                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 64468.437555                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 68774.822527                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 64464.741207                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 64468.437555                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks      1054594                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1054594                       # number of writebacks
system.cpu0.l2cache.CleanEvict_mshr_misses::writebacks          302                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total          302                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data            2                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data       524838                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       524838                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst         2113                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total         2113                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data      1936887                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      1936887                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst         2113                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data      2461725                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      2463838                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst         2113                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data      2461725                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      2463838                       # number of overall MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data        24323                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total        24323                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data  27097313932                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  27097313932                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst    139336177                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total    139336177                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data 124630443493                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 124630443493                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst    139336177                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data 151727757425                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 151867093602                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst    139336177                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data 151727757425                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 151867093602                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data     0.000009                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.886705                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.886705                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.689621                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.689621                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.956161                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.956161                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.689621                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.940455                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.940162                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.689621                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.940455                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.940162                       # mshr miss rate for overall accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 12161.500000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 12161.500000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 51629.862800                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 51629.862800                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 65942.345954                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65942.345954                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 64345.748354                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 64345.748354                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 65942.345954                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 61634.730697                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 61638.424930                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 65942.345954                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 61634.730697                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 61638.424930                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests      5458900                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests      2838145                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops         3307                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops         3307                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp      2028756                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty      2132702                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean         2552                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict      2947656                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq       218124                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp       218124                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq       591897                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp       591897                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq         3064                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq      2025692                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side         8680                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      8288503                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total          8297183                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side       359424                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side    236524608                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total         236884032                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                    2463281                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic             67494016                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples      5302261                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.000626                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.025015                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0           5298941     99.94%     99.94% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1              3320      0.06%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total       5302261                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy    2537598119                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          2.7                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy      3061268                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy   2687636452                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu1.branchPred.lookups               12293620                       # Number of BP lookups
system.cpu1.branchPred.condPredicted         12293620                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           199903                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             9945189                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                1047493                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             16004                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups        9945189                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits           7594129                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses         2351060                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted        91726                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                   53665563                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                   14688306                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                       227556                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                        19052                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                   21329092                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                          419                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                   80                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON    93849690033                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                       281830902                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          21520613                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                     206715570                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   12293620                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           8641622                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                    259928194                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 403764                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 264                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         2182                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles          287                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                 21328779                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                57347                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples         281653428                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.034775                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.501270                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               233502455     82.90%     82.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 4385041      1.56%     84.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 2561068      0.91%     85.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3546550      1.26%     86.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2897777      1.03%     87.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2667812      0.95%     88.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2863037      1.02%     89.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 4644788      1.65%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                24584900      8.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           281653428                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.043621                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.733474                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                13303150                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles            227773504                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 28745829                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles             11629063                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                201882                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts             289846354                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                201882                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                18099344                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles              143475719                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles         11292                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 35110933                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles             84754258                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts             288734694                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents              3844729                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents              20639481                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents              24319825                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents              40113796                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands          338107817                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            730004210                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups       273865928                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups        301333208                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps            326778226                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                11329470                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts               240                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts           256                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                 64398974                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            50019129                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           14894919                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          1938066                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1573678                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                 287153588                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded               2463                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                288164480                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            53432                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        8344481                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     10175312                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved          2089                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples    281653428                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.023117                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.943261                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          197816375     70.23%     70.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           18039539      6.40%     76.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           16626080      5.90%     82.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           14125355      5.02%     87.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10974513      3.90%     91.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            7666568      2.72%     94.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            7093780      2.52%     96.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            4786600      1.70%     98.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            4524618      1.61%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      281653428                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 875846     23.87%     23.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     23.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     23.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd              1480488     40.36%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 62655      1.71%     65.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                32194      0.88%     66.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          1210705     33.00%     99.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            6658      0.18%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass           229246      0.08%      0.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            142875316     49.58%     49.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              309838      0.11%     49.77% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1344417      0.47%     50.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           74947317     26.01%     76.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     76.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     76.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     76.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     76.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     76.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     76.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     76.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     76.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     76.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     76.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     76.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     76.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     76.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     76.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     76.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     76.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     76.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     76.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.24% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             7580989      2.63%     78.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3337791      1.16%     80.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       46151807     16.02%     96.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      11387759      3.95%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             288164480                       # Type of FU issued
system.cpu1.iq.rate                          1.022473                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                    3668546                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012731                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         529452678                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes        130528688                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses    122801422                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads          332251688                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes         164973811                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses    160676226                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses             124126293                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses              167477487                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         2275140                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      1094893                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses         1450                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         2008                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       408286                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads          204                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked      4304914                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                201882                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles              106778800                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles             20531537                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts          287156051                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            55403                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             50019129                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts            14894919                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts               977                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                980111                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents             18877343                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          2008                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect         73557                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       160926                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              234483                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts            287661024                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             53665349                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           503456                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                    68353619                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                11494920                       # Number of branches executed
system.cpu1.iew.exec_stores                  14688270                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.020687                       # Inst execution rate
system.cpu1.iew.wb_sent                     283550558                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                    283477648                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                217433642                       # num instructions producing a value
system.cpu1.iew.wb_consumers                378469397                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.005843                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.574508                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts        8345164                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls            374                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           200118                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples    280496365                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.993993                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.359426                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    223789523     79.78%     79.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     10076144      3.59%     83.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8328056      2.97%     86.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4736495      1.69%     88.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      3905931      1.39%     89.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1788981      0.64%     90.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3333200      1.19%     91.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      3002390      1.07%     92.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     21535645      7.68%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    280496365                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts           199490539                       # Number of instructions committed
system.cpu1.commit.committedOps             278811460                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      63410842                       # Number of memory references committed
system.cpu1.commit.loads                     48924213                       # Number of loads committed
system.cpu1.commit.membars                        196                       # Number of memory barriers committed
system.cpu1.commit.branches                  11246208                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                 159487495                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                172629987                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              932422                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass       204924      0.07%      0.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       139111631     49.89%     49.97% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         301101      0.11%     50.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1344329      0.48%     50.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      74438633     26.70%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        7126855      2.56%     79.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3127339      1.12%     80.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     41797358     14.99%     95.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     11359290      4.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        278811460                       # Class of committed instruction
system.cpu1.commit.bw_lim_events             21535645                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   546117344                       # The number of ROB reads
system.cpu1.rob.rob_writes                  575476030                       # The number of ROB writes
system.cpu1.timesIdled                           1202                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         177474                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                  199490539                       # Number of Instructions Simulated
system.cpu1.committedOps                    278811460                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.412753                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.412753                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.707838                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.707838                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads               275583400                       # number of integer regfile reads
system.cpu1.int_regfile_writes              111208115                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                297584729                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               148737824                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 61636093                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                72153579                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               93026987                       # number of misc regfile reads
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements          2610147                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          511.813494                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           51331443                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2610659                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            19.662255                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           155178                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   511.813494                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.999636                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999636                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          364                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        497389923                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       497389923                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data     37423682                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       37423682                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data     13679065                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      13679065                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data     51102747                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        51102747                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     51102747                       # number of overall hits
system.cpu1.dcache.overall_hits::total       51102747                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data      9937080                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9937080                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       807581                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       807581                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data     10744661                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10744661                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data     10744661                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10744661                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 539864761500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 539864761500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  31106091011                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  31106091011                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data 570970852511                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 570970852511                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data 570970852511                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 570970852511                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data     47360762                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     47360762                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data     14486646                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     14486646                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     61847408                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     61847408                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     61847408                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     61847408                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.209817                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.209817                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.055747                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.055747                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.173729                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.173729                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.173729                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.173729                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 54328.309876                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 54328.309876                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 38517.611250                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 38517.611250                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 53139.959698                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 53139.959698                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 53139.959698                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 53139.959698                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     33924123                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           631589                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.712340                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks      1076797                       # number of writebacks
system.cpu1.dcache.writebacks::total          1076797                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data      7916959                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7916959                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data          284                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          284                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data      7917243                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7917243                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data      7917243                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7917243                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data      2020121                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2020121                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       807297                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       807297                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data      2827418                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2827418                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data      2827418                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2827418                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 132297944292                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 132297944292                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data  30560945037                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  30560945037                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 162858889329                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 162858889329                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 162858889329                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 162858889329                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.042654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.042654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.055727                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.055727                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.045716                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045716                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.045716                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045716                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 65490.108905                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65490.108905                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 37855.888275                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 37855.888275                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 57599.862959                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 57599.862959                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 57599.862959                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 57599.862959                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements             2545                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.911278                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21325034                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3057                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          6975.804383                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            81252                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.911278                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.999827                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999827                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        170633289                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       170633289                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst     21325034                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21325034                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     21325034                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21325034                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     21325034                       # number of overall hits
system.cpu1.icache.overall_hits::total       21325034                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         3745                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3745                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         3745                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3745                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         3745                       # number of overall misses
system.cpu1.icache.overall_misses::total         3745                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    185688786                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    185688786                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    185688786                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    185688786                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    185688786                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    185688786                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     21328779                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21328779                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     21328779                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21328779                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     21328779                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21328779                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000176                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000176                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000176                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000176                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000176                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000176                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 49583.120427                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49583.120427                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 49583.120427                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49583.120427                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 49583.120427                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49583.120427                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2656                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               41                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    64.780488                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks         2545                       # number of writebacks
system.cpu1.icache.writebacks::total             2545                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          688                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          688                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          688                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          688                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          688                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          688                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         3057                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3057                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         3057                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3057                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         3057                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3057                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    149144035                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    149144035                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    149144035                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    149144035                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    149144035                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    149144035                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000143                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000143                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000143                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000143                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000143                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000143                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 48787.711809                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 48787.711809                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 48787.711809                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 48787.711809                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 48787.711809                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 48787.711809                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements         2446143                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse        4090.671837                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           2992586                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         2450239                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            1.221345                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle           78000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks    33.784675                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst    40.695819                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data  4016.191344                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.008248                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.009936                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.980515                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.998699                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          240                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          753                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         2706                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          397                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        24222867                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       24222867                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks      1076797                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      1076797                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks         2541                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total         2541                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::cpu1.data       216757                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total       216757                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::cpu1.data        75101                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        75101                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst          947                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total          947                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data        88894                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        88894                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst          947                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data       163995                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         164942                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst          947                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data       163995                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        164942                       # number of overall hits
system.cpu1.l2cache.UpgradeReq_misses::cpu1.data            2                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu1.l2cache.ReadExReq_misses::cpu1.data       515439                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       515439                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst         2110                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total         2110                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data      1931227                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      1931227                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst         2110                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data      2446666                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      2448776                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst         2110                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data      2446666                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      2448776                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data  28841729400                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  28841729400                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst    143178345                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total    143178345                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data 129909162472                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 129909162472                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst    143178345                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data 158750891872                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 158894070217                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst    143178345                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data 158750891872                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 158894070217                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks      1076797                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      1076797                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks         2541                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total         2541                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data       216759                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total       216759                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data       590540                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       590540                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst         3057                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total         3057                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data      2020121                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2020121                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst         3057                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data      2610661                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2613718                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst         3057                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data      2610661                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2613718                       # number of overall (read+write) accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data     0.000009                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000009                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.872827                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.872827                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.690219                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.690219                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.955996                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.955996                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.690219                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.937183                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.936894                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.690219                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.937183                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.936894                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 55955.659933                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 55955.659933                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 67857.035545                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 67857.035545                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 67267.681361                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 67267.681361                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 67857.035545                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 64884.578390                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 64887.139623                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 67857.035545                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 64884.578390                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 64887.139623                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks      1060480                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1060480                       # number of writebacks
system.cpu1.l2cache.CleanEvict_mshr_misses::writebacks          310                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total          310                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data       515439                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       515439                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst         2110                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total         2110                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data      1931227                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      1931227                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst         2110                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data      2446666                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      2448776                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst         2110                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data      2446666                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      2448776                       # number of overall MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data        25297                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        25297                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data  27382993597                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  27382993597                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst    137205461                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total    137205461                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data 124443929462                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 124443929462                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst    137205461                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data 151826923059                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 151964128520                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst    137205461                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data 151826923059                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 151964128520                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data     0.000009                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.872827                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.872827                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.690219                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.690219                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.955996                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.955996                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.690219                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.937183                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.936894                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.690219                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.937183                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.936894                       # mshr miss rate for overall accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 12648.500000                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 12648.500000                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 53125.575669                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 53125.575669                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 65026.284834                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65026.284834                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 64437.753543                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 64437.753543                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 65026.284834                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 62054.617614                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 62057.178166                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 65026.284834                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 62054.617614                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 62057.178166                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests      5446045                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests      2831832                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops         3262                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops         3262                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp      2023176                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty      2137277                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean         2545                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict      2920027                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeReq       216759                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeResp       216759                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq       590540                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp       590540                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq         3057                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq      2020121                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side         8659                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      8264985                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total          8273644                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side       358528                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side    235997184                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total         236355712                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                    2447157                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic             67870720                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples      5278630                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.000620                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.024897                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0           5275356     99.94%     99.94% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1              3274      0.06%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total       5278630                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy    2532765006                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          2.7                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy      3053943                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy   2680381731                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu2.branchPred.lookups               12054617                       # Number of BP lookups
system.cpu2.branchPred.condPredicted         12054617                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           143709                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             9812674                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 995789                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect              7458                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups        9812674                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits           7623058                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses         2189616                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted        45454                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                   53571810                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                   14669573                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                       227419                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                        19111                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                   21157630                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                          734                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                   80                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON    93849690033                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                       281830902                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          21318427                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                     205541381                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   12054617                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           8618847                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                    260176647                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 290944                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.TlbCycles                        24                       # Number of cycles fetch has spent waiting for tlb
system.cpu2.fetch.MiscStallCycles                 494                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles         5467                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles          211                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                 21157001                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                32426                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples         281646748                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.026843                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            2.492746                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               233826576     83.02%     83.02% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 4380755      1.56%     84.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 2542306      0.90%     85.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3521836      1.25%     86.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2881467      1.02%     87.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 2650843      0.94%     88.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 2852940      1.01%     89.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 4641780      1.65%     91.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                24348245      8.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           281646748                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.042773                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.729307                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                13054611                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles            228379034                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 28429132                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles             11638499                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                145472                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts             287997026                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                145472                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                17834370                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles              144229637                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles         13130                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 34828211                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles             84595928                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts             287241659                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents              3812021                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents              20527914                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents              23643346                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents              40590074                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands          336623456                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            726722248                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups       271818736                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups        300876555                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps            326895528                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                 9727795                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts               275                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts           287                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                 64639018                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads            49899001                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores           14826967                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          1937182                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1555881                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                 286113990                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded               2354                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                287416203                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued            20667                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        7196801                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined      9085742                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved          1980                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples    281646748                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.020485                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.941617                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          198091977     70.33%     70.33% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           17929577      6.37%     76.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           16503304      5.86%     82.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           14197182      5.04%     87.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           10910396      3.87%     91.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            7603873      2.70%     94.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            7134059      2.53%     96.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            4787871      1.70%     98.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            4488509      1.59%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      281646748                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 821856     22.67%     22.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     22.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     22.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd              1487370     41.02%     63.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     63.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     63.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     63.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     63.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     63.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     63.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     63.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     63.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     63.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     63.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     63.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     63.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     63.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     63.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     63.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     63.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     63.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     63.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     63.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     63.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     63.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     63.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     63.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     63.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     63.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     63.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 62979      1.74%     65.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                32367      0.89%     66.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          1214743     33.50%     99.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite            6660      0.18%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass           229226      0.08%      0.08% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            142258158     49.50%     49.58% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              307682      0.11%     49.68% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv              1344425      0.47%     50.15% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           74971766     26.08%     76.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     76.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     76.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     76.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     76.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     76.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     76.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     76.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     76.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     76.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     76.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     76.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     76.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     76.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     76.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     76.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     76.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     76.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     76.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.23% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             7495555      2.61%     78.84% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3300427      1.15%     79.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       46115923     16.04%     96.04% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite      11393041      3.96%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             287416203                       # Type of FU issued
system.cpu2.iq.rate                          1.019818                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                    3625975                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.012616                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         527948836                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes        128776924                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses    122310148                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads          332176958                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes         164537805                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses    160679924                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses             123367450                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses              167445502                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads         2255789                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       954206                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses         1165                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         1633                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       336389                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads          224                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked      4283614                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                145472                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles              107224209                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles             20644326                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts          286116344                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts             8020                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts             49899001                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts            14826967                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts               959                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                978060                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents             18994999                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          1633                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect         60583                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       103383                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              163966                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts            287113317                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts             53571590                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           302884                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                    68241120                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                11459457                       # Number of branches executed
system.cpu2.iew.exec_stores                  14669530                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.018743                       # Inst execution rate
system.cpu2.iew.wb_sent                     283044639                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                    282990072                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                217137889                       # num instructions producing a value
system.cpu2.iew.wb_consumers                378032313                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.004113                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.574390                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts        7197514                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls            374                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           144076                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples    280653723                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.993820                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.361554                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    224091167     79.85%     79.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     10006747      3.57%     83.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      8284769      2.95%     86.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4685244      1.67%     88.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      3850832      1.37%     89.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      1790063      0.64%     90.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      3307073      1.18%     91.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      3011305      1.07%     92.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8     21626523      7.71%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    280653723                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts           199577009                       # Number of instructions committed
system.cpu2.commit.committedOps             278919417                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                      63435341                       # Number of memory references committed
system.cpu2.commit.loads                     48944769                       # Number of loads committed
system.cpu2.commit.membars                        196                       # Number of memory barriers committed
system.cpu2.commit.branches                  11248284                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                 159572824                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                172676286                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              932629                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass       204924      0.07%      0.07% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       139153981     49.89%     49.96% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         301101      0.11%     50.07% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv         1344329      0.48%     50.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      74479741     26.70%     77.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     77.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     77.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     77.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     77.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     77.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     77.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     77.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     77.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     77.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     77.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     77.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     77.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     77.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     77.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     77.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     77.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     77.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     77.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     77.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     77.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     77.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.26% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        7127476      2.56%     79.81% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3127546      1.12%     80.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     41817293     14.99%     95.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite     11363026      4.07%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        278919417                       # Class of committed instruction
system.cpu2.commit.bw_lim_events             21626523                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   545144131                       # The number of ROB reads
system.cpu2.rob.rob_writes                  573232195                       # The number of ROB writes
system.cpu2.timesIdled                           1198                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                         184154                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                  199577009                       # Number of Instructions Simulated
system.cpu2.committedOps                    278919417                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.412141                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.412141                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.708145                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.708145                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads               274893614                       # number of integer regfile reads
system.cpu2.int_regfile_writes              110758682                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                297605232                       # number of floating regfile reads
system.cpu2.fp_regfile_writes               148732267                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 61574652                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                71974666                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               92818661                       # number of misc regfile reads
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          2611386                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.811835                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           51275344                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2611898                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            19.631450                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           145188                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   511.811835                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.999632                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999632                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          353                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        496999202                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       496999202                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data     37364102                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       37364102                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data     13681782                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      13681782                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data     51045884                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        51045884                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     51045884                       # number of overall hits
system.cpu2.dcache.overall_hits::total       51045884                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data      9943722                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      9943722                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       808807                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       808807                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data     10752529                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      10752529                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data     10752529                       # number of overall misses
system.cpu2.dcache.overall_misses::total     10752529                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data 543360354741                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 543360354741                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data  31075399478                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  31075399478                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data 574435754219                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 574435754219                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data 574435754219                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 574435754219                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data     47307824                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     47307824                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data     14490589                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     14490589                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     61798413                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     61798413                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     61798413                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     61798413                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.210192                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.210192                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.055816                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.055816                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.173994                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.173994                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.173994                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.173994                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 54643.558493                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 54643.558493                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 38421.279091                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 38421.279091                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 53423.315968                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 53423.315968                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 53423.315968                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 53423.315968                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     33481653                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           44                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           630157                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    53.132240                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           44                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks      1078818                       # number of writebacks
system.cpu2.dcache.writebacks::total          1078818                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data      7922583                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      7922583                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data          310                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          310                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data      7922893                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      7922893                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data      7922893                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      7922893                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data      2021139                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2021139                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data       808497                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       808497                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data      2829636                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2829636                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data      2829636                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2829636                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data 132187565781                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 132187565781                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data  30529126299                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  30529126299                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data 162716692080                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 162716692080                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data 162716692080                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 162716692080                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.042723                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.042723                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.055795                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.055795                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.045788                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.045788                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.045788                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.045788                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 65402.511050                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 65402.511050                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 37760.345801                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 37760.345801                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 57504.460673                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 57504.460673                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 57504.460673                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 57504.460673                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements             2499                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.911259                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           21153308                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3011                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          7025.343075                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            71262                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   511.911259                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.999827                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999827                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          508                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        169259011                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       169259011                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst     21153308                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       21153308                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     21153308                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        21153308                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     21153308                       # number of overall hits
system.cpu2.icache.overall_hits::total       21153308                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         3692                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3692                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         3692                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3692                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         3692                       # number of overall misses
system.cpu2.icache.overall_misses::total         3692                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    189027113                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    189027113                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    189027113                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    189027113                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    189027113                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    189027113                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     21157000                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     21157000                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     21157000                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     21157000                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     21157000                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     21157000                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000175                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000175                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000175                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000175                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000175                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000175                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 51199.109697                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 51199.109697                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 51199.109697                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 51199.109697                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 51199.109697                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 51199.109697                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1762                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               38                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    46.368421                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks         2499                       # number of writebacks
system.cpu2.icache.writebacks::total             2499                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          681                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          681                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          681                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          681                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          681                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          681                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         3011                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3011                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         3011                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3011                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         3011                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3011                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst    152282229                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    152282229                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst    152282229                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    152282229                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst    152282229                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    152282229                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 50575.300232                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50575.300232                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 50575.300232                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50575.300232                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 50575.300232                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50575.300232                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements         2437169                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse        4090.448660                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           3004895                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         2441265                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            1.230876                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks    33.767902                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst    39.264575                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data  4017.416184                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.008244                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.009586                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.980814                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.998645                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          363                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          674                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         2480                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          579                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        24227365                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       24227365                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks      1078818                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1078818                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks         2495                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total         2495                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::cpu2.data       217737                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total       217737                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::cpu2.data        83591                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        83591                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst          901                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total          901                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data        90693                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total        90693                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst          901                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data       174284                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         175185                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst          901                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data       174284                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        175185                       # number of overall hits
system.cpu2.l2cache.UpgradeReq_misses::cpu2.data            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu2.l2cache.ReadExReq_misses::cpu2.data       507169                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       507169                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst         2110                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total         2110                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data      1930446                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      1930446                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst         2110                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data      2437615                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      2439725                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst         2110                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data      2437615                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      2439725                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data  28778364340                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  28778364340                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst    146507013                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total    146507013                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data 129789574320                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 129789574320                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst    146507013                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data 158567938660                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 158714445673                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst    146507013                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data 158567938660                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 158714445673                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks      1078818                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1078818                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks         2495                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total         2495                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::cpu2.data       217739                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total       217739                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data       590760                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       590760                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst         3011                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total         3011                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data      2021139                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2021139                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst         3011                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data      2611899                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2614910                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst         3011                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data      2611899                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2614910                       # number of overall (read+write) accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::cpu2.data     0.000009                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.000009                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data     0.858503                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.858503                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.700764                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.700764                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.955128                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.955128                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.700764                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.933273                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.933005                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.700764                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.933273                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.933005                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 56743.145460                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 56743.145460                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 69434.603318                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 69434.603318                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 67232.947371                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 67232.947371                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 69434.603318                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 65050.444250                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 65054.235897                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 69434.603318                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 65050.444250                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 65054.235897                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks      1040791                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1040791                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::writebacks          359                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total          359                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::cpu2.data            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data       507169                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       507169                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst         2110                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total         2110                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data      1930446                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      1930446                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst         2110                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data      2437615                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      2439725                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst         2110                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data      2437615                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      2439725                       # number of overall MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::cpu2.data        26495                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        26495                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data  27342939190                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  27342939190                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst    140538077                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total    140538077                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data 124326421025                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 124326421025                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst    140538077                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data 151669360215                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 151809898292                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst    140538077                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data 151669360215                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 151809898292                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::cpu2.data     0.000009                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data     0.858503                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.858503                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.700764                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.700764                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.955128                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.955128                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.700764                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.933273                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.933005                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.700764                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.933273                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.933005                       # mshr miss rate for overall accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu2.data 13247.500000                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total 13247.500000                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 53912.875570                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 53912.875570                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 66605.723697                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 66605.723697                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 64402.951973                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 64402.951973                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 66605.723697                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 62220.391742                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 62224.184403                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 66605.723697                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 62220.391742                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 62224.184403                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests      5450131                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests      2834557                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops         3385                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops         3385                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp      2024149                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty      2119609                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean         2499                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict      2929941                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeReq       217739                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeResp       217739                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq       590760                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp       590760                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq         3011                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq      2021139                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side         8521                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side      8270661                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total          8279182                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side       352640                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side    236205824                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total         236558464                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                    2438164                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic             66610624                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples      5272075                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.000644                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.025364                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0           5268681     99.94%     99.94% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1              3394      0.06%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total       5272075                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy    2535544813                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          2.7                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy      3008321                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy   2681982224                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu3.branchPred.lookups               12123786                       # Number of BP lookups
system.cpu3.branchPred.condPredicted         12123786                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           170470                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             9697565                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                1012946                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect              8345                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups        9697565                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits           7618945                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses         2078620                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted        70007                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                   53622954                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                   14678096                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                       227126                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                        19232                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                   21231653                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                          382                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                   80                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON    93849690033                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                       281830902                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles          21410808                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                     206093878                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                   12123786                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           8631891                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                    260068877                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 344558                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.TlbCycles                         6                       # Number of cycles fetch has spent waiting for tlb
system.cpu3.fetch.MiscStallCycles                 402                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles         1833                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles          357                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                 21231381                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                36765                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples         281654568                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.029796                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            2.495880                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               233697929     82.97%     82.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 4390980      1.56%     84.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2557096      0.91%     85.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3535197      1.26%     86.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2885256      1.02%     87.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 2655327      0.94%     88.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 2854525      1.01%     89.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 4634809      1.65%     91.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                24443449      8.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           281654568                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.043018                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.731268                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                13161862                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles            228138881                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                 28508930                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles             11672616                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                172279                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts             288661387                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                172279                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                17954412                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles              143876300                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles         11847                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                 34921050                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles             84718680                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts             287851587                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents              3800886                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents              20827323                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents              24668401                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents              39694440                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.FullRegisterEvents               1                       # Number of times there has been no free registers
system.cpu3.rename.RenamedOperands          337329373                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            728031863                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups       272681582                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups        300996620                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps            327029086                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                10300166                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts               251                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts           266                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                 64724435                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads            49952213                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores           14839554                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads          1944507                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1570400                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                 286447758                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded               2333                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                287770251                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued            21359                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        7407641                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined      9101856                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved          1959                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples    281654568                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.021713                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.942478                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          197968855     70.29%     70.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           17978466      6.38%     76.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           16575164      5.88%     82.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           14152809      5.02%     87.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           10934521      3.88%     91.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            7624387      2.71%     94.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            7121263      2.53%     96.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            4797391      1.70%     98.40% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            4501712      1.60%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      281654568                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 847950     23.26%     23.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     23.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     23.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd              1481946     40.65%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 65421      1.79%     65.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                32377      0.89%     66.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          1211096     33.22%     99.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite            6652      0.18%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass           230669      0.08%      0.08% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            142505006     49.52%     49.60% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              308523      0.11%     49.71% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv              1344411      0.47%     50.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           75005483     26.06%     76.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     76.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     76.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     76.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     76.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     76.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     76.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     76.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     76.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     76.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     76.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     76.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     76.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     76.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     76.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     76.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     76.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     76.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     76.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.24% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             7517482      2.61%     78.85% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3307063      1.15%     80.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       46154373     16.04%     96.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite      11397241      3.96%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             287770251                       # Type of FU issued
system.cpu3.iq.rate                          1.021074                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                    3645442                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.012668                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         528541581                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes        129347517                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses    122511369                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads          332320290                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes         164512045                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses    160736347                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses             123672677                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses              167512347                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads         2266470                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       984021                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses         1512                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         1879                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       344485                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads          184                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked      4290430                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                172279                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles              106913124                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles             20638277                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts          286450091                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts            64270                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts             49952213                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts            14839554                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts               939                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                982772                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents             18981810                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          1879                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect         63389                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       128860                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              192249                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts            287388927                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts             53622726                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           381324                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                    68300774                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                11469771                       # Number of branches executed
system.cpu3.iew.exec_stores                  14678048                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.019721                       # Inst execution rate
system.cpu3.iew.wb_sent                     283304664                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                    283247716                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                217304984                       # num instructions producing a value
system.cpu3.iew.wb_consumers                378349638                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      1.005027                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.574350                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts        7408138                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls            374                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           170654                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples    280619756                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.994379                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.361313                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    223963036     79.81%     79.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     10050462      3.58%     83.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      8306464      2.96%     86.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4710394      1.68%     88.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      3865207      1.38%     89.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      1793591      0.64%     90.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      3314739      1.18%     91.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      2996353      1.07%     92.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     21619510      7.70%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    280619756                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts           199675465                       # Number of instructions committed
system.cpu3.commit.committedOps             279042340                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                      63463234                       # Number of memory references committed
system.cpu3.commit.loads                     48968169                       # Number of loads committed
system.cpu3.commit.membars                        196                       # Number of memory barriers committed
system.cpu3.commit.branches                  11250648                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                 159669979                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                172728999                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              932866                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass       204924      0.07%      0.07% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       139202207     49.89%     49.96% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         301101      0.11%     50.07% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv         1344329      0.48%     50.55% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      74526545     26.71%     77.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     77.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     77.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     77.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     77.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     77.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     77.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     77.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     77.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     77.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     77.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     77.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     77.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     77.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     77.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     77.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     77.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     77.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     77.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     77.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     77.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     77.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.26% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        7128187      2.55%     79.81% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3127783      1.12%     80.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     41839982     14.99%     95.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite     11367282      4.07%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        279042340                       # Class of committed instruction
system.cpu3.commit.bw_lim_events             21619510                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                   545450724                       # The number of ROB reads
system.cpu3.rob.rob_writes                  573941362                       # The number of ROB writes
system.cpu3.timesIdled                           1212                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                         176334                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                  199675465                       # Number of Instructions Simulated
system.cpu3.committedOps                    279042340                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.411445                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.411445                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.708494                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.708494                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads               275211269                       # number of integer regfile reads
system.cpu3.int_regfile_writes              110945501                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                297714330                       # number of floating regfile reads
system.cpu3.fp_regfile_writes               148787174                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 61612400                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                72091140                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               92902294                       # number of misc regfile reads
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements          2612597                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          511.809316                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           51302839                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2613109                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            19.632874                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           140193                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   511.809316                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.999628                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999628                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          144                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          362                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        497307949                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       497307949                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data     37386700                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       37386700                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data     13688209                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      13688209                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data     51074909                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        51074909                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     51074909                       # number of overall hits
system.cpu3.dcache.overall_hits::total       51074909                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data      9955073                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      9955073                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       806873                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       806873                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data     10761946                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      10761946                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data     10761946                       # number of overall misses
system.cpu3.dcache.overall_misses::total     10761946                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data 539648288190                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 539648288190                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data  31054001474                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  31054001474                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data 570702289664                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 570702289664                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data 570702289664                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 570702289664                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data     47341773                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     47341773                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data     14495082                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     14495082                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     61836855                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     61836855                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     61836855                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     61836855                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.210281                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.210281                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.055665                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.055665                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.174038                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.174038                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.174038                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.174038                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 54208.370766                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 54208.370766                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 38486.851678                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 38486.851678                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 53029.655572                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 53029.655572                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 53029.655572                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 53029.655572                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     34228737                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          180                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           627514                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    54.546571                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          180                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks      1075310                       # number of writebacks
system.cpu3.dcache.writebacks::total          1075310                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data      7932436                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      7932436                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data          302                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          302                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data      7932738                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      7932738                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data      7932738                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      7932738                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data      2022637                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2022637                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data       806571                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       806571                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data      2829208                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2829208                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data      2829208                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2829208                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data 132888203775                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 132888203775                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data  30508155867                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  30508155867                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data 163396359642                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 163396359642                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data 163396359642                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 163396359642                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.042724                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.042724                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.055644                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055644                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.045753                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.045753                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.045753                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.045753                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 65700.471105                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 65700.471105                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 37824.513734                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 37824.513734                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 57753.392342                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 57753.392342                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 57753.392342                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 57753.392342                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements             2596                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.909490                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           21227609                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3108                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          6829.990026                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            66267                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   511.909490                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.999823                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999823                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        169854124                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       169854124                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst     21227609                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       21227609                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     21227609                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        21227609                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     21227609                       # number of overall hits
system.cpu3.icache.overall_hits::total       21227609                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         3768                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3768                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         3768                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3768                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         3768                       # number of overall misses
system.cpu3.icache.overall_misses::total         3768                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    183717757                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    183717757                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    183717757                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    183717757                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    183717757                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    183717757                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     21231377                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     21231377                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     21231377                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     21231377                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     21231377                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     21231377                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000177                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000177                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000177                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000177                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000177                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000177                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 48757.366507                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 48757.366507                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 48757.366507                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 48757.366507                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 48757.366507                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 48757.366507                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2943                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    47.467742                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks         2596                       # number of writebacks
system.cpu3.icache.writebacks::total             2596                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          660                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          660                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          660                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          660                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          660                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          660                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         3108                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3108                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         3108                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3108                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         3108                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3108                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst    149676167                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    149676167                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst    149676167                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    149676167                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst    149676167                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    149676167                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000146                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000146                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000146                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000146                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000146                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000146                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 48158.354891                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 48158.354891                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 48158.354891                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 48158.354891                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 48158.354891                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 48158.354891                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements         2441884                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse        4090.023086                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3001175                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         2445980                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            1.226983                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks    31.330190                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst    39.352979                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data  4019.339916                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.007649                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.009608                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.981284                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.998541                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          246                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          696                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         2548                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          606                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        24235984                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       24235984                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks      1075310                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      1075310                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks         2592                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total         2592                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::cpu3.data       216097                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total       216097                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::cpu3.data        83794                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        83794                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst         1005                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total         1005                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data        86914                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        86914                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst         1005                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data       170708                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         171713                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst         1005                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data       170708                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        171713                       # number of overall hits
system.cpu3.l2cache.UpgradeReq_misses::cpu3.data            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu3.l2cache.ReadExReq_misses::cpu3.data       506680                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       506680                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst         2103                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total         2103                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data      1935723                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      1935723                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst         2103                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data      2442403                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      2444506                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst         2103                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data      2442403                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      2444506                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data  28765914957                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  28765914957                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst    143484372                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total    143484372                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data 130502200373                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 130502200373                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst    143484372                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data 159268115330                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 159411599702                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst    143484372                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data 159268115330                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 159411599702                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks      1075310                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      1075310                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks         2592                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total         2592                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::cpu3.data       216099                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total       216099                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data       590474                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       590474                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst         3108                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total         3108                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data      2022637                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      2022637                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst         3108                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data      2613111                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      2616219                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst         3108                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data      2613111                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      2616219                       # number of overall (read+write) accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::cpu3.data     0.000009                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.000009                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data     0.858090                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.858090                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.676641                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.676641                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.957029                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.957029                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.676641                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.934673                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.934366                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.676641                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.934673                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.934366                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 56773.338117                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 56773.338117                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 68228.422254                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 68228.422254                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 67417.807389                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 67417.807389                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 68228.422254                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 65209.596995                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 65212.194080                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 68228.422254                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 65209.596995                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 65212.194080                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks      1055873                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1055873                       # number of writebacks
system.cpu3.l2cache.CleanEvict_mshr_misses::writebacks          330                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total          330                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::cpu3.data            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data       506680                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       506680                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst         2103                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total         2103                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data      1935723                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      1935723                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst         2103                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data      2442403                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      2444506                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst         2103                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data      2442403                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      2444506                       # number of overall MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::cpu3.data        27621                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        27621                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data  27331992118                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  27331992118                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst    137531809                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total    137531809                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data 125024115152                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 125024115152                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst    137531809                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data 152356107270                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 152493639079                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst    137531809                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data 152356107270                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 152493639079                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::cpu3.data     0.000009                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data     0.858090                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.858090                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.676641                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.676641                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.957029                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.957029                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.676641                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.934673                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.934366                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.676641                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.934673                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.934366                       # mshr miss rate for overall accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu3.data 13810.500000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 13810.500000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 53943.301725                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 53943.301725                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 65397.912030                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65397.912030                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 64587.813004                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 64587.813004                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 65397.912030                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 62379.593896                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 62382.190544                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 65397.912030                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 62379.593896                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 62382.190544                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests      5450128                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests      2833460                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops         3278                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops         3278                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp      2025743                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty      2131183                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean         2596                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict      2925135                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeReq       216099                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeResp       216099                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq       590474                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp       590474                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq         3108                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq      2022637                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side         8812                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side      8271015                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total          8279827                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side       365056                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side    236058816                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total         236423872                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                    2443721                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic             67575872                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples      5276940                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.000623                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.024954                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0           5273652     99.94%     99.94% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1              3288      0.06%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total       5276940                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy    2533133619                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          2.7                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy      3105224                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy   2682592249                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                   7079234                       # number of replacements
system.l3.tags.tagsinuse                 116597.936905                       # Cycle average of tags in use
system.l3.tags.total_refs                    12363352                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   7210306                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.714678                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     55000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks       76.134623                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.inst       326.393062                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data     26956.263301                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst       317.647341                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data     29234.893685                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst       316.524443                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data     26833.097752                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst       344.094479                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data     32192.888218                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000581                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.inst        0.002490                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.205660                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.002423                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.223045                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.002415                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.204720                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.002625                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.245612                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.889572                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0         1108                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         8825                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        26924                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        24586                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        69629                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 320421186                       # Number of tag accesses
system.l3.tags.data_accesses                320421186                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      4211738                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          4211738                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::cpu0.data                2                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::cpu1.data                2                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::cpu2.data                2                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::cpu3.data                2                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu0.data            224774                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu1.data            213899                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu2.data            204780                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu3.data            204198                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                847651                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu0.inst           183                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu0.data        431460                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.inst           192                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.data        440323                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.inst           177                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.data        432506                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.inst           180                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.data        435889                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1740910                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.inst                  183                       # number of demand (read+write) hits
system.l3.demand_hits::cpu0.data               656234                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.inst                  192                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.data               654222                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.inst                  177                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.data               637286                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.inst                  180                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.data               640087                       # number of demand (read+write) hits
system.l3.demand_hits::total                  2588561                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.inst                 183                       # number of overall hits
system.l3.overall_hits::cpu0.data              656234                       # number of overall hits
system.l3.overall_hits::cpu1.inst                 192                       # number of overall hits
system.l3.overall_hits::cpu1.data              654222                       # number of overall hits
system.l3.overall_hits::cpu2.inst                 177                       # number of overall hits
system.l3.overall_hits::cpu2.data              637286                       # number of overall hits
system.l3.overall_hits::cpu3.inst                 180                       # number of overall hits
system.l3.overall_hits::cpu3.data              640087                       # number of overall hits
system.l3.overall_hits::total                 2588561                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data          300064                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data          301540                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data          302389                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data          302482                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             1206475                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst         1930                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data      1505427                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst         1918                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data      1490904                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst         1933                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data      1497940                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst         1923                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data      1499834                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         6001809                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst               1930                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data            1805491                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst               1918                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data            1792444                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst               1933                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data            1800329                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst               1923                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data            1802316                       # number of demand (read+write) misses
system.l3.demand_misses::total                7208284                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst              1930                       # number of overall misses
system.l3.overall_misses::cpu0.data           1805491                       # number of overall misses
system.l3.overall_misses::cpu1.inst              1918                       # number of overall misses
system.l3.overall_misses::cpu1.data           1792444                       # number of overall misses
system.l3.overall_misses::cpu2.inst              1933                       # number of overall misses
system.l3.overall_misses::cpu2.data           1800329                       # number of overall misses
system.l3.overall_misses::cpu3.inst              1923                       # number of overall misses
system.l3.overall_misses::cpu3.data           1802316                       # number of overall misses
system.l3.overall_misses::total               7208284                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data  22735174474                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data  23169472833                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data  23236502304                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data  23238100278                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   92379249889                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst    127450251                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data 110792201701                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst    125329217                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data 110435722460                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst    128623438                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data 110371515219                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst    125789664                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data 111066603445                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 443173235395                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst    127450251                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data 133527376175                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst    125329217                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data 133605195293                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst    128623438                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data 133608017523                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst    125789664                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data 134304703723                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     535552485284                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst    127450251                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data 133527376175                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst    125329217                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data 133605195293                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst    128623438                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data 133608017523                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst    125789664                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data 134304703723                       # number of overall miss cycles
system.l3.overall_miss_latency::total    535552485284                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      4211738                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      4211738                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data        524838                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data        515439                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data        507169                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data        506680                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           2054126                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst         2113                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data      1936887                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst         2110                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data      1931227                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst         2110                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data      1930446                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst         2103                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data      1935723                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       7742719                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst             2113                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data          2461725                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst             2110                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data          2446666                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst             2110                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data          2437615                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst             2103                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data          2442403                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              9796845                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst            2113                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data         2461725                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst            2110                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data         2446666                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst            2110                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data         2437615                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst            2103                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data         2442403                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             9796845                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data     0.571727                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data     0.585016                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data     0.596229                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data     0.596988                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.587342                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst     0.913393                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data     0.777240                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst     0.909005                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data     0.771998                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst     0.916114                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data     0.775955                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst     0.914408                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data     0.774819                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.775155                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst        0.913393                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data        0.733425                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst        0.909005                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data        0.732607                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst        0.916114                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data        0.738562                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst        0.914408                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data        0.737927                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.735776                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst       0.913393                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data       0.733425                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst       0.909005                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data       0.732607                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst       0.916114                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data       0.738562                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst       0.914408                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data       0.737927                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.735776                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 75767.751126                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 76837.145430                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 76843.080615                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 76824.737598                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 76569.551701                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 66036.399482                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 73595.200366                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 65343.700209                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 74072.993607                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 66540.837041                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 73682.200368                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 65413.241810                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 74052.597451                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 73839.943156                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 66036.399482                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 73956.267949                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 65343.700209                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 74538.002466                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 66540.837041                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 74213.111894                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 65413.241810                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 74517.844664                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 74296.807019                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 66036.399482                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 73956.267949                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 65343.700209                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 74538.002466                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 66540.837041                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 74213.111894                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 65413.241810                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 74517.844664                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 74296.807019                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks              1928254                       # number of writebacks
system.l3.writebacks::total                   1928254                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks         2019                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          2019                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu0.data       300064                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data       301540                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data       302389                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data       302482                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total        1206475                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst         1930                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data      1505427                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst         1918                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data      1490904                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst         1933                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data      1497940                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst         1923                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data      1499834                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total      6001809                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst          1930                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data       1805491                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst          1918                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data       1792444                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst          1933                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data       1800329                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst          1923                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data       1802316                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           7208284                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst         1930                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data      1805491                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst         1918                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data      1792444                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst         1933                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data      1800329                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst         1923                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data      1802316                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          7208284                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data  20686954972                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data  21111103118                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data  21172349944                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data  21173378834                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  84143786868                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst    114273216                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data 100516150861                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst    112234053                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data 100258825787                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst    115428172                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data 100146661140                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst    112664344                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data 100828685816                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 402204923389                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst    114273216                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data 121203105833                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst    112234053                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data 121369928905                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst    115428172                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data 121319011084                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst    112664344                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data 122002064650                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 486348710257                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst    114273216                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data 121203105833                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst    112234053                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data 121369928905                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst    115428172                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data 121319011084                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst    112664344                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data 122002064650                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 486348710257                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu0.data     0.571727                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data     0.585016                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data     0.596229                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data     0.596988                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.587342                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.913393                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data     0.777240                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.909005                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data     0.771998                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst     0.916114                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data     0.775955                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst     0.914408                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data     0.774819                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.775155                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst     0.913393                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data     0.733425                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst     0.909005                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data     0.732607                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst     0.916114                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data     0.738562                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst     0.914408                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data     0.737927                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.735776                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst     0.913393                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data     0.733425                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst     0.909005                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data     0.732607                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst     0.916114                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data     0.738562                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst     0.914408                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data     0.737927                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.735776                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 68941.808987                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 70010.954162                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 70016.931648                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 69998.805992                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 69743.498098                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 59208.920207                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 66769.196288                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 58516.190302                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 67247.003018                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 59714.522504                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 66856.256686                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 58587.802392                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 67226.563617                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 67013.949192                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 59208.920207                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 67130.274165                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 58516.190302                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 67711.978118                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 59714.522504                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 67387.133732                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 58587.802392                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 67691.827987                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 67470.803073                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 59208.920207                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 67130.274165                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 58516.190302                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 67711.978118                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 59714.522504                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 67387.133732                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 58587.802392                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 67691.827987                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 67470.803073                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      14283650                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      7075369                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6001806                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1928254                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5147113                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1206475                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1206475                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6001808                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     21491931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     21491931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21491931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    584738240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    584738240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               584738240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7208283                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7208283    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7208283                       # Request fanout histogram
system.membus.reqLayer8.occupancy         24115907404                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization              25.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        37353752674                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             39.8                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests     19575680                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests      9778843                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops           5884                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops         5884                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  93849690033                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           7742714                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      6139992                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict        10718069                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq               8                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp              8                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          2054126                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         2054126                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      7742719                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side      7386993                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side      7341816                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side      7314708                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side      7329011                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total              29372528                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side    225179648                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side    224592256                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side    222752960                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side    224024128                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total              896548992                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         7079234                       # Total snoops (count)
system.tol3bus.snoopTraffic                 123408256                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         16876087                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000349                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.018669                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               16870203     99.97%     99.97% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   5884      0.03%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           16876087                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        31609239708                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization             33.7                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        7864824626                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             8.4                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy        7816542407                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             8.3                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy        7786033185                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             8.3                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy        7803728076                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             8.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
