{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.14419",
   "Default View_TopLeft":"967,-52",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_c2c_channel_up -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port port-id_c2c_do_cc -pg 1 -lvl 4 -x 2590 -y 100 -defaultsOSRD
preplace port port-id_c2c_init_clk -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace port port-id_c2c_link_reset -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port port-id_c2c_mmcm_unlocked -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port port-id_c2c_phy_clk -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace port port-id_c2c_pma_init -pg 1 -lvl 4 -x 2590 -y 120 -defaultsOSRD
preplace port port-id_c2c_rx_valid -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace port port-id_c2c_tx_ready -pg 1 -lvl 0 -x 0 -y 300 -defaultsOSRD
preplace port port-id_c2c_tx_tvalid -pg 1 -lvl 4 -x 2590 -y 140 -defaultsOSRD
preplace port port-id_drp_clk -pg 1 -lvl 4 -x 2590 -y 160 -defaultsOSRD
preplace port port-id_drp_en -pg 1 -lvl 4 -x 2590 -y 180 -defaultsOSRD
preplace portBus c2c_rx_data -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace portBus c2c_rxbufstatus -pg 1 -lvl 0 -x 0 -y 40 -defaultsOSRD
preplace portBus c2c_rxclkcorcnt -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace portBus c2c_tx_tdata -pg 1 -lvl 4 -x 2590 -y 20 -defaultsOSRD
preplace portBus drp_addr -pg 1 -lvl 4 -x 2590 -y 40 -defaultsOSRD
preplace portBus drp_di -pg 1 -lvl 4 -x 2590 -y 60 -defaultsOSRD
preplace portBus drp_do -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace portBus drp_we -pg 1 -lvl 4 -x 2590 -y 80 -defaultsOSRD
preplace portBus mgt_rx_data -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace portBus mgt_rx_k -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace portBus mgt_tx_data -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace portBus mgt_tx_k -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace portBus realigned1_aligned0 -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace portBus status -pg 1 -lvl 0 -x 0 -y 480 -defaultsOSRD
preplace portBus control -pg 1 -lvl 4 -x 2590 -y 490 -defaultsOSRD
preplace inst bram0 -pg 1 -lvl 2 -x 1610 -y 740 -defaultsOSRD
preplace inst bram2 -pg 1 -lvl 2 -x 1610 -y 890 -defaultsOSRD
preplace inst c2c_reset_fsm_0 -pg 1 -lvl 2 -x 1610 -y 1170 -defaultsOSRD
preplace inst drp_gty_0 -pg 1 -lvl 1 -x 920 -y 270 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 1 -x 920 -y 100 -defaultsOSRD
preplace inst rst_clk_wiz_100M_1 -pg 1 -lvl 3 -x 2320 -y 1230 -defaultsOSRD
preplace inst axi_chip2chip_0 -pg 1 -lvl 2 -x 1610 -y 150 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 1610 -y 490 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 2 -x 1610 -y 1030 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 1 -x 920 -y 700 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 1 -x 920 -y 1420 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 920 -y 1600 -defaultsOSRD
preplace inst emtf_vu13p_register_0 -pg 1 -lvl 3 -x 2320 -y 490 -defaultsOSRD
preplace netloc Net_1 1 0 4 310 1090 1330 1330 2040 390 2560
preplace netloc aurora_pma_init 1 0 2 380 1100 1120
preplace netloc aurora_pma_init_out 1 0 4 290 1290 NJ 1290 1970 370 2540
preplace netloc aurora_reset_pb 1 0 3 300 1300 NJ 1300 1900
preplace netloc axi_bram_ctrl_0_bram_en_a 1 1 3 1250 1260 2020J 400 2570
preplace netloc axi_bram_ctrl_0_bram_we_a 1 1 3 1230 1270 1980J 350 2520
preplace netloc axi_bram_ctrl_0_bram_wrdata_a 1 1 3 1180 1440 2080J 340 2510
preplace netloc axi_c2c_multi_bit_error_out 1 0 3 280 1520 NJ 1520 1950
preplace netloc axi_c2c_phy_clk_0_1 1 0 3 120 1180 1300 1280 2060
preplace netloc axi_chip2chip_0_axi_c2c_lnk_hndlr_in_progress 1 0 3 220 1310 NJ 1310 1940
preplace netloc bram1_delay 1 1 1 1140 730n
preplace netloc bram2_delay 1 1 1 1260 880n
preplace netloc c2c_channel_up 1 0 3 40 1540 NJ 1540 1960
preplace netloc c2c_config_error_out 1 0 3 370 1270 1200J 1340 1930
preplace netloc c2c_link_reset_1 1 0 2 60J 1170 N
preplace netloc c2c_link_status_out 1 0 3 210 1160 1220J 1350 1920
preplace netloc c2c_m_aresetn 1 0 3 350 1110 1290 1360 1880
preplace netloc c2c_mmcm_unlocked 1 0 2 140 -20 1310
preplace netloc c2c_reset_fsm_state 1 0 3 250 1260 1150J 1370 1870
preplace netloc c2c_rx_data 1 0 2 170 -10 1330
preplace netloc c2c_rx_valid 1 0 2 180 0 1300
preplace netloc c2c_rxbufstatus 1 0 1 160 40n
preplace netloc c2c_rxclkcorcnt 1 0 1 30 60n
preplace netloc c2c_tx_data 1 0 4 320 1250 1160J 1380 2010 20 N
preplace netloc c2c_tx_ready 1 0 1 80 300n
preplace netloc c2c_tx_valid 1 0 4 270 1280 1100J 1390 2000 380 2550
preplace netloc clk_in1_0_1 1 0 2 70J 1080 1240
preplace netloc clk_wiz_clk_out1 1 2 1 2050 1010n
preplace netloc clk_wiz_locked 1 0 3 190 1530 NJ 1530 2030
preplace netloc do_cc 1 0 4 360 1230 1170J 1400 1990 360 2530
preplace netloc drp_do_1 1 0 1 150 80n
preplace netloc emtf_vu13p_register_0_control 1 3 1 N 490
preplace netloc fsm_c2c_channel_up 1 0 3 330 1120 1270 1410 1910
preplace netloc mgt_rx_data_1 1 0 1 130 100n
preplace netloc mgt_rx_k_1 1 0 1 110 120n
preplace netloc mgt_tx_data_1 1 0 1 100 140n
preplace netloc mgt_tx_k_1 1 0 1 90 160n
preplace netloc realigned1_aligned0_1 1 0 1 50 320n
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 0 3 240 1140 1210 1420 2100
preplace netloc status_0_1 1 0 3 20J 1240 1130J 1430 2090J
preplace netloc vio_channel_up 1 0 2 260 1150 1110
preplace netloc xlconstant_0_dout 1 0 3 230 1130 1280 1460 2110
preplace netloc xlslice_0_Dout 1 1 3 1190 1450 2070J 330 2500
preplace netloc S00_AXI_1 1 0 3 260 -40 1340 -40 1920
preplace netloc axi_interconnect_0_M00_AXI 1 0 3 300 -30 1320 -30 1910
preplace netloc axi_interconnect_0_M01_AXI 1 0 3 200 1320 NJ 1320 1890
preplace netloc axi_interconnect_0_M02_AXI 1 0 3 340 1070 1340 1250 1860
preplace netloc axi_interconnect_0_M03_AXI 1 2 1 2030 460n
levelinfo -pg 1 0 920 1610 2320 2590
pagesize -pg 1 -db -bbox -sgen -230 -50 2780 1660
"
}
{
   "da_axi4_cnt":"1"
}
