
****** PlanAhead v14.4 (64-bit)
  **** Build 222254 by xbuild on Tue Dec 18 05:17:28 MST 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in 15 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/apps/NIFPGA/programs/xilinx14_4/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/apps/NIFPGA/programs/xilinx14_4/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/apps/NIFPGA/programs/xilinx14_4/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
WARNING: [Common 17-376] Your XILINX_EDK environment variable is undefined. You may not be able to run some features properly. Please set up your XILINX_EDK environment to get full functionality.
source /opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/planAheadScript.tcl
# create_project -part xc5vlx50ff676-1 NuecesRTop /opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi
# add_files /opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi
# set_property top NuecesRTop [get_property srcset [current_run]]
# open_rtl_design
Design is defaulting to project part: xc5vlx50ff676-1
Using Verific elaboration
Parsing VHDL file "/opt/apps/NIFPGA/programs/xilinx14_4/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/opt/apps/NIFPGA/programs/xilinx14_4/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiUtilities.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaUtilities.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxp.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxpArithmetic.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpShiftCore.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFloat.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandlerSlv.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDynamicShift.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandler.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatToFixedCore.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpNormalize.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiLvPrims.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatToFixed.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFixedToFloat.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToInteger.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToFloatingPoint.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToFixedPoint.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatAddCore.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCoerce.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxpMathUtilities.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpAdd.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatCompareCore.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatAdd.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAddSub.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub1Bit.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgShift.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxpDivide.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpIncrement.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatIncrement.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatCompare.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpThreeWireToFourWire.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpHandShaker.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivRnd.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivPreproc.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInt.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvIncrement.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpShiftBase.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCompare.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaSelect.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCoreBase.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaGlobalResHolderWrite.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaGlobalResHolderRead.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpSubtracter.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRegStage.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpMultiCycleEnableChainCtrl.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivStage.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivSigned.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvLogicalShift.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpMultiCycleEnableHandler.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatDivideCore.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCore.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructure_487.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0004.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0003.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0002.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001c0_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001c0_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructure_291.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpSubtracterWrap.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivSign.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInteger.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivCore.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicPreproCirVec.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngine.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r_opt.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgOneHot.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaBoolOp.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFpgaDeviceSpecs.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgADPRAM36KUtil.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpDivide.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompareToZero.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatSubtractCore.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatDivide.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatCompareToZero.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvAdd.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000037b_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000341_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000307_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000002cd_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000293_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000259_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000021f_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e9_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e9_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e5_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e5_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bf_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bf_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRectToPolar.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDiv.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAdder.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FeedbackNonSctlCore.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlop.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrIndOpt.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrInd.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w_scl.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w_opt.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PulseSyncBase.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgGray.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinch.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgByteArray.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpSubtract.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCeiling.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatSubtract.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvDivide.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCompareToZero.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBoolOp.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000037a_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000340_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000306_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000002cc_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000292_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000258_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000021e_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e4_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e4_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e1_SequenceFrame.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001be_SequenceFrame.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000161_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000161_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000153_CaseStructure_372.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000000d_SequenceFrame.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRectToPolarWrap.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivWrap.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAdderWrap.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FloatingFeedbackGInit.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncAsyncInBase.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSlvResetVal.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSLV.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopFallingEdge.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arrayLpIndx_386.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arraycollect_391.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ADPRAM36K.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Update_Current_Pixel_Locations_vi_colon_Clone10.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PulseSyncBool.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgCommIntConfiguration.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinchConfig.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpDecrement.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatDecrement.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaShiftReg.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaPulseSyncBaseWrapper.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLvSplitNumber.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000181_ForLoop.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000160_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000160_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/forloop.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DPRAM32Bits.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncBase.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopUnsigned.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopGray.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopBoolVec.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopBoolFallingEdge.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopBool.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_If_Left_or_Right_Sector_vi_colon_Clone11.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arrayLpIndx_403.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arrayLpIndx_355.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SyncFifoFlags.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ResetSync.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ReplaceArrayNode_362.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ReplaceArrayNode_349.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgSwitchedChinch.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgInStrmFifoUtil.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgDataPackingFifo.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgCommunicationInterface.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvDecrement.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPortReset.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDualPortRam_Inferred.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDiRead.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBoolOpNot.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003d2_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003cf_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003cc_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c9_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c6_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c3_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c0_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003bd_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003bd_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000191_ForLoop.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000015f_ForLoop.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBase.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/GenDataValid.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FifoPtrClockCrossing.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DualPortRAM_Inferred.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DPRAM64Bits.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncBool.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_Sector_Edge_Location_vi.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi_Accessor.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Average_Sectors_vi_colon_Clone7.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ArrayIndexNode_344.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimeoutManager.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SingleClkFifoFlags.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Rising_Edge_Detect_vi_colon_Clone3.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgStreamStates.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaFifoGenericValue.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaFifo.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaCoresFifo.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinchCommunicationInterface.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmFifoFlags.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmDPRAM.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFlipFlopFifo.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoFlags.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoClearControl.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDualPortRam.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDoWrite.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001ba_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001ba_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000197_SequenceFrame.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000196_SequenceFrame.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000180_SequenceFrame.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000154_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000154_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructure_190.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0003.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0002.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000034_SequenceFrame.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000026_SequenceFrame.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmRAMArray.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmFifoFlags.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeSLV_Ack.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeSLV.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBaseResetCross.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DualPortRAM.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimedLoopDomainCrosser.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimedLoopController.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SingleClkFifo.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r_scl.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgDmaFifos.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmFifo.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLocalResHolderWrite.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLocalResHolderRead.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPopBuffer.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoCountControl.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifo.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDistributedRam.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001b9_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001b9_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000153_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000153_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructure_369.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0008.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0007.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0006.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0005.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0004.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0003.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0002.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructure_375.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000147_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000147_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000003e_SequenceFrame.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000019_SequenceFrame.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/IsFirstCallPrimitive_1015.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmFifo.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FloatingFeedbackShiftReg.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncSlAsyncIn.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncSL.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DdsAccumulator.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentStreamStateEnableChain.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentStateTransitionEnableChain.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentOutputStateHolder.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentInputStateHolder.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentEnableChain.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_Tap_8_dash_Bit_vi_colon_Clone23.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_Conversion_vi_colon_Clone0.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/XDataNodeOut.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/XDataNode.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimedLoopCore.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Sector_Analysis_Module_vi.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaIrqRegisters.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDistributedRamFifo.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBlockRamSingleClkFifo.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBlockRamFifo.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbPowerOf2.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000041a_SequenceFrame.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000418_SequenceFrame.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011d_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011d_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011a_SequenceFrame.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000116_SequenceFrame.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000110_SequenceFrame.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000109_SequenceFrame.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000105_SequenceFrame.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000fe_SequenceFrame.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f8_SequenceFrame.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f4_SequenceFrame.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f1_SequenceFrame.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ef_SequenceFrame.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ed_SequenceFrame.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ea_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ea_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e6_SequenceFrame.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e0_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e0_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000018_SequenceFrame.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000002_SequenceFrame.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeWithResetValueBase.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncWithResetValueSL.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncSLV.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncBoolAsyncIn.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Pixels_Belong_In_Sector_vi.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/whileloop.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SafeBusCrossing.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgRegister.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaViControlRegister.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaArbiter.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgDmaRegs.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinchArbiter.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegFrameworkShiftReg.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaHostAccessibleRegister.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoTypeSelector.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPushPopControl.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBuiltInFifoResetControl.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBuiltinFifoCounter.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbSerializeAccess.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbDelayer.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_33.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_1061.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_1060.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_1056.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003f4_TimedLoopDiagram.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000019f_TimedLoopDiagram.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000146_WhileLoop.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000013c_WhileLoop.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000017_TimedLoopDiagram.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000001_SequenceFrame.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeWithResetValueSLV.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncWithResetValueSLV.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchLvFpgaIrq.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaFifos.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ViSignature.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ViControl.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TopEnablePassThru.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/StrmArbiter.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SinkStreamTcrUpdateController.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SinkStreamDataReceiver.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viY_Resolution3.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viX_Resolution2.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viFrame_Count4.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viCurrent_X_Pixel_Location0.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmOutputHandler.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaStockDigitalOutput.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaStockDigitalInput.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoResource.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbRW.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000022_SequenceFrame.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000015_SequenceFrame.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000000_SequenceFrame.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InvisibleResholder.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn4.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn3.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn2.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FeedbackInitResourceTwoDomains.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DiagramReset.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Transmit_ctl_20RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Set_Baud_Rate_ctl_23RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Receive_ctl_21RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Byte_Mode_ctl_22RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForTopEnablesPortOnResTopEnablePassThru.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForSim_ctl_31RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForSector_Parameters_Right_ctl_35RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForSector_Parameters_Left_ctl_34RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForOutPortPortOnResPixel_Location_Global_vi_hash_of_Frames_to_Average5.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForOutPortPortOnResAccumulated_Sector_Intensity_viAccumulated_Sector_Intensity0.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForMiteIoLikePortOnResInterface.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_Spare_Active_High_ctl_3RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_LVAL_Active_High_ctl_1RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_FVAL_Active_High_ctl_0RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_DVAL_Active_High_ctl_2RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Initialize_ctl_7RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Ignore_DVAL_ctl_8RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Cancel_Acq_ctl_12RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Acquire_ctl_9RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchInterfaceDmaRegisters.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaSourceStreamStateController.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaSinkStreamStateController.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputController.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputController.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/bushold.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi_asResource_1077.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Accumulated_Sector_Intensity_viTotal_Wing_Sectors1.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Accumulated_Sector_Intensity_viAccumulated_Sector_Intensity0.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgIoPort2.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PacketSink.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaClipContainer.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/IoPort2LvFpga.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ddr2_infrastructure.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ddr2_idelay_ctrl.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchSinkStream.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchRegisterAccess.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchIrqInterface.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutput.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInput.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchCommIfcArbiterBase.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TheWindow.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgLvFpgaConst.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesDramMain.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ClockGenXilinxV5.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchLvFpgaInterface.vhd" into library work
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" into library work
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'IoPort2Wrapper(16,false,false,false)' instantiated as 'IoPort2Wrapperx' [/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd:634]
Resolution: File names need to match cell names: an EDIF definition will be found in IoPort2Wrapper(16,false,false,false).edf; an HDL definition may be placed in any Verilog/VHDL file.
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'NI1483Core(false)' instantiated as 'NI1483Corex' [/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd:844]
Resolution: File names need to match cell names: an EDIF definition will be found in NI1483Core(false).edf; an HDL definition may be placed in any Verilog/VHDL file.
Release 14.4 - ngc2edif P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Release 14.4 - ngc2edif P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design SafePowerForLVFPGA.ngc ...
WARNING:NetListWriters:298 - No output is written to SafePowerForLVFPGA.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus cPoclDebugPort_mux0006<7 : 4> on block
   SafePowerForLVFPGA is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file SafePowerForLVFPGA.edif ...
ngc2edif: Total memory usage is 103312 kilobytes

Reading core file '/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SafePowerForLVFPGA.ngc' for (cell view 'SafePowerForLVFPGA', library 'work', file 'NuecesRTop.vhd')
Parsing EDIF File [./.Xil/PlanAhead-13844-ip-10-166-18-177/ngc2edif/SafePowerForLVFPGA.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-13844-ip-10-166-18-177/ngc2edif/SafePowerForLVFPGA.edif]
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'InvisibleResholder(2,1)' instantiated as 'n_InvisibleResholder' [/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd:2271]
Resolution: File names need to match cell names: an EDIF definition will be found in InvisibleResholder(2,1).edf; an HDL definition may be placed in any Verilog/VHDL file.
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'BuiltinFIFOCoreFPGAwFIFOn2' instantiated as 'BuiltinFifoIP' [/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn2.vhd:504]
Resolution: File names need to match cell names: an EDIF definition will be found in BuiltinFIFOCoreFPGAwFIFOn2.edf; an HDL definition may be placed in any Verilog/VHDL file.
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'BuiltinFIFOCoreFPGAwFIFOn3' instantiated as 'BuiltinFifoIP' [/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn3.vhd:504]
Resolution: File names need to match cell names: an EDIF definition will be found in BuiltinFIFOCoreFPGAwFIFOn3.edf; an HDL definition may be placed in any Verilog/VHDL file.
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'BuiltinFIFOCoreFPGAwFIFOn4' instantiated as 'BuiltinFifoIP' [/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn4.vhd:504]
Resolution: File names need to match cell names: an EDIF definition will be found in BuiltinFIFOCoreFPGAwFIFOn4.edf; an HDL definition may be placed in any Verilog/VHDL file.
Release 14.4 - ngc2edif P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Release 14.4 - ngc2edif P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design FlexRio_Fifo128Bit_InputFifo_v100.ngc ...
WARNING:NetListWriters:298 - No output is written to
   FlexRio_Fifo128Bit_InputFifo_v100.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file FlexRio_Fifo128Bit_InputFifo_v100.edif ...
ngc2edif: Total memory usage is 104260 kilobytes

Reading core file '/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FlexRio_Fifo128Bit_InputFifo_v100.ngc' for (cell view 'FlexRio_Fifo128Bit_InputFifo_v100', library 'work', file 'FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd')
Parsing EDIF File [./.Xil/PlanAhead-13844-ip-10-166-18-177/ngc2edif/FlexRio_Fifo128Bit_InputFifo_v100.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-13844-ip-10-166-18-177/ngc2edif/FlexRio_Fifo128Bit_InputFifo_v100.edif]
Release 14.4 - ngc2edif P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Release 14.4 - ngc2edif P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design FlexRio_Fifo128Bit_OutputFifo_v100.ngc ...
WARNING:NetListWriters:298 - No output is written to
   FlexRio_Fifo128Bit_OutputFifo_v100.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file FlexRio_Fifo128Bit_OutputFifo_v100.edif ...
ngc2edif: Total memory usage is 104292 kilobytes

Reading core file '/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FlexRio_Fifo128Bit_OutputFifo_v100.ngc' for (cell view 'FlexRio_Fifo128Bit_OutputFifo_v100', library 'work', file 'FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd')
Parsing EDIF File [./.Xil/PlanAhead-13844-ip-10-166-18-177/ngc2edif/FlexRio_Fifo128Bit_OutputFifo_v100.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-13844-ip-10-166-18-177/ngc2edif/FlexRio_Fifo128Bit_OutputFifo_v100.edif]
Release 14.4 - ngc2edif P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Release 14.4 - ngc2edif P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design Pack80To256.ngc ...
WARNING:NetListWriters:298 - No output is written to Pack80To256.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Pack80To256.edif ...
ngc2edif: Total memory usage is 105104 kilobytes

Reading core file '/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pack80To256.ngc' for (cell view 'Pack80To256', library 'work', file 'NiLvFpgaClipContainer.vhd')
Parsing EDIF File [./.Xil/PlanAhead-13844-ip-10-166-18-177/ngc2edif/Pack80To256.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-13844-ip-10-166-18-177/ngc2edif/Pack80To256.edif]
Release 14.4 - ngc2edif P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Release 14.4 - ngc2edif P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design Pack256To64.ngc ...
WARNING:NetListWriters:298 - No output is written to Pack256To64.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Pack256To64.edif ...
ngc2edif: Total memory usage is 103852 kilobytes

Reading core file '/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pack256To64.ngc' for (cell view 'Pack256To64', library 'work', file 'NiLvFpgaClipContainer.vhd')
Parsing EDIF File [./.Xil/PlanAhead-13844-ip-10-166-18-177/ngc2edif/Pack256To64.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-13844-ip-10-166-18-177/ngc2edif/Pack256To64.edif]
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'dram32IntfA("IODELAY_MIG",3,1,2,10,1,2,0,4,32,8,4,5,2,2,13,1,4,0,3,0,64,1,0,1,1,0,7800,40000,15000,195000,15000,7500,15000,7500,true,0,0,5000,1)(1,11)' instantiated as 'GenBank0Mig.DDR2MIG0' [/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesDramMain.vhd:373]
Resolution: File names need to match cell names: an EDIF definition will be found in dram32IntfA("IODELAY_MIG",3,1,2,10,1,2,0,4,32,8,4,5,2,2,13,1,4,0,3,0,64,1,0,1,1,0,7800,40000,15000,195000,15000,7500,15000,7500,true,0,0,5000,1)(1,11).edf; an HDL definition may be placed in any Verilog/VHDL file.
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'dram32IntfB("IODELAY_MIG",3,1,2,10,1,2,0,4,32,8,4,5,2,2,13,1,4,0,3,0,64,1,0,1,1,0,7800,40000,15000,195000,15000,7500,15000,7500,true,0,0,5000,1)(1,11)' instantiated as 'GenBank1Mig.DDR2MIG1' [/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesDramMain.vhd:524]
Resolution: File names need to match cell names: an EDIF definition will be found in dram32IntfB("IODELAY_MIG",3,1,2,10,1,2,0,4,32,8,4,5,2,2,13,1,4,0,3,0,64,1,0,1,1,0,7800,40000,15000,195000,15000,7500,15000,7500,true,0,0,5000,1)(1,11).edf; an HDL definition may be placed in any Verilog/VHDL file.
INFO: [Designutils 20-910] Reading macro library /opt/apps/NIFPGA/programs/xilinx14_4/PlanAhead/data/./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn
Parsing EDIF File [/opt/apps/NIFPGA/programs/xilinx14_4/PlanAhead/data/./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/apps/NIFPGA/programs/xilinx14_4/PlanAhead/data/./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
INFO: [Device 21-21] Reading bus macro file /opt/apps/NIFPGA/programs/xilinx14_4/PlanAhead/data/./parts/xilinx/virtex5/pr_bus_macros.xml
Loading clock regions from /opt/apps/NIFPGA/programs/xilinx14_4/PlanAhead/data/parts/xilinx/virtex5/virtex5lx/xc5vlx50/ClockRegion.xml
Loading clock buffers from /opt/apps/NIFPGA/programs/xilinx14_4/PlanAhead/data/parts/xilinx/virtex5/virtex5lx/xc5vlx50/ClockBuffers.xml
Loading package from /opt/apps/NIFPGA/programs/xilinx14_4/PlanAhead/data/parts/xilinx/virtex5/virtex5lx/xc5vlx50/ff676/Package.xml
Loading io standards from /opt/apps/NIFPGA/programs/xilinx14_4/PlanAhead/data/./parts/xilinx/virtex5/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/apps/NIFPGA/programs/xilinx14_4/PlanAhead/data/parts/xilinx/virtex5/virtex5lx/xc5vlx50/ff676/SSORules.xml
Loading list of drcs for the architecture : /opt/apps/NIFPGA/programs/xilinx14_4/PlanAhead/data/./parts/xilinx/virtex5/drc.xml
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: cc092635
open_rtl_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 939.000 ; gain = 790.094
# report_resources -file NuecesRTop_planAheadResults.xml -format xml
INFO: [Designutils 20-301] Performing resource estimation on NuecesRTop targeting virtex5...
INFO: [Designutils 20-286] Found 40857 primitives in netlist
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loop_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.oPushToggle1.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loop_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkRdy.iRdyPushToggle.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loop_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkRdy.iReset.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loop_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.oPushToggle1.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loop_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkRdy.iRdyPushToggle.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loop_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkRdy.iReset.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.oPushToggle1.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkRdy.iRdyPushToggle.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkRdy.iReset.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.oPushToggle1.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkRdy.iRdyPushToggle.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkRdy.iReset.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_000001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray[20].  Adding 8 LUTs and 28 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_000001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray[20].  Adding 8 LUTs and 28 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_000001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray[20].  Adding 8 LUTs and 28 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_000001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray[20].  Adding 8 LUTs and 28 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_000001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray[20].  Adding 8 LUTs and 28 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_000001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray[20].  Adding 8 LUTs and 28 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_000001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray[20].  Adding 8 LUTs and 28 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_000001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray[20].  Adding 8 LUTs and 28 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.oPushToggle1.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkRdy.iRdyPushToggle.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkRdy.iReset.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.oPushToggle1.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkRdy.iRdyPushToggle.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkRdy.iReset.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromInterface/BlkOut.SyncOReset/c1ResetFromClk2.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockToInterface/BlkOut.SyncIReset/c1ResetFromClk2.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockToInterface/BlkOut.SyncOReset/c2ResetLcl.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/BlkOut.SyncOReset/c1ResetFromClk2.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/BlkOut.SyncIReset/c1ResetFromClk2.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/BlkOut.SyncOReset/c2ResetLcl.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/cCL_DataValid_din/cSecondRegister[0].  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/IClkToOClkCrossing.SyncToOClk/oPushRcvd.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/IClkToOClkCrossing.SyncToOClk/iAckRcvd.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/BlkOut.SyncIReset/c1ResetFromClk2.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/BlkOut.SyncOReset/c2ResetLcl.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.SyncIReset/c1ResetFromClk2.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetLcl.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/BlkOut.SyncIReset/c1ResetFromClk2.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/BlkOut.SyncOReset/c2ResetLcl.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.SyncIReset/c1ResetFromClk2.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetLcl.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.GenDefaultStateCrossing.HandshakeStateToDefaultClkDomain/HBx/BlkOut.oPushToggle1.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.GenDefaultStateCrossing.HandshakeStateToDefaultClkDomain/HBx/BlkRdy.iRdyPushToggle.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.GenDefaultStateCrossing.HandshakeStateToDefaultClkDomain/HBx/BlkRdy.iReset.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncIReset/c1ResetFromClk2.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncOReset/c2ResetLcl.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeUnderflowStopRequest/BlkOut.SyncIReset/c1ResetFromClk2.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeUnderflowStopRequest/BlkOut.SyncOReset/c2ResetLcl.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Common 17-14] Message 'Designutils 20-295' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Designutils 20-303] Reporting estimation...
INFO: [Designutils 20-284] Found 40 multiplexers consumed by BlockRAM ports
INFO: [Designutils 20-287] Found 8 registers consumed by BlockRAM ports
INFO: [Designutils 20-300] Optimized 4540 multiplexer trees
INFO: [Designutils 20-298] Merged 342 multiplexers with driving combinational logic
INFO: [Designutils 20-285] Found 1042 multiplexers used for register control logic
INFO: [Designutils 20-296] Inferred 399 shift registers using 472 SRL32s
INFO: [Designutils 20-275]      2-bit shift registers : 302
INFO: [Designutils 20-275]      5-bit shift registers : 4
INFO: [Designutils 20-275]     12-bit shift registers : 1
INFO: [Designutils 20-275]     17-bit shift registers : 16
INFO: [Designutils 20-275]     21-bit shift registers : 72
INFO: [Designutils 20-275]     25-bit shift registers : 3
INFO: [Designutils 20-275]     35-bit shift registers : 1
INFO: [Designutils 20-289] Found 4 registers consumed by IOBs
INFO: [Designutils 20-288] Found 16 registers consumed by DSP48s
INFO: [Designutils 20-297] Merged 1295 bitwise logic elements
INFO: [Designutils 20-283] Found 3132 elements classified as dangling or disabled logic
INFO: [Designutils 20-282] Found 16 ROMs
WARNING: [Designutils 20-278] Estimation does not include 8 empty CellViews (see warnings)
INFO: [Designutils 20-277] Completed resource estimation on NuecesRTop - Slices: 18654, LUTs: 46888, Flops: 45959, BRAMs: 28, DSP48s: 8
report_resources: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 939.000 ; gain = 0.000
INFO: [Common 17-206] Exiting PlanAhead at Wed Oct 16 13:42:39 2013...
INFO: [Common 17-83] Releasing license: PlanAhead
Release 14.4 - Xilinx CORE Generator P.49d (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/coregen.log
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:7.1' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/aurora_64b66b_v7_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:7.2' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/aurora_64b66b_v7_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:7.3' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/aurora_64b66b_v7_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.3' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/aurora_8b10b_v5_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:8.1' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/aurora_8b10b_v8_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:8.2' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/aurora_8b10b_v8_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:8.3' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/aurora_8b10b_v8_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_cdma:3.02.a' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/axi_cdma_v3_02_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_cdma:3.03.a' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/axi_cdma_v3_03_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_datamover:4.00.a' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/axi_datamover_v4_00_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_datamover:4.01.a' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/axi_datamover_v4_01_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_datamover:4.02.a' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/axi_datamover_v4_02_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:5.00.a' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/axi_dma_v5_00_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:6.01.a' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/axi_dma_v6_01_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:6.02.a' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/axi_dma_v6_02_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_sg:4.00.a' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/axi_sg_v4_00_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_sg:4.01.a' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/axi_sg_v4_01_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_sg:4.02.a' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/axi_sg_v4_02_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_sg:4.03.a' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/axi_sg_v4_03_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.2' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/can_v4_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:4.1' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/cpri_v4_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:5.2' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/cpri_v5_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:6.1' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/cpri_v6_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.3' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/displayport_v2_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.4' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/displayport_v2_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:3.1' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/displayport_v3_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:3.2' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/displayport_v3_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.5' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/ethernet_statistics_v3_5/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.6' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/ethernet_statistics_v3_6/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.3' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/gig_eth_pcs_pma_v11_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.4' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/gig_eth_pcs_pma_v11_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.5' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/gig_eth_pcs_pma_v11_5/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:2.1' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/jesd204_v2_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:2.2' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/jesd204_v2_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:obsai:5.1' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/obsai_v5_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.14' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pci32_v4_14/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.15' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pci32_v4_15/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.16' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pci32_v4_16/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.17' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pci32_v4_17/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.18' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pci32_v4_18/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.14' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pci64_v4_14/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.15' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pci64_v4_15/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.16' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pci64_v4_16/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.17' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pci64_v4_17/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.18' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pci64_v4_18/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express:3.7' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pci_express_v3_7/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie3_7x:1.1' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pcie3_7x_v1_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie3_7x:1.2' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pcie3_7x_v1_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie3_7x:1.3' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pcie3_7x_v1_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie3_7x:1.4' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pcie3_7x_v1_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.1' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pcie_7x_v1_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.2' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pcie_7x_v1_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.3' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pcie_7x_v1_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.4' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pcie_7x_v1_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.6' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pcie_7x_v1_6/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.7' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pcie_7x_v1_7/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.8' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pcie_7x_v1_8/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.14' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pcie_blk_plus_v1_14/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.15' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pcie_blk_plus_v1_15/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:12.2' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pl4_v12_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.3' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/qsgmii_v1_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.4' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/qsgmii_v1_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.3' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/rxaui_v2_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.4' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/rxaui_v2_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.2' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/s6_pcie_v2_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.3' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/s6_pcie_v2_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.4' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/s6_pcie_v2_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.4' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/selectio_wiz_v3_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:4.1' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/selectio_wiz_v4_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:spdif:1.1' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/spdif_v1_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:spdif:1.2' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/spdif_v1_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.3' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/srio_gen2_v1_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.4' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/srio_gen2_v1_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.5' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/srio_gen2_v1_5/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.6' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/srio_gen2_v1_6/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.1' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/ten_gig_eth_mac_v11_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.2' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/ten_gig_eth_mac_v11_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.3' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/ten_gig_eth_mac_v11_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.4' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/ten_gig_eth_mac_v11_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.3' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/ten_gig_eth_pcs_pma_v2_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.4' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/ten_gig_eth_pcs_pma_v2_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.5' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/ten_gig_eth_pcs_pma_v2_5/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.6' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/ten_gig_eth_pcs_pma_v2_6/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.3' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/tri_mode_eth_mac_v5_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.4' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/tri_mode_eth_mac_v5_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.5' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/tri_mode_eth_mac_v5_5/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.8' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/v5_emac_v1_8/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.5' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/v6_emac_v1_5/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.6' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/v6_emac_v1_6/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.2' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/v6_pcie_v2_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.5' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/v6_pcie_v2_5/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.5' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/xadc_wiz_v1_5/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:2.1' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/xadc_wiz_v2_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.3' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/xaui_v10_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.4' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/xaui_v10_4/component.xml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:4.2' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:3.2' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.1' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.2' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.3' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.1' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.2' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:2.4' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:3.1' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:3.2' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.4' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:1.3' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:2.1' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.9' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/other/summary.xml
   ' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.61' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/other/summary.xml
   ' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.91' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/other/summary.xml
   ' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.92' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/other/summary.xml
   ' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.4' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/other/summary.xml
   ' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.5' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/other/summary.xml
   ' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.6' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/other/summary.xml
   ' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.7' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/other/summary.xml
   ' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.8' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/other/summary.xml
   ' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:other:1.1' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/other/summary.xml
   ' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.165' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.166' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.167' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.12' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.13' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.12' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.13' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.14' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.166' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.167' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.10' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.11' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.12' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.13' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.12' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.13' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.14' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.7' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.8' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.13' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.7' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.8' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.7' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.8' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.165' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.166' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.5' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.6' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.1' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.2' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.2' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.3' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.4' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.4' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.5' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.6' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.2' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.0' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.1' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.1' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.2' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.3' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.1' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.2' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.4' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.5' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.6' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.7' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.8' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4fx_aurora_8b10b:3.1' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.7' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.2' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.3' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.2' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.3' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.6' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.7' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.3' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.4' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
INFO:encore:314 - Created non-GUI application for batch mode execution.
Wrote CGP file for project 'coregen'.
WARNING:coreutil:588 - XSF option is not available anymore, and has been
   disabled.
INFO:sim:172 - Generating IP...
Resolving generics for 'ReallyLongUniqueName_ReallyLongUniqueName'...
WARNING:sim - A core named 'ReallyLongUniqueName_ReallyLongUniqueName' already
   exists in the project. Output products for this core may be overwritten.
Applying external generics to 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering associated files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering EJava files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating implementation netlist for
'ReallyLongUniqueName_ReallyLongUniqueName'...
INFO:sim - Pre-processing HDL files for
   'ReallyLongUniqueName_ReallyLongUniqueName'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'ReallyLongUniqueName_ReallyLongUniqueName'
Running ngcbuild...
Writing VHO instantiation template for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Writing VHDL structural simulation model for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ReallyLongUniqueName_ReallyLongUniqueName.xco
XMDF file found: ReallyLongUniqueName_ReallyLongUniqueName_xmdf.tcl
Adding
/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/core_BuiltinFIFOCoreFPGAwFIFOn2/tmp/_cg/Re
allyLongUniqueName_ReallyLongUniqueName.asy -view all -origin_type imported
Adding
/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/core_BuiltinFIFOCoreFPGAwFIFOn2/tmp/_cg/Re
allyLongUniqueName_ReallyLongUniqueName.ngc -view all -origin_type created
Checking file
"/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/core_BuiltinFIFOCoreFPGAwFIFOn2/tmp/_cg/R
eallyLongUniqueName_ReallyLongUniqueName.ngc" for project device match ...
File
"/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/core_BuiltinFIFOCoreFPGAwFIFOn2/tmp/_cg/R
eallyLongUniqueName_ReallyLongUniqueName.ngc" device information matches project
device.
Adding
/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/core_BuiltinFIFOCoreFPGAwFIFOn2/tmp/_cg/Re
allyLongUniqueName_ReallyLongUniqueName.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/core_BuiltinFIFOCoreFPGAwFIFOn2/tmp/_c
   g/ReallyLongUniqueName_ReallyLongUniqueName.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/core_BuiltinFIFOCoreFPGAwFIFOn2/tmp/_cg/Re
allyLongUniqueName_ReallyLongUniqueName.vho -view all -origin_type imported
Adding
/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/core_BuiltinFIFOCoreFPGAwFIFOn2/tmp/_cg/fi
fo_generator_v8_2_readme.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ReallyLongUniqueName_ReallyLongUniqueName"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
The END command has been encountered, stopping batch file execution.
Saved CGP file for project 'coregen'.
Release 14.4 - Xilinx CORE Generator P.49d (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/coregen.log
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:7.1' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/aurora_64b66b_v7_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:7.2' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/aurora_64b66b_v7_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:7.3' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/aurora_64b66b_v7_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.3' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/aurora_8b10b_v5_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:8.1' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/aurora_8b10b_v8_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:8.2' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/aurora_8b10b_v8_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:8.3' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/aurora_8b10b_v8_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_cdma:3.02.a' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/axi_cdma_v3_02_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_cdma:3.03.a' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/axi_cdma_v3_03_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_datamover:4.00.a' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/axi_datamover_v4_00_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_datamover:4.01.a' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/axi_datamover_v4_01_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_datamover:4.02.a' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/axi_datamover_v4_02_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:5.00.a' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/axi_dma_v5_00_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:6.01.a' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/axi_dma_v6_01_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:6.02.a' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/axi_dma_v6_02_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_sg:4.00.a' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/axi_sg_v4_00_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_sg:4.01.a' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/axi_sg_v4_01_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_sg:4.02.a' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/axi_sg_v4_02_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_sg:4.03.a' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/axi_sg_v4_03_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.2' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/can_v4_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:4.1' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/cpri_v4_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:5.2' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/cpri_v5_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:6.1' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/cpri_v6_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.3' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/displayport_v2_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.4' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/displayport_v2_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:3.1' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/displayport_v3_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:3.2' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/displayport_v3_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.5' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/ethernet_statistics_v3_5/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.6' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/ethernet_statistics_v3_6/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.3' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/gig_eth_pcs_pma_v11_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.4' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/gig_eth_pcs_pma_v11_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.5' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/gig_eth_pcs_pma_v11_5/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:2.1' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/jesd204_v2_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:2.2' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/jesd204_v2_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:obsai:5.1' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/obsai_v5_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.14' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pci32_v4_14/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.15' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pci32_v4_15/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.16' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pci32_v4_16/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.17' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pci32_v4_17/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.18' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pci32_v4_18/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.14' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pci64_v4_14/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.15' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pci64_v4_15/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.16' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pci64_v4_16/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.17' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pci64_v4_17/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.18' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pci64_v4_18/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express:3.7' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pci_express_v3_7/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie3_7x:1.1' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pcie3_7x_v1_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie3_7x:1.2' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pcie3_7x_v1_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie3_7x:1.3' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pcie3_7x_v1_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie3_7x:1.4' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pcie3_7x_v1_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.1' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pcie_7x_v1_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.2' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pcie_7x_v1_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.3' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pcie_7x_v1_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.4' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pcie_7x_v1_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.6' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pcie_7x_v1_6/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.7' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pcie_7x_v1_7/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.8' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pcie_7x_v1_8/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.14' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pcie_blk_plus_v1_14/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.15' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pcie_blk_plus_v1_15/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:12.2' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/pl4_v12_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.3' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/qsgmii_v1_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.4' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/qsgmii_v1_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.3' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/rxaui_v2_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.4' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/rxaui_v2_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.2' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/s6_pcie_v2_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.3' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/s6_pcie_v2_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.4' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/s6_pcie_v2_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.4' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/selectio_wiz_v3_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:4.1' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/selectio_wiz_v4_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:spdif:1.1' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/spdif_v1_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:spdif:1.2' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/spdif_v1_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.3' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/srio_gen2_v1_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.4' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/srio_gen2_v1_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.5' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/srio_gen2_v1_5/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.6' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/srio_gen2_v1_6/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.1' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/ten_gig_eth_mac_v11_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.2' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/ten_gig_eth_mac_v11_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.3' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/ten_gig_eth_mac_v11_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.4' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/ten_gig_eth_mac_v11_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.3' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/ten_gig_eth_pcs_pma_v2_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.4' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/ten_gig_eth_pcs_pma_v2_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.5' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/ten_gig_eth_pcs_pma_v2_5/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.6' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/ten_gig_eth_pcs_pma_v2_6/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.3' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/tri_mode_eth_mac_v5_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.4' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/tri_mode_eth_mac_v5_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.5' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/tri_mode_eth_mac_v5_5/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.8' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/v5_emac_v1_8/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.5' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/v6_emac_v1_5/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.6' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/v6_emac_v1_6/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.2' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/v6_pcie_v2_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.5' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/v6_pcie_v2_5/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.5' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/xadc_wiz_v1_5/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:2.1' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/xadc_wiz_v2_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.3' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/xaui_v10_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.4' because the metadata file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/com/xilin
   x/ip/xaui_v10_4/component.xml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:4.2' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:3.2' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.1' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.2' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.3' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.1' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.2' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:2.4' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:3.1' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:3.2' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.4' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:1.3' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:2.1' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.9' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/other/summary.xml
   ' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.61' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/other/summary.xml
   ' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.91' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/other/summary.xml
   ' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.92' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/other/summary.xml
   ' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.4' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/other/summary.xml
   ' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.5' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/other/summary.xml
   ' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.6' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/other/summary.xml
   ' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.7' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/other/summary.xml
   ' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.8' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/other/summary.xml
   ' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:other:1.1' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/other/summary.xml
   ' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.165' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.166' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.167' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.12' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.13' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.12' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.13' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.14' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.166' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.167' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.10' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.11' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.12' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.13' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.12' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.13' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.14' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.7' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.8' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.13' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.7' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.8' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.7' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.8' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.165' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.166' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.5' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.6' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.1' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.2' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.2' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.3' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.4' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.4' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.5' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.6' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.2' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.0' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.1' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.1' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.2' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.3' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.1' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.2' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.4' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.5' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.6' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.7' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.8' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4fx_aurora_8b10b:3.1' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.7' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.2' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.3' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.2' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.3' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.6' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.7' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.3' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.4' because the summary file
   '/opt/apps/NIFPGA/programs/xilinx14_4/ISE/coregen/ip/xilinx/network/summary.x
   ml' does not exist.
INFO:encore:314 - Created non-GUI application for batch mode execution.
Wrote CGP file for project 'coregen'.
WARNING:coreutil:588 - XSF option is not available anymore, and has been
   disabled.
INFO:sim:172 - Generating IP...
Resolving generics for 'ReallyLongUniqueName_ReallyLongUniqueName'...
WARNING:sim - A core named 'ReallyLongUniqueName_ReallyLongUniqueName' already
   exists in the project. Output products for this core may be overwritten.
Applying external generics to 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering associated files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering EJava files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating implementation netlist for
'ReallyLongUniqueName_ReallyLongUniqueName'...
INFO:sim - Pre-processing HDL files for
   'ReallyLongUniqueName_ReallyLongUniqueName'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'ReallyLongUniqueName_ReallyLongUniqueName'
Running ngcbuild...
Writing VHO instantiation template for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Writing VHDL structural simulation model for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ReallyLongUniqueName_ReallyLongUniqueName.xco
XMDF file found: ReallyLongUniqueName_ReallyLongUniqueName_xmdf.tcl
Adding
/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/core_BuiltinFIFOCoreFPGAwFIFOn3/tmp/_cg/Re
allyLongUniqueName_ReallyLongUniqueName.asy -view all -origin_type imported
Adding
/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/core_BuiltinFIFOCoreFPGAwFIFOn3/tmp/_cg/Re
allyLongUniqueName_ReallyLongUniqueName.ngc -view all -origin_type created
Checking file
"/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/core_BuiltinFIFOCoreFPGAwFIFOn3/tmp/_cg/R
eallyLongUniqueName_ReallyLongUniqueName.ngc" for project device match ...
File
"/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/core_BuiltinFIFOCoreFPGAwFIFOn3/tmp/_cg/R
eallyLongUniqueName_ReallyLongUniqueName.ngc" device information matches project
device.
Adding
/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/core_BuiltinFIFOCoreFPGAwFIFOn3/tmp/_cg/Re
allyLongUniqueName_ReallyLongUniqueName.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/core_BuiltinFIFOCoreFPGAwFIFOn3/tmp/_c
   g/ReallyLongUniqueName_ReallyLongUniqueName.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/core_BuiltinFIFOCoreFPGAwFIFOn3/tmp/_cg/Re
allyLongUniqueName_ReallyLongUniqueName.vho -view all -origin_type imported
Adding
/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/core_BuiltinFIFOCoreFPGAwFIFOn3/tmp/_cg/fi
fo_generator_v8_2_readme.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ReallyLongUniqueName_ReallyLongUniqueName"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
The END command has been encountered, stopping batch file execution.
Saved CGP file for project 'coregen'.
NuecesRTop 
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ADPRAM36K.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Accumulated_Sector_Intensity_viAccumul
   ated_Sector_Intensity0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Accumulated_Sector_Intensity_viTotal_W
   ing_Sectors1.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clo
   ne1.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub1Bit.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ArrayIndexNode_344.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Average_Sectors_vi_colon_Clone7.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_Tap_8_dash_Bit_vi_colon_Clone23.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRA
   M_FPGA_vi_colon_Inst.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_Conversion_vi_colon_Clone0
   .vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi_Accessor.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi_asResource_1077.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/BuiltinFIFOCoreFPGAwFIFOn2.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/BuiltinFIFOCoreFPGAwFIFOn3.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/BuiltinFIFOCoreFPGAwFIFOn4.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Pixels_Belong_In_Sector_vi.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_
   Pixel_FIFO_vi_colon_Clone9.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchCommIfcArbiterBase.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentEnableChain.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentInputStateHolder.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentOutputStateHolder.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentStateTransitionEnabl
   eChain.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentStreamStateEnableCha
   in.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaSinkStreamStateController.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaSourceStreamStateController.v
   hd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchInterfaceDmaRegisters.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchIrqInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchLvFpgaInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchLvFpgaIrq.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchRegisterAccess.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchSinkStream.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ClockGenXilinxV5.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Acquire_ctl_9R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Cancel_Acq_ctl
   _12RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Frames_To_Acq_
   ctl_10RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Ignore_DVAL_ct
   l_8RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Initialize_ctl
   _7RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_DVAL_Active_High
   _ctl_2RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_FVAL_Active_High
   _ctl_0RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_LVAL_Active_High
   _ctl_1RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_Line_Scan_ctl_4R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_Spare_Active_Hig
   h_ctl_3RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForMiteIoLikePortOnResInterfa
   ce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForOutPortPortOnResAccumulate
   d_Sector_Intensity_viAccumulated_Sector_Intensity0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForOutPortPortOnResPixel_Loca
   tion_Global_vi_hash_of_Frames_to_Average5.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForSector_Parameters_Left_ctl
   _34RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForSector_Parameters_Right_ct
   l_35RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForSim_ctl_31RHFpgaReadPortOn
   Resbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForTopEnablesPortOnResTopEnab
   lePassThru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Byte_Mode_ctl_22RHFpg
   aReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Receive_ctl_21RHFpgaR
   eadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Set_Baud_Rate_ctl_23R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Transmit_ctl_20RHFpga
   ReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopBoolFallingEdge.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopBoolVec.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopFallingEdge.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSlvResetVal.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopUnsigned.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DPRAM32Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DPRAM64Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DdsAccumulator.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_If_Left_or_Right_Sector_vi_c
   olon_Clone11.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_Sector_Edge_Location_vi.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DiagramReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncAsyncInBase.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncBoolAsyncIn.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncSL.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncSlAsyncIn.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncWithResetValueSL.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncWithResetValueSLV.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DualPortRAM.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DualPortRAM_Inferred.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_3.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_4.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_5.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_6.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_7.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_8.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn3.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn4.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FeedbackInitResourceTwoDomains.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FeedbackNonSctlCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FifoPtrClockCrossing.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FloatingFeedbackGInit.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FloatingFeedbackShiftReg.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAddSub.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAdder.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAdderWrap.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngine.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicPreproCirVec.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDiv.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInteger.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivPreproc.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivRnd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivSign.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivSigned.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivStage.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivWrap.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDynamicShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpHandShaker.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpMultiCycleEnableChainCtrl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpNormalize.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRectToPolar.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRectToPolarWrap.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRegStage.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpShiftCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpSubtracter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpSubtracterWrap.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpThreeWireToFourWire.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/GenDataValid.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBaseResetCross.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeSLV_Ack.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeWithResetValueBase.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeWithResetValueSLV.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmRAMArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InvisibleResholder.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/IoPort2LvFpga.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/IsFirstCallPrimitive_1015.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000000_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000001_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000002_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000000d_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000015_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000017_TimedLoopDiagram.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000018_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000019_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000022_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructure_291.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000026_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000034_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000003e_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0
   002.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0
   003.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructure_190.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e0_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e0_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e6_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ea_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ea_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ed_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ef_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f1_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f4_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f8_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000fe_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000105_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000109_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000110_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000116_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011a_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011d_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011d_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000013c_WhileLoop.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000146_WhileLoop.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000147_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000147_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructure_375.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   002.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   003.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   004.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   005.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   006.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   007.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   008.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructure_369.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000153_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000153_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000153_CaseStructure_372.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000154_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000154_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000015f_ForLoop.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000160_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000160_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000161_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000161_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000180_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000181_ForLoop.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000191_ForLoop.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000196_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000197_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000019f_TimedLoopDiagram.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001b9_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001b9_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001ba_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001ba_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001be_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bf_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bf_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001c0_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001c0_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e1_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e4_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e4_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e5_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e5_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0
   002.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0
   003.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0
   004.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructure_487.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e9_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e9_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000021e_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000021f_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000258_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000259_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000292_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000293_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000002cc_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000002cd_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000306_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000307_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000340_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000341_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000037a_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000037b_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003bd_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003bd_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c0_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c3_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c6_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c9_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003cc_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003cf_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003d2_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003f4_TimedLoopDiagram.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000418_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000041a_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera
   _with_DRAM_FPGA.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_
   1056.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_
   1060.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_
   1061.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_
   33.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbDelayer.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbPowerOf2.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbRW.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbSerializeAccess.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBlockRamFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBlockRamSingleClkFifo.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBoolOpNot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBuiltInFifoResetControl.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBuiltinFifoCounter.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDiRead.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDistributedRam.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDistributedRamFifo.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDoWrite.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDualPortRam.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDualPortRam_Inferred.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoClearControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoCountControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPopBuffer.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPortReset.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPushPopControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoResource.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoTypeSelector.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFlipFlopFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaGlobalResHolderRead.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaGlobalResHolderWrite.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaHostAccessibleRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLocalResHolderRead.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLocalResHolderWrite.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLvSplitNumber.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaPipelinedOrGateTreeSlv.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaPulseSyncBaseWrapper.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegFrameworkShiftReg.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCoreBase.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaSelect.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaShiftReg.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCompareToZero.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvDecrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvDivide.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFixedToFloat.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatAddCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatCompare.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatCompareCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatCompareToZero.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatDecrement.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatDivide.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatDivideCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatIncrement.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatSubtract.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatSubtractCore.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatToFixed.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatToFixedCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaClipContainer.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaStockDigitalInput.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaStockDigitalOutput.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCeiling.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompareToZero.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpDecrement.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpDivide.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandler.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandlerSlv.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpIncrement.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpMultiCycleEnableHandler.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpShiftBase.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpSubtract.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvLogicalShift.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToFixedPoint.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToFloatingPoint.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToInteger.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Add.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Divide.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Equal.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Greater.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32GreaterOrEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Less.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32LessOrEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32NotEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Subtract.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesDramMain.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmDPRAM.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmFifoFlags.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmOutputHandler.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PacketSink.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viCurrent_X_Pixe
   l_Location0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viFrame_Count4.v
   hd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viX_Resolution2.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viY_Resolution3.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgADPRAM36KUtil.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgByteArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinch.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinchArbiter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinchCommunicationInterface.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinchConfig.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgCommIntConfiguration.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgCommunicationInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgDataPackingFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgDmaRegs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFpgaDeviceSpecs.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxpArithmetic.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxpDivide.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxpMathUtilities.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgInStrmFifoUtil.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgIoPort2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgLvFpgaConst.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaArbiter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaCoresFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaFifoGenericValue.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaIrqRegisters.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaUtilities.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaViControlRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiLvPrims.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgOneHot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgStreamStates.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgSwitchedChinch.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PulseSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PulseSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ReplaceArrayNode_349.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ReplaceArrayNode_362.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ResetSync.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Rising_Edge_Detect_vi_colon_Clone3.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SafeBusCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Sector_Analysis_Module_vi.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SingleClkFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SingleClkFifoFlags.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SinkStreamDataReceiver.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SinkStreamTcrUpdateController.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/StrmArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrInd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrIndOpt.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SyncFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TheWindow.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimedLoopController.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimedLoopCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimedLoopDomainCrosser.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimeoutManager.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TopEnablePassThru.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Update_Current_Pixel_Locations_vi_colo
   n_Clone10.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ViControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ViSignature.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/XDataNode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/XDataNodeOut.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arrayLpIndx_355.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arrayLpIndx_386.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arrayLpIndx_403.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arraycollect_391.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/bushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ddr2_idelay_ctrl.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ddr2_infrastructure.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/forloop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/whileloop.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.

Started : "Synthesize - XST".
Running xst...
Command Line: xst -intstyle ise -ifn "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.xst" -ofn "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.syr"
Reading design: NuecesRTop.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
WARNING:Xst:2838 - Path definition '$XILINX/verilog/xst/lin/cpld_det_ver' in file /opt/apps/NIFPGA/programs/xilinx14_4/ISE/vhdl/xst/lin/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/verilog/xst/lin/unimacro_ver' in file /opt/apps/NIFPGA/programs/xilinx14_4/ISE/vhdl/xst/lin/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/verilog/xst/lin/unisim_ver' in file /opt/apps/NIFPGA/programs/xilinx14_4/ISE/vhdl/xst/lin/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiUtilities.vhd" into library work
Parsing package <PkgNiUtilities>.
Parsing package body <PkgNiUtilities>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaUtilities.vhd" into library work
Parsing package <PkgNiFpgaUtilities>.
Parsing package body <PkgNiFpgaUtilities>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxp.vhd" into library work
Parsing package <PkgFxp>.
Parsing package body <PkgFxp>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxpArithmetic.vhd" into library work
Parsing package <PkgFxpArithmetic>.
Parsing package body <PkgFxpArithmetic>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpShiftCore.vhd" into library work
Parsing entity <FxpShiftCore>.
Parsing architecture <rtl> of entity <fxpshiftcore>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFloat.vhd" into library work
Parsing package <PkgFloat>.
Parsing package body <PkgFloat>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandlerSlv.vhd" into library work
Parsing entity <NiLvFxpEnableHandlerSlv>.
Parsing architecture <rtl> of entity <nilvfxpenablehandlerslv>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDynamicShift.vhd" into library work
Parsing entity <FxpDynamicShift>.
Parsing architecture <rtl> of entity <fxpdynamicshift>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandler.vhd" into library work
Parsing entity <NiLvFxpEnableHandler>.
Parsing architecture <rtl> of entity <nilvfxpenablehandler>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatToFixedCore.vhd" into library work
Parsing entity <NiLvFloatToFixedCore>.
Parsing architecture <rtl> of entity <nilvfloattofixedcore>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpNormalize.vhd" into library work
Parsing entity <FxpNormalize>.
Parsing architecture <rtl> of entity <fxpnormalize>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiLvPrims.vhd" into library work
Parsing package <PkgNiLvPrims>.
Parsing package body <PkgNiLvPrims>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd" into library work
Parsing entity <NiLvFxpCoerce>.
Parsing architecture <rtl> of entity <nilvfxpcoerce>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatToFixed.vhd" into library work
Parsing entity <NiLvFloatToFixed>.
Parsing architecture <rtl> of entity <nilvfloattofixed>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFixedToFloat.vhd" into library work
Parsing entity <NiLvFixedToFloat>.
Parsing architecture <rtl> of entity <nilvfixedtofloat>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToInteger.vhd" into library work
Parsing entity <NiLvToInteger>.
Parsing architecture <rtl> of entity <nilvtointeger>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToFloatingPoint.vhd" into library work
Parsing entity <NiLvToFloatingPoint>.
Parsing architecture <rtl> of entity <nilvtofloatingpoint>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToFixedPoint.vhd" into library work
Parsing entity <NiLvToFixedPoint>.
Parsing architecture <rtl> of entity <nilvtofixedpoint>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatAddCore.vhd" into library work
Parsing entity <NiLvFloatAddCore>.
Parsing architecture <rtl> of entity <nilvfloataddcore>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCoerce.vhd" into library work
Parsing entity <NiLvCoerce>.
Parsing architecture <rtl> of entity <nilvcoerce>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxpMathUtilities.vhd" into library work
Parsing package <PkgFxpMathUtilities>.
Parsing package body <PkgFxpMathUtilities>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpAdd.vhd" into library work
Parsing entity <NiLvFxpAdd>.
Parsing architecture <rtl> of entity <nilvfxpadd>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatCompareCore.vhd" into library work
Parsing entity <NiLvFloatCompareCore>.
Parsing architecture <rtl> of entity <nilvfloatcomparecore>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatAdd.vhd" into library work
Parsing entity <NiLvFloatAdd>.
Parsing architecture <rtl> of entity <nilvfloatadd>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAddSub.vhd" into library work
Parsing entity <FxpAddSub>.
Parsing architecture <rtl> of entity <fxpaddsub>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub1Bit.vhd" into library work
Parsing entity <AddSub1Bit>.
Parsing architecture <Structural> of entity <addsub1bit>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgShift.vhd" into library work
Parsing package <PkgShift>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxpDivide.vhd" into library work
Parsing package <PkgFxpDivide>.
Parsing package body <PkgFxpDivide>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpIncrement.vhd" into library work
Parsing entity <NiLvFxpIncrement>.
Parsing architecture <rtl> of entity <nilvfxpincrement>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd" into library work
Parsing entity <NiLvFxpCompare>.
Parsing architecture <rtl> of entity <nilvfxpcompare>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatIncrement.vhd" into library work
Parsing entity <NiLvFloatIncrement>.
Parsing architecture <rtl> of entity <nilvfloatincrement>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatCompare.vhd" into library work
Parsing entity <NiLvFloatCompare>.
Parsing architecture <rtl> of entity <nilvfloatcompare>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpThreeWireToFourWire.vhd" into library work
Parsing entity <FxpThreeWireToFourWire>.
Parsing architecture <RTL> of entity <fxpthreewiretofourwire>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpHandShaker.vhd" into library work
Parsing entity <FxpHandShaker>.
Parsing architecture <rtl> of entity <fxphandshaker>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivRnd.vhd" into library work
Parsing entity <FxpDivRnd>.
Parsing architecture <rtl> of entity <fxpdivrnd>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivPreproc.vhd" into library work
Parsing entity <FxpDivPreproc>.
Parsing architecture <rtl> of entity <fxpdivpreproc>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInt.vhd" into library work
Parsing entity <FxpDivInt>.
Parsing architecture <rtl> of entity <fxpdivint>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" into library work
Parsing entity <AddSub>.
Parsing architecture <Structural> of entity <addsub>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvIncrement.vhd" into library work
Parsing entity <NiLvIncrement>.
Parsing architecture <rtl> of entity <nilvincrement>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpShiftBase.vhd" into library work
Parsing entity <NiLvFxpShiftBase>.
Parsing architecture <rtl> of entity <nilvfxpshiftbase>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCompare.vhd" into library work
Parsing entity <NiLvCompare>.
Parsing architecture <rtl> of entity <nilvcompare>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaSelect.vhd" into library work
Parsing entity <NiFpgaSelect>.
Parsing architecture <rtl> of entity <nifpgaselect>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCoreBase.vhd" into library work
Parsing entity <NiFpgaRegisterCoreBase>.
Parsing architecture <rtl> of entity <nifpgaregistercorebase>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaGlobalResHolderWrite.vhd" into library work
Parsing entity <NiFpgaGlobalResHolderWrite>.
Parsing architecture <rtl> of entity <nifpgaglobalresholderwrite>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaGlobalResHolderRead.vhd" into library work
Parsing entity <NiFpgaGlobalResHolderRead>.
Parsing architecture <rtl> of entity <nifpgaglobalresholderread>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpSubtracter.vhd" into library work
Parsing entity <FxpSubtracter>.
Parsing architecture <rtl> of entity <fxpsubtracter>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRegStage.vhd" into library work
Parsing entity <FxpRegStage>.
Parsing architecture <rtl> of entity <fxpregstage>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpMultiCycleEnableChainCtrl.vhd" into library work
Parsing entity <FxpMultiCycleEnableChainCtrl>.
Parsing architecture <rtl> of entity <fxpmulticycleenablechainctrl>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivStage.vhd" into library work
Parsing entity <FxpDivStage>.
Parsing architecture <rtl> of entity <fxpdivstage>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivSigned.vhd" into library work
Parsing entity <FxpDivSigned>.
Parsing architecture <rtl> of entity <fxpdivsigned>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" into library work
Parsing entity <FxpCordicEngineGenStage>.
Parsing architecture <rtl> of entity <fxpcordicenginegenstage>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvLogicalShift.vhd" into library work
Parsing entity <NiLvLogicalShift>.
Parsing architecture <rtl> of entity <nilvlogicalshift>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpMultiCycleEnableHandler.vhd" into library work
Parsing entity <NiLvFxpMultiCycleEnableHandler>.
Parsing architecture <rtl> of entity <nilvfxpmulticycleenablehandler>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatDivideCore.vhd" into library work
Parsing entity <NiLvFloatDivideCore>.
Parsing architecture <rtl> of entity <nilvfloatdividecore>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCore.vhd" into library work
Parsing entity <NiFpgaRegisterCore>.
Parsing architecture <rtl> of entity <nifpgaregistercore>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructure_487.vhd" into library work
Parsing entity <NiFpgaAG_000001e6_CaseStructure_487>.
Parsing architecture <vhdl_modgen> of entity <nifpgaag_000001e6_casestructure_487>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0004.vhd" into library work
Parsing entity <NiFpgaAG_000001e6_CaseStructureFrame_0004>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000001e6_casestructureframe_0004>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0003.vhd" into library work
Parsing entity <NiFpgaAG_000001e6_CaseStructureFrame_0003>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000001e6_casestructureframe_0003>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0002.vhd" into library work
Parsing entity <NiFpgaAG_000001e6_CaseStructureFrame_0002>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000001e6_casestructureframe_0002>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000001e6_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000001e6_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_000001e6_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000001e6_casestructureframe_0000>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001c0_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000001c0_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000001c0_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001c0_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_000001c0_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000001c0_casestructureframe_0000>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructure_291.vhd" into library work
Parsing entity <NiFpgaAG_00000025_CaseStructure_291>.
Parsing architecture <vhdl_modgen> of entity <nifpgaag_00000025_casestructure_291>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpSubtracterWrap.vhd" into library work
Parsing entity <FxpSubtracterWrap>.
Parsing architecture <rtl> of entity <fxpsubtracterwrap>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivSign.vhd" into library work
Parsing entity <FxpDivSign>.
Parsing architecture <rtl> of entity <fxpdivsign>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInteger.vhd" into library work
Parsing entity <FxpDivInteger>.
Parsing architecture <rtl> of entity <fxpdivinteger>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivCore.vhd" into library work
Parsing entity <FxpDivCore>.
Parsing architecture <rtl> of entity <fxpdivcore>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicPreproCirVec.vhd" into library work
Parsing entity <FxpCordicPreproCirVec>.
Parsing architecture <behavioral> of entity <fxpcordicpreprocirvec>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngine.vhd" into library work
Parsing entity <FxpCordicEngine>.
Parsing architecture <rtl> of entity <fxpcordicengine>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r_opt.vhd" into library work
Parsing entity <resholder_r_opt>.
Parsing architecture <rtl> of entity <resholder_r_opt>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgOneHot.vhd" into library work
Parsing package <pkgOneHot>.
Parsing package body <pkgOneHot>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaBoolOp.vhd" into library work
Parsing package <PkgNiFpgaBoolOp>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFpgaDeviceSpecs.vhd" into library work
Parsing package <PkgFpgaDeviceSpecs>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgADPRAM36KUtil.vhd" into library work
Parsing package <PkgADPRAM36KUtil>.
Parsing package body <PkgADPRAM36KUtil>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpDivide.vhd" into library work
Parsing entity <NiLvFxpDivide>.
Parsing architecture <rtl> of entity <nilvfxpdivide>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompareToZero.vhd" into library work
Parsing entity <NiLvFxpCompareToZero>.
Parsing architecture <rtl> of entity <nilvfxpcomparetozero>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatSubtractCore.vhd" into library work
Parsing entity <NiLvFloatSubtractCore>.
Parsing architecture <rtl> of entity <nilvfloatsubtractcore>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatDivide.vhd" into library work
Parsing entity <NiLvFloatDivide>.
Parsing architecture <rtl> of entity <nilvfloatdivide>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatCompareToZero.vhd" into library work
Parsing entity <NiLvFloatCompareToZero>.
Parsing architecture <rtl> of entity <nilvfloatcomparetozero>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvAdd.vhd" into library work
Parsing entity <NiLvAdd>.
Parsing architecture <rtl> of entity <nilvadd>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000037b_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_0000037b_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000037b_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000341_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000341_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000341_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000307_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000307_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000307_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000002cd_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000002cd_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000002cd_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000293_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000293_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000293_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000259_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000259_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000259_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000021f_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_0000021f_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000021f_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e9_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000001e9_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000001e9_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e9_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_000001e9_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000001e9_casestructureframe_0000>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e5_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000001e5_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000001e5_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e5_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_000001e5_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000001e5_casestructureframe_0000>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bf_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000001bf_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000001bf_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bf_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_000001bf_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000001bf_casestructureframe_0000>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRectToPolar.vhd" into library work
Parsing entity <FxpRectToPolar>.
Parsing architecture <rtl> of entity <fxprecttopolar>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDiv.vhd" into library work
Parsing entity <FxpDiv>.
Parsing architecture <rtl> of entity <fxpdiv>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAdder.vhd" into library work
Parsing entity <FxpAdder>.
Parsing architecture <rtl> of entity <fxpadder>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FeedbackNonSctlCore.vhd" into library work
Parsing entity <FeedbackNonSctlCore>.
Parsing architecture <rtl> of entity <feedbacknonsctlcore>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlop.vhd" into library work
Parsing entity <DFlop>.
Parsing architecture <rtl> of entity <dflop>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrIndOpt.vhd" into library work
Parsing entity <SubVICtlOrIndOpt>.
Parsing architecture <rtl> of entity <subvictlorindopt>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrInd.vhd" into library work
Parsing entity <SubVICtlOrInd>.
Parsing architecture <rtl> of entity <subvictlorind>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w_scl.vhd" into library work
Parsing entity <resholder_w_scl>.
Parsing architecture <rtl> of entity <resholder_w_scl>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w_opt.vhd" into library work
Parsing entity <resholder_w_opt>.
Parsing architecture <rtl> of entity <resholder_w_opt>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PulseSyncBase.vhd" into library work
Parsing entity <PulseSyncBase>.
Parsing architecture <behavior> of entity <pulsesyncbase>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgGray.vhd" into library work
Parsing package <PkgGray>.
Parsing package body <PkgGray>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinch.vhd" into library work
Parsing package <PkgChinch>.
Parsing package body <PkgChinch>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgByteArray.vhd" into library work
Parsing package <PkgByteArray>.
Parsing package body <PkgByteArray>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpSubtract.vhd" into library work
Parsing entity <NiLvFxpSubtract>.
Parsing architecture <rtl> of entity <nilvfxpsubtract>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCeiling.vhd" into library work
Parsing entity <NiLvFxpCeiling>.
Parsing architecture <rtl> of entity <nilvfxpceiling>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatSubtract.vhd" into library work
Parsing entity <NiLvFloatSubtract>.
Parsing architecture <rtl> of entity <nilvfloatsubtract>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvDivide.vhd" into library work
Parsing entity <NiLvDivide>.
Parsing architecture <rtl> of entity <nilvdivide>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCompareToZero.vhd" into library work
Parsing entity <NiLvCompareToZero>.
Parsing architecture <rtl> of entity <nilvcomparetozero>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBoolOp.vhd" into library work
Parsing entity <NiFpgaBoolOp>.
Parsing architecture <rtl> of entity <nifpgaboolop>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000037a_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_0000037a_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000037a_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000340_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000340_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000340_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000306_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000306_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000306_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000002cc_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000002cc_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000002cc_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000292_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000292_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000292_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000258_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000258_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000258_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000021e_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_0000021e_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000021e_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e4_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000001e4_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000001e4_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e4_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_000001e4_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000001e4_casestructureframe_0000>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e1_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_000001e1_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000001e1_sequenceframe>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001be_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_000001be_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000001be_sequenceframe>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000161_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000161_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000161_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000161_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_00000161_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000161_casestructureframe_0000>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000153_CaseStructure_372.vhd" into library work
Parsing entity <NiFpgaAG_00000153_CaseStructure_372>.
Parsing architecture <vhdl_modgen> of entity <nifpgaag_00000153_casestructure_372>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000000d_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_0000000d_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000000d_sequenceframe>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRectToPolarWrap.vhd" into library work
Parsing entity <FxpRectToPolarWrap>.
Parsing architecture <rtl> of entity <fxprecttopolarwrap>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivWrap.vhd" into library work
Parsing entity <FXPDivWrap>.
Parsing architecture <rtl> of entity <fxpdivwrap>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAdderWrap.vhd" into library work
Parsing entity <FxpAdderWrap>.
Parsing architecture <rtl> of entity <fxpadderwrap>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FloatingFeedbackGInit.vhd" into library work
Parsing entity <FloatingFeedbackGInit>.
Parsing architecture <rtl> of entity <floatingfeedbackginit>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncAsyncInBase.vhd" into library work
Parsing entity <DoubleSyncAsyncInBase>.
Parsing architecture <rtl> of entity <doublesyncasyncinbase>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSlvResetVal.vhd" into library work
Parsing entity <DFlopSlvResetVal>.
Parsing architecture <rtl> of entity <dflopslvresetval>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSLV.vhd" into library work
Parsing entity <DFlopSLV>.
Parsing architecture <rtl> of entity <dflopslv>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopFallingEdge.vhd" into library work
Parsing entity <DFlopFallingEdge>.
Parsing architecture <rtl> of entity <dflopfallingedge>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arrayLpIndx_386.vhd" into library work
Parsing entity <arrayLpIndx_386>.
Parsing architecture <rtl> of entity <arraylpindx_386>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arraycollect_391.vhd" into library work
Parsing entity <arraycollect_391>.
Parsing architecture <rtl> of entity <arraycollect_391>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ADPRAM36K.vhd" into library work
Parsing entity <ADPRAM36K>.
Parsing architecture <rtl> of entity <adpram36k>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Update_Current_Pixel_Locations_vi_colon_Clone10.vhd" into library work
Parsing entity <Update_Current_Pixel_Locations_vi_colon_Clone10>.
Parsing architecture <vhdl_labview> of entity <update_current_pixel_locations_vi_colon_clone10>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w.vhd" into library work
Parsing entity <resholder_w>.
Parsing architecture <rtl> of entity <resholder_w>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PulseSyncBool.vhd" into library work
Parsing entity <PulseSyncBool>.
Parsing architecture <behavior> of entity <pulsesyncbool>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgCommIntConfiguration.vhd" into library work
Parsing package <PkgCommIntConfiguration>.
Parsing package body <PkgCommIntConfiguration>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinchConfig.vhd" into library work
Parsing package <PkgChinchConfig>.
Parsing package body <PkgChinchConfig>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpDecrement.vhd" into library work
Parsing entity <NiLvFxpDecrement>.
Parsing architecture <rtl> of entity <nilvfxpdecrement>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatDecrement.vhd" into library work
Parsing entity <NiLvFloatDecrement>.
Parsing architecture <rtl> of entity <nilvfloatdecrement>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaShiftReg.vhd" into library work
Parsing entity <NiFpgaShiftReg>.
Parsing architecture <rtl> of entity <nifpgashiftreg>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaPulseSyncBaseWrapper.vhd" into library work
Parsing entity <NiFpgaPulseSyncBaseWrapper>.
Parsing architecture <rtl> of entity <nifpgapulsesyncbasewrapper>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLvSplitNumber.vhd" into library work
Parsing entity <NiFpgaLvSplitNumber>.
Parsing architecture <rtl> of entity <nifpgalvsplitnumber>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000181_ForLoop.vhd" into library work
Parsing entity <NiFpgaAG_00000181_ForLoop>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000181_forloop>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000160_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000160_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000160_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000160_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_00000160_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000160_casestructureframe_0000>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" into library work
Parsing entity <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8>.
Parsing architecture <vhdl_labview> of entity <fpga_image_processing_lvlib_colon_assign_pixel_to_wing_sec_8>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" into library work
Parsing entity <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7>.
Parsing architecture <vhdl_labview> of entity <fpga_image_processing_lvlib_colon_assign_pixel_to_wing_sec_7>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" into library work
Parsing entity <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6>.
Parsing architecture <vhdl_labview> of entity <fpga_image_processing_lvlib_colon_assign_pixel_to_wing_sec_6>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" into library work
Parsing entity <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5>.
Parsing architecture <vhdl_labview> of entity <fpga_image_processing_lvlib_colon_assign_pixel_to_wing_sec_5>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" into library work
Parsing entity <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4>.
Parsing architecture <vhdl_labview> of entity <fpga_image_processing_lvlib_colon_assign_pixel_to_wing_sec_4>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" into library work
Parsing entity <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3>.
Parsing architecture <vhdl_labview> of entity <fpga_image_processing_lvlib_colon_assign_pixel_to_wing_sec_3>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" into library work
Parsing entity <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2>.
Parsing architecture <vhdl_labview> of entity <fpga_image_processing_lvlib_colon_assign_pixel_to_wing_sec_2>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" into library work
Parsing entity <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec>.
Parsing architecture <vhdl_labview> of entity <fpga_image_processing_lvlib_colon_assign_pixel_to_wing_sec>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/forloop.vhd" into library work
Parsing entity <forloop>.
Parsing architecture <rtl> of entity <forloop>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DPRAM32Bits.vhd" into library work
Parsing entity <DPRAM32Bits>.
Parsing architecture <rtl> of entity <dpram32bits>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncBase.vhd" into library work
Parsing entity <DoubleSyncBase>.
Parsing architecture <behavior> of entity <doublesyncbase>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopUnsigned.vhd" into library work
Parsing entity <DFlopUnsigned>.
Parsing architecture <rtl> of entity <dflopunsigned>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopGray.vhd" into library work
Parsing entity <DFlopGray>.
Parsing architecture <rtl> of entity <dflopgray>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopBoolVec.vhd" into library work
Parsing entity <DFlopBoolVec>.
Parsing architecture <rtl> of entity <dflopboolvec>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopBoolFallingEdge.vhd" into library work
Parsing entity <DFlopBoolFallingEdge>.
Parsing architecture <rtl> of entity <dflopboolfallingedge>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopBool.vhd" into library work
Parsing entity <DFlopBool>.
Parsing architecture <rtl> of entity <dflopbool>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_If_Left_or_Right_Sector_vi_colon_Clone11.vhd" into library work
Parsing entity <Determine_If_Left_or_Right_Sector_vi_colon_Clone11>.
Parsing architecture <vhdl_labview> of entity <determine_if_left_or_right_sector_vi_colon_clone11>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arrayLpIndx_403.vhd" into library work
Parsing entity <arrayLpIndx_403>.
Parsing architecture <rtl> of entity <arraylpindx_403>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arrayLpIndx_355.vhd" into library work
Parsing entity <arrayLpIndx_355>.
Parsing architecture <rtl> of entity <arraylpindx_355>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SyncFifoFlags.vhd" into library work
Parsing entity <SyncFifoFlags>.
Parsing architecture <rtl> of entity <syncfifoflags>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ResetSync.vhd" into library work
Parsing entity <ResetSync>.
Parsing architecture <rtl> of entity <resetsync>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ReplaceArrayNode_362.vhd" into library work
Parsing entity <ReplaceArrayNode_362>.
Parsing architecture <vhdl_modgen> of entity <replacearraynode_362>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ReplaceArrayNode_349.vhd" into library work
Parsing entity <ReplaceArrayNode_349>.
Parsing architecture <vhdl_modgen> of entity <replacearraynode_349>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgSwitchedChinch.vhd" into library work
Parsing package <PkgSwitchedChinch>.
Parsing package body <PkgSwitchedChinch>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgInStrmFifoUtil.vhd" into library work
Parsing package <PkgInStrmFifoUtil>.
Parsing package body <PkgInStrmFifoUtil>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgDataPackingFifo.vhd" into library work
Parsing package <PkgDataPackingFifo>.
Parsing package body <PkgDataPackingFifo>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgCommunicationInterface.vhd" into library work
Parsing package <PkgCommunicationInterface>.
Parsing package body <PkgCommunicationInterface>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvDecrement.vhd" into library work
Parsing entity <NiLvDecrement>.
Parsing architecture <rtl> of entity <nilvdecrement>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPortReset.vhd" into library work
Parsing entity <NiFpgaFifoPortReset>.
Parsing architecture <rtl> of entity <nifpgafifoportreset>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDualPortRam_Inferred.vhd" into library work
Parsing entity <NiFpgaDualPortRAM_Inferred>.
Parsing architecture <rtl> of entity <nifpgadualportram_inferred>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDiRead.vhd" into library work
Parsing entity <NiFpgaDiRead>.
Parsing architecture <rtl> of entity <nifpgadiread>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBoolOpNot.vhd" into library work
Parsing entity <NiFpgaBoolOpNot>.
Parsing architecture <rtl> of entity <nifpgaboolopnot>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003d2_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000003d2_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000003d2_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003cf_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000003cf_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000003cf_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003cc_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000003cc_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000003cc_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c9_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000003c9_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000003c9_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c6_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000003c6_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000003c6_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c3_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000003c3_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000003c3_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c0_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000003c0_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000003c0_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003bd_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000003bd_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000003bd_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003bd_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_000003bd_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000003bd_casestructureframe_0000>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000001bd_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000001bd_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_000001bd_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000001bd_casestructureframe_0000>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000191_ForLoop.vhd" into library work
Parsing entity <NiFpgaAG_00000191_ForLoop>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000191_forloop>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000015f_ForLoop.vhd" into library work
Parsing entity <NiFpgaAG_0000015f_ForLoop>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000015f_forloop>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBase.vhd" into library work
Parsing entity <HandshakeBase>.
Parsing architecture <behavior> of entity <handshakebase>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/GenDataValid.vhd" into library work
Parsing entity <GenDataValid>.
Parsing architecture <rtl> of entity <gendatavalid>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FifoPtrClockCrossing.vhd" into library work
Parsing entity <FifoPtrClockCrossing>.
Parsing architecture <rtl> of entity <fifoptrclockcrossing>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DualPortRAM_Inferred.vhd" into library work
Parsing entity <DualPortRAM_Inferred>.
Parsing architecture <rtl> of entity <dualportram_inferred>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DPRAM64Bits.vhd" into library work
Parsing entity <DPRAM64Bits>.
Parsing architecture <rtl> of entity <dpram64bits>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncBool.vhd" into library work
Parsing entity <DoubleSyncBool>.
Parsing architecture <behavior> of entity <doublesyncbool>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_Sector_Edge_Location_vi.vhd" into library work
Parsing entity <Determine_Sector_Edge_Location_vi>.
Parsing architecture <vhdl_labview> of entity <determine_sector_edge_location_vi>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi_Accessor.vhd" into library work
Parsing entity <Bucket_Summing_vi_Accessor>.
Parsing architecture <vhdl_labview> of entity <bucket_summing_vi_accessor>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Average_Sectors_vi_colon_Clone7.vhd" into library work
Parsing entity <Average_Sectors_vi_colon_Clone7>.
Parsing architecture <vhdl_labview> of entity <average_sectors_vi_colon_clone7>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ArrayIndexNode_344.vhd" into library work
Parsing entity <ArrayIndexNode_344>.
Parsing architecture <rtl> of entity <arrayindexnode_344>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimeoutManager.vhd" into library work
Parsing entity <TimeoutManager>.
Parsing architecture <rtl> of entity <timeoutmanager>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SingleClkFifoFlags.vhd" into library work
Parsing entity <SingleClkFifoFlags>.
Parsing architecture <rtl> of entity <singleclkfifoflags>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Rising_Edge_Detect_vi_colon_Clone3.vhd" into library work
Parsing entity <Rising_Edge_Detect_vi_colon_Clone3>.
Parsing architecture <vhdl_labview> of entity <rising_edge_detect_vi_colon_clone3>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgStreamStates.vhd" into library work
Parsing package <PkgStreamStates>.
Parsing package body <PkgStreamStates>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaFifoGenericValue.vhd" into library work
Parsing package <PkgNiFpgaFifoGenericValue>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaFifo.vhd" into library work
Parsing package <PkgNiFpgaFifo>.
Parsing package body <PkgNiFpgaFifo>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaCoresFifo.vhd" into library work
Parsing package <PkgNiFpgaCoresFifo>.
Parsing package body <PkgNiFpgaCoresFifo>.
WARNING:HDLCompiler:443 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaCoresFifo.vhd" Line 41: Function returnmitedmareadmode does not always return a value.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinchCommunicationInterface.vhd" into library work
Parsing package <PkgChinchCommunicationInterface>.
Parsing package body <PkgChinchCommunicationInterface>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmFifoFlags.vhd" into library work
Parsing entity <OutStrmFifoFlags>.
Parsing architecture <rtl> of entity <outstrmfifoflags>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmDPRAM.vhd" into library work
Parsing entity <OutStrmDPRAM>.
Parsing architecture <rtl> of entity <outstrmdpram>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFlipFlopFifo.vhd" into library work
Parsing entity <NiFpgaFlipFlopFifo>.
Parsing architecture <rtl> of entity <nifpgaflipflopfifo>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoFlags.vhd" into library work
Parsing entity <NiFpgaFifoFlags>.
Parsing architecture <rtl> of entity <nifpgafifoflags>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoClearControl.vhd" into library work
Parsing entity <NiFpgaFifoClearControl>.
Parsing architecture <rtl> of entity <nifpgafifoclearcontrol>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDualPortRam.vhd" into library work
Parsing entity <NiFpgaDualPortRAM>.
Parsing architecture <rtl> of entity <nifpgadualportram>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDoWrite.vhd" into library work
Parsing entity <NiFpgaDoWrite>.
Parsing architecture <rtl> of entity <nifpgadowrite>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000001bc_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000001bc_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_000001bc_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000001bc_casestructureframe_0000>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001ba_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000001ba_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000001ba_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001ba_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_000001ba_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000001ba_casestructureframe_0000>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000197_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000197_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000197_sequenceframe>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000196_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000196_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000196_sequenceframe>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000180_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000180_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000180_sequenceframe>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000154_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000154_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000154_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000154_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_00000154_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000154_casestructureframe_0000>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructure_190.vhd" into library work
Parsing entity <NiFpgaAG_0000006b_CaseStructure_190>.
Parsing architecture <vhdl_modgen> of entity <nifpgaag_0000006b_casestructure_190>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0003.vhd" into library work
Parsing entity <NiFpgaAG_0000006b_CaseStructureFrame_0003>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000006b_casestructureframe_0003>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0002.vhd" into library work
Parsing entity <NiFpgaAG_0000006b_CaseStructureFrame_0002>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000006b_casestructureframe_0002>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_0000006b_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000006b_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_0000006b_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000006b_casestructureframe_0000>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000034_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000034_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000034_sequenceframe>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000026_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000026_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000026_sequenceframe>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmRAMArray.vhd" into library work
Parsing entity <InStrmRAMArray>.
Parsing architecture <rtl> of entity <instrmramarray>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmFifoFlags.vhd" into library work
Parsing entity <InStrmFifoFlags>.
Parsing architecture <rtl> of entity <instrmfifoflags>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeSLV_Ack.vhd" into library work
Parsing entity <HandshakeSLV_Ack>.
Parsing architecture <struct> of entity <handshakeslv_ack>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeSLV.vhd" into library work
Parsing entity <HandshakeSLV>.
Parsing architecture <struct> of entity <handshakeslv>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBaseResetCross.vhd" into library work
Parsing entity <HandshakeBaseResetCross>.
Parsing architecture <rtl> of entity <handshakebaseresetcross>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DualPortRAM.vhd" into library work
Parsing entity <DualPortRAM>.
Parsing architecture <rtl> of entity <dualportram>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" into library work
Parsing entity <Counter_vi_colon_Clone2>.
Parsing architecture <vhdl_labview> of entity <counter_vi_colon_clone2>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimedLoopDomainCrosser.vhd" into library work
Parsing entity <TimedLoopDomainCrosser>.
Parsing architecture <rtl> of entity <timedloopdomaincrosser>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimedLoopController.vhd" into library work
Parsing entity <TimedLoopController>.
Parsing architecture <rtl> of entity <timedloopcontroller>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SingleClkFifo.vhd" into library work
Parsing entity <SingleClkFifo>.
Parsing architecture <rtl> of entity <singleclkfifo>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r_scl.vhd" into library work
Parsing entity <resholder_r_scl>.
Parsing architecture <rtl> of entity <resholder_r_scl>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r.vhd" into library work
Parsing entity <resholder_r>.
Parsing architecture <rtl> of entity <resholder_r>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgDmaFifos.vhd" into library work
Parsing package <PkgDmaFifos>.
Parsing package body <PkgDmaFifos>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmFifo.vhd" into library work
Parsing entity <OutStrmFifo>.
Parsing architecture <rtl> of entity <outstrmfifo>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLocalResHolderWrite.vhd" into library work
Parsing entity <NiFpgaLocalResHolderWrite>.
Parsing architecture <rtl> of entity <nifpgalocalresholderwrite>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLocalResHolderRead.vhd" into library work
Parsing entity <NiFpgaLocalResHolderRead>.
Parsing architecture <rtl> of entity <nifpgalocalresholderread>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPopBuffer.vhd" into library work
Parsing entity <NiFpgaFifoPopBuffer>.
Parsing architecture <rtl> of entity <nifpgafifopopbuffer>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoCountControl.vhd" into library work
Parsing entity <NiFpgaFifoCountControl>.
Parsing architecture <rtl> of entity <nifpgafifocountcontrol>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifo.vhd" into library work
Parsing entity <NiFpgaFifo>.
Parsing architecture <rtl> of entity <nifpgafifo>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDistributedRam.vhd" into library work
Parsing entity <NiFpgaDistributedRam>.
Parsing architecture <rtl> of entity <nifpgadistributedram>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001b9_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000001b9_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000001b9_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001b9_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_000001b9_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000001b9_casestructureframe_0000>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000153_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000153_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000153_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000153_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_00000153_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000153_casestructureframe_0000>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructure_369.vhd" into library work
Parsing entity <NiFpgaAG_0000014a_CaseStructure_369>.
Parsing architecture <vhdl_modgen> of entity <nifpgaag_0000014a_casestructure_369>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0008.vhd" into library work
Parsing entity <NiFpgaAG_0000014a_CaseStructureFrame_0008>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000014a_casestructureframe_0008>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0007.vhd" into library work
Parsing entity <NiFpgaAG_0000014a_CaseStructureFrame_0007>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000014a_casestructureframe_0007>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0006.vhd" into library work
Parsing entity <NiFpgaAG_0000014a_CaseStructureFrame_0006>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000014a_casestructureframe_0006>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0005.vhd" into library work
Parsing entity <NiFpgaAG_0000014a_CaseStructureFrame_0005>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000014a_casestructureframe_0005>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0004.vhd" into library work
Parsing entity <NiFpgaAG_0000014a_CaseStructureFrame_0004>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000014a_casestructureframe_0004>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0003.vhd" into library work
Parsing entity <NiFpgaAG_0000014a_CaseStructureFrame_0003>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000014a_casestructureframe_0003>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0002.vhd" into library work
Parsing entity <NiFpgaAG_0000014a_CaseStructureFrame_0002>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000014a_casestructureframe_0002>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_0000014a_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000014a_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_0000014a_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000014a_casestructureframe_0000>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructure_375.vhd" into library work
Parsing entity <NiFpgaAG_00000148_CaseStructure_375>.
Parsing architecture <vhdl_modgen> of entity <nifpgaag_00000148_casestructure_375>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000147_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000147_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000147_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000147_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_00000147_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000147_casestructureframe_0000>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000000d7_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000d7_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_000000d7_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000d7_casestructureframe_0000>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000003e_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_0000003e_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000003e_sequenceframe>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000019_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000019_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000019_sequenceframe>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/IsFirstCallPrimitive_1015.vhd" into library work
Parsing entity <IsFirstCallPrimitive_1015>.
Parsing architecture <rtl> of entity <isfirstcallprimitive_1015>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmFifo.vhd" into library work
Parsing entity <InStrmFifo>.
Parsing architecture <rtl> of entity <instrmfifo>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FloatingFeedbackShiftReg.vhd" into library work
Parsing entity <FloatingFeedbackShiftReg>.
Parsing architecture <rtl> of entity <floatingfeedbackshiftreg>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncSlAsyncIn.vhd" into library work
Parsing entity <DoubleSyncSlAsyncIn>.
Parsing architecture <rtl> of entity <doublesyncslasyncin>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncSL.vhd" into library work
Parsing entity <DoubleSyncSL>.
Parsing architecture <behavior> of entity <doublesyncsl>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DdsAccumulator.vhd" into library work
Parsing entity <DdsAccumulator>.
Parsing architecture <arch> of entity <ddsaccumulator>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentStreamStateEnableChain.vhd" into library work
Parsing entity <ChinchDmaComponentStreamStateEnableChain>.
Parsing architecture <rtl> of entity <chinchdmacomponentstreamstateenablechain>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentStateTransitionEnableChain.vhd" into library work
Parsing entity <ChinchDmaComponentStateTransitionEnableChain>.
Parsing architecture <rtl> of entity <chinchdmacomponentstatetransitionenablechain>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentOutputStateHolder.vhd" into library work
Parsing entity <ChinchDmaComponentOutputStateHolder>.
Parsing architecture <rtl> of entity <chinchdmacomponentoutputstateholder>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentInputStateHolder.vhd" into library work
Parsing entity <ChinchDmaComponentInputStateHolder>.
Parsing architecture <rtl> of entity <chinchdmacomponentinputstateholder>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentEnableChain.vhd" into library work
Parsing entity <ChinchDmaComponentEnableChain>.
Parsing architecture <rtl> of entity <chinchdmacomponentenablechain>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" into library work
Parsing entity <Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9>.
Parsing architecture <vhdl_labview> of entity <check_if_space_is_available_in_sector_pixel_fifo_vi_colon_clone9>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_Tap_8_dash_Bit_vi_colon_Clone23.vhd" into library work
Parsing entity <B0_Tap_8_dash_Bit_vi_colon_Clone23>.
Parsing architecture <vhdl_labview> of entity <b0_tap_8_dash_bit_vi_colon_clone23>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_Conversion_vi_colon_Clone0.vhd" into library work
Parsing entity <B0_dash_Tap_Conversion_vi_colon_Clone0>.
Parsing architecture <vhdl_labview> of entity <b0_dash_tap_conversion_vi_colon_clone0>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" into library work
Parsing entity <Acquisition_State_Machine_vi_colon_Clone1>.
Parsing architecture <vhdl_labview> of entity <acquisition_state_machine_vi_colon_clone1>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/XDataNodeOut.vhd" into library work
Parsing entity <XDataNodeOut>.
Parsing architecture <rtl> of entity <xdatanodeout>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/XDataNode.vhd" into library work
Parsing entity <XDataNode>.
Parsing architecture <rtl> of entity <xdatanode>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimedLoopCore.vhd" into library work
Parsing entity <TimedLoopCore>.
Parsing architecture <rtl> of entity <timedloopcore>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Sector_Analysis_Module_vi.vhd" into library work
Parsing entity <Sector_Analysis_Module_vi>.
Parsing architecture <vhdl_labview> of entity <sector_analysis_module_vi>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaIrqRegisters.vhd" into library work
Parsing package <PkgNiFpgaIrqRegisters>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDistributedRamFifo.vhd" into library work
Parsing entity <NiFpgaDistributedRamFifo>.
Parsing architecture <rtl> of entity <nifpgadistributedramfifo>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBlockRamSingleClkFifo.vhd" into library work
Parsing entity <NiFpgaBlockRamSingleClkFifo>.
Parsing architecture <rtl> of entity <nifpgablockramsingleclkfifo>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBlockRamFifo.vhd" into library work
Parsing entity <NiFpgaBlockRamFifo>.
Parsing architecture <rtl> of entity <nifpgablockramfifo>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbPowerOf2.vhd" into library work
Parsing entity <NiFpgaArbPowerOf2>.
Parsing architecture <rtl> of entity <nifpgaarbpowerof2>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000041a_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_0000041a_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000041a_sequenceframe>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000418_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000418_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000418_sequenceframe>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000148_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000148_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_00000148_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000148_casestructureframe_0000>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011d_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_0000011d_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000011d_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011d_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_0000011d_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000011d_casestructureframe_0000>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011a_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_0000011a_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000011a_sequenceframe>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000116_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000116_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000116_sequenceframe>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000110_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000110_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000110_sequenceframe>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000109_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000109_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000109_sequenceframe>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000105_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000105_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000105_sequenceframe>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000fe_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_000000fe_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000fe_sequenceframe>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f8_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_000000f8_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000f8_sequenceframe>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f4_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_000000f4_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000f4_sequenceframe>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f1_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_000000f1_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000f1_sequenceframe>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ef_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_000000ef_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000ef_sequenceframe>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ed_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_000000ed_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000ed_sequenceframe>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ea_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000000ea_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000ea_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ea_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_000000ea_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000ea_casestructureframe_0000>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e6_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_000000e6_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000e6_sequenceframe>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e0_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000000e0_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000e0_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e0_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_000000e0_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000e0_casestructureframe_0000>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000025_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000025_casestructureframe_0001>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_00000025_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000025_casestructureframe_0000>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000018_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000018_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000018_sequenceframe>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000002_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000002_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000002_sequenceframe>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeWithResetValueBase.vhd" into library work
Parsing entity <HandshakeWithResetValueBase>.
Parsing architecture <behavior> of entity <handshakewithresetvaluebase>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncWithResetValueSL.vhd" into library work
Parsing entity <DoubleSyncWithResetValueSL>.
Parsing architecture <behavior> of entity <doublesyncwithresetvaluesl>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncSLV.vhd" into library work
Parsing entity <DoubleSyncSLV>.
Parsing architecture <struct> of entity <doublesyncslv>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncBoolAsyncIn.vhd" into library work
Parsing entity <DoubleSyncBoolAsyncIn>.
Parsing architecture <rtl> of entity <doublesyncboolasyncin>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" into library work
Parsing entity <ChinchDmaOutputFifoInterface>.
Parsing architecture <structure> of entity <chinchdmaoutputfifointerface>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" into library work
Parsing entity <ChinchDmaInputFifoInterface>.
Parsing architecture <structure> of entity <chinchdmainputfifointerface>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Pixels_Belong_In_Sector_vi.vhd" into library work
Parsing entity <Check_If_Pixels_Belong_In_Sector_vi>.
Parsing architecture <vhdl_labview> of entity <check_if_pixels_belong_in_sector_vi>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" into library work
Parsing entity <B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst>.
Parsing architecture <vhdl_labview> of entity <b0_dash_tap_8_dash_bit_camera_with_dram_fpga_vi_colon_inst>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/whileloop.vhd" into library work
Parsing entity <whileloop>.
Parsing architecture <rtl> of entity <whileloop>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SafeBusCrossing.vhd" into library work
Parsing entity <SafeBusCrossing>.
Parsing architecture <rtl> of entity <safebuscrossing>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgRegister.vhd" into library work
Parsing package <PkgRegister>.
Parsing package body <PkgRegister>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaViControlRegister.vhd" into library work
Parsing package <PkgNiFpgaViControlRegister>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaArbiter.vhd" into library work
Parsing package <PkgNiFpgaArbiter>.
Parsing package body <PkgNiFpgaArbiter>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgDmaRegs.vhd" into library work
Parsing package <PkgDmaRegs>.
Parsing package body <PkgDmaRegs>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinchArbiter.vhd" into library work
Parsing package <PkgCHInChArbiter>.
Parsing package body <PkgCHInChArbiter>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegFrameworkShiftReg.vhd" into library work
Parsing entity <NiFpgaRegFrameworkShiftReg>.
Parsing architecture <rtl> of entity <nifpgaregframeworkshiftreg>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaHostAccessibleRegister.vhd" into library work
Parsing entity <NiFpgaHostAccessibleRegister>.
Parsing architecture <rtl> of entity <nifpgahostaccessibleregister>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoTypeSelector.vhd" into library work
Parsing entity <NiFpgaFifoTypeSelector>.
Parsing architecture <rtl> of entity <nifpgafifotypeselector>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPushPopControl.vhd" into library work
Parsing entity <NiFpgaFifoPushPopControl>.
Parsing architecture <rtl> of entity <nifpgafifopushpopcontrol>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBuiltInFifoResetControl.vhd" into library work
Parsing entity <NiFpgaBuiltInFifoResetControl>.
Parsing architecture <rtl> of entity <nifpgabuiltinfiforesetcontrol>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBuiltinFifoCounter.vhd" into library work
Parsing entity <NiFpgaBuiltinFifoCounter>.
Parsing architecture <rtl> of entity <nifpgabuiltinfifocounter>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbSerializeAccess.vhd" into library work
Parsing entity <NiFpgaArbSerializeAccess>.
Parsing architecture <rtl> of entity <nifpgaarbserializeaccess>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbDelayer.vhd" into library work
Parsing entity <NiFpgaArbDelayer>.
Parsing architecture <rtl> of entity <nifpgaarbdelayer>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_33.vhd" into library work
Parsing entity <NiFpgaAG_TimedLoopControllerContainer_33>.
Parsing architecture <rtl> of entity <nifpgaag_timedloopcontrollercontainer_33>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_1061.vhd" into library work
Parsing entity <NiFpgaAG_TimedLoopControllerContainer_1061>.
Parsing architecture <rtl> of entity <nifpgaag_timedloopcontrollercontainer_1061>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_1060.vhd" into library work
Parsing entity <NiFpgaAG_TimedLoopControllerContainer_1060>.
Parsing architecture <rtl> of entity <nifpgaag_timedloopcontrollercontainer_1060>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_1056.vhd" into library work
Parsing entity <NiFpgaAG_TimedLoopControllerContainer_1056>.
Parsing architecture <rtl> of entity <nifpgaag_timedloopcontrollercontainer_1056>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003f4_TimedLoopDiagram.vhd" into library work
Parsing entity <NiFpgaAG_000003f4_TimedLoopDiagram>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000003f4_timedloopdiagram>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000019f_TimedLoopDiagram.vhd" into library work
Parsing entity <NiFpgaAG_0000019f_TimedLoopDiagram>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000019f_timedloopdiagram>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000146_WhileLoop.vhd" into library work
Parsing entity <NiFpgaAG_00000146_WhileLoop>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000146_whileloop>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000013c_WhileLoop.vhd" into library work
Parsing entity <NiFpgaAG_0000013c_WhileLoop>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000013c_whileloop>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" into library work
Parsing entity <NiFpgaAG_00000024_TimedLoopDiagram>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000024_timedloopdiagram>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000017_TimedLoopDiagram.vhd" into library work
Parsing entity <NiFpgaAG_00000017_TimedLoopDiagram>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000017_timedloopdiagram>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000001_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000001_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000001_sequenceframe>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeWithResetValueSLV.vhd" into library work
Parsing entity <HandshakeWithResetValueSLV>.
Parsing architecture <struct> of entity <handshakewithresetvalueslv>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncWithResetValueSLV.vhd" into library work
Parsing entity <DoubleSyncWithResetValueSLV>.
Parsing architecture <struct> of entity <doublesyncwithresetvalueslv>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchLvFpgaIrq.vhd" into library work
Parsing entity <ChinchLvFpgaIrq>.
Parsing architecture <rtl> of entity <chinchlvfpgairq>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaFifos.vhd" into library work
Parsing entity <ChinchDmaFifos>.
Parsing architecture <struct> of entity <chinchdmafifos>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi.vhd" into library work
Parsing entity <Bucket_Summing_vi>.
Parsing architecture <vhdl_labview> of entity <bucket_summing_vi>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ViSignature.vhd" into library work
Parsing entity <ViSignature>.
Parsing architecture <rtl> of entity <visignature>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ViControl.vhd" into library work
Parsing entity <ViControl>.
Parsing architecture <rtl> of entity <vicontrol>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TopEnablePassThru.vhd" into library work
Parsing entity <TopEnablePassThru>.
Parsing architecture <rtl> of entity <topenablepassthru>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/StrmArbiter.vhd" into library work
Parsing entity <StrmArbiter>.
Parsing architecture <rtl> of entity <strmarbiter>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SinkStreamTcrUpdateController.vhd" into library work
Parsing entity <SinkStreamTcrUpdateController>.
Parsing architecture <rtl> of entity <sinkstreamtcrupdatecontroller>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SinkStreamDataReceiver.vhd" into library work
Parsing entity <SinkStreamDataReceiver>.
Parsing architecture <rtl> of entity <sinkstreamdatareceiver>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viY_Resolution3.vhd" into library work
Parsing entity <Pixel_Location_Global_viY_Resolution3>.
Parsing architecture <rtl> of entity <pixel_location_global_viy_resolution3>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viX_Resolution2.vhd" into library work
Parsing entity <Pixel_Location_Global_viX_Resolution2>.
Parsing architecture <rtl> of entity <pixel_location_global_vix_resolution2>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viFrame_Count4.vhd" into library work
Parsing entity <Pixel_Location_Global_viFrame_Count4>.
Parsing architecture <rtl> of entity <pixel_location_global_viframe_count4>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viCurrent_X_Pixel_Location0.vhd" into library work
Parsing entity <Pixel_Location_Global_viCurrent_X_Pixel_Location0>.
Parsing architecture <rtl> of entity <pixel_location_global_vicurrent_x_pixel_location0>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmOutputHandler.vhd" into library work
Parsing entity <OutStrmOutputHandler>.
Parsing architecture <rtl> of entity <outstrmoutputhandler>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaStockDigitalOutput.vhd" into library work
Parsing entity <NiLvFpgaStockDigitalOutput>.
Parsing architecture <rtl> of entity <nilvfpgastockdigitaloutput>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaStockDigitalInput.vhd" into library work
Parsing entity <NiLvFpgaStockDigitalInput>.
Parsing architecture <rtl> of entity <nilvfpgastockdigitalinput>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoResource.vhd" into library work
Parsing entity <NiFpgaFifoResource>.
Parsing architecture <rtl> of entity <nifpgafiforesource>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd" into library work
Parsing entity <NiFpgaCtrlIndRegister>.
Parsing architecture <rtl> of entity <nifpgactrlindregister>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbRW.vhd" into library work
Parsing entity <NiFpgaArbRW>.
Parsing architecture <rtl> of entity <nifpgaarbrw>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000022_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000022_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000022_sequenceframe>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000015_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000015_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000015_sequenceframe>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000000_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000000_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000000_sequenceframe>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InvisibleResholder.vhd" into library work
Parsing entity <InvisibleResholder>.
Parsing architecture <rtl> of entity <invisibleresholder>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" into library work
Parsing entity <Interface>.
Parsing architecture <rtl> of entity <interface>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn4.vhd" into library work
Parsing entity <FPGAwFIFOn4>.
Parsing architecture <rtl> of entity <fpgawfifon4>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn3.vhd" into library work
Parsing entity <FPGAwFIFOn3>.
Parsing architecture <rtl> of entity <fpgawfifon3>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn2.vhd" into library work
Parsing entity <FPGAwFIFOn2>.
Parsing architecture <rtl> of entity <fpgawfifon2>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd" into library work
Parsing entity <FlexRIO_FIFO128Bit_DRAMTypeB_v110>.
Parsing architecture <rtl> of entity <flexrio_fifo128bit_dramtypeb_v110>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FeedbackInitResourceTwoDomains.vhd" into library work
Parsing entity <FeedbackInitResourceTwoDomains>.
Parsing architecture <rtl> of entity <feedbackinitresourcetwodomains>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DiagramReset.vhd" into library work
Parsing entity <DiagramReset>.
Parsing architecture <rtl> of entity <diagramreset>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Transmit_ctl_20RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForUART_Transmit_ctl_20RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforuart_transmit_ctl_20rhfpgareadportonresbushold>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Set_Baud_Rate_ctl_23RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForUART_Set_Baud_Rate_ctl_23RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforuart_set_baud_rate_ctl_23rhfpgareadportonresbushold>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Receive_ctl_21RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForUART_Receive_ctl_21RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforuart_receive_ctl_21rhfpgareadportonresbushold>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Byte_Mode_ctl_22RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForUART_Byte_Mode_ctl_22RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforuart_byte_mode_ctl_22rhfpgareadportonresbushold>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForTopEnablesPortOnResTopEnablePassThru.vhd" into library work
Parsing entity <CustomArbForTopEnablesPortOnResTopEnablePassThru>.
Parsing architecture <rtl> of entity <customarbfortopenablesportonrestopenablepassthru>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForSim_ctl_31RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForSim_ctl_31RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforsim_ctl_31rhfpgareadportonresbushold>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForSector_Parameters_Right_ctl_35RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForSector_Parameters_Right_ctl_35RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforsector_parameters_right_ctl_35rhfpgareadportonresbushold>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForSector_Parameters_Left_ctl_34RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForSector_Parameters_Left_ctl_34RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforsector_parameters_left_ctl_34rhfpgareadportonresbushold>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForOutPortPortOnResPixel_Location_Global_vi_hash_of_Frames_to_Average5.vhd" into library work
Parsing entity <CustomArbForOutPortPortOnResPixel_Location_Global_vi_hash_of_Frames_to_Average5>.
Parsing architecture <rtl> of entity <customarbforoutportportonrespixel_location_global_vi_hash_of_frames_to_average5>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForOutPortPortOnResAccumulated_Sector_Intensity_viAccumulated_Sector_Intensity0.vhd" into library work
Parsing entity <CustomArbForOutPortPortOnResAccumulated_Sector_Intensity_viAccumulated_Sector_Intensity0>.
Parsing architecture <rtl> of entity <customarbforoutportportonresaccumulated_sector_intensity_viaccumulated_sector_intensity0>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForMiteIoLikePortOnResInterface.vhd" into library work
Parsing entity <CustomArbForMiteIoLikePortOnResInterface>.
Parsing architecture <rtl> of entity <customarbformiteiolikeportonresinterface>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_Spare_Active_High_ctl_3RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForCL_Config_Spare_Active_High_ctl_3RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforcl_config_spare_active_high_ctl_3rhfpgareadportonresbushold>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_LVAL_Active_High_ctl_1RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForCL_Config_LVAL_Active_High_ctl_1RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforcl_config_lval_active_high_ctl_1rhfpgareadportonresbushold>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforcl_config_line_scan_ctl_4rhfpgareadportonresbushold>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_FVAL_Active_High_ctl_0RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForCL_Config_FVAL_Active_High_ctl_0RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforcl_config_fval_active_high_ctl_0rhfpgareadportonresbushold>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_DVAL_Active_High_ctl_2RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForCL_Config_DVAL_Active_High_ctl_2RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforcl_config_dval_active_high_ctl_2rhfpgareadportonresbushold>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Initialize_ctl_7RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForAcq_Control_Initialize_ctl_7RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforacq_control_initialize_ctl_7rhfpgareadportonresbushold>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Ignore_DVAL_ctl_8RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForAcq_Control_Ignore_DVAL_ctl_8RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforacq_control_ignore_dval_ctl_8rhfpgareadportonresbushold>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforacq_control_frames_to_acq_ctl_10rhfpgareadportonresbushold>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Cancel_Acq_ctl_12RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForAcq_Control_Cancel_Acq_ctl_12RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforacq_control_cancel_acq_ctl_12rhfpgareadportonresbushold>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Acquire_ctl_9RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForAcq_Control_Acquire_ctl_9RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforacq_control_acquire_ctl_9rhfpgareadportonresbushold>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchInterfaceDmaRegisters.vhd" into library work
Parsing entity <ChinchInterfaceDmaRegisters>.
Parsing architecture <behavior> of entity <chinchinterfacedmaregisters>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaSourceStreamStateController.vhd" into library work
Parsing entity <ChinchDmaSourceStreamStateController>.
Parsing architecture <behavior> of entity <chinchdmasourcestreamstatecontroller>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaSinkStreamStateController.vhd" into library work
Parsing entity <ChinchDmaSinkStreamStateController>.
Parsing architecture <behavior> of entity <chinchdmasinkstreamstatecontroller>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputController.vhd" into library work
Parsing entity <ChinchDmaOutputController>.
Parsing architecture <rtl> of entity <chinchdmaoutputcontroller>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputController.vhd" into library work
Parsing entity <ChinchDmaInputController>.
Parsing architecture <rtl> of entity <chinchdmainputcontroller>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/bushold.vhd" into library work
Parsing entity <bushold>.
Parsing architecture <rtl> of entity <bushold>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi_asResource_1077.vhd" into library work
Parsing entity <Bucket_Summing_vi_asResource_1077>.
Parsing architecture <vhdl_labview> of entity <bucket_summing_vi_asresource_1077>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Accumulated_Sector_Intensity_viTotal_Wing_Sectors1.vhd" into library work
Parsing entity <Accumulated_Sector_Intensity_viTotal_Wing_Sectors1>.
Parsing architecture <rtl> of entity <accumulated_sector_intensity_vitotal_wing_sectors1>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Accumulated_Sector_Intensity_viAccumulated_Sector_Intensity0.vhd" into library work
Parsing entity <Accumulated_Sector_Intensity_viAccumulated_Sector_Intensity0>.
Parsing architecture <rtl> of entity <accumulated_sector_intensity_viaccumulated_sector_intensity0>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgIoPort2.vhd" into library work
Parsing package <PkgIoPort2>.
Parsing package body <PkgIoPort2>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PacketSink.vhd" into library work
Parsing entity <PacketSink>.
Parsing architecture <rtl> of entity <packetsink>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaClipContainer.vhd" into library work
Parsing entity <NiLvFpgaClipContainer>.
Parsing architecture <ClipContainer_VHDL> of entity <nilvfpgaclipcontainer>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" into library work
Parsing entity <NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_b0_dash_tap_8_dash_bit_camera_with_dram_fpga>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/IoPort2LvFpga.vhd" into library work
Parsing entity <IoPort2LvFpga>.
Parsing architecture <rtl> of entity <ioport2lvfpga>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ddr2_infrastructure.vhd" into library work
Parsing entity <ddr2_infrastructure>.
Parsing architecture <syn> of entity <ddr2_infrastructure>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ddr2_idelay_ctrl.vhd" into library work
Parsing entity <ddr2_idelay_ctrl>.
Parsing architecture <syn> of entity <ddr2_idelay_ctrl>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchSinkStream.vhd" into library work
Parsing entity <ChinchSinkStream>.
Parsing architecture <structure> of entity <chinchsinkstream>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchRegisterAccess.vhd" into library work
Parsing entity <ChinchRegisterAccess>.
Parsing architecture <rtl> of entity <chinchregisteraccess>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchIrqInterface.vhd" into library work
Parsing entity <ChinchIrqInterface>.
Parsing architecture <rtl> of entity <chinchirqinterface>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutput.vhd" into library work
Parsing entity <ChinchDmaOutput>.
Parsing architecture <structure> of entity <chinchdmaoutput>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInput.vhd" into library work
Parsing entity <ChinchDmaInput>.
Parsing architecture <structure> of entity <chinchdmainput>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchCommIfcArbiterBase.vhd" into library work
Parsing entity <CHInChCommIfcArbiterBase>.
Parsing architecture <rtl> of entity <chinchcommifcarbiterbase>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TheWindow.vhd" into library work
Parsing entity <TheWindow>.
Parsing architecture <behavioral> of entity <thewindow>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgLvFpgaConst.vhd" into library work
Parsing package <PkgLvFpgaConst>.
Parsing package body <PkgLvFpgaConst>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesDramMain.vhd" into library work
Parsing entity <NuecesDramMain>.
Parsing architecture <Struct> of entity <nuecesdrammain>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ClockGenXilinxV5.vhd" into library work
Parsing entity <ClockGenXilinxV5>.
Parsing architecture <RTL> of entity <clockgenxilinxv5>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchLvFpgaInterface.vhd" into library work
Parsing entity <ChinchLvFpgaInterface>.
Parsing architecture <struct> of entity <chinchlvfpgainterface>.
Parsing VHDL file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" into library work
Parsing entity <NuecesRTop>.
Parsing architecture <rtl> of entity <nuecesrtop>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <NuecesRTop> (architecture <rtl>) from library <work>.

Elaborating entity <ChinchLvFpgaInterface> (architecture <struct>) with generics from library <work>.
WARNING:HDLCompiler:746 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchLvFpgaInterface.vhd" Line 269: Range is empty (null range)
WARNING:HDLCompiler:746 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchLvFpgaInterface.vhd" Line 335: Range is empty (null range)

Elaborating entity <ChinchRegisterAccess> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchRegisterAccess.vhd" Line 620. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchRegisterAccess.vhd" Line 716. Case statement is complete. others clause is never selected

Elaborating entity <ChinchDmaOutput> (architecture <structure>) with generics from library <work>.

Elaborating entity <ChinchDmaOutputController> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputController.vhd" Line 494. Case statement is complete. others clause is never selected

Elaborating entity <OutStrmOutputHandler> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmOutputHandler.vhd" Line 369. Case statement is complete. others clause is never selected

Elaborating entity <ChinchInterfaceDmaRegisters> (architecture <behavior>) with generics from library <work>.

Elaborating entity <ChinchDmaSinkStreamStateController> (architecture <behavior>) from library <work>.

Elaborating entity <ChinchDmaOutput> (architecture <structure>) with generics from library <work>.

Elaborating entity <ChinchDmaOutputController> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputController.vhd" Line 494. Case statement is complete. others clause is never selected

Elaborating entity <OutStrmOutputHandler> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmOutputHandler.vhd" Line 369. Case statement is complete. others clause is never selected

Elaborating entity <ChinchInterfaceDmaRegisters> (architecture <behavior>) with generics from library <work>.

Elaborating entity <ChinchDmaInput> (architecture <structure>) with generics from library <work>.

Elaborating entity <ChinchDmaInputController> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputController.vhd" Line 859. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputController.vhd" Line 1299. Case statement is complete. others clause is never selected

Elaborating entity <ChinchInterfaceDmaRegisters> (architecture <behavior>) with generics from library <work>.

Elaborating entity <ChinchDmaSourceStreamStateController> (architecture <behavior>) from library <work>.
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaSourceStreamStateController.vhd" Line 410. Case statement is complete. others clause is never selected

Elaborating entity <ChinchDmaInput> (architecture <structure>) with generics from library <work>.

Elaborating entity <ChinchDmaInputController> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputController.vhd" Line 859. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputController.vhd" Line 1299. Case statement is complete. others clause is never selected

Elaborating entity <ChinchInterfaceDmaRegisters> (architecture <behavior>) with generics from library <work>.

Elaborating entity <ChinchDmaSourceStreamStateController> (architecture <behavior>) from library <work>.
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaSourceStreamStateController.vhd" Line 410. Case statement is complete. others clause is never selected

Elaborating entity <ChinchIrqInterface> (architecture <rtl>) with generics from library <work>.

Elaborating entity <IoPort2LvFpga> (architecture <rtl>) from library <work>.

Elaborating entity <PacketSink> (architecture <rtl>) from library <work>.
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PacketSink.vhd" Line 189. Case statement is complete. others clause is never selected

Elaborating entity <CHInChCommIfcArbiterBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <StrmArbiter> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/StrmArbiter.vhd" Line 185: Assignment to saccgntlocuns ignored, since the identifier is never used
WARNING:HDLCompiler:746 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/StrmArbiter.vhd" Line 133: Range is empty (null range)
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/StrmArbiter.vhd" Line 337. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchCommIfcArbiterBase.vhd" Line 653. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:89 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" Line 361: <ioport2wrapper> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" Line 678: Assignment to bclientoutputstreaminterfacefromfifo ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" Line 679: Assignment to bclientinputstreaminterfacefromfifo ignored, since the identifier is never used

Elaborating entity <ClockGenXilinxV5> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ClockGenXilinxV5.vhd" Line 102: Net <bLclClockGenDebug[1][7]> does not have a driver.
WARNING:HDLCompiler:89 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" Line 406: <pll_adv> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" Line 355: <bufg> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" Line 349: <ibufg> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" Line 469: <ni1483core> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" Line 573: <safepowerforlvfpga> remains a black-box since it has no binding entity.

Elaborating entity <TheWindow> (architecture <behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TheWindow.vhd" Line 411: Assignment to internal_ruartdataout_din ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TheWindow.vhd" Line 438: Assignment to internal_apocldebugport_din ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TheWindow.vhd" Line 507: Assignment to chinchclkthrubuf ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TheWindow.vhd" Line 508: Assignment to imagedataclockthrubuf ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TheWindow.vhd" Line 509: Assignment to rioclk40thrubuf ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000000_SequenceFrame> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000000_SequenceFrame.vhd" Line 65: Using initial value "1" for s_io_module_bksl_cl_control_enable_34193 since it is never assigned

Elaborating entity <NiFpgaLocalResHolderRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaLocalResHolderRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000001_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiLvCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvToInteger> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandler> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandlerSlv> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000002_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaDoWrite> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaDoWrite> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_0000000d_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000015_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <XDataNode> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000017_TimedLoopDiagram> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaLocalResHolderRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000018_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000019_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaDiRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaLocalResHolderWrite> (architecture <rtl>) with generics from library <work>.

Elaborating entity <XDataNodeOut> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_TimedLoopControllerContainer_33> (architecture <rtl>) with generics from library <work>.

Elaborating entity <TimedLoopCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <TimedLoopDomainCrosser> (architecture <rtl>) with generics from library <work>.

Elaborating entity <HandshakeSLV_Ack> (architecture <struct>) with generics from library <work>.

Elaborating entity <HandshakeBase> (architecture <behavior>) with generics from library <work>.

Elaborating entity <DFlopSlvResetVal> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlop> (architecture <rtl>) with generics from library <work>.

Elaborating entity <PulseSyncBool> (architecture <behavior>) from library <work>.

Elaborating entity <PulseSyncBase> (architecture <behavior>) from library <work>.

Elaborating entity <HandshakeSLV> (architecture <struct>) with generics from library <work>.

Elaborating entity <TimedLoopController> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000022_SequenceFrame> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000022_SequenceFrame.vhd" Line 666: Using initial value "0" for s_constant_9383 since it is never assigned

Elaborating entity <NiFpgaAG_00000024_TimedLoopDiagram> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" Line 257: Using initial value "0" for s_constant_23603 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" Line 332: Using initial value "0" for s_constant_9127 since it is never assigned

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000025_CaseStructure_291> (architecture <vhdl_modgen>) from library <work>.

Elaborating entity <NiFpgaAG_00000025_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0000.vhd" Line 145: Using initial value "0000000000000000" for output since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0000.vhd" Line 146: Using initial value "0000000000000000000000000000000000000000000000000000000000000000" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0000.vhd" Line 163: Using initial value "0000000000000000" for s_operation_7935 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0000.vhd" Line 167: Using initial value "0000000000000000" for output_4 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0000.vhd" Line 172: Using initial value "0000000000000000000000000000000000000000000000000000000000000000" for output_6 since it is never assigned

Elaborating entity <B0_Tap_8_dash_Bit_vi_colon_Clone23> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000026_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaDiRead> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_Tap_8_dash_Bit_vi_colon_Clone23.vhd" Line 116: Assignment to eo00000003 ignored, since the identifier is never used

Elaborating entity <resholder_w_scl> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0000.vhd" Line 241: Assignment to eo00000003 ignored, since the identifier is never used

Elaborating entity <NiFpgaLocalResHolderRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <B0_dash_Tap_Conversion_vi_colon_Clone0> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000034_SequenceFrame> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000034_SequenceFrame.vhd" Line 22: Using initial value "0000000000000000000000000000000000000000000000000000000000000000" for output since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000034_SequenceFrame.vhd" Line 23: Using initial value "0000000000000000" for output_2 since it is never assigned

Elaborating entity <resholder_w_opt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <resholder_w_opt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_0000003e_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaBoolOp> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvToInteger> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandler> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandlerSlv> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0000.vhd" Line 450: Assignment to eo00000019 ignored, since the identifier is never used

Elaborating entity <Acquisition_State_Machine_vi_colon_Clone1> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" Line 105: Using initial value "00000000000000000000000000000001" for output since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" Line 106: Using initial value "00000000000000000000000000000000" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" Line 107: Using initial value "00000000000000000000000000000000" for output_3 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" Line 108: Using initial value "00000000000000000000000000000001" for output_4 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" Line 109: Using initial value "00000000000000000000000000000000" for output_5 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" Line 110: Using initial value "00000000000000000000000000000000" for output_6 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" Line 111: Using initial value "00000000000000000000000000000001" for output_7 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" Line 112: Using initial value "00000000000000000000000000000000" for output_8 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" Line 113: Using initial value "00000000000000000000000000000000" for output_9 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" Line 172: Using initial value "0000000000000000" for s_constant_3223 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" Line 179: Using initial value "0" for s_acquire_991 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" Line 192: Using initial value "0" for s_constant_2690 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" Line 201: Using initial value "0" for s_constant_2773 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" Line 210: Using initial value "1" for s_constant_2861 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" Line 220: Using initial value "0" for s_constant_1601 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" Line 227: Using initial value "00000000000000000000000000000000" for s_count_3403 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" Line 237: Using initial value "00000000000000000000000000000000" for s_constant_3491 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" Line 247: Using initial value "00000000000000000000000000000000" for s_count_3566 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" Line 257: Using initial value "0" for s_constant_1061 since it is never assigned

Elaborating entity <resholder_r_opt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <resholder_r_opt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <resholder_r_opt> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" Line 670: Assignment to eo00000015 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" Line 674: Assignment to eo00000017 ignored, since the identifier is never used

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <Rising_Edge_Detect_vi_colon_Clone3> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Rising_Edge_Detect_vi_colon_Clone3.vhd" Line 25: Using initial value "1" for s_fv_94 since it is never assigned

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaBoolOpNot> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaBoolOp> (architecture <rtl>) with generics from library <work>.

Elaborating entity <resholder_w_opt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <resholder_w_opt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <Counter_vi_colon_Clone2> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" Line 40: Using initial value "00000000000000000000000000000000" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" Line 41: Using initial value "00000000000000000000000000000001" for output_3 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" Line 52: Using initial value "00000000000000000000000000000000" for output_4 since it is never assigned

Elaborating entity <NiLvAdd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpAdd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandler> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandlerSlv> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaSelect> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaSelect.vhd" Line 57: Using initial value '0' for cdummyoverflowloc since it is never assigned

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCompare> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd" Line 92: Using initial value "0" for cdummyfxp since it is never assigned

Elaborating entity <NiLvCompareToZero> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCompareToZero> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_0000006b_CaseStructure_190> (architecture <vhdl_modgen>) from library <work>.

Elaborating entity <NiFpgaAG_0000006b_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0000.vhd" Line 39: Using initial value "0000000000000010" for s_constant_3675 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0000.vhd" Line 40: Using initial value "0000000000000000" for s_constant_4040 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0000.vhd" Line 41: Using initial value "1" for s_constant_1504 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0000.vhd" Line 42: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0000.vhd" Line 43: Using initial value "0" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0000.vhd" Line 44: Using initial value "0" for output_3 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0000.vhd" Line 45: Using initial value "0" for output_4 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0000.vhd" Line 46: Using initial value "0" for output_5 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0000.vhd" Line 47: Using initial value "0" for output_6 since it is never assigned

Elaborating entity <NiFpgaSelect> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaSelect> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandlerSlv> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_0000006b_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0001.vhd" Line 39: Using initial value "1" for s_constant_601 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0001.vhd" Line 40: Using initial value "1" for s_constant_595 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0001.vhd" Line 41: Using initial value "0000000000000000" for s_constant_4256 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0001.vhd" Line 42: Using initial value "0000000000000011" for s_constant_4640 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0001.vhd" Line 43: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0001.vhd" Line 44: Using initial value "0" for output_2 since it is never assigned

Elaborating entity <NiFpgaAG_0000006b_CaseStructureFrame_0002> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0002.vhd" Line 39: Using initial value "1" for s_constant_746 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0002.vhd" Line 40: Using initial value "0000000000000000" for s_constant_5038 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0002.vhd" Line 41: Using initial value "0000000000000010" for s_constant_5426 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0002.vhd" Line 42: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0002.vhd" Line 43: Using initial value "0" for output_2 since it is never assigned

Elaborating entity <NiFpgaBoolOp> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_0000006b_CaseStructureFrame_0003> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0003.vhd" Line 39: Using initial value "0000000000000001" for s_constant_5831 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0003.vhd" Line 40: Using initial value "1" for s_constant_3132 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0003.vhd" Line 41: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0003.vhd" Line 42: Using initial value "0" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0003.vhd" Line 43: Using initial value "0" for output_3 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0003.vhd" Line 44: Using initial value "0" for output_4 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0003.vhd" Line 45: Using initial value "0" for output_5 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0003.vhd" Line 46: Using initial value "0" for output_6 since it is never assigned

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" Line 2348. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" Line 2363. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" Line 2378. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" Line 2393. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" Line 2408. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" Line 2423. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" Line 2438. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" Line 2453. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_00000025_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0001.vhd" Line 65: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0001.vhd" Line 66: Using initial value "00000000000000000000000000000000" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0001.vhd" Line 67: Using initial value "00000000000000000000000000000000" for output_3 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0001.vhd" Line 68: Using initial value "00000000000000000000000000000000" for output_4 since it is never assigned

Elaborating entity <FloatingFeedbackShiftReg> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_000000d7_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0000.vhd" Line 25: Using initial value "1" for s_constant_12273 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0000.vhd" Line 26: Using initial value "0" for s_constant_12554 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0000.vhd" Line 27: Using initial value "0000000000000000" for output since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0000.vhd" Line 28: Using initial value "0000000000000000000000000000000000000000000000000000000000000000" for output_2 since it is never assigned

Elaborating entity <NiFpgaAG_000000d7_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0001.vhd" Line 30: Using initial value "00000000000000000000000000000000" for s_timeout_14883 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0001.vhd" Line 31: Using initial value "00000000000000000000000000000000" for s_timeout_10336 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0001.vhd" Line 32: Using initial value "0" for s_constant_12504 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0001.vhd" Line 55: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0001.vhd" Line 58: Assignment to eo00000001 ignored, since the identifier is never used
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0001.vhd" Line 87: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0001.vhd" Line 90: Assignment to eo00000005 ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0001.vhd" Line 159. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0001.vhd" Line 172. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0001.vhd" Line 185. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0001.vhd" Line 198. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaLocalResHolderWrite> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_000000e0_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e0_CaseStructureFrame_0000.vhd" Line 24: Using initial value "0" for s_timed_out_ques_71125 since it is never assigned

Elaborating entity <NiFpgaAG_000000e0_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e0_CaseStructureFrame_0001.vhd" Line 35: Using initial value "00000000000000000000000000000000" for s_timeout_17762 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e0_CaseStructureFrame_0001.vhd" Line 36: Using initial value "00000000000000000000000000000000" for s_constant_9961 since it is never assigned

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvIncrement> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpIncrement> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpAdd> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e0_CaseStructureFrame_0001.vhd" Line 138: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e0_CaseStructureFrame_0001.vhd" Line 141: Assignment to eo0000000a ignored, since the identifier is never used
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e0_CaseStructureFrame_0001.vhd" Line 147: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e0_CaseStructureFrame_0001.vhd" Line 150: Assignment to eo0000000c ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_000000e6_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaDiRead> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" Line 908: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" Line 911: Assignment to eo00000029 ignored, since the identifier is never used
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" Line 971: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" Line 974: Assignment to eo0000002f ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_000000ea_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ea_CaseStructureFrame_0000.vhd" Line 24: Using initial value "0" for s_constant_8984 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ea_CaseStructureFrame_0000.vhd" Line 25: Using initial value "0000000000000000" for s_element_11705 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ea_CaseStructureFrame_0000.vhd" Line 26: Using initial value "0000000000000000000000000000000000000000000000000000000000000000" for s_element_12029 since it is never assigned

Elaborating entity <NiFpgaAG_000000ea_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ea_CaseStructureFrame_0001.vhd" Line 29: Using initial value "00000000000000000000000000000000" for s_timeout_13979 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ea_CaseStructureFrame_0001.vhd" Line 30: Using initial value "1" for s_constant_26455 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ea_CaseStructureFrame_0001.vhd" Line 42: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ea_CaseStructureFrame_0001.vhd" Line 45: Assignment to eo00000001 ignored, since the identifier is never used
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ea_CaseStructureFrame_0001.vhd" Line 52: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ea_CaseStructureFrame_0001.vhd" Line 55: Assignment to eo00000003 ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_000000ed_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_000000ef_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaDoWrite> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_000000f1_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaDoWrite> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_000000f4_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_000000f8_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaDiRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_000000fe_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000105_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000109_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000110_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000116_SequenceFrame> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" Line 1443: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" Line 1446: Assignment to eo00000060 ignored, since the identifier is never used
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" Line 1506: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" Line 1509: Assignment to eo00000066 ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_0000011a_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_0000011d_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_0000011d_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011d_CaseStructureFrame_0001.vhd" Line 27: Using initial value "00000000000000000000000000000000" for s_timeout_9067 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011d_CaseStructureFrame_0001.vhd" Line 28: Using initial value "00000000000000000000000000000000" for s_timeout_11665 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011d_CaseStructureFrame_0001.vhd" Line 38: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011d_CaseStructureFrame_0001.vhd" Line 41: Assignment to eo00000002 ignored, since the identifier is never used
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011d_CaseStructureFrame_0001.vhd" Line 47: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011d_CaseStructureFrame_0001.vhd" Line 50: Assignment to eo00000004 ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" Line 1650. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" Line 1663. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" Line 1676. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" Line 1689. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" Line 1702. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" Line 1715. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" Line 1728. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" Line 1751. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" Line 1787. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" Line 1800. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" Line 1813. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_TimedLoopControllerContainer_1056> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_0000013c_WhileLoop> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000013c_WhileLoop.vhd" Line 37: Using initial value "0" for s_constant_14865 since it is never assigned

Elaborating entity <NiFpgaLocalResHolderWrite> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaGlobalResHolderWrite> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaLocalResHolderRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvAdd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpAdd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandler> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandlerSlv> (architecture <rtl>) with generics from library <work>.

Elaborating entity <whileloop> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000146_WhileLoop> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000146_WhileLoop.vhd" Line 37: Using initial value "0" for s_constant_13330 since it is never assigned

Elaborating entity <NiFpgaLocalResHolderRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <Sector_Analysis_Module_vi> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <resholder_r> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000148_CaseStructure_375> (architecture <vhdl_modgen>) from library <work>.

Elaborating entity <NiFpgaAG_00000147_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000147_CaseStructureFrame_0000.vhd" Line 25: Using initial value "0000000000000000" for s_state_680 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000147_CaseStructureFrame_0000.vhd" Line 26: Using initial value "0000000000000001" for s_state_552 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000147_CaseStructureFrame_0000.vhd" Line 27: Using initial value "0000000000000001" for s_bucket_summing_state_in_492 since it is never assigned

Elaborating entity <Bucket_Summing_vi_Accessor> (architecture <vhdl_labview>) with generics from library <work>.

Elaborating entity <NiFpgaSelect> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandlerSlv> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000147_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000147_CaseStructureFrame_0001.vhd" Line 41: Using initial value "0000000000000000" for s_state_810 since it is never assigned

Elaborating entity <NiFpgaAG_00000180_SequenceFrame> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000180_SequenceFrame.vhd" Line 39: Using initial value "00000000000000000000000000100000" for output since it is never assigned

Elaborating entity <Average_Sectors_vi_colon_Clone7> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Average_Sectors_vi_colon_Clone7.vhd" Line 26: Using initial value "00000000000000000000000000100000" for output since it is never assigned

Elaborating entity <NiFpgaGlobalResHolderRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000181_ForLoop> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <arrayLpIndx_386> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arrayLpIndx_386.vhd" Line 37: Assignment to zro ignored, since the identifier is never used

Elaborating entity <NiLvToFixedPoint> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandler> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvToFixedPoint> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvDivide> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpDivide> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpMultiCycleEnableHandler> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpDivCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpDivSigned> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:746 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivSigned.vhd" Line 128: Range is empty (null range)
WARNING:HDLCompiler:746 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivSigned.vhd" Line 153: Range is empty (null range)

Elaborating entity <FxpDivPreproc> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpDivInt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpDivRnd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpAddSub> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAddSub.vhd" Line 65: Net <aActualCin[34]> does not have a driver.

Elaborating entity <arraycollect_391> (architecture <rtl>) with generics from library <work>.

Elaborating entity <forloop> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:746 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/forloop.vhd" Line 52: Range is empty (null range)
WARNING:HDLCompiler:220 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/forloop.vhd" Line 199: Assignment ignored

Elaborating entity <resholder_w> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <resholder_r_opt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <Determine_Sector_Edge_Location_vi> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaGlobalResHolderRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000191_ForLoop> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000191_ForLoop.vhd" Line 30: Using initial value "00000000000000000000000000000000" for s_timeout_1303 since it is never assigned

Elaborating entity <arrayLpIndx_403> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arrayLpIndx_403.vhd" Line 37: Assignment to zro ignored, since the identifier is never used
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000191_ForLoop.vhd" Line 56: Using initial value '0' for cerrorstatus since it is never assigned

Elaborating entity <NiFpgaAG_00000196_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000197_SequenceFrame> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000197_SequenceFrame.vhd" Line 22: Using initial value "0000000000000000" for s_bucket_summing_state_in_376 since it is never assigned

Elaborating entity <resholder_w> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Sector_Analysis_Module_vi.vhd" Line 211. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_0000019f_TimedLoopDiagram> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000019f_TimedLoopDiagram.vhd" Line 371: Using initial value "0" for output since it is never assigned

Elaborating entity <NiFpgaLocalResHolderRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <Check_If_Pixels_Belong_In_Sector_vi> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <resholder_r_scl> (architecture <rtl>) with generics from library <work>.

Elaborating entity <Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" Line 124: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" Line 127: Assignment to eo00000001 ignored, since the identifier is never used
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" Line 156: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" Line 159: Assignment to eo00000005 ignored, since the identifier is never used
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" Line 188: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" Line 191: Assignment to eo00000009 ignored, since the identifier is never used
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" Line 251: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" Line 254: Assignment to eo0000000f ignored, since the identifier is never used
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" Line 283: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" Line 286: Assignment to eo00000013 ignored, since the identifier is never used
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" Line 346: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" Line 349: Assignment to eo00000019 ignored, since the identifier is never used
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" Line 378: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" Line 381: Assignment to eo0000001d ignored, since the identifier is never used
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" Line 472: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" Line 475: Assignment to eo00000025 ignored, since the identifier is never used

Elaborating entity <resholder_w_scl> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_000001b9_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001b9_CaseStructureFrame_0000.vhd" Line 23: Using initial value "0" for s_end_of_average_data_ques_4135 since it is never assigned

Elaborating entity <NiFpgaAG_000001b9_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <resholder_r_opt> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001b9_CaseStructureFrame_0001.vhd" Line 437: Assignment to eo00000004 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001b9_CaseStructureFrame_0001.vhd" Line 458: Assignment to eo00000008 ignored, since the identifier is never used

Elaborating entity <NiFpgaGlobalResHolderRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_000001ba_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001ba_CaseStructureFrame_0000.vhd" Line 26: Using initial value "00000000000000000000000000000000" for s_timeout_186 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001ba_CaseStructureFrame_0000.vhd" Line 35: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001ba_CaseStructureFrame_0000.vhd" Line 38: Assignment to eo00000001 ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_000001ba_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001ba_CaseStructureFrame_0001.vhd" Line 23: Using initial value "0" for s_timed_out_ques_2612 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001ba_CaseStructureFrame_0001.vhd" Line 24: Using initial value "0000000000000000000000000000000000000000000000000000000000000000" for s_element_2668 since it is never assigned

Elaborating entity <NiFpgaAG_000001bc_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" Line 349: Using initial value "0000000000000000" for s_single_sector_pixel_3142 since it is never assigned

Elaborating entity <NiFpgaAG_000001bd_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" Line 356: Using initial value "0000000000000001" for s_operation_1587 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" Line 359: Using initial value "00000001" for output since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" Line 360: Using initial value "00000001" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" Line 361: Using initial value "00000001" for output_3 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" Line 362: Using initial value "00000001" for output_4 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" Line 363: Using initial value "00000001" for output_5 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" Line 364: Using initial value "00000001" for output_6 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" Line 365: Using initial value "00000001" for output_7 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" Line 366: Using initial value "00000001" for output_8 since it is never assigned

Elaborating entity <Update_Current_Pixel_Locations_vi_colon_Clone10> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_000001be_SequenceFrame> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001be_SequenceFrame.vhd" Line 58: Using initial value "0000000000001010" for s_x_93 since it is never assigned

Elaborating entity <NiLvAdd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpAdd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_000001bf_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bf_CaseStructureFrame_0000.vhd" Line 27: Using initial value "0" for s_constant_1276 since it is never assigned

Elaborating entity <NiFpgaAG_000001bf_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bf_CaseStructureFrame_0001.vhd" Line 42: Using initial value "0000000000000000" for s_current_x_pixel_location_602 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bf_CaseStructureFrame_0001.vhd" Line 43: Using initial value "0000000000000000" for s_current_x_pixel_location_417 since it is never assigned

Elaborating entity <NiLvIncrement> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpIncrement> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpAdd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_000001c0_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001c0_CaseStructureFrame_0000.vhd" Line 22: Using initial value "0" for s_constant_1256 since it is never assigned

Elaborating entity <NiFpgaAG_000001c0_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001c0_CaseStructureFrame_0001.vhd" Line 44: Using initial value "00000000" for s_frame_count_1080 since it is never assigned

Elaborating entity <NiFpgaGlobalResHolderRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvIncrement> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpIncrement> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpAdd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaSelect> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bf_CaseStructureFrame_0001.vhd" Line 214. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001be_SequenceFrame.vhd" Line 320. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001be_SequenceFrame.vhd" Line 333. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001be_SequenceFrame.vhd" Line 346. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaGlobalResHolderWrite> (architecture <rtl>) with generics from library <work>.

Elaborating entity <Determine_If_Left_or_Right_Sector_vi_colon_Clone11> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_If_Left_or_Right_Sector_vi_colon_Clone11.vhd" Line 29: Using initial value "1111111111111111" for s_y_185 since it is never assigned

Elaborating entity <resholder_r_opt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvLogicalShift> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpShiftBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandler> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaSelect> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandlerSlv> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaLvSplitNumber> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaLvSplitNumber> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaLvSplitNumber> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" Line 71: Using initial value "0111111111111111" for s_y_1654 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" Line 72: Using initial value "1" for s_input_valid_539 since it is never assigned

Elaborating entity <NiLvToFixedPoint> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandler> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandlerSlv> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" Line 366: Assignment to eo0000000b ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" Line 370: Assignment to eo0000000d ignored, since the identifier is never used

Elaborating entity <NiLvToFixedPoint> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpSubtracterWrap> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpSubtracter> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:746 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpSubtracter.vhd" Line 96: Range is empty (null range)
WARNING:HDLCompiler:220 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpSubtracter.vhd" Line 96: Assignment ignored
WARNING:HDLCompiler:746 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpSubtracter.vhd" Line 97: Range is empty (null range)
WARNING:HDLCompiler:220 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpSubtracter.vhd" Line 97: Assignment ignored

Elaborating entity <NiLvToFixedPoint> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpSubtracterWrap> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpSubtracter> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:746 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxpMathUtilities.vhd" Line 395: Range is empty (null range)
WARNING:HDLCompiler:220 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxpMathUtilities.vhd" Line 395: Assignment ignored

Elaborating entity <NiFpgaAG_000001e1_SequenceFrame> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e1_SequenceFrame.vhd" Line 21: Using initial value "00000001" for s_pixel_intensity_out_1294 since it is never assigned

Elaborating entity <resholder_w_opt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpRectToPolarWrap> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpRectToPolar> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpHandShaker> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpRegStage> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpCordicPreproCirVec> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <FxpCordicEngine> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpCordicEngineGenStage> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpHandShaker> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:746 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpHandShaker.vhd" Line 139: Range is empty (null range)
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" Line 93: Net <z2D_Table[0][15]> does not have a driver.

Elaborating entity <FxpCordicEngineGenStage> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" Line 93: Using initial value ("0000100101110010") for z2d_table since it is never assigned

Elaborating entity <FxpCordicEngineGenStage> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpCordicEngineGenStage> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpCordicEngineGenStage> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpCordicEngineGenStage> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpCordicEngineGenStage> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpCordicEngineGenStage> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpCordicEngineGenStage> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpCordicEngineGenStage> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpCordicEngineGenStage> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpCordicEngineGenStage> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpCordicEngineGenStage> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpCordicEngineGenStage> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpCordicEngineGenStage> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpCordicEngineGenStage> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpRegStage> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpMultiCycleEnableChainCtrl> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpThreeWireToFourWire> (architecture <RTL>) with generics from library <work>.

Elaborating entity <FxpAdderWrap> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpAdder> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:746 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAdder.vhd" Line 95: Range is empty (null range)
WARNING:HDLCompiler:220 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAdder.vhd" Line 95: Assignment ignored
WARNING:HDLCompiler:746 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAdder.vhd" Line 96: Range is empty (null range)
WARNING:HDLCompiler:220 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAdder.vhd" Line 96: Assignment ignored

Elaborating entity <NiLvCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvToFixedPoint> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandler> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandlerSlv> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvCompareToZero> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCompareToZero> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaSelect> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_000001e4_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e4_CaseStructureFrame_0000.vhd" Line 32: Using initial value "0000000000000000000" for s_x_dash_y_4775 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e4_CaseStructureFrame_0000.vhd" Line 33: Using initial value "00000000" for s_constant_4856 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e4_CaseStructureFrame_0000.vhd" Line 34: Using initial value "0" for s_output_valid_4940 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e4_CaseStructureFrame_0000.vhd" Line 35: Using initial value "00000000000000000" for s_x_dash_y_6145 since it is never assigned

Elaborating entity <NiFpgaAG_000001e4_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_000001e5_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e5_CaseStructureFrame_0000.vhd" Line 25: Using initial value "0" for s_output_valid_3511 since it is never assigned

Elaborating entity <NiFpgaAG_000001e5_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e5_CaseStructureFrame_0001.vhd" Line 26: Using initial value "1" for s_output_valid_3690 since it is never assigned

Elaborating entity <NiFpgaAG_000001e6_CaseStructure_487> (architecture <vhdl_modgen>) from library <work>.

Elaborating entity <NiFpgaAG_000001e6_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0000.vhd" Line 22: Using initial value "0000000000000000" for s_y_3574 since it is never assigned

Elaborating entity <NiFpgaAG_000001e6_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0001.vhd" Line 22: Using initial value "1111111111111111" for s_y_3609 since it is never assigned

Elaborating entity <NiFpgaAG_000001e6_CaseStructureFrame_0002> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0002.vhd" Line 22: Using initial value "1111111111111110" for s_y_3631 since it is never assigned

Elaborating entity <NiFpgaAG_000001e6_CaseStructureFrame_0003> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0003.vhd" Line 22: Using initial value "1111111111111101" for s_y_3653 since it is never assigned

Elaborating entity <NiFpgaAG_000001e6_CaseStructureFrame_0004> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0004.vhd" Line 22: Using initial value "1111111111111100" for s_y_3675 since it is never assigned

Elaborating entity <NiLvLogicalShift> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpShiftBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpDynamicShift> (architecture <rtl>) with generics from library <work>.
Note: "shift parameters: max left shift = 17, max right shift = 17"

Elaborating entity <FxpShiftCore> (architecture <rtl>) with generics from library <work>.
Note: "Max Shift Distance: 17, Stages: 5"

Elaborating entity <FxpShiftCore> (architecture <rtl>) with generics from library <work>.
Note: "Max Shift Distance: 17, Stages: 5"

Elaborating entity <NiLvFxpEnableHandler> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_000001e9_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e9_CaseStructureFrame_0000.vhd" Line 30: Using initial value "00000000" for s_constant_6711 since it is never assigned

Elaborating entity <FxpSubtracterWrap> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpSubtracter> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_000001e9_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <FxpSubtracterWrap> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpSubtracter> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e4_CaseStructureFrame_0001.vhd" Line 214. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e4_CaseStructureFrame_0001.vhd" Line 227. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e4_CaseStructureFrame_0001.vhd" Line 250. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e4_CaseStructureFrame_0001.vhd" Line 263. Case statement is complete. others clause is never selected

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FXPDivWrap> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpMultiCycleEnableChainCtrl> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpThreeWireToFourWire> (architecture <RTL>) with generics from library <work>.

Elaborating entity <FxpDiv> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpRegStage> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:746 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxpMathUtilities.vhd" Line 272: Range is empty (null range)
WARNING:HDLCompiler:220 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxpMathUtilities.vhd" Line 275: Assignment ignored

Elaborating entity <FxpDivSign> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:746 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDiv.vhd" Line 305: Range is empty (null range)
WARNING:HDLCompiler:220 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDiv.vhd" Line 305: Assignment ignored

Elaborating entity <FxpDivInteger> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpDivStage> (architecture <rtl>) with generics from library <work>.

Elaborating entity <AddSub> (architecture <Structural>) with generics from library <work>.

Elaborating entity <AddSub1Bit> (architecture <Structural>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub1Bit.vhd" Line 94: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub1Bit.vhd" Line 106: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <FxpDivStage> (architecture <rtl>) with generics from library <work>.

Elaborating entity <AddSub> (architecture <Structural>) with generics from library <work>.

Elaborating entity <AddSub1Bit> (architecture <Structural>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub1Bit.vhd" Line 83: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <FxpRegStage> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCeiling> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandler> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvAdd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpAdd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvToInteger> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" Line 1622. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" Line 1635. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" Line 1648. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" Line 1661. Case statement is complete. others clause is never selected

Elaborating entity <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" Line 71: Using initial value "0111111111111111" for s_y_1654 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" Line 72: Using initial value "1" for s_input_valid_539 since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" Line 366: Assignment to eo0000000b ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" Line 370: Assignment to eo0000000d ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_0000021e_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_0000021f_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000021f_CaseStructureFrame_0001.vhd" Line 26: Using initial value "1" for s_output_valid_3690 since it is never assigned
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000021e_CaseStructureFrame_0001.vhd" Line 214. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000021e_CaseStructureFrame_0001.vhd" Line 227. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000021e_CaseStructureFrame_0001.vhd" Line 250. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000021e_CaseStructureFrame_0001.vhd" Line 263. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" Line 1622. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" Line 1635. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" Line 1648. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" Line 1661. Case statement is complete. others clause is never selected

Elaborating entity <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" Line 71: Using initial value "0111111111111111" for s_y_1654 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" Line 72: Using initial value "1" for s_input_valid_539 since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" Line 366: Assignment to eo0000000b ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" Line 370: Assignment to eo0000000d ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_00000258_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000259_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000259_CaseStructureFrame_0001.vhd" Line 26: Using initial value "1" for s_output_valid_3690 since it is never assigned
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000258_CaseStructureFrame_0001.vhd" Line 214. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000258_CaseStructureFrame_0001.vhd" Line 227. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000258_CaseStructureFrame_0001.vhd" Line 250. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000258_CaseStructureFrame_0001.vhd" Line 263. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" Line 1622. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" Line 1635. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" Line 1648. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" Line 1661. Case statement is complete. others clause is never selected

Elaborating entity <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" Line 71: Using initial value "0111111111111111" for s_y_1654 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" Line 72: Using initial value "1" for s_input_valid_539 since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" Line 366: Assignment to eo0000000b ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" Line 370: Assignment to eo0000000d ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_00000292_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000293_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000293_CaseStructureFrame_0001.vhd" Line 26: Using initial value "1" for s_output_valid_3690 since it is never assigned
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000292_CaseStructureFrame_0001.vhd" Line 214. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000292_CaseStructureFrame_0001.vhd" Line 227. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000292_CaseStructureFrame_0001.vhd" Line 250. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000292_CaseStructureFrame_0001.vhd" Line 263. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" Line 1622. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" Line 1635. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" Line 1648. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" Line 1661. Case statement is complete. others clause is never selected

Elaborating entity <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" Line 71: Using initial value "0111111111111111" for s_y_1654 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" Line 72: Using initial value "1" for s_input_valid_539 since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" Line 366: Assignment to eo0000000b ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" Line 370: Assignment to eo0000000d ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_000002cc_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_000002cd_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000002cd_CaseStructureFrame_0001.vhd" Line 26: Using initial value "1" for s_output_valid_3690 since it is never assigned
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000002cc_CaseStructureFrame_0001.vhd" Line 214. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000002cc_CaseStructureFrame_0001.vhd" Line 227. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000002cc_CaseStructureFrame_0001.vhd" Line 250. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000002cc_CaseStructureFrame_0001.vhd" Line 263. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" Line 1622. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" Line 1635. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" Line 1648. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" Line 1661. Case statement is complete. others clause is never selected

Elaborating entity <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" Line 71: Using initial value "0111111111111111" for s_y_1654 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" Line 72: Using initial value "1" for s_input_valid_539 since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" Line 366: Assignment to eo0000000b ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" Line 370: Assignment to eo0000000d ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_00000306_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000307_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000307_CaseStructureFrame_0001.vhd" Line 26: Using initial value "1" for s_output_valid_3690 since it is never assigned
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000306_CaseStructureFrame_0001.vhd" Line 214. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000306_CaseStructureFrame_0001.vhd" Line 227. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000306_CaseStructureFrame_0001.vhd" Line 250. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000306_CaseStructureFrame_0001.vhd" Line 263. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" Line 1622. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" Line 1635. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" Line 1648. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" Line 1661. Case statement is complete. others clause is never selected

Elaborating entity <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" Line 71: Using initial value "0111111111111111" for s_y_1654 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" Line 72: Using initial value "1" for s_input_valid_539 since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" Line 366: Assignment to eo0000000b ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" Line 370: Assignment to eo0000000d ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_00000340_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000341_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000341_CaseStructureFrame_0001.vhd" Line 26: Using initial value "1" for s_output_valid_3690 since it is never assigned
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000340_CaseStructureFrame_0001.vhd" Line 214. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000340_CaseStructureFrame_0001.vhd" Line 227. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000340_CaseStructureFrame_0001.vhd" Line 250. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000340_CaseStructureFrame_0001.vhd" Line 263. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" Line 1622. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" Line 1635. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" Line 1648. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" Line 1661. Case statement is complete. others clause is never selected

Elaborating entity <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" Line 71: Using initial value "0111111111111111" for s_y_1654 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" Line 72: Using initial value "1" for s_input_valid_539 since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" Line 366: Assignment to eo0000000b ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" Line 370: Assignment to eo0000000d ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_0000037a_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_0000037b_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000037b_CaseStructureFrame_0001.vhd" Line 26: Using initial value "1" for s_output_valid_3690 since it is never assigned
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000037a_CaseStructureFrame_0001.vhd" Line 214. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000037a_CaseStructureFrame_0001.vhd" Line 227. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000037a_CaseStructureFrame_0001.vhd" Line 250. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000037a_CaseStructureFrame_0001.vhd" Line 263. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" Line 1622. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" Line 1635. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" Line 1648. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" Line 1661. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_000001bd_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0001.vhd" Line 51: Using initial value "0" for s_end_of_data_ques_4631 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0001.vhd" Line 52: Using initial value "1" for s_output_valid_4887 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0001.vhd" Line 53: Using initial value "00000000" for s_sector_hash_5124 since it is never assigned

Elaborating entity <NiFpgaAG_000003bd_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_000003bd_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003bd_CaseStructureFrame_0001.vhd" Line 27: Using initial value "00000000000000000000000000000000" for s_timeout_3369 since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003bd_CaseStructureFrame_0001.vhd" Line 37: Assignment to eo00000004 ignored, since the identifier is never used
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003bd_CaseStructureFrame_0001.vhd" Line 42: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003bd_CaseStructureFrame_0001.vhd" Line 45: Assignment to eo00000006 ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_000003c0_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c0_CaseStructureFrame_0001.vhd" Line 27: Using initial value "00000000000000000000000000000000" for s_timeout_4792 since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c0_CaseStructureFrame_0001.vhd" Line 37: Assignment to eo00000004 ignored, since the identifier is never used
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c0_CaseStructureFrame_0001.vhd" Line 42: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c0_CaseStructureFrame_0001.vhd" Line 45: Assignment to eo00000006 ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_000003c3_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c3_CaseStructureFrame_0001.vhd" Line 27: Using initial value "00000000000000000000000000000000" for s_timeout_3075 since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c3_CaseStructureFrame_0001.vhd" Line 37: Assignment to eo00000004 ignored, since the identifier is never used
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c3_CaseStructureFrame_0001.vhd" Line 42: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c3_CaseStructureFrame_0001.vhd" Line 45: Assignment to eo00000006 ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_000003c6_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c6_CaseStructureFrame_0001.vhd" Line 27: Using initial value "00000000000000000000000000000000" for s_timeout_4337 since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c6_CaseStructureFrame_0001.vhd" Line 37: Assignment to eo00000004 ignored, since the identifier is never used
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c6_CaseStructureFrame_0001.vhd" Line 42: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c6_CaseStructureFrame_0001.vhd" Line 45: Assignment to eo00000006 ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_000003c9_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c9_CaseStructureFrame_0001.vhd" Line 27: Using initial value "00000000000000000000000000000000" for s_timeout_4109 since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c9_CaseStructureFrame_0001.vhd" Line 37: Assignment to eo00000004 ignored, since the identifier is never used
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c9_CaseStructureFrame_0001.vhd" Line 42: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c9_CaseStructureFrame_0001.vhd" Line 45: Assignment to eo00000006 ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_000003cc_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003cc_CaseStructureFrame_0001.vhd" Line 27: Using initial value "00000000000000000000000000000000" for s_timeout_3056 since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003cc_CaseStructureFrame_0001.vhd" Line 37: Assignment to eo00000004 ignored, since the identifier is never used
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003cc_CaseStructureFrame_0001.vhd" Line 42: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003cc_CaseStructureFrame_0001.vhd" Line 45: Assignment to eo00000006 ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_000003cf_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003cf_CaseStructureFrame_0001.vhd" Line 27: Using initial value "00000000000000000000000000000000" for s_timeout_3833 since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003cf_CaseStructureFrame_0001.vhd" Line 37: Assignment to eo00000004 ignored, since the identifier is never used
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003cf_CaseStructureFrame_0001.vhd" Line 42: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003cf_CaseStructureFrame_0001.vhd" Line 45: Assignment to eo00000006 ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_000003d2_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003d2_CaseStructureFrame_0001.vhd" Line 27: Using initial value "00000000000000000000000000000000" for s_timeout_3167 since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003d2_CaseStructureFrame_0001.vhd" Line 37: Assignment to eo00000004 ignored, since the identifier is never used
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003d2_CaseStructureFrame_0001.vhd" Line 42: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003d2_CaseStructureFrame_0001.vhd" Line 45: Assignment to eo00000006 ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" Line 1331. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" Line 1344. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" Line 1357. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" Line 1370. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" Line 1383. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" Line 1396. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" Line 1409. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" Line 1422. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" Line 1435. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" Line 1448. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" Line 1461. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" Line 1474. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" Line 1487. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" Line 1500. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" Line 1513. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" Line 1526. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" Line 1539. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" Line 1552. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" Line 1565. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" Line 1578. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" Line 1591. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" Line 1604. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" Line 1617. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" Line 1630. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" Line 1643. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_000001bc_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0001.vhd" Line 28: Using initial value "0" for s_end_of_average_data_ques_4062 since it is never assigned
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001b9_CaseStructureFrame_0001.vhd" Line 922. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001b9_CaseStructureFrame_0001.vhd" Line 935. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001b9_CaseStructureFrame_0001.vhd" Line 954. Case statement is complete. others clause is never selected

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Pixels_Belong_In_Sector_vi.vhd" Line 982. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_TimedLoopControllerContainer_1060> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_000003f4_TimedLoopDiagram> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003f4_TimedLoopDiagram.vhd" Line 61: Using initial value "10000000000000000000000000000000" for output since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003f4_TimedLoopDiagram.vhd" Line 62: Using initial value "00000000000000000000000000000000" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003f4_TimedLoopDiagram.vhd" Line 63: Using initial value "0" for output_3 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003f4_TimedLoopDiagram.vhd" Line 64: Using initial value "10000000000000000000000000000000" for output_4 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003f4_TimedLoopDiagram.vhd" Line 65: Using initial value "00000000000000000000000000000000" for output_5 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003f4_TimedLoopDiagram.vhd" Line 66: Using initial value "0" for output_6 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003f4_TimedLoopDiagram.vhd" Line 67: Using initial value "0" for output_7 since it is never assigned

Elaborating entity <B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" Line 38: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" Line 41: Using initial value "00000000000000000000000000000000" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" Line 42: Using initial value "10000000000000000000000000000000" for output_3 since it is never assigned

Elaborating entity <IsFirstCallPrimitive_1015> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DdsAccumulator> (architecture <arch>) from library <work>.

Elaborating entity <NiLvAdd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpAdd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000418_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaDoWrite> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_0000041a_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_TimedLoopControllerContainer_1061> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaLocalResHolderRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaLocalResHolderWrite> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaLocalResHolderWrite> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaLocalResHolderWrite> (architecture <rtl>) with generics from library <work>.

Elaborating entity <InvisibleResholder> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFpgaStockDigitalOutput> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFpgaStockDigitalOutput> (architecture <rtl>) with generics from library <work>.

Elaborating entity <bushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <HandshakeBaseResetCross> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopBool> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopSlvResetVal> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ResetSync> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopBool> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlop> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopBoolFallingEdge> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopFallingEdge> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ResetSync> (architecture <rtl>) with generics from library <work>.

Elaborating entity <HandshakeBaseResetCross> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopSlvResetVal> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegFrameworkShiftReg> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DoubleSyncBoolAsyncIn> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DoubleSyncSlAsyncIn> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DoubleSyncAsyncInBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegFrameworkShiftReg> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/bushold.vhd" Line 1876: Assignment to chinchclkwidewrite ignored, since the identifier is never used

Elaborating entity <NiLvFpgaStockDigitalInput> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFpgaStockDigitalOutput> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFpgaStockDigitalInput> (architecture <rtl>) with generics from library <work>.

Elaborating entity <TopEnablePassThru> (architecture <rtl>) with generics from library <work>.

Elaborating entity <Interface> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:746 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" Line 245: Range is empty (null range)
WARNING:HDLCompiler:220 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" Line 245: Assignment ignored

Elaborating entity <ChinchDmaFifos> (architecture <struct>) from library <work>.

Elaborating entity <ChinchDmaOutputFifoInterface> (architecture <structure>) with generics from library <work>.

Elaborating entity <ChinchDmaComponentEnableChain> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaFifoClearControl> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoClearControl.vhd" Line 229. Case statement is complete. others clause is never selected

Elaborating entity <DoubleSyncBool> (architecture <behavior>) from library <work>.

Elaborating entity <DoubleSyncBase> (architecture <behavior>) with generics from library <work>.

Elaborating entity <NiFpgaFifoPortReset> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaPulseSyncBaseWrapper> (architecture <rtl>) from library <work>.

Elaborating entity <NiFpgaFifoPopBuffer> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPopBuffer.vhd" Line 212: cpendingpushes should be on the sensitivity list of the process

Elaborating entity <NiFpgaFlipFlopFifo> (architecture <rtl>) with generics from library <work>.

Elaborating entity <OutStrmFifo> (architecture <rtl>) with generics from library <work>.

Elaborating entity <OutStrmFifoFlags> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FifoPtrClockCrossing> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FifoPtrClockCrossing.vhd" Line 154. Case statement is complete. others clause is never selected

Elaborating entity <DFlopSlvResetVal> (architecture <rtl>) with generics from library <work>.

Elaborating entity <OutStrmDPRAM> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DPRAM64Bits> (architecture <rtl>) from library <work>.

Elaborating entity <DPRAM32Bits> (architecture <rtl>) from library <work>.

Elaborating entity <DFlopSlvResetVal> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ADPRAM36K> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaFifoCountControl> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ChinchDmaComponentStreamStateEnableChain> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ChinchDmaComponentStreamStateEnableChain> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ChinchDmaComponentStateTransitionEnableChain> (architecture <rtl>) from library <work>.
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentStateTransitionEnableChain.vhd" Line 223. Case statement is complete. others clause is never selected

Elaborating entity <HandshakeBaseResetCross> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopSlvResetVal> (architecture <rtl>) with generics from library <work>.

Elaborating entity <HandshakeSLV> (architecture <struct>) with generics from library <work>.

Elaborating entity <HandshakeBase> (architecture <behavior>) with generics from library <work>.

Elaborating entity <ChinchDmaComponentOutputStateHolder> (architecture <rtl>) from library <work>.

Elaborating entity <HandshakeBaseResetCross> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopSlvResetVal> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ChinchDmaOutputFifoInterface> (architecture <structure>) with generics from library <work>.

Elaborating entity <ChinchDmaComponentEnableChain> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaFifoPopBuffer> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaFlipFlopFifo> (architecture <rtl>) with generics from library <work>.

Elaborating entity <OutStrmFifo> (architecture <rtl>) with generics from library <work>.

Elaborating entity <OutStrmFifoFlags> (architecture <rtl>) with generics from library <work>.

Elaborating entity <OutStrmDPRAM> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ChinchDmaInputFifoInterface> (architecture <structure>) with generics from library <work>.

Elaborating entity <ChinchDmaComponentEnableChain> (architecture <rtl>) with generics from library <work>.

Elaborating entity <TimeoutManager> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentEnableChain.vhd" Line 226. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaFifoClearControl> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoClearControl.vhd" Line 229. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaFifoPortReset> (architecture <rtl>) with generics from library <work>.

Elaborating entity <InStrmFifo> (architecture <rtl>) with generics from library <work>.

Elaborating entity <InStrmFifoFlags> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FifoPtrClockCrossing> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FifoPtrClockCrossing.vhd" Line 154. Case statement is complete. others clause is never selected

Elaborating entity <DFlopSlvResetVal> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:746 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmFifoFlags.vhd" Line 457: Range is empty (null range)
WARNING:HDLCompiler:746 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmFifoFlags.vhd" Line 456: Range is empty (null range)
WARNING:HDLCompiler:220 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmFifoFlags.vhd" Line 456: Assignment ignored

Elaborating entity <InStrmRAMArray> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:746 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmRAMArray.vhd" Line 211: Range is empty (null range)
WARNING:HDLCompiler:746 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmRAMArray.vhd" Line 256: Range is empty (null range)

Elaborating entity <NiFpgaFifoCountControl> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ChinchDmaComponentInputStateHolder> (architecture <rtl>) from library <work>.

Elaborating entity <ChinchDmaInputFifoInterface> (architecture <structure>) with generics from library <work>.

Elaborating entity <ChinchDmaComponentEnableChain> (architecture <rtl>) with generics from library <work>.

Elaborating entity <InStrmFifo> (architecture <rtl>) with generics from library <work>.

Elaborating entity <InStrmFifoFlags> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FifoPtrClockCrossing> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FifoPtrClockCrossing.vhd" Line 154. Case statement is complete. others clause is never selected

Elaborating entity <DFlopSlvResetVal> (architecture <rtl>) with generics from library <work>.

Elaborating entity <InStrmRAMArray> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ADPRAM36K> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaFifoCountControl> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ChinchLvFpgaIrq> (architecture <rtl>) from library <work>.
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchLvFpgaIrq.vhd" Line 370. Case statement is complete. others clause is never selected

Elaborating entity <HandshakeBaseResetCross> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopSlvResetVal> (architecture <rtl>) with generics from library <work>.

Elaborating entity <HandshakeSLV> (architecture <struct>) with generics from library <work>.

Elaborating entity <HandshakeBase> (architecture <behavior>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" Line 56: Net <DmaClkArray[4]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" Line 58: Net <DmaRwDataInArray[0][63]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" Line 60: Net <DmaRwTimeoutArray[4][31]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" Line 61: Net <DmaRwEnableInArray[4]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" Line 63: Net <DmaRwEnableOutClearArray[4]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" Line 64: Net <DmaCtEnableInArray[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" Line 66: Net <DmaCtEnableOutClearArray[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" Line 68: Net <DmaStreamStateEnableInArray[4]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" Line 70: Net <DmaStreamStateEnableClearArray[4]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" Line 72: Net <dStreamStateEnableInArray[4]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" Line 74: Net <dStreamStateEnableClearArray[4]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" Line 77: Net <dStartRequestEnableInArray[4]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" Line 79: Net <dStartRequestEnableClearArray[4]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" Line 80: Net <dStopRequestEnableInArray[4]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" Line 82: Net <dStopRequestEnableClearArray[4]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" Line 83: Net <dStopWithFlushRequestEnableInArray[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" Line 85: Net <dStopWithFlushRequestEnableClearArray[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" Line 86: Net <dStopWithFlushRequestTimeoutArray[0][31]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" Line 100: Net <iIrqOutArray[0]_IrqNum[4]> does not have a driver.

Elaborating entity <FeedbackInitResourceTwoDomains> (architecture <rtl>) with generics from library <work>.

Elaborating entity <HandshakeSLV_Ack> (architecture <struct>) with generics from library <work>.

Elaborating entity <HandshakeBase> (architecture <behavior>) with generics from library <work>.

Elaborating entity <DFlopSlvResetVal> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FPGAwFIFOn2> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaFifoPushPopControl> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaFifoPushPopControl> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn2.vhd" Line 233: <builtinfifocorefpgawfifon2> remains a black-box since it has no binding entity.

Elaborating entity <NiFpgaBuiltinFifoCounter> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DoubleSyncSLV> (architecture <struct>) with generics from library <work>.

Elaborating entity <DoubleSyncSL> (architecture <behavior>) from library <work>.

Elaborating entity <NiFpgaFifoCountControl> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn2.vhd" Line 257: Net <iDisablePushFromClearControl> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn2.vhd" Line 271: Net <oDisablePopFromClearControl> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn2.vhd" Line 294: Net <oReset> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn2.vhd" Line 299: Net <iCountEmptyCountLoc[9]> does not have a driver.

Elaborating entity <FPGAwFIFOn3> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaFifoPushPopControl> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaFifoPushPopControl> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn3.vhd" Line 233: <builtinfifocorefpgawfifon3> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn3.vhd" Line 257: Net <iDisablePushFromClearControl> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn3.vhd" Line 271: Net <oDisablePopFromClearControl> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn3.vhd" Line 294: Net <oReset> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn3.vhd" Line 299: Net <iCountEmptyCountLoc[9]> does not have a driver.

Elaborating entity <NiLvFpgaStockDigitalOutput> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFpgaStockDigitalOutput> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFpgaStockDigitalOutput> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFpgaStockDigitalInput> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FPGAwFIFOn4> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn4.vhd" Line 233: <builtinfifocorefpgawfifon4> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn4.vhd" Line 257: Net <iDisablePushFromClearControl> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn4.vhd" Line 271: Net <oDisablePopFromClearControl> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn4.vhd" Line 294: Net <iReset> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn4.vhd" Line 303: Net <oCountFullCountLoc[9]> does not have a driver.

Elaborating entity <Accumulated_Sector_Intensity_viTotal_Wing_Sectors1> (architecture <rtl>) with generics from library <work>.

Elaborating entity <Accumulated_Sector_Intensity_viAccumulated_Sector_Intensity0> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaFifoResource> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaFifoPushPopControl> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPushPopControl.vhd" Line 136. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaFifoTypeSelector> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaBlockRamFifo> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaFifo> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaFifoFlags> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SyncFifoFlags> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopUnsigned> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopGray> (architecture <rtl>) with generics from library <work>.

Elaborating entity <GenDataValid> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopBoolVec> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopSLV> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaDualPortRAM> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaDualPortRAM_Inferred> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaFifoPopBuffer> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaFifoCountControl> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoResource.vhd" Line 138: Net <iDisablePush> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoResource.vhd" Line 146: Net <oCountFullCountLoc[7]> does not have a driver.

Elaborating entity <Bucket_Summing_vi_asResource_1077> (architecture <vhdl_labview>) with generics from library <work>.

Elaborating entity <Bucket_Summing_vi> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <resholder_r> (architecture <rtl>) with generics from library <work>.

Elaborating entity <resholder_r_opt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000148_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructureFrame_0000.vhd" Line 28: Using initial value "00000000000000000000000000000000" for s_end_of_data_received_ques_1988 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructureFrame_0000.vhd" Line 29: Using initial value
   "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" for s_accumulated_sector_intensity_2952 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructureFrame_0000.vhd" Line 32: Using initial value "0" for s_constant_966 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructureFrame_0000.vhd" Line 33: Using initial value "00000001" for s_current_fifo_check_1216 since it is never assigned

Elaborating entity <NiFpgaGlobalResHolderWrite> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000148_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructureFrame_0001.vhd" Line 115: Using initial value "00000001" for s_y_1634 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructureFrame_0001.vhd" Line 116: Using initial value "00001001" for s_y_1555 since it is never assigned

Elaborating entity <resholder_r> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvIncrement> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpIncrement> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpAdd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_0000014a_CaseStructure_369> (architecture <vhdl_modgen>) from library <work>.

Elaborating entity <NiFpgaAG_0000014a_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0000.vhd" Line 23: Using initial value "0000000000000000" for output since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0000.vhd" Line 24: Using initial value "0" for s_timed_out_ques_746 since it is never assigned

Elaborating entity <NiFpgaAG_0000014a_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0001.vhd" Line 27: Using initial value "00000000000000000000000000000000" for s_timeout_1317 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0001.vhd" Line 35: Using initial value '0' for cerrorstatus since it is never assigned

Elaborating entity <NiFpgaAG_0000014a_CaseStructureFrame_0002> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0002.vhd" Line 27: Using initial value "00000000000000000000000000000000" for s_timeout_1964 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0002.vhd" Line 35: Using initial value '0' for cerrorstatus since it is never assigned

Elaborating entity <NiFpgaAG_0000014a_CaseStructureFrame_0003> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0003.vhd" Line 27: Using initial value "00000000000000000000000000000000" for s_timeout_2035 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0003.vhd" Line 35: Using initial value '0' for cerrorstatus since it is never assigned

Elaborating entity <NiFpgaAG_0000014a_CaseStructureFrame_0004> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0004.vhd" Line 27: Using initial value "00000000000000000000000000000000" for s_timeout_2105 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0004.vhd" Line 35: Using initial value '0' for cerrorstatus since it is never assigned

Elaborating entity <NiFpgaAG_0000014a_CaseStructureFrame_0005> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0005.vhd" Line 27: Using initial value "00000000000000000000000000000000" for s_timeout_2177 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0005.vhd" Line 35: Using initial value '0' for cerrorstatus since it is never assigned

Elaborating entity <NiFpgaAG_0000014a_CaseStructureFrame_0006> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0006.vhd" Line 27: Using initial value "00000000000000000000000000000000" for s_timeout_2249 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0006.vhd" Line 35: Using initial value '0' for cerrorstatus since it is never assigned

Elaborating entity <NiFpgaAG_0000014a_CaseStructureFrame_0007> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0007.vhd" Line 27: Using initial value "00000000000000000000000000000000" for s_timeout_2321 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0007.vhd" Line 35: Using initial value '0' for cerrorstatus since it is never assigned

Elaborating entity <NiFpgaAG_0000014a_CaseStructureFrame_0008> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0008.vhd" Line 27: Using initial value "00000000000000000000000000000000" for s_timeout_2394 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0008.vhd" Line 35: Using initial value '0' for cerrorstatus since it is never assigned

Elaborating entity <NiLvCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandler> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandlerSlv> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaSelect> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000153_CaseStructure_372> (architecture <vhdl_modgen>) from library <work>.

Elaborating entity <NiFpgaAG_00000153_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiLvCompareToZero> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCompareToZero> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000154_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000154_CaseStructureFrame_0000.vhd" Line 40: Using initial value "0" for s_constant_909 since it is never assigned

Elaborating entity <NiLvDecrement> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpDecrement> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpSubtract> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvToInteger> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ArrayIndexNode_344> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvIncrement> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpIncrement> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpAdd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandler> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvAdd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpAdd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandler> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandlerSlv> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ReplaceArrayNode_349> (architecture <vhdl_modgen>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000154_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000154_CaseStructureFrame_0001.vhd" Line 36: Using initial value "1" for s_new_element_slash_subarray_1384 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000154_CaseStructureFrame_0001.vhd" Line 37: Using initial value "1" for s_new_element_slash_subarray_1532 since it is never assigned
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000154_CaseStructureFrame_0001.vhd" Line 38: Using initial value "00000000000000000000000000100000" for output since it is never assigned

Elaborating entity <ReplaceArrayNode_362> (architecture <vhdl_modgen>) with generics from library <work>.

Elaborating entity <NiFpgaAG_0000015f_ForLoop> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <arrayLpIndx_355> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arrayLpIndx_355.vhd" Line 37: Assignment to zro ignored, since the identifier is never used

Elaborating entity <NiFpgaShiftReg> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000160_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000160_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000161_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000161_CaseStructureFrame_0000.vhd" Line 23: Using initial value "0" for s_new_element_slash_subarray_2473 since it is never assigned

Elaborating entity <NiFpgaAG_00000161_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000160_CaseStructureFrame_0001.vhd" Line 93. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000015f_ForLoop.vhd" Line 189. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000153_CaseStructureFrame_0000.vhd" Line 182. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000153_CaseStructureFrame_0000.vhd" Line 195. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_00000153_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000153_CaseStructureFrame_0001.vhd" Line 26: Using initial value "0" for s_constant_935 since it is never assigned
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructureFrame_0001.vhd" Line 519. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructureFrame_0001.vhd" Line 532. Case statement is complete. others clause is never selected

Elaborating entity <resholder_w_opt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <resholder_w> (architecture <rtl>) with generics from library <work>.

Elaborating entity <resholder_w> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi.vhd" Line 396. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi.vhd" Line 409. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi.vhd" Line 422. Case statement is complete. others clause is never selected

Elaborating entity <Pixel_Location_Global_viFrame_Count4> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viFrame_Count4.vhd" Line 33: Assignment to clkwrenableclr ignored, since the identifier is never used

Elaborating entity <Pixel_Location_Global_viCurrent_X_Pixel_Location0> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viCurrent_X_Pixel_Location0.vhd" Line 33: Assignment to clkwrenableclr ignored, since the identifier is never used

Elaborating entity <Pixel_Location_Global_viY_Resolution3> (architecture <rtl>) with generics from library <work>.

Elaborating entity <Pixel_Location_Global_viX_Resolution2> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ViControl> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SafeBusCrossing> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SafeBusCrossing.vhd" Line 215. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ViControl.vhd" Line 562. Case statement is complete. others clause is never selected

Elaborating entity <DiagramReset> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SafeBusCrossing> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SafeBusCrossing.vhd" Line 215. Case statement is complete. others clause is never selected

Elaborating entity <HandshakeBaseResetCross> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DiagramReset.vhd" Line 710. Case statement is complete. others clause is never selected

Elaborating entity <ViSignature> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:746 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd" Line 59: Range is empty (null range)
WARNING:HDLCompiler:746 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd" Line 60: Range is empty (null range)
WARNING:HDLCompiler:746 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiUtilities.vhd" Line 403: Range is empty (null range)

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaHostAccessibleRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaHostAccessibleRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaHostAccessibleRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaHostAccessibleRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaHostAccessibleRegister> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:746 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd" Line 56: Range is empty (null range)
WARNING:HDLCompiler:746 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd" Line 57: Range is empty (null range)

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaHostAccessibleRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaHostAccessibleRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaHostAccessibleRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaHostAccessibleRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaHostAccessibleRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaHostAccessibleRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForCL_Config_DVAL_Active_High_ctl_2RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForCL_Config_FVAL_Active_High_ctl_0RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForCL_Config_LVAL_Active_High_ctl_1RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForCL_Config_Spare_Active_High_ctl_3RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DoubleSyncWithResetValueSLV> (architecture <struct>) with generics from library <work>.

Elaborating entity <DoubleSyncWithResetValueSL> (architecture <behavior>) with generics from library <work>.

Elaborating entity <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForAcq_Control_Initialize_ctl_7RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForTopEnablesPortOnResTopEnablePassThru> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DoubleSyncSLV> (architecture <struct>) with generics from library <work>.

Elaborating entity <CustomArbForAcq_Control_Ignore_DVAL_ctl_8RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForAcq_Control_Cancel_Acq_ctl_12RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForAcq_Control_Acquire_ctl_9RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForSim_ctl_31RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForSector_Parameters_Right_ctl_35RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <HandshakeWithResetValueSLV> (architecture <struct>) with generics from library <work>.

Elaborating entity <HandshakeWithResetValueBase> (architecture <behavior>) with generics from library <work>.

Elaborating entity <DFlopSlvResetVal> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForSector_Parameters_Left_ctl_34RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <HandshakeWithResetValueSLV> (architecture <struct>) with generics from library <work>.

Elaborating entity <HandshakeWithResetValueBase> (architecture <behavior>) with generics from library <work>.

Elaborating entity <DFlopSlvResetVal> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaArbRW> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaArbSerializeAccess> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaArbPowerOf2> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForOutPortPortOnResAccumulated_Sector_Intensity_viAccumulated_Sector_Intensity0> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForOutPortPortOnResAccumulated_Sector_Intensity_viAccumulated_Sector_Intensity0> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaArbRW> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForOutPortPortOnResPixel_Location_Global_vi_hash_of_Frames_to_Average5> (architecture <rtl>) with generics from library <work>.

Elaborating entity <HandshakeWithResetValueSLV> (architecture <struct>) with generics from library <work>.

Elaborating entity <HandshakeWithResetValueBase> (architecture <behavior>) with generics from library <work>.

Elaborating entity <DFlopSlvResetVal> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForOutPortPortOnResAccumulated_Sector_Intensity_viAccumulated_Sector_Intensity0> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForOutPortPortOnResAccumulated_Sector_Intensity_viAccumulated_Sector_Intensity0> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForUART_Transmit_ctl_20RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForUART_Set_Baud_Rate_ctl_23RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForUART_Byte_Mode_ctl_22RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForUART_Receive_ctl_21RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForMiteIoLikePortOnResInterface> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForMiteIoLikePortOnResInterface.vhd" Line 53: Assignment to interfaceclockregportin ignored, since the identifier is never used

Elaborating entity <NiLvFpgaClipContainer> (architecture <ClipContainer_VHDL>) from library <work>.

Elaborating entity <FlexRIO_FIFO128Bit_DRAMTypeB_v110> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:89 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd" Line 57: <flexrio_fifo128bit_inputfifo_v100> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd" Line 72: <flexrio_fifo128bit_outputfifo_v100> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaClipContainer.vhd" Line 83: <pack80to256> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaClipContainer.vhd" Line 100: <pack256to64> remains a black-box since it has no binding entity.

Elaborating entity <NuecesDramMain> (architecture <Struct>) with generics from library <work>.

Elaborating entity <ddr2_idelay_ctrl> (architecture <syn>) with generics from library <work>.

Elaborating entity <ddr2_infrastructure> (architecture <syn>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesDramMain.vhd" Line 143: <dram32intfa> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesDramMain.vhd" Line 222: <dram32intfb> remains a black-box since it has no binding entity.
WARNING:Xst:2972 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000017_TimedLoopDiagram.vhd" line 112. All outputs of instance <n_Output_Node_103_Diagram> of block <XDataNodeOut> are unconnected in block <NiFpgaAG_00000017_TimedLoopDiagram>. Underlying logic will be removed.
WARNING:Xst:2972 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 1622. All outputs of instance <n_Output_Node_4220_Diagram> of block <XDataNodeOut> are unconnected in block <NiFpgaAG_00000024_TimedLoopDiagram>. Underlying logic will be removed.
WARNING:Xst:2972 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0000.vhd" line 329. All outputs of instance <n_SubVI_B0_dash_Tap_Conversion_vi_7766> of block <B0_dash_Tap_Conversion_vi_colon_Clone0> are unconnected in block <NiFpgaAG_00000025_CaseStructureFrame_0000>. Underlying logic will be removed.
WARNING:Xst:2972 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_Conversion_vi_colon_Clone0.vhd" line 103. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <B0_dash_Tap_Conversion_vi_colon_Clone0>. Underlying logic will be removed.
WARNING:Xst:2972 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_Conversion_vi_colon_Clone0.vhd" line 128. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <B0_dash_Tap_Conversion_vi_colon_Clone0>. Underlying logic will be removed.
WARNING:Xst:2972 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_Conversion_vi_colon_Clone0.vhd" line 153. All outputs of instance <n_SubVICtlOrInd_3> of block <SubVICtlOrInd> are unconnected in block <B0_dash_Tap_Conversion_vi_colon_Clone0>. Underlying logic will be removed.
WARNING:Xst:2972 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_Conversion_vi_colon_Clone0.vhd" line 178. All outputs of instance <n_SubVICtlOrInd_4> of block <SubVICtlOrInd> are unconnected in block <B0_dash_Tap_Conversion_vi_colon_Clone0>. Underlying logic will be removed.
WARNING:Xst:2972 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 1190. All outputs of instance <n_Feedback_Node_718> of block <FloatingFeedbackGInit> are unconnected in block <Acquisition_State_Machine_vi_colon_Clone1>. Underlying logic will be removed.
WARNING:Xst:2972 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" line 249. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <Counter_vi_colon_Clone2>. Underlying logic will be removed.
WARNING:Xst:2972 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" line 274. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <Counter_vi_colon_Clone2>. Underlying logic will be removed.
WARNING:Xst:2972 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" line 299. All outputs of instance <n_SubVICtlOrInd_3> of block <SubVICtlOrInd> are unconnected in block <Counter_vi_colon_Clone2>. Underlying logic will be removed.
WARNING:Xst:2972 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0001.vhd" line 137. All outputs of instance <n_NiFpgaAG_000000dd_SequenceFrame_Diagram> of block <NiFpgaAG_0000000d_SequenceFrame> are unconnected in block <NiFpgaAG_00000025_CaseStructureFrame_0001>. Underlying logic will be removed.
WARNING:Xst:2972 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_Sector_Edge_Location_vi.vhd" line 58. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <Determine_Sector_Edge_Location_vi>. Underlying logic will be removed.
WARNING:Xst:2972 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_Sector_Edge_Location_vi.vhd" line 83. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <Determine_Sector_Edge_Location_vi>. Underlying logic will be removed.
WARNING:Xst:2972 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000019f_TimedLoopDiagram.vhd" line 789. All outputs of instance <n_Output_Node_7392_Diagram> of block <XDataNodeOut> are unconnected in block <NiFpgaAG_0000019f_TimedLoopDiagram>. Underlying logic will be removed.
WARNING:Xst:2972 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Update_Current_Pixel_Locations_vi_colon_Clone10.vhd" line 159. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <Update_Current_Pixel_Locations_vi_colon_Clone10>. Underlying logic will be removed.
WARNING:Xst:2972 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_If_Left_or_Right_Sector_vi_colon_Clone11.vhd" line 70. All outputs of instance <n_SubVI_Missing_Placeholder_vi_717> of block <NiFpgaAG_0000000d_SequenceFrame> are unconnected in block <Determine_If_Left_or_Right_Sector_vi_colon_Clone11>. Underlying logic will be removed.
WARNING:Xst:2972 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 1453. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec>. Underlying logic will be removed.
WARNING:Xst:2972 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 1453. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 1453. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3>. Underlying logic will be removed.
WARNING:Xst:2972 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 1453. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4>. Underlying logic will be removed.
WARNING:Xst:2972 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 1453. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5>. Underlying logic will be removed.
WARNING:Xst:2972 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 1453. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6>. Underlying logic will be removed.
WARNING:Xst:2972 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 1453. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7>. Underlying logic will be removed.
WARNING:Xst:2972 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 1453. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8>. Underlying logic will be removed.
WARNING:Xst:2972 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003f4_TimedLoopDiagram.vhd" line 221. All outputs of instance <n_Output_Node_13255_Diagram> of block <XDataNodeOut> are unconnected in block <NiFpgaAG_000003f4_TimedLoopDiagram>. Underlying logic will be removed.
WARNING:Xst:2972 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" line 393. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst>. Underlying logic will be removed.
WARNING:Xst:2972 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" line 418. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst>. Underlying logic will be removed.
WARNING:Xst:2972 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" line 443. All outputs of instance <n_SubVICtlOrInd_3> of block <SubVICtlOrInd> are unconnected in block <B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <NuecesRTop>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 599: Output port <bClientInputStreamInterfaceToFifo[0]_BytesRead> of the instance <ChinchLvFpgaInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 599: Output port <bClientInputStreamInterfaceToFifo[0]_StreamState> of the instance <ChinchLvFpgaInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 599: Output port <bClientOutputStreamInterfaceToFifo[0]_WriteLengthInBytes> of the instance <ChinchLvFpgaInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 599: Output port <bClientOutputStreamInterfaceToFifo[0]_FifoData> of the instance <ChinchLvFpgaInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 599: Output port <bClientOutputStreamInterfaceToFifo[0]_NumWriteSpaces> of the instance <ChinchLvFpgaInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 599: Output port <bClientOutputStreamInterfaceToFifo[0]_StreamState> of the instance <ChinchLvFpgaInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 599: Output port <bClientInputStreamInterfaceToFifo[0]_DmaReset> of the instance <ChinchLvFpgaInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 599: Output port <bClientInputStreamInterfaceToFifo[0]_Pop> of the instance <ChinchLvFpgaInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 599: Output port <bClientInputStreamInterfaceToFifo[0]_UpdateByteLanePtr> of the instance <ChinchLvFpgaInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 599: Output port <bClientOutputStreamInterfaceToFifo[0]_DmaReset> of the instance <ChinchLvFpgaInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 599: Output port <bClientOutputStreamInterfaceToFifo[0]_FifoWrite> of the instance <ChinchLvFpgaInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 599: Output port <bClientOutputStreamInterfaceToFifo[0]_RsrvWriteSpaces> of the instance <ChinchLvFpgaInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 599: Output port <bClientOutputStreamInterfaceToFifo[0]_ReportDisabledToDiagram> of the instance <ChinchLvFpgaInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 634: Output port <bRegAddr> of the instance <IoPort2Wrapperx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 634: Output port <bRegWriteData> of the instance <IoPort2Wrapperx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 634: Output port <aDebugOut> of the instance <IoPort2Wrapperx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 634: Output port <aConfigEnabled> of the instance <IoPort2Wrapperx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 634: Output port <bRegStart> of the instance <IoPort2Wrapperx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 634: Output port <bRegWrite> of the instance <IoPort2Wrapperx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 707: Output port <DO> of the instance <NuecesPll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 707: Output port <DRDY> of the instance <NuecesPll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 707: Output port <CLKOUTDCM0> of the instance <NuecesPll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 707: Output port <CLKOUTDCM1> of the instance <NuecesPll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 707: Output port <CLKOUTDCM2> of the instance <NuecesPll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 707: Output port <CLKOUTDCM3> of the instance <NuecesPll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 707: Output port <CLKOUTDCM4> of the instance <NuecesPll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 707: Output port <CLKOUTDCM5> of the instance <NuecesPll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 707: Output port <CLKFBDCM> of the instance <NuecesPll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 844: Output port <pCL_PortA> of the instance <NI1483Corex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 844: Output port <pCL_PortB> of the instance <NI1483Corex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 844: Output port <pCL_PortC> of the instance <NI1483Corex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 844: Output port <pCL_PortD> of the instance <NI1483Corex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 844: Output port <pCL_PortE> of the instance <NI1483Corex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 844: Output port <pCL_PortF> of the instance <NI1483Corex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 844: Output port <pCL_PortG> of the instance <NI1483Corex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 844: Output port <pCL_PortH> of the instance <NI1483Corex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 844: Output port <pCL_PortI> of the instance <NI1483Corex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 844: Output port <pCL_PortJ> of the instance <NI1483Corex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 844: Output port <pCL_FrameValid> of the instance <NI1483Corex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 844: Output port <pCL_LineValid> of the instance <NI1483Corex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 844: Output port <pCL_DataValid> of the instance <NI1483Corex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 844: Output port <pCL_Spare> of the instance <NI1483Corex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 844: Output port <pCL_OutputValid> of the instance <NI1483Corex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 988: Output port <TopLevelClkOut> of the instance <NuecesRTheWindow> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 988: Output port <tDiagramActive> of the instance <NuecesRTheWindow> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 988: Output port <ReliableClkOut> of the instance <NuecesRTheWindow> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 988: Output port <aDiagramReset> of the instance <NuecesRTheWindow> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 988: Output port <rDerivedClockLostLockError> of the instance <NuecesRTheWindow> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" line 988: Output port <aSafeToEnableGatedClks> of the instance <NuecesRTheWindow> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rBaseClksValid_ms>.
    Found 1-bit register for signal <rBaseClksValid>.
    Found 1-bit register for signal <bBusReset_ms>.
    Found 1-bit register for signal <bBusReset>.
    Found 1-bit tristate buffer for signal <aInterrupt<1>> created at line 60
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputDataTristate<8>> created at line 973
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputDataTristate<7>> created at line 973
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputDataTristate<6>> created at line 973
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputDataTristate<5>> created at line 973
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputDataTristate<4>> created at line 973
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputDataTristate<3>> created at line 973
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputDataTristate<2>> created at line 973
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputDataTristate<1>> created at line 973
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputEnableTristate<8>> created at line 975
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputEnableTristate<7>> created at line 975
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputEnableTristate<6>> created at line 975
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputEnableTristate<5>> created at line 975
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputEnableTristate<4>> created at line 975
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputEnableTristate<3>> created at line 975
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputEnableTristate<2>> created at line 975
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputEnableTristate<1>> created at line 975
    Found 1-bit tristate buffer for signal <aTrigISO_OutTristate_n<2>> created at line 977
    Found 1-bit tristate buffer for signal <aTrigISO_OutTristate_n<1>> created at line 977
    Found 1-bit tristate buffer for signal <aTrigISO_OutTristate_n<0>> created at line 977
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred  20 Tristate(s).
Unit <NuecesRTop> synthesized.

Synthesizing Unit <ChinchLvFpgaInterface>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchLvFpgaInterface.vhd".
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[15]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[15]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[15]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[15]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[14]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[14]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[14]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[14]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[13]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[13]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[13]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[13]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[12]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[12]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[12]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[12]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[11]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[11]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[11]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[11]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[10]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[10]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[10]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[10]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[9]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[9]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[9]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[9]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[8]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[8]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[8]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[8]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[7]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[7]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[7]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[7]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[6]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[6]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[6]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[6]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[5]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[5]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[5]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[5]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[4]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[4]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[4]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[4]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[1]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[1]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[1]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[1]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[0]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[0]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[0]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[0]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[15]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[15]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[15]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[14]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[14]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[14]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[13]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[13]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[13]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[12]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[12]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[12]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[11]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[11]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[11]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[10]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[10]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[10]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[9]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[9]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[9]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[8]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[8]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[8]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[7]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[7]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[7]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[6]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[6]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[6]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[5]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[5]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[5]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[4]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[4]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[4]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[3]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[3]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[3]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[2]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[2]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[2]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientInputStreamInterfaceFromFifo[0]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientInputStreamInterfaceFromFifo[0]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientInputStreamInterfaceFromFifo[0]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientInputStreamInterfaceFromFifo[0]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientOutputStreamInterfaceFromFifo[0]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientOutputStreamInterfaceFromFifo[0]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientOutputStreamInterfaceFromFifo[0]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[15]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[15]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[15]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[15]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[15]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[15]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[14]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[14]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[14]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[14]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[14]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[14]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[13]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[13]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[13]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[13]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[13]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[13]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[12]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[12]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[12]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[12]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[12]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[12]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[11]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[11]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[11]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[11]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[11]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[11]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[10]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[10]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[10]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[10]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[10]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[10]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[9]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[9]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[9]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[9]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[9]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[9]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[8]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[8]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[8]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[8]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[8]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[8]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[7]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[7]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[7]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[7]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[7]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[7]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[6]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[6]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[6]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[6]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[6]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[6]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[5]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[5]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[5]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[5]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[5]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[5]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[4]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[4]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[4]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[4]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[4]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[4]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[1]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[1]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[1]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[1]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[1]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[1]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[0]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[0]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[0]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[0]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[0]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[0]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[15]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[15]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[15]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[15]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[15]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[14]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[14]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[14]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[14]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[14]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[13]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[13]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[13]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[13]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[13]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[12]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[12]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[12]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[12]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[12]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[11]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[11]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[11]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[11]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[11]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[10]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[10]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[10]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[10]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[10]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[9]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[9]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[9]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[9]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[9]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[8]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[8]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[8]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[8]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[8]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[7]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[7]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[7]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[7]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[7]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[6]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[6]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[6]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[6]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[6]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[5]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[5]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[5]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[5]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[5]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[4]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[4]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[4]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[4]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[4]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[3]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[3]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[3]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[3]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[3]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[2]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[2]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[2]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[2]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[2]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientInputStreamInterfaceFromFifo[0]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientInputStreamInterfaceFromFifo[0]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientInputStreamInterfaceFromFifo[0]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientInputStreamInterfaceFromFifo[0]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientInputStreamInterfaceFromFifo[0]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientInputStreamInterfaceFromFifo[0]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientOutputStreamInterfaceFromFifo[0]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientOutputStreamInterfaceFromFifo[0]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientOutputStreamInterfaceFromFifo[0]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientOutputStreamInterfaceFromFifo[0]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientOutputStreamInterfaceFromFifo[0]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchLvFpgaInterface.vhd" line 898: Output port <sStatusPushAccGnt> of the instance <ChinchCommIfcArbiterBasex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchLvFpgaInterface.vhd" line 898: Output port <sMsiAccGnt> of the instance <ChinchCommIfcArbiterBasex> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <bClientInputStreamInterfaceToFifo[0]_BytesRead> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <bClientInputStreamInterfaceToFifo[0]_StreamState> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <bClientOutputStreamInterfaceToFifo[0]_WriteLengthInBytes> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <bClientOutputStreamInterfaceToFifo[0]_FifoData> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <bClientOutputStreamInterfaceToFifo[0]_NumWriteSpaces> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <bClientOutputStreamInterfaceToFifo[0]_StreamState> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:2935 - Signal 'bClientInputStreamInterfaceToFifo[0]_DmaReset', unconnected in block 'ChinchLvFpgaInterface', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'bClientInputStreamInterfaceToFifo[0]_Pop', unconnected in block 'ChinchLvFpgaInterface', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'bClientInputStreamInterfaceToFifo[0]_UpdateByteLanePtr', unconnected in block 'ChinchLvFpgaInterface', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'bClientOutputStreamInterfaceToFifo[0]_DmaReset', unconnected in block 'ChinchLvFpgaInterface', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'bClientOutputStreamInterfaceToFifo[0]_FifoWrite', unconnected in block 'ChinchLvFpgaInterface', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'bClientOutputStreamInterfaceToFifo[0]_RsrvWriteSpaces', unconnected in block 'ChinchLvFpgaInterface', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'bClientOutputStreamInterfaceToFifo[0]_ReportDisabledToDiagram', unconnected in block 'ChinchLvFpgaInterface', is tied to its initial value (0).
    Summary:
	no macro.
Unit <ChinchLvFpgaInterface> synthesized.

Synthesizing Unit <ChinchRegisterAccess>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchRegisterAccess.vhd".
WARNING:Xst:647 - Input <bInputRx_ReadyForRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <bRegPortOutDel_Ready>.
    Found 1-bit register for signal <bTimeoutOccurred>.
    Found 1-bit register for signal <bZeroLengthRead>.
    Found 1-bit register for signal <bRegPortIn_Rd>.
    Found 1-bit register for signal <bRegPortIn_Wt>.
    Found 1-bit register for signal <bRegPortOutDel_DataValid>.
    Found 1-bit register for signal <bReadCompleterZeroLength>.
    Found 2-bit register for signal <bReadCompleterState>.
    Found 28-bit register for signal <bAddressReg>.
    Found 8-bit register for signal <bLabelReg>.
    Found 32-bit register for signal <bReadDataReg>.
    Found 32-bit register for signal <bWriteDataReg>.
    Found 32-bit register for signal <bRegPortOutDel_Data>.
    Found 32-bit register for signal <bReadCompleterData>.
    Found 4-bit register for signal <bResponseEndpoint>.
    Found 64-bit register for signal <bResponseHeader>.
    Found 11-bit register for signal <bTimeoutCounterReg>.
    Found 3-bit register for signal <bRegAccessState>.
    Found finite state machine <FSM_0> for signal <bReadCompleterState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | BusClk (rising_edge)                           |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <bRegAccessState>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 31                                             |
    | Inputs             | 13                                             |
    | Outputs            | 7                                              |
    | Clock              | BusClk (rising_edge)                           |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit adder for signal <bTimeoutCounterReg[10]_GND_23_o_add_76_OUT> created at line 1241.
    Found 64-bit 3-to-1 multiplexer for signal <bInputTx_Data> created at line 646.
    Found 1-bit 3-to-1 multiplexer for signal <bArbiterDoneStrobe> created at line 646.
    Found 10-bit comparator greater for signal <GND_23_o_bOutputTx_Data[26]_LessThan_23_o> created at line 467
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 250 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  40 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <ChinchRegisterAccess> synthesized.

Synthesizing Unit <ChinchDmaOutput_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutput.vhd".
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo_EmptyCount<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutput.vhd" line 345: Output port <bPeerAddress> of the instance <ChinchInterfaceDmaRegistersx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutput.vhd" line 345: Output port <bPeerEndpoint> of the instance <ChinchInterfaceDmaRegistersx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutput.vhd" line 345: Output port <bHostFlush> of the instance <ChinchInterfaceDmaRegistersx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutput.vhd" line 345: Output port <bSatcrWriteEvent> of the instance <ChinchInterfaceDmaRegistersx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutput.vhd" line 345: Output port <bSatcrUpdatesEnabled> of the instance <ChinchInterfaceDmaRegistersx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ChinchDmaOutput_1> synthesized.

Synthesizing Unit <ChinchDmaOutputController_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputController.vhd".
    Found 1-bit register for signal <bSatcrWriteStrobe>.
    Found 1-bit register for signal <bLastWord>.
    Found 1-bit register for signal <bReady>.
    Found 1-bit register for signal <bReadRequested>.
    Found 1-bit register for signal <bArbiterNormalReq>.
    Found 1-bit register for signal <bArbiterEmergencyReq>.
    Found 3-bit register for signal <bDmaOutputRequestState>.
    Found 3-bit register for signal <bByteLane>.
    Found 64-bit register for signal <bPacketData>.
    Found 10-bit register for signal <bReqWriteSpacesLoc>.
    Found 11-bit register for signal <OutstandingReadCounter.bReadCount>.
    Found finite state machine <FSM_2> for signal <bDmaOutputRequestState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 22                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | BusClk (rising_edge)                           |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <n0103> created at line 414.
    Found 11-bit adder for signal <OutstandingReadCounter.bReadCount[10]_GND_26_o_add_44_OUT> created at line 1241.
    Found 11-bit subtractor for signal <GND_26_o_GND_26_o_sub_46_OUT<10:0>> created at line 1308.
    Found 1-bit 4-to-1 multiplexer for signal <bArbiterDone> created at line 343.
    Found 1-bit 4-to-1 multiplexer for signal <bLastWordNx> created at line 343.
    Found 11-bit comparator lessequal for signal <n0067> created at line 606
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  94 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ChinchDmaOutputController_1> synthesized.

Synthesizing Unit <OutStrmOutputHandler_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmOutputHandler.vhd".
    Found 1-bit register for signal <bFifoWrite>.
    Found 1-bit register for signal <bFirstData>.
    Found 1-bit register for signal <bReadResponseReceived>.
    Found 1-bit register for signal <bStreamError>.
    Found 1-bit register for signal <bDmaOutputDataState>.
    Found 64-bit register for signal <bFifoData>.
    Found 4-bit register for signal <bNextWriteLength>.
    Found 4-bit register for signal <bWriteLengthInBytesLoc>.
    Found 3-bit register for signal <bStartingByteLane>.
    Found 10-bit adder for signal <n0091> created at line 315.
    Found 10-bit subtractor for signal <GND_27_o_GND_27_o_sub_15_OUT<9:0>> created at line 1314.
    Found 4-bit subtractor for signal <GND_27_o_GND_27_o_sub_17_OUT<3:0>> created at line 308.
    Found 10-bit comparator greater for signal <bOutputTx_Data[26]_GND_27_o_LessThan_16_o> created at line 300
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  80 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  22 Multiplexer(s).
Unit <OutStrmOutputHandler_1> synthesized.

Synthesizing Unit <ChinchInterfaceDmaRegisters_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchInterfaceDmaRegisters.vhd".
    Found 1-bit register for signal <InterruptRegister.bUnderflowStatus>.
    Found 1-bit register for signal <InterruptRegister.bStartStreamStatus>.
    Found 1-bit register for signal <InterruptRegister.bStopStreamStatus>.
    Found 1-bit register for signal <InterruptRegister.bFlushingStatus>.
    Found 1-bit register for signal <InterruptRegister.bStreamErrorStatus>.
    Found 1-bit register for signal <InterruptRegister.bOverflowMask>.
    Found 1-bit register for signal <InterruptRegister.bUnderflowMask>.
    Found 1-bit register for signal <InterruptRegister.bStartStreamMask>.
    Found 1-bit register for signal <InterruptRegister.bStopStreamMask>.
    Found 1-bit register for signal <InterruptRegister.bFlushingMask>.
    Found 1-bit register for signal <InterruptRegister.bStreamErrorMask>.
    Found 1-bit register for signal <bDmaResetReg>.
    Found 1-bit register for signal <ControlStatusRegister.bLinkedReg>.
    Found 1-bit register for signal <ControlStatusRegister.bHostEnableReg>.
    Found 1-bit register for signal <ControlStatusRegister.bHostDisableReg>.
    Found 1-bit register for signal <ControlStatusRegister.bHostFlushReg>.
    Found 1-bit register for signal <bOverflowStatusReg>.
    Found 1-bit register for signal <bUnderflowStatusReg>.
    Found 1-bit register for signal <bFlushingStatus>.
    Found 1-bit register for signal <bFlushingFailedStatus>.
    Found 1-bit register for signal <bStreamErrorStatusReg>.
    Found 1-bit register for signal <SatcrRegister.bSatcrRegWrite>.
    Found 1-bit register for signal <bRegPortOut_DataValid>.
    Found 1-bit register for signal <InterruptRegister.bOverflowStatus>.
    Found 1-bit register for signal <bEnableAlignment>.
    Found 1-bit register for signal <SatcrRegister.bDisabledLast>.
    Found 2-bit register for signal <n0304>.
    Found 16-bit register for signal <bNextBoundary>.
    Found 16-bit register for signal <bMaxPayloadSize>.
    Found 32-bit register for signal <bSatcr>.
    Found 32-bit register for signal <SatcrRegister.bSatcrAddAmt>.
    Found 32-bit register for signal <bRegPortOut_Data>.
    Found 10-bit register for signal <bMaxPktSize>.
    Found 10-bit register for signal <SatcrRegister.bBytesToAlignment>.
    Found 32-bit adder for signal <bSatcr[31]_SatcrRegister.bSatcrAddAmt[31]_add_16_OUT> created at line 1113.
    Found 32-bit subtractor for signal <GND_29_o_GND_29_o_sub_19_OUT<31:0>> created at line 1112.
    Found 10-bit subtractor for signal <GND_29_o_GND_29_o_sub_24_OUT<9:0>> created at line 1148.
    Found 32-bit comparator greater for signal <GND_29_o_SatcrRegister.bSatcrNx[31]_LessThan_22_o> created at line 1120
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 171 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  77 Multiplexer(s).
Unit <ChinchInterfaceDmaRegisters_1> synthesized.

Synthesizing Unit <ChinchDmaSinkStreamStateController>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaSinkStreamStateController.vhd".
    Found 1-bit register for signal <bDisableLoc>.
    Found 1-bit register for signal <bEnableReg>.
    Found 1-bit register for signal <bStateEnableReg>.
    Found 1-bit register for signal <bWaitOnFifoReset>.
    Found 1-bit register for signal <bOutstandingEnableIrq>.
    Found 2-bit register for signal <bStreamState>.
INFO:Xst:1799 - State flushing is never reached in FSM <bStreamState>.
    Found finite state machine <FSM_3> for signal <bStreamState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 6                                              |
    | Clock              | BusClk (rising_edge)                           |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | unlinked                                       |
    | Power Up State     | unlinked                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <bSetEnableIrq> created at line 214.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ChinchDmaSinkStreamStateController> synthesized.

Synthesizing Unit <ChinchDmaOutput_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutput.vhd".
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo_EmptyCount<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutput.vhd" line 345: Output port <bPeerAddress> of the instance <ChinchInterfaceDmaRegistersx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutput.vhd" line 345: Output port <bPeerEndpoint> of the instance <ChinchInterfaceDmaRegistersx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutput.vhd" line 345: Output port <bHostFlush> of the instance <ChinchInterfaceDmaRegistersx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutput.vhd" line 345: Output port <bSatcrWriteEvent> of the instance <ChinchInterfaceDmaRegistersx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutput.vhd" line 345: Output port <bSatcrUpdatesEnabled> of the instance <ChinchInterfaceDmaRegistersx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ChinchDmaOutput_2> synthesized.

Synthesizing Unit <ChinchDmaOutputController_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputController.vhd".
    Found 1-bit register for signal <bSatcrWriteStrobe>.
    Found 1-bit register for signal <bLastWord>.
    Found 1-bit register for signal <bReady>.
    Found 1-bit register for signal <bReadRequested>.
    Found 1-bit register for signal <bArbiterNormalReq>.
    Found 1-bit register for signal <bArbiterEmergencyReq>.
    Found 3-bit register for signal <bDmaOutputRequestState>.
    Found 3-bit register for signal <bByteLane>.
    Found 64-bit register for signal <bPacketData>.
    Found 10-bit register for signal <bReqWriteSpacesLoc>.
    Found 11-bit register for signal <OutstandingReadCounter.bReadCount>.
    Found finite state machine <FSM_4> for signal <bDmaOutputRequestState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 22                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | BusClk (rising_edge)                           |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <n0103> created at line 414.
    Found 11-bit adder for signal <OutstandingReadCounter.bReadCount[10]_GND_43_o_add_44_OUT> created at line 1241.
    Found 11-bit subtractor for signal <GND_43_o_GND_43_o_sub_46_OUT<10:0>> created at line 1308.
    Found 1-bit 4-to-1 multiplexer for signal <bArbiterDone> created at line 343.
    Found 1-bit 4-to-1 multiplexer for signal <bLastWordNx> created at line 343.
    Found 11-bit comparator lessequal for signal <n0067> created at line 606
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  94 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ChinchDmaOutputController_2> synthesized.

Synthesizing Unit <OutStrmOutputHandler_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmOutputHandler.vhd".
    Found 1-bit register for signal <bFifoWrite>.
    Found 1-bit register for signal <bFirstData>.
    Found 1-bit register for signal <bReadResponseReceived>.
    Found 1-bit register for signal <bStreamError>.
    Found 1-bit register for signal <bDmaOutputDataState>.
    Found 64-bit register for signal <bFifoData>.
    Found 4-bit register for signal <bNextWriteLength>.
    Found 4-bit register for signal <bWriteLengthInBytesLoc>.
    Found 3-bit register for signal <bStartingByteLane>.
    Found 10-bit adder for signal <n0091> created at line 315.
    Found 10-bit subtractor for signal <GND_44_o_GND_44_o_sub_15_OUT<9:0>> created at line 1314.
    Found 4-bit subtractor for signal <GND_44_o_GND_44_o_sub_17_OUT<3:0>> created at line 308.
    Found 10-bit comparator greater for signal <bOutputTx_Data[26]_GND_44_o_LessThan_16_o> created at line 300
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  80 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  22 Multiplexer(s).
Unit <OutStrmOutputHandler_2> synthesized.

Synthesizing Unit <ChinchInterfaceDmaRegisters_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchInterfaceDmaRegisters.vhd".
    Found 1-bit register for signal <InterruptRegister.bUnderflowStatus>.
    Found 1-bit register for signal <InterruptRegister.bStartStreamStatus>.
    Found 1-bit register for signal <InterruptRegister.bStopStreamStatus>.
    Found 1-bit register for signal <InterruptRegister.bFlushingStatus>.
    Found 1-bit register for signal <InterruptRegister.bStreamErrorStatus>.
    Found 1-bit register for signal <InterruptRegister.bOverflowMask>.
    Found 1-bit register for signal <InterruptRegister.bUnderflowMask>.
    Found 1-bit register for signal <InterruptRegister.bStartStreamMask>.
    Found 1-bit register for signal <InterruptRegister.bStopStreamMask>.
    Found 1-bit register for signal <InterruptRegister.bFlushingMask>.
    Found 1-bit register for signal <InterruptRegister.bStreamErrorMask>.
    Found 1-bit register for signal <bDmaResetReg>.
    Found 1-bit register for signal <ControlStatusRegister.bLinkedReg>.
    Found 1-bit register for signal <ControlStatusRegister.bHostEnableReg>.
    Found 1-bit register for signal <ControlStatusRegister.bHostDisableReg>.
    Found 1-bit register for signal <ControlStatusRegister.bHostFlushReg>.
    Found 1-bit register for signal <bOverflowStatusReg>.
    Found 1-bit register for signal <bUnderflowStatusReg>.
    Found 1-bit register for signal <bFlushingStatus>.
    Found 1-bit register for signal <bFlushingFailedStatus>.
    Found 1-bit register for signal <bStreamErrorStatusReg>.
    Found 1-bit register for signal <SatcrRegister.bSatcrRegWrite>.
    Found 1-bit register for signal <bRegPortOut_DataValid>.
    Found 1-bit register for signal <InterruptRegister.bOverflowStatus>.
    Found 1-bit register for signal <bEnableAlignment>.
    Found 1-bit register for signal <SatcrRegister.bDisabledLast>.
    Found 2-bit register for signal <n0304>.
    Found 16-bit register for signal <bNextBoundary>.
    Found 16-bit register for signal <bMaxPayloadSize>.
    Found 32-bit register for signal <bSatcr>.
    Found 32-bit register for signal <SatcrRegister.bSatcrAddAmt>.
    Found 32-bit register for signal <bRegPortOut_Data>.
    Found 10-bit register for signal <bMaxPktSize>.
    Found 10-bit register for signal <SatcrRegister.bBytesToAlignment>.
    Found 32-bit adder for signal <bSatcr[31]_SatcrRegister.bSatcrAddAmt[31]_add_16_OUT> created at line 1113.
    Found 32-bit subtractor for signal <GND_45_o_GND_45_o_sub_19_OUT<31:0>> created at line 1112.
    Found 10-bit subtractor for signal <GND_45_o_GND_45_o_sub_24_OUT<9:0>> created at line 1148.
    Found 32-bit comparator greater for signal <GND_45_o_SatcrRegister.bSatcrNx[31]_LessThan_22_o> created at line 1120
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 171 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  77 Multiplexer(s).
Unit <ChinchInterfaceDmaRegisters_2> synthesized.

Synthesizing Unit <ChinchDmaInput_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInput.vhd".
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo_FifoFullCount<31:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInput.vhd" line 332: Output port <bPeerAddress> of the instance <ChinchInterfaceDmaRegistersx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInput.vhd" line 332: Output port <bSatcrUpdatesEnabled> of the instance <ChinchInterfaceDmaRegistersx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInput.vhd" line 380: Output port <bDisable> of the instance <ChinchDmaSourceStreamStateControllerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ChinchDmaInput_1> synthesized.

Synthesizing Unit <ChinchDmaInputController_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputController.vhd".
WARNING:Xst:647 - Input <bMaxPktSize<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputRx_ReadyForRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <bHeaderWord>.
    Found 1-bit register for signal <bLastWord>.
    Found 1-bit register for signal <bReady>.
    Found 1-bit register for signal <bSatcrWriteStrobe>.
    Found 1-bit register for signal <bStateEntry>.
    Found 1-bit register for signal <bLastPop>.
    Found 1-bit register for signal <bResetFifo>.
    Found 1-bit register for signal <bArbiterNormalReq>.
    Found 1-bit register for signal <bArbiterEmergencyReq>.
    Found 1-bit register for signal <HandleArbiterRequests.bPopDelay>.
    Found 1-bit register for signal <HandleArbiterRequests.bPopDelay2>.
    Found 1-bit register for signal <FifoController.bPopDelay>.
    Found 8-bit register for signal <bDataWordCounter>.
    Found 8-bit register for signal <HandleArbiterRequests.bEvictionCounter>.
    Found 64-bit register for signal <bDataOut>.
    Found 64-bit register for signal <FifoController.bDff0>.
    Found 64-bit register for signal <FifoController.bDff1>.
    Found 3-bit register for signal <bLastBytesRead>.
    Found 3-bit register for signal <bHeaderByteLane>.
    Found 10-bit register for signal <bPacketLength>.
    Found 7-bit register for signal <HandleArbiterRequests.bFifoFullCountDelay>.
    Found 7-bit register for signal <HandleArbiterRequests.bFifoFullCountDelay2>.
    Found 2-bit register for signal <FifoController.bFifoState>.
    Found 4-bit register for signal <bDmaInputState>.
    Found finite state machine <FSM_5> for signal <FifoController.bFifoState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | BusClk (rising_edge)                           |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | directfifo                                     |
    | Power Up State     | directfifo                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <bDmaInputState>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 34                                             |
    | Inputs             | 10                                             |
    | Outputs            | 17                                             |
    | Clock              | BusClk (rising_edge)                           |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | disabled                                       |
    | Power Up State     | disablerequest                                 |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <GND_57_o_GND_57_o_add_21_OUT> created at line 691.
    Found 3-bit adder for signal <GND_57_o_GND_57_o_sub_27_OUT<2:0>> created at line 710.
    Found 10-bit adder for signal <n0309> created at line 727.
    Found 10-bit adder for signal <n0237> created at line 1241.
    Found 8-bit adder for signal <HandleArbiterRequests.bEvictionCounter[7]_GND_57_o_add_88_OUT> created at line 1241.
    Found 8-bit subtractor for signal <GND_57_o_GND_57_o_sub_40_OUT<7:0>> created at line 1308.
    Found 3-bit subtractor for signal <GND_57_o_GND_57_o_sub_25_OUT<2:0>> created at line 695.
    Found 1-bit 3-to-1 multiplexer for signal <FifoController.bDff0Load> created at line 1229.
    Found 1-bit 3-to-1 multiplexer for signal <FifoController.bDff0SelFifo> created at line 1229.
    Found 4-bit comparator greater for signal <GND_57_o_GND_57_o_LessThan_23_o> created at line 691
    Found 8-bit comparator greater for signal <GND_57_o_bDataWordCounter[7]_LessThan_33_o> created at line 755
    Found 8-bit comparator greater for signal <GND_57_o_bDataWordCounter[7]_LessThan_38_o> created at line 798
    Found 7-bit comparator greater for signal <HandleArbiterRequests.bFifoFullCountDelay2[6]_HandleArbiterRequests.bFifoFullCountDelay[6]_LessThan_83_o> created at line 1051
    Found 7-bit comparator equal for signal <HandleArbiterRequests.bFifoFullCountDelay[6]_HandleArbiterRequests.bFifoFullCountDelay2[6]_equal_84_o> created at line 1052
    Found 7-bit comparator lessequal for signal <n0153> created at line 1062
    Found 8-bit comparator greater for signal <HandleArbiterRequests.bEvictionTimeoutFlag_INV_233_o> created at line 1068
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 250 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  79 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <ChinchDmaInputController_1> synthesized.

Synthesizing Unit <ChinchInterfaceDmaRegisters_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchInterfaceDmaRegisters.vhd".
    Found 1-bit register for signal <InterruptRegister.bUnderflowStatus>.
    Found 1-bit register for signal <InterruptRegister.bStartStreamStatus>.
    Found 1-bit register for signal <InterruptRegister.bStopStreamStatus>.
    Found 1-bit register for signal <InterruptRegister.bFlushingStatus>.
    Found 1-bit register for signal <InterruptRegister.bStreamErrorStatus>.
    Found 1-bit register for signal <InterruptRegister.bOverflowMask>.
    Found 1-bit register for signal <InterruptRegister.bUnderflowMask>.
    Found 1-bit register for signal <InterruptRegister.bStartStreamMask>.
    Found 1-bit register for signal <InterruptRegister.bStopStreamMask>.
    Found 1-bit register for signal <InterruptRegister.bFlushingMask>.
    Found 1-bit register for signal <InterruptRegister.bStreamErrorMask>.
    Found 1-bit register for signal <bDmaResetReg>.
    Found 1-bit register for signal <ControlStatusRegister.bLinkedReg>.
    Found 1-bit register for signal <ControlStatusRegister.bHostEnableReg>.
    Found 1-bit register for signal <ControlStatusRegister.bHostDisableReg>.
    Found 1-bit register for signal <ControlStatusRegister.bHostFlushReg>.
    Found 1-bit register for signal <bOverflowStatusReg>.
    Found 1-bit register for signal <bUnderflowStatusReg>.
    Found 1-bit register for signal <bFlushingStatus>.
    Found 1-bit register for signal <bFlushingFailedStatus>.
    Found 1-bit register for signal <bStreamErrorStatusReg>.
    Found 1-bit register for signal <SatcrRegister.bSatcrRegWrite>.
    Found 1-bit register for signal <bRegPortOut_DataValid>.
    Found 1-bit register for signal <InterruptRegister.bOverflowStatus>.
    Found 1-bit register for signal <bEnableAlignment>.
    Found 1-bit register for signal <SatcrRegister.bDisabledLast>.
    Found 2-bit register for signal <n0304>.
    Found 16-bit register for signal <bNextBoundary>.
    Found 16-bit register for signal <bMaxPayloadSize>.
    Found 32-bit register for signal <bSatcr>.
    Found 32-bit register for signal <SatcrRegister.bSatcrAddAmt>.
    Found 32-bit register for signal <bRegPortOut_Data>.
    Found 10-bit register for signal <bMaxPktSize>.
    Found 10-bit register for signal <SatcrRegister.bBytesToAlignment>.
    Found 32-bit adder for signal <bSatcr[31]_SatcrRegister.bSatcrAddAmt[31]_add_16_OUT> created at line 1113.
    Found 32-bit subtractor for signal <GND_59_o_GND_59_o_sub_19_OUT<31:0>> created at line 1112.
    Found 10-bit subtractor for signal <GND_59_o_GND_59_o_sub_24_OUT<9:0>> created at line 1148.
    Found 32-bit comparator greater for signal <GND_59_o_SatcrRegister.bSatcrNx[31]_LessThan_22_o> created at line 1120
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 171 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  77 Multiplexer(s).
Unit <ChinchInterfaceDmaRegisters_3> synthesized.

Synthesizing Unit <ChinchDmaSourceStreamStateController_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaSourceStreamStateController.vhd".
    Found 1-bit register for signal <bDisableController>.
    Found 1-bit register for signal <bEnableReg>.
    Found 1-bit register for signal <bEnableRequestReg>.
    Found 1-bit register for signal <bFlushReg>.
    Found 1-bit register for signal <bFlushIrqStrobe>.
    Found 1-bit register for signal <bSatcrWriteReceived>.
    Found 1-bit register for signal <bOutstandingEnableIrq>.
    Found 2-bit register for signal <bState>.
    Found 2-bit register for signal <bStreamState>.
    Found finite state machine <FSM_7> for signal <bStreamState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | BusClk (rising_edge)                           |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | unlinked                                       |
    | Power Up State     | unlinked                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit 4-to-1 multiplexer for signal <bStreamStateNx> created at line 269.
    Found 1-bit 4-to-1 multiplexer for signal <bSetEnableIrq> created at line 269.
    Found 1-bit 3-to-1 multiplexer for signal <bResetFirstSatcrWriteTracker> created at line 269.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred  38 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ChinchDmaSourceStreamStateController_1> synthesized.

Synthesizing Unit <ChinchDmaInput_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInput.vhd".
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo_FifoFullCount<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInput.vhd" line 332: Output port <bPeerAddress> of the instance <ChinchInterfaceDmaRegistersx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInput.vhd" line 332: Output port <bSatcrUpdatesEnabled> of the instance <ChinchInterfaceDmaRegistersx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInput.vhd" line 380: Output port <bDisable> of the instance <ChinchDmaSourceStreamStateControllerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ChinchDmaInput_2> synthesized.

Synthesizing Unit <ChinchDmaInputController_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputController.vhd".
WARNING:Xst:647 - Input <bMaxPktSize<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputRx_ReadyForRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <bHeaderWord>.
    Found 1-bit register for signal <bLastWord>.
    Found 1-bit register for signal <bReady>.
    Found 1-bit register for signal <bSatcrWriteStrobe>.
    Found 1-bit register for signal <bStateEntry>.
    Found 1-bit register for signal <bLastPop>.
    Found 1-bit register for signal <bResetFifo>.
    Found 1-bit register for signal <bArbiterNormalReq>.
    Found 1-bit register for signal <bArbiterEmergencyReq>.
    Found 1-bit register for signal <HandleArbiterRequests.bPopDelay>.
    Found 1-bit register for signal <HandleArbiterRequests.bPopDelay2>.
    Found 1-bit register for signal <FifoController.bPopDelay>.
    Found 8-bit register for signal <bDataWordCounter>.
    Found 8-bit register for signal <HandleArbiterRequests.bEvictionCounter>.
    Found 64-bit register for signal <bDataOut>.
    Found 64-bit register for signal <FifoController.bDff0>.
    Found 64-bit register for signal <FifoController.bDff1>.
    Found 3-bit register for signal <bLastBytesRead>.
    Found 3-bit register for signal <bHeaderByteLane>.
    Found 10-bit register for signal <bPacketLength>.
    Found 11-bit register for signal <HandleArbiterRequests.bFifoFullCountDelay>.
    Found 11-bit register for signal <HandleArbiterRequests.bFifoFullCountDelay2>.
    Found 2-bit register for signal <FifoController.bFifoState>.
    Found 4-bit register for signal <bDmaInputState>.
    Found finite state machine <FSM_8> for signal <FifoController.bFifoState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | BusClk (rising_edge)                           |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | directfifo                                     |
    | Power Up State     | directfifo                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <bDmaInputState>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 34                                             |
    | Inputs             | 10                                             |
    | Outputs            | 18                                             |
    | Clock              | BusClk (rising_edge)                           |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | disabled                                       |
    | Power Up State     | disablerequest                                 |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <GND_68_o_GND_68_o_add_21_OUT> created at line 691.
    Found 3-bit adder for signal <GND_68_o_GND_68_o_sub_27_OUT<2:0>> created at line 710.
    Found 10-bit adder for signal <n0310> created at line 727.
    Found 10-bit adder for signal <n0237> created at line 1241.
    Found 8-bit adder for signal <HandleArbiterRequests.bEvictionCounter[7]_GND_68_o_add_88_OUT> created at line 1241.
    Found 8-bit subtractor for signal <GND_68_o_GND_68_o_sub_40_OUT<7:0>> created at line 1308.
    Found 3-bit subtractor for signal <GND_68_o_GND_68_o_sub_25_OUT<2:0>> created at line 695.
    Found 1-bit 3-to-1 multiplexer for signal <FifoController.bDff0Load> created at line 1229.
    Found 1-bit 3-to-1 multiplexer for signal <FifoController.bDff0SelFifo> created at line 1229.
    Found 4-bit comparator greater for signal <GND_68_o_GND_68_o_LessThan_23_o> created at line 691
    Found 8-bit comparator greater for signal <GND_68_o_bDataWordCounter[7]_LessThan_33_o> created at line 755
    Found 8-bit comparator greater for signal <GND_68_o_bDataWordCounter[7]_LessThan_38_o> created at line 798
    Found 11-bit comparator greater for signal <HandleArbiterRequests.bFifoFullCountDelay2[10]_HandleArbiterRequests.bFifoFullCountDelay[10]_LessThan_83_o> created at line 1051
    Found 11-bit comparator equal for signal <HandleArbiterRequests.bFifoFullCountDelay[10]_HandleArbiterRequests.bFifoFullCountDelay2[10]_equal_84_o> created at line 1052
    Found 11-bit comparator lessequal for signal <n0153> created at line 1062
    Found 8-bit comparator greater for signal <HandleArbiterRequests.bEvictionTimeoutFlag_INV_306_o> created at line 1068
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 258 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  79 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <ChinchDmaInputController_2> synthesized.

Synthesizing Unit <ChinchInterfaceDmaRegisters_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchInterfaceDmaRegisters.vhd".
    Found 1-bit register for signal <InterruptRegister.bUnderflowStatus>.
    Found 1-bit register for signal <InterruptRegister.bStartStreamStatus>.
    Found 1-bit register for signal <InterruptRegister.bStopStreamStatus>.
    Found 1-bit register for signal <InterruptRegister.bFlushingStatus>.
    Found 1-bit register for signal <InterruptRegister.bStreamErrorStatus>.
    Found 1-bit register for signal <InterruptRegister.bOverflowMask>.
    Found 1-bit register for signal <InterruptRegister.bUnderflowMask>.
    Found 1-bit register for signal <InterruptRegister.bStartStreamMask>.
    Found 1-bit register for signal <InterruptRegister.bStopStreamMask>.
    Found 1-bit register for signal <InterruptRegister.bFlushingMask>.
    Found 1-bit register for signal <InterruptRegister.bStreamErrorMask>.
    Found 1-bit register for signal <bDmaResetReg>.
    Found 1-bit register for signal <ControlStatusRegister.bLinkedReg>.
    Found 1-bit register for signal <ControlStatusRegister.bHostEnableReg>.
    Found 1-bit register for signal <ControlStatusRegister.bHostDisableReg>.
    Found 1-bit register for signal <ControlStatusRegister.bHostFlushReg>.
    Found 1-bit register for signal <bOverflowStatusReg>.
    Found 1-bit register for signal <bUnderflowStatusReg>.
    Found 1-bit register for signal <bFlushingStatus>.
    Found 1-bit register for signal <bFlushingFailedStatus>.
    Found 1-bit register for signal <bStreamErrorStatusReg>.
    Found 1-bit register for signal <SatcrRegister.bSatcrRegWrite>.
    Found 1-bit register for signal <bRegPortOut_DataValid>.
    Found 1-bit register for signal <InterruptRegister.bOverflowStatus>.
    Found 1-bit register for signal <bEnableAlignment>.
    Found 1-bit register for signal <SatcrRegister.bDisabledLast>.
    Found 2-bit register for signal <n0304>.
    Found 16-bit register for signal <bNextBoundary>.
    Found 16-bit register for signal <bMaxPayloadSize>.
    Found 32-bit register for signal <bSatcr>.
    Found 32-bit register for signal <SatcrRegister.bSatcrAddAmt>.
    Found 32-bit register for signal <bRegPortOut_Data>.
    Found 10-bit register for signal <bMaxPktSize>.
    Found 10-bit register for signal <SatcrRegister.bBytesToAlignment>.
    Found 32-bit adder for signal <bSatcr[31]_SatcrRegister.bSatcrAddAmt[31]_add_16_OUT> created at line 1113.
    Found 32-bit subtractor for signal <GND_70_o_GND_70_o_sub_19_OUT<31:0>> created at line 1112.
    Found 10-bit subtractor for signal <GND_70_o_GND_70_o_sub_24_OUT<9:0>> created at line 1148.
    Found 32-bit comparator greater for signal <GND_70_o_SatcrRegister.bSatcrNx[31]_LessThan_22_o> created at line 1120
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 171 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  77 Multiplexer(s).
Unit <ChinchInterfaceDmaRegisters_4> synthesized.

Synthesizing Unit <ChinchDmaSourceStreamStateController_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaSourceStreamStateController.vhd".
    Found 1-bit register for signal <bDisableController>.
    Found 1-bit register for signal <bEnableReg>.
    Found 1-bit register for signal <bEnableRequestReg>.
    Found 1-bit register for signal <bFlushReg>.
    Found 1-bit register for signal <bFlushIrqStrobe>.
    Found 1-bit register for signal <bSatcrWriteReceived>.
    Found 1-bit register for signal <bOutstandingEnableIrq>.
    Found 2-bit register for signal <bState>.
    Found 2-bit register for signal <bStreamState>.
    Found finite state machine <FSM_10> for signal <bStreamState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | BusClk (rising_edge)                           |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | unlinked                                       |
    | Power Up State     | unlinked                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit 4-to-1 multiplexer for signal <bStreamStateNx> created at line 269.
    Found 1-bit 4-to-1 multiplexer for signal <bSetEnableIrq> created at line 269.
    Found 1-bit 3-to-1 multiplexer for signal <bResetFirstSatcrWriteTracker> created at line 269.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred  38 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ChinchDmaSourceStreamStateController_2> synthesized.

Synthesizing Unit <ChinchIrqInterface>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchIrqInterface.vhd".
WARNING:Xst:647 - Input <bLvFpgaIrq[0][32]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][31]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][30]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][29]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][28]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][27]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][26]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][25]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][24]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][23]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][22]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][21]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][20]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][19]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][18]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][17]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][16]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][15]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][14]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][13]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][12]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][11]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][10]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][9]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][8]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][7]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][6]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][5]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][4]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][3]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][2]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][1]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][0]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[15]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[14]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[13]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[12]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[11]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[10]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[9]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[8]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[7]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[6]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[5]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[4]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[3]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[2]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[1]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[0]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientIrq[0]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <bIrq>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  36 Multiplexer(s).
Unit <ChinchIrqInterface> synthesized.

Synthesizing Unit <IoPort2LvFpga>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/IoPort2LvFpga.vhd".
WARNING:Xst:647 - Input <bIoPort2OutputTx_RFR_Delay> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputTx_HeaderWord> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <bLastWord>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <IoPort2LvFpga> synthesized.

Synthesizing Unit <PacketSink>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PacketSink.vhd".
WARNING:Xst:647 - Input <bOutputTx_Data<63:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <bOutputRx_Accept>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <PacketSink> synthesized.

Synthesizing Unit <CHInChCommIfcArbiterBase>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchCommIfcArbiterBase.vhd".
    Found 1-bit register for signal <SmLogicAndFFs.sStatusPushAccGntLoc>.
    Found 1-bit register for signal <SmLogicAndFFs.sMsiAccGntLoc>.
    Found 1-bit register for signal <SmLogicAndFFs.sLastAccessOutput>.
    Found 1-bit register for signal <SmLogicAndFFs.sMemReplyAccGntLoc>.
    Found 3-bit register for signal <SmLogicAndFFs.sMainArbSt>.
    Found finite state machine <FSM_11> for signal <SmLogicAndFFs.sMainArbSt>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 109                                            |
    | Inputs             | 18                                             |
    | Outputs            | 8                                              |
    | Clock              | SysClk (rising_edge)                           |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 8-to-1 multiplexer for signal <SmLogicAndFFs.sNextMemReplyAccGntLoc> created at line 383.
    Found 1-bit 8-to-1 multiplexer for signal <SmLogicAndFFs.sNextStatusPushAccGntLoc> created at line 383.
    Found 1-bit 8-to-1 multiplexer for signal <SmLogicAndFFs.sNextMsiAccGntLoc> created at line 383.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred  37 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <CHInChCommIfcArbiterBase> synthesized.

Synthesizing Unit <StrmArbiter>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/StrmArbiter.vhd".
    Found 1-bit register for signal <sAccGntLocVal>.
    Found 1-bit register for signal <sScanningOrder<0>>.
    Found 1-bit register for signal <sGrantValid>.
    Found 1-bit register for signal <sScanningOrder<1>>.
    Found 1-bit register for signal <sStrmArbiterState>.
    Found 2-bit register for signal <sAccGntLoc>.
    Found 3-bit subtractor for signal <n0048> created at line 112.
    Found 3-bit subtractor for signal <n0050> created at line 112.
    Found 2-bit adder for signal <n0054> created at line 114.
    Found 1 bit to 2 bit decoder compact to one-hot for signal <sSubArbiterSelector[0][0]_Decoder_3_OUT> created at line 375
    Found 2-bit comparator lessequal for signal <n0029> created at line 111
    Found 2-bit comparator lessequal for signal <n0034> created at line 111
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  15 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <StrmArbiter> synthesized.

Synthesizing Unit <ClockGenXilinxV5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ClockGenXilinxV5.vhd".
WARNING:Xst:647 - Input <bClockGenOut_UpdateConfiguration> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'bLclClockGenDebug<1>', unconnected in block 'ClockGenXilinxV5', is tied to its initial value (00000000).
WARNING:Xst:2935 - Signal 'bLclClockGenDebug<0>', unconnected in block 'ClockGenXilinxV5', is tied to its initial value (00000000).
    Found 1-bit register for signal <bTxPllReset>.
    Found 1-bit register for signal <TxDcm.bTxClockMayBeLocked_ms>.
    Found 1-bit register for signal <bTxClockMayBeLocked>.
    Found 1-bit register for signal <bTxClockLocked>.
    Found 14-bit register for signal <TxDcm.bTxLockedFilterCount>.
    Found 26-bit register for signal <RxDcm.bRxUnResetClockCounter>.
    Found 1-bit register for signal <bRxPllReset>.
    Found 1-bit register for signal <bDlyCtrlRdy_ms>.
    Found 1-bit register for signal <bDlyCtrlRdy>.
    Found 1-bit register for signal <RxDcm.bRxClockMayBeLocked_ms>.
    Found 1-bit register for signal <bRxClockMayBeLocked>.
    Found 1-bit register for signal <bRxClockLocked>.
    Found 13-bit register for signal <RxDcm.bRxLockedFilterCount>.
    Found 25-bit register for signal <TxDcm.bTxUnResetClockCounter>.
    Found 25-bit adder for signal <TxDcm.bTxUnResetClockCounter[24]_GND_297_o_add_3_OUT> created at line 152.
    Found 14-bit adder for signal <TxDcm.bTxLockedFilterCount[13]_GND_297_o_add_8_OUT> created at line 235.
    Found 26-bit adder for signal <RxDcm.bRxUnResetClockCounter[25]_GND_297_o_add_13_OUT> created at line 282.
    Found 13-bit adder for signal <RxDcm.bRxLockedFilterCount[12]_GND_297_o_add_18_OUT> created at line 384.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  88 D-type flip-flop(s).
Unit <ClockGenXilinxV5> synthesized.

Synthesizing Unit <TheWindow>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TheWindow.vhd".
WARNING:Xst:647 - Input <rUartDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aPoclDebugPort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DramClkDiv100> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DramClk200> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cCL_Spare> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rUartTxReady> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rUartRxReady> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rUartBreakIndicator> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rUartFramingError> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rUartRxOverRunError> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rUartSetRateAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aPoclPowerIsOn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigSmbInputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigTTL1InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigTTL2InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigTTL3InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigTTL4InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigTTL5InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigTTL6InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigTTL7InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigTTL8InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigISO_In0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigISO_In1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigISO_In2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigQE_PhA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigQE_PhB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigRTSI0InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigRTSI1InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigRTSI2InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigRTSI3InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigRTSI4InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigRTSI5InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigRTSI6InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigRTSI7InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aIMAQ1000_Connected> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[15]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[14]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[13]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[12]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[11]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[10]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[9]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[8]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[7]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[6]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[5]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[4]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[3]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[2]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[1]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[0]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TheWindow.vhd" line 547: Output port <rAssumeExternalClkInvalid> of the instance <theVI> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TheWindow.vhd" line 547: Output port <rDcmPllSourceClksValidOut> of the instance <theVI> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <TheWindow> synthesized.

Synthesizing Unit <NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 1386: Output port <res_800001c6> of the instance <n_NiFpgaAG_00000022_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 2040: Output port <cDataOut> of the instance <n_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 2056: Output port <cDataOut> of the instance <n_Control_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 2072: Output port <cDataOut> of the instance <n_Control_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 2088: Output port <cDataOut> of the instance <n_Control_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 2206: Output port <cDataOut> of the instance <n_Control_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 2222: Output port <cDataOut> of the instance <n_Control_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 3379: Output port <iCountEmptyCount> of the instance <FPGAwFIFOn2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 3379: Output port <iReturnTopEnIn> of the instance <FPGAwFIFOn2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 3379: Output port <oReturnTopEnIn> of the instance <FPGAwFIFOn2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 3379: Output port <cClearEnableOut> of the instance <FPGAwFIFOn2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 3379: Output port <iCountEnableOut> of the instance <FPGAwFIFOn2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 3437: Output port <iCountEmptyCount> of the instance <FPGAwFIFOn3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 3437: Output port <iReturnTopEnIn> of the instance <FPGAwFIFOn3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 3437: Output port <oReturnTopEnIn> of the instance <FPGAwFIFOn3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 3437: Output port <cClearEnableOut> of the instance <FPGAwFIFOn3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 3437: Output port <iCountEnableOut> of the instance <FPGAwFIFOn3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 3986: Output port <oCountFullCount> of the instance <FPGAwFIFOn4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 3986: Output port <iReturnTopEnIn> of the instance <FPGAwFIFOn4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 3986: Output port <oReturnTopEnIn> of the instance <FPGAwFIFOn4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 3986: Output port <cClearEnableOut> of the instance <FPGAwFIFOn4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 3986: Output port <oCountEnableOut> of the instance <FPGAwFIFOn4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4092: Output port <oCountFullCount> of the instance <FPGAwFIFOn6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4092: Output port <cClearEnableOut> of the instance <FPGAwFIFOn6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4092: Output port <oCountEnableOut> of the instance <FPGAwFIFOn6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4140: Output port <oCountFullCount> of the instance <FPGAwFIFOn7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4140: Output port <cClearEnableOut> of the instance <FPGAwFIFOn7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4140: Output port <oCountEnableOut> of the instance <FPGAwFIFOn7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4188: Output port <oCountFullCount> of the instance <FPGAwFIFOn8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4188: Output port <cClearEnableOut> of the instance <FPGAwFIFOn8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4188: Output port <oCountEnableOut> of the instance <FPGAwFIFOn8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4236: Output port <oCountFullCount> of the instance <FPGAwFIFOn9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4236: Output port <cClearEnableOut> of the instance <FPGAwFIFOn9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4236: Output port <oCountEnableOut> of the instance <FPGAwFIFOn9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4284: Output port <oCountFullCount> of the instance <FPGAwFIFOn10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4284: Output port <cClearEnableOut> of the instance <FPGAwFIFOn10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4284: Output port <oCountEnableOut> of the instance <FPGAwFIFOn10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4332: Output port <oCountFullCount> of the instance <FPGAwFIFOn11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4332: Output port <cClearEnableOut> of the instance <FPGAwFIFOn11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4332: Output port <oCountEnableOut> of the instance <FPGAwFIFOn11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4380: Output port <oCountFullCount> of the instance <FPGAwFIFOn12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4380: Output port <cClearEnableOut> of the instance <FPGAwFIFOn12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4380: Output port <oCountEnableOut> of the instance <FPGAwFIFOn12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4428: Output port <oCountFullCount> of the instance <FPGAwFIFOn13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4428: Output port <cClearEnableOut> of the instance <FPGAwFIFOn13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4428: Output port <oCountEnableOut> of the instance <FPGAwFIFOn13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4741: Output port <rDataValueOut> of the instance <CL_Config_FVAL_Active_High_ctl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4774: Output port <rDataValueOut> of the instance <CL_Config_LVAL_Active_High_ctl_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4807: Output port <rDataValueOut> of the instance <CL_Config_Spare_Active_High_ctl_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4840: Output port <rDataValueOut> of the instance <CL_Config_Line_Scan_ctl_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4873: Output port <rDataValueOut> of the instance <CL_Config_Signal_Mapping_ctl_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4906: Output port <rDataValueOut> of the instance <CL_Config_Configuration_ctl_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4939: Output port <rDataValueOut> of the instance <Acq_Control_Initialize_ctl_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 4972: Output port <rDataValueOut> of the instance <Acq_Control_Ignore_DVAL_ctl_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5005: Output port <rDataValueOut> of the instance <Acq_Control_Acquire_ctl_9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5038: Output port <rDataValueOut> of the instance <Acq_Control_Frames_To_Acq_ctl_10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5071: Output port <rDataValueOut> of the instance <Acq_Control_Line_Scan_Height_ctl_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5104: Output port <rDataValueOut> of the instance <Acq_Control_Cancel_Acq_ctl_12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5137: Output port <rDataValueOut> of the instance <Acq_Status_Initialized_ind_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5170: Output port <rDataValueOut> of the instance <Acq_Status_Acq_In_Progress_ind_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5203: Output port <rDataValueOut> of the instance <Acq_Status_Clocks_Per_Line_ind_15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5236: Output port <rDataValueOut> of the instance <Acq_Status_Lines_Per_Frame_ind_16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5269: Output port <rDataValueOut> of the instance <Acq_Status_Frames_Acq_apost_d_ind_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5302: Output port <rDataValueOut> of the instance <Acq_Status_DMA_Write_Timeout_ind_18> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5335: Output port <rDataValueOut> of the instance <UART_Tx_Data_ctl_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5368: Output port <rDataValueOut> of the instance <UART_Transmit_ctl_20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5401: Output port <rDataValueOut> of the instance <UART_Receive_ctl_21> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5434: Output port <rDataValueOut> of the instance <UART_Byte_Mode_ctl_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5467: Output port <rDataValueOut> of the instance <UART_Set_Baud_Rate_ctl_23> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5500: Output port <rDataValueOut> of the instance <UART_Baud_Rate_ctl_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5533: Output port <rDataValueOut> of the instance <UART_Rx_Data_ind_25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5566: Output port <rDataValueOut> of the instance <UART_Tx_Ready_ind_26> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5599: Output port <rDataValueOut> of the instance <UART_Rx_Ready_ind_27> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5632: Output port <rDataValueOut> of the instance <UART_Break_Indicator_ind_28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5665: Output port <rDataValueOut> of the instance <UART_Framing_Error_ind_29> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5698: Output port <rDataValueOut> of the instance <UART_Overrun_Error_ind_30> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5731: Output port <rDataValueOut> of the instance <Sim_ctl_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5764: Output port <rDataValueOut> of the instance <Elements_queued_ind_32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5797: Output port <rDataValueOut> of the instance <Elements_Dequeued_ind_33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5830: Output port <rDataValueOut> of the instance <Sector_Parameters_Left_ctl_34> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5863: Output port <rDataValueOut> of the instance <Sector_Parameters_Right_ctl_35> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5896: Output port <rDataValueOut> of the instance <Average_Background_Sector_ind_36> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5929: Output port <rDataValueOut> of the instance <Zhash_of_Frames_to_Average_ctl_37> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5962: Output port <rDataValueOut> of the instance <Sector_Threshold_ctl_38> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 5995: Output port <rDataValueOut> of the instance <Left_frequency_periods_slash_tick_ctl_39> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 6028: Output port <rDataValueOut> of the instance <Right_frequency_periods_slash_tick_ctl_40> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA.vhd" line 6061: Output port <rDataValueOut> of the instance <CL_Config_DVAL_Active_High_ctl_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA> synthesized.

Synthesizing Unit <NiFpgaAG_00000000_SequenceFrame>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000000_SequenceFrame.vhd".
    Summary:
	no macro.
Unit <NiFpgaAG_00000000_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderRead_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLocalResHolderRead.vhd".
WARNING:Xst:647 - Input <cFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <clockDataOutInternal>.
    Found 1-bit register for signal <cEnableOut>.
    Found 1-bit register for signal <clockDelayedEnableIn>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <NiFpgaLocalResHolderRead_1> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderRead_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLocalResHolderRead.vhd".
WARNING:Xst:647 - Input <cFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cEnableOut>.
    Found 1-bit register for signal <clockDelayedEnableIn>.
    Found 8-bit register for signal <clockDataOutInternal>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <NiFpgaLocalResHolderRead_2> synthesized.

Synthesizing Unit <NiFpgaAG_00000001_SequenceFrame>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000001_SequenceFrame.vhd".
    Summary:
	no macro.
Unit <NiFpgaAG_00000001_SequenceFrame> synthesized.

Synthesizing Unit <NiLvCoerce_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCoerce.vhd".
    Summary:
	no macro.
Unit <NiLvCoerce_1> synthesized.

Synthesizing Unit <NiLvToInteger_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToInteger.vhd".
    Summary:
	no macro.
Unit <NiLvToInteger_1> synthesized.

Synthesizing Unit <NiLvFxpCoerce_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd" line 170: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpCoerce_1> synthesized.

Synthesizing Unit <NiLvFxpEnableHandler_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandler.vhd".
    Summary:
	no macro.
Unit <NiLvFxpEnableHandler_1> synthesized.

Synthesizing Unit <NiLvFxpEnableHandlerSlv_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandlerSlv.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvFxpEnableHandlerSlv_1> synthesized.

Synthesizing Unit <NiFpgaAG_00000002_SequenceFrame>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000002_SequenceFrame.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000002_SequenceFrame.vhd" line 79: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000002_SequenceFrame.vhd" line 79: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000002_SequenceFrame.vhd" line 97: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000002_SequenceFrame.vhd" line 97: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000002_SequenceFrame.vhd" line 115: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000002_SequenceFrame.vhd" line 115: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000002_SequenceFrame.vhd" line 133: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000002_SequenceFrame.vhd" line 133: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000002_SequenceFrame.vhd" line 151: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000002_SequenceFrame.vhd" line 151: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000002_SequenceFrame.vhd" line 169: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000002_SequenceFrame.vhd" line 169: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000002_SequenceFrame.vhd" line 187: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000002_SequenceFrame.vhd" line 187: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000002_SequenceFrame.vhd" line 205: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000002_SequenceFrame.vhd" line 205: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram_8> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000002_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaDoWrite_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDoWrite.vhd".
WARNING:Xst:647 - Input <cFromEnableResource> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <cToEnableResource> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaDoWrite_1> synthesized.

Synthesizing Unit <NiFpgaDoWrite_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDoWrite.vhd".
WARNING:Xst:647 - Input <cFromEnableResource> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <cToEnableResource> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaDoWrite_2> synthesized.

Synthesizing Unit <NiFpgaAG_0000000d_SequenceFrame>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000000d_SequenceFrame.vhd".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000000d_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_00000015_SequenceFrame>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000015_SequenceFrame.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000015_SequenceFrame.vhd" line 84: Output port <oClkTimeOut> of the instance <n_Timed_Loop_53> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000015_SequenceFrame.vhd" line 84: Output port <iClkLoopinit> of the instance <n_Timed_Loop_53> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000015_SequenceFrame.vhd" line 109: Output port <cErrorOut> of the instance <n_Output_Node_85_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000015_SequenceFrame> synthesized.

Synthesizing Unit <XDataNode>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/XDataNode.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <XDataNode> synthesized.

Synthesizing Unit <NiFpgaAG_00000017_TimedLoopDiagram>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000017_TimedLoopDiagram.vhd".
WARNING:Xst:647 - Input <iteration> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000017_TimedLoopDiagram.vhd" line 49: Output port <cEnableOut> of the instance <n_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000017_TimedLoopDiagram.vhd" line 66: Output port <enable_out> of the instance <n_NiFpgaAG_00000018_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000017_TimedLoopDiagram.vhd" line 81: Output port <cEnableOut> of the instance <n_Indicator> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000017_TimedLoopDiagram.vhd" line 99: Output port <cEnableOut> of the instance <n_Input_Node_113_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000017_TimedLoopDiagram.vhd" line 112: Output port <cErrorOut> of the instance <n_Output_Node_103_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000017_TimedLoopDiagram.vhd" line 112: Output port <cEnableOut> of the instance <n_Output_Node_103_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000017_TimedLoopDiagram> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderRead_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLocalResHolderRead.vhd".
WARNING:Xst:647 - Input <cFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaLocalResHolderRead_3> synthesized.

Synthesizing Unit <NiFpgaAG_00000018_SequenceFrame>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000018_SequenceFrame.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000018_SequenceFrame.vhd" line 34: Output port <enable_out> of the instance <n_NiFpgaAG_00000019_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000018_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_00000019_SequenceFrame>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000019_SequenceFrame.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000019_SequenceFrame.vhd" line 38: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_39860_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000019_SequenceFrame.vhd" line 38: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_39860_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000019_SequenceFrame.vhd" line 57: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_39860_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000019_SequenceFrame.vhd" line 57: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_39860_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000019_SequenceFrame.vhd" line 57: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_39860_Diagram_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000019_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaDiRead_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDiRead.vhd".
    Set property "syn_maxfan = 1000000" for signal <cSyncRegister>.
WARNING:Xst:647 - Input <cFromResource<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaDiRead_1> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderWrite_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLocalResHolderWrite.vhd".
WARNING:Xst:647 - Input <cFromRes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaLocalResHolderWrite_1> synthesized.

Synthesizing Unit <XDataNodeOut>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/XDataNodeOut.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <XDataNodeOut> synthesized.

Synthesizing Unit <NiFpgaAG_TimedLoopControllerContainer_33>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_33.vhd".
WARNING:Xst:647 - Input <iClkSubdiag_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_TimedLoopControllerContainer_33> synthesized.

Synthesizing Unit <TimedLoopCore>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimedLoopCore.vhd".
    Summary:
	no macro.
Unit <TimedLoopCore> synthesized.

Synthesizing Unit <TimedLoopDomainCrosser>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimedLoopDomainCrosser.vhd".
WARNING:Xst:647 - Input <iTopEnIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <oLEnableOut>.
    Found 1-bit register for signal <iEnableClrDelayed>.
    Found 3-bit register for signal <iEnableInDelays>.
    Found 2-bit register for signal <iEoState>.
    Found finite state machine <FSM_12> for signal <iEoState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | IClk (rising_edge)                             |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | waitingforloopenableoutassertion               |
    | Power Up State     | waitingforloopenableoutassertion               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <TimedLoopDomainCrosser> synthesized.

Synthesizing Unit <HandshakeSLV_Ack_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeSLV_Ack.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeSLV_Ack.vhd" line 57: Output port <iStoredData> of the instance <HBx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <HandshakeSLV_Ack_1> synthesized.

Synthesizing Unit <HandshakeBase_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBase.vhd".
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iReset_ms>.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
    Found 1-bit register for signal <BlkRdy.iReset>.
    Found 1-bit register for signal <BlkRdy.iReset_ms>.
    Found 1-bit register for signal <iPushToggle>.
    Found 1-bit register for signal <BlkOut.oPushToggle0_ms>.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
    Found 1-bit register for signal <oPushToggleToReady>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle_ms>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Found 33-bit register for signal <iLclStoredData>.
    Summary:
	inferred  45 D-type flip-flop(s).
Unit <HandshakeBase_1> synthesized.

Synthesizing Unit <DFlopSlvResetVal_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSlvResetVal.vhd".
    Summary:
	no macro.
Unit <DFlopSlvResetVal_1> synthesized.

Synthesizing Unit <DFlop_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlop.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "direct_enable". This constraint/property is not supported by the current software release and will be ignored.
    Set property "use_clock_enable = yes" for signal <cQ>.
    Summary:
	no macro.
Unit <DFlop_1> synthesized.

Synthesizing Unit <PulseSyncBool>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PulseSyncBool.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PulseSyncBool.vhd" line 58: Output port <iStatusOfoSig> of the instance <PulseSyncBasex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PulseSyncBool.vhd" line 58: Output port <oSig> of the instance <PulseSyncBasex> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <PulseSyncBool> synthesized.

Synthesizing Unit <PulseSyncBase>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PulseSyncBase.vhd".
    Set property "syn_maxfan = 1000000" for signal <iSigOut_ms>.
    Set property "syn_maxfan = 1000000" for signal <oHoldSigIn_ms>.
    Summary:
	no macro.
Unit <PulseSyncBase> synthesized.

Synthesizing Unit <HandshakeSLV_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeSLV.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeSLV.vhd" line 55: Output port <iStoredData> of the instance <HBx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <HandshakeSLV_1> synthesized.

Synthesizing Unit <TimedLoopController>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimedLoopController.vhd".
    Found 1-bit register for signal <iLEnableOut>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <TimedLoopController> synthesized.

Synthesizing Unit <NiFpgaAG_00000022_SequenceFrame>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000022_SequenceFrame.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000022_SequenceFrame.vhd" line 1004: Output port <oClkTimeOut> of the instance <n_Timed_Loop_4166> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000022_SequenceFrame.vhd" line 1004: Output port <iClkLoopinit> of the instance <n_Timed_Loop_4166> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000022_SequenceFrame.vhd" line 1034: Output port <cErrorOut> of the instance <n_Output_Node_4201_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000022_SequenceFrame.vhd" line 1072: Output port <loopinit> of the instance <n_whileloop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000022_SequenceFrame.vhd" line 1121: Output port <loopinit> of the instance <n_whileloop_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000022_SequenceFrame.vhd" line 1517: Output port <oClkTimeOut> of the instance <n_Timed_Loop_7215> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000022_SequenceFrame.vhd" line 1517: Output port <iClkLoopinit> of the instance <n_Timed_Loop_7215> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000022_SequenceFrame.vhd" line 1542: Output port <cErrorOut> of the instance <n_Output_Node_7310_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000022_SequenceFrame.vhd" line 1617: Output port <iClkTimeOut> of the instance <n_Timed_Loop_Digital_Output_Loop_13059> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000022_SequenceFrame.vhd" line 1617: Output port <iClkLoopinit> of the instance <n_Timed_Loop_Digital_Output_Loop_13059> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000022_SequenceFrame.vhd" line 1641: Output port <cErrorOut> of the instance <n_Output_Node_13182_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000022_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_00000024_TimedLoopDiagram>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd".
WARNING:Xst:647 - Input <iteration> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_800000e1<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_800000e3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_800000e5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_800000e7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 538: Output port <cEnableOut> of the instance <n_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 725: Output port <cEnableOut> of the instance <n_Indicator> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 743: Output port <cEnableOut> of the instance <n_Indicator_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 761: Output port <cEnableOut> of the instance <n_Indicator_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 779: Output port <cEnableOut> of the instance <n_Indicator_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 846: Output port <cEnableOut> of the instance <n_Or_1607> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 877: Output port <cEnableOut> of the instance <n_Indicator_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 895: Output port <enable_out> of the instance <n_NiFpgaAG_000000e6_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 917: Output port <cEnableOut> of the instance <n_Not_Equal_To_0_ques_43952> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 939: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_12478> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 980: Output port <cEnableOut> of the instance <n_Not_Equal_To_0_ques_43944> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 1002: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_12478_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 1076: Output port <enable_out> of the instance <n_NiFpgaAG_000000ed_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 1088: Output port <enable_out> of the instance <n_NiFpgaAG_000000ef_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 1100: Output port <enable_out> of the instance <n_NiFpgaAG_000000f1_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 1112: Output port <cEnableOut> of the instance <n_Input_Node_4231_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 1125: Output port <enable_out> of the instance <n_NiFpgaAG_000000f4_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 1142: Output port <cEnableOut> of the instance <n_NotPrimitive> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 1164: Output port <cEnableOut> of the instance <n_NotPrimitive_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 1186: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_7422> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 1217: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_7422_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 1248: Output port <enable_out> of the instance <n_NiFpgaAG_000000f8_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 1272: Output port <enable_out> of the instance <n_NiFpgaAG_000000fe_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 1299: Output port <enable_out> of the instance <n_NiFpgaAG_00000105_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 1317: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_7907> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 1348: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_7907_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 1379: Output port <enable_out> of the instance <n_NiFpgaAG_00000109_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 1406: Output port <enable_out> of the instance <n_NiFpgaAG_00000110_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 1430: Output port <enable_out> of the instance <n_NiFpgaAG_00000116_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 1452: Output port <cEnableOut> of the instance <n_Not_Equal_To_0_ques_9499> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 1474: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_13920> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 1515: Output port <cEnableOut> of the instance <n_Not_Equal_To_0_ques_6361> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 1537: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_13920_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 1568: Output port <enable_out> of the instance <n_NiFpgaAG_0000011a_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 1583: Output port <binenc_muxselect> of the instance <n_NiFpgaAG_0000011d_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 1583: Output port <enable_out> of the instance <n_NiFpgaAG_0000011d_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 1622: Output port <cErrorOut> of the instance <n_Output_Node_4220_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd" line 1622: Output port <cEnableOut> of the instance <n_Output_Node_4220_Diagram> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_8000001e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred  11 Multiplexer(s).
Unit <NiFpgaAG_00000024_TimedLoopDiagram> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FloatingFeedbackGInit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <MuxAfterRegisterInit.cState>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FloatingFeedbackGInit_1> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_1> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCoreBase.vhd".
    Found 1-bit register for signal <cRegArray<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaRegisterCoreBase_1> synthesized.

Synthesizing Unit <NiFpgaAG_00000025_CaseStructure_291>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructure_291.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaAG_00000025_CaseStructure_291> synthesized.

Synthesizing Unit <NiFpgaAG_00000025_CaseStructureFrame_0000>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0000.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0000.vhd" line 210: Output port <enable_out> of the instance <n_B0_Tap_8_dash_Bit_vi_colon_Clone23> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0000.vhd" line 244: Output port <cEnableOut> of the instance <n_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0000.vhd" line 261: Output port <cEnableOut> of the instance <n_Control_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0000.vhd" line 278: Output port <cEnableOut> of the instance <n_Control_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0000.vhd" line 295: Output port <cEnableOut> of the instance <n_Control_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0000.vhd" line 312: Output port <cEnableOut> of the instance <n_Control_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0000.vhd" line 329: Output port <ctrlind_01_10_Tap_Out> of the instance <n_SubVI_B0_dash_Tap_Conversion_vi_7766> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0000.vhd" line 329: Output port <ctrlind_02_64_Bit_Out> of the instance <n_SubVI_B0_dash_Tap_Conversion_vi_7766> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0000.vhd" line 329: Output port <ctrlind_03_16_Bit_Out> of the instance <n_SubVI_B0_dash_Tap_Conversion_vi_7766> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0000.vhd" line 329: Output port <enable_out> of the instance <n_SubVI_B0_dash_Tap_Conversion_vi_7766> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0000.vhd" line 397: Output port <enable_out> of the instance <n_NiFpgaAG_0000003e_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0000.vhd" line 418: Output port <cEnableOut> of the instance <n_Or_7980> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0000.vhd" line 456: Output port <cEnableOut> of the instance <n_LocalReaderCL_Config_Line_Scan> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0000.vhd" line 473: Output port <ctrlind_14_Acquiring> of the instance <n_SubVI_Acquisition_State_Machine_vi_87> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0000.vhd" line 473: Output port <enable_out> of the instance <n_SubVI_Acquisition_State_Machine_vi_87> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_8000001e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000020> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <NiFpgaAG_00000025_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <B0_Tap_8_dash_Bit_vi_colon_Clone23>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_Tap_8_dash_Bit_vi_colon_Clone23.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_Tap_8_dash_Bit_vi_colon_Clone23.vhd" line 76: Output port <enable_out> of the instance <n_NiFpgaAG_00000026_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_Tap_8_dash_Bit_vi_colon_Clone23.vhd" line 128: Output port <enable_out> of the instance <n_resholder_w> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_Tap_8_dash_Bit_vi_colon_Clone23.vhd" line 145: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <B0_Tap_8_dash_Bit_vi_colon_Clone23> synthesized.

Synthesizing Unit <NiFpgaAG_00000026_SequenceFrame>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000026_SequenceFrame.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000026_SequenceFrame.vhd" line 103: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000026_SequenceFrame.vhd" line 103: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000026_SequenceFrame.vhd" line 122: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000026_SequenceFrame.vhd" line 122: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000026_SequenceFrame.vhd" line 141: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000026_SequenceFrame.vhd" line 141: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000026_SequenceFrame.vhd" line 160: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000026_SequenceFrame.vhd" line 160: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000026_SequenceFrame.vhd" line 179: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000026_SequenceFrame.vhd" line 179: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000026_SequenceFrame.vhd" line 198: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000026_SequenceFrame.vhd" line 198: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000026_SequenceFrame.vhd" line 217: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000026_SequenceFrame.vhd" line 217: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000026_SequenceFrame.vhd" line 236: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000026_SequenceFrame.vhd" line 236: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000026_SequenceFrame.vhd" line 255: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000026_SequenceFrame.vhd" line 255: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000026_SequenceFrame.vhd" line 274: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000026_SequenceFrame.vhd" line 274: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_10> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000026_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaDiRead_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDiRead.vhd".
    Set property "syn_maxfan = 1000000" for signal <cSyncRegister>.
WARNING:Xst:647 - Input <cFromResource<16:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaDiRead_2> synthesized.

Synthesizing Unit <resholder_w_scl_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w_scl.vhd".
WARNING:Xst:647 - Input <res_wi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_w_scl_1> synthesized.

Synthesizing Unit <SubVICtlOrInd_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrInd.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <init> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 80-bit register for signal <cReg>.
    Summary:
	inferred  80 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <SubVICtlOrInd_1> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderRead_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLocalResHolderRead.vhd".
WARNING:Xst:647 - Input <cFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaLocalResHolderRead_4> synthesized.

Synthesizing Unit <NiFpgaAG_00000034_SequenceFrame>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000034_SequenceFrame.vhd".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_00000034_SequenceFrame> synthesized.

Synthesizing Unit <resholder_w_opt_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w_opt.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_w_opt_1> synthesized.

Synthesizing Unit <resholder_w_opt_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w_opt.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_w_opt_2> synthesized.

Synthesizing Unit <SubVICtlOrInd_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrInd.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <init> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 80-bit register for signal <cReg>.
    Found 1-bit register for signal <cPrevWriteEnableIn>.
    Found 1-bit register for signal <cWriteEnableOut>.
    Summary:
	inferred  82 D-type flip-flop(s).
Unit <SubVICtlOrInd_5> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrIndOpt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_1> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrIndOpt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_2> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FloatingFeedbackGInit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cInitEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FloatingFeedbackGInit_2> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_2> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCoreBase.vhd".
    Found 16-bit register for signal <cRegArray<1>>.
    Found 16-bit register for signal <cMuxData<1>>.
    Summary:
	no macro.
Unit <NiFpgaRegisterCoreBase_2> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FloatingFeedbackGInit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cInitEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FloatingFeedbackGInit_3> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_3> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCoreBase.vhd".
    Found 64-bit register for signal <cRegArray<1>>.
    Found 64-bit register for signal <cMuxData<1>>.
    Summary:
	no macro.
Unit <NiFpgaRegisterCoreBase_3> synthesized.

Synthesizing Unit <NiFpgaAG_0000003e_SequenceFrame>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000003e_SequenceFrame.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000003e_SequenceFrame.vhd" line 55: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_16001_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000003e_SequenceFrame.vhd" line 55: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_16001_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000003e_SequenceFrame.vhd" line 74: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_16001_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000003e_SequenceFrame.vhd" line 74: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_16001_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000003e_SequenceFrame.vhd" line 93: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_16001_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000003e_SequenceFrame.vhd" line 93: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_16001_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000003e_SequenceFrame.vhd" line 112: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_16001_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000003e_SequenceFrame.vhd" line 112: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_16001_Diagram_4> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_0000003e_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaBoolOp_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBoolOp.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBoolOp.vhd" line 233: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerSlvx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaBoolOp_1> synthesized.

Synthesizing Unit <NiLvToInteger_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToInteger.vhd".
    Summary:
	no macro.
Unit <NiLvToInteger_2> synthesized.

Synthesizing Unit <NiLvFxpCoerce_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd" line 170: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpCoerce_2> synthesized.

Synthesizing Unit <NiLvFxpEnableHandler_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandler.vhd".
    Summary:
	no macro.
Unit <NiLvFxpEnableHandler_2> synthesized.

Synthesizing Unit <NiLvFxpEnableHandlerSlv_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandlerSlv.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvFxpEnableHandlerSlv_2> synthesized.

Synthesizing Unit <Acquisition_State_Machine_vi_colon_Clone1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd".
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000b<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000b<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 463: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 480: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 523: Output port <enable_out> of the instance <n_resholder_r_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 566: Output port <enable_out> of the instance <n_resholder_r_opt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 609: Output port <enable_out> of the instance <n_resholder_r_opt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 652: Output port <enable_out> of the instance <n_resholder_r_opt_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 842: Output port <enable_out> of the instance <n_SubVI_Rising_Edge_Detect_vi_3453> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 855: Output port <cEnableOut> of the instance <n_NotPrimitive> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 906: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 952: Output port <enable_out> of the instance <n_resholder_w_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 998: Output port <cEnableOut> of the instance <n_Not_3382> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 1079: Output port <enable_out> of the instance <n_resholder_w_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 1126: Output port <enable_out> of the instance <n_resholder_w_opt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 1173: Output port <enable_out> of the instance <n_resholder_w_opt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 1190: Output port <cLeftDataOut> of the instance <n_Feedback_Node_718> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 1190: Output port <cLeftEnableOut> of the instance <n_Feedback_Node_718> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 1245: Output port <enable_out> of the instance <n_SubVI_Counter_vi_1436> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 1290: Output port <enable_out> of the instance <n_SubVI_Counter_vi_1303> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 1363: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_1033> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 1394: Output port <cEnableOut> of the instance <n_And_1141> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 1451: Output port <cEnableOut> of the instance <n_Not_Equal_To_0_ques_974> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 1473: Output port <enable_out> of the instance <n_SubVI_Rising_Edge_Detect_vi_1309> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 1486: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_6939> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 1543: Output port <cEnableOut> of the instance <n_Or_1454> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 1574: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_2129> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 1632: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_1063> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 1690: Output port <cEnableOut> of the instance <n_Or_1526> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 1721: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_6939_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 1752: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_6939_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 1905: Output port <enable_out> of the instance <n_SubVI_Counter_vi_1547> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 1924: Output port <cEnableOut> of the instance <n_And_9032> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 1955: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 1955: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 1979: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 1979: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 2003: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 2003: Output port <data> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 2027: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 2027: Output port <data> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 2051: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 2051: Output port <data> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 2075: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 2075: Output port <data> of the instance <n_SubVICtlOrIndOpt_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 2099: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 2124: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 2149: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 2174: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 2199: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 2224: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clone1.vhd" line 2224: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000010> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000012> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000014> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000016> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000018> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000001a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000001c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000001e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000020> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000022> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000024> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000026> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000028> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000002a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000002c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000002e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000030> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000032> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000034> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000036> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000038> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit 4-to-1 multiplexer for signal <s_Next_state_5893_2> created at line 2343.
    Found 1-bit 4-to-1 multiplexer for signal <s_Currently_acquiring_frames_ques_1069_2> created at line 2358.
    Found 1-bit 4-to-1 multiplexer for signal <s_7186_2> created at line 2373.
    Found 1-bit 4-to-1 multiplexer for signal <s_7195_2> created at line 2388.
    Found 1-bit 4-to-1 multiplexer for signal <s_1447_2> created at line 2403.
    Found 1-bit 4-to-1 multiplexer for signal <s_7231_2> created at line 2418.
    Found 1-bit 4-to-1 multiplexer for signal <s_7249_2> created at line 2433.
    Found 1-bit 4-to-1 multiplexer for signal <s_7258> created at line 2448.
    Summary:
	inferred   8 Multiplexer(s).
Unit <Acquisition_State_Machine_vi_colon_Clone1> synthesized.

Synthesizing Unit <resholder_r_opt_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r_opt.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_r_opt_1> synthesized.

Synthesizing Unit <resholder_r_opt_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r_opt.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_r_opt_2> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FloatingFeedbackGInit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cInitEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FloatingFeedbackGInit_4> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_4> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCoreBase.vhd".
    Found 32-bit register for signal <cRegArray<0>>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaRegisterCoreBase_4> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FloatingFeedbackGInit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cInitEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FloatingFeedbackGInit_5> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_5> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCoreBase.vhd".
    Found 1-bit register for signal <cRegArray<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaRegisterCoreBase_5> synthesized.

Synthesizing Unit <resholder_r_opt_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r_opt.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_r_opt_3> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_6>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FloatingFeedbackGInit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <MuxAfterRegisterInit.cState>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FloatingFeedbackGInit_6> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_6>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_6> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_6>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCoreBase.vhd".
    Found 16-bit register for signal <cRegArray<0>>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaRegisterCoreBase_6> synthesized.

Synthesizing Unit <Rising_Edge_Detect_vi_colon_Clone3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Rising_Edge_Detect_vi_colon_Clone3.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Rising_Edge_Detect_vi_colon_Clone3.vhd" line 81: Output port <cEnableOut> of the instance <n_NotPrimitive> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Rising_Edge_Detect_vi_colon_Clone3.vhd" line 103: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Rising_Edge_Detect_vi_colon_Clone3.vhd" line 120: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_71> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Rising_Edge_Detect_vi_colon_Clone3.vhd" line 151: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Rising_Edge_Detect_vi_colon_Clone3.vhd" line 168: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Rising_Edge_Detect_vi_colon_Clone3.vhd" line 168: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Rising_Edge_Detect_vi_colon_Clone3.vhd" line 192: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Rising_Edge_Detect_vi_colon_Clone3> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_7>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FloatingFeedbackGInit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <MuxAfterRegisterInit.cState>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FloatingFeedbackGInit_7> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_7>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_7> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_7>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCoreBase.vhd".
    Found 1-bit register for signal <cRegArray<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaRegisterCoreBase_7> synthesized.

Synthesizing Unit <NiFpgaBoolOpNot>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBoolOpNot.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBoolOpNot.vhd" line 143: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerSlvx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaBoolOpNot> synthesized.

Synthesizing Unit <NiFpgaBoolOp_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBoolOp.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBoolOp.vhd" line 233: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerSlvx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaBoolOp_2> synthesized.

Synthesizing Unit <resholder_w_opt_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w_opt.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_w_opt_3> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrIndOpt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_3> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrIndOpt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_4> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_8>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FloatingFeedbackGInit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <MuxAfterRegisterInit.cState>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FloatingFeedbackGInit_8> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_8>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_8> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_8>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCoreBase.vhd".
    Found 32-bit register for signal <cRegArray<0>>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaRegisterCoreBase_8> synthesized.

Synthesizing Unit <resholder_w_opt_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w_opt.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_w_opt_4> synthesized.

Synthesizing Unit <Counter_vi_colon_Clone2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd".
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" line 106: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" line 123: Output port <cEnableOut> of the instance <n_Add_201> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" line 164: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" line 181: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" line 198: Output port <cEnableOut> of the instance <n_Or_654> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" line 229: Output port <cEnableOut> of the instance <n_Select_143> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" line 249: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" line 249: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" line 249: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" line 274: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" line 274: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" line 274: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" line 299: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" line 299: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" line 299: Output port <data> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" line 324: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" line 349: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" line 349: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" line 373: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" line 373: Output port <data> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Counter_vi_colon_Clone2> synthesized.

Synthesizing Unit <NiLvAdd_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvAdd.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvAdd_1> synthesized.

Synthesizing Unit <NiLvFxpAdd_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpAdd.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpAdd.vhd" line 137: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 33-bit adder for signal <n0015> created at line 1634.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpAdd_1> synthesized.

Synthesizing Unit <NiLvFxpEnableHandler_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandler.vhd".
    Summary:
	no macro.
Unit <NiLvFxpEnableHandler_3> synthesized.

Synthesizing Unit <NiLvFxpEnableHandlerSlv_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandlerSlv.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvFxpEnableHandlerSlv_3> synthesized.

Synthesizing Unit <NiFpgaSelect_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaSelect.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaSelect.vhd" line 75: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerSlvx> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaSelect_1> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrIndOpt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_5> synthesized.

Synthesizing Unit <NiLvCompare_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCompare.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvCompare_1> synthesized.

Synthesizing Unit <NiLvFxpCompare_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd" line 240: Output port <cOut> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 34-bit subtractor for signal <n0013> created at line 1624.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpCompare_1> synthesized.

Synthesizing Unit <NiLvCompareToZero_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCompareToZero.vhd".
    Summary:
	no macro.
Unit <NiLvCompareToZero_1> synthesized.

Synthesizing Unit <NiLvFxpCompareToZero_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompareToZero.vhd".
    Summary:
	no macro.
Unit <NiLvFxpCompareToZero_1> synthesized.

Synthesizing Unit <NiLvFxpCompare_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd" line 240: Output port <cOut> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpCompare_2> synthesized.

Synthesizing Unit <NiFpgaAG_0000006b_CaseStructure_190>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructure_190.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_0000006b_CaseStructure_190> synthesized.

Synthesizing Unit <NiFpgaAG_0000006b_CaseStructureFrame_0000>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0000.vhd".
WARNING:Xst:647 - Input <tunnel_output> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_x_and_y_ques> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_x_and_y_ques_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_x_grtr_equal_y_ques> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0000.vhd" line 65: Output port <cEnableOut> of the instance <n_Not_1828> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0000.vhd" line 87: Output port <cEnableOut> of the instance <n_Not_3388> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0000.vhd" line 109: Output port <cEnableOut> of the instance <n_Select_2928> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0000.vhd" line 129: Output port <cEnableOut> of the instance <n_Select_458> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0000.vhd" line 149: Output port <cEnableOut> of the instance <n_Select_1377> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_0000006b_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaSelect_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaSelect.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaSelect.vhd" line 75: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerSlvx> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaSelect_2> synthesized.

Synthesizing Unit <NiFpgaSelect_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaSelect.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaSelect.vhd" line 75: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerSlvx> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaSelect_3> synthesized.

Synthesizing Unit <NiLvFxpEnableHandlerSlv_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandlerSlv.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvFxpEnableHandlerSlv_4> synthesized.

Synthesizing Unit <NiFpgaAG_0000006b_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <tunnel_output> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_x_and_y_ques> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_x_grtr_equal_y_ques> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0001.vhd" line 56: Output port <cEnableOut> of the instance <n_And_3240> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0001.vhd" line 87: Output port <cEnableOut> of the instance <n_Select_581> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0001.vhd" line 107: Output port <cEnableOut> of the instance <n_Select_1643> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_0000006b_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_0000006b_CaseStructureFrame_0002>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0002.vhd".
WARNING:Xst:647 - Input <tunnel_output> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0002.vhd" line 73: Output port <cEnableOut> of the instance <n_Not_2514> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0002.vhd" line 95: Output port <cEnableOut> of the instance <n_And_2307> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0002.vhd" line 126: Output port <cEnableOut> of the instance <n_Not_Or_1910> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0002.vhd" line 157: Output port <cEnableOut> of the instance <n_Select_1048> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0002.vhd" line 177: Output port <cEnableOut> of the instance <n_Not_1650> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0002.vhd" line 199: Output port <cEnableOut> of the instance <n_NotPrimitive> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0002.vhd" line 221: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_4074> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0002.vhd" line 252: Output port <cEnableOut> of the instance <n_Select_2574> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0002.vhd" line 272: Output port <cEnableOut> of the instance <n_Select_682> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_0000006b_CaseStructureFrame_0002> synthesized.

Synthesizing Unit <NiFpgaBoolOp_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBoolOp.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBoolOp.vhd" line 233: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerSlvx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaBoolOp_3> synthesized.

Synthesizing Unit <NiFpgaAG_0000006b_CaseStructureFrame_0003>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0003.vhd".
WARNING:Xst:647 - Input <tunnel_x_or_y_ques> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_x_and_y_ques> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_x_and_y_ques_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_x_grtr_equal_y_ques> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0003.vhd" line 52: Output port <cEnableOut> of the instance <n_Select_1041> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_0000006b_CaseStructureFrame_0003> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_6>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrIndOpt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_6> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_7>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrIndOpt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_7> synthesized.

Synthesizing Unit <SubVICtlOrInd_8>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrInd.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <init> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cPrevWriteEnableIn>.
    Found 1-bit register for signal <cReg>.
    Found 1-bit register for signal <cWriteEnableOut>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <SubVICtlOrInd_8> synthesized.

Synthesizing Unit <NiFpgaAG_00000025_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0001.vhd" line 137: Output port <enable_out> of the instance <n_NiFpgaAG_000000dd_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   4 Multiplexer(s).
Unit <NiFpgaAG_00000025_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <FloatingFeedbackShiftReg>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FloatingFeedbackShiftReg.vhd".
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FloatingFeedbackShiftReg> synthesized.

Synthesizing Unit <NiFpgaAG_000000d7_CaseStructureFrame_0000>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0000.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000000d7_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_000000d7_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0001.vhd" line 64: Output port <cEnableOut> of the instance <n_Not_8855> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0001.vhd" line 96: Output port <cEnableOut> of the instance <n_Not_8914> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0001.vhd" line 118: Output port <cEnableOut> of the instance <n_And_8721> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000000d7_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderWrite_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLocalResHolderWrite.vhd".
WARNING:Xst:647 - Input <cFromRes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaLocalResHolderWrite_2> synthesized.

Synthesizing Unit <NiFpgaAG_000000e0_CaseStructureFrame_0000>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e0_CaseStructureFrame_0000.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000000e0_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_000000e0_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e0_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000007> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000009<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e0_CaseStructureFrame_0001.vhd" line 86: Output port <cEnableOut> of the instance <n_Increment_8573> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e0_CaseStructureFrame_0001.vhd" line 119: Output port <cEnableOut> of the instance <n_Indicator> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <NiFpgaAG_000000e0_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_9>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FloatingFeedbackGInit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cInitEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FloatingFeedbackGInit_9> synthesized.

Synthesizing Unit <NiLvIncrement_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvIncrement.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvIncrement_1> synthesized.

Synthesizing Unit <NiLvFxpIncrement_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpIncrement.vhd".
    Summary:
	no macro.
Unit <NiLvFxpIncrement_1> synthesized.

Synthesizing Unit <NiLvFxpAdd_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpAdd.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpAdd.vhd" line 137: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 34-bit adder for signal <n0020> created at line 1634.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpAdd_2> synthesized.

Synthesizing Unit <NiFpgaAG_000000e6_SequenceFrame>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e6_SequenceFrame.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e6_SequenceFrame.vhd" line 31: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_40946_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e6_SequenceFrame.vhd" line 31: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_40946_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000000e6_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaDiRead_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDiRead.vhd".
    Set property "syn_maxfan = 1000000" for signal <cSyncRegister>.
WARNING:Xst:647 - Input <cFromResource<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResource<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaDiRead_3> synthesized.

Synthesizing Unit <NiFpgaAG_000000ea_CaseStructureFrame_0000>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ea_CaseStructureFrame_0000.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000000ea_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_000000ea_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ea_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<17:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<65:65>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ImageDataClock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000000ea_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_000000ed_SequenceFrame>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ed_SequenceFrame.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ed_SequenceFrame.vhd" line 30: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_40040_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ed_SequenceFrame.vhd" line 30: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_40040_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ed_SequenceFrame.vhd" line 30: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_40040_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000000ed_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_000000ef_SequenceFrame>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ef_SequenceFrame.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ef_SequenceFrame.vhd" line 30: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_40644_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ef_SequenceFrame.vhd" line 30: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_40644_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ef_SequenceFrame.vhd" line 30: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_40644_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000000ef_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaDoWrite_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDoWrite.vhd".
WARNING:Xst:647 - Input <cFromEnableResource> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <cToEnableResource> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaDoWrite_3> synthesized.

Synthesizing Unit <NiFpgaAG_000000f1_SequenceFrame>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f1_SequenceFrame.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f1_SequenceFrame.vhd" line 30: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_40342_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f1_SequenceFrame.vhd" line 30: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_40342_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f1_SequenceFrame.vhd" line 30: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_40342_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000000f1_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaDoWrite_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDoWrite.vhd".
WARNING:Xst:647 - Input <cFromEnableResource> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <cToEnableResource> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <NiFpgaDoWrite_4> synthesized.

Synthesizing Unit <NiFpgaAG_000000f4_SequenceFrame>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f4_SequenceFrame.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f4_SequenceFrame.vhd" line 45: Output port <cValue> of the instance <n_FPGA_I_slash_O_Node_7309_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f4_SequenceFrame.vhd" line 45: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_7309_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f4_SequenceFrame.vhd" line 45: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_7309_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f4_SequenceFrame.vhd" line 63: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_7309_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f4_SequenceFrame.vhd" line 63: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_7309_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f4_SequenceFrame.vhd" line 82: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_7309_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f4_SequenceFrame.vhd" line 82: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_7309_Diagram_3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000000f4_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_000000f8_SequenceFrame>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f8_SequenceFrame.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f8_SequenceFrame.vhd" line 62: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_7458_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f8_SequenceFrame.vhd" line 62: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_7458_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f8_SequenceFrame.vhd" line 81: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_7458_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f8_SequenceFrame.vhd" line 81: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_7458_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f8_SequenceFrame.vhd" line 100: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_7458_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f8_SequenceFrame.vhd" line 100: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_7458_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f8_SequenceFrame.vhd" line 119: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_7458_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f8_SequenceFrame.vhd" line 119: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_7458_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f8_SequenceFrame.vhd" line 138: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_7458_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f8_SequenceFrame.vhd" line 138: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_7458_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f8_SequenceFrame.vhd" line 138: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_7458_Diagram_5> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000000f8_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaDiRead_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDiRead.vhd".
    Set property "syn_maxfan = 1000000" for signal <cSyncRegister>.
WARNING:Xst:647 - Input <cFromResource<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResource<192:65>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaDiRead_4> synthesized.

Synthesizing Unit <NiFpgaAG_000000fe_SequenceFrame>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000fe_SequenceFrame.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000fe_SequenceFrame.vhd" line 65: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_6878_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000fe_SequenceFrame.vhd" line 65: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_6878_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000fe_SequenceFrame.vhd" line 65: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_6878_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000fe_SequenceFrame.vhd" line 83: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_6878_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000fe_SequenceFrame.vhd" line 83: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_6878_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000fe_SequenceFrame.vhd" line 83: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_6878_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000fe_SequenceFrame.vhd" line 101: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_6878_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000fe_SequenceFrame.vhd" line 101: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_6878_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000fe_SequenceFrame.vhd" line 101: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_6878_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000fe_SequenceFrame.vhd" line 119: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_6878_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000fe_SequenceFrame.vhd" line 119: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_6878_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000fe_SequenceFrame.vhd" line 119: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_6878_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000fe_SequenceFrame.vhd" line 137: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_6878_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000fe_SequenceFrame.vhd" line 137: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_6878_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000fe_SequenceFrame.vhd" line 137: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_6878_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000fe_SequenceFrame.vhd" line 155: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_6878_Diagram_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000fe_SequenceFrame.vhd" line 155: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_6878_Diagram_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000fe_SequenceFrame.vhd" line 155: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_6878_Diagram_6> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000000fe_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_00000105_SequenceFrame>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000105_SequenceFrame.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000105_SequenceFrame.vhd" line 47: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_7594_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000105_SequenceFrame.vhd" line 47: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_7594_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000105_SequenceFrame.vhd" line 66: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_7594_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000105_SequenceFrame.vhd" line 66: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_7594_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000105_SequenceFrame.vhd" line 85: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_7594_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000105_SequenceFrame.vhd" line 85: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_7594_Diagram_3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000105_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_00000109_SequenceFrame>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000109_SequenceFrame.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000109_SequenceFrame.vhd" line 69: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_7955_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000109_SequenceFrame.vhd" line 69: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_7955_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000109_SequenceFrame.vhd" line 88: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_7955_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000109_SequenceFrame.vhd" line 88: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_7955_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000109_SequenceFrame.vhd" line 107: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_7955_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000109_SequenceFrame.vhd" line 107: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_7955_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000109_SequenceFrame.vhd" line 126: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_7955_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000109_SequenceFrame.vhd" line 126: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_7955_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000109_SequenceFrame.vhd" line 145: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_7955_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000109_SequenceFrame.vhd" line 145: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_7955_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000109_SequenceFrame.vhd" line 145: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_7955_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000109_SequenceFrame.vhd" line 163: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_7955_Diagram_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000109_SequenceFrame.vhd" line 163: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_7955_Diagram_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000109_SequenceFrame.vhd" line 163: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_7955_Diagram_6> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000109_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_00000110_SequenceFrame>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000110_SequenceFrame.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000110_SequenceFrame.vhd" line 58: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_8190_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000110_SequenceFrame.vhd" line 58: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_8190_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000110_SequenceFrame.vhd" line 58: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_8190_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000110_SequenceFrame.vhd" line 76: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_8190_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000110_SequenceFrame.vhd" line 76: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_8190_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000110_SequenceFrame.vhd" line 76: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_8190_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000110_SequenceFrame.vhd" line 94: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_8190_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000110_SequenceFrame.vhd" line 94: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_8190_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000110_SequenceFrame.vhd" line 94: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_8190_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000110_SequenceFrame.vhd" line 112: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_8190_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000110_SequenceFrame.vhd" line 112: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_8190_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000110_SequenceFrame.vhd" line 112: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_8190_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000110_SequenceFrame.vhd" line 130: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_8190_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000110_SequenceFrame.vhd" line 130: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_8190_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000110_SequenceFrame.vhd" line 130: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_8190_Diagram_5> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000110_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_00000116_SequenceFrame>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000116_SequenceFrame.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000116_SequenceFrame.vhd" line 31: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_9102_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000116_SequenceFrame.vhd" line 31: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_9102_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000116_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_0000011a_SequenceFrame>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011a_SequenceFrame.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011a_SequenceFrame.vhd" line 38: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_9223_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011a_SequenceFrame.vhd" line 38: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_9223_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011a_SequenceFrame.vhd" line 57: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_9223_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011a_SequenceFrame.vhd" line 57: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_9223_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011a_SequenceFrame.vhd" line 57: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_9223_Diagram_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_0000011a_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_0000011d_CaseStructureFrame_0000>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011d_CaseStructureFrame_0000.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_EIOSignal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000011d_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_0000011d_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011d_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ImageDataClock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000011d_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_TimedLoopControllerContainer_1056>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_1056.vhd".
WARNING:Xst:647 - Input <iClkSubdiag_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_1056.vhd" line 64: Output port <oEnableOut> of the instance <TimeLoopCoreFromRioClk40ToImageDataClock> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_TimedLoopControllerContainer_1056> synthesized.

Synthesizing Unit <NiFpgaAG_0000013c_WhileLoop>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000013c_WhileLoop.vhd".
WARNING:Xst:647 - Input <iteration> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000b<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000b<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <res_8000000c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <NiFpgaAG_0000013c_WhileLoop> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderWrite_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLocalResHolderWrite.vhd".
WARNING:Xst:647 - Input <cDataIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromRes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <cToRes<769:2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <NiFpgaLocalResHolderWrite_3> synthesized.

Synthesizing Unit <NiFpgaGlobalResHolderWrite_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaGlobalResHolderWrite.vhd".
    Summary:
	no macro.
Unit <NiFpgaGlobalResHolderWrite_1> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderRead_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLocalResHolderRead.vhd".
WARNING:Xst:647 - Input <cFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cEnableOut>.
    Found 1-bit register for signal <clockDelayedEnableIn>.
    Found 106-bit register for signal <clockDataOutInternal>.
    Summary:
	inferred 108 D-type flip-flop(s).
Unit <NiFpgaLocalResHolderRead_5> synthesized.

Synthesizing Unit <NiLvAdd_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvAdd.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvAdd_2> synthesized.

Synthesizing Unit <NiLvFxpAdd_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpAdd.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpAdd.vhd" line 137: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 9-bit adder for signal <n0015> created at line 1634.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpAdd_3> synthesized.

Synthesizing Unit <NiLvFxpEnableHandler_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandler.vhd".
    Summary:
	no macro.
Unit <NiLvFxpEnableHandler_4> synthesized.

Synthesizing Unit <NiLvFxpEnableHandlerSlv_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandlerSlv.vhd".
    Found 1-bit register for signal <cOverflow>.
    Found 1-bit register for signal <cEnableOut>.
    Found 8-bit register for signal <cOut>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <NiLvFxpEnableHandlerSlv_5> synthesized.

Synthesizing Unit <whileloop>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/whileloop.vhd".
    Found 2-bit register for signal <state>.
    Found 32-bit register for signal <lp_iteration>.
    Found finite state machine <FSM_13> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle_st                                        |
    | Power Up State     | idle_st                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <lp_iteration[31]_GND_4314_o_add_16_OUT> created at line 201.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <whileloop> synthesized.

Synthesizing Unit <NiFpgaAG_00000146_WhileLoop>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000146_WhileLoop.vhd".
WARNING:Xst:647 - Input <iteration> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_00000146_WhileLoop> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderRead_6>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLocalResHolderRead.vhd".
WARNING:Xst:647 - Input <cFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cEnableOut>.
    Found 1-bit register for signal <clockDelayedEnableIn>.
    Found 32-bit register for signal <clockDataOutInternal>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <NiFpgaLocalResHolderRead_6> synthesized.

Synthesizing Unit <Sector_Analysis_Module_vi>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Sector_Analysis_Module_vi.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Sector_Analysis_Module_vi.vhd" line 148: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Sector_Analysis_Module_vi.vhd" line 173: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Sector_Analysis_Module_vi.vhd" line 173: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Sector_Analysis_Module_vi> synthesized.

Synthesizing Unit <resholder_r_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r.vhd".
    Found 16-bit register for signal <data_out>.
    Found 1-bit register for signal <prevEout>.
    Found 1-bit register for signal <e_out_sig>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <resholder_r_1> synthesized.

Synthesizing Unit <NiFpgaAG_00000148_CaseStructure_375>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructure_375.vhd".
    Found 2-bit register for signal <subdiag_en>.
    Found 1-bit register for signal <binenc_muxselect>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaAG_00000148_CaseStructure_375> synthesized.

Synthesizing Unit <NiFpgaAG_00000147_CaseStructureFrame_0000>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000147_CaseStructureFrame_0000.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_00000147_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <Bucket_Summing_vi_Accessor>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi_Accessor.vhd".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Bucket_Summing_vi_Accessor> synthesized.

Synthesizing Unit <NiFpgaSelect_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaSelect.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaSelect.vhd" line 75: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerSlvx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaSelect_4> synthesized.

Synthesizing Unit <NiLvFxpEnableHandlerSlv_6>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandlerSlv.vhd".
    Found 1-bit register for signal <cOverflow>.
    Found 1-bit register for signal <cEnableOut>.
    Found 16-bit register for signal <cOut>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <NiLvFxpEnableHandlerSlv_6> synthesized.

Synthesizing Unit <NiFpgaAG_00000147_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000147_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_00000147_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_00000180_SequenceFrame>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000180_SequenceFrame.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000180_SequenceFrame.vhd" line 83: Output port <ctrlind_02_Right_Sector_Edge> of the instance <n_SubVI_Determine_Sector_Edge_Location_vi_393> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000180_SequenceFrame.vhd" line 83: Output port <ctrlind_03_Left_Sector_Edge> of the instance <n_SubVI_Determine_Sector_Edge_Location_vi_393> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000180_SequenceFrame.vhd" line 113: Output port <zeroLoopIterations> of the instance <n_forloop> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000180_SequenceFrame> synthesized.

Synthesizing Unit <Average_Sectors_vi_colon_Clone7>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Average_Sectors_vi_colon_Clone7.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Average_Sectors_vi_colon_Clone7.vhd" line 83: Output port <zeroLoopIterations> of the instance <n_forloop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Average_Sectors_vi_colon_Clone7.vhd" line 128: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Average_Sectors_vi_colon_Clone7> synthesized.

Synthesizing Unit <NiFpgaGlobalResHolderRead_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaGlobalResHolderRead.vhd".
    Found 1-bit register for signal <cEnableOutSig>.
    Found 1536-bit register for signal <cReadValue>.
    Summary:
	inferred 1537 D-type flip-flop(s).
Unit <NiFpgaGlobalResHolderRead_1> synthesized.

Synthesizing Unit <NiFpgaAG_00000181_ForLoop>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000181_ForLoop.vhd".
WARNING:Xst:647 - Input <max> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <NiFpgaAG_00000181_ForLoop> synthesized.

Synthesizing Unit <arrayLpIndx_386>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arrayLpIndx_386.vhd".
WARNING:Xst:647 - Input <lpiteration> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1536-bit register for signal <tmpAry>.
    Summary:
	inferred 1536 D-type flip-flop(s).
	inferred 1488 Multiplexer(s).
Unit <arrayLpIndx_386> synthesized.

Synthesizing Unit <NiLvToFixedPoint_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToFixedPoint.vhd".
WARNING:Xst:647 - Input <cInTwo> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvToFixedPoint_1> synthesized.

Synthesizing Unit <NiLvFxpCoerce_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd" line 170: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpCoerce_3> synthesized.

Synthesizing Unit <NiLvFxpEnableHandler_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandler.vhd".
    Summary:
	no macro.
Unit <NiLvFxpEnableHandler_5> synthesized.

Synthesizing Unit <NiLvToFixedPoint_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToFixedPoint.vhd".
WARNING:Xst:647 - Input <cInTwo> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvToFixedPoint_2> synthesized.

Synthesizing Unit <NiLvFxpCoerce_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd" line 170: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpCoerce_4> synthesized.

Synthesizing Unit <NiLvDivide>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvDivide.vhd".
    Summary:
	no macro.
Unit <NiLvDivide> synthesized.

Synthesizing Unit <NiLvFxpDivide>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpDivide.vhd".
    Summary:
	no macro.
Unit <NiLvFxpDivide> synthesized.

Synthesizing Unit <NiLvFxpMultiCycleEnableHandler>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpMultiCycleEnableHandler.vhd".
    Found 1-bit register for signal <cEnableOut>.
    Found 1-bit register for signal <cEnableInDelay>.
    Found 33-bit register for signal <cOutput>.
    Found 35-bit register for signal <cSrlDR>.
    Summary:
	inferred  70 D-type flip-flop(s).
Unit <NiLvFxpMultiCycleEnableHandler> synthesized.

Synthesizing Unit <FxpDivCore>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivCore.vhd".
    Summary:
	inferred   2 Multiplexer(s).
Unit <FxpDivCore> synthesized.

Synthesizing Unit <FxpDivSigned>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivSigned.vhd".
    Found 17-bit register for signal <cInternalRemainder>.
    Found 33-bit register for signal <cInternalQuotient>.
    Found 17-bit adder for signal <cDivisor[16]_cIntegerRemainder[16]_add_5_OUT> created at line 235.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FxpDivSigned> synthesized.

Synthesizing Unit <FxpDivPreproc>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivPreproc.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cClockEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FxpDivPreproc> synthesized.

Synthesizing Unit <FxpDivInt>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInt.vhd".
    Found 57-bit register for signal <cDividendReg>.
    Found 25-bit adder for signal <cExtendedDividendUpper[24]_cExtendedDivisor[24]_add_5_OUT> created at line 114.
    Found 25-bit subtractor for signal <GND_4455_o_GND_4455_o_sub_7_OUT<24:0>> created at line 112.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FxpDivInt> synthesized.

Synthesizing Unit <FxpDivRnd>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivRnd.vhd".
    Found 1-bit register for signal <cOverflowReg>.
    Found 34-bit register for signal <cQuotientOutReg>.
    Found 18-bit comparator equal for signal <RndConv.cRemEqualHalfY> created at line 177
    Found 18-bit comparator greater for signal <RndConv.cRemGreaterHalfY> created at line 178
    Summary:
	inferred  35 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <FxpDivRnd> synthesized.

Synthesizing Unit <FxpAddSub>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAddSub.vhd".
WARNING:Xst:2935 - Signal 'aActualCin<34:1>', unconnected in block 'FxpAddSub', is tied to its initial value (0000000000000000000000000000000000).
    Found 35-bit adder for signal <_n0043> created at line 110.
    Found 35-bit subtractor for signal <GND_4457_o_GND_4457_o_sub_6_OUT<34:0>> created at line 108.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <FxpAddSub> synthesized.

Synthesizing Unit <arraycollect_391>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arraycollect_391.vhd".
WARNING:Xst:647 - Input <lpiteration> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 992-bit register for signal <tmpOut>.
    Summary:
	inferred 992 D-type flip-flop(s).
Unit <arraycollect_391> synthesized.

Synthesizing Unit <forloop>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/forloop.vhd".
    Found 32-bit register for signal <iter>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_14> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle_st                                        |
    | Power Up State     | idle_st                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <iter_p1> created at line 220.
    Found 32-bit comparator equal for signal <iter_p1[31]_l_max[31]_equal_4_o> created at line 123
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <forloop> synthesized.

Synthesizing Unit <resholder_w_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_w_1> synthesized.

Synthesizing Unit <SubVICtlOrInd_9>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrInd.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <init> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024-bit register for signal <cReg>.
    Found 1-bit register for signal <cPrevWriteEnableIn>.
    Found 1-bit register for signal <cPrevEnableIn>.
    Found 1-bit register for signal <cBeenWritten>.
    Found 1-bit register for signal <cWriteEnableOut>.
    Summary:
	inferred 1028 D-type flip-flop(s).
Unit <SubVICtlOrInd_9> synthesized.

Synthesizing Unit <resholder_r_opt_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r_opt.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_r_opt_4> synthesized.

Synthesizing Unit <Determine_Sector_Edge_Location_vi>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_Sector_Edge_Location_vi.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_Sector_Edge_Location_vi.vhd" line 41: Output port <cDataOut> of the instance <n_Global_Variable_Accumulated_Sector_Intensity_vi_681> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_Sector_Edge_Location_vi.vhd" line 58: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_Sector_Edge_Location_vi.vhd" line 58: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_Sector_Edge_Location_vi.vhd" line 58: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_Sector_Edge_Location_vi.vhd" line 83: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_Sector_Edge_Location_vi.vhd" line 83: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_Sector_Edge_Location_vi.vhd" line 83: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_Sector_Edge_Location_vi.vhd" line 108: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_Sector_Edge_Location_vi.vhd" line 108: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_Sector_Edge_Location_vi.vhd" line 133: Output port <res_wo> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_Sector_Edge_Location_vi.vhd" line 133: Output port <res_ro> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Determine_Sector_Edge_Location_vi> synthesized.

Synthesizing Unit <NiFpgaGlobalResHolderRead_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaGlobalResHolderRead.vhd".
    Found 1-bit register for signal <cEnableOutSig>.
    Found 8-bit register for signal <cReadValue>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <NiFpgaGlobalResHolderRead_2> synthesized.

Synthesizing Unit <SubVICtlOrInd_12>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrInd.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <init> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <cReg>.
    Found 1-bit register for signal <cPrevWriteEnableIn>.
    Found 1-bit register for signal <cPrevEnableIn>.
    Found 1-bit register for signal <cBeenWritten>.
    Found 1-bit register for signal <cWriteEnableOut>.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <SubVICtlOrInd_12> synthesized.

Synthesizing Unit <NiFpgaAG_00000191_ForLoop>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000191_ForLoop.vhd".
WARNING:Xst:647 - Input <max> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaAG_00000191_ForLoop> synthesized.

Synthesizing Unit <arrayLpIndx_403>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arrayLpIndx_403.vhd".
WARNING:Xst:647 - Input <lpiteration> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024-bit register for signal <tmpAry>.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred 992 Multiplexer(s).
Unit <arrayLpIndx_403> synthesized.

Synthesizing Unit <NiFpgaAG_00000196_SequenceFrame>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000196_SequenceFrame.vhd".
    Summary:
	no macro.
Unit <NiFpgaAG_00000196_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_00000197_SequenceFrame>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000197_SequenceFrame.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000197_SequenceFrame.vhd" line 27: Output port <ctrlind_03_Accumulation_Complete_ques> of the instance <n_SubVI_Bucket_Summing_vi_816> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000197_SequenceFrame> synthesized.

Synthesizing Unit <resholder_w_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_w_2> synthesized.

Synthesizing Unit <SubVICtlOrInd_13>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrInd.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <init> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <cReg>.
    Found 1-bit register for signal <cPrevWriteEnableIn>.
    Found 1-bit register for signal <cWriteEnableOut>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <SubVICtlOrInd_13> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_8>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrIndOpt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_8> synthesized.

Synthesizing Unit <NiFpgaAG_0000019f_TimedLoopDiagram>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000019f_TimedLoopDiagram.vhd".
WARNING:Xst:647 - Input <iteration> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000019f_TimedLoopDiagram.vhd" line 388: Output port <cEnableOut> of the instance <n_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000019f_TimedLoopDiagram.vhd" line 405: Output port <cEnableOut> of the instance <n_Control_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000019f_TimedLoopDiagram.vhd" line 422: Output port <ctrlind_03_FIFO_Timeout_ques> of the instance <n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000019f_TimedLoopDiagram.vhd" line 422: Output port <enable_out> of the instance <n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000019f_TimedLoopDiagram.vhd" line 776: Output port <cEnableOut> of the instance <n_Input_Node_7410_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000019f_TimedLoopDiagram.vhd" line 789: Output port <cErrorOut> of the instance <n_Output_Node_7392_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000019f_TimedLoopDiagram.vhd" line 789: Output port <cEnableOut> of the instance <n_Output_Node_7392_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_0000019f_TimedLoopDiagram> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderRead_7>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLocalResHolderRead.vhd".
WARNING:Xst:647 - Input <cFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaLocalResHolderRead_7> synthesized.

Synthesizing Unit <Check_If_Pixels_Belong_In_Sector_vi>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Pixels_Belong_In_Sector_vi.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Pixels_Belong_In_Sector_vi.vhd" line 410: Output port <enable_out> of the instance <n_resholder_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Pixels_Belong_In_Sector_vi.vhd" line 427: Output port <enable_out> of the instance <n_SubVI_Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_1746> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Pixels_Belong_In_Sector_vi.vhd" line 453: Output port <cEnableOut> of the instance <n_Or_1447> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Pixels_Belong_In_Sector_vi.vhd" line 851: Output port <enable_out> of the instance <n_resholder_w> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Pixels_Belong_In_Sector_vi.vhd" line 868: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Pixels_Belong_In_Sector_vi.vhd" line 868: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Pixels_Belong_In_Sector_vi.vhd" line 893: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Pixels_Belong_In_Sector_vi.vhd" line 918: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Pixels_Belong_In_Sector_vi.vhd" line 918: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Pixels_Belong_In_Sector_vi.vhd" line 942: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Pixels_Belong_In_Sector_vi.vhd" line 942: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Check_If_Pixels_Belong_In_Sector_vi> synthesized.

Synthesizing Unit <resholder_r_scl>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r_scl.vhd".
WARNING:Xst:647 - Input <res_ri<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_r_scl> synthesized.

Synthesizing Unit <Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd".
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000007<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000009<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000b<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000d<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000f<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" line 133: Output port <cEnableOut> of the instance <n_Not_Equal_To_0_ques_2407> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" line 165: Output port <cEnableOut> of the instance <n_Not_Equal_To_0_ques_2470> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" line 197: Output port <cEnableOut> of the instance <n_Not_Equal_To_0_ques_2520> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" line 219: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_2752> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" line 260: Output port <cEnableOut> of the instance <n_Not_Equal_To_0_ques_2547> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" line 292: Output port <cEnableOut> of the instance <n_Not_Equal_To_0_ques_2576> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" line 314: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_2752_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" line 355: Output port <cEnableOut> of the instance <n_Not_Equal_To_0_ques_2616> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" line 387: Output port <cEnableOut> of the instance <n_Not_Equal_To_0_ques_2649> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" line 409: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_2752_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" line 440: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_2752_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" line 481: Output port <cEnableOut> of the instance <n_Not_Equal_To_0_ques_2430> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" line 503: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_2752_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" line 534: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_2752_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" line 565: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_2752_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" line 596: Output port <enable_out> of the instance <n_resholder_w> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9.vhd" line 613: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Check_If_Space_Is_Available_in_Sector_Pixel_FIFO_vi_colon_Clone9> synthesized.

Synthesizing Unit <resholder_w_scl_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w_scl.vhd".
WARNING:Xst:647 - Input <res_wi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_w_scl_2> synthesized.

Synthesizing Unit <SubVICtlOrInd_14>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrInd.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <init> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cReg>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <SubVICtlOrInd_14> synthesized.

Synthesizing Unit <NiFpgaAG_000001b9_CaseStructureFrame_0000>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001b9_CaseStructureFrame_0000.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000001b9_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_000001b9_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001b9_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001b9_CaseStructureFrame_0001.vhd" line 419: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001b9_CaseStructureFrame_0001.vhd" line 440: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001b9_CaseStructureFrame_0001.vhd" line 461: Output port <cEnableOut> of the instance <n_Global_Variable_Pixel_Location_Global_vi_143> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001b9_CaseStructureFrame_0001.vhd" line 479: Output port <cEnableOut> of the instance <n_Global_Variable_Pixel_Location_Global_vi_109> is unconnected or connected to loadless signal.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_000001b9_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <resholder_r_opt_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r_opt.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_r_opt_5> synthesized.

Synthesizing Unit <NiFpgaGlobalResHolderRead_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaGlobalResHolderRead.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaGlobalResHolderRead_3> synthesized.

Synthesizing Unit <NiFpgaAG_000001ba_CaseStructureFrame_0000>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001ba_CaseStructureFrame_0000.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ImageDataClock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000001ba_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_000001ba_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001ba_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000001ba_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_000001bc_CaseStructureFrame_0000>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" line 990: Output port <binenc_muxselect> of the instance <n_NiFpgaAG_000003bd_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" line 990: Output port <enable_out> of the instance <n_NiFpgaAG_000003bd_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" line 1031: Output port <binenc_muxselect> of the instance <n_NiFpgaAG_000003c0_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" line 1031: Output port <enable_out> of the instance <n_NiFpgaAG_000003c0_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" line 1072: Output port <binenc_muxselect> of the instance <n_NiFpgaAG_000003c3_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" line 1072: Output port <enable_out> of the instance <n_NiFpgaAG_000003c3_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" line 1113: Output port <binenc_muxselect> of the instance <n_NiFpgaAG_000003c6_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" line 1113: Output port <enable_out> of the instance <n_NiFpgaAG_000003c6_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" line 1154: Output port <binenc_muxselect> of the instance <n_NiFpgaAG_000003c9_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" line 1154: Output port <enable_out> of the instance <n_NiFpgaAG_000003c9_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" line 1195: Output port <binenc_muxselect> of the instance <n_NiFpgaAG_000003cc_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" line 1195: Output port <enable_out> of the instance <n_NiFpgaAG_000003cc_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" line 1236: Output port <binenc_muxselect> of the instance <n_NiFpgaAG_000003cf_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" line 1236: Output port <enable_out> of the instance <n_NiFpgaAG_000003cf_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" line 1277: Output port <binenc_muxselect> of the instance <n_NiFpgaAG_000003d2_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0000.vhd" line 1277: Output port <enable_out> of the instance <n_NiFpgaAG_000003d2_CaseStructure> is unconnected or connected to loadless signal.
    Summary:
	inferred  25 Multiplexer(s).
Unit <NiFpgaAG_000001bc_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_000001bd_CaseStructureFrame_0000>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000007<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000007<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000009<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000009<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000b<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000b<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000d<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000d<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000f<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000f<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000011<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000011<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 457: Output port <enable_out> of the instance <n_SubVI_Update_Current_Pixel_Locations_vi_1989> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 498: Output port <enable_out> of the instance <n_SubVI_Determine_If_Left_or_Right_Sector_vi_1781> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 513: Output port <cEnableOut> of the instance <n_Increment_1007> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 546: Output port <cEnableOut> of the instance <n_Increment_1208> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 579: Output port <cEnableOut> of the instance <n_Increment_1353> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 612: Output port <cEnableOut> of the instance <n_Increment_1453> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 645: Output port <cEnableOut> of the instance <n_Increment_1491> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 678: Output port <cEnableOut> of the instance <n_Increment_1560> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 711: Output port <cEnableOut> of the instance <n_Increment_1622> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 744: Output port <cEnableOut> of the instance <n_Select_1422> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 764: Output port <cEnableOut> of the instance <n_Split_Number_2930> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 782: Output port <cEnableOut> of the instance <n_Split_Number_2997> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 800: Output port <cEnableOut> of the instance <n_Split_Number_486> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 818: Output port <cEnableOut> of the instance <n_Split_Number_2082> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 836: Output port <cEnableOut> of the instance <n_Split_Number_3026> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 854: Output port <cEnableOut> of the instance <n_Split_Number_1283> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 872: Output port <cEnableOut> of the instance <n_Split_Number_1747> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 890: Output port <ctrlind_01_Pixel_Intensity_Out> of the instance <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 890: Output port <enable_out> of the instance <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 939: Output port <ctrlind_01_Pixel_Intensity_Out> of the instance <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 939: Output port <enable_out> of the instance <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 988: Output port <ctrlind_01_Pixel_Intensity_Out> of the instance <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 988: Output port <enable_out> of the instance <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 1037: Output port <ctrlind_01_Pixel_Intensity_Out> of the instance <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 1037: Output port <enable_out> of the instance <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 1086: Output port <ctrlind_01_Pixel_Intensity_Out> of the instance <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 1086: Output port <enable_out> of the instance <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 1135: Output port <ctrlind_01_Pixel_Intensity_Out> of the instance <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 1135: Output port <enable_out> of the instance <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 1184: Output port <ctrlind_01_Pixel_Intensity_Out> of the instance <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 1184: Output port <enable_out> of the instance <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 1233: Output port <ctrlind_01_Pixel_Intensity_Out> of the instance <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0000.vhd" line 1233: Output port <enable_out> of the instance <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000010> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000012> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <NiFpgaAG_000001bd_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <Update_Current_Pixel_Locations_vi_colon_Clone10>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Update_Current_Pixel_Locations_vi_colon_Clone10.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Update_Current_Pixel_Locations_vi_colon_Clone10.vhd" line 74: Output port <enable_out> of the instance <n_NiFpgaAG_000001be_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Update_Current_Pixel_Locations_vi_colon_Clone10.vhd" line 112: Output port <enable_out> of the instance <n_resholder_w> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Update_Current_Pixel_Locations_vi_colon_Clone10.vhd" line 129: Output port <cEnableOut> of the instance <n_Global_Variable_Pixel_Location_Global_vi_621> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Update_Current_Pixel_Locations_vi_colon_Clone10.vhd" line 144: Output port <cEnableOut> of the instance <n_Global_Variable_Pixel_Location_Global_vi_351> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Update_Current_Pixel_Locations_vi_colon_Clone10.vhd" line 159: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Update_Current_Pixel_Locations_vi_colon_Clone10.vhd" line 159: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Update_Current_Pixel_Locations_vi_colon_Clone10.vhd" line 159: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Update_Current_Pixel_Locations_vi_colon_Clone10.vhd" line 184: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Update_Current_Pixel_Locations_vi_colon_Clone10> synthesized.

Synthesizing Unit <NiFpgaAG_000001be_SequenceFrame>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001be_SequenceFrame.vhd".
WARNING:Xst:647 - Input <res_80000005<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000007<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000007<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001be_SequenceFrame.vhd" line 98: Output port <cEnableOut> of the instance <n_Global_Variable_Pixel_Location_Global_vi_116> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001be_SequenceFrame.vhd" line 116: Output port <cEnableOut> of the instance <n_Global_Variable_Pixel_Location_Global_vi_97> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001be_SequenceFrame.vhd" line 134: Output port <cEnableOut> of the instance <n_Global_Variable_Pixel_Location_Global_vi_62> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001be_SequenceFrame.vhd" line 152: Output port <cEnableOut> of the instance <n_Global_Variable_Pixel_Location_Global_vi_49> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001be_SequenceFrame.vhd" line 170: Output port <cEnableOut> of the instance <n_Add_68> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001be_SequenceFrame.vhd" line 211: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_173> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_000001be_SequenceFrame> synthesized.

Synthesizing Unit <NiLvAdd_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvAdd.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvAdd_3> synthesized.

Synthesizing Unit <NiLvFxpAdd_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpAdd.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpAdd.vhd" line 137: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 17-bit adder for signal <n0015> created at line 1634.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpAdd_4> synthesized.

Synthesizing Unit <NiLvCompare_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCompare.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvCompare_2> synthesized.

Synthesizing Unit <NiLvFxpCompare_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd" line 240: Output port <cOut> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 18-bit subtractor for signal <n0013> created at line 1624.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpCompare_3> synthesized.

Synthesizing Unit <NiFpgaAG_000001bf_CaseStructureFrame_0000>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bf_CaseStructureFrame_0000.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_data_output> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000001bf_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_000001bf_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bf_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_x_plus_y> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000007<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000007<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bf_CaseStructureFrame_0001.vhd" line 70: Output port <cEnableOut> of the instance <n_Increment_471> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bf_CaseStructureFrame_0001.vhd" line 103: Output port <cEnableOut> of the instance <n_Equal_ques_498> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bf_CaseStructureFrame_0001.vhd" line 179: Output port <cEnableOut> of the instance <n_Select_550> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaAG_000001bf_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiLvIncrement_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvIncrement.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvIncrement_2> synthesized.

Synthesizing Unit <NiLvFxpIncrement_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpIncrement.vhd".
    Summary:
	no macro.
Unit <NiLvFxpIncrement_2> synthesized.

Synthesizing Unit <NiLvFxpAdd_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpAdd.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpAdd.vhd" line 137: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 17-bit adder for signal <n0014> created at line 1634.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpAdd_5> synthesized.

Synthesizing Unit <NiLvCompare_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCompare.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvCompare_3> synthesized.

Synthesizing Unit <NiLvFxpCompare_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd" line 240: Output port <cOut> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 16-bit comparator equal for signal <cOutLoc> created at line 1534
    Summary:
	inferred   1 Comparator(s).
Unit <NiLvFxpCompare_4> synthesized.

Synthesizing Unit <NiFpgaAG_000001c0_CaseStructureFrame_0000>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001c0_CaseStructureFrame_0000.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000001c0_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_000001c0_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001c0_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000007<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000007<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001c0_CaseStructureFrame_0001.vhd" line 53: Output port <cEnableOut> of the instance <n_Global_Variable_Pixel_Location_Global_vi_605> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001c0_CaseStructureFrame_0001.vhd" line 71: Output port <cEnableOut> of the instance <n_Global_Variable_Pixel_Location_Global_vi_758> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001c0_CaseStructureFrame_0001.vhd" line 89: Output port <cEnableOut> of the instance <n_Increment_825> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001c0_CaseStructureFrame_0001.vhd" line 122: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_126> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001c0_CaseStructureFrame_0001.vhd" line 153: Output port <cEnableOut> of the instance <n_Select_915> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001c0_CaseStructureFrame_0001.vhd" line 173: Output port <cEnableOut> of the instance <n_Global_Variable_Pixel_Location_Global_vi_221> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <NiFpgaAG_000001c0_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaGlobalResHolderRead_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaGlobalResHolderRead.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaGlobalResHolderRead_4> synthesized.

Synthesizing Unit <NiLvIncrement_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvIncrement.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvIncrement_3> synthesized.

Synthesizing Unit <NiLvFxpIncrement_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpIncrement.vhd".
    Summary:
	no macro.
Unit <NiLvFxpIncrement_3> synthesized.

Synthesizing Unit <NiLvFxpAdd_6>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpAdd.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpAdd.vhd" line 137: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 9-bit adder for signal <n0014> created at line 1634.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpAdd_6> synthesized.

Synthesizing Unit <NiLvCompare_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCompare.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvCompare_4> synthesized.

Synthesizing Unit <NiLvFxpCompare_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd" line 240: Output port <cOut> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 10-bit subtractor for signal <n0013> created at line 1624.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpCompare_5> synthesized.

Synthesizing Unit <NiFpgaSelect_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaSelect.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaSelect.vhd" line 75: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerSlvx> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaSelect_5> synthesized.

Synthesizing Unit <NiFpgaGlobalResHolderWrite_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaGlobalResHolderWrite.vhd".
    Summary:
	no macro.
Unit <NiFpgaGlobalResHolderWrite_2> synthesized.

Synthesizing Unit <Determine_If_Left_or_Right_Sector_vi_colon_Clone11>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_If_Left_or_Right_Sector_vi_colon_Clone11.vhd".
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_If_Left_or_Right_Sector_vi_colon_Clone11.vhd" line 53: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_If_Left_or_Right_Sector_vi_colon_Clone11.vhd" line 70: Output port <enable_out> of the instance <n_SubVI_Missing_Placeholder_vi_717> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_If_Left_or_Right_Sector_vi_colon_Clone11.vhd" line 78: Output port <cEnableOut> of the instance <n_Global_Variable_Pixel_Location_Global_vi_85> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_If_Left_or_Right_Sector_vi_colon_Clone11.vhd" line 96: Output port <cEnableOut> of the instance <n_Logical_Shift_138> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_If_Left_or_Right_Sector_vi_colon_Clone11.vhd" line 128: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_103> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_If_Left_or_Right_Sector_vi_colon_Clone11.vhd" line 159: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_If_Left_or_Right_Sector_vi_colon_Clone11.vhd" line 176: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_If_Left_or_Right_Sector_vi_colon_Clone11.vhd" line 176: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_If_Left_or_Right_Sector_vi_colon_Clone11.vhd" line 200: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Determine_If_Left_or_Right_Sector_vi_colon_Clone11> synthesized.

Synthesizing Unit <resholder_r_opt_6>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r_opt.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_r_opt_6> synthesized.

Synthesizing Unit <NiLvLogicalShift_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvLogicalShift.vhd".
    Summary:
	no macro.
Unit <NiLvLogicalShift_1> synthesized.

Synthesizing Unit <NiLvFxpShiftBase_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpShiftBase.vhd".
WARNING:Xst:647 - Input <cShift> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvFxpShiftBase_1> synthesized.

Synthesizing Unit <NiLvFxpCoerce_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd" line 170: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpCoerce_5> synthesized.

Synthesizing Unit <NiLvFxpEnableHandler_6>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandler.vhd".
    Summary:
	no macro.
Unit <NiLvFxpEnableHandler_6> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_9>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrIndOpt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_9> synthesized.

Synthesizing Unit <NiFpgaSelect_6>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaSelect.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaSelect.vhd" line 75: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerSlvx> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaSelect_6> synthesized.

Synthesizing Unit <NiLvFxpEnableHandlerSlv_7>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandlerSlv.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvFxpEnableHandlerSlv_7> synthesized.

Synthesizing Unit <NiFpgaLvSplitNumber_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLvSplitNumber.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaLvSplitNumber_1> synthesized.

Synthesizing Unit <NiFpgaLvSplitNumber_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLvSplitNumber.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaLvSplitNumber_2> synthesized.

Synthesizing Unit <NiFpgaLvSplitNumber_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLvSplitNumber.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaLvSplitNumber_3> synthesized.

Synthesizing Unit <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd".
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000009<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000009<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000b<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000b<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000d<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000d<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000f<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000f<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 254: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 271: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_2113> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 301: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 318: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_6241> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 348: Output port <enable_out> of the instance <n_resholder_r_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 379: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_1983> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 409: Output port <cOverflow> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 409: Output port <cReadyForInput> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 409: Output port <cOutputValid> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 409: Output port <cEnableOut> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 451: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_3484> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 481: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_3325> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 511: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_6253> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 541: Output port <cOverflow> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 541: Output port <cReadyForInput> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 541: Output port <cOutputValid> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 541: Output port <cEnableOut> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 583: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_2201> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 613: Output port <cOverflow> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 613: Output port <cReadyForInput> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 613: Output port <cOutputValid> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 613: Output port <cEnableOut> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 655: Output port <enable_out> of the instance <n_NiFpgaAG_000001e1_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 664: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 707: Output port <cEnableOut> of the instance <n_High_Throughput_Rectangular_To_Polar_700_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 758: Output port <cOverflow> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 758: Output port <cReadyForInput> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 758: Output port <cOutputValid> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 758: Output port <cEnableOut> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 803: Output port <cEnableOut> of the instance <n_prim_CVT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 835: Output port <cEnableOut> of the instance <n_Less_Than_0_ques_790> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 857: Output port <cEnableOut> of the instance <n_Select_836> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 877: Output port <cEnableOut> of the instance <n_Less_Or_Equal_ques_433> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 908: Output port <cEnableOut> of the instance <n_Greater_ques_5366> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 939: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_641> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 970: Output port <cEnableOut> of the instance <n_Less_Or_Equal_ques_3416> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 1001: Output port <cEnableOut> of the instance <n_Greater_ques_3241> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 1032: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_641_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 1063: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_641_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 1207: Output port <cOverflow> of the instance <n_High_Throughput_Divide_69_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 1207: Output port <cEnableOut> of the instance <n_High_Throughput_Divide_69_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 1248: Output port <enable_out> of the instance <n_resholder_w_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 1265: Output port <cEnableOut> of the instance <n_Round_Toward_plus_Infinity_3146> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 1291: Output port <cEnableOut> of the instance <n_Add_1988> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 1332: Output port <cEnableOut> of the instance <n_prim_CVT_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 1364: Output port <enable_out> of the instance <n_resholder_w_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 1381: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 1381: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 1405: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 1405: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 1429: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 1429: Output port <data> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 1453: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 1453: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 1453: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 1478: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 1503: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 1503: Output port <data> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 1527: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec.vhd" line 1552: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_7> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000010> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000016> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   4 Multiplexer(s).
Unit <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec> synthesized.

Synthesizing Unit <NiLvToFixedPoint_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToFixedPoint.vhd".
WARNING:Xst:647 - Input <cInTwo> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvToFixedPoint_3> synthesized.

Synthesizing Unit <NiLvFxpCoerce_6>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd" line 170: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiLvFxpCoerce_6> synthesized.

Synthesizing Unit <NiLvFxpEnableHandler_7>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandler.vhd".
    Summary:
	no macro.
Unit <NiLvFxpEnableHandler_7> synthesized.

Synthesizing Unit <NiLvFxpEnableHandlerSlv_8>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandlerSlv.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvFxpEnableHandlerSlv_8> synthesized.

Synthesizing Unit <NiLvToFixedPoint_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToFixedPoint.vhd".
WARNING:Xst:647 - Input <cInTwo> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvToFixedPoint_4> synthesized.

Synthesizing Unit <NiLvFxpCoerce_7>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd" line 170: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpCoerce_7> synthesized.

Synthesizing Unit <FxpSubtracterWrap_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpSubtracterWrap.vhd".
WARNING:Xst:647 - Input <cInputValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cReadyForOutput> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnables> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <cReadyForInput> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cOutputValid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <FxpSubtracterWrap_1> synthesized.

Synthesizing Unit <FxpSubtracter_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpSubtracter.vhd".
    Found 19-bit subtractor for signal <n0012> created at line 105.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <FxpSubtracter_1> synthesized.

Synthesizing Unit <NiLvToFixedPoint_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToFixedPoint.vhd".
WARNING:Xst:647 - Input <cInTwo> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvToFixedPoint_5> synthesized.

Synthesizing Unit <NiLvFxpCoerce_8>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd" line 170: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpCoerce_8> synthesized.

Synthesizing Unit <FxpSubtracterWrap_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpSubtracterWrap.vhd".
WARNING:Xst:647 - Input <cInputValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cReadyForOutput> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnables> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <cReadyForInput> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cOutputValid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <FxpSubtracterWrap_2> synthesized.

Synthesizing Unit <FxpSubtracter_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpSubtracter.vhd".
    Found 12-bit subtractor for signal <aZ> created at line 67.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <FxpSubtracter_2> synthesized.

Synthesizing Unit <NiFpgaAG_000001e1_SequenceFrame>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e1_SequenceFrame.vhd".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000001e1_SequenceFrame> synthesized.

Synthesizing Unit <resholder_w_opt_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w_opt.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_w_opt_5> synthesized.

Synthesizing Unit <FxpRectToPolarWrap>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRectToPolarWrap.vhd".
WARNING:Xst:647 - Input <cFromResTopEnables<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnables<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FxpRectToPolarWrap> synthesized.

Synthesizing Unit <FxpRectToPolar>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRectToPolar.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRectToPolar.vhd" line 301: Output port <cNextDataReady> of the instance <HandShaker> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRectToPolar.vhd" line 301: Output port <cDataReady> of the instance <HandShaker> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRectToPolar.vhd" line 411: Output port <cYout> of the instance <FxpRectToPolarCordicEngine> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRectToPolar.vhd" line 411: Output port <cNextDataReady> of the instance <FxpRectToPolarCordicEngine> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <cRegOutNewdata>.
    Found 16-bit register for signal <cCanonicalPhase>.
    Found 12-bit register for signal <cCanonicalMagnitude>.
    Found 17-bit register for signal <cPassUndefRsltReg>.
    Found 16x13-bit multiplier for signal <GainCompensation.cMagnitudeFullPrecision> created at line 468.
    Summary:
	inferred   1 Multiplier(s).
	inferred  46 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FxpRectToPolar> synthesized.

Synthesizing Unit <FxpHandShaker_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpHandShaker.vhd".
WARNING:Xst:647 - Input <cTopViEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cClockEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FxpHandShaker_1> synthesized.

Synthesizing Unit <FxpRegStage_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRegStage.vhd".
WARNING:Xst:647 - Input <cTopViEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cClockEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FxpRegStage_1> synthesized.

Synthesizing Unit <FxpCordicPreproCirVec>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicPreproCirVec.vhd".
    Found 14-bit subtractor for signal <aXin[13]_unary_minus_1_OUT<13:0>> created at line 0.
    Found 14-bit subtractor for signal <aYin[13]_unary_minus_3_OUT<13:0>> created at line 0.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <FxpCordicPreproCirVec> synthesized.

Synthesizing Unit <FxpCordicEngine>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngine.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngine.vhd" line 253: Output port <cNextDataReady> of the instance <GenStages[0].FxpCordicEngineGenStagex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngine.vhd" line 253: Output port <cNextDataReady> of the instance <GenStages[1].FxpCordicEngineGenStagex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngine.vhd" line 253: Output port <cNextDataReady> of the instance <GenStages[2].FxpCordicEngineGenStagex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngine.vhd" line 253: Output port <cNextDataReady> of the instance <GenStages[3].FxpCordicEngineGenStagex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngine.vhd" line 253: Output port <cNextDataReady> of the instance <GenStages[4].FxpCordicEngineGenStagex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngine.vhd" line 253: Output port <cNextDataReady> of the instance <GenStages[5].FxpCordicEngineGenStagex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngine.vhd" line 253: Output port <cNextDataReady> of the instance <GenStages[6].FxpCordicEngineGenStagex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngine.vhd" line 253: Output port <cNextDataReady> of the instance <GenStages[7].FxpCordicEngineGenStagex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngine.vhd" line 253: Output port <cNextDataReady> of the instance <GenStages[8].FxpCordicEngineGenStagex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngine.vhd" line 253: Output port <cNextDataReady> of the instance <GenStages[9].FxpCordicEngineGenStagex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngine.vhd" line 253: Output port <cNextDataReady> of the instance <GenStages[10].FxpCordicEngineGenStagex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngine.vhd" line 253: Output port <cNextDataReady> of the instance <GenStages[11].FxpCordicEngineGenStagex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngine.vhd" line 253: Output port <cNextDataReady> of the instance <GenStages[12].FxpCordicEngineGenStagex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngine.vhd" line 253: Output port <cNextDataReady> of the instance <GenStages[13].FxpCordicEngineGenStagex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngine.vhd" line 253: Output port <cNextDataReady> of the instance <GenStages[14].FxpCordicEngineGenStagex> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <FxpCordicEngine> synthesized.

Synthesizing Unit <FxpCordicEngineGenStage_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cInitCompute> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cReadyForData> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'z2D_Table<0>', unconnected in block 'FxpCordicEngineGenStage_1', is tied to its initial value (0001000000000000).
    Found 16-bit register for signal <cY_Reg>.
    Found 16-bit register for signal <cZ_Reg>.
    Found 16-bit register for signal <cX_Reg>.
    Found 16-bit adder for signal <cY[15]_cShiftedX[15]_add_136_OUT> created at line 257.
    Found 16-bit adder for signal <cX[15]_cShiftedY[15]_add_138_OUT> created at line 260.
    Found 16-bit adder for signal <cZ[15]_cTableLoc[15]_add_140_OUT> created at line 262.
    Found 16-bit subtractor for signal <cX[15]_cShiftedY[15]_sub_136_OUT<15:0>> created at line 256.
    Found 16-bit subtractor for signal <cZ[15]_cTableLoc[15]_sub_138_OUT<15:0>> created at line 258.
    Found 16-bit subtractor for signal <cY[15]_cShiftedX[15]_sub_140_OUT<15:0>> created at line 261.
    Found 6-bit comparator lessequal for signal <n0011> created at line 111
    Found 6-bit comparator lessequal for signal <n0016> created at line 111
    Found 6-bit comparator lessequal for signal <n0021> created at line 111
    Found 6-bit comparator lessequal for signal <n0026> created at line 111
    Found 6-bit comparator lessequal for signal <n0031> created at line 111
    Found 6-bit comparator lessequal for signal <n0036> created at line 111
    Found 6-bit comparator lessequal for signal <n0041> created at line 111
    Found 6-bit comparator lessequal for signal <n0046> created at line 111
    Found 6-bit comparator lessequal for signal <n0051> created at line 111
    Found 6-bit comparator lessequal for signal <n0056> created at line 111
    Found 6-bit comparator lessequal for signal <n0061> created at line 111
    Found 6-bit comparator lessequal for signal <n0066> created at line 111
    Found 6-bit comparator lessequal for signal <n0071> created at line 111
    Found 6-bit comparator lessequal for signal <n0076> created at line 111
    Found 6-bit comparator lessequal for signal <n0081> created at line 111
    Found 5-bit comparator greater for signal <cCurIteration[4]_GND_5044_o_LessThan_134_o> created at line 241
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  30 Multiplexer(s).
Unit <FxpCordicEngineGenStage_1> synthesized.

Synthesizing Unit <FxpHandShaker_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpHandShaker.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <SRL16DR.cSrlDR>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FxpHandShaker_2> synthesized.

Synthesizing Unit <FxpCordicEngineGenStage_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cInitCompute> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cReadyForData> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <cY_Reg>.
    Found 16-bit register for signal <cZ_Reg>.
    Found 16-bit register for signal <cX_Reg>.
    Found 16-bit adder for signal <cY[15]_cShiftedX[15]_add_137_OUT> created at line 257.
    Found 16-bit adder for signal <cX[15]_cShiftedY[15]_add_139_OUT> created at line 260.
    Found 16-bit adder for signal <cZ[15]_cTableLoc[15]_add_141_OUT> created at line 262.
    Found 16-bit subtractor for signal <cX[15]_cShiftedY[15]_sub_137_OUT<15:0>> created at line 256.
    Found 16-bit subtractor for signal <cZ[15]_cTableLoc[15]_sub_139_OUT<15:0>> created at line 258.
    Found 16-bit subtractor for signal <cY[15]_cShiftedX[15]_sub_141_OUT<15:0>> created at line 261.
    Found 6-bit comparator lessequal for signal <n0006> created at line 111
    Found 6-bit comparator lessequal for signal <n0016> created at line 111
    Found 6-bit comparator lessequal for signal <n0021> created at line 111
    Found 6-bit comparator lessequal for signal <n0026> created at line 111
    Found 6-bit comparator lessequal for signal <n0031> created at line 111
    Found 6-bit comparator lessequal for signal <n0036> created at line 111
    Found 6-bit comparator lessequal for signal <n0041> created at line 111
    Found 6-bit comparator lessequal for signal <n0046> created at line 111
    Found 6-bit comparator lessequal for signal <n0051> created at line 111
    Found 6-bit comparator lessequal for signal <n0056> created at line 111
    Found 6-bit comparator lessequal for signal <n0061> created at line 111
    Found 6-bit comparator lessequal for signal <n0066> created at line 111
    Found 6-bit comparator lessequal for signal <n0071> created at line 111
    Found 6-bit comparator lessequal for signal <n0076> created at line 111
    Found 6-bit comparator lessequal for signal <n0081> created at line 111
    Found 5-bit comparator greater for signal <cCurIteration[4]_GND_5046_o_LessThan_134_o> created at line 241
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  30 Multiplexer(s).
Unit <FxpCordicEngineGenStage_2> synthesized.

Synthesizing Unit <FxpCordicEngineGenStage_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cInitCompute> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cReadyForData> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <cY_Reg>.
    Found 16-bit register for signal <cZ_Reg>.
    Found 16-bit register for signal <cX_Reg>.
    Found 16-bit adder for signal <cY[15]_cShiftedX[15]_add_137_OUT> created at line 257.
    Found 16-bit adder for signal <cX[15]_cShiftedY[15]_add_139_OUT> created at line 260.
    Found 16-bit adder for signal <cZ[15]_cTableLoc[15]_add_141_OUT> created at line 262.
    Found 16-bit subtractor for signal <cX[15]_cShiftedY[15]_sub_137_OUT<15:0>> created at line 256.
    Found 16-bit subtractor for signal <cZ[15]_cTableLoc[15]_sub_139_OUT<15:0>> created at line 258.
    Found 16-bit subtractor for signal <cY[15]_cShiftedX[15]_sub_141_OUT<15:0>> created at line 261.
    Found 6-bit comparator lessequal for signal <n0006> created at line 111
    Found 6-bit comparator lessequal for signal <n0011> created at line 111
    Found 6-bit comparator lessequal for signal <n0021> created at line 111
    Found 6-bit comparator lessequal for signal <n0026> created at line 111
    Found 6-bit comparator lessequal for signal <n0031> created at line 111
    Found 6-bit comparator lessequal for signal <n0036> created at line 111
    Found 6-bit comparator lessequal for signal <n0041> created at line 111
    Found 6-bit comparator lessequal for signal <n0046> created at line 111
    Found 6-bit comparator lessequal for signal <n0051> created at line 111
    Found 6-bit comparator lessequal for signal <n0056> created at line 111
    Found 6-bit comparator lessequal for signal <n0061> created at line 111
    Found 6-bit comparator lessequal for signal <n0066> created at line 111
    Found 6-bit comparator lessequal for signal <n0071> created at line 111
    Found 6-bit comparator lessequal for signal <n0076> created at line 111
    Found 6-bit comparator lessequal for signal <n0081> created at line 111
    Found 5-bit comparator greater for signal <cCurIteration[4]_GND_5047_o_LessThan_134_o> created at line 241
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  30 Multiplexer(s).
Unit <FxpCordicEngineGenStage_3> synthesized.

Synthesizing Unit <FxpCordicEngineGenStage_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cInitCompute> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cReadyForData> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <cY_Reg>.
    Found 16-bit register for signal <cZ_Reg>.
    Found 16-bit register for signal <cX_Reg>.
    Found 16-bit adder for signal <cY[15]_cShiftedX[15]_add_137_OUT> created at line 257.
    Found 16-bit adder for signal <cX[15]_cShiftedY[15]_add_139_OUT> created at line 260.
    Found 16-bit adder for signal <cZ[15]_cTableLoc[15]_add_141_OUT> created at line 262.
    Found 16-bit subtractor for signal <cX[15]_cShiftedY[15]_sub_137_OUT<15:0>> created at line 256.
    Found 16-bit subtractor for signal <cZ[15]_cTableLoc[15]_sub_139_OUT<15:0>> created at line 258.
    Found 16-bit subtractor for signal <cY[15]_cShiftedX[15]_sub_141_OUT<15:0>> created at line 261.
    Found 6-bit comparator lessequal for signal <n0006> created at line 111
    Found 6-bit comparator lessequal for signal <n0011> created at line 111
    Found 6-bit comparator lessequal for signal <n0016> created at line 111
    Found 6-bit comparator lessequal for signal <n0026> created at line 111
    Found 6-bit comparator lessequal for signal <n0031> created at line 111
    Found 6-bit comparator lessequal for signal <n0036> created at line 111
    Found 6-bit comparator lessequal for signal <n0041> created at line 111
    Found 6-bit comparator lessequal for signal <n0046> created at line 111
    Found 6-bit comparator lessequal for signal <n0051> created at line 111
    Found 6-bit comparator lessequal for signal <n0056> created at line 111
    Found 6-bit comparator lessequal for signal <n0061> created at line 111
    Found 6-bit comparator lessequal for signal <n0066> created at line 111
    Found 6-bit comparator lessequal for signal <n0071> created at line 111
    Found 6-bit comparator lessequal for signal <n0076> created at line 111
    Found 6-bit comparator lessequal for signal <n0081> created at line 111
    Found 5-bit comparator greater for signal <cCurIteration[4]_GND_5048_o_LessThan_134_o> created at line 241
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  30 Multiplexer(s).
Unit <FxpCordicEngineGenStage_4> synthesized.

Synthesizing Unit <FxpCordicEngineGenStage_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cInitCompute> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cReadyForData> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <cY_Reg>.
    Found 16-bit register for signal <cZ_Reg>.
    Found 16-bit register for signal <cX_Reg>.
    Found 16-bit adder for signal <cY[15]_cShiftedX[15]_add_137_OUT> created at line 257.
    Found 16-bit adder for signal <cX[15]_cShiftedY[15]_add_139_OUT> created at line 260.
    Found 16-bit adder for signal <cZ[15]_cTableLoc[15]_add_141_OUT> created at line 262.
    Found 16-bit subtractor for signal <cX[15]_cShiftedY[15]_sub_137_OUT<15:0>> created at line 256.
    Found 16-bit subtractor for signal <cZ[15]_cTableLoc[15]_sub_139_OUT<15:0>> created at line 258.
    Found 16-bit subtractor for signal <cY[15]_cShiftedX[15]_sub_141_OUT<15:0>> created at line 261.
    Found 6-bit comparator lessequal for signal <n0006> created at line 111
    Found 6-bit comparator lessequal for signal <n0011> created at line 111
    Found 6-bit comparator lessequal for signal <n0016> created at line 111
    Found 6-bit comparator lessequal for signal <n0021> created at line 111
    Found 6-bit comparator lessequal for signal <n0031> created at line 111
    Found 6-bit comparator lessequal for signal <n0036> created at line 111
    Found 6-bit comparator lessequal for signal <n0041> created at line 111
    Found 6-bit comparator lessequal for signal <n0046> created at line 111
    Found 6-bit comparator lessequal for signal <n0051> created at line 111
    Found 6-bit comparator lessequal for signal <n0056> created at line 111
    Found 6-bit comparator lessequal for signal <n0061> created at line 111
    Found 6-bit comparator lessequal for signal <n0066> created at line 111
    Found 6-bit comparator lessequal for signal <n0071> created at line 111
    Found 6-bit comparator lessequal for signal <n0076> created at line 111
    Found 6-bit comparator lessequal for signal <n0081> created at line 111
    Found 5-bit comparator greater for signal <cCurIteration[4]_GND_5049_o_LessThan_134_o> created at line 241
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  30 Multiplexer(s).
Unit <FxpCordicEngineGenStage_5> synthesized.

Synthesizing Unit <FxpCordicEngineGenStage_6>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cInitCompute> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cReadyForData> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <cY_Reg>.
    Found 16-bit register for signal <cZ_Reg>.
    Found 16-bit register for signal <cX_Reg>.
    Found 16-bit adder for signal <cY[15]_cShiftedX[15]_add_137_OUT> created at line 257.
    Found 16-bit adder for signal <cX[15]_cShiftedY[15]_add_139_OUT> created at line 260.
    Found 16-bit adder for signal <cZ[15]_cTableLoc[15]_add_141_OUT> created at line 262.
    Found 16-bit subtractor for signal <cX[15]_cShiftedY[15]_sub_137_OUT<15:0>> created at line 256.
    Found 16-bit subtractor for signal <cZ[15]_cTableLoc[15]_sub_139_OUT<15:0>> created at line 258.
    Found 16-bit subtractor for signal <cY[15]_cShiftedX[15]_sub_141_OUT<15:0>> created at line 261.
    Found 6-bit comparator lessequal for signal <n0006> created at line 111
    Found 6-bit comparator lessequal for signal <n0011> created at line 111
    Found 6-bit comparator lessequal for signal <n0016> created at line 111
    Found 6-bit comparator lessequal for signal <n0021> created at line 111
    Found 6-bit comparator lessequal for signal <n0026> created at line 111
    Found 6-bit comparator lessequal for signal <n0036> created at line 111
    Found 6-bit comparator lessequal for signal <n0041> created at line 111
    Found 6-bit comparator lessequal for signal <n0046> created at line 111
    Found 6-bit comparator lessequal for signal <n0051> created at line 111
    Found 6-bit comparator lessequal for signal <n0056> created at line 111
    Found 6-bit comparator lessequal for signal <n0061> created at line 111
    Found 6-bit comparator lessequal for signal <n0066> created at line 111
    Found 6-bit comparator lessequal for signal <n0071> created at line 111
    Found 6-bit comparator lessequal for signal <n0076> created at line 111
    Found 6-bit comparator lessequal for signal <n0081> created at line 111
    Found 5-bit comparator greater for signal <cCurIteration[4]_GND_5050_o_LessThan_134_o> created at line 241
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  30 Multiplexer(s).
Unit <FxpCordicEngineGenStage_6> synthesized.

Synthesizing Unit <FxpCordicEngineGenStage_7>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cInitCompute> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cReadyForData> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <cY_Reg>.
    Found 16-bit register for signal <cZ_Reg>.
    Found 16-bit register for signal <cX_Reg>.
    Found 16-bit adder for signal <cY[15]_cShiftedX[15]_add_137_OUT> created at line 257.
    Found 16-bit adder for signal <cX[15]_cShiftedY[15]_add_139_OUT> created at line 260.
    Found 16-bit adder for signal <cZ[15]_cTableLoc[15]_add_141_OUT> created at line 262.
    Found 16-bit subtractor for signal <cX[15]_cShiftedY[15]_sub_137_OUT<15:0>> created at line 256.
    Found 16-bit subtractor for signal <cZ[15]_cTableLoc[15]_sub_139_OUT<15:0>> created at line 258.
    Found 16-bit subtractor for signal <cY[15]_cShiftedX[15]_sub_141_OUT<15:0>> created at line 261.
    Found 6-bit comparator lessequal for signal <n0006> created at line 111
    Found 6-bit comparator lessequal for signal <n0011> created at line 111
    Found 6-bit comparator lessequal for signal <n0016> created at line 111
    Found 6-bit comparator lessequal for signal <n0021> created at line 111
    Found 6-bit comparator lessequal for signal <n0026> created at line 111
    Found 6-bit comparator lessequal for signal <n0031> created at line 111
    Found 6-bit comparator lessequal for signal <n0041> created at line 111
    Found 6-bit comparator lessequal for signal <n0046> created at line 111
    Found 6-bit comparator lessequal for signal <n0051> created at line 111
    Found 6-bit comparator lessequal for signal <n0056> created at line 111
    Found 6-bit comparator lessequal for signal <n0061> created at line 111
    Found 6-bit comparator lessequal for signal <n0066> created at line 111
    Found 6-bit comparator lessequal for signal <n0071> created at line 111
    Found 6-bit comparator lessequal for signal <n0076> created at line 111
    Found 6-bit comparator lessequal for signal <n0081> created at line 111
    Found 5-bit comparator greater for signal <cCurIteration[4]_GND_5051_o_LessThan_134_o> created at line 241
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  30 Multiplexer(s).
Unit <FxpCordicEngineGenStage_7> synthesized.

Synthesizing Unit <FxpCordicEngineGenStage_8>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cInitCompute> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cReadyForData> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <cY_Reg>.
    Found 16-bit register for signal <cZ_Reg>.
    Found 16-bit register for signal <cX_Reg>.
    Found 16-bit adder for signal <cY[15]_cShiftedX[15]_add_137_OUT> created at line 257.
    Found 16-bit adder for signal <cX[15]_cShiftedY[15]_add_139_OUT> created at line 260.
    Found 16-bit adder for signal <cZ[15]_cTableLoc[15]_add_141_OUT> created at line 262.
    Found 16-bit subtractor for signal <cX[15]_cShiftedY[15]_sub_137_OUT<15:0>> created at line 256.
    Found 16-bit subtractor for signal <cZ[15]_cTableLoc[15]_sub_139_OUT<15:0>> created at line 258.
    Found 16-bit subtractor for signal <cY[15]_cShiftedX[15]_sub_141_OUT<15:0>> created at line 261.
    Found 6-bit comparator lessequal for signal <n0006> created at line 111
    Found 6-bit comparator lessequal for signal <n0011> created at line 111
    Found 6-bit comparator lessequal for signal <n0016> created at line 111
    Found 6-bit comparator lessequal for signal <n0021> created at line 111
    Found 6-bit comparator lessequal for signal <n0026> created at line 111
    Found 6-bit comparator lessequal for signal <n0031> created at line 111
    Found 6-bit comparator lessequal for signal <n0036> created at line 111
    Found 6-bit comparator lessequal for signal <n0046> created at line 111
    Found 6-bit comparator lessequal for signal <n0051> created at line 111
    Found 6-bit comparator lessequal for signal <n0056> created at line 111
    Found 6-bit comparator lessequal for signal <n0061> created at line 111
    Found 6-bit comparator lessequal for signal <n0066> created at line 111
    Found 6-bit comparator lessequal for signal <n0071> created at line 111
    Found 6-bit comparator lessequal for signal <n0076> created at line 111
    Found 6-bit comparator lessequal for signal <n0081> created at line 111
    Found 5-bit comparator greater for signal <cCurIteration[4]_GND_5052_o_LessThan_134_o> created at line 241
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  30 Multiplexer(s).
Unit <FxpCordicEngineGenStage_8> synthesized.

Synthesizing Unit <FxpCordicEngineGenStage_9>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cInitCompute> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cReadyForData> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <cY_Reg>.
    Found 16-bit register for signal <cZ_Reg>.
    Found 16-bit register for signal <cX_Reg>.
    Found 16-bit adder for signal <cY[15]_cShiftedX[15]_add_137_OUT> created at line 257.
    Found 16-bit adder for signal <cX[15]_cShiftedY[15]_add_139_OUT> created at line 260.
    Found 16-bit adder for signal <cZ[15]_cTableLoc[15]_add_141_OUT> created at line 262.
    Found 16-bit subtractor for signal <cX[15]_cShiftedY[15]_sub_137_OUT<15:0>> created at line 256.
    Found 16-bit subtractor for signal <cZ[15]_cTableLoc[15]_sub_139_OUT<15:0>> created at line 258.
    Found 16-bit subtractor for signal <cY[15]_cShiftedX[15]_sub_141_OUT<15:0>> created at line 261.
    Found 6-bit comparator lessequal for signal <n0006> created at line 111
    Found 6-bit comparator lessequal for signal <n0011> created at line 111
    Found 6-bit comparator lessequal for signal <n0016> created at line 111
    Found 6-bit comparator lessequal for signal <n0021> created at line 111
    Found 6-bit comparator lessequal for signal <n0026> created at line 111
    Found 6-bit comparator lessequal for signal <n0031> created at line 111
    Found 6-bit comparator lessequal for signal <n0036> created at line 111
    Found 6-bit comparator lessequal for signal <n0041> created at line 111
    Found 6-bit comparator lessequal for signal <n0051> created at line 111
    Found 6-bit comparator lessequal for signal <n0056> created at line 111
    Found 6-bit comparator lessequal for signal <n0061> created at line 111
    Found 6-bit comparator lessequal for signal <n0066> created at line 111
    Found 6-bit comparator lessequal for signal <n0071> created at line 111
    Found 6-bit comparator lessequal for signal <n0076> created at line 111
    Found 6-bit comparator lessequal for signal <n0081> created at line 111
    Found 5-bit comparator greater for signal <cCurIteration[4]_GND_5053_o_LessThan_134_o> created at line 241
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  30 Multiplexer(s).
Unit <FxpCordicEngineGenStage_9> synthesized.

Synthesizing Unit <FxpCordicEngineGenStage_10>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cInitCompute> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cReadyForData> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <cY_Reg>.
    Found 16-bit register for signal <cZ_Reg>.
    Found 16-bit register for signal <cX_Reg>.
    Found 16-bit adder for signal <cY[15]_cShiftedX[15]_add_137_OUT> created at line 257.
    Found 16-bit adder for signal <cX[15]_cShiftedY[15]_add_139_OUT> created at line 260.
    Found 16-bit adder for signal <cZ[15]_cTableLoc[15]_add_141_OUT> created at line 262.
    Found 16-bit subtractor for signal <cX[15]_cShiftedY[15]_sub_137_OUT<15:0>> created at line 256.
    Found 16-bit subtractor for signal <cZ[15]_cTableLoc[15]_sub_139_OUT<15:0>> created at line 258.
    Found 16-bit subtractor for signal <cY[15]_cShiftedX[15]_sub_141_OUT<15:0>> created at line 261.
    Found 6-bit comparator lessequal for signal <n0006> created at line 111
    Found 6-bit comparator lessequal for signal <n0011> created at line 111
    Found 6-bit comparator lessequal for signal <n0016> created at line 111
    Found 6-bit comparator lessequal for signal <n0021> created at line 111
    Found 6-bit comparator lessequal for signal <n0026> created at line 111
    Found 6-bit comparator lessequal for signal <n0031> created at line 111
    Found 6-bit comparator lessequal for signal <n0036> created at line 111
    Found 6-bit comparator lessequal for signal <n0041> created at line 111
    Found 6-bit comparator lessequal for signal <n0046> created at line 111
    Found 6-bit comparator lessequal for signal <n0056> created at line 111
    Found 6-bit comparator lessequal for signal <n0061> created at line 111
    Found 6-bit comparator lessequal for signal <n0066> created at line 111
    Found 6-bit comparator lessequal for signal <n0071> created at line 111
    Found 6-bit comparator lessequal for signal <n0076> created at line 111
    Found 6-bit comparator lessequal for signal <n0081> created at line 111
    Found 5-bit comparator greater for signal <cCurIteration[4]_GND_5054_o_LessThan_134_o> created at line 241
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  30 Multiplexer(s).
Unit <FxpCordicEngineGenStage_10> synthesized.

Synthesizing Unit <FxpCordicEngineGenStage_11>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cInitCompute> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cReadyForData> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <cY_Reg>.
    Found 16-bit register for signal <cZ_Reg>.
    Found 16-bit register for signal <cX_Reg>.
    Found 16-bit adder for signal <cY[15]_cShiftedX[15]_add_137_OUT> created at line 257.
    Found 16-bit adder for signal <cX[15]_cShiftedY[15]_add_139_OUT> created at line 260.
    Found 16-bit adder for signal <cZ[15]_cTableLoc[15]_add_141_OUT> created at line 262.
    Found 16-bit subtractor for signal <cX[15]_cShiftedY[15]_sub_137_OUT<15:0>> created at line 256.
    Found 16-bit subtractor for signal <cZ[15]_cTableLoc[15]_sub_139_OUT<15:0>> created at line 258.
    Found 16-bit subtractor for signal <cY[15]_cShiftedX[15]_sub_141_OUT<15:0>> created at line 261.
    Found 6-bit comparator lessequal for signal <n0006> created at line 111
    Found 6-bit comparator lessequal for signal <n0011> created at line 111
    Found 6-bit comparator lessequal for signal <n0016> created at line 111
    Found 6-bit comparator lessequal for signal <n0021> created at line 111
    Found 6-bit comparator lessequal for signal <n0026> created at line 111
    Found 6-bit comparator lessequal for signal <n0031> created at line 111
    Found 6-bit comparator lessequal for signal <n0036> created at line 111
    Found 6-bit comparator lessequal for signal <n0041> created at line 111
    Found 6-bit comparator lessequal for signal <n0046> created at line 111
    Found 6-bit comparator lessequal for signal <n0051> created at line 111
    Found 6-bit comparator lessequal for signal <n0061> created at line 111
    Found 6-bit comparator lessequal for signal <n0066> created at line 111
    Found 6-bit comparator lessequal for signal <n0071> created at line 111
    Found 6-bit comparator lessequal for signal <n0076> created at line 111
    Found 6-bit comparator lessequal for signal <n0081> created at line 111
    Found 5-bit comparator greater for signal <cCurIteration[4]_GND_5055_o_LessThan_134_o> created at line 241
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  30 Multiplexer(s).
Unit <FxpCordicEngineGenStage_11> synthesized.

Synthesizing Unit <FxpCordicEngineGenStage_12>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cInitCompute> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cReadyForData> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <cY_Reg>.
    Found 16-bit register for signal <cZ_Reg>.
    Found 16-bit register for signal <cX_Reg>.
    Found 16-bit adder for signal <cY[15]_cShiftedX[15]_add_137_OUT> created at line 257.
    Found 16-bit adder for signal <cX[15]_cShiftedY[15]_add_139_OUT> created at line 260.
    Found 16-bit adder for signal <cZ[15]_cTableLoc[15]_add_141_OUT> created at line 262.
    Found 16-bit subtractor for signal <cX[15]_cShiftedY[15]_sub_137_OUT<15:0>> created at line 256.
    Found 16-bit subtractor for signal <cZ[15]_cTableLoc[15]_sub_139_OUT<15:0>> created at line 258.
    Found 16-bit subtractor for signal <cY[15]_cShiftedX[15]_sub_141_OUT<15:0>> created at line 261.
    Found 6-bit comparator lessequal for signal <n0006> created at line 111
    Found 6-bit comparator lessequal for signal <n0011> created at line 111
    Found 6-bit comparator lessequal for signal <n0016> created at line 111
    Found 6-bit comparator lessequal for signal <n0021> created at line 111
    Found 6-bit comparator lessequal for signal <n0026> created at line 111
    Found 6-bit comparator lessequal for signal <n0031> created at line 111
    Found 6-bit comparator lessequal for signal <n0036> created at line 111
    Found 6-bit comparator lessequal for signal <n0041> created at line 111
    Found 6-bit comparator lessequal for signal <n0046> created at line 111
    Found 6-bit comparator lessequal for signal <n0051> created at line 111
    Found 6-bit comparator lessequal for signal <n0056> created at line 111
    Found 6-bit comparator lessequal for signal <n0066> created at line 111
    Found 6-bit comparator lessequal for signal <n0071> created at line 111
    Found 6-bit comparator lessequal for signal <n0076> created at line 111
    Found 6-bit comparator lessequal for signal <n0081> created at line 111
    Found 5-bit comparator greater for signal <cCurIteration[4]_GND_5056_o_LessThan_134_o> created at line 241
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  30 Multiplexer(s).
Unit <FxpCordicEngineGenStage_12> synthesized.

Synthesizing Unit <FxpCordicEngineGenStage_13>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cInitCompute> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cReadyForData> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <cY_Reg>.
    Found 16-bit register for signal <cZ_Reg>.
    Found 16-bit register for signal <cX_Reg>.
    Found 16-bit adder for signal <cY[15]_cShiftedX[15]_add_137_OUT> created at line 257.
    Found 16-bit adder for signal <cX[15]_cShiftedY[15]_add_139_OUT> created at line 260.
    Found 16-bit adder for signal <cZ[15]_cTableLoc[15]_add_141_OUT> created at line 262.
    Found 16-bit subtractor for signal <cX[15]_cShiftedY[15]_sub_137_OUT<15:0>> created at line 256.
    Found 16-bit subtractor for signal <cZ[15]_cTableLoc[15]_sub_139_OUT<15:0>> created at line 258.
    Found 16-bit subtractor for signal <cY[15]_cShiftedX[15]_sub_141_OUT<15:0>> created at line 261.
    Found 6-bit comparator lessequal for signal <n0006> created at line 111
    Found 6-bit comparator lessequal for signal <n0011> created at line 111
    Found 6-bit comparator lessequal for signal <n0016> created at line 111
    Found 6-bit comparator lessequal for signal <n0021> created at line 111
    Found 6-bit comparator lessequal for signal <n0026> created at line 111
    Found 6-bit comparator lessequal for signal <n0031> created at line 111
    Found 6-bit comparator lessequal for signal <n0036> created at line 111
    Found 6-bit comparator lessequal for signal <n0041> created at line 111
    Found 6-bit comparator lessequal for signal <n0046> created at line 111
    Found 6-bit comparator lessequal for signal <n0051> created at line 111
    Found 6-bit comparator lessequal for signal <n0056> created at line 111
    Found 6-bit comparator lessequal for signal <n0061> created at line 111
    Found 6-bit comparator lessequal for signal <n0071> created at line 111
    Found 6-bit comparator lessequal for signal <n0076> created at line 111
    Found 6-bit comparator lessequal for signal <n0081> created at line 111
    Found 5-bit comparator greater for signal <cCurIteration[4]_GND_5057_o_LessThan_134_o> created at line 241
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  30 Multiplexer(s).
Unit <FxpCordicEngineGenStage_13> synthesized.

Synthesizing Unit <FxpCordicEngineGenStage_14>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cInitCompute> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cReadyForData> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <cY_Reg>.
    Found 16-bit register for signal <cZ_Reg>.
    Found 16-bit register for signal <cX_Reg>.
    Found 16-bit adder for signal <cY[15]_cShiftedX[15]_add_137_OUT> created at line 257.
    Found 16-bit adder for signal <cX[15]_cShiftedY[15]_add_139_OUT> created at line 260.
    Found 16-bit adder for signal <cZ[15]_cTableLoc[15]_add_141_OUT> created at line 262.
    Found 16-bit subtractor for signal <cX[15]_cShiftedY[15]_sub_137_OUT<15:0>> created at line 256.
    Found 16-bit subtractor for signal <cZ[15]_cTableLoc[15]_sub_139_OUT<15:0>> created at line 258.
    Found 16-bit subtractor for signal <cY[15]_cShiftedX[15]_sub_141_OUT<15:0>> created at line 261.
    Found 6-bit comparator lessequal for signal <n0006> created at line 111
    Found 6-bit comparator lessequal for signal <n0011> created at line 111
    Found 6-bit comparator lessequal for signal <n0016> created at line 111
    Found 6-bit comparator lessequal for signal <n0021> created at line 111
    Found 6-bit comparator lessequal for signal <n0026> created at line 111
    Found 6-bit comparator lessequal for signal <n0031> created at line 111
    Found 6-bit comparator lessequal for signal <n0036> created at line 111
    Found 6-bit comparator lessequal for signal <n0041> created at line 111
    Found 6-bit comparator lessequal for signal <n0046> created at line 111
    Found 6-bit comparator lessequal for signal <n0051> created at line 111
    Found 6-bit comparator lessequal for signal <n0056> created at line 111
    Found 6-bit comparator lessequal for signal <n0061> created at line 111
    Found 6-bit comparator lessequal for signal <n0066> created at line 111
    Found 6-bit comparator lessequal for signal <n0076> created at line 111
    Found 6-bit comparator lessequal for signal <n0081> created at line 111
    Found 5-bit comparator greater for signal <cCurIteration[4]_GND_5058_o_LessThan_134_o> created at line 241
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  30 Multiplexer(s).
Unit <FxpCordicEngineGenStage_14> synthesized.

Synthesizing Unit <FxpCordicEngineGenStage_15>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cInitCompute> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cReadyForData> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <cY_Reg>.
    Found 16-bit register for signal <cZ_Reg>.
    Found 16-bit register for signal <cX_Reg>.
    Found 16-bit adder for signal <cY[15]_cShiftedX[15]_add_137_OUT> created at line 257.
    Found 16-bit adder for signal <cX[15]_cShiftedY[15]_add_139_OUT> created at line 260.
    Found 16-bit subtractor for signal <cX[15]_cShiftedY[15]_sub_137_OUT<15:0>> created at line 256.
    Found 16-bit subtractor for signal <cY[15]_cShiftedX[15]_sub_141_OUT<15:0>> created at line 261.
    Found 6-bit comparator lessequal for signal <n0006> created at line 111
    Found 6-bit comparator lessequal for signal <n0011> created at line 111
    Found 6-bit comparator lessequal for signal <n0016> created at line 111
    Found 6-bit comparator lessequal for signal <n0021> created at line 111
    Found 6-bit comparator lessequal for signal <n0026> created at line 111
    Found 6-bit comparator lessequal for signal <n0031> created at line 111
    Found 6-bit comparator lessequal for signal <n0036> created at line 111
    Found 6-bit comparator lessequal for signal <n0041> created at line 111
    Found 6-bit comparator lessequal for signal <n0046> created at line 111
    Found 6-bit comparator lessequal for signal <n0051> created at line 111
    Found 6-bit comparator lessequal for signal <n0056> created at line 111
    Found 6-bit comparator lessequal for signal <n0061> created at line 111
    Found 6-bit comparator lessequal for signal <n0066> created at line 111
    Found 6-bit comparator lessequal for signal <n0071> created at line 111
    Found 6-bit comparator lessequal for signal <n0081> created at line 111
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred  15 Comparator(s).
	inferred  30 Multiplexer(s).
Unit <FxpCordicEngineGenStage_15> synthesized.

Synthesizing Unit <FxpCordicEngineGenStage_16>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cInitCompute> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" line 160: Output port <cReadyForData> of the instance <FxpHandShakerx> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <cY_Reg>.
    Found 16-bit register for signal <cZ_Reg>.
    Found 16-bit register for signal <cX_Reg>.
    Found 16-bit adder for signal <cY[15]_cShiftedX[15]_add_137_OUT> created at line 257.
    Found 16-bit adder for signal <cX[15]_cShiftedY[15]_add_139_OUT> created at line 260.
    Found 16-bit subtractor for signal <cX[15]_cShiftedY[15]_sub_137_OUT<15:0>> created at line 256.
    Found 16-bit subtractor for signal <cY[15]_cShiftedX[15]_sub_141_OUT<15:0>> created at line 261.
    Found 6-bit comparator lessequal for signal <n0006> created at line 111
    Found 6-bit comparator lessequal for signal <n0011> created at line 111
    Found 6-bit comparator lessequal for signal <n0016> created at line 111
    Found 6-bit comparator lessequal for signal <n0021> created at line 111
    Found 6-bit comparator lessequal for signal <n0026> created at line 111
    Found 6-bit comparator lessequal for signal <n0031> created at line 111
    Found 6-bit comparator lessequal for signal <n0036> created at line 111
    Found 6-bit comparator lessequal for signal <n0041> created at line 111
    Found 6-bit comparator lessequal for signal <n0046> created at line 111
    Found 6-bit comparator lessequal for signal <n0051> created at line 111
    Found 6-bit comparator lessequal for signal <n0056> created at line 111
    Found 6-bit comparator lessequal for signal <n0061> created at line 111
    Found 6-bit comparator lessequal for signal <n0066> created at line 111
    Found 6-bit comparator lessequal for signal <n0071> created at line 111
    Found 6-bit comparator lessequal for signal <n0076> created at line 111
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred  15 Comparator(s).
	inferred  30 Multiplexer(s).
Unit <FxpCordicEngineGenStage_16> synthesized.

Synthesizing Unit <FxpRegStage_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRegStage.vhd".
WARNING:Xst:647 - Input <cTopViEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cClockEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FxpRegStage_2> synthesized.

Synthesizing Unit <FxpMultiCycleEnableChainCtrl_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpMultiCycleEnableChainCtrl.vhd".
WARNING:Xst:647 - Input <cCoreDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FxpMultiCycleEnableChainCtrl_1> synthesized.

Synthesizing Unit <FxpThreeWireToFourWire_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpThreeWireToFourWire.vhd".
    Found 1-bit register for signal <cIpReadyForInputLatch>.
    Found 1-bit register for signal <cIpEnableReg>.
    Found 28-bit register for signal <cBufferData>.
    Found 2-bit register for signal <cMachineState>.
    Found finite state machine <FSM_15> for signal <cMachineState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 20                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | nodatabufferempty                              |
    | Power Up State     | nodatabufferempty                              |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 4-to-1 multiplexer for signal <cIpNxEnable> created at line 194.
    Summary:
	inferred  30 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <FxpThreeWireToFourWire_1> synthesized.

Synthesizing Unit <FxpAdderWrap>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAdderWrap.vhd".
WARNING:Xst:647 - Input <cInputValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cReadyForOutput> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnables> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <cReadyForInput> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cOutputValid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <FxpAdderWrap> synthesized.

Synthesizing Unit <FxpAdder>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAdder.vhd".
    Found 17-bit adder for signal <aZ> created at line 100.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <FxpAdder> synthesized.

Synthesizing Unit <NiLvCoerce_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCoerce.vhd".
    Summary:
	no macro.
Unit <NiLvCoerce_2> synthesized.

Synthesizing Unit <NiLvToFixedPoint_6>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToFixedPoint.vhd".
WARNING:Xst:647 - Input <cInTwo> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvToFixedPoint_6> synthesized.

Synthesizing Unit <NiLvFxpCoerce_9>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd" line 170: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpCoerce_9> synthesized.

Synthesizing Unit <NiLvFxpEnableHandler_8>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandler.vhd".
    Summary:
	no macro.
Unit <NiLvFxpEnableHandler_8> synthesized.

Synthesizing Unit <NiLvFxpEnableHandlerSlv_9>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandlerSlv.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvFxpEnableHandlerSlv_9> synthesized.

Synthesizing Unit <NiLvCompareToZero_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCompareToZero.vhd".
    Summary:
	no macro.
Unit <NiLvCompareToZero_2> synthesized.

Synthesizing Unit <NiLvFxpCompareToZero_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompareToZero.vhd".
    Summary:
	no macro.
Unit <NiLvFxpCompareToZero_2> synthesized.

Synthesizing Unit <NiLvFxpCompare_6>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd" line 240: Output port <cOut> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpCompare_6> synthesized.

Synthesizing Unit <NiFpgaSelect_7>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaSelect.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaSelect.vhd" line 75: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerSlvx> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaSelect_7> synthesized.

Synthesizing Unit <NiLvCompare_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCompare.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvCompare_5> synthesized.

Synthesizing Unit <NiLvFxpCompare_7>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd" line 240: Output port <cOut> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 20-bit subtractor for signal <n0013> created at line 1652.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpCompare_7> synthesized.

Synthesizing Unit <NiLvCompare_6>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCompare.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvCompare_6> synthesized.

Synthesizing Unit <NiLvFxpCompare_8>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd" line 240: Output port <cOut> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 20-bit subtractor for signal <n0012> created at line 1652.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpCompare_8> synthesized.

Synthesizing Unit <NiLvCompare_7>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCompare.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvCompare_7> synthesized.

Synthesizing Unit <NiLvFxpCompare_9>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd" line 240: Output port <cOut> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 18-bit subtractor for signal <n0013> created at line 1624.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpCompare_9> synthesized.

Synthesizing Unit <NiLvCompare_8>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCompare.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvCompare_8> synthesized.

Synthesizing Unit <NiLvFxpCompare_10>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd" line 240: Output port <cOut> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 18-bit subtractor for signal <n0012> created at line 1624.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpCompare_10> synthesized.

Synthesizing Unit <NiFpgaAG_000001e4_CaseStructureFrame_0000>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e4_CaseStructureFrame_0000.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_s_ques_t_colon_f> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_fixed_dash_point> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_x_dash_y> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000001e4_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_000001e4_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e4_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e4_CaseStructureFrame_0001.vhd" line 92: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
    Summary:
	inferred   4 Multiplexer(s).
Unit <NiFpgaAG_000001e4_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_000001e5_CaseStructureFrame_0000>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e5_CaseStructureFrame_0000.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000001e5_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_000001e5_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e5_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e5_CaseStructureFrame_0001.vhd" line 120: Output port <cEnableOut> of the instance <n_Logical_Shift_3679> is unconnected or connected to loadless signal.
    Found 16-bit 5-to-1 multiplexer for signal <s_3696> created at line 165.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaAG_000001e5_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_000001e6_CaseStructure_487>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructure_487.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   7 Multiplexer(s).
Unit <NiFpgaAG_000001e6_CaseStructure_487> synthesized.

Synthesizing Unit <NiFpgaAG_000001e6_CaseStructureFrame_0000>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0000.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000001e6_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_000001e6_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000001e6_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_000001e6_CaseStructureFrame_0002>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0002.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000001e6_CaseStructureFrame_0002> synthesized.

Synthesizing Unit <NiFpgaAG_000001e6_CaseStructureFrame_0003>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0003.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000001e6_CaseStructureFrame_0003> synthesized.

Synthesizing Unit <NiFpgaAG_000001e6_CaseStructureFrame_0004>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0004.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000001e6_CaseStructureFrame_0004> synthesized.

Synthesizing Unit <NiLvLogicalShift_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvLogicalShift.vhd".
    Summary:
	no macro.
Unit <NiLvLogicalShift_2> synthesized.

Synthesizing Unit <NiLvFxpShiftBase_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpShiftBase.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpShiftBase.vhd" line 279: Output port <cOverflow> of the instance <GenVariableScale.NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpShiftBase_2> synthesized.

Synthesizing Unit <FxpDynamicShift>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDynamicShift.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDynamicShift.vhd" line 272: Output port <cGuard> of the instance <GenLeftShift.FxpShiftCoreLeft> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDynamicShift.vhd" line 272: Output port <cSticky> of the instance <GenLeftShift.FxpShiftCoreLeft> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDynamicShift.vhd" line 331: Output port <cOverflow> of the instance <GenRightShift.FxpShiftCoreRight> is unconnected or connected to loadless signal.
    Found 17-bit adder for signal <GenRightShift.cRsShift> created at line 1634.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <FxpDynamicShift> synthesized.

Synthesizing Unit <FxpShiftCore_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpShiftCore.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   6 Multiplexer(s).
Unit <FxpShiftCore_1> synthesized.

Synthesizing Unit <FxpShiftCore_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpShiftCore.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   6 Multiplexer(s).
Unit <FxpShiftCore_2> synthesized.

Synthesizing Unit <NiLvFxpEnableHandler_9>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandler.vhd".
    Summary:
	no macro.
Unit <NiLvFxpEnableHandler_9> synthesized.

Synthesizing Unit <NiFpgaAG_000001e9_CaseStructureFrame_0000>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e9_CaseStructureFrame_0000.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_fixed_dash_point> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e9_CaseStructureFrame_0000.vhd" line 36: Output port <cOverflow> of the instance <n_High_Throughput_Subtract_5718_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e9_CaseStructureFrame_0000.vhd" line 36: Output port <cReadyForInput> of the instance <n_High_Throughput_Subtract_5718_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e9_CaseStructureFrame_0000.vhd" line 36: Output port <cOutputValid> of the instance <n_High_Throughput_Subtract_5718_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e9_CaseStructureFrame_0000.vhd" line 36: Output port <cEnableOut> of the instance <n_High_Throughput_Subtract_5718_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000001e9_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <FxpSubtracterWrap_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpSubtracterWrap.vhd".
WARNING:Xst:647 - Input <cInputValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cReadyForOutput> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnables> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <cReadyForInput> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cOutputValid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <FxpSubtracterWrap_3> synthesized.

Synthesizing Unit <FxpSubtracter_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpSubtracter.vhd".
    Found 19-bit subtractor for signal <aZ> created at line 67.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <FxpSubtracter_3> synthesized.

Synthesizing Unit <NiFpgaAG_000001e9_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e9_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e9_CaseStructureFrame_0001.vhd" line 35: Output port <cOverflow> of the instance <n_High_Throughput_Subtract_1001_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e9_CaseStructureFrame_0001.vhd" line 35: Output port <cReadyForInput> of the instance <n_High_Throughput_Subtract_1001_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e9_CaseStructureFrame_0001.vhd" line 35: Output port <cOutputValid> of the instance <n_High_Throughput_Subtract_1001_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e9_CaseStructureFrame_0001.vhd" line 35: Output port <cEnableOut> of the instance <n_High_Throughput_Subtract_1001_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000001e9_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <FxpSubtracterWrap_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpSubtracterWrap.vhd".
WARNING:Xst:647 - Input <cInputValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cReadyForOutput> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnables> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <cReadyForInput> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cOutputValid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <FxpSubtracterWrap_4> synthesized.

Synthesizing Unit <FxpSubtracter_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpSubtracter.vhd".
    Found 19-bit subtractor for signal <aZ> created at line 67.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <FxpSubtracter_4> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_10>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FloatingFeedbackGInit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cInitEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FloatingFeedbackGInit_10> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_9>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_9> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_9>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCoreBase.vhd".
    Found 8-bit register for signal <cMuxData<2>>.
    Found 8-bit register for signal <cMuxData<3>>.
    Found 8-bit register for signal <cMuxData<4>>.
    Found 8-bit register for signal <cMuxData<5>>.
    Found 8-bit register for signal <cMuxData<6>>.
    Found 8-bit register for signal <cMuxData<7>>.
    Found 8-bit register for signal <cMuxData<8>>.
    Found 8-bit register for signal <cMuxData<9>>.
    Found 8-bit register for signal <cMuxData<10>>.
    Found 8-bit register for signal <cMuxData<11>>.
    Found 8-bit register for signal <cMuxData<12>>.
    Found 8-bit register for signal <cMuxData<13>>.
    Found 8-bit register for signal <cMuxData<14>>.
    Found 8-bit register for signal <cMuxData<15>>.
    Found 8-bit register for signal <cMuxData<16>>.
    Found 8-bit register for signal <cMuxData<17>>.
    Found 8-bit register for signal <cMuxData<18>>.
    Found 8-bit register for signal <cMuxData<19>>.
    Found 8-bit register for signal <cMuxData<20>>.
    Found 8-bit register for signal <cRegArray<20>>.
    Found 8-bit register for signal <cMuxData<1>>.
    Summary:
	inferred 168 D-type flip-flop(s).
Unit <NiFpgaRegisterCoreBase_9> synthesized.

Synthesizing Unit <FXPDivWrap>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivWrap.vhd".
WARNING:Xst:647 - Input <cFromResTopEnables<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnables<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FXPDivWrap> synthesized.

Synthesizing Unit <FxpMultiCycleEnableChainCtrl_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpMultiCycleEnableChainCtrl.vhd".
WARNING:Xst:647 - Input <cCoreDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FxpMultiCycleEnableChainCtrl_2> synthesized.

Synthesizing Unit <FxpThreeWireToFourWire_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpThreeWireToFourWire.vhd".
    Found 1-bit register for signal <cIpReadyForInputLatch>.
    Found 1-bit register for signal <cIpEnableReg>.
    Found 20-bit register for signal <cBufferData>.
    Found 2-bit register for signal <cMachineState>.
    Found finite state machine <FSM_16> for signal <cMachineState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 20                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | nodatabufferempty                              |
    | Power Up State     | nodatabufferempty                              |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 4-to-1 multiplexer for signal <cIpNxEnable> created at line 194.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <FxpThreeWireToFourWire_2> synthesized.

Synthesizing Unit <FxpDiv>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDiv.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDiv.vhd" line 211: Output port <cNextDataReady> of the instance <HandShake> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDiv.vhd" line 211: Output port <cDataReady> of the instance <HandShake> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <FxpDiv> synthesized.

Synthesizing Unit <FxpRegStage_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRegStage.vhd".
WARNING:Xst:647 - Input <cTopViEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cClockEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FxpRegStage_3> synthesized.

Synthesizing Unit <FxpDivSign>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivSign.vhd".
    Found 1-bit register for signal <cXSign>.
    Found 1-bit register for signal <cDataReady>.
    Found 18-bit register for signal <cYOut>.
    Found 20-bit register for signal <cXOut>.
    Found 20-bit subtractor for signal <cXIn[19]_unary_minus_1_OUT<19:0>> created at line 0.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FxpDivSign> synthesized.

Synthesizing Unit <FxpDivInteger>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInteger.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInteger.vhd" line 127: Output port <cNextDataReady> of the instance <Stage1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInteger.vhd" line 165: Output port <cNextDataReady> of the instance <pipeline_stage.GenStage[2].StageX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInteger.vhd" line 165: Output port <cNextDataReady> of the instance <pipeline_stage.GenStage[3].StageX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInteger.vhd" line 165: Output port <cNextDataReady> of the instance <pipeline_stage.GenStage[4].StageX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInteger.vhd" line 165: Output port <cNextDataReady> of the instance <pipeline_stage.GenStage[5].StageX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInteger.vhd" line 165: Output port <cNextDataReady> of the instance <pipeline_stage.GenStage[6].StageX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInteger.vhd" line 165: Output port <cNextDataReady> of the instance <pipeline_stage.GenStage[7].StageX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInteger.vhd" line 165: Output port <cNextDataReady> of the instance <pipeline_stage.GenStage[8].StageX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInteger.vhd" line 165: Output port <cNextDataReady> of the instance <pipeline_stage.GenStage[9].StageX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInteger.vhd" line 165: Output port <cNextDataReady> of the instance <pipeline_stage.GenStage[10].StageX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInteger.vhd" line 165: Output port <cNextDataReady> of the instance <pipeline_stage.GenStage[11].StageX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInteger.vhd" line 165: Output port <cNextDataReady> of the instance <pipeline_stage.GenStage[12].StageX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInteger.vhd" line 165: Output port <cNextDataReady> of the instance <pipeline_stage.GenStage[13].StageX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInteger.vhd" line 165: Output port <cNextDataReady> of the instance <pipeline_stage.GenStage[14].StageX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInteger.vhd" line 165: Output port <cNextDataReady> of the instance <pipeline_stage.GenStage[15].StageX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInteger.vhd" line 165: Output port <cNextDataReady> of the instance <pipeline_stage.GenStage[16].StageX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInteger.vhd" line 165: Output port <cNextDataReady> of the instance <pipeline_stage.GenStage[17].StageX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInteger.vhd" line 165: Output port <cNextDataReady> of the instance <pipeline_stage.GenStage[18].StageX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInteger.vhd" line 165: Output port <cNextDataReady> of the instance <pipeline_stage.GenStage[19].StageX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInteger.vhd" line 228: Output port <aCout> of the instance <Signed.SignedBlock.Correction> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <FxpDivInteger> synthesized.

Synthesizing Unit <FxpDivStage_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivStage.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivStage.vhd" line 111: Output port <cInitCompute> of the instance <HandShake> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivStage.vhd" line 111: Output port <cReadyForData> of the instance <HandShake> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <cSignReg>.
    Found 18-bit register for signal <cDsReg>.
    Found 38-bit register for signal <cDdReg>.
    Summary:
	inferred  57 D-type flip-flop(s).
Unit <FxpDivStage_1> synthesized.

Synthesizing Unit <AddSub_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd".
WARNING:Xst:647 - Input <aCin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 216: Output port <aCoutAst> of the instance <UnsignedAddSub.Gen1BitAddSubs[0].OneBitAddSubUX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 216: Output port <aCoutAst> of the instance <UnsignedAddSub.Gen1BitAddSubs[1].OneBitAddSubUX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 216: Output port <aCoutAst> of the instance <UnsignedAddSub.Gen1BitAddSubs[2].OneBitAddSubUX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 216: Output port <aCoutAst> of the instance <UnsignedAddSub.Gen1BitAddSubs[3].OneBitAddSubUX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 216: Output port <aCoutAst> of the instance <UnsignedAddSub.Gen1BitAddSubs[4].OneBitAddSubUX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 216: Output port <aCoutAst> of the instance <UnsignedAddSub.Gen1BitAddSubs[5].OneBitAddSubUX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 216: Output port <aCoutAst> of the instance <UnsignedAddSub.Gen1BitAddSubs[6].OneBitAddSubUX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 216: Output port <aCoutAst> of the instance <UnsignedAddSub.Gen1BitAddSubs[7].OneBitAddSubUX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 216: Output port <aCoutAst> of the instance <UnsignedAddSub.Gen1BitAddSubs[8].OneBitAddSubUX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 216: Output port <aCoutAst> of the instance <UnsignedAddSub.Gen1BitAddSubs[9].OneBitAddSubUX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 216: Output port <aCoutAst> of the instance <UnsignedAddSub.Gen1BitAddSubs[10].OneBitAddSubUX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 216: Output port <aCoutAst> of the instance <UnsignedAddSub.Gen1BitAddSubs[11].OneBitAddSubUX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 216: Output port <aCoutAst> of the instance <UnsignedAddSub.Gen1BitAddSubs[12].OneBitAddSubUX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 216: Output port <aCoutAst> of the instance <UnsignedAddSub.Gen1BitAddSubs[13].OneBitAddSubUX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 216: Output port <aCoutAst> of the instance <UnsignedAddSub.Gen1BitAddSubs[14].OneBitAddSubUX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 216: Output port <aCoutAst> of the instance <UnsignedAddSub.Gen1BitAddSubs[15].OneBitAddSubUX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 216: Output port <aCoutAst> of the instance <UnsignedAddSub.Gen1BitAddSubs[16].OneBitAddSubUX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 216: Output port <aCoutAst> of the instance <UnsignedAddSub.Gen1BitAddSubs[17].OneBitAddSubUX> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <AddSub_1> synthesized.

Synthesizing Unit <AddSub1Bit_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub1Bit.vhd".
WARNING:Xst:653 - Signal <aCoutAst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <AddSub1Bit_1> synthesized.

Synthesizing Unit <FxpDivStage_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivStage.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivStage.vhd" line 111: Output port <cInitCompute> of the instance <HandShake> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivStage.vhd" line 111: Output port <cReadyForData> of the instance <HandShake> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <cSignReg>.
    Found 18-bit register for signal <cDsReg>.
    Found 38-bit register for signal <cDdReg>.
    Summary:
	inferred  57 D-type flip-flop(s).
Unit <FxpDivStage_2> synthesized.

Synthesizing Unit <AddSub_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 125: Output port <aCoutAst> of the instance <SignedAddSub.MSB1Inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 180: Output port <aCoutAst> of the instance <SignedAddSub.OtherBits[17].OneBitAddSubSX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 180: Output port <aCoutAst> of the instance <SignedAddSub.OtherBits[16].OneBitAddSubSX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 180: Output port <aCoutAst> of the instance <SignedAddSub.OtherBits[15].OneBitAddSubSX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 180: Output port <aCoutAst> of the instance <SignedAddSub.OtherBits[14].OneBitAddSubSX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 180: Output port <aCoutAst> of the instance <SignedAddSub.OtherBits[13].OneBitAddSubSX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 180: Output port <aCoutAst> of the instance <SignedAddSub.OtherBits[12].OneBitAddSubSX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 180: Output port <aCoutAst> of the instance <SignedAddSub.OtherBits[11].OneBitAddSubSX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 180: Output port <aCoutAst> of the instance <SignedAddSub.OtherBits[10].OneBitAddSubSX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 180: Output port <aCoutAst> of the instance <SignedAddSub.OtherBits[9].OneBitAddSubSX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 180: Output port <aCoutAst> of the instance <SignedAddSub.OtherBits[8].OneBitAddSubSX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 180: Output port <aCoutAst> of the instance <SignedAddSub.OtherBits[7].OneBitAddSubSX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 180: Output port <aCoutAst> of the instance <SignedAddSub.OtherBits[6].OneBitAddSubSX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 180: Output port <aCoutAst> of the instance <SignedAddSub.OtherBits[5].OneBitAddSubSX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 180: Output port <aCoutAst> of the instance <SignedAddSub.OtherBits[4].OneBitAddSubSX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 180: Output port <aCoutAst> of the instance <SignedAddSub.OtherBits[3].OneBitAddSubSX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 180: Output port <aCoutAst> of the instance <SignedAddSub.OtherBits[2].OneBitAddSubSX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 180: Output port <aCoutAst> of the instance <SignedAddSub.OtherBits[1].OneBitAddSubSX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" line 180: Output port <aCoutAst> of the instance <SignedAddSub.OtherBits[0].OneBitAddSubSX> is unconnected or connected to loadless signal.
    Summary:
Unit <AddSub_2> synthesized.

Synthesizing Unit <AddSub1Bit_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub1Bit.vhd".
    Summary:
	no macro.
Unit <AddSub1Bit_2> synthesized.

Synthesizing Unit <FxpRegStage_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRegStage.vhd".
WARNING:Xst:647 - Input <cTopViEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cClockEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FxpRegStage_4> synthesized.

Synthesizing Unit <NiLvFxpCeiling>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCeiling.vhd".
    Summary:
	no macro.
Unit <NiLvFxpCeiling> synthesized.

Synthesizing Unit <NiLvFxpCoerce_10>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd" line 170: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 18-bit adder for signal <n0009> created at line 1634.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpCoerce_10> synthesized.

Synthesizing Unit <NiLvFxpEnableHandler_10>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandler.vhd".
    Summary:
	no macro.
Unit <NiLvFxpEnableHandler_10> synthesized.

Synthesizing Unit <NiLvAdd_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvAdd.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvAdd_4> synthesized.

Synthesizing Unit <NiLvFxpAdd_7>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpAdd.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpAdd.vhd" line 137: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 19-bit adder for signal <n0021> created at line 1634.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpAdd_7> synthesized.

Synthesizing Unit <NiLvCoerce_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCoerce.vhd".
    Summary:
	no macro.
Unit <NiLvCoerce_3> synthesized.

Synthesizing Unit <NiLvToInteger_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToInteger.vhd".
    Summary:
	no macro.
Unit <NiLvToInteger_3> synthesized.

Synthesizing Unit <NiLvFxpCoerce_11>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd" line 170: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiLvFxpCoerce_11> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_10>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrIndOpt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_10> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_11>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrIndOpt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_11> synthesized.

Synthesizing Unit <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd".
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000009<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000009<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000b<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000b<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000d<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000d<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000f<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000f<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 254: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 271: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_2113> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 301: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 318: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_6241> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 348: Output port <enable_out> of the instance <n_resholder_r_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 379: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_1983> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 409: Output port <cOverflow> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 409: Output port <cReadyForInput> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 409: Output port <cOutputValid> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 409: Output port <cEnableOut> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 451: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_3484> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 481: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_3325> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 511: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_6253> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 541: Output port <cOverflow> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 541: Output port <cReadyForInput> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 541: Output port <cOutputValid> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 541: Output port <cEnableOut> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 583: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_2201> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 613: Output port <cOverflow> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 613: Output port <cReadyForInput> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 613: Output port <cOutputValid> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 613: Output port <cEnableOut> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 655: Output port <enable_out> of the instance <n_NiFpgaAG_0000021b_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 664: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 707: Output port <cEnableOut> of the instance <n_High_Throughput_Rectangular_To_Polar_700_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 758: Output port <cOverflow> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 758: Output port <cReadyForInput> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 758: Output port <cOutputValid> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 758: Output port <cEnableOut> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 803: Output port <cEnableOut> of the instance <n_prim_CVT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 835: Output port <cEnableOut> of the instance <n_Less_Than_0_ques_790> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 857: Output port <cEnableOut> of the instance <n_Select_836> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 877: Output port <cEnableOut> of the instance <n_Less_Or_Equal_ques_433> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 908: Output port <cEnableOut> of the instance <n_Greater_ques_5366> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 939: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_641> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 970: Output port <cEnableOut> of the instance <n_Less_Or_Equal_ques_3416> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 1001: Output port <cEnableOut> of the instance <n_Greater_ques_3241> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 1032: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_641_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 1063: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_641_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 1207: Output port <cOverflow> of the instance <n_High_Throughput_Divide_69_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 1207: Output port <cEnableOut> of the instance <n_High_Throughput_Divide_69_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 1248: Output port <enable_out> of the instance <n_resholder_w_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 1265: Output port <cEnableOut> of the instance <n_Round_Toward_plus_Infinity_3146> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 1291: Output port <cEnableOut> of the instance <n_Add_1988> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 1332: Output port <cEnableOut> of the instance <n_prim_CVT_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 1364: Output port <enable_out> of the instance <n_resholder_w_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 1381: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 1381: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 1405: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 1405: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 1429: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 1429: Output port <data> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 1453: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 1453: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 1453: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 1478: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 1503: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 1503: Output port <data> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 1527: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2.vhd" line 1552: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_7> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000010> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000016> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   4 Multiplexer(s).
Unit <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2> synthesized.

Synthesizing Unit <NiFpgaAG_0000021e_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000021e_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000021e_CaseStructureFrame_0001.vhd" line 92: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
    Summary:
	inferred   4 Multiplexer(s).
Unit <NiFpgaAG_0000021e_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_0000021f_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000021f_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000021f_CaseStructureFrame_0001.vhd" line 120: Output port <cEnableOut> of the instance <n_Logical_Shift_3679> is unconnected or connected to loadless signal.
    Found 16-bit 5-to-1 multiplexer for signal <s_3696> created at line 165.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaAG_0000021f_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd".
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000009<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000009<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000b<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000b<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000d<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000d<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000f<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000f<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 254: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 271: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_2113> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 301: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 318: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_6241> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 348: Output port <enable_out> of the instance <n_resholder_r_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 379: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_1983> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 409: Output port <cOverflow> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 409: Output port <cReadyForInput> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 409: Output port <cOutputValid> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 409: Output port <cEnableOut> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 451: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_3484> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 481: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_3325> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 511: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_6253> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 541: Output port <cOverflow> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 541: Output port <cReadyForInput> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 541: Output port <cOutputValid> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 541: Output port <cEnableOut> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 583: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_2201> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 613: Output port <cOverflow> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 613: Output port <cReadyForInput> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 613: Output port <cOutputValid> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 613: Output port <cEnableOut> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 655: Output port <enable_out> of the instance <n_NiFpgaAG_00000255_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 664: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 707: Output port <cEnableOut> of the instance <n_High_Throughput_Rectangular_To_Polar_700_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 758: Output port <cOverflow> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 758: Output port <cReadyForInput> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 758: Output port <cOutputValid> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 758: Output port <cEnableOut> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 803: Output port <cEnableOut> of the instance <n_prim_CVT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 835: Output port <cEnableOut> of the instance <n_Less_Than_0_ques_790> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 857: Output port <cEnableOut> of the instance <n_Select_836> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 877: Output port <cEnableOut> of the instance <n_Less_Or_Equal_ques_433> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 908: Output port <cEnableOut> of the instance <n_Greater_ques_5366> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 939: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_641> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 970: Output port <cEnableOut> of the instance <n_Less_Or_Equal_ques_3416> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 1001: Output port <cEnableOut> of the instance <n_Greater_ques_3241> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 1032: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_641_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 1063: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_641_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 1207: Output port <cOverflow> of the instance <n_High_Throughput_Divide_69_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 1207: Output port <cEnableOut> of the instance <n_High_Throughput_Divide_69_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 1248: Output port <enable_out> of the instance <n_resholder_w_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 1265: Output port <cEnableOut> of the instance <n_Round_Toward_plus_Infinity_3146> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 1291: Output port <cEnableOut> of the instance <n_Add_1988> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 1332: Output port <cEnableOut> of the instance <n_prim_CVT_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 1364: Output port <enable_out> of the instance <n_resholder_w_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 1381: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 1381: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 1405: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 1405: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 1429: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 1429: Output port <data> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 1453: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 1453: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 1453: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 1478: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 1503: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 1503: Output port <data> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 1527: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3.vhd" line 1552: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_7> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000010> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000016> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   4 Multiplexer(s).
Unit <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3> synthesized.

Synthesizing Unit <NiFpgaAG_00000258_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000258_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000258_CaseStructureFrame_0001.vhd" line 92: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
    Summary:
	inferred   4 Multiplexer(s).
Unit <NiFpgaAG_00000258_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_00000259_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000259_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000259_CaseStructureFrame_0001.vhd" line 120: Output port <cEnableOut> of the instance <n_Logical_Shift_3679> is unconnected or connected to loadless signal.
    Found 16-bit 5-to-1 multiplexer for signal <s_3696> created at line 165.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaAG_00000259_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd".
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000009<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000009<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000b<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000b<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000d<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000d<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000f<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000f<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 254: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 271: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_2113> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 301: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 318: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_6241> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 348: Output port <enable_out> of the instance <n_resholder_r_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 379: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_1983> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 409: Output port <cOverflow> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 409: Output port <cReadyForInput> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 409: Output port <cOutputValid> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 409: Output port <cEnableOut> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 451: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_3484> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 481: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_3325> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 511: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_6253> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 541: Output port <cOverflow> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 541: Output port <cReadyForInput> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 541: Output port <cOutputValid> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 541: Output port <cEnableOut> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 583: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_2201> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 613: Output port <cOverflow> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 613: Output port <cReadyForInput> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 613: Output port <cOutputValid> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 613: Output port <cEnableOut> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 655: Output port <enable_out> of the instance <n_NiFpgaAG_0000028f_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 664: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 707: Output port <cEnableOut> of the instance <n_High_Throughput_Rectangular_To_Polar_700_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 758: Output port <cOverflow> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 758: Output port <cReadyForInput> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 758: Output port <cOutputValid> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 758: Output port <cEnableOut> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 803: Output port <cEnableOut> of the instance <n_prim_CVT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 835: Output port <cEnableOut> of the instance <n_Less_Than_0_ques_790> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 857: Output port <cEnableOut> of the instance <n_Select_836> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 877: Output port <cEnableOut> of the instance <n_Less_Or_Equal_ques_433> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 908: Output port <cEnableOut> of the instance <n_Greater_ques_5366> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 939: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_641> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 970: Output port <cEnableOut> of the instance <n_Less_Or_Equal_ques_3416> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 1001: Output port <cEnableOut> of the instance <n_Greater_ques_3241> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 1032: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_641_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 1063: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_641_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 1207: Output port <cOverflow> of the instance <n_High_Throughput_Divide_69_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 1207: Output port <cEnableOut> of the instance <n_High_Throughput_Divide_69_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 1248: Output port <enable_out> of the instance <n_resholder_w_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 1265: Output port <cEnableOut> of the instance <n_Round_Toward_plus_Infinity_3146> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 1291: Output port <cEnableOut> of the instance <n_Add_1988> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 1332: Output port <cEnableOut> of the instance <n_prim_CVT_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 1364: Output port <enable_out> of the instance <n_resholder_w_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 1381: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 1381: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 1405: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 1405: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 1429: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 1429: Output port <data> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 1453: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 1453: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 1453: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 1478: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 1503: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 1503: Output port <data> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 1527: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4.vhd" line 1552: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_7> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000010> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000016> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   4 Multiplexer(s).
Unit <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4> synthesized.

Synthesizing Unit <NiFpgaAG_00000292_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000292_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000292_CaseStructureFrame_0001.vhd" line 92: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
    Summary:
	inferred   4 Multiplexer(s).
Unit <NiFpgaAG_00000292_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_00000293_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000293_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000293_CaseStructureFrame_0001.vhd" line 120: Output port <cEnableOut> of the instance <n_Logical_Shift_3679> is unconnected or connected to loadless signal.
    Found 16-bit 5-to-1 multiplexer for signal <s_3696> created at line 165.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaAG_00000293_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd".
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000009<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000009<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000b<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000b<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000d<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000d<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000f<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000f<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 254: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 271: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_2113> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 301: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 318: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_6241> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 348: Output port <enable_out> of the instance <n_resholder_r_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 379: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_1983> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 409: Output port <cOverflow> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 409: Output port <cReadyForInput> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 409: Output port <cOutputValid> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 409: Output port <cEnableOut> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 451: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_3484> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 481: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_3325> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 511: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_6253> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 541: Output port <cOverflow> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 541: Output port <cReadyForInput> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 541: Output port <cOutputValid> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 541: Output port <cEnableOut> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 583: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_2201> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 613: Output port <cOverflow> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 613: Output port <cReadyForInput> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 613: Output port <cOutputValid> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 613: Output port <cEnableOut> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 655: Output port <enable_out> of the instance <n_NiFpgaAG_000002c9_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 664: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 707: Output port <cEnableOut> of the instance <n_High_Throughput_Rectangular_To_Polar_700_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 758: Output port <cOverflow> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 758: Output port <cReadyForInput> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 758: Output port <cOutputValid> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 758: Output port <cEnableOut> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 803: Output port <cEnableOut> of the instance <n_prim_CVT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 835: Output port <cEnableOut> of the instance <n_Less_Than_0_ques_790> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 857: Output port <cEnableOut> of the instance <n_Select_836> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 877: Output port <cEnableOut> of the instance <n_Less_Or_Equal_ques_433> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 908: Output port <cEnableOut> of the instance <n_Greater_ques_5366> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 939: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_641> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 970: Output port <cEnableOut> of the instance <n_Less_Or_Equal_ques_3416> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 1001: Output port <cEnableOut> of the instance <n_Greater_ques_3241> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 1032: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_641_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 1063: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_641_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 1207: Output port <cOverflow> of the instance <n_High_Throughput_Divide_69_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 1207: Output port <cEnableOut> of the instance <n_High_Throughput_Divide_69_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 1248: Output port <enable_out> of the instance <n_resholder_w_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 1265: Output port <cEnableOut> of the instance <n_Round_Toward_plus_Infinity_3146> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 1291: Output port <cEnableOut> of the instance <n_Add_1988> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 1332: Output port <cEnableOut> of the instance <n_prim_CVT_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 1364: Output port <enable_out> of the instance <n_resholder_w_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 1381: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 1381: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 1405: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 1405: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 1429: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 1429: Output port <data> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 1453: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 1453: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 1453: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 1478: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 1503: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 1503: Output port <data> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 1527: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5.vhd" line 1552: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_7> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000010> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000016> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   4 Multiplexer(s).
Unit <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5> synthesized.

Synthesizing Unit <NiFpgaAG_000002cc_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000002cc_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000002cc_CaseStructureFrame_0001.vhd" line 92: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
    Summary:
	inferred   4 Multiplexer(s).
Unit <NiFpgaAG_000002cc_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_000002cd_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000002cd_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000002cd_CaseStructureFrame_0001.vhd" line 120: Output port <cEnableOut> of the instance <n_Logical_Shift_3679> is unconnected or connected to loadless signal.
    Found 16-bit 5-to-1 multiplexer for signal <s_3696> created at line 165.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaAG_000002cd_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd".
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000009<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000009<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000b<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000b<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000d<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000d<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000f<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000f<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 254: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 271: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_2113> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 301: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 318: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_6241> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 348: Output port <enable_out> of the instance <n_resholder_r_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 379: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_1983> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 409: Output port <cOverflow> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 409: Output port <cReadyForInput> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 409: Output port <cOutputValid> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 409: Output port <cEnableOut> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 451: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_3484> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 481: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_3325> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 511: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_6253> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 541: Output port <cOverflow> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 541: Output port <cReadyForInput> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 541: Output port <cOutputValid> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 541: Output port <cEnableOut> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 583: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_2201> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 613: Output port <cOverflow> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 613: Output port <cReadyForInput> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 613: Output port <cOutputValid> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 613: Output port <cEnableOut> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 655: Output port <enable_out> of the instance <n_NiFpgaAG_00000303_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 664: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 707: Output port <cEnableOut> of the instance <n_High_Throughput_Rectangular_To_Polar_700_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 758: Output port <cOverflow> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 758: Output port <cReadyForInput> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 758: Output port <cOutputValid> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 758: Output port <cEnableOut> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 803: Output port <cEnableOut> of the instance <n_prim_CVT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 835: Output port <cEnableOut> of the instance <n_Less_Than_0_ques_790> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 857: Output port <cEnableOut> of the instance <n_Select_836> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 877: Output port <cEnableOut> of the instance <n_Less_Or_Equal_ques_433> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 908: Output port <cEnableOut> of the instance <n_Greater_ques_5366> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 939: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_641> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 970: Output port <cEnableOut> of the instance <n_Less_Or_Equal_ques_3416> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 1001: Output port <cEnableOut> of the instance <n_Greater_ques_3241> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 1032: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_641_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 1063: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_641_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 1207: Output port <cOverflow> of the instance <n_High_Throughput_Divide_69_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 1207: Output port <cEnableOut> of the instance <n_High_Throughput_Divide_69_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 1248: Output port <enable_out> of the instance <n_resholder_w_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 1265: Output port <cEnableOut> of the instance <n_Round_Toward_plus_Infinity_3146> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 1291: Output port <cEnableOut> of the instance <n_Add_1988> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 1332: Output port <cEnableOut> of the instance <n_prim_CVT_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 1364: Output port <enable_out> of the instance <n_resholder_w_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 1381: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 1381: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 1405: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 1405: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 1429: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 1429: Output port <data> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 1453: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 1453: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 1453: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 1478: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 1503: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 1503: Output port <data> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 1527: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6.vhd" line 1552: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_7> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000010> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000016> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   4 Multiplexer(s).
Unit <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6> synthesized.

Synthesizing Unit <NiFpgaAG_00000306_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000306_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000306_CaseStructureFrame_0001.vhd" line 92: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
    Summary:
	inferred   4 Multiplexer(s).
Unit <NiFpgaAG_00000306_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_00000307_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000307_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000307_CaseStructureFrame_0001.vhd" line 120: Output port <cEnableOut> of the instance <n_Logical_Shift_3679> is unconnected or connected to loadless signal.
    Found 16-bit 5-to-1 multiplexer for signal <s_3696> created at line 165.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaAG_00000307_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd".
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000009<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000009<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000b<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000b<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000d<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000d<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000f<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000f<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 254: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 271: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_2113> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 301: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 318: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_6241> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 348: Output port <enable_out> of the instance <n_resholder_r_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 379: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_1983> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 409: Output port <cOverflow> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 409: Output port <cReadyForInput> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 409: Output port <cOutputValid> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 409: Output port <cEnableOut> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 451: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_3484> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 481: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_3325> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 511: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_6253> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 541: Output port <cOverflow> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 541: Output port <cReadyForInput> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 541: Output port <cOutputValid> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 541: Output port <cEnableOut> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 583: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_2201> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 613: Output port <cOverflow> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 613: Output port <cReadyForInput> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 613: Output port <cOutputValid> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 613: Output port <cEnableOut> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 655: Output port <enable_out> of the instance <n_NiFpgaAG_0000033d_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 664: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 707: Output port <cEnableOut> of the instance <n_High_Throughput_Rectangular_To_Polar_700_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 758: Output port <cOverflow> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 758: Output port <cReadyForInput> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 758: Output port <cOutputValid> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 758: Output port <cEnableOut> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 803: Output port <cEnableOut> of the instance <n_prim_CVT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 835: Output port <cEnableOut> of the instance <n_Less_Than_0_ques_790> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 857: Output port <cEnableOut> of the instance <n_Select_836> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 877: Output port <cEnableOut> of the instance <n_Less_Or_Equal_ques_433> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 908: Output port <cEnableOut> of the instance <n_Greater_ques_5366> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 939: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_641> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 970: Output port <cEnableOut> of the instance <n_Less_Or_Equal_ques_3416> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 1001: Output port <cEnableOut> of the instance <n_Greater_ques_3241> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 1032: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_641_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 1063: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_641_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 1207: Output port <cOverflow> of the instance <n_High_Throughput_Divide_69_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 1207: Output port <cEnableOut> of the instance <n_High_Throughput_Divide_69_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 1248: Output port <enable_out> of the instance <n_resholder_w_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 1265: Output port <cEnableOut> of the instance <n_Round_Toward_plus_Infinity_3146> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 1291: Output port <cEnableOut> of the instance <n_Add_1988> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 1332: Output port <cEnableOut> of the instance <n_prim_CVT_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 1364: Output port <enable_out> of the instance <n_resholder_w_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 1381: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 1381: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 1405: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 1405: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 1429: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 1429: Output port <data> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 1453: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 1453: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 1453: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 1478: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 1503: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 1503: Output port <data> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 1527: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7.vhd" line 1552: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_7> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000010> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000016> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   4 Multiplexer(s).
Unit <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7> synthesized.

Synthesizing Unit <NiFpgaAG_00000340_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000340_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000340_CaseStructureFrame_0001.vhd" line 92: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
    Summary:
	inferred   4 Multiplexer(s).
Unit <NiFpgaAG_00000340_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_00000341_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000341_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000341_CaseStructureFrame_0001.vhd" line 120: Output port <cEnableOut> of the instance <n_Logical_Shift_3679> is unconnected or connected to loadless signal.
    Found 16-bit 5-to-1 multiplexer for signal <s_3696> created at line 165.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaAG_00000341_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd".
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000009<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000009<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000b<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000b<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000d<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000d<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000f<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000f<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 254: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 271: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_2113> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 301: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 318: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_6241> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 348: Output port <enable_out> of the instance <n_resholder_r_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 379: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_1983> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 409: Output port <cOverflow> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 409: Output port <cReadyForInput> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 409: Output port <cOutputValid> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 409: Output port <cEnableOut> of the instance <n_High_Throughput_Subtract_1196_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 451: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_3484> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 481: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_3325> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 511: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_6253> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 541: Output port <cOverflow> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 541: Output port <cReadyForInput> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 541: Output port <cOutputValid> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 541: Output port <cEnableOut> of the instance <n_High_Throughput_Subtract_6212_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 583: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_2201> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 613: Output port <cOverflow> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 613: Output port <cReadyForInput> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 613: Output port <cOutputValid> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 613: Output port <cEnableOut> of the instance <n_High_Throughput_Subtract_2026_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 655: Output port <enable_out> of the instance <n_NiFpgaAG_00000377_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 664: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 707: Output port <cEnableOut> of the instance <n_High_Throughput_Rectangular_To_Polar_700_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 758: Output port <cOverflow> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 758: Output port <cReadyForInput> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 758: Output port <cOutputValid> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 758: Output port <cEnableOut> of the instance <n_High_Throughput_Add_55_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 803: Output port <cEnableOut> of the instance <n_prim_CVT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 835: Output port <cEnableOut> of the instance <n_Less_Than_0_ques_790> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 857: Output port <cEnableOut> of the instance <n_Select_836> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 877: Output port <cEnableOut> of the instance <n_Less_Or_Equal_ques_433> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 908: Output port <cEnableOut> of the instance <n_Greater_ques_5366> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 939: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_641> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 970: Output port <cEnableOut> of the instance <n_Less_Or_Equal_ques_3416> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 1001: Output port <cEnableOut> of the instance <n_Greater_ques_3241> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 1032: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_641_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 1063: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_641_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 1207: Output port <cOverflow> of the instance <n_High_Throughput_Divide_69_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 1207: Output port <cEnableOut> of the instance <n_High_Throughput_Divide_69_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 1248: Output port <enable_out> of the instance <n_resholder_w_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 1265: Output port <cEnableOut> of the instance <n_Round_Toward_plus_Infinity_3146> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 1291: Output port <cEnableOut> of the instance <n_Add_1988> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 1332: Output port <cEnableOut> of the instance <n_prim_CVT_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 1364: Output port <enable_out> of the instance <n_resholder_w_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 1381: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 1381: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 1405: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 1405: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 1429: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 1429: Output port <data> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 1453: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 1453: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 1453: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 1478: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 1503: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 1503: Output port <data> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 1527: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8.vhd" line 1552: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_7> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000010> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000016> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   4 Multiplexer(s).
Unit <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8> synthesized.

Synthesizing Unit <NiFpgaAG_0000037a_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000037a_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000037a_CaseStructureFrame_0001.vhd" line 92: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
    Summary:
	inferred   4 Multiplexer(s).
Unit <NiFpgaAG_0000037a_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_0000037b_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000037b_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000037b_CaseStructureFrame_0001.vhd" line 120: Output port <cEnableOut> of the instance <n_Logical_Shift_3679> is unconnected or connected to loadless signal.
    Found 16-bit 5-to-1 multiplexer for signal <s_3696> created at line 165.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaAG_0000037b_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_000001bd_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_data_output> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_data_output_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000001bd_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_000003bd_CaseStructureFrame_0000>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003bd_CaseStructureFrame_0000.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000003bd_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_000003bd_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003bd_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_s_3372> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ImageDataClock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000003bd_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_000003c0_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c0_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_s_4795> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ImageDataClock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000003c0_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_000003c3_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c3_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_s_3078> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ImageDataClock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000003c3_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_000003c6_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c6_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_s_4340> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ImageDataClock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000003c6_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_000003c9_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c9_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_s_4112> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ImageDataClock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000003c9_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_000003cc_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003cc_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_s_3059> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ImageDataClock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000003cc_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_000003cf_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003cf_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_s_3836> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ImageDataClock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000003cf_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_000003d2_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003d2_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_s_1687> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ImageDataClock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000003d2_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_000001bc_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_data_output> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_data_output_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000001bc_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <SubVICtlOrInd_16>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrInd.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <init> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cReg>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <SubVICtlOrInd_16> synthesized.

Synthesizing Unit <NiFpgaAG_TimedLoopControllerContainer_1060>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_1060.vhd".
WARNING:Xst:647 - Input <iClkSubdiag_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_1060.vhd" line 64: Output port <oEnableOut> of the instance <TimeLoopCoreFromRioClk40ToImageDataClock> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_TimedLoopControllerContainer_1060> synthesized.

Synthesizing Unit <NiFpgaAG_000003f4_TimedLoopDiagram>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003f4_TimedLoopDiagram.vhd".
WARNING:Xst:647 - Input <iteration> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003f4_TimedLoopDiagram.vhd" line 94: Output port <cEnableOut> of the instance <n_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003f4_TimedLoopDiagram.vhd" line 111: Output port <enable_out> of the instance <n_SubVI_Square_Wave_Generator_15946> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003f4_TimedLoopDiagram.vhd" line 137: Output port <cEnableOut> of the instance <n_Control_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003f4_TimedLoopDiagram.vhd" line 154: Output port <enable_out> of the instance <n_SubVI_Square_Wave_Generator2_16461> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003f4_TimedLoopDiagram.vhd" line 180: Output port <cEnableOut> of the instance <n_Input_Node_13295_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003f4_TimedLoopDiagram.vhd" line 193: Output port <enable_out> of the instance <n_NiFpgaAG_00000418_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003f4_TimedLoopDiagram.vhd" line 207: Output port <enable_out> of the instance <n_NiFpgaAG_0000041a_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003f4_TimedLoopDiagram.vhd" line 221: Output port <cErrorOut> of the instance <n_Output_Node_13255_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003f4_TimedLoopDiagram.vhd" line 221: Output port <cEnableOut> of the instance <n_Output_Node_13255_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000003f4_TimedLoopDiagram> synthesized.

Synthesizing Unit <B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd".
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000009<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000009<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" line 93: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" line 110: Output port <enable_out> of the instance <n_First_Call_ques_81> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" line 128: Output port <cEnableOut> of the instance <n_Or_86> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" line 159: Output port <cStartOfPeriod> of the instance <n_SubVI_niFpgaDdsAccum_vi_97_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" line 159: Output port <cEnableOut> of the instance <n_SubVI_niFpgaDdsAccum_vi_97_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" line 170: Output port <cEnableOut> of the instance <n_Add_428> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" line 263: Output port <cEnableOut> of the instance <n_Less_ques_440> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" line 294: Output port <cEnableOut> of the instance <n_Or_402> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" line 325: Output port <cEnableOut> of the instance <n_Select_388> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" line 345: Output port <cEnableOut> of the instance <n_Less_ques_377> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" line 376: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" line 393: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" line 393: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" line 393: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" line 418: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" line 418: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" line 418: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" line 443: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" line 443: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" line 443: Output port <data> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" line 468: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" line 468: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst.vhd" line 492: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst> synthesized.

Synthesizing Unit <IsFirstCallPrimitive_1015>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/IsFirstCallPrimitive_1015.vhd".
WARNING:Xst:647 - Input <FromResTopEnablePassThruTopEnables<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FromResTopEnablePassThruTopEnables<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <firstTime>.
    Found 1-bit register for signal <prevEnable_in>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <IsFirstCallPrimitive_1015> synthesized.

Synthesizing Unit <DdsAccumulator>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DdsAccumulator.vhd".
    Found 1-bit register for signal <cAccumRollOver>.
    Found 32-bit register for signal <cAccum>.
    Found 32-bit register for signal <cFreqLoc>.
    Found 33-bit adder for signal <cNextAccumVal> created at line 145.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <DdsAccumulator> synthesized.

Synthesizing Unit <NiLvAdd_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvAdd.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvAdd_5> synthesized.

Synthesizing Unit <NiLvFxpAdd_8>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpAdd.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpAdd.vhd" line 137: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpAdd_8> synthesized.

Synthesizing Unit <NiLvCompare_9>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCompare.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvCompare_9> synthesized.

Synthesizing Unit <NiLvFxpCompare_11>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd" line 240: Output port <cOut> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 34-bit subtractor for signal <n0012> created at line 1624.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpCompare_11> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_12>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrIndOpt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_12> synthesized.

Synthesizing Unit <NiFpgaAG_00000418_SequenceFrame>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000418_SequenceFrame.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000418_SequenceFrame.vhd" line 32: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_16130_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000418_SequenceFrame.vhd" line 32: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_16130_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000418_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaDoWrite_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDoWrite.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaDoWrite_5> synthesized.

Synthesizing Unit <NiFpgaAG_0000041a_SequenceFrame>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000041a_SequenceFrame.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000041a_SequenceFrame.vhd" line 32: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_16181_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000041a_SequenceFrame.vhd" line 32: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_16181_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_0000041a_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_TimedLoopControllerContainer_1061>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_1061.vhd".
WARNING:Xst:647 - Input <iClkSubdiag_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_1061.vhd" line 57: Output port <iEnableOut> of the instance <TimeLoopControllerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_TimedLoopControllerContainer_1061> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderRead_8>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLocalResHolderRead.vhd".
WARNING:Xst:647 - Input <cFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cEnableOut>.
    Found 1-bit register for signal <clockDelayedEnableIn>.
    Found 80-bit register for signal <clockDataOutInternal>.
    Summary:
	inferred  82 D-type flip-flop(s).
Unit <NiFpgaLocalResHolderRead_8> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderWrite_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLocalResHolderWrite.vhd".
WARNING:Xst:647 - Input <cDataIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromRes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <cToRes<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <NiFpgaLocalResHolderWrite_4> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderWrite_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLocalResHolderWrite.vhd".
WARNING:Xst:647 - Input <cDataIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromRes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <cToRes<9:2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <NiFpgaLocalResHolderWrite_5> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderWrite_6>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLocalResHolderWrite.vhd".
WARNING:Xst:647 - Input <cDataIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromRes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <cToRes<33:2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <NiFpgaLocalResHolderWrite_6> synthesized.

Synthesizing Unit <InvisibleResholder>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InvisibleResholder.vhd".
WARNING:Xst:647 - Input <FromResbusholddummy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <ToResbusholddummy> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <InvisibleResholder> synthesized.

Synthesizing Unit <NiLvFpgaStockDigitalOutput_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaStockDigitalOutput.vhd".
    Set property "IOB = TRUE" for signal <cSyncRegister>.
    Found 1-bit register for signal <cSyncRegister>.
    Found 1-bit register for signal <cEnableOut>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <NiLvFpgaStockDigitalOutput_1> synthesized.

Synthesizing Unit <NiLvFpgaStockDigitalOutput_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaStockDigitalOutput.vhd".
    Set property "IOB = TRUE" for signal <cSyncRegister>.
    Found 1-bit register for signal <cEnableOut>.
    Found 8-bit register for signal <cSyncRegister>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <NiLvFpgaStockDigitalOutput_2> synthesized.

Synthesizing Unit <bushold>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/bushold.vhd".
WARNING:Xst:647 - Input <dummyFromReshold> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResCL_Config_FVAL_Active_High_ctl_0HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResCL_Config_LVAL_Active_High_ctl_1HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResCL_Config_Spare_Active_High_ctl_3HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <imageDataClockFromResCL_Config_Line_Scan_ctl_4HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResCL_Config_Signal_Mapping_ctl_5HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResCL_Config_Configuration_ctl_6HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <imageDataClockFromResAcq_Control_Initialize_ctl_7HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <imageDataClockFromResAcq_Control_Ignore_DVAL_ctl_8HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <imageDataClockFromResAcq_Control_Acquire_ctl_9HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <imageDataClockFromResAcq_Control_Frames_To_Acq_ctl_10HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <imageDataClockFromResAcq_Control_Line_Scan_Height_ctl_11HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <imageDataClockFromResAcq_Control_Cancel_Acq_ctl_12HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <imageDataClockFromResAcq_Status_Initialized_ind_13HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <imageDataClockFromResAcq_Status_Acq_In_Progress_ind_14HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <imageDataClockFromResAcq_Status_Clocks_Per_Line_ind_15HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <imageDataClockFromResAcq_Status_Lines_Per_Frame_ind_16HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <imageDataClockFromResAcq_Status_Frames_Acq_apost_d_ind_17HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <imageDataClockFromResAcq_Status_DMA_Write_Timeout_ind_18HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResUART_Tx_Data_ctl_19HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResUART_Transmit_ctl_20HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResUART_Receive_ctl_21HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResUART_Byte_Mode_ctl_22HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResUART_Set_Baud_Rate_ctl_23HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResUART_Baud_Rate_ctl_24HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResUART_Rx_Data_ind_25HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResUART_Tx_Ready_ind_26HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResUART_Rx_Ready_ind_27HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResUART_Break_Indicator_ind_28HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResUART_Framing_Error_ind_29HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResUART_Overrun_Error_ind_30HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <imageDataClockFromResSim_ctl_31HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <imageDataClockFromResElements_queued_ind_32HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResElements_Dequeued_ind_33HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <imageDataClockFromResSector_Parameters_Left_ctl_34HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <imageDataClockFromResSector_Parameters_Right_ctl_35HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResAverage_Background_Sector_ind_36HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResZhash_of_Frames_to_Average_ctl_37HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResSector_Threshold_ctl_38HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResLeft_frequency_periods_slash_tick_ctl_39HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResRight_frequency_periods_slash_tick_ctl_40HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResCL_Config_DVAL_Active_High_ctl_2HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/bushold.vhd" line 872: Output port <iStoredData> of the instance <ImageDataClockCrossing.ImageDataClockFromInterface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/bushold.vhd" line 888: Output port <iStoredData> of the instance <ImageDataClockCrossing.ImageDataClockToInterface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/bushold.vhd" line 888: Output port <iReady> of the instance <ImageDataClockCrossing.ImageDataClockToInterface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/bushold.vhd" line 888: Output port <iOResetStatus> of the instance <ImageDataClockCrossing.ImageDataClockToInterface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/bushold.vhd" line 1310: Output port <iStoredData> of the instance <RioClk40Crossing.RioClk40FromInterface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/bushold.vhd" line 1326: Output port <iStoredData> of the instance <RioClk40Crossing.RioClk40ToInterface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/bushold.vhd" line 1326: Output port <iReady> of the instance <RioClk40Crossing.RioClk40ToInterface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/bushold.vhd" line 1326: Output port <iOResetStatus> of the instance <RioClk40Crossing.RioClk40ToInterface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/bushold.vhd" line 1901: Output port <cRegDataOut> of the instance <ChinchClkShifter.ShiftRegister> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/bushold.vhd" line 1901: Output port <cRegWrite> of the instance <ChinchClkShifter.ShiftRegister> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <dummyToReshold> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <chinchClkToResViControlHostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <chinchClkToResViControlHostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <chinchClkToResDiagramResetHostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <chinchClkToResDiagramResetHostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <chinchClkToResViSignatureHostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResCL_Config_FVAL_Active_High_ctl_0HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResCL_Config_FVAL_Active_High_ctl_0HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResCL_Config_LVAL_Active_High_ctl_1HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResCL_Config_LVAL_Active_High_ctl_1HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResCL_Config_Spare_Active_High_ctl_3HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResCL_Config_Spare_Active_High_ctl_3HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResCL_Config_Line_Scan_ctl_4HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResCL_Config_Line_Scan_ctl_4HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResCL_Config_Signal_Mapping_ctl_5HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResCL_Config_Signal_Mapping_ctl_5HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResCL_Config_Configuration_ctl_6HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResCL_Config_Configuration_ctl_6HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Control_Initialize_ctl_7HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Control_Initialize_ctl_7HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Control_Ignore_DVAL_ctl_8HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Control_Ignore_DVAL_ctl_8HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Control_Acquire_ctl_9HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Control_Acquire_ctl_9HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Control_Frames_To_Acq_ctl_10HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Control_Frames_To_Acq_ctl_10HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Control_Line_Scan_Height_ctl_11HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Control_Line_Scan_Height_ctl_11HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Control_Cancel_Acq_ctl_12HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Control_Cancel_Acq_ctl_12HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Status_Initialized_ind_13HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Status_Initialized_ind_13HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Status_Acq_In_Progress_ind_14HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Status_Acq_In_Progress_ind_14HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Status_Clocks_Per_Line_ind_15HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Status_Clocks_Per_Line_ind_15HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Status_Lines_Per_Frame_ind_16HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Status_Lines_Per_Frame_ind_16HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Status_Frames_Acq_apost_d_ind_17HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Status_Frames_Acq_apost_d_ind_17HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Status_DMA_Write_Timeout_ind_18HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Status_DMA_Write_Timeout_ind_18HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Tx_Data_ctl_19HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Tx_Data_ctl_19HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Transmit_ctl_20HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Transmit_ctl_20HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Receive_ctl_21HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Receive_ctl_21HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Byte_Mode_ctl_22HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Byte_Mode_ctl_22HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Set_Baud_Rate_ctl_23HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Set_Baud_Rate_ctl_23HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Baud_Rate_ctl_24HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Baud_Rate_ctl_24HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Rx_Data_ind_25HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Rx_Data_ind_25HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Tx_Ready_ind_26HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Tx_Ready_ind_26HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Rx_Ready_ind_27HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Rx_Ready_ind_27HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Break_Indicator_ind_28HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Break_Indicator_ind_28HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Framing_Error_ind_29HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Framing_Error_ind_29HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Overrun_Error_ind_30HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Overrun_Error_ind_30HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResSim_ctl_31HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResSim_ctl_31HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResElements_queued_ind_32HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResElements_queued_ind_32HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResElements_Dequeued_ind_33HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResElements_Dequeued_ind_33HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResSector_Parameters_Left_ctl_34HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResSector_Parameters_Left_ctl_34HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResSector_Parameters_Right_ctl_35HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResSector_Parameters_Right_ctl_35HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResAverage_Background_Sector_ind_36HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResAverage_Background_Sector_ind_36HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResZhash_of_Frames_to_Average_ctl_37HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResZhash_of_Frames_to_Average_ctl_37HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResSector_Threshold_ctl_38HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResSector_Threshold_ctl_38HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResLeft_frequency_periods_slash_tick_ctl_39HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResLeft_frequency_periods_slash_tick_ctl_39HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResRight_frequency_periods_slash_tick_ctl_40HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResRight_frequency_periods_slash_tick_ctl_40HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResCL_Config_DVAL_Active_High_ctl_2HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResCL_Config_DVAL_Active_High_ctl_2HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 17-bit comparator greater for signal <ImageDataClockCrossing.ImageDataClockAddrInThisDomain> created at line 846
    Found 17-bit comparator greater for signal <iRegPortInRioClk40_Address[16]_GND_8627_o_LessThan_118_o> created at line 1284
    Summary:
	inferred   2 Comparator(s).
	inferred 100 Multiplexer(s).
Unit <bushold> synthesized.

Synthesizing Unit <HandshakeBaseResetCross_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBaseResetCross.vhd".
    Set property "syn_keep = true" for signal <iPush>.
    Set property "syn_keep = true" for signal <iDlyPush>.
    Set property "syn_keep = true" for signal <iLclReady>.
    Set property "use_clock_enable = yes" for signal <oPushToggleToReady>.
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_keep = true" for signal <BlkOut.oDataAckClkEnable>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
WARNING:Xst:647 - Input <aResetToDlyPush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aResetToIResetFast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aPushToggleDly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBaseResetCross.vhd" line 382: Output port <c1ResetFast> of the instance <BlkOut.SyncOReset> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
INFO:Xst:2774 - HDL ADVISOR - INIT, KEEP properties attached to signal iPush may hinder XST clustering optimizations.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <HandshakeBaseResetCross_1> synthesized.

Synthesizing Unit <DFlopBool_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopBool.vhd".
    Set property "syn_preserve = true".
    Summary:
	no macro.
Unit <DFlopBool_1> synthesized.

Synthesizing Unit <DFlopSlvResetVal_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSlvResetVal.vhd".
    Summary:
	no macro.
Unit <DFlopSlvResetVal_2> synthesized.

Synthesizing Unit <ResetSync_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ResetSync.vhd".
    Set property "equivalent_register_removal = no".
    Found 1-bit register for signal <c1ResetFromClk2_ms>.
    Found 1-bit register for signal <c1ResetFromClk2>.
    Found 1-bit register for signal <c2ResetLcl>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <ResetSync_1> synthesized.

Synthesizing Unit <DFlopBool_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopBool.vhd".
    Set property "syn_preserve = true".
    Summary:
	no macro.
Unit <DFlopBool_2> synthesized.

Synthesizing Unit <DFlop_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlop.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "direct_enable". This constraint/property is not supported by the current software release and will be ignored.
    Set property "use_clock_enable = yes" for signal <cQ>.
    Summary:
	no macro.
Unit <DFlop_2> synthesized.

Synthesizing Unit <DFlopBoolFallingEdge>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopBoolFallingEdge.vhd".
    Set property "syn_preserve = true".
    Summary:
	no macro.
Unit <DFlopBoolFallingEdge> synthesized.

Synthesizing Unit <DFlopFallingEdge>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopFallingEdge.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "direct_enable". This constraint/property is not supported by the current software release and will be ignored.
    Set property "use_clock_enable = yes" for signal <cQ>.
    Summary:
	no macro.
Unit <DFlopFallingEdge> synthesized.

Synthesizing Unit <ResetSync_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ResetSync.vhd".
    Set property "equivalent_register_removal = no".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ResetSync.vhd" line 150: Output port <cQ> of the instance <c2ResetFe_msx> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <c1ResetFromClk2_ms>.
    Found 1-bit register for signal <c1ResetFromClk2>.
    Found 1-bit register for signal <c2ResetLcl>.
    Found 1-bit register for signal <c2ResetRe_ms>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <ResetSync_2> synthesized.

Synthesizing Unit <HandshakeBaseResetCross_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBaseResetCross.vhd".
    Set property "syn_keep = true" for signal <iPush>.
    Set property "syn_keep = true" for signal <iDlyPush>.
    Set property "syn_keep = true" for signal <iLclReady>.
    Set property "use_clock_enable = yes" for signal <oPushToggleToReady>.
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_keep = true" for signal <BlkOut.oDataAckClkEnable>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
WARNING:Xst:647 - Input <aResetToDlyPush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aResetToIResetFast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aPushToggleDly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBaseResetCross.vhd" line 382: Output port <c1ResetFast> of the instance <BlkOut.SyncOReset> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
INFO:Xst:2774 - HDL ADVISOR - INIT, KEEP properties attached to signal iPush may hinder XST clustering optimizations.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <HandshakeBaseResetCross_2> synthesized.

Synthesizing Unit <DFlopSlvResetVal_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSlvResetVal.vhd".
    Summary:
	no macro.
Unit <DFlopSlvResetVal_3> synthesized.

Synthesizing Unit <NiFpgaRegFrameworkShiftReg_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegFrameworkShiftReg.vhd".
    Found 1-bit register for signal <ReadBlk.cRegReadLoc>.
    Found 1-bit register for signal <WriteBlk.cDelayedWritePulse1>.
    Found 1-bit register for signal <WriteBlk.cDelayedWritePulse2>.
    Found 1-bit register for signal <cReadShift>.
    Found 96-bit register for signal <cShiftReg>.
    Found 3-bit register for signal <cCounter>.
    Found 3-bit subtractor for signal <GND_8835_o_GND_8835_o_sub_5_OUT<2:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 103 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <NiFpgaRegFrameworkShiftReg_1> synthesized.

Synthesizing Unit <DoubleSyncBoolAsyncIn>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncBoolAsyncIn.vhd".
    Summary:
	no macro.
Unit <DoubleSyncBoolAsyncIn> synthesized.

Synthesizing Unit <DoubleSyncSlAsyncIn>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncSlAsyncIn.vhd".
    Summary:
	no macro.
Unit <DoubleSyncSlAsyncIn> synthesized.

Synthesizing Unit <DoubleSyncAsyncInBase>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncAsyncInBase.vhd".
    Set property "syn_maxfan = 1000000" for signal <oSig_ms>.
    Set property "syn_keep = true" for signal <oSig_ms>.
    Summary:
	no macro.
Unit <DoubleSyncAsyncInBase> synthesized.

Synthesizing Unit <NiFpgaRegFrameworkShiftReg_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegFrameworkShiftReg.vhd".
    Found 1-bit register for signal <ReadBlk.cRegReadLoc>.
    Found 1-bit register for signal <WriteBlk.cDelayedWritePulse1>.
    Found 1-bit register for signal <WriteBlk.cDelayedWritePulse2>.
    Found 1-bit register for signal <cReadShift>.
    Found 736-bit register for signal <cShiftReg>.
    Found 5-bit register for signal <cCounter>.
    Found 5-bit subtractor for signal <GND_9033_o_GND_9033_o_sub_5_OUT<4:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 745 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <NiFpgaRegFrameworkShiftReg_2> synthesized.

Synthesizing Unit <NiLvFpgaStockDigitalInput_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaStockDigitalInput.vhd".
    Set property "syn_maxfan = 1000000" for signal <cFirstRegister_ms>.
    Set property "IOB = TRUE" for signal <cFirstRegister_ms>.
    Set property "syn_maxfan = 1000000" for signal <cSecondRegister>.
    Found 1-bit register for signal <cSecondRegister>.
    Found 1-bit register for signal <cFirstRegister_ms>.
INFO:Xst:2774 - HDL ADVISOR - IOB, MAX_FANOUT properties attached to signal cFirstRegister_ms may hinder XST clustering optimizations.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <NiLvFpgaStockDigitalInput_1> synthesized.

Synthesizing Unit <NiLvFpgaStockDigitalOutput_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaStockDigitalOutput.vhd".
    Set property "IOB = TRUE" for signal <cSyncRegister>.
WARNING:Xst:647 - Input <cFromResholder<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cSyncRegister>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <NiLvFpgaStockDigitalOutput_3> synthesized.

Synthesizing Unit <NiLvFpgaStockDigitalInput_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaStockDigitalInput.vhd".
    Set property "syn_maxfan = 1000000" for signal <cFirstRegister_ms>.
    Set property "IOB = TRUE" for signal <cFirstRegister_ms>.
    Set property "syn_maxfan = 1000000" for signal <cSecondRegister>.
    Found 8-bit register for signal <cSecondRegister>.
    Found 8-bit register for signal <cFirstRegister_ms>.
INFO:Xst:2774 - HDL ADVISOR - IOB, MAX_FANOUT properties attached to signal cFirstRegister_ms may hinder XST clustering optimizations.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <NiLvFpgaStockDigitalInput_2> synthesized.

Synthesizing Unit <TopEnablePassThru>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TopEnablePassThru.vhd".
WARNING:Xst:647 - Input <clkTopEnablesFromReshold> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <TopEnablePassThru> synthesized.

Synthesizing Unit <Interface>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd".
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<105:105>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<211:211>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<317:317>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<423:423>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<529:529>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<635:635>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<741:741>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<847:847>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<953:953>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<1059:1059>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<1165:1165>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<1271:1271>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<1377:1377>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<1483:1483>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<1589:1589>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<1695:1695>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaDataOutArray<2>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaDataOutArray<3>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaDataOutArray<4>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaDataOutArray<5>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaDataOutArray<6>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaDataOutArray<7>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaDataOutArray<8>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaDataOutArray<9>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaDataOutArray<10>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaDataOutArray<11>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaDataOutArray<12>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaDataOutArray<13>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaDataOutArray<14>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaDataOutArray<15>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaCtCountArray<0>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaCtCountArray<1>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaCtCountArray<2>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaCtCountArray<4>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaCtCountArray<5>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaCtCountArray<6>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaCtCountArray<7>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaCtCountArray<8>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaCtCountArray<9>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaCtCountArray<10>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaCtCountArray<11>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaCtCountArray<12>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaCtCountArray<13>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaCtCountArray<14>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaCtCountArray<15>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaStreamStateEnableOutArray> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaStreamStateOutArray<15>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaStreamStateOutArray<14>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaStreamStateOutArray<13>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaStreamStateOutArray<12>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaStreamStateOutArray<11>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaStreamStateOutArray<10>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaStreamStateOutArray<9>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaStreamStateOutArray<8>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaStreamStateOutArray<7>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaStreamStateOutArray<6>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaStreamStateOutArray<5>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaStreamStateOutArray<4>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaStreamStateOutArray<3>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaStreamStateOutArray<2>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaStreamStateOutArray<1>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <DmaStreamStateOutArray<0>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dStreamStateEnableOutArray> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dStreamStateOutArray<15>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dStreamStateOutArray<14>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dStreamStateOutArray<13>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dStreamStateOutArray<12>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dStreamStateOutArray<11>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dStreamStateOutArray<10>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dStreamStateOutArray<9>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dStreamStateOutArray<8>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dStreamStateOutArray<7>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dStreamStateOutArray<6>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dStreamStateOutArray<5>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dStreamStateOutArray<4>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dStreamStateOutArray<3>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dStreamStateOutArray<2>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dStreamStateOutArray<1>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dStreamStateOutArray<0>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dCurrentStreamStateArray<15>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dCurrentStreamStateArray<14>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dCurrentStreamStateArray<13>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dCurrentStreamStateArray<12>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dCurrentStreamStateArray<11>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dCurrentStreamStateArray<10>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dCurrentStreamStateArray<9>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dCurrentStreamStateArray<8>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dCurrentStreamStateArray<7>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dCurrentStreamStateArray<6>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dCurrentStreamStateArray<5>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dCurrentStreamStateArray<4>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dCurrentStreamStateArray<3>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dCurrentStreamStateArray<2>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dCurrentStreamStateArray<1>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dCurrentStreamStateArray<0>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dStartRequestEnableOutArray> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dStopRequestEnableOutArray> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dStopWithFlushRequestEnableOutArray> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 264: Output port <dStopWithFlushRequestTimedOutArray> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 335: Output port <iIrqAckStatus> of the instance <IrqComponents[0].ChinchLvFpgaIrqx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 335: Output port <iIrqEnableOut> of the instance <IrqComponents[0].ChinchLvFpgaIrqx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" line 335: Output port <iIrqAckStatusEnableOut> of the instance <IrqComponents[0].ChinchLvFpgaIrqx> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <DmaClkArray<4:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<2><63:32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwTimeoutArray<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwTimeoutArray<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwTimeoutArray<6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwTimeoutArray<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwTimeoutArray<8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwTimeoutArray<9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwTimeoutArray<10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwTimeoutArray<11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwTimeoutArray<12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwTimeoutArray<13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwTimeoutArray<14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwTimeoutArray<15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwEnableInArray<4:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwEnableOutClearArray<4:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaCtEnableInArray<0:2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaCtEnableInArray<4:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaCtEnableOutClearArray<0:2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaCtEnableOutClearArray<4:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateEnableInArray<4:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateEnableClearArray<4:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateEnableInArray<4:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateEnableClearArray<4:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStartRequestEnableInArray<4:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStartRequestEnableClearArray<4:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopRequestEnableInArray<4:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopRequestEnableClearArray<4:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestEnableInArray<0:1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestEnableInArray<4:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestEnableClearArray<0:1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestEnableClearArray<4:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimeoutArray<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimeoutArray<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimeoutArray<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimeoutArray<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimeoutArray<6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimeoutArray<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimeoutArray<8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimeoutArray<9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimeoutArray<10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimeoutArray<11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimeoutArray<12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimeoutArray<13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimeoutArray<14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimeoutArray<15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <iIrqOutArray[0]_IrqNum> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Interface> synthesized.

Synthesizing Unit <ChinchDmaFifos>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaFifos.vhd".
WARNING:Xst:647 - Input <DmaClkArray<4:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaDataInArray<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaDataInArray<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaDataInArray<2><63:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaDataInArray<4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaDataInArray<5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaDataInArray<6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaDataInArray<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaDataInArray<8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaDataInArray<9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaDataInArray<10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaDataInArray<11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaDataInArray<12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaDataInArray<13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaDataInArray<14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaDataInArray<15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaTimeoutArray<4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaTimeoutArray<5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaTimeoutArray<6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaTimeoutArray<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaTimeoutArray<8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaTimeoutArray<9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaTimeoutArray<10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaTimeoutArray<11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaTimeoutArray<12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaTimeoutArray<13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaTimeoutArray<14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaTimeoutArray<15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaEnableInArray<4:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaEnableClearArray<4:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaCtEnableInArray<4:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaCtEnableOutClearArray<4:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaStreamStateEnableInArray<4:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaStreamStateEnableClearArray<4:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStreamStateEnableInArray<4:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStreamStateEnableClearArray<4:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStartRequestEnableInArray<4:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStartRequestEnableClearArray<4:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopRequestEnableInArray<4:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopRequestEnableClearArray<4:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestEnableInArray<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestEnableInArray<4:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestEnableClearArray<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestEnableClearArray<4:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestTimeoutArray<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestTimeoutArray<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestTimeoutArray<4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestTimeoutArray<5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestTimeoutArray<6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestTimeoutArray<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestTimeoutArray<8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestTimeoutArray<9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestTimeoutArray<10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestTimeoutArray<11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestTimeoutArray<12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestTimeoutArray<13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestTimeoutArray<14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestTimeoutArray<15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[15]_BytesRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[15]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[14]_BytesRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[14]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[13]_BytesRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[13]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[12]_BytesRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[12]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[11]_BytesRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[11]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[10]_BytesRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[10]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[9]_BytesRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[9]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[8]_BytesRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[8]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[7]_BytesRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[7]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[6]_BytesRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[6]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[5]_BytesRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[5]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[4]_BytesRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[4]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[1]_BytesRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[1]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[0]_BytesRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[0]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[15]_WriteLengthInBytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[15]_FifoData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[15]_NumWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[15]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[14]_WriteLengthInBytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[14]_FifoData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[14]_NumWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[14]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[13]_WriteLengthInBytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[13]_FifoData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[13]_NumWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[13]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[12]_WriteLengthInBytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[12]_FifoData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[12]_NumWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[12]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[11]_WriteLengthInBytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[11]_FifoData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[11]_NumWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[11]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[10]_WriteLengthInBytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[10]_FifoData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[10]_NumWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[10]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[9]_WriteLengthInBytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[9]_FifoData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[9]_NumWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[9]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[8]_WriteLengthInBytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[8]_FifoData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[8]_NumWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[8]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[7]_WriteLengthInBytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[7]_FifoData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[7]_NumWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[7]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[6]_WriteLengthInBytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[6]_FifoData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[6]_NumWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[6]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[5]_WriteLengthInBytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[5]_FifoData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[5]_NumWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[5]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[4]_WriteLengthInBytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[4]_FifoData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[4]_NumWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[4]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[3]_WriteLengthInBytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[3]_FifoData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[3]_NumWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[3]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[2]_WriteLengthInBytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[2]_FifoData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[2]_NumWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[2]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[15]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[15]_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[15]_UpdateByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[14]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[14]_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[14]_UpdateByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[13]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[13]_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[13]_UpdateByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[12]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[12]_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[12]_UpdateByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[11]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[11]_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[11]_UpdateByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[10]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[10]_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[10]_UpdateByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[9]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[9]_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[9]_UpdateByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[8]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[8]_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[8]_UpdateByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[7]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[7]_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[7]_UpdateByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[6]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[6]_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[6]_UpdateByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[5]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[5]_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[5]_UpdateByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[4]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[4]_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[4]_UpdateByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[1]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[1]_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[1]_UpdateByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[0]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[0]_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[0]_UpdateByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[15]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[15]_FifoWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[15]_RsrvWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[15]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[14]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[14]_FifoWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[14]_RsrvWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[14]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[13]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[13]_FifoWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[13]_RsrvWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[13]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[12]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[12]_FifoWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[12]_RsrvWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[12]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[11]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[11]_FifoWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[11]_RsrvWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[11]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[10]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[10]_FifoWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[10]_RsrvWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[10]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[9]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[9]_FifoWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[9]_RsrvWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[9]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[8]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[8]_FifoWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[8]_RsrvWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[8]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[7]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[7]_FifoWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[7]_RsrvWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[7]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[6]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[6]_FifoWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[6]_RsrvWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[6]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[5]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[5]_FifoWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[5]_RsrvWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[5]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[4]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[4]_FifoWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[4]_RsrvWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[4]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[3]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[3]_FifoWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[3]_RsrvWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[3]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[2]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[2]_FifoWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[2]_RsrvWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[2]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <DmaDataOutArray<1><63:16>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaCtEnableOutArray<4:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateEnableOutArray<4:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateOutArray<15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateOutArray<14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateOutArray<13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateOutArray<12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateOutArray<11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateOutArray<10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateOutArray<9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateOutArray<8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateOutArray<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateOutArray<6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateOutArray<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateOutArray<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateEnableOutArray<4:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateOutArray<15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateOutArray<14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateOutArray<13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateOutArray<12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateOutArray<11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateOutArray<10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateOutArray<9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateOutArray<8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateOutArray<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateOutArray<6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateOutArray<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateOutArray<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dCurrentStreamStateArray<15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dCurrentStreamStateArray<14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dCurrentStreamStateArray<13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dCurrentStreamStateArray<12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dCurrentStreamStateArray<11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dCurrentStreamStateArray<10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dCurrentStreamStateArray<9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dCurrentStreamStateArray<8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dCurrentStreamStateArray<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dCurrentStreamStateArray<6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dCurrentStreamStateArray<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dCurrentStreamStateArray<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStartRequestEnableOutArray<4:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopRequestEnableOutArray<4:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestEnableOutArray<0:1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestEnableOutArray<4:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimedOutArray<0:1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimedOutArray<4:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ChinchDmaFifos> synthesized.

Synthesizing Unit <ChinchDmaOutputFifoInterface_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd".
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo_NumWriteSpaces<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 370: Output port <cPopFlag> of the instance <NiFpgaFifoPopBufferx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 429: Output port <iByteLanePtr> of the instance <OutStrmFifox> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 562: Output port <bTransitionTimeoutRequestStrobe> of the instance <StreamStateBlock.StartEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 562: Output port <vTransitionRequestStrobe> of the instance <StreamStateBlock.StartEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 562: Output port <vTransitionTimeoutRequestStrobe> of the instance <StreamStateBlock.StartEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 562: Output port <vTimedOut> of the instance <StreamStateBlock.StartEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 590: Output port <bTransitionTimeoutRequestStrobe> of the instance <StreamStateBlock.StopEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 590: Output port <vTransitionTimeoutRequestStrobe> of the instance <StreamStateBlock.StopEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 590: Output port <vTimedOut> of the instance <StreamStateBlock.StopEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 627: Output port <oDataValid> of the instance <StreamStateBlock.GenDefaultStateCrossing.HandshakeStateToDefaultClkDomain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 687: Output port <iStoredData> of the instance <StreamStateBlock.HandshakeStateToBusClkDomain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 687: Output port <iOResetStatus> of the instance <StreamStateBlock.HandshakeStateToBusClkDomain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 687: Output port <oDataValid> of the instance <StreamStateBlock.HandshakeStateToBusClkDomain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 793: Output port <iStoredData> of the instance <StreamStateBlock.HandshakeUnderflowStopRequest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 793: Output port <oData> of the instance <StreamStateBlock.HandshakeUnderflowStopRequest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 793: Output port <iReady> of the instance <StreamStateBlock.HandshakeUnderflowStopRequest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 793: Output port <iOResetStatus> of the instance <StreamStateBlock.HandshakeUnderflowStopRequest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 903: Output port <iStoredData> of the instance <BlkUnderflow.HandshakeUnderflow> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 903: Output port <oData> of the instance <BlkUnderflow.HandshakeUnderflow> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 903: Output port <iOResetStatus> of the instance <BlkUnderflow.HandshakeUnderflow> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 947: Output port <iStoredData> of the instance <HandshakeFullCount> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 947: Output port <iOResetStatus> of the instance <HandshakeFullCount> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 947: Output port <oDataValid> of the instance <HandshakeFullCount> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <StreamStateBlock.vStreamStateValueDelays<0>>.
    Found 4x2-bit Read Only RAM for signal <StreamStateBlock.vStreamStateValue>
    Found 4x2-bit Read Only RAM for signal <bStreamStateValue>
    Found 4x2-bit Read Only RAM for signal <StreamStateBlock.dStreamState>
    Found 4x2-bit Read Only RAM for signal <vStreamStateDelayed>
    Summary:
	inferred   4 RAM(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ChinchDmaOutputFifoInterface_1> synthesized.

Synthesizing Unit <ChinchDmaComponentEnableChain_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentEnableChain.vhd".
WARNING:Xst:647 - Input <pTimeout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pEnableClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentEnableChain.vhd" line 343: Output port <oPopFromClear> of the instance <Output.FifoClearController> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <bEnableOutDly>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ChinchDmaComponentEnableChain_1> synthesized.

Synthesizing Unit <NiFpgaFifoClearControl_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoClearControl.vhd".
WARNING:Xst:647 - Input <oEmpty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'oPopFromClear', unconnected in block 'NiFpgaFifoClearControl_1', is tied to its initial value (0).
    Found 1-bit register for signal <cDisable>.
    Found 1-bit register for signal <cEnableOutLoc>.
    Found 1-bit register for signal <ClearRequestNoSCL.cDelayedEnableIn>.
    Found 3-bit register for signal <cDisablerState>.
    Found finite state machine <FSM_17> for signal <cDisablerState>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 6                                              |
    | Outputs            | 9                                              |
    | Clock              | CClk (rising_edge)                             |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <NiFpgaFifoClearControl_1> synthesized.

Synthesizing Unit <DoubleSyncBool>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncBool.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncBool.vhd" line 58: Output port <iSigOut> of the instance <DoubleSyncBasex> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DoubleSyncBool> synthesized.

Synthesizing Unit <DoubleSyncBase>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncBase.vhd".
    Set property "KEEP_HIERARCHY = TRUE".
    Set property "syn_keep = true" for signal <iDlySig>.
    Summary:
	no macro.
Unit <DoubleSyncBase> synthesized.

Synthesizing Unit <NiFpgaFifoPortReset_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPortReset.vhd".
    Found 1-bit register for signal <oResetDly>.
    Found 1-bit register for signal <iResetFromPopDly>.
    Found 1-bit register for signal <iResetFromPopDlyDly>.
    Found 1-bit register for signal <oPopDoneState>.
    Found 1-bit register for signal <cPushClearDoneLocDly>.
    Found 1-bit register for signal <iResetDly>.
    Found 1-bit register for signal <iPushDoneState>.
    Found 1-bit register for signal <oResetFromPushDly>.
    Found 1-bit register for signal <oResetFromPushDlyDly>.
    Found 1-bit register for signal <cPopClearDoneLocDly>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <NiFpgaFifoPortReset_1> synthesized.

Synthesizing Unit <NiFpgaPulseSyncBaseWrapper>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaPulseSyncBaseWrapper.vhd".
    Found 1-bit register for signal <oRegisteredSigAck>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <NiFpgaPulseSyncBaseWrapper> synthesized.

Synthesizing Unit <NiFpgaFifoPopBuffer_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPopBuffer.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPopBuffer.vhd" line 349: Output port <cPushFlag> of the instance <NiFpgaFlipFlopFifox> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPopBuffer.vhd" line 349: Output port <cPopFlag> of the instance <NiFpgaFlipFlopFifox> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <FullCountBlk.cExtendedCountAvailable>.
    Found 1-bit register for signal <DelayBlk.cPushes>.
    Found 2-bit register for signal <FullCountBlk.cPendingPushes>.
    Found 3-bit register for signal <FullCountBlk.cBufferFullCountPlusPendingPushes>.
    Found 2-bit adder for signal <FullCountBlk.cPendingPushes[1]_GND_9049_o_add_3_OUT> created at line 1241.
    Found 3-bit adder for signal <cBufferFullCount[2]_GND_9049_o_add_12_OUT> created at line 1241.
    Found 3-bit adder for signal <GND_9049_o_FullCountBlk.cNxBufferFullCount[2]_add_18_OUT> created at line 288.
    Found 12-bit adder for signal <GND_9049_o_GND_9049_o_add_21_OUT> created at line 301.
    Found 2-bit subtractor for signal <GND_9049_o_GND_9049_o_sub_2_OUT<1:0>> created at line 1308.
    Found 3-bit subtractor for signal <GND_9049_o_GND_9049_o_sub_11_OUT<2:0>> created at line 1308.
    Found 11-bit comparator greater for signal <cFullCountFromFifo[10]_GND_9049_o_LessThan_1_o> created at line 125
    Found 3-bit comparator lessequal for signal <n0017> created at line 223
    Found 3-bit comparator greater for signal <GND_9049_o_FullCountBlk.cNxBufferFullCount[2]_LessThan_15_o> created at line 245
    Found 3-bit comparator greater for signal <GND_9049_o_FullCountBlk.cNxBufferFullCount[2]_LessThan_16_o> created at line 246
    Found 2-bit comparator lessequal for signal <n0033> created at line 246
    Found 12-bit comparator lessequal for signal <n0048> created at line 377
    WARNING:Xst:2404 -  FFs/Latches <FullCountBlk.cBufferFullCountPlusPendingPushesAvailable<0:0>> (without init value) have a constant value of 0 in block <NiFpgaFifoPopBuffer_1>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <NiFpgaFifoPopBuffer_1> synthesized.

Synthesizing Unit <NiFpgaFlipFlopFifo_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFlipFlopFifo.vhd".
WARNING:Xst:2935 - Signal 'cPushFlag', unconnected in block 'NiFpgaFlipFlopFifo_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'cPopFlag', unconnected in block 'NiFpgaFlipFlopFifo_1', is tied to its initial value (0).
    Found 64-bit register for signal <cFifo<5>>.
    Found 64-bit register for signal <cFifo<4>>.
    Found 64-bit register for signal <cFifo<3>>.
    Found 64-bit register for signal <cFifo<2>>.
    Found 64-bit register for signal <cFifo<1>>.
    Found 64-bit register for signal <cFifo<0>>.
    Found 3-bit register for signal <cFullCountLoc>.
    Found 3-bit register for signal <cEmptyCountLoc>.
    Found 7-bit register for signal <cFlags>.
    Found 3-bit adder for signal <cFullCountLoc[2]_GND_9050_o_add_24_OUT> created at line 1241.
    Found 3-bit adder for signal <cEmptyCountLoc[2]_GND_9050_o_add_26_OUT> created at line 1241.
    Found 3-bit subtractor for signal <GND_9050_o_GND_9050_o_sub_23_OUT<2:0>> created at line 1308.
    Found 3-bit subtractor for signal <GND_9050_o_GND_9050_o_sub_29_OUT<2:0>> created at line 1308.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 397 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <NiFpgaFlipFlopFifo_1> synthesized.

Synthesizing Unit <OutStrmFifo_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmFifo.vhd".
    Summary:
	no macro.
Unit <OutStrmFifo_1> synthesized.

Synthesizing Unit <OutStrmFifoFlags_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmFifoFlags.vhd".
    Found 1-bit register for signal <iPush_ms>.
    Found 1-bit register for signal <iPush>.
    Found 1-bit register for signal <oReadEnableFlag>.
    Found 11-bit register for signal <oReadAddUns>.
    Found 11-bit register for signal <oReadSamplePtrUnsGray>.
    Found 11-bit register for signal <iReqSamplePtrUns>.
    Found 11-bit register for signal <oFullCount>.
    Found 14-bit register for signal <iWriteSamplePtrUnsBytes>.
    Found 3-bit register for signal <oByteLanePtrLoc>.
    Found 11-bit register for signal <iReadSamplePtrUnsGray_ms>.
    Found 11-bit register for signal <iReadSamplePtrUnsGray>.
    Found 11-bit register for signal <iReadSamplePtrUns>.
    Found 11-bit adder for signal <oReadAddUns[10]_GND_9053_o_add_5_OUT> created at line 1241.
    Found 14-bit adder for signal <iWriteSamplePtrUnsBytes[13]_GND_9053_o_add_19_OUT> created at line 345.
    Found 11-bit adder for signal <iReqSamplePtrUns[10]_iReqWriteSamples[10]_add_24_OUT> created at line 363.
    Found 5-bit adder for signal <n0180> created at line 457.
    Found 11-bit subtractor for signal <GND_9053_o_GND_9053_o_sub_18_OUT<10:0>> created at line 331.
    Found 11-bit subtractor for signal <iEmptyCount> created at line 162.
    Found 11-bit subtractor for signal <oLclFullCountNx> created at line 198.
    Found 3-bit subtractor for signal <GND_9053_o_GND_9053_o_sub_37_OUT<2:0>> created at line 457.
    Found 11-bit comparator equal for signal <iRsrvdSpacesFilled> created at line 368
    Found 3-bit comparator lessequal for signal <n0059> created at line 457
    Found 3-bit comparator lessequal for signal <n0062> created at line 456
    Found 3-bit comparator lessequal for signal <n0064> created at line 457
    Found 3-bit comparator lessequal for signal <n0068> created at line 456
    Found 3-bit comparator lessequal for signal <n0070> created at line 457
    Found 3-bit comparator lessequal for signal <n0074> created at line 456
    Found 3-bit comparator lessequal for signal <n0076> created at line 457
    Found 3-bit comparator lessequal for signal <n0080> created at line 456
    Found 3-bit comparator lessequal for signal <n0082> created at line 457
    Found 3-bit comparator lessequal for signal <n0086> created at line 456
    Found 3-bit comparator lessequal for signal <n0088> created at line 457
    Found 3-bit comparator lessequal for signal <n0092> created at line 456
    Found 3-bit comparator lessequal for signal <n0094> created at line 457
    Found 3-bit comparator lessequal for signal <n0098> created at line 456
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  94 D-type flip-flop(s).
	inferred  15 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <OutStrmFifoFlags_1> synthesized.

Synthesizing Unit <FifoPtrClockCrossing_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FifoPtrClockCrossing.vhd".
    Found 1-bit register for signal <iAckRcvd>.
    Found 1-bit register for signal <iAckRcvdDlyd>.
    Found 1-bit register for signal <iTogglePush>.
    Found 1-bit register for signal <iTxSmState>.
    Found 1-bit register for signal <oPushRcvd_ms>.
    Found 1-bit register for signal <oPushRcvd>.
    Found 1-bit register for signal <oPushRcvdDlyd>.
    Found 1-bit register for signal <oAck>.
    Found 1-bit register for signal <iAckRcvd_ms>.
    Found 14-bit register for signal <iDataToPush>.
    Summary:
	inferred  23 D-type flip-flop(s).
Unit <FifoPtrClockCrossing_1> synthesized.

Synthesizing Unit <DFlopSlvResetVal_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSlvResetVal.vhd".
    Summary:
	no macro.
Unit <DFlopSlvResetVal_4> synthesized.

Synthesizing Unit <OutStrmDPRAM_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmDPRAM.vhd".
WARNING:Xst:647 - Input <oByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <oAddrReg<10>>.
    Found 1-bit register for signal <AsymmetricBrams.LargeAsymBram.oBramSelected<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <OutStrmDPRAM_1> synthesized.

Synthesizing Unit <DPRAM64Bits>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DPRAM64Bits.vhd".
    Summary:
	no macro.
Unit <DPRAM64Bits> synthesized.

Synthesizing Unit <DPRAM32Bits>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DPRAM32Bits.vhd".
    Summary:
	inferred   4 Multiplexer(s).
Unit <DPRAM32Bits> synthesized.

Synthesizing Unit <DFlopSlvResetVal_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSlvResetVal.vhd".
    Summary:
	no macro.
Unit <DFlopSlvResetVal_5> synthesized.

Synthesizing Unit <ADPRAM36K_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ADPRAM36K.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ADPRAM36K_1> synthesized.

Synthesizing Unit <NiFpgaFifoCountControl_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoCountControl.vhd".
    Found 1-bit register for signal <GenOthers.cEnableInReg>.
    Found 12-bit register for signal <cCountInQualReg>.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <NiFpgaFifoCountControl_1> synthesized.

Synthesizing Unit <ChinchDmaComponentStreamStateEnableChain_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentStreamStateEnableChain.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ViClk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vEnableClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ChinchDmaComponentStreamStateEnableChain_1> synthesized.

Synthesizing Unit <ChinchDmaComponentStreamStateEnableChain_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentStreamStateEnableChain.vhd".
    Found 1-bit register for signal <vEnableOut>.
    Found 1-bit register for signal <vEnableInDelay>.
    Found 2-bit register for signal <vStreamStateOut>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <ChinchDmaComponentStreamStateEnableChain_2> synthesized.

Synthesizing Unit <ChinchDmaComponentStateTransitionEnableChain>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentStateTransitionEnableChain.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentStateTransitionEnableChain.vhd" line 300: Output port <iStoredData> of the instance <HandshakeTransitionRequest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentStateTransitionEnableChain.vhd" line 300: Output port <oData> of the instance <HandshakeTransitionRequest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentStateTransitionEnableChain.vhd" line 300: Output port <iOResetStatus> of the instance <HandshakeTransitionRequest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentStateTransitionEnableChain.vhd" line 342: Output port <iStoredData> of the instance <HandshakeTransitionTimeoutRequest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentStateTransitionEnableChain.vhd" line 342: Output port <oData> of the instance <HandshakeTransitionTimeoutRequest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentStateTransitionEnableChain.vhd" line 342: Output port <iOResetStatus> of the instance <HandshakeTransitionTimeoutRequest> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <vEnableOut>.
    Found 1-bit register for signal <vTimedOut>.
    Found 1-bit register for signal <vEnableInDelay>.
    Found 2-bit register for signal <vEnableChainState>.
    Found 32-bit register for signal <vLatchedTimeout>.
    Found finite state machine <FSM_18> for signal <vEnableChainState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | ViClk (rising_edge)                            |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <vLatchedTimeout[31]_GND_9178_o_sub_8_OUT<31:0>> created at line 1320.
    Found 1-bit 3-to-1 multiplexer for signal <vTransitionRequestStrobeLcl> created at line 148.
    Found 32-bit comparator greater for signal <vLatchedTimeout[31]_GND_9178_o_LessThan_7_o> created at line 208
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ChinchDmaComponentStateTransitionEnableChain> synthesized.

Synthesizing Unit <HandshakeBaseResetCross_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBaseResetCross.vhd".
    Set property "syn_keep = true" for signal <iPush>.
    Set property "syn_keep = true" for signal <iDlyPush>.
    Set property "syn_keep = true" for signal <iLclReady>.
    Set property "use_clock_enable = yes" for signal <oPushToggleToReady>.
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_keep = true" for signal <BlkOut.oDataAckClkEnable>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
WARNING:Xst:647 - Input <aResetToDlyPush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aResetToIResetFast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aPushToggleDly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBaseResetCross.vhd" line 382: Output port <c1ResetFast> of the instance <BlkOut.SyncOReset> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <HandshakeBaseResetCross_3> synthesized.

Synthesizing Unit <DFlopSlvResetVal_6>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSlvResetVal.vhd".
    Summary:
	no macro.
Unit <DFlopSlvResetVal_6> synthesized.

Synthesizing Unit <HandshakeSLV_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeSLV.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeSLV.vhd" line 55: Output port <iStoredData> of the instance <HBx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <HandshakeSLV_2> synthesized.

Synthesizing Unit <HandshakeBase_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBase.vhd".
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iReset_ms>.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
    Found 1-bit register for signal <BlkRdy.iReset>.
    Found 1-bit register for signal <BlkRdy.iReset_ms>.
    Found 1-bit register for signal <iPushToggle>.
    Found 1-bit register for signal <BlkOut.oPushToggle0_ms>.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
    Found 1-bit register for signal <oPushToggleToReady>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle_ms>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Found 2-bit register for signal <iLclStoredData>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <HandshakeBase_2> synthesized.

Synthesizing Unit <ChinchDmaComponentOutputStateHolder>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentOutputStateHolder.vhd".
    Found 1-bit register for signal <vDisabledLatch>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ChinchDmaComponentOutputStateHolder> synthesized.

Synthesizing Unit <HandshakeBaseResetCross_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBaseResetCross.vhd".
    Set property "syn_keep = true" for signal <iPush>.
    Set property "syn_keep = true" for signal <iDlyPush>.
    Set property "syn_keep = true" for signal <iLclReady>.
    Set property "use_clock_enable = yes" for signal <oPushToggleToReady>.
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_keep = true" for signal <BlkOut.oDataAckClkEnable>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
WARNING:Xst:647 - Input <aResetToDlyPush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aResetToIResetFast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aPushToggleDly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBaseResetCross.vhd" line 382: Output port <c1ResetFast> of the instance <BlkOut.SyncOReset> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <HandshakeBaseResetCross_4> synthesized.

Synthesizing Unit <DFlopSlvResetVal_7>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSlvResetVal.vhd".
    Summary:
	no macro.
Unit <DFlopSlvResetVal_7> synthesized.

Synthesizing Unit <ChinchDmaOutputFifoInterface_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd".
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo_NumWriteSpaces<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 370: Output port <cPopFlag> of the instance <NiFpgaFifoPopBufferx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 429: Output port <iByteLanePtr> of the instance <OutStrmFifox> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 562: Output port <bTransitionTimeoutRequestStrobe> of the instance <StreamStateBlock.StartEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 562: Output port <vTransitionRequestStrobe> of the instance <StreamStateBlock.StartEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 562: Output port <vTransitionTimeoutRequestStrobe> of the instance <StreamStateBlock.StartEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 562: Output port <vTimedOut> of the instance <StreamStateBlock.StartEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 590: Output port <bTransitionTimeoutRequestStrobe> of the instance <StreamStateBlock.StopEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 590: Output port <vTransitionTimeoutRequestStrobe> of the instance <StreamStateBlock.StopEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 590: Output port <vTimedOut> of the instance <StreamStateBlock.StopEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 627: Output port <oDataValid> of the instance <StreamStateBlock.GenDefaultStateCrossing.HandshakeStateToDefaultClkDomain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 687: Output port <iStoredData> of the instance <StreamStateBlock.HandshakeStateToBusClkDomain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 687: Output port <iOResetStatus> of the instance <StreamStateBlock.HandshakeStateToBusClkDomain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 687: Output port <oDataValid> of the instance <StreamStateBlock.HandshakeStateToBusClkDomain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 793: Output port <iStoredData> of the instance <StreamStateBlock.HandshakeUnderflowStopRequest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 793: Output port <oData> of the instance <StreamStateBlock.HandshakeUnderflowStopRequest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 793: Output port <iReady> of the instance <StreamStateBlock.HandshakeUnderflowStopRequest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 793: Output port <iOResetStatus> of the instance <StreamStateBlock.HandshakeUnderflowStopRequest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 903: Output port <iStoredData> of the instance <BlkUnderflow.HandshakeUnderflow> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 903: Output port <oData> of the instance <BlkUnderflow.HandshakeUnderflow> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 903: Output port <iOResetStatus> of the instance <BlkUnderflow.HandshakeUnderflow> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 947: Output port <iStoredData> of the instance <HandshakeFullCount> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 947: Output port <iOResetStatus> of the instance <HandshakeFullCount> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" line 947: Output port <oDataValid> of the instance <HandshakeFullCount> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <StreamStateBlock.vStreamStateValueDelays<0>>.
    Found 4x2-bit Read Only RAM for signal <StreamStateBlock.vStreamStateValue>
    Found 4x2-bit Read Only RAM for signal <bStreamStateValue>
    Found 4x2-bit Read Only RAM for signal <StreamStateBlock.dStreamState>
    Found 4x2-bit Read Only RAM for signal <vStreamStateDelayed>
    Summary:
	inferred   4 RAM(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ChinchDmaOutputFifoInterface_2> synthesized.

Synthesizing Unit <ChinchDmaComponentEnableChain_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentEnableChain.vhd".
WARNING:Xst:647 - Input <pTimeout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pEnableClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentEnableChain.vhd" line 343: Output port <oPopFromClear> of the instance <Output.FifoClearController> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <bEnableOutDly>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ChinchDmaComponentEnableChain_2> synthesized.

Synthesizing Unit <NiFpgaFifoPopBuffer_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPopBuffer.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPopBuffer.vhd" line 349: Output port <cPushFlag> of the instance <NiFpgaFlipFlopFifox> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPopBuffer.vhd" line 349: Output port <cPopFlag> of the instance <NiFpgaFlipFlopFifox> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <FullCountBlk.cExtendedCountAvailable>.
    Found 1-bit register for signal <DelayBlk.cPushes>.
    Found 2-bit register for signal <FullCountBlk.cPendingPushes>.
    Found 3-bit register for signal <FullCountBlk.cBufferFullCountPlusPendingPushes>.
    Found 2-bit adder for signal <FullCountBlk.cPendingPushes[1]_GND_9846_o_add_3_OUT> created at line 1241.
    Found 3-bit adder for signal <cBufferFullCount[2]_GND_9846_o_add_12_OUT> created at line 1241.
    Found 3-bit adder for signal <GND_9846_o_FullCountBlk.cNxBufferFullCount[2]_add_18_OUT> created at line 288.
    Found 12-bit adder for signal <GND_9846_o_GND_9846_o_add_21_OUT> created at line 301.
    Found 2-bit subtractor for signal <GND_9846_o_GND_9846_o_sub_2_OUT<1:0>> created at line 1308.
    Found 3-bit subtractor for signal <GND_9846_o_GND_9846_o_sub_11_OUT<2:0>> created at line 1308.
    Found 11-bit comparator greater for signal <cFullCountFromFifo[10]_GND_9846_o_LessThan_1_o> created at line 125
    Found 3-bit comparator lessequal for signal <n0017> created at line 223
    Found 3-bit comparator greater for signal <GND_9846_o_FullCountBlk.cNxBufferFullCount[2]_LessThan_15_o> created at line 245
    Found 3-bit comparator greater for signal <GND_9846_o_FullCountBlk.cNxBufferFullCount[2]_LessThan_16_o> created at line 246
    Found 2-bit comparator lessequal for signal <n0033> created at line 246
    Found 12-bit comparator lessequal for signal <n0048> created at line 377
    WARNING:Xst:2404 -  FFs/Latches <FullCountBlk.cBufferFullCountPlusPendingPushesAvailable<0:0>> (without init value) have a constant value of 0 in block <NiFpgaFifoPopBuffer_2>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <NiFpgaFifoPopBuffer_2> synthesized.

Synthesizing Unit <NiFpgaFlipFlopFifo_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFlipFlopFifo.vhd".
WARNING:Xst:2935 - Signal 'cPushFlag', unconnected in block 'NiFpgaFlipFlopFifo_2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'cPopFlag', unconnected in block 'NiFpgaFlipFlopFifo_2', is tied to its initial value (0).
    Found 16-bit register for signal <cFifo<5>>.
    Found 16-bit register for signal <cFifo<4>>.
    Found 16-bit register for signal <cFifo<3>>.
    Found 16-bit register for signal <cFifo<2>>.
    Found 16-bit register for signal <cFifo<1>>.
    Found 16-bit register for signal <cFifo<0>>.
    Found 3-bit register for signal <cFullCountLoc>.
    Found 3-bit register for signal <cEmptyCountLoc>.
    Found 7-bit register for signal <cFlags>.
    Found 3-bit adder for signal <cFullCountLoc[2]_GND_9847_o_add_24_OUT> created at line 1241.
    Found 3-bit adder for signal <cEmptyCountLoc[2]_GND_9847_o_add_26_OUT> created at line 1241.
    Found 3-bit subtractor for signal <GND_9847_o_GND_9847_o_sub_23_OUT<2:0>> created at line 1308.
    Found 3-bit subtractor for signal <GND_9847_o_GND_9847_o_sub_29_OUT<2:0>> created at line 1308.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 109 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <NiFpgaFlipFlopFifo_2> synthesized.

Synthesizing Unit <OutStrmFifo_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmFifo.vhd".
    Summary:
	no macro.
Unit <OutStrmFifo_2> synthesized.

Synthesizing Unit <OutStrmFifoFlags_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmFifoFlags.vhd".
    Found 1-bit register for signal <iPush_ms>.
    Found 1-bit register for signal <iPush>.
    Found 1-bit register for signal <oReadEnableFlag>.
    Found 9-bit register for signal <oReadAddUns>.
    Found 11-bit register for signal <oReadSamplePtrUnsGray>.
    Found 11-bit register for signal <iReqSamplePtrUns>.
    Found 11-bit register for signal <oFullCount>.
    Found 12-bit register for signal <iWriteSamplePtrUnsBytes>.
    Found 3-bit register for signal <oByteLanePtrLoc>.
    Found 11-bit register for signal <iReadSamplePtrUnsGray_ms>.
    Found 11-bit register for signal <iReadSamplePtrUnsGray>.
    Found 11-bit register for signal <iReadSamplePtrUns>.
    Found 3-bit adder for signal <GND_9850_o_oByteLanePtrLoc[2]_add_0_OUT> created at line 1247.
    Found 9-bit adder for signal <oReadAddUns[8]_GND_9850_o_add_5_OUT> created at line 1241.
    Found 12-bit adder for signal <iWriteSamplePtrUnsBytes[11]_GND_9850_o_add_19_OUT> created at line 345.
    Found 11-bit adder for signal <iReqSamplePtrUns[10]_iReqWriteSamples[10]_add_24_OUT> created at line 363.
    Found 5-bit adder for signal <n0198> created at line 457.
    Found 4-bit adder for signal <n0200> created at line 498.
    Found 11-bit subtractor for signal <GND_9850_o_GND_9850_o_sub_18_OUT<10:0>> created at line 331.
    Found 11-bit subtractor for signal <iEmptyCount> created at line 162.
    Found 11-bit subtractor for signal <oLclFullCountNx> created at line 198.
    Found 3-bit subtractor for signal <GND_9850_o_GND_9850_o_sub_37_OUT<2:0>> created at line 457.
    Found 3-bit subtractor for signal <GND_9850_o_GND_9850_o_sub_72_OUT<2:0>> created at line 498.
    Found 11-bit comparator equal for signal <iRsrvdSpacesFilled> created at line 368
    Found 3-bit comparator lessequal for signal <n0060> created at line 457
    Found 3-bit comparator lessequal for signal <n0063> created at line 456
    Found 3-bit comparator lessequal for signal <n0065> created at line 457
    Found 3-bit comparator lessequal for signal <n0069> created at line 456
    Found 3-bit comparator lessequal for signal <n0071> created at line 457
    Found 3-bit comparator lessequal for signal <n0075> created at line 456
    Found 3-bit comparator lessequal for signal <n0077> created at line 457
    Found 3-bit comparator lessequal for signal <n0081> created at line 456
    Found 3-bit comparator lessequal for signal <n0083> created at line 457
    Found 3-bit comparator lessequal for signal <n0087> created at line 456
    Found 3-bit comparator lessequal for signal <n0089> created at line 457
    Found 3-bit comparator lessequal for signal <n0093> created at line 456
    Found 3-bit comparator lessequal for signal <n0095> created at line 457
    Found 3-bit comparator lessequal for signal <n0099> created at line 456
    Summary:
	inferred  11 Adder/Subtractor(s).
	inferred  93 D-type flip-flop(s).
	inferred  15 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <OutStrmFifoFlags_2> synthesized.

Synthesizing Unit <OutStrmDPRAM_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmDPRAM.vhd".
    Found 3-bit register for signal <oByteLanePtrDelay>.
    Found 32-bit adder for signal <oByteLaneInt[28]_GND_9851_o_add_8_OUT> created at line 298.
    Found 7-bit subtractor for signal <GND_9851_o_GND_9851_o_sub_10_OUT<6:0>> created at line 298.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <OutStrmDPRAM_2> synthesized.

Synthesizing Unit <ChinchDmaInputFifoInterface_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 319: Output port <pDataOut> of the instance <ChinchDmaComponentEnableChainx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 319: Output port <pDisable> of the instance <ChinchDmaComponentEnableChainx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 562: Output port <bTransitionTimeoutRequestStrobe> of the instance <StreamStateBlock.StartEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 562: Output port <vTransitionRequestStrobe> of the instance <StreamStateBlock.StartEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 562: Output port <vTransitionTimeoutRequestStrobe> of the instance <StreamStateBlock.StartEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 562: Output port <vTimedOut> of the instance <StreamStateBlock.StartEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 591: Output port <bTransitionTimeoutRequestStrobe> of the instance <StreamStateBlock.StopEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 591: Output port <vTransitionTimeoutRequestStrobe> of the instance <StreamStateBlock.StopEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 591: Output port <vTimedOut> of the instance <StreamStateBlock.StopEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 620: Output port <vTransitionTimeoutRequestStrobe> of the instance <StreamStateBlock.StopWithFlushEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 714: Output port <iStoredData> of the instance <StreamStateBlock.HandshakeStateToBusClkDomain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 714: Output port <iOResetStatus> of the instance <StreamStateBlock.HandshakeStateToBusClkDomain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 714: Output port <oDataValid> of the instance <StreamStateBlock.HandshakeStateToBusClkDomain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 819: Output port <iStoredData> of the instance <StreamStateBlock.HandshakeOverflowStopRequest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 819: Output port <oData> of the instance <StreamStateBlock.HandshakeOverflowStopRequest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 819: Output port <iReady> of the instance <StreamStateBlock.HandshakeOverflowStopRequest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 819: Output port <iOResetStatus> of the instance <StreamStateBlock.HandshakeOverflowStopRequest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 890: Output port <iStoredData> of the instance <BlkOverflow.HandshakeOverflow> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 890: Output port <oData> of the instance <BlkOverflow.HandshakeOverflow> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 890: Output port <iOResetStatus> of the instance <BlkOverflow.HandshakeOverflow> is unconnected or connected to loadless signal.
    Found 4x2-bit Read Only RAM for signal <StreamStateBlock.dStreamStateFromController>
    Found 4x2-bit Read Only RAM for signal <StreamStateBlock.dStreamStateValue>
    Found 4x2-bit Read Only RAM for signal <StreamStateBlock.vStreamStateValue>
    Found 7-bit comparator greater for signal <vFullFromFifo> created at line 462
    Summary:
	inferred   3 RAM(s).
	inferred   1 Comparator(s).
Unit <ChinchDmaInputFifoInterface_1> synthesized.

Synthesizing Unit <ChinchDmaComponentEnableChain_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentEnableChain.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentEnableChain.vhd" line 318: Output port <oPopFromClear> of the instance <Input.FifoClearController> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <pFlag>.
    Found 1-bit register for signal <pEnableOut>.
    Found 1-bit register for signal <bEnableOutDly>.
    Found 1-bit register for signal <pEnableInDly>.
    Found 2-bit register for signal <pTimeoutState>.
    Found 64-bit register for signal <pDataOut>.
    Found finite state machine <FSM_19> for signal <pTimeoutState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 1                                              |
    | Clock              | PClk (rising_edge)                             |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ChinchDmaComponentEnableChain_3> synthesized.

Synthesizing Unit <TimeoutManager>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimeoutManager.vhd".
    Found 32-bit register for signal <cCounter>.
    Found 32-bit subtractor for signal <GND_10338_o_GND_10338_o_sub_1_OUT<31:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <TimeoutManager> synthesized.

Synthesizing Unit <NiFpgaFifoClearControl_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoClearControl.vhd".
WARNING:Xst:647 - Input <iEmpty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cDisable>.
    Found 1-bit register for signal <oPopFromClear>.
    Found 1-bit register for signal <cEnableOutLoc>.
    Found 1-bit register for signal <ClearRequestNoSCL.cDelayedEnableIn>.
    Found 3-bit register for signal <cDisablerState>.
    Found finite state machine <FSM_20> for signal <cDisablerState>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 6                                              |
    | Outputs            | 9                                              |
    | Clock              | CClk (rising_edge)                             |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <NiFpgaFifoClearControl_2> synthesized.

Synthesizing Unit <NiFpgaFifoPortReset_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPortReset.vhd".
    Found 1-bit register for signal <oResetDly>.
    Found 1-bit register for signal <iResetFromPopDly>.
    Found 1-bit register for signal <iResetFromPopDlyDly>.
    Found 1-bit register for signal <oPopDoneState>.
    Found 1-bit register for signal <cPushClearDoneLocDly>.
    Found 1-bit register for signal <iResetDly>.
    Found 1-bit register for signal <iPushDoneState>.
    Found 1-bit register for signal <oResetFromPushDly>.
    Found 1-bit register for signal <oResetFromPushDlyDly>.
    Found 1-bit register for signal <cPopClearDoneLocDly>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <NiFpgaFifoPortReset_2> synthesized.

Synthesizing Unit <InStrmFifo_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmFifo.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmFifo.vhd" line 146: Output port <iWriteEnables> of the instance <InStrmFifoFlagsx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <InStrmFifo_1> synthesized.

Synthesizing Unit <InStrmFifoFlags_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmFifoFlags.vhd".
    Found 1-bit register for signal <iWritesDisabledSampPtrUnsGray>.
    Found 1-bit register for signal <iWritesDisabledSampPtrUns>.
    Found 1-bit register for signal <oPush_ms>.
    Found 1-bit register for signal <oPush>.
    Found 7-bit register for signal <oReadAddUns>.
    Found 7-bit register for signal <iWriteSamplePtrUns>.
    Found 7-bit register for signal <iWriteSamplePtrUnsGray>.
    Found 3-bit register for signal <oByteLanePtrLoc>.
    Found 7-bit register for signal <oWriteSamplePtrUns>.
    Found 1-bit register for signal <oWritesDisabledSamplePtrUnsGray>.
    Found 1-bit register for signal <oWritesDisabledLoc>.
    Found 7-bit register for signal <oWriteSamplePtrUnsGray_ms>.
    Found 7-bit register for signal <oWriteSamplePtrUnsGray>.
    Found 1-bit register for signal <oWritesDisabledSamplePtrUnsGray_ms>.
    Found 1-bit register for signal <oWritesDisabledSamplePtrUnsGrayExtraDelay_ms>.
    Found 3-bit adder for signal <oBytesRead[2]_oByteLanePtrLoc[2]_add_0_OUT> created at line 210.
    Found 7-bit adder for signal <oReadAddUns[6]_GND_10407_o_add_4_OUT> created at line 1241.
    Found 7-bit adder for signal <iWriteSamplePtrUns[6]_GND_10407_o_add_17_OUT> created at line 1241.
    Found 7-bit subtractor for signal <GND_10407_o_GND_10407_o_sub_15_OUT<6:0>> created at line 322.
    Found 7-bit subtractor for signal <iEmptyCount> created at line 146.
    Found 7-bit subtractor for signal <oFullCount> created at line 149.
    Found 8x4-bit Read Only RAM for signal <_n0214>
    Found 4x2-bit Read Only RAM for signal <_n0228>
    Found 7-bit comparator equal for signal <oReadAddUns[6]_oWriteAddUns[6]_equal_34_o> created at line 474
    Found 3-bit comparator greater for signal <oWriteByteLanePtrLoc[2]_oByteLanePtrLoc[2]_LessThan_35_o> created at line 482
    Summary:
	inferred   2 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred  53 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <InStrmFifoFlags_1> synthesized.

Synthesizing Unit <FifoPtrClockCrossing_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FifoPtrClockCrossing.vhd".
    Found 1-bit register for signal <iAckRcvd>.
    Found 1-bit register for signal <iAckRcvdDlyd>.
    Found 1-bit register for signal <iTogglePush>.
    Found 1-bit register for signal <iTxSmState>.
    Found 1-bit register for signal <oPushRcvd_ms>.
    Found 1-bit register for signal <oPushRcvd>.
    Found 1-bit register for signal <oPushRcvdDlyd>.
    Found 1-bit register for signal <oAck>.
    Found 1-bit register for signal <iAckRcvd_ms>.
    Found 9-bit register for signal <iDataToPush>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <FifoPtrClockCrossing_2> synthesized.

Synthesizing Unit <DFlopSlvResetVal_8>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSlvResetVal.vhd".
    Summary:
	no macro.
Unit <DFlopSlvResetVal_8> synthesized.

Synthesizing Unit <InStrmRAMArray_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmRAMArray.vhd".
    Found 1-bit register for signal <iEnables>.
    Found 10-bit register for signal <iAddrReg>.
    Found 64-bit register for signal <oDataOut>.
    Found 64-bit register for signal <iDataInReg>.
    Summary:
	inferred 139 D-type flip-flop(s).
	inferred  65 Multiplexer(s).
Unit <InStrmRAMArray_1> synthesized.

Synthesizing Unit <NiFpgaFifoCountControl_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoCountControl.vhd".
    Found 1-bit register for signal <GenOthers.cEnableInReg>.
    Found 7-bit register for signal <cCountInQualReg>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <NiFpgaFifoCountControl_2> synthesized.

Synthesizing Unit <ChinchDmaComponentInputStateHolder>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentInputStateHolder.vhd".
    Found 1-bit register for signal <vFlushingLatch>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ChinchDmaComponentInputStateHolder> synthesized.

Synthesizing Unit <ChinchDmaInputFifoInterface_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 319: Output port <pDataOut> of the instance <ChinchDmaComponentEnableChainx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 319: Output port <pDisable> of the instance <ChinchDmaComponentEnableChainx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 562: Output port <bTransitionTimeoutRequestStrobe> of the instance <StreamStateBlock.StartEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 562: Output port <vTransitionRequestStrobe> of the instance <StreamStateBlock.StartEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 562: Output port <vTransitionTimeoutRequestStrobe> of the instance <StreamStateBlock.StartEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 562: Output port <vTimedOut> of the instance <StreamStateBlock.StartEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 591: Output port <bTransitionTimeoutRequestStrobe> of the instance <StreamStateBlock.StopEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 591: Output port <vTransitionTimeoutRequestStrobe> of the instance <StreamStateBlock.StopEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 591: Output port <vTimedOut> of the instance <StreamStateBlock.StopEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 620: Output port <vTransitionTimeoutRequestStrobe> of the instance <StreamStateBlock.StopWithFlushEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 656: Output port <oDataValid> of the instance <StreamStateBlock.GenDefaultStateCrossing.HandshakeStateToDefaultClkDomain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 714: Output port <iStoredData> of the instance <StreamStateBlock.HandshakeStateToBusClkDomain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 714: Output port <iOResetStatus> of the instance <StreamStateBlock.HandshakeStateToBusClkDomain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 714: Output port <oDataValid> of the instance <StreamStateBlock.HandshakeStateToBusClkDomain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 819: Output port <iStoredData> of the instance <StreamStateBlock.HandshakeOverflowStopRequest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 819: Output port <oData> of the instance <StreamStateBlock.HandshakeOverflowStopRequest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 819: Output port <iReady> of the instance <StreamStateBlock.HandshakeOverflowStopRequest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 819: Output port <iOResetStatus> of the instance <StreamStateBlock.HandshakeOverflowStopRequest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 890: Output port <iStoredData> of the instance <BlkOverflow.HandshakeOverflow> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 890: Output port <oData> of the instance <BlkOverflow.HandshakeOverflow> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" line 890: Output port <iOResetStatus> of the instance <BlkOverflow.HandshakeOverflow> is unconnected or connected to loadless signal.
    Found 4x2-bit Read Only RAM for signal <StreamStateBlock.dStreamStateFromController>
    Found 4x2-bit Read Only RAM for signal <vStreamStateFromController>
    Found 4x2-bit Read Only RAM for signal <StreamStateBlock.dStreamStateValue>
    Found 4x2-bit Read Only RAM for signal <StreamStateBlock.vStreamStateValue>
    Found 11-bit comparator greater for signal <vFullFromFifo> created at line 462
    Summary:
	inferred   4 RAM(s).
	inferred   1 Comparator(s).
Unit <ChinchDmaInputFifoInterface_2> synthesized.

Synthesizing Unit <ChinchDmaComponentEnableChain_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentEnableChain.vhd".
WARNING:Xst:647 - Input <pTimeout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pEnableClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentEnableChain.vhd" line 318: Output port <oPopFromClear> of the instance <Input.FifoClearController> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <bEnableOutDly>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ChinchDmaComponentEnableChain_4> synthesized.

Synthesizing Unit <InStrmFifo_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmFifo.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmFifo.vhd" line 146: Output port <iWriteEnables> of the instance <InStrmFifoFlagsx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <InStrmFifo_2> synthesized.

Synthesizing Unit <InStrmFifoFlags_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmFifoFlags.vhd".
    Found 1-bit register for signal <iWritesDisabledSampPtrUnsGray>.
    Found 1-bit register for signal <iWritesDisabledSampPtrUns>.
    Found 1-bit register for signal <oPush_ms>.
    Found 1-bit register for signal <oPush>.
    Found 11-bit register for signal <oReadAddUns>.
    Found 11-bit register for signal <iWriteSamplePtrUns>.
    Found 11-bit register for signal <iWriteSamplePtrUnsGray>.
    Found 3-bit register for signal <oByteLanePtrLoc>.
    Found 11-bit register for signal <oWriteSamplePtrUns>.
    Found 1-bit register for signal <oWritesDisabledSamplePtrUnsGray>.
    Found 1-bit register for signal <oWritesDisabledLoc>.
    Found 11-bit register for signal <oWriteSamplePtrUnsGray_ms>.
    Found 11-bit register for signal <oWriteSamplePtrUnsGray>.
    Found 1-bit register for signal <oWritesDisabledSamplePtrUnsGray_ms>.
    Found 1-bit register for signal <oWritesDisabledSamplePtrUnsGrayExtraDelay_ms>.
    Found 3-bit adder for signal <oBytesRead[2]_oByteLanePtrLoc[2]_add_0_OUT> created at line 210.
    Found 11-bit adder for signal <oReadAddUns[10]_GND_10840_o_add_4_OUT> created at line 1241.
    Found 11-bit adder for signal <iWriteSamplePtrUns[10]_GND_10840_o_add_17_OUT> created at line 1241.
    Found 11-bit subtractor for signal <GND_10840_o_GND_10840_o_sub_15_OUT<10:0>> created at line 322.
    Found 11-bit subtractor for signal <iEmptyCount> created at line 146.
    Found 11-bit subtractor for signal <oFullCount> created at line 149.
    Found 8x1-bit Read Only RAM for signal <oByteLanePtrLoc[2]_GND_10840_o_Mux_87_o>
    Found 4x1-bit Read Only RAM for signal <oByteLanePtrLoc[2]_GND_10840_o_Mux_88_o>
    Found 8x1-bit Read Only RAM for signal <oByteLanePtrLoc[2]_GND_10840_o_Mux_89_o>
    Found 8x1-bit Read Only RAM for signal <oByteLanePtrLoc[2]_GND_10840_o_Mux_90_o>
    Found 4x1-bit Read Only RAM for signal <oByteLanePtrLoc[2]_GND_10840_o_Mux_91_o>
    Found 8x1-bit Read Only RAM for signal <oByteLanePtrLoc[2]_GND_10840_o_Mux_92_o>
    Found 11-bit comparator equal for signal <oReadAddUns[10]_oWriteAddUns[10]_equal_34_o> created at line 474
    Found 3-bit comparator greater for signal <oWriteByteLanePtrLoc[2]_oByteLanePtrLoc[2]_LessThan_35_o> created at line 482
    Summary:
	inferred   6 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred  77 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <InStrmFifoFlags_2> synthesized.

Synthesizing Unit <FifoPtrClockCrossing_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FifoPtrClockCrossing.vhd".
    Found 1-bit register for signal <iAckRcvd>.
    Found 1-bit register for signal <iAckRcvdDlyd>.
    Found 1-bit register for signal <iTogglePush>.
    Found 1-bit register for signal <iTxSmState>.
    Found 1-bit register for signal <oPushRcvd_ms>.
    Found 1-bit register for signal <oPushRcvd>.
    Found 1-bit register for signal <oPushRcvdDlyd>.
    Found 1-bit register for signal <oAck>.
    Found 1-bit register for signal <iAckRcvd_ms>.
    Found 13-bit register for signal <iDataToPush>.
    Summary:
	inferred  22 D-type flip-flop(s).
Unit <FifoPtrClockCrossing_3> synthesized.

Synthesizing Unit <DFlopSlvResetVal_9>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSlvResetVal.vhd".
    Summary:
	no macro.
Unit <DFlopSlvResetVal_9> synthesized.

Synthesizing Unit <InStrmRAMArray_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmRAMArray.vhd".
    Found 1-bit register for signal <iEnables>.
    Found 11-bit register for signal <iAddrReg>.
    Found 64-bit register for signal <oDataOut>.
    Found 64-bit register for signal <iDataInReg>.
    Summary:
	inferred 140 D-type flip-flop(s).
	inferred  65 Multiplexer(s).
Unit <InStrmRAMArray_2> synthesized.

Synthesizing Unit <ADPRAM36K_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ADPRAM36K.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ADPRAM36K_2> synthesized.

Synthesizing Unit <NiFpgaFifoCountControl_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoCountControl.vhd".
    Found 11-bit register for signal <cCountInQualReg>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <NiFpgaFifoCountControl_3> synthesized.

Synthesizing Unit <ChinchLvFpgaIrq>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchLvFpgaIrq.vhd".
WARNING:Xst:647 - Input <iIrqAckStatusEnableClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchLvFpgaIrq.vhd" line 397: Output port <iStoredData> of the instance <HandshakeIrqNum> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchLvFpgaIrq.vhd" line 397: Output port <iOResetStatus> of the instance <HandshakeIrqNum> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <iPushIrqNumState>.
    Found 1-bit register for signal <iIrqEnableOut>.
    Found 1-bit register for signal <bDiagramReset>.
    Found 2-bit register for signal <n0408[1:0]>.
    Found 2-bit register for signal <n0409[1:0]>.
    Found 2-bit register for signal <n0410[1:0]>.
    Found 2-bit register for signal <n0411[1:0]>.
    Found 2-bit register for signal <n0412[1:0]>.
    Found 2-bit register for signal <n0413[1:0]>.
    Found 2-bit register for signal <n0414[1:0]>.
    Found 2-bit register for signal <n0415[1:0]>.
    Found 2-bit register for signal <n0416[1:0]>.
    Found 2-bit register for signal <n0417[1:0]>.
    Found 2-bit register for signal <n0418[1:0]>.
    Found 2-bit register for signal <n0419[1:0]>.
    Found 2-bit register for signal <n0420[1:0]>.
    Found 2-bit register for signal <n0421[1:0]>.
    Found 2-bit register for signal <n0422[1:0]>.
    Found 2-bit register for signal <n0423[1:0]>.
    Found 2-bit register for signal <n0424[1:0]>.
    Found 2-bit register for signal <n0425[1:0]>.
    Found 2-bit register for signal <n0426[1:0]>.
    Found 2-bit register for signal <n0427[1:0]>.
    Found 2-bit register for signal <n0428[1:0]>.
    Found 2-bit register for signal <n0429[1:0]>.
    Found 2-bit register for signal <n0430[1:0]>.
    Found 2-bit register for signal <n0431[1:0]>.
    Found 2-bit register for signal <n0432[1:0]>.
    Found 2-bit register for signal <n0433[1:0]>.
    Found 2-bit register for signal <n0434[1:0]>.
    Found 2-bit register for signal <n0435[1:0]>.
    Found 2-bit register for signal <n0436[1:0]>.
    Found 2-bit register for signal <n0437[1:0]>.
    Found 2-bit register for signal <n0438[1:0]>.
    Found 2-bit register for signal <n0439[1:0]>.
    Found 2-bit register for signal <n0440[1:0]>.
    Found 2-bit register for signal <n0407[1:0]>.
    Found 2-bit register for signal <n0406>.
    Found 1-bit register for signal <bIeReg>.
    Found 32-bit register for signal <bMaskReg>.
    Found 32-bit register for signal <bStatusReg>.
    Found 32-bit register for signal <bIrqClear>.
    Found 32-bit register for signal <bRegPortOutLcl_Data>.
    Found 1-bit register for signal <bRegPortOutLcl_DataValid>.
    Found 1-bit register for signal <bPushIrqAckHold>.
    Found 1-bit register for signal <bRegPortOutLcl_Ready>.
    Found 32-bit register for signal <bIrqAck>.
    Found 1-bit register for signal <bDiagramReset_ms>.
    Found 5 bit to 32 bit decoder compact to one-hot for signal <bIrqNum[4]_Decoder_110_OUT> created at line 268
    Summary:
	inferred 237 D-type flip-flop(s).
	inferred  38 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <ChinchLvFpgaIrq> synthesized.

Synthesizing Unit <HandshakeBaseResetCross_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBaseResetCross.vhd".
    Set property "syn_keep = true" for signal <iPush>.
    Set property "syn_keep = true" for signal <iDlyPush>.
    Set property "syn_keep = true" for signal <iLclReady>.
    Set property "use_clock_enable = yes" for signal <oPushToggleToReady>.
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_keep = true" for signal <BlkOut.oDataAckClkEnable>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
WARNING:Xst:647 - Input <aResetToDlyPush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aResetToIResetFast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aPushToggleDly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBaseResetCross.vhd" line 382: Output port <c1ResetFast> of the instance <BlkOut.SyncOReset> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <HandshakeBaseResetCross_5> synthesized.

Synthesizing Unit <DFlopSlvResetVal_10>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSlvResetVal.vhd".
    Summary:
	no macro.
Unit <DFlopSlvResetVal_10> synthesized.

Synthesizing Unit <HandshakeSLV_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeSLV.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeSLV.vhd" line 55: Output port <iStoredData> of the instance <HBx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <HandshakeSLV_3> synthesized.

Synthesizing Unit <HandshakeBase_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBase.vhd".
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iReset_ms>.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
    Found 1-bit register for signal <BlkRdy.iReset>.
    Found 1-bit register for signal <BlkRdy.iReset_ms>.
    Found 1-bit register for signal <iPushToggle>.
    Found 1-bit register for signal <BlkOut.oPushToggle0_ms>.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
    Found 1-bit register for signal <oPushToggleToReady>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle_ms>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Found 32-bit register for signal <iLclStoredData>.
    Summary:
	inferred  44 D-type flip-flop(s).
Unit <HandshakeBase_3> synthesized.

Synthesizing Unit <FeedbackInitResourceTwoDomains>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FeedbackInitResourceTwoDomains.vhd".
    Found 1-bit register for signal <iInitInEnableOut>.
    Found 2-bit register for signal <iState>.
    Found finite state machine <FSM_21> for signal <iState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | IClk (rising_edge)                             |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <FeedbackInitResourceTwoDomains> synthesized.

Synthesizing Unit <HandshakeSLV_Ack_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeSLV_Ack.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeSLV_Ack.vhd" line 57: Output port <iStoredData> of the instance <HBx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <HandshakeSLV_Ack_2> synthesized.

Synthesizing Unit <HandshakeBase_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBase.vhd".
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iReset_ms>.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
    Found 1-bit register for signal <BlkRdy.iReset>.
    Found 1-bit register for signal <BlkRdy.iReset_ms>.
    Found 1-bit register for signal <iPushToggle>.
    Found 1-bit register for signal <iLclStoredData>.
    Found 1-bit register for signal <BlkOut.oPushToggle0_ms>.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
    Found 1-bit register for signal <oPushToggleToReady>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle_ms>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <HandshakeBase_4> synthesized.

Synthesizing Unit <DFlopSlvResetVal_11>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSlvResetVal.vhd".
    Summary:
	no macro.
Unit <DFlopSlvResetVal_11> synthesized.

Synthesizing Unit <FPGAwFIFOn2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn2.vhd".
WARNING:Xst:647 - Input <CClk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cClearEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cClearEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iCountEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iCountEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iTopEnIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iClrRst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oTopEnIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oClrRst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn2.vhd" line 423: Output port <cDisableAck> of the instance <PushControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn2.vhd" line 472: Output port <cDisableAck> of the instance <PopControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn2.vhd" line 532: Output port <iEmptyCount> of the instance <GenCounter.FIFOCounter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn2.vhd" line 532: Output port <iEmpty> of the instance <GenCounter.FIFOCounter> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'iCountEmptyCountLoc', unconnected in block 'FPGAwFIFOn2', is tied to its initial value (1000000010).
WARNING:Xst:2935 - Signal 'cClearEnableOut', unconnected in block 'FPGAwFIFOn2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'iCountEnableOut', unconnected in block 'FPGAwFIFOn2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'iDisablePushFromClearControl', unconnected in block 'FPGAwFIFOn2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'oDisablePopFromClearControl', unconnected in block 'FPGAwFIFOn2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'oReset', unconnected in block 'FPGAwFIFOn2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'oPopFromClearControl', unconnected in block 'FPGAwFIFOn2', is tied to its initial value (0).
    Summary:
	no macro.
Unit <FPGAwFIFOn2> synthesized.

Synthesizing Unit <NiFpgaFifoPushPopControl_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPushPopControl.vhd".
WARNING:Xst:647 - Input <cTimeoutValue> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaFifoPushPopControl_1> synthesized.

Synthesizing Unit <NiFpgaFifoPushPopControl_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPushPopControl.vhd".
WARNING:Xst:647 - Input <cTimeoutValue> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaFifoPushPopControl_2> synthesized.

Synthesizing Unit <NiFpgaBuiltinFifoCounter>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBuiltinFifoCounter.vhd".
    Found 1-bit register for signal <iEmpty>.
    Found 12-bit register for signal <oWriteCountGray>.
    Found 12-bit register for signal <oWriteCountUnsigned>.
    Found 12-bit register for signal <iWriteCountGray>.
    Found 12-bit register for signal <iReadCountGray>.
    Found 12-bit register for signal <iReadCountUnsigned>.
    Found 12-bit register for signal <oReadCountUnsigned>.
    Found 12-bit register for signal <iWriteCountUnsigned>.
    Found 12-bit register for signal <oReadCountGray>.
    Found 10-bit register for signal <oFullCountReg<9:0>>.
    Found 10-bit register for signal <iEmptyCountReg<9:0>>.
    Found 12-bit adder for signal <oReadCountUnsigned[11]_GND_11369_o_add_20_OUT> created at line 1241.
    Found 12-bit adder for signal <iWriteCountUnsigned[11]_GND_11369_o_add_23_OUT> created at line 1241.
    Found 12-bit subtractor for signal <GND_11369_o_GND_11369_o_sub_3_OUT<11:0>> created at line 170.
    Found 12-bit subtractor for signal <GND_11369_o_GND_11369_o_sub_13_OUT<11:0>> created at line 194.
    Found 12-bit subtractor for signal <GND_11369_o_GND_11369_o_sub_14_OUT<11:0>> created at line 194.
    Found 12-bit comparator greater for signal <GND_11369_o_GND_11369_o_LessThan_2_o> created at line 167
    Found 12-bit comparator equal for signal <iWriteCountUnsigned[11]_iReadCountUnsigned[11]_equal_10_o> created at line 190
    Found 12-bit comparator greater for signal <GND_11369_o_GND_11369_o_LessThan_12_o> created at line 191
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 117 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <NiFpgaBuiltinFifoCounter> synthesized.

Synthesizing Unit <DoubleSyncSLV_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncSLV.vhd".
    Summary:
	no macro.
Unit <DoubleSyncSLV_1> synthesized.

Synthesizing Unit <DoubleSyncSL>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncSL.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncSL.vhd" line 53: Output port <iSigOut> of the instance <DoubleSyncBasex> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DoubleSyncSL> synthesized.

Synthesizing Unit <NiFpgaFifoCountControl_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoCountControl.vhd".
    Found 10-bit register for signal <cCountInQualReg>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <NiFpgaFifoCountControl_4> synthesized.

Synthesizing Unit <FPGAwFIFOn3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn3.vhd".
WARNING:Xst:647 - Input <CClk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cClearEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cClearEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iCountEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iCountEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iTopEnIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iClrRst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oTopEnIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oClrRst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn3.vhd" line 423: Output port <cDisableAck> of the instance <PushControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn3.vhd" line 472: Output port <cDisableAck> of the instance <PopControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn3.vhd" line 532: Output port <iEmptyCount> of the instance <GenCounter.FIFOCounter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn3.vhd" line 532: Output port <iEmpty> of the instance <GenCounter.FIFOCounter> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'iCountEmptyCountLoc', unconnected in block 'FPGAwFIFOn3', is tied to its initial value (1000000010).
WARNING:Xst:2935 - Signal 'cClearEnableOut', unconnected in block 'FPGAwFIFOn3', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'iCountEnableOut', unconnected in block 'FPGAwFIFOn3', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'iDisablePushFromClearControl', unconnected in block 'FPGAwFIFOn3', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'oDisablePopFromClearControl', unconnected in block 'FPGAwFIFOn3', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'oReset', unconnected in block 'FPGAwFIFOn3', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'oPopFromClearControl', unconnected in block 'FPGAwFIFOn3', is tied to its initial value (0).
    Summary:
	no macro.
Unit <FPGAwFIFOn3> synthesized.

Synthesizing Unit <NiFpgaFifoPushPopControl_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPushPopControl.vhd".
WARNING:Xst:647 - Input <cTimeoutValue> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaFifoPushPopControl_3> synthesized.

Synthesizing Unit <NiFpgaFifoPushPopControl_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPushPopControl.vhd".
WARNING:Xst:647 - Input <cTimeoutValue> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaFifoPushPopControl_4> synthesized.

Synthesizing Unit <NiLvFpgaStockDigitalOutput_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaStockDigitalOutput.vhd".
    Set property "IOB = TRUE" for signal <cSyncRegister>.
WARNING:Xst:647 - Input <cFromResholder<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvFpgaStockDigitalOutput_4> synthesized.

Synthesizing Unit <NiLvFpgaStockDigitalOutput_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaStockDigitalOutput.vhd".
    Set property "IOB = TRUE" for signal <cSyncRegister>.
WARNING:Xst:647 - Input <cFromResholder<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvFpgaStockDigitalOutput_5> synthesized.

Synthesizing Unit <NiLvFpgaStockDigitalOutput_6>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaStockDigitalOutput.vhd".
    Set property "IOB = TRUE" for signal <cSyncRegister>.
WARNING:Xst:647 - Input <cFromResholder<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvFpgaStockDigitalOutput_6> synthesized.

Synthesizing Unit <NiLvFpgaStockDigitalInput_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaStockDigitalInput.vhd".
    Set property "syn_maxfan = 1000000" for signal <cFirstRegister_ms>.
    Set property "IOB = TRUE" for signal <cFirstRegister_ms>.
    Set property "syn_maxfan = 1000000" for signal <cSecondRegister>.
    Found 64-bit register for signal <cSecondRegister>.
    Found 64-bit register for signal <cFirstRegister_ms>.
INFO:Xst:2774 - HDL ADVISOR - IOB, MAX_FANOUT properties attached to signal cFirstRegister_ms may hinder XST clustering optimizations.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <NiLvFpgaStockDigitalInput_3> synthesized.

Synthesizing Unit <FPGAwFIFOn4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn4.vhd".
WARNING:Xst:647 - Input <CClk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cClearEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cClearEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oCountEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oCountEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iTopEnIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iClrRst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oTopEnIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oClrRst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn4.vhd" line 423: Output port <cDisableAck> of the instance <PushControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn4.vhd" line 472: Output port <cDisableAck> of the instance <PopControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn4.vhd" line 532: Output port <oFullCount> of the instance <GenCounter.FIFOCounter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn4.vhd" line 532: Output port <iEmpty> of the instance <GenCounter.FIFOCounter> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'oCountFullCountLoc', unconnected in block 'FPGAwFIFOn4', is tied to its initial value (0000000000).
WARNING:Xst:2935 - Signal 'cClearEnableOut', unconnected in block 'FPGAwFIFOn4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'oCountEnableOut', unconnected in block 'FPGAwFIFOn4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'iDisablePushFromClearControl', unconnected in block 'FPGAwFIFOn4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'oDisablePopFromClearControl', unconnected in block 'FPGAwFIFOn4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'iReset', unconnected in block 'FPGAwFIFOn4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'oPopFromClearControl', unconnected in block 'FPGAwFIFOn4', is tied to its initial value (0).
    Summary:
	no macro.
Unit <FPGAwFIFOn4> synthesized.

Synthesizing Unit <Accumulated_Sector_Intensity_viTotal_Wing_Sectors1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Accumulated_Sector_Intensity_viTotal_Wing_Sectors1.vhd".
WARNING:Xst:647 - Input <clkOutPortFromReshold<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <clkReg>.
    Found 1-bit register for signal <clkWrEnableOut>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <Accumulated_Sector_Intensity_viTotal_Wing_Sectors1> synthesized.

Synthesizing Unit <Accumulated_Sector_Intensity_viAccumulated_Sector_Intensity0>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Accumulated_Sector_Intensity_viAccumulated_Sector_Intensity0.vhd".
WARNING:Xst:647 - Input <clkOutPortFromReshold<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <clkWrEnableOut>.
    Found 1536-bit register for signal <clkReg>.
    Summary:
	inferred 1537 D-type flip-flop(s).
Unit <Accumulated_Sector_Intensity_viAccumulated_Sector_Intensity0> synthesized.

Synthesizing Unit <NiFpgaFifoResource>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoResource.vhd".
WARNING:Xst:647 - Input <CClk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cClearEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cClearEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oCountEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oCountEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoResource.vhd" line 221: Output port <cDisableAck> of the instance <PushControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoResource.vhd" line 268: Output port <cDisableAck> of the instance <PopControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoResource.vhd" line 307: Output port <oFullCount> of the instance <TypeSelector> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoResource.vhd" line 307: Output port <iPushFlag> of the instance <TypeSelector> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoResource.vhd" line 307: Output port <oPopFlag> of the instance <TypeSelector> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'oCountFullCountLoc', unconnected in block 'NiFpgaFifoResource', is tied to its initial value (00000000).
WARNING:Xst:2935 - Signal 'cClearEnableOut', unconnected in block 'NiFpgaFifoResource', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'oCountEnableOut', unconnected in block 'NiFpgaFifoResource', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'iDisablePush', unconnected in block 'NiFpgaFifoResource', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'oDisablePop', unconnected in block 'NiFpgaFifoResource', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'iReset', unconnected in block 'NiFpgaFifoResource', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'oReset', unconnected in block 'NiFpgaFifoResource', is tied to its initial value (0).
    Summary:
	no macro.
Unit <NiFpgaFifoResource> synthesized.

Synthesizing Unit <NiFpgaFifoPushPopControl_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPushPopControl.vhd".
    Found 1-bit register for signal <GenStandardImpl.cFlagOutLoc>.
    Found 16-bit register for signal <cDataOut>.
    Found 2-bit register for signal <cState>.
    Found finite state machine <FSM_22> for signal <cState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    WARNING:Xst:2404 -  FFs/Latches <cDisableAck<0:0>> (without init value) have a constant value of 0 in block <NiFpgaFifoPushPopControl_5>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <NiFpgaFifoPushPopControl_5> synthesized.

Synthesizing Unit <NiFpgaFifoTypeSelector>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoTypeSelector.vhd".
    Summary:
	no macro.
Unit <NiFpgaFifoTypeSelector> synthesized.

Synthesizing Unit <NiFpgaBlockRamFifo>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBlockRamFifo.vhd".
WARNING:Xst:2935 - Signal 'iPushFlag', unconnected in block 'NiFpgaBlockRamFifo', is tied to its initial value (0).
    Summary:
	no macro.
Unit <NiFpgaBlockRamFifo> synthesized.

Synthesizing Unit <NiFpgaFifo>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifo.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifo.vhd" line 105: Output port <oDataValid> of the instance <NiFpgaFifoFlagsx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifo.vhd" line 105: Output port <aError> of the instance <NiFpgaFifoFlagsx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaFifo> synthesized.

Synthesizing Unit <NiFpgaFifoFlags>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoFlags.vhd".
WARNING:Xst:2935 - Signal 'aError', unconnected in block 'NiFpgaFifoFlags', is tied to its initial value (0).
    Found 7-bit adder for signal <oReadAddUnsigned[6]_GND_11419_o_add_0_OUT> created at line 1241.
    Found 7-bit adder for signal <iWriteAddUnsigned[6]_GND_11419_o_add_3_OUT> created at line 1241.
    Found 7-bit subtractor for signal <BlkCnt.oLclFullCount> created at line 301.
    Found 7-bit subtractor for signal <GND_11419_o_GND_11419_o_sub_12_OUT<6:0>> created at line 309.
    Found 7-bit subtractor for signal <BlkCnt.iLclEmptyCount> created at line 300.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <NiFpgaFifoFlags> synthesized.

Synthesizing Unit <SyncFifoFlags>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SyncFifoFlags.vhd".
    Set property "syn_maxfan = 100000000" for signal <cAddrBGray_ms>.
    Set property "syn_keep = true" for signal <cAddrBGray_ms>.
    Summary:
Unit <SyncFifoFlags> synthesized.

Synthesizing Unit <DFlopUnsigned>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopUnsigned.vhd".
    Summary:
	no macro.
Unit <DFlopUnsigned> synthesized.

Synthesizing Unit <DFlopGray>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopGray.vhd".
    Summary:
	no macro.
Unit <DFlopGray> synthesized.

Synthesizing Unit <GenDataValid>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/GenDataValid.vhd".
    Summary:
	no macro.
Unit <GenDataValid> synthesized.

Synthesizing Unit <DFlopBoolVec>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopBoolVec.vhd".
    Summary:
	no macro.
Unit <DFlopBoolVec> synthesized.

Synthesizing Unit <DFlopSLV>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSLV.vhd".
    Summary:
	no macro.
Unit <DFlopSLV> synthesized.

Synthesizing Unit <NiFpgaDualPortRAM>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDualPortRam.vhd".
    Summary:
	no macro.
Unit <NiFpgaDualPortRAM> synthesized.

Synthesizing Unit <NiFpgaDualPortRAM_Inferred>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDualPortRam_Inferred.vhd".
    Set property "use_clock_enable = yes" for signal <oDlyAddr>.
    Set property "use_clock_enable = yes" for signal <oLclDataOut>.
WARNING:Xst:37 - Detected unknown constraint/property "block_ram". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_ramstyle = no_rw_check" for signal <iRAM>.
    Set property "ram_style = block" for signal <iRAM>.
WARNING:Xst:647 - Input <oRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 128x16-bit dual-port RAM <Mram_iRAM> for signal <iRAM>.
    Found 16-bit register for signal <oLclDataOut>.
    Found 7-bit register for signal <oDlyAddr>.
    Summary:
	inferred   1 RAM(s).
	inferred  23 D-type flip-flop(s).
Unit <NiFpgaDualPortRAM_Inferred> synthesized.

Synthesizing Unit <NiFpgaFifoPopBuffer_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPopBuffer.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPopBuffer.vhd" line 349: Output port <cPushFlag> of the instance <NiFpgaFlipFlopFifox> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPopBuffer.vhd" line 349: Output port <cPopFlag> of the instance <NiFpgaFlipFlopFifox> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <FullCountBlk.cExtendedCountAvailable>.
    Found 1-bit register for signal <FullCountBlk.cBufferFullCountPlusPendingPushesAvailable>.
    Found 2-bit register for signal <FullCountBlk.cPendingPushes>.
    Found 2-bit register for signal <DelayBlk.cPushes>.
    Found 3-bit register for signal <FullCountBlk.cBufferFullCountPlusPendingPushes>.
    Found 2-bit adder for signal <FullCountBlk.cPendingPushes[1]_GND_11428_o_add_5_OUT> created at line 1241.
    Found 3-bit adder for signal <cBufferFullCount[2]_GND_11428_o_add_14_OUT> created at line 1241.
    Found 3-bit adder for signal <GND_11428_o_FullCountBlk.cNxBufferFullCount[2]_add_22_OUT> created at line 288.
    Found 8-bit adder for signal <GND_11428_o_GND_11428_o_add_25_OUT> created at line 301.
    Found 2-bit subtractor for signal <GND_11428_o_GND_11428_o_sub_4_OUT<1:0>> created at line 1308.
    Found 3-bit subtractor for signal <GND_11428_o_GND_11428_o_sub_13_OUT<2:0>> created at line 1308.
    Found 7-bit comparator greater for signal <cFullCountFromFifo[6]_GND_11428_o_LessThan_1_o> created at line 125
    Found 3-bit comparator lessequal for signal <n0018> created at line 223
    Found 3-bit comparator greater for signal <GND_11428_o_FullCountBlk.cNxBufferFullCount[2]_LessThan_17_o> created at line 255
    Found 3-bit comparator greater for signal <GND_11428_o_FullCountBlk.cNxBufferFullCount[2]_LessThan_18_o> created at line 256
    Found 2-bit comparator lessequal for signal <n0034> created at line 256
    Found 2-bit comparator lessequal for signal <n0038> created at line 259
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <NiFpgaFifoPopBuffer_3> synthesized.

Synthesizing Unit <NiFpgaFifoCountControl_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoCountControl.vhd".
    Found 8-bit register for signal <cCountInQualReg>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaFifoCountControl_5> synthesized.

Synthesizing Unit <Bucket_Summing_vi_asResource_1077>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi_asResource_1077.vhd".
    Summary:
	no macro.
Unit <Bucket_Summing_vi_asResource_1077> synthesized.

Synthesizing Unit <Bucket_Summing_vi>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi.vhd" line 282: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi.vhd" line 307: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi.vhd" line 332: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi.vhd" line 332: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi.vhd" line 356: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
    Summary:
	inferred   3 Multiplexer(s).
Unit <Bucket_Summing_vi> synthesized.

Synthesizing Unit <resholder_r_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r.vhd".
    Found 32-bit register for signal <data_out>.
    Found 1-bit register for signal <prevEout>.
    Found 1-bit register for signal <e_out_sig>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <resholder_r_2> synthesized.

Synthesizing Unit <resholder_r_opt_7>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r_opt.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_r_opt_7> synthesized.

Synthesizing Unit <NiFpgaAG_00000148_CaseStructureFrame_0000>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructureFrame_0000.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RioClk40> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_00000148_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaGlobalResHolderWrite_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaGlobalResHolderWrite.vhd".
    Summary:
	no macro.
Unit <NiFpgaGlobalResHolderWrite_3> synthesized.

Synthesizing Unit <NiFpgaAG_00000148_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000015<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000015<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000017<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000017<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <res_80000016> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000018> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit 9-to-1 multiplexer for signal <s_1425> created at line 467.
    Found 16-bit 9-to-1 multiplexer for signal <s_1464> created at line 487.
    Summary:
	inferred   4 Multiplexer(s).
Unit <NiFpgaAG_00000148_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <resholder_r_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r.vhd".
    Found 8-bit register for signal <data_out>.
    Found 1-bit register for signal <prevEout>.
    Found 1-bit register for signal <e_out_sig>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <resholder_r_3> synthesized.

Synthesizing Unit <NiLvIncrement_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvIncrement.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvIncrement_4> synthesized.

Synthesizing Unit <NiLvFxpIncrement_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpIncrement.vhd".
    Summary:
	no macro.
Unit <NiLvFxpIncrement_4> synthesized.

Synthesizing Unit <NiLvFxpAdd_9>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpAdd.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpAdd.vhd" line 137: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 9-bit adder for signal <n0014> created at line 1634.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpAdd_9> synthesized.

Synthesizing Unit <NiFpgaAG_0000014a_CaseStructure_369>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructure_369.vhd".
    Found 4-bit register for signal <binenc_muxselect>.
    Found 9-bit register for signal <subdiag_en>.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_0000014a_CaseStructure_369> synthesized.

Synthesizing Unit <NiFpgaAG_0000014a_CaseStructureFrame_0000>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0000.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000014a_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_0000014a_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RioClk40> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaAG_0000014a_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_0000014a_CaseStructureFrame_0002>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0002.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RioClk40> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaAG_0000014a_CaseStructureFrame_0002> synthesized.

Synthesizing Unit <NiFpgaAG_0000014a_CaseStructureFrame_0003>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0003.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RioClk40> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaAG_0000014a_CaseStructureFrame_0003> synthesized.

Synthesizing Unit <NiFpgaAG_0000014a_CaseStructureFrame_0004>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0004.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RioClk40> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaAG_0000014a_CaseStructureFrame_0004> synthesized.

Synthesizing Unit <NiFpgaAG_0000014a_CaseStructureFrame_0005>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0005.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RioClk40> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaAG_0000014a_CaseStructureFrame_0005> synthesized.

Synthesizing Unit <NiFpgaAG_0000014a_CaseStructureFrame_0006>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0006.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RioClk40> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaAG_0000014a_CaseStructureFrame_0006> synthesized.

Synthesizing Unit <NiFpgaAG_0000014a_CaseStructureFrame_0007>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0007.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RioClk40> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaAG_0000014a_CaseStructureFrame_0007> synthesized.

Synthesizing Unit <NiFpgaAG_0000014a_CaseStructureFrame_0008>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0008.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RioClk40> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaAG_0000014a_CaseStructureFrame_0008> synthesized.

Synthesizing Unit <NiLvCompare_10>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCompare.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvCompare_10> synthesized.

Synthesizing Unit <NiLvFxpCompare_12>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd" line 240: Output port <cOut> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 10-bit subtractor for signal <n0013> created at line 1624.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpCompare_12> synthesized.

Synthesizing Unit <NiLvFxpEnableHandler_11>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandler.vhd".
    Summary:
	no macro.
Unit <NiLvFxpEnableHandler_11> synthesized.

Synthesizing Unit <NiLvFxpEnableHandlerSlv_10>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandlerSlv.vhd".
    Found 1-bit register for signal <cOut>.
    Found 1-bit register for signal <cOverflow>.
    Found 1-bit register for signal <cEnableOut>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <NiLvFxpEnableHandlerSlv_10> synthesized.

Synthesizing Unit <NiFpgaSelect_8>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaSelect.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaSelect.vhd" line 75: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerSlvx> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaSelect_8> synthesized.

Synthesizing Unit <NiFpgaAG_00000153_CaseStructure_372>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000153_CaseStructure_372.vhd".
    Found 2-bit register for signal <subdiag_en>.
    Found 1-bit register for signal <binenc_muxselect>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaAG_00000153_CaseStructure_372> synthesized.

Synthesizing Unit <NiFpgaAG_00000153_CaseStructureFrame_0000>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000153_CaseStructureFrame_0000.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   2 Multiplexer(s).
Unit <NiFpgaAG_00000153_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiLvCompareToZero_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCompareToZero.vhd".
    Summary:
	no macro.
Unit <NiLvCompareToZero_3> synthesized.

Synthesizing Unit <NiLvFxpCompareToZero_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompareToZero.vhd".
    Summary:
	no macro.
Unit <NiLvFxpCompareToZero_3> synthesized.

Synthesizing Unit <NiLvFxpCompare_13>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd" line 240: Output port <cOut> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpCompare_13> synthesized.

Synthesizing Unit <NiFpgaAG_00000154_CaseStructureFrame_0000>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000154_CaseStructureFrame_0000.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000007<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000007<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <NiFpgaAG_00000154_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiLvDecrement>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvDecrement.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvDecrement> synthesized.

Synthesizing Unit <NiLvFxpDecrement>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpDecrement.vhd".
    Summary:
	no macro.
Unit <NiLvFxpDecrement> synthesized.

Synthesizing Unit <NiLvFxpSubtract>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpSubtract.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpSubtract.vhd" line 145: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 10-bit subtractor for signal <n0017> created at line 2093.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpSubtract> synthesized.

Synthesizing Unit <NiLvCoerce_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCoerce.vhd".
    Summary:
	no macro.
Unit <NiLvCoerce_4> synthesized.

Synthesizing Unit <NiLvToInteger_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToInteger.vhd".
    Summary:
	no macro.
Unit <NiLvToInteger_4> synthesized.

Synthesizing Unit <NiLvFxpCoerce_12>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd" line 170: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpCoerce_12> synthesized.

Synthesizing Unit <ArrayIndexNode_344>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ArrayIndexNode_344.vhd".
    Found 48-bit register for signal <data_out1>.
    Found 1-bit register for signal <enable_out>.
    Found 48-bit 32-to-1 multiplexer for signal <_n0329> created at line 33.
    Found 6-bit comparator greater for signal <idxLowerGT1> created at line 69
    Summary:
	inferred  49 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <ArrayIndexNode_344> synthesized.

Synthesizing Unit <NiLvIncrement_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvIncrement.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvIncrement_5> synthesized.

Synthesizing Unit <NiLvFxpIncrement_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpIncrement.vhd".
    Summary:
	no macro.
Unit <NiLvFxpIncrement_5> synthesized.

Synthesizing Unit <NiLvFxpAdd_10>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpAdd.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpAdd.vhd" line 137: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 17-bit adder for signal <n0014> created at line 1634.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpAdd_10> synthesized.

Synthesizing Unit <NiLvFxpEnableHandler_12>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandler.vhd".
    Summary:
	no macro.
Unit <NiLvFxpEnableHandler_12> synthesized.

Synthesizing Unit <NiLvAdd_6>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvAdd.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvAdd_6> synthesized.

Synthesizing Unit <NiLvFxpAdd_11>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpAdd.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpAdd.vhd" line 137: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 33-bit adder for signal <n0015> created at line 1634.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpAdd_11> synthesized.

Synthesizing Unit <NiLvFxpEnableHandler_13>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandler.vhd".
    Summary:
	no macro.
Unit <NiLvFxpEnableHandler_13> synthesized.

Synthesizing Unit <NiLvFxpEnableHandlerSlv_11>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandlerSlv.vhd".
    Found 1-bit register for signal <cOverflow>.
    Found 1-bit register for signal <cEnableOut>.
    Found 32-bit register for signal <cOut>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <NiLvFxpEnableHandlerSlv_11> synthesized.

Synthesizing Unit <ReplaceArrayNode_349>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ReplaceArrayNode_349.vhd".
    Found 1-bit register for signal <enable_out>.
    Found 1536-bit register for signal <array_out>.
    Found 6-bit comparator greater for signal <idxLowerGT0> created at line 172
    Summary:
	inferred 1537 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <ReplaceArrayNode_349> synthesized.

Synthesizing Unit <NiFpgaAG_00000154_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000154_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <NiFpgaAG_00000154_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <ReplaceArrayNode_362>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ReplaceArrayNode_362.vhd".
    Found 32-bit register for signal <array_out>.
    Found 1-bit register for signal <enable_out>.
    Found 6-bit comparator greater for signal <idxLowerGT0> created at line 172
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <ReplaceArrayNode_362> synthesized.

Synthesizing Unit <NiFpgaAG_0000015f_ForLoop>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000015f_ForLoop.vhd".
WARNING:Xst:647 - Input <max> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000015f_ForLoop.vhd" line 82: Output port <shift_out> of the instance <n_ishiftreg> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   2 Multiplexer(s).
Unit <NiFpgaAG_0000015f_ForLoop> synthesized.

Synthesizing Unit <arrayLpIndx_355>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arrayLpIndx_355.vhd".
WARNING:Xst:647 - Input <lpiteration> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <tmpAry>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <arrayLpIndx_355> synthesized.

Synthesizing Unit <NiFpgaShiftReg>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaShiftReg.vhd".
    Found 1-bit register for signal <prevDoShift>.
    Found 1-bit register for signal <nextdata>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaShiftReg> synthesized.

Synthesizing Unit <NiLvCompare_11>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCompare.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvCompare_11> synthesized.

Synthesizing Unit <NiLvFxpCompare_14>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd" line 240: Output port <cOut> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 34-bit subtractor for signal <n0012> created at line 1652.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpCompare_14> synthesized.

Synthesizing Unit <NiFpgaAG_00000160_CaseStructureFrame_0000>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000160_CaseStructureFrame_0000.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_00000160_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_00000160_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000160_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaAG_00000160_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_00000161_CaseStructureFrame_0000>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000161_CaseStructureFrame_0000.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_00000161_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_00000161_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000161_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_00000161_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_00000153_CaseStructureFrame_0001>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000153_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_00000153_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <resholder_w_opt_6>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w_opt.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_w_opt_6> synthesized.

Synthesizing Unit <resholder_w_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_w_3> synthesized.

Synthesizing Unit <resholder_w_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_w_4> synthesized.

Synthesizing Unit <SubVICtlOrInd_19>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrInd.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <init> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <cReg>.
    Found 1-bit register for signal <cPrevWriteEnableIn>.
    Found 1-bit register for signal <cWriteEnableOut>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <SubVICtlOrInd_19> synthesized.

Synthesizing Unit <SubVICtlOrInd_20>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrInd.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <init> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <cReg>.
    Found 1-bit register for signal <cPrevWriteEnableIn>.
    Found 1-bit register for signal <cWriteEnableOut>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <SubVICtlOrInd_20> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_13>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrIndOpt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_13> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_14>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrIndOpt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_14> synthesized.

Synthesizing Unit <Pixel_Location_Global_viFrame_Count4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viFrame_Count4.vhd".
WARNING:Xst:647 - Input <clkOutPortFromReshold<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkInPortFromReshold<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <clkReg>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Pixel_Location_Global_viFrame_Count4> synthesized.

Synthesizing Unit <Pixel_Location_Global_viCurrent_X_Pixel_Location0>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viCurrent_X_Pixel_Location0.vhd".
WARNING:Xst:647 - Input <clkOutPortFromReshold<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkInPortFromReshold<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <clkReg>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Pixel_Location_Global_viCurrent_X_Pixel_Location0> synthesized.

Synthesizing Unit <Pixel_Location_Global_viY_Resolution3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viY_Resolution3.vhd".
WARNING:Xst:647 - Input <clkOutPortFromReshold<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Pixel_Location_Global_viY_Resolution3> synthesized.

Synthesizing Unit <Pixel_Location_Global_viX_Resolution2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viX_Resolution2.vhd".
WARNING:Xst:647 - Input <clkOutPortFromReshold<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Pixel_Location_Global_viX_Resolution2> synthesized.

Synthesizing Unit <ViControl>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ViControl.vhd".
    Set property "equivalent_register_removal = no".
    Set property "syn_keep = true" for signal <rDiagramResetAssertionErr>.
    Set property "syn_keep = true" for signal <rEnableIn>.
    Set property "syn_keep = true" for signal <rEnableClear>.
    Set property "syn_keep = true" for signal <EnableInBlk.tEnableIn_ms>.
    Set property "syn_keep = true" for signal <EnableInBlk.bEnableIn_ms>.
    Set property "syn_keep = true" for signal <EnableClearBlk.bEnableClear_ms>.
    Set property "syn_keep = true" for signal <EnableClearBlk.tEnableClear_ms>.
    Set property "syn_keep = true" for signal <DerivedClkLockBlk.bDerivedClkLostLock_ms>.
    Set property "syn_keep = true" for signal <GatedClkStartupErrBlk.bGatedClkStartupErr_ms>.
    Set property "syn_keep = true" for signal <EnableDeassertionErrBlk.bEnableDeassertionErr_ms>.
    Set property "syn_keep = true" for signal <DiagramResetAssertionErrBlk.bDiagramResetAssertionErr_ms>.
WARNING:Xst:647 - Input <bHostReadIn<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bHostWriteIn<2:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bHostWriteIn<33:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <EnableInBlk.tEnableIn_ms>.
    Found 1-bit register for signal <EnableInBlk.tEnableInLoc>.
    Found 1-bit register for signal <rEnableClear>.
    Found 1-bit register for signal <EnableClearBlk.tEnableClear_ms>.
    Found 1-bit register for signal <EnableClearBlk.tEnableClearLoc>.
    Found 1-bit register for signal <EnableOutBlk.tDiagramEnableOutReg>.
    Found 1-bit register for signal <EnableOutBlk.bEnableOut_ms>.
    Found 1-bit register for signal <bEnableOut>.
    Found 3-bit register for signal <EnableInBlk.rEnableInState>.
    Found 4-bit register for signal <EnableInBlk.rTimerCount>.
    Found 1-bit register for signal <rEnableIn>.
    Found 1-bit register for signal <EnableInBlk.rEnableClksForViRunLoc>.
    Found 1-bit register for signal <EnableInBlk.bEnableIn_ms>.
    Found 1-bit register for signal <bEnableIn>.
    Found 1-bit register for signal <EnableClearBlk.bEnableClear_ms>.
    Found 1-bit register for signal <bEnableClear>.
    Found 1-bit register for signal <bTimeout>.
    Found 1-bit register for signal <DerivedClkLockBlk.rDerivedClkLostLock>.
    Found 1-bit register for signal <DerivedClkLockBlk.bDerivedClkLostLock_ms>.
    Found 1-bit register for signal <bDerivedClkLostLock>.
    Found 1-bit register for signal <GatedClkStartupErrBlk.rGatedClkStartupErr>.
    Found 1-bit register for signal <GatedClkStartupErrBlk.bGatedClkStartupErr_ms>.
    Found 1-bit register for signal <bGatedClkStartupErr>.
    Found 1-bit register for signal <EnableDeassertionErrBlk.rEnableDeassertionErr>.
    Found 1-bit register for signal <EnableDeassertionErrBlk.bEnableDeassertionErr_ms>.
    Found 1-bit register for signal <bEnableDeassertionErr>.
    Found 1-bit register for signal <DiagramResetAssertionErrBlk.bDiagramResetAssertionErr_ms>.
    Found 1-bit register for signal <bDiagramResetAssertionErr>.
INFO:Xst:1799 - State waituntilinternalclocksbecomevalid is never reached in FSM <EnableInBlk.rEnableInState>.
INFO:Xst:1799 - State enableindeassertionnotsupportederr is never reached in FSM <EnableInBlk.rEnableInState>.
    Found finite state machine <FSM_23> for signal <EnableInBlk.rEnableInState>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | ReliableClk (rising_edge)                      |
    | Reset              | rDiagramResetStatus (positive)                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_13184_o_GND_13184_o_sub_14_OUT<3:0>> created at line 582.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal rEnableIn may hinder XST clustering optimizations.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ViControl> synthesized.

Synthesizing Unit <SafeBusCrossing_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SafeBusCrossing.vhd".
    Set property "equivalent_register_removal = no".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SafeBusCrossing.vhd" line 280: Output port <iStoredData> of the instance <ClockDomainCrossing.BusClkToReliableClkHS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SafeBusCrossing.vhd" line 280: Output port <iOResetStatus> of the instance <ClockDomainCrossing.BusClkToReliableClkHS> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <bPushEnDly>.
    Found 1-bit register for signal <bPushDly>.
    Found 2-bit register for signal <ClockDomainCrossing.bDataDly>.
    Found 1-bit register for signal <bReadyLoc>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <SafeBusCrossing_1> synthesized.

Synthesizing Unit <DiagramReset>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DiagramReset.vhd".
    Set property "equivalent_register_removal = no".
    Set property "syn_maxfan = 100000000" for signal <rDiagramReset>.
    Set property "syn_maxfan = 100000000" for signal <aDiagramReset>.
    Set property "syn_keep = true" for signal <bDiagramResetForHost_ms>.
    Set property "syn_keep = true" for signal <rDiagramResetForHost>.
    Set property "KEEP = TRUE" for signal <DiagramResetFSM.rStartFsmOnDld>.
    Set property "KEEP = TRUE" for signal <DiagramResetFSM.rStartFsmOnDldDly>.
    Set property "KEEP = TRUE" for signal <DiagramResetFSM.rStartFsmOnDld_ms>.
    Set property "syn_keep = true" for signal <DiagramResetRegisterBlk.rDiagramResetLoc>.
    Set property "syn_keep = true" for signal <DiagramResetRegisterBlk.aDiagramResetLoc>.
WARNING:Xst:647 - Input <bHostReadIn<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bHostWriteIn<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bHostWriteIn<33:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DiagramReset.vhd" line 374: Output port <rData> of the instance <HostWtAccessBlk.BusClkToReliableClkHS> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <DiagramResetFSM.rStartFsmOnDld>.
    Found 1-bit register for signal <DiagramResetFSM.rStartFsmOnDldDly>.
    Found 4-bit register for signal <DiagramResetFSM.rDiagramResetState>.
    Found 6-bit register for signal <DiagramResetFSM.rTimerCount>.
    Found 1-bit register for signal <DiagramResetFSM.rDcmPllSourceClksValidLoc>.
    Found 1-bit register for signal <DiagramResetFSM.rAssumeExternalClkInvalidLoc>.
    Found 1-bit register for signal <DiagramResetFSM.rInternalClksValidLoc>.
    Found 1-bit register for signal <DiagramResetFSM.rDiagramResetAssertionErrLoc>.
    Found 1-bit register for signal <rDiagramResetForHost>.
    Found 1-bit register for signal <bDiagramResetForHost_ms>.
    Found 1-bit register for signal <bDiagramResetForHost>.
    Found 1-bit register for signal <DiagramResetFSM.rStartFsmOnDld_ms>.
INFO:Xst:1799 - State waitforclkenablerequest is never reached in FSM <DiagramResetFSM.rDiagramResetState>.
INFO:Xst:1799 - State diagrstassertionnotsupportederr is never reached in FSM <DiagramResetFSM.rDiagramResetState>.
    Found finite state machine <FSM_24> for signal <DiagramResetFSM.rDiagramResetState>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 16                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | ReliableClk (rising_edge)                      |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <GND_13284_o_GND_13284_o_sub_25_OUT<5:0>> created at line 728.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DiagramReset> synthesized.

Synthesizing Unit <SafeBusCrossing_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SafeBusCrossing.vhd".
    Set property "equivalent_register_removal = no".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SafeBusCrossing.vhd" line 280: Output port <iStoredData> of the instance <ClockDomainCrossing.BusClkToReliableClkHS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SafeBusCrossing.vhd" line 280: Output port <iOResetStatus> of the instance <ClockDomainCrossing.BusClkToReliableClkHS> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <bPushEnDly>.
    Found 1-bit register for signal <bPushDly>.
    Found 1-bit register for signal <bReadyLoc>.
    WARNING:Xst:2404 -  FFs/Latches <ClockDomainCrossing.bDataDly<0><0:0>> (without init value) have a constant value of 0 in block <SafeBusCrossing_2>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <SafeBusCrossing_2> synthesized.

Synthesizing Unit <HandshakeBaseResetCross_6>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBaseResetCross.vhd".
    Set property "syn_keep = true" for signal <iPush>.
    Set property "syn_keep = true" for signal <iDlyPush>.
    Set property "syn_keep = true" for signal <iLclReady>.
    Set property "use_clock_enable = yes" for signal <oPushToggleToReady>.
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_keep = true" for signal <BlkOut.oDataAckClkEnable>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
WARNING:Xst:647 - Input <aResetToDlyPush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aResetToIResetFast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aPushToggleDly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBaseResetCross.vhd" line 382: Output port <c1ResetFast> of the instance <BlkOut.SyncOReset> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <HandshakeBaseResetCross_6> synthesized.

Synthesizing Unit <ViSignature>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ViSignature.vhd".
WARNING:Xst:647 - Input <clkHostReadFromReshold<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ViSignature> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd".
WARNING:Xst:647 - Input <cFpgaReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_1> synthesized.

Synthesizing Unit <NiFpgaHostAccessibleRegister_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaHostAccessibleRegister.vhd".
    Found 1-bit register for signal <cQ>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaHostAccessibleRegister_1> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd".
WARNING:Xst:647 - Input <cFpgaReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_2> synthesized.

Synthesizing Unit <NiFpgaHostAccessibleRegister_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaHostAccessibleRegister.vhd".
    Found 1-bit register for signal <cQ>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <NiFpgaHostAccessibleRegister_2> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd".
WARNING:Xst:647 - Input <cFpgaReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_3> synthesized.

Synthesizing Unit <NiFpgaHostAccessibleRegister_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaHostAccessibleRegister.vhd".
    Found 8-bit register for signal <cQ>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaHostAccessibleRegister_3> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd".
WARNING:Xst:647 - Input <cFpgaReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_4> synthesized.

Synthesizing Unit <NiFpgaHostAccessibleRegister_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaHostAccessibleRegister.vhd".
    Found 8-bit register for signal <cQ>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaHostAccessibleRegister_4> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd".
WARNING:Xst:647 - Input <cFpgaReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_5> synthesized.

Synthesizing Unit <NiFpgaHostAccessibleRegister_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaHostAccessibleRegister.vhd".
    Found 32-bit register for signal <cQ>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <NiFpgaHostAccessibleRegister_5> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_6>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd".
WARNING:Xst:647 - Input <cFpgaWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd" line 331: Output port <cFpgaDataEnable> of the instance <PlainIndicator.PlainIndicator> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_6> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_7>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd".
WARNING:Xst:647 - Input <cFpgaWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd" line 331: Output port <cFpgaDataEnable> of the instance <PlainIndicator.PlainIndicator> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_7> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_8>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd".
WARNING:Xst:647 - Input <cFpgaReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_8> synthesized.

Synthesizing Unit <NiFpgaHostAccessibleRegister_6>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaHostAccessibleRegister.vhd".
    Found 80-bit register for signal <cQ>.
    Summary:
	inferred  80 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaHostAccessibleRegister_6> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_9>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd".
WARNING:Xst:647 - Input <cFpgaReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_9> synthesized.

Synthesizing Unit <NiFpgaHostAccessibleRegister_7>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaHostAccessibleRegister.vhd".
    Found 8-bit register for signal <cQ>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <NiFpgaHostAccessibleRegister_7> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_10>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd".
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd" line 331: Output port <cFpgaDataEnable> of the instance <PlainIndicator.PlainIndicator> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <cFpgaWriteToRes>.
    Found 1-bit register for signal <rFpgaDelayedWriteEnableIn>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <NiFpgaCtrlIndRegister_10> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_11>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd".
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd" line 331: Output port <cFpgaDataEnable> of the instance <PlainIndicator.PlainIndicator> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <cFpgaWriteToRes>.
    Found 1-bit register for signal <rFpgaDelayedWriteEnableIn>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <NiFpgaCtrlIndRegister_11> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_12>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd".
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd" line 331: Output port <cFpgaDataEnable> of the instance <PlainIndicator.PlainIndicator> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <cFpgaWriteToRes>.
    Found 1-bit register for signal <rFpgaDelayedWriteEnableIn>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <NiFpgaCtrlIndRegister_12> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_13>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd".
WARNING:Xst:647 - Input <cFpgaReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_13> synthesized.

Synthesizing Unit <NiFpgaHostAccessibleRegister_8>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaHostAccessibleRegister.vhd".
    Found 106-bit register for signal <cQ>.
    Summary:
	inferred 106 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaHostAccessibleRegister_8> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_14>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd".
WARNING:Xst:647 - Input <cFpgaReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_14> synthesized.

Synthesizing Unit <NiFpgaHostAccessibleRegister_9>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaHostAccessibleRegister.vhd".
    Found 106-bit register for signal <cQ>.
    Summary:
	inferred 106 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaHostAccessibleRegister_9> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_15>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd".
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd" line 331: Output port <cFpgaDataEnable> of the instance <PlainIndicator.PlainIndicator> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <cFpgaWriteToRes>.
    Found 1-bit register for signal <rFpgaDelayedWriteEnableIn>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <NiFpgaCtrlIndRegister_15> synthesized.

Synthesizing Unit <NiFpgaHostAccessibleRegister_10>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaHostAccessibleRegister.vhd".
    Found 768-bit register for signal <cQ>.
    Summary:
	inferred 768 D-type flip-flop(s).
Unit <NiFpgaHostAccessibleRegister_10> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_16>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd".
WARNING:Xst:647 - Input <cFpgaReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_16> synthesized.

Synthesizing Unit <NiFpgaHostAccessibleRegister_11>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaHostAccessibleRegister.vhd".
    Found 32-bit register for signal <cQ>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaHostAccessibleRegister_11> synthesized.

Synthesizing Unit <CustomArbForCL_Config_DVAL_Active_High_ctl_2RHFpgaReadPortOnResbushold>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_DVAL_Active_High_ctl_2RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForCL_Config_DVAL_Active_High_ctl_2RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <CustomArbForCL_Config_FVAL_Active_High_ctl_0RHFpgaReadPortOnResbushold>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_FVAL_Active_High_ctl_0RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForCL_Config_FVAL_Active_High_ctl_0RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <CustomArbForCL_Config_LVAL_Active_High_ctl_1RHFpgaReadPortOnResbushold>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_LVAL_Active_High_ctl_1RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForCL_Config_LVAL_Active_High_ctl_1RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <CustomArbForCL_Config_Spare_Active_High_ctl_3RHFpgaReadPortOnResbushold>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_Spare_Active_High_ctl_3RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForCL_Config_Spare_Active_High_ctl_3RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaReadPortOnResbushold>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000001<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <DoubleSyncWithResetValueSLV>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncWithResetValueSLV.vhd".
    Summary:
	no macro.
Unit <DoubleSyncWithResetValueSLV> synthesized.

Synthesizing Unit <DoubleSyncWithResetValueSL>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncWithResetValueSL.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncWithResetValueSL.vhd" line 58: Output port <iSigOut> of the instance <DoubleSyncBasex> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DoubleSyncWithResetValueSL> synthesized.

Synthesizing Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_1> synthesized.

Synthesizing Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_2> synthesized.

Synthesizing Unit <CustomArbForAcq_Control_Initialize_ctl_7RHFpgaReadPortOnResbushold>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Initialize_ctl_7RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForAcq_Control_Initialize_ctl_7RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <CustomArbForTopEnablesPortOnResTopEnablePassThru>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForTopEnablesPortOnResTopEnablePassThru.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000000> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000001> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000002> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000003> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000004> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000005> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000006> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000007> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000008> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000009> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000000A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000000B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000000C> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000000D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000000E> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000000F> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000010> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000011> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000012> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000013> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000014> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000015> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000016> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000017> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000018> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000019> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000001A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000001B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000001C> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000001D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000001E> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000001F> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000020> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000021> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000022> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000023> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000024> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000025> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000026> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000027> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000028> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000029> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder0000002A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder0000002B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder0000002C> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder0000002D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder0000002E> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder0000002F> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000030> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000031> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000032> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000033> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000034> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000035> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000036> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000037> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000038> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000039> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000003A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000003B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000003C> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000003D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000003E> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000003F> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000040> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000041> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000042> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000043> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000044> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000045> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000046> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000047> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000048> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000049> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000004A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000004B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000004C> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000004D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000004E> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000004F> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000050> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000051> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000052> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000053> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000054> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000055> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000056> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000057> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000058> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000059> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000005A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000005B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000005C> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000005D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000005E> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000005F> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000060> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000061> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000062> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000063> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000064> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000065> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000066> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000067> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000068> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000069> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000006A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000006B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000006C> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000006D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000006E> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000006F> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000070> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000071> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000072> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000073> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000074> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000075> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000076> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000077> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000078> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000079> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000007A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000007B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000007C> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000007D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000007E> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000007F> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000080> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000081> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000082> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000083> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000084> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000085> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000086> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000087> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000088> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000089> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000008A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000008B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000008C> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000008D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000008E> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000008F> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000090> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000091> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000092> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000093> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000094> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000095> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000096> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000097> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000098> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000099> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000009A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000009B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000009C> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000009D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000009E> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000009F> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000A0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000A1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000A2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000A3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000A4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000A5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000A6> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000A7> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000A8> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000A9> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000AA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000AB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000AC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000AD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000AE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000AF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000B0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000B1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000B2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000B3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000B4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000B5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000B6> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000B7> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000B8> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000B9> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000BA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000BB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000BC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000BD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000BF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder000000C0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder000000C1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder000000C2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder000000C3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder000000C4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder000000C5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder000000C6> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder000000C7> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder000000C8> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder000000C9> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder000000CA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder000000CB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForTopEnablesPortOnResTopEnablePassThru> synthesized.

Synthesizing Unit <DoubleSyncSLV_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncSLV.vhd".
    Summary:
	no macro.
Unit <DoubleSyncSLV_2> synthesized.

Synthesizing Unit <CustomArbForAcq_Control_Ignore_DVAL_ctl_8RHFpgaReadPortOnResbushold>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Ignore_DVAL_ctl_8RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForAcq_Control_Ignore_DVAL_ctl_8RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <CustomArbForAcq_Control_Cancel_Acq_ctl_12RHFpgaReadPortOnResbushold>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Cancel_Acq_ctl_12RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForAcq_Control_Cancel_Acq_ctl_12RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <CustomArbForAcq_Control_Acquire_ctl_9RHFpgaReadPortOnResbushold>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Acquire_ctl_9RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForAcq_Control_Acquire_ctl_9RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_3> synthesized.

Synthesizing Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_4> synthesized.

Synthesizing Unit <CustomArbForSim_ctl_31RHFpgaReadPortOnResbushold>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForSim_ctl_31RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForSim_ctl_31RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_5> synthesized.

Synthesizing Unit <CustomArbForSector_Parameters_Right_ctl_35RHFpgaReadPortOnResbushold>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForSector_Parameters_Right_ctl_35RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000001<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForSector_Parameters_Right_ctl_35RHFpgaReadPortOnResbushold.vhd" line 43: Output port <oDataValid> of the instance <HandshakeSLVFromImageDataClockToRioClk40> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <CustomArbForSector_Parameters_Right_ctl_35RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <HandshakeWithResetValueSLV_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeWithResetValueSLV.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeWithResetValueSLV.vhd" line 56: Output port <iStoredData> of the instance <HBx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <HandshakeWithResetValueSLV_1> synthesized.

Synthesizing Unit <HandshakeWithResetValueBase_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeWithResetValueBase.vhd".
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iReset_ms>.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
    Found 1-bit register for signal <BlkRdy.iReset>.
    Found 1-bit register for signal <BlkRdy.iReset_ms>.
    Found 1-bit register for signal <iPushToggle>.
    Found 1-bit register for signal <BlkOut.oPushToggle0_ms>.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
    Found 1-bit register for signal <oPushToggleToReady>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle_ms>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Found 106-bit register for signal <iLclStoredData>.
    Summary:
	inferred 118 D-type flip-flop(s).
Unit <HandshakeWithResetValueBase_1> synthesized.

Synthesizing Unit <DFlopSlvResetVal_12>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSlvResetVal.vhd".
    Summary:
	no macro.
Unit <DFlopSlvResetVal_12> synthesized.

Synthesizing Unit <CustomArbForSector_Parameters_Left_ctl_34RHFpgaReadPortOnResbushold>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForSector_Parameters_Left_ctl_34RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000001<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForSector_Parameters_Left_ctl_34RHFpgaReadPortOnResbushold.vhd" line 43: Output port <oDataValid> of the instance <HandshakeSLVFromImageDataClockToRioClk40> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <CustomArbForSector_Parameters_Left_ctl_34RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <HandshakeWithResetValueSLV_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeWithResetValueSLV.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeWithResetValueSLV.vhd" line 56: Output port <iStoredData> of the instance <HBx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <HandshakeWithResetValueSLV_2> synthesized.

Synthesizing Unit <HandshakeWithResetValueBase_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeWithResetValueBase.vhd".
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iReset_ms>.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
    Found 1-bit register for signal <BlkRdy.iReset>.
    Found 1-bit register for signal <BlkRdy.iReset_ms>.
    Found 1-bit register for signal <iPushToggle>.
    Found 1-bit register for signal <BlkOut.oPushToggle0_ms>.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
    Found 1-bit register for signal <oPushToggleToReady>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle_ms>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Found 106-bit register for signal <iLclStoredData>.
    Summary:
	inferred 118 D-type flip-flop(s).
Unit <HandshakeWithResetValueBase_2> synthesized.

Synthesizing Unit <DFlopSlvResetVal_13>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSlvResetVal.vhd".
    Summary:
	no macro.
Unit <DFlopSlvResetVal_13> synthesized.

Synthesizing Unit <NiFpgaArbRW_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbRW.vhd".
    Found 1-bit register for signal <cUpdateArb>.
    Found 1-bit register for signal <cClrArb>.
    Found 2-bit register for signal <cArbEnableOut>.
    Found 2-bit register for signal <cToResHolders>.
    Found 2-bit register for signal <cState>.
    Found 2-bit register for signal <cEnableIns>.
    Found 1538-bit register for signal <cToResource>.
    Found finite state machine <FSM_25> for signal <cState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 1546 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <NiFpgaArbRW_1> synthesized.

Synthesizing Unit <NiFpgaArbSerializeAccess>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbSerializeAccess.vhd".
    Found 1-bit register for signal <cFoundMatch>.
    Found 2-bit register for signal <cFoundState>.
    Found 2-bit register for signal <cState>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaArbSerializeAccess> synthesized.

Synthesizing Unit <NiFpgaArbPowerOf2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbPowerOf2.vhd".
    Found 1-bit register for signal <cIntermediateEnableOut>.
    Found 1-bit register for signal <cIsPO2>.
    Found 2-bit register for signal <cOutput>.
    Found 2-bit subtractor for signal <cVecMinus1> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaArbPowerOf2> synthesized.

Synthesizing Unit <CustomArbForOutPortPortOnResAccumulated_Sector_Intensity_viAccumulated_Sector_Intensity0_1>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForOutPortPortOnResAccumulated_Sector_Intensity_viAccumulated_Sector_Intensity0.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000001<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForOutPortPortOnResAccumulated_Sector_Intensity_viAccumulated_Sector_Intensity0_1> synthesized.

Synthesizing Unit <CustomArbForOutPortPortOnResAccumulated_Sector_Intensity_viAccumulated_Sector_Intensity0_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForOutPortPortOnResAccumulated_Sector_Intensity_viAccumulated_Sector_Intensity0.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000001<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForOutPortPortOnResAccumulated_Sector_Intensity_viAccumulated_Sector_Intensity0_2> synthesized.

Synthesizing Unit <NiFpgaArbRW_2>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbRW.vhd".
    Found 1-bit register for signal <cUpdateArb>.
    Found 1-bit register for signal <cClrArb>.
    Found 2-bit register for signal <cArbEnableOut>.
    Found 2-bit register for signal <cState>.
    Found 2-bit register for signal <cEnableIns>.
    Found 4-bit register for signal <cToResHolders>.
    Found 18-bit register for signal <cToResource>.
    Found finite state machine <FSM_26> for signal <cState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <NiFpgaArbRW_2> synthesized.

Synthesizing Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_6>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_6> synthesized.

Synthesizing Unit <CustomArbForOutPortPortOnResPixel_Location_Global_vi_hash_of_Frames_to_Average5>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForOutPortPortOnResPixel_Location_Global_vi_hash_of_Frames_to_Average5.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForOutPortPortOnResPixel_Location_Global_vi_hash_of_Frames_to_Average5.vhd" line 38: Output port <oDataValid> of the instance <HandshakeSLVFromRioClk40ToImageDataClock> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <CustomArbForOutPortPortOnResPixel_Location_Global_vi_hash_of_Frames_to_Average5> synthesized.

Synthesizing Unit <HandshakeWithResetValueSLV_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeWithResetValueSLV.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeWithResetValueSLV.vhd" line 56: Output port <iStoredData> of the instance <HBx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <HandshakeWithResetValueSLV_3> synthesized.

Synthesizing Unit <HandshakeWithResetValueBase_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeWithResetValueBase.vhd".
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iReset_ms>.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
    Found 1-bit register for signal <BlkRdy.iReset>.
    Found 1-bit register for signal <BlkRdy.iReset_ms>.
    Found 1-bit register for signal <iPushToggle>.
    Found 1-bit register for signal <BlkOut.oPushToggle0_ms>.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
    Found 1-bit register for signal <oPushToggleToReady>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle_ms>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Found 8-bit register for signal <iLclStoredData>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <HandshakeWithResetValueBase_3> synthesized.

Synthesizing Unit <DFlopSlvResetVal_14>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSlvResetVal.vhd".
    Summary:
	no macro.
Unit <DFlopSlvResetVal_14> synthesized.

Synthesizing Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_7>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_7> synthesized.

Synthesizing Unit <CustomArbForOutPortPortOnResAccumulated_Sector_Intensity_viAccumulated_Sector_Intensity0_3>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForOutPortPortOnResAccumulated_Sector_Intensity_viAccumulated_Sector_Intensity0.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000001<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForOutPortPortOnResAccumulated_Sector_Intensity_viAccumulated_Sector_Intensity0_3> synthesized.

Synthesizing Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_8>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_8> synthesized.

Synthesizing Unit <CustomArbForOutPortPortOnResAccumulated_Sector_Intensity_viAccumulated_Sector_Intensity0_4>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForOutPortPortOnResAccumulated_Sector_Intensity_viAccumulated_Sector_Intensity0.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000001<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForOutPortPortOnResAccumulated_Sector_Intensity_viAccumulated_Sector_Intensity0_4> synthesized.

Synthesizing Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_9>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_9> synthesized.

Synthesizing Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_10>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_10> synthesized.

Synthesizing Unit <CustomArbForUART_Transmit_ctl_20RHFpgaReadPortOnResbushold>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Transmit_ctl_20RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForUART_Transmit_ctl_20RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_11>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_11> synthesized.

Synthesizing Unit <CustomArbForUART_Set_Baud_Rate_ctl_23RHFpgaReadPortOnResbushold>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Set_Baud_Rate_ctl_23RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForUART_Set_Baud_Rate_ctl_23RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <CustomArbForUART_Byte_Mode_ctl_22RHFpgaReadPortOnResbushold>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Byte_Mode_ctl_22RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForUART_Byte_Mode_ctl_22RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <CustomArbForUART_Receive_ctl_21RHFpgaReadPortOnResbushold>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Receive_ctl_21RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForUART_Receive_ctl_21RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_12>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_12> synthesized.

Synthesizing Unit <CustomArbForMiteIoLikePortOnResInterface>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForMiteIoLikePortOnResInterface.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <CustomArbForMiteIoLikePortOnResInterface> synthesized.

Synthesizing Unit <NiLvFpgaClipContainer>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaClipContainer.vhd".
WARNING:Xst:647 - Input <aClockGate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvFpgaClipContainer> synthesized.

Synthesizing Unit <FlexRIO_FIFO128Bit_DRAMTypeB_v110>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd" line 227: Output port <empty> of the instance <UserInputFIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd" line 396: Output port <full> of the instance <UserOutputFIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd" line 396: Output port <empty> of the instance <UserOutputFIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <dInputFifoResetFlag_ms>.
    Found 1-bit register for signal <dInputFifoResetFlag>.
    Found 1-bit register for signal <wHoldInputReads>.
    Found 1-bit register for signal <wHoldInputReads_ms>.
    Found 1-bit register for signal <rOutputFifoResetFlag_ms>.
    Found 1-bit register for signal <rOutputFifoResetFlag>.
    Found 1-bit register for signal <rHoldOutputWrites_ms>.
    Found 1-bit register for signal <rHoldOutputWrites>.
    Found 1-bit register for signal <dDramEmpty>.
    Found 1-bit register for signal <dWriteInProgress>.
    Found 1-bit register for signal <dInputMuxSel>.
    Found 1-bit register for signal <dOutputDemuxSel>.
    Found 1-bit register for signal <dDataToReadFifo<63>>.
    Found 1-bit register for signal <dDataToReadFifo<62>>.
    Found 1-bit register for signal <dDataToReadFifo<61>>.
    Found 1-bit register for signal <dDataToReadFifo<60>>.
    Found 1-bit register for signal <dDataToReadFifo<59>>.
    Found 1-bit register for signal <dDataToReadFifo<58>>.
    Found 1-bit register for signal <dDataToReadFifo<57>>.
    Found 1-bit register for signal <dDataToReadFifo<56>>.
    Found 1-bit register for signal <dDataToReadFifo<55>>.
    Found 1-bit register for signal <dDataToReadFifo<54>>.
    Found 1-bit register for signal <dDataToReadFifo<53>>.
    Found 1-bit register for signal <dDataToReadFifo<52>>.
    Found 1-bit register for signal <dDataToReadFifo<51>>.
    Found 1-bit register for signal <dDataToReadFifo<50>>.
    Found 1-bit register for signal <dDataToReadFifo<49>>.
    Found 1-bit register for signal <dDataToReadFifo<48>>.
    Found 1-bit register for signal <dDataToReadFifo<47>>.
    Found 1-bit register for signal <dDataToReadFifo<46>>.
    Found 1-bit register for signal <dDataToReadFifo<45>>.
    Found 1-bit register for signal <dDataToReadFifo<44>>.
    Found 1-bit register for signal <dDataToReadFifo<43>>.
    Found 1-bit register for signal <dDataToReadFifo<42>>.
    Found 1-bit register for signal <dDataToReadFifo<41>>.
    Found 1-bit register for signal <dDataToReadFifo<40>>.
    Found 1-bit register for signal <dDataToReadFifo<39>>.
    Found 1-bit register for signal <dDataToReadFifo<38>>.
    Found 1-bit register for signal <dDataToReadFifo<37>>.
    Found 1-bit register for signal <dDataToReadFifo<36>>.
    Found 1-bit register for signal <dDataToReadFifo<35>>.
    Found 1-bit register for signal <dDataToReadFifo<34>>.
    Found 1-bit register for signal <dDataToReadFifo<33>>.
    Found 1-bit register for signal <dDataToReadFifo<32>>.
    Found 1-bit register for signal <dDataToReadFifo<31>>.
    Found 1-bit register for signal <dDataToReadFifo<30>>.
    Found 1-bit register for signal <dDataToReadFifo<29>>.
    Found 1-bit register for signal <dDataToReadFifo<28>>.
    Found 1-bit register for signal <dDataToReadFifo<27>>.
    Found 1-bit register for signal <dDataToReadFifo<26>>.
    Found 1-bit register for signal <dDataToReadFifo<25>>.
    Found 1-bit register for signal <dDataToReadFifo<24>>.
    Found 1-bit register for signal <dDataToReadFifo<23>>.
    Found 1-bit register for signal <dDataToReadFifo<22>>.
    Found 1-bit register for signal <dDataToReadFifo<21>>.
    Found 1-bit register for signal <dDataToReadFifo<20>>.
    Found 1-bit register for signal <dDataToReadFifo<19>>.
    Found 1-bit register for signal <dDataToReadFifo<18>>.
    Found 1-bit register for signal <dDataToReadFifo<17>>.
    Found 1-bit register for signal <dDataToReadFifo<16>>.
    Found 1-bit register for signal <dDataToReadFifo<15>>.
    Found 1-bit register for signal <dDataToReadFifo<14>>.
    Found 1-bit register for signal <dDataToReadFifo<13>>.
    Found 1-bit register for signal <dDataToReadFifo<12>>.
    Found 1-bit register for signal <dDataToReadFifo<11>>.
    Found 1-bit register for signal <dDataToReadFifo<10>>.
    Found 1-bit register for signal <dDataToReadFifo<9>>.
    Found 1-bit register for signal <dDataToReadFifo<8>>.
    Found 1-bit register for signal <dDataToReadFifo<7>>.
    Found 1-bit register for signal <dDataToReadFifo<6>>.
    Found 1-bit register for signal <dDataToReadFifo<5>>.
    Found 1-bit register for signal <dDataToReadFifo<4>>.
    Found 1-bit register for signal <dDataToReadFifo<3>>.
    Found 1-bit register for signal <dDataToReadFifo<2>>.
    Found 1-bit register for signal <dDataToReadFifo<1>>.
    Found 1-bit register for signal <dDataToReadFifo<0>>.
    Found 1-bit register for signal <dDramFull>.
    Found 1-bit register for signal <dChunkIsWriting>.
    Found 1-bit register for signal <dReadTurn>.
    Found 1-bit register for signal <dWriteTurn>.
    Found 3-bit register for signal <rResetOutputSynch[1]_dff_25_OUT>.
    Found 3-bit register for signal <rResetOutputSynch>.
    Found 5-bit register for signal <dResetInputSynch>.
    Found 5-bit register for signal <dResetReg>.
    Found 5-bit register for signal <wResetReg>.
    Found 24-bit register for signal <dReadPointer>.
    Found 24-bit register for signal <dWritePointer>.
    Found 24-bit register for signal <dNextReadPointer>.
    Found 24-bit register for signal <dNextWritePointer>.
    Found 9-bit register for signal <dPendingReads>.
    Found 7-bit register for signal <dChunkCount>.
    Found 2-bit adder for signal <n0321[1:0]> created at line 336.
    Found 1-bit adder for signal <dOutputDemuxSel[0]_PWR_1260_o_add_20_OUT<0>> created at line 1241.
    Found 24-bit adder for signal <dNextReadPointer[23]_GND_13877_o_add_30_OUT> created at line 1241.
    Found 24-bit adder for signal <dNextWritePointer[23]_GND_13877_o_add_35_OUT> created at line 1241.
    Found 9-bit adder for signal <dPendingReads[8]_GND_13877_o_add_46_OUT> created at line 1241.
    Found 8-bit subtractor for signal <GND_13877_o_GND_13877_o_sub_8_OUT<7:0>> created at line 336.
    Found 9-bit subtractor for signal <GND_13877_o_GND_13877_o_sub_48_OUT<8:0>> created at line 1308.
    Found 7-bit subtractor for signal <GND_13877_o_GND_13877_o_sub_52_OUT<6:0>> created at line 1308.
    Found 24-bit comparator equal for signal <dWritePointer[23]_dNextReadPointer[23]_equal_41_o> created at line 562
    Found 24-bit comparator equal for signal <dReadPointer[23]_dNextWritePointer[23]_equal_42_o> created at line 566
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 213 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <FlexRIO_FIFO128Bit_DRAMTypeB_v110> synthesized.

Synthesizing Unit <NuecesDramMain>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesDramMain.vhd".
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesDramMain.vhd" line 373: Output port <rst0_tb> of the instance <GenBank0Mig.DDR2MIG0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesDramMain.vhd" line 524: Output port <rst0_tb> of the instance <GenBank1Mig.DDR2MIG1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <dDram0PhyInitDone>.
    Found 1-bit register for signal <dDram1PhyInitDone_ms>.
    Found 1-bit register for signal <dDram1PhyInitDone>.
    Found 1-bit register for signal <dDram0PhyInitDone_ms>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <NuecesDramMain> synthesized.

Synthesizing Unit <ddr2_idelay_ctrl>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ddr2_idelay_ctrl.vhd".
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <u_idelayctrl>.
    Summary:
	no macro.
Unit <ddr2_idelay_ctrl> synthesized.

Synthesizing Unit <ddr2_infrastructure>.
    Related source file is "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ddr2_infrastructure.vhd".
    Set property "MAX_FANOUT = 10" for signal <rst0_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst0_sync_r>.
    Set property "MAX_FANOUT = 10" for signal <rst200_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst200_sync_r>.
    Set property "MAX_FANOUT = 10" for signal <rst90_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst90_sync_r>.
    Set property "MAX_FANOUT = 10" for signal <rstdiv0_sync_r>.
    Set property "syn_maxfan = 10" for signal <rstdiv0_sync_r>.
    Found 25-bit register for signal <rst200_sync_r>.
    Found 12-bit register for signal <rstdiv0_sync_r>.
    Found 25-bit register for signal <rst90_sync_r>.
    Found 25-bit register for signal <rst0_sync_r>.
    Summary:
	inferred  87 D-type flip-flop(s).
Unit <ddr2_infrastructure> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 31
 128x16-bit dual-port RAM                              : 8
 4x1-bit single-port Read Only RAM                     : 2
 4x2-bit single-port Read Only RAM                     : 16
 8x1-bit single-port Read Only RAM                     : 4
 8x4-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 8
 16x13-bit multiplier                                  : 8
# Adders/Subtractors                                   : 775
 1-bit adder                                           : 2
 10-bit adder                                          : 8
 10-bit subtractor                                     : 10
 11-bit adder                                          : 6
 11-bit addsub                                         : 2
 11-bit subtractor                                     : 9
 12-bit adder                                          : 9
 12-bit subtractor                                     : 25
 13-bit adder                                          : 1
 14-bit adder                                          : 2
 14-bit subtractor                                     : 16
 16-bit addsub                                         : 368
 17-bit adder                                          : 27
 18-bit adder                                          : 8
 18-bit subtractor                                     : 18
 19-bit adder                                          : 8
 19-bit subtractor                                     : 24
 2-bit adder                                           : 6
 2-bit addsub                                          : 10
 2-bit subtractor                                      : 2
 20-bit subtractor                                     : 24
 24-bit adder                                          : 4
 25-bit adder                                          : 1
 25-bit addsub                                         : 1
 26-bit adder                                          : 1
 3-bit adder                                           : 15
 3-bit addsub                                          : 30
 3-bit subtractor                                      : 15
 32-bit adder                                          : 6
 32-bit addsub                                         : 4
 32-bit subtractor                                     : 19
 33-bit adder                                          : 6
 34-bit adder                                          : 1
 34-bit subtractor                                     : 7
 35-bit adder                                          : 1
 35-bit subtractor                                     : 1
 4-bit adder                                           : 3
 4-bit subtractor                                      : 3
 5-bit adder                                           : 2
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 18
 7-bit subtractor                                      : 30
 8-bit adder                                           : 10
 8-bit subtractor                                      : 4
 9-bit adder                                           : 4
 9-bit addsub                                          : 2
# Registers                                            : 3644
 1-bit register                                        : 2126
 10-bit register                                       : 22
 1024-bit register                                     : 2
 106-bit register                                      : 6
 11-bit register                                       : 26
 12-bit register                                       : 36
 13-bit register                                       : 2
 14-bit register                                       : 4
 1536-bit register                                     : 5
 1538-bit register                                     : 1
 16-bit register                                       : 477
 17-bit register                                       : 9
 18-bit register                                       : 169
 2-bit register                                        : 93
 20-bit register                                       : 16
 24-bit register                                       : 8
 25-bit register                                       : 4
 26-bit register                                       : 1
 28-bit register                                       : 9
 3-bit register                                        : 51
 32-bit register                                       : 83
 33-bit register                                       : 8
 34-bit register                                       : 1
 35-bit register                                       : 1
 38-bit register                                       : 160
 4-bit register                                        : 8
 48-bit register                                       : 1
 5-bit register                                        : 7
 57-bit register                                       : 1
 6-bit register                                        : 1
 64-bit register                                       : 39
 7-bit register                                        : 29
 736-bit register                                      : 1
 768-bit register                                      : 1
 8-bit register                                        : 225
 80-bit register                                       : 3
 9-bit register                                        : 5
 96-bit register                                       : 2
 992-bit register                                      : 1
# Comparators                                          : 2193
 10-bit comparator greater                             : 3
 11-bit comparator equal                               : 4
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 3
 12-bit comparator equal                               : 3
 12-bit comparator greater                             : 6
 12-bit comparator lessequal                           : 2
 16-bit comparator equal                               : 1
 17-bit comparator greater                             : 2
 18-bit comparator equal                               : 1
 18-bit comparator greater                             : 1
 2-bit comparator lessequal                            : 26
 24-bit comparator equal                               : 4
 3-bit comparator greater                              : 22
 3-bit comparator lessequal                            : 38
 32-bit comparator equal                               : 3
 32-bit comparator greater                             : 14
 4-bit comparator greater                              : 2
 5-bit comparator greater                              : 112
 6-bit comparator greater                              : 3
 6-bit comparator lessequal                            : 1920
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 10
 7-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 6
# Multiplexers                                         : 8810
 1-bit 2-to-1 multiplexer                              : 7661
 1-bit 3-to-1 multiplexer                              : 19
 1-bit 4-to-1 multiplexer                              : 29
 1-bit 8-to-1 multiplexer                              : 3
 1-bit 9-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 50
 106-bit 2-to-1 multiplexer                            : 3
 11-bit 2-to-1 multiplexer                             : 49
 12-bit 2-to-1 multiplexer                             : 19
 14-bit 2-to-1 multiplexer                             : 17
 16-bit 2-to-1 multiplexer                             : 86
 16-bit 4-to-1 multiplexer                             : 1
 16-bit 5-to-1 multiplexer                             : 8
 16-bit 9-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 105
 18-bit 2-to-1 multiplexer                             : 3
 19-bit 2-to-1 multiplexer                             : 16
 2-bit 2-to-1 multiplexer                              : 110
 2-bit 4-to-1 multiplexer                              : 2
 20-bit 2-to-1 multiplexer                             : 24
 21-bit 2-to-1 multiplexer                             : 8
 24-bit 2-to-1 multiplexer                             : 2
 28-bit 2-to-1 multiplexer                             : 16
 3-bit 2-to-1 multiplexer                              : 99
 32-bit 2-to-1 multiplexer                             : 155
 34-bit 2-to-1 multiplexer                             : 1
 35-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 18
 48-bit 2-to-1 multiplexer                             : 33
 48-bit 32-to-1 multiplexer                            : 1
 5-bit 2-to-1 multiplexer                              : 55
 57-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 3
 64-bit 2-to-1 multiplexer                             : 34
 64-bit 3-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 56
 8-bit 2-to-1 multiplexer                              : 110
 80-bit 2-to-1 multiplexer                             : 3
 9-bit 2-to-1 multiplexer                              : 4
 96-bit 2-to-1 multiplexer                             : 2
# Decoders                                             : 5
 1-of-2 decoder                                        : 4
 1-of-32 decoder                                       : 1
# Tristates                                            : 20
 1-bit tristate buffer                                 : 20
# FSMs                                                 : 65
# Xors                                                 : 865
 1-bit xor2                                            : 865

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <IoPort2Wrapper.ngc>.
Reading core <NI1483Core.ngc>.
Reading core <SafePowerForLVFPGA.ngc>.
Reading core <BuiltinFIFOCoreFPGAwFIFOn2.ngc>.
Reading core <BuiltinFIFOCoreFPGAwFIFOn3.ngc>.
Reading core <BuiltinFIFOCoreFPGAwFIFOn4.ngc>.
Reading core <Pack80To256.ngc>.
Reading core <Pack256To64.ngc>.
Reading core <FlexRio_Fifo128Bit_InputFifo_v100.ngc>.
Reading core <FlexRio_Fifo128Bit_OutputFifo_v100.ngc>.
Reading core <dram32IntfA.ngc>.
Reading core <dram32IntfB.ngc>.
Loading core <IoPort2Wrapper> for timing and area information for instance <IoPort2Wrapperx>.
Loading core <NI1483Core> for timing and area information for instance <NI1483Corex>.
Loading core <SafePowerForLVFPGA> for timing and area information for instance <SafePowerForLVFPGAx>.
Loading core <BuiltinFIFOCoreFPGAwFIFOn2> for timing and area information for instance <BuiltinFifoIP>.
Loading core <BuiltinFIFOCoreFPGAwFIFOn3> for timing and area information for instance <BuiltinFifoIP>.
Loading core <BuiltinFIFOCoreFPGAwFIFOn4> for timing and area information for instance <BuiltinFifoIP>.
Loading core <Pack80To256> for timing and area information for instance <Pack_80_to_256_CLIP2>.
Loading core <Pack256To64> for timing and area information for instance <Pack_256_to_64_CLIP3>.
Loading core <FlexRio_Fifo128Bit_InputFifo_v100> for timing and area information for instance <UserInputFIFO>.
Loading core <FlexRio_Fifo128Bit_OutputFifo_v100> for timing and area information for instance <UserOutputFIFO>.
Loading core <dram32IntfA> for timing and area information for instance <GenBank0Mig.DDR2MIG0>.
Loading core <dram32IntfB> for timing and area information for instance <GenBank1Mig.DDR2MIG1>.
WARNING:Xst:1290 - Hierarchical block <StreamStateBlock.ViClkStreamStateEnableChain> is unconnected in block <DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <StreamStateBlock.DefaultClkStreamStateEnableChain> is unconnected in block <DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <StreamStateBlock.StateHolderForViClkDomain> is unconnected in block <DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <NiFpgaFifoCountControlx> is unconnected in block <DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <StreamStateBlock.ViClkStreamStateEnableChain> is unconnected in block <DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <StreamStateBlock.DefaultClkStreamStateEnableChain> is unconnected in block <DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <StreamStateBlock.ViClkStateHolder> is unconnected in block <DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <NiFpgaFifoCountControlx> is unconnected in block <DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <StreamStateBlock.ViClkStreamStateEnableChain> is unconnected in block <DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <StreamStateBlock.DefaultClkStreamStateEnableChain> is unconnected in block <DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <StreamStateBlock.ViClkStateHolder> is unconnected in block <DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <NiFpgaFifoCountControlx> is unconnected in block <DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <StreamStateBlock.ViClkStreamStateEnableChain> is unconnected in block <DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <StreamStateBlock.DefaultClkStreamStateEnableChain> is unconnected in block <DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <StreamStateBlock.StateHolderForViClkDomain> is unconnected in block <DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_B0_Tap_8_dash_Bit_vi_colon_Clone23> is unconnected in block <n_NiFpgaAG_00000025_CaseStructureFrame_0000_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrInd> is unconnected in block <n_SubVI_Acquisition_State_Machine_vi_87>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_FPGA_I_slash_O_Node_7309_Diagram> is unconnected in block <n_NiFpgaAG_000000f4_SequenceFrame_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_0000011d_CaseStructureFrame_0000_Diagram> is unconnected in block <n_Timed_Loop_4166_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_Input_Node_13295_Diagram> is unconnected in block <n_Timed_Loop_Digital_Output_Loop_13059_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_000001e1_SequenceFrame_Diagram> is unconnected in block <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_resholder_w_opt> is unconnected in block <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrIndOpt_4> is unconnected in block <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_0000021b_SequenceFrame_Diagram> is unconnected in block <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_resholder_w_opt> is unconnected in block <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrIndOpt_4> is unconnected in block <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_00000255_SequenceFrame_Diagram> is unconnected in block <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_resholder_w_opt> is unconnected in block <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrIndOpt_4> is unconnected in block <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_0000028f_SequenceFrame_Diagram> is unconnected in block <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_resholder_w_opt> is unconnected in block <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrIndOpt_4> is unconnected in block <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_000002c9_SequenceFrame_Diagram> is unconnected in block <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_resholder_w_opt> is unconnected in block <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrIndOpt_4> is unconnected in block <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_00000303_SequenceFrame_Diagram> is unconnected in block <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_resholder_w_opt> is unconnected in block <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrIndOpt_4> is unconnected in block <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_0000033d_SequenceFrame_Diagram> is unconnected in block <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_resholder_w_opt> is unconnected in block <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrIndOpt_4> is unconnected in block <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_00000377_SequenceFrame_Diagram> is unconnected in block <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_resholder_w_opt> is unconnected in block <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrIndOpt_4> is unconnected in block <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_Split_Number_2930> is unconnected in block <n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_Split_Number_2997> is unconnected in block <n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_Split_Number_486> is unconnected in block <n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_Split_Number_2082> is unconnected in block <n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_Split_Number_3026> is unconnected in block <n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_Split_Number_1283> is unconnected in block <n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_Split_Number_1747> is unconnected in block <n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_000003bd_CaseStructureFrame_0000_Diagram> is unconnected in block <n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_000003c0_CaseStructureFrame_0000_Diagram> is unconnected in block <n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_000003c3_CaseStructureFrame_0000_Diagram> is unconnected in block <n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_000003c6_CaseStructureFrame_0000_Diagram> is unconnected in block <n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_000003c9_CaseStructureFrame_0000_Diagram> is unconnected in block <n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_000003cc_CaseStructureFrame_0000_Diagram> is unconnected in block <n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_000003cf_CaseStructureFrame_0000_Diagram> is unconnected in block <n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_000003d2_CaseStructureFrame_0000_Diagram> is unconnected in block <n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrInd> is unconnected in block <n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrInd_3> is unconnected in block <n_SubVI_Determine_Sector_Edge_Location_vi_393>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrInd_4> is unconnected in block <n_SubVI_Determine_Sector_Edge_Location_vi_393>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_InvisibleResholder> is unconnected in block <theVI>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_CustomArbForSector_Threshold_ctl_38RHFpgaReadPortOnResbushold> is unconnected in block <theVI>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_CustomArbForUART_Transmit_ctl_20RHFpgaReadPortOnResbushold> is unconnected in block <theVI>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_CustomArbForUART_Tx_Data_ctl_19RHFpgaReadPortOnResbushold> is unconnected in block <theVI>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_CustomArbForUART_Set_Baud_Rate_ctl_23RHFpgaReadPortOnRes> is unconnected in block <theVI>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_CustomArbForUART_Byte_Mode_ctl_22RHFpgaReadPortOnResbushold> is unconnected in block <theVI>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_CustomArbForUART_Receive_ctl_21RHFpgaReadPortOnResbushold> is unconnected in block <theVI>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_CustomArbForUART_Baud_Rate_ctl_24RHFpgaReadPortOnResbushold> is unconnected in block <theVI>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <NiLvToIntegerx> is unconnected in block <n_Or_86>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <NiLvToIntegerx> is unconnected in block <n_Or_86>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_Output_Node_4201_Diagram> is unconnected in block <n_NiFpgaAG_00000022_SequenceFrame_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_Output_Node_7310_Diagram> is unconnected in block <n_NiFpgaAG_00000022_SequenceFrame_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_Output_Node_13182_Diagram> is unconnected in block <n_NiFpgaAG_00000022_SequenceFrame_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_Control> is unconnected in block <theVI>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_Control_2> is unconnected in block <theVI>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_Control_3> is unconnected in block <theVI>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_Control_4> is unconnected in block <theVI>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_Control_5> is unconnected in block <theVI>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_Control_6> is unconnected in block <theVI>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_00000426_SequenceFrame_Diagram> is unconnected in block <theVI>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_00000427_SequenceFrame_Diagram> is unconnected in block <theVI>.
   It will be removed from the design.
WARNING:Xst:1426 - The value init of the FF/Latch bPushEnDly hinder the constant cleaning in the block HostWtAccessBlk.BusClkToReliableClkHS.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch bPushEnDly hinder the constant cleaning in the block HostWtAccessBlk.BusClkToReliableClkHS.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1290 - Hierarchical block <n_Input_Node_113_Diagram> is unconnected in block <n_Timed_Loop_53_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_Input_Node_4231_Diagram> is unconnected in block <n_Timed_Loop_4166_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_Input_Node_7410_Diagram> is unconnected in block <n_Timed_Loop_7215_Diagram>.
   It will be removed from the design.
WARNING:Xst:2404 -  FFs/Latches <iAddrReg<9:7>> (without init value) have a constant value of 0 in block <InStrmRAMArray_1>.

Synthesizing (advanced) Unit <ChinchDmaComponentStateTransitionEnableChain>.
The following registers are absorbed into counter <vLatchedTimeout>: 1 register on signal <vLatchedTimeout>.
Unit <ChinchDmaComponentStateTransitionEnableChain> synthesized (advanced).

Synthesizing (advanced) Unit <ChinchDmaInputController_1>.
The following registers are absorbed into counter <bDataWordCounter>: 1 register on signal <bDataWordCounter>.
Unit <ChinchDmaInputController_1> synthesized (advanced).

Synthesizing (advanced) Unit <ChinchDmaInputController_2>.
The following registers are absorbed into counter <bDataWordCounter>: 1 register on signal <bDataWordCounter>.
Unit <ChinchDmaInputController_2> synthesized (advanced).

Synthesizing (advanced) Unit <ChinchDmaInputFifoInterface_1>.
INFO:Xst:3217 - HDL ADVISOR - Register <vStreamStateOut> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_StreamStateBlock.vStreamStateValue> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <vStreamState>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <StreamStateBlock.vStreamStateValue> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_StreamStateBlock.dStreamStateFromController> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <vStreamStateValueFromController> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <StreamStateBlock.dStreamStateFromController> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_StreamStateBlock.dStreamStateValue> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <StreamStateBlock.dStreamState> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <StreamStateBlock.dStreamStateValue> |          |
    -----------------------------------------------------------------------
Unit <ChinchDmaInputFifoInterface_1> synthesized (advanced).

Synthesizing (advanced) Unit <ChinchDmaInputFifoInterface_2>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_vStreamStateFromController> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <vStreamStateValueFromController> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <vStreamStateFromController> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_StreamStateBlock.dStreamStateFromController> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <StreamStateBlock.dStreamStateValueFromController> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <StreamStateBlock.dStreamStateFromController> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_StreamStateBlock.dStreamStateValue> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <StreamStateBlock.dStreamState> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <StreamStateBlock.dStreamStateValue> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_StreamStateBlock.vStreamStateValue> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <vStreamState>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <StreamStateBlock.vStreamStateValue> |          |
    -----------------------------------------------------------------------
Unit <ChinchDmaInputFifoInterface_2> synthesized (advanced).

Synthesizing (advanced) Unit <ChinchDmaOutputController_1>.
The following registers are absorbed into accumulator <bByteLane>: 1 register on signal <bByteLane>.
The following registers are absorbed into counter <OutstandingReadCounter.bReadCount>: 1 register on signal <OutstandingReadCounter.bReadCount>.
Unit <ChinchDmaOutputController_1> synthesized (advanced).

Synthesizing (advanced) Unit <ChinchDmaOutputController_2>.
The following registers are absorbed into accumulator <bByteLane>: 1 register on signal <bByteLane>.
The following registers are absorbed into counter <OutstandingReadCounter.bReadCount>: 1 register on signal <OutstandingReadCounter.bReadCount>.
Unit <ChinchDmaOutputController_2> synthesized (advanced).

Synthesizing (advanced) Unit <ChinchDmaOutputFifoInterface_1>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_StreamStateBlock.dStreamState> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dStreamStateValue> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <StreamStateBlock.dStreamState> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_StreamStateBlock.vStreamStateValue> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <StreamStateBlock.vStreamState> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <StreamStateBlock.vStreamStateValue> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_vStreamStateDelayed> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <StreamStateBlock.vStreamStateValueDelays<0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <vStreamStateDelayed> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_bStreamStateValue> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bStreamState>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <bStreamStateValue> |          |
    -----------------------------------------------------------------------
Unit <ChinchDmaOutputFifoInterface_1> synthesized (advanced).

Synthesizing (advanced) Unit <ChinchDmaOutputFifoInterface_2>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_StreamStateBlock.dStreamState> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dStreamStateValue> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <StreamStateBlock.dStreamState> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_StreamStateBlock.vStreamStateValue> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <StreamStateBlock.vStreamState> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <StreamStateBlock.vStreamStateValue> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_vStreamStateDelayed> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <StreamStateBlock.vStreamStateValueDelays<0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <vStreamStateDelayed> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_bStreamStateValue> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bStreamState>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <bStreamStateValue> |          |
    -----------------------------------------------------------------------
Unit <ChinchDmaOutputFifoInterface_2> synthesized (advanced).

Synthesizing (advanced) Unit <ChinchRegisterAccess>.
The following registers are absorbed into counter <bTimeoutCounterReg>: 1 register on signal <bTimeoutCounterReg>.
Unit <ChinchRegisterAccess> synthesized (advanced).

Synthesizing (advanced) Unit <ClockGenXilinxV5>.
The following registers are absorbed into counter <RxDcm.bRxUnResetClockCounter>: 1 register on signal <RxDcm.bRxUnResetClockCounter>.
The following registers are absorbed into counter <TxDcm.bTxLockedFilterCount>: 1 register on signal <TxDcm.bTxLockedFilterCount>.
The following registers are absorbed into counter <RxDcm.bRxLockedFilterCount>: 1 register on signal <RxDcm.bRxLockedFilterCount>.
The following registers are absorbed into counter <TxDcm.bTxUnResetClockCounter>: 1 register on signal <TxDcm.bTxUnResetClockCounter>.
Unit <ClockGenXilinxV5> synthesized (advanced).

Synthesizing (advanced) Unit <DiagramReset>.
The following registers are absorbed into counter <DiagramResetFSM.rTimerCount>: 1 register on signal <DiagramResetFSM.rTimerCount>.
Unit <DiagramReset> synthesized (advanced).

Synthesizing (advanced) Unit <FlexRIO_FIFO128Bit_DRAMTypeB_v110>.
The following registers are absorbed into counter <dChunkCount>: 1 register on signal <dChunkCount>.
The following registers are absorbed into counter <dOutputDemuxSel_0>: 1 register on signal <dOutputDemuxSel_0>.
The following registers are absorbed into counter <dNextReadPointer>: 1 register on signal <dNextReadPointer>.
The following registers are absorbed into counter <dPendingReads>: 1 register on signal <dPendingReads>.
The following registers are absorbed into counter <dNextWritePointer>: 1 register on signal <dNextWritePointer>.
Unit <FlexRIO_FIFO128Bit_DRAMTypeB_v110> synthesized (advanced).

Synthesizing (advanced) Unit <InStrmFifoFlags_1>.
The following registers are absorbed into accumulator <oByteLanePtrLoc>: 1 register on signal <oByteLanePtrLoc>.
The following registers are absorbed into counter <iWriteSamplePtrUns>: 1 register on signal <iWriteSamplePtrUns>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0214> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <oByteLanePtrLoc> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0228> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <oByteLanePtrLoc<2:1>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <InStrmFifoFlags_1> synthesized (advanced).

Synthesizing (advanced) Unit <InStrmFifoFlags_2>.
The following registers are absorbed into accumulator <oByteLanePtrLoc>: 1 register on signal <oByteLanePtrLoc>.
The following registers are absorbed into counter <iWriteSamplePtrUns>: 1 register on signal <iWriteSamplePtrUns>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_oByteLanePtrLoc[2]_GND_10840_o_Mux_87_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <oByteLanePtrLoc> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_oByteLanePtrLoc[2]_GND_10840_o_Mux_89_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <oByteLanePtrLoc> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_oByteLanePtrLoc[2]_GND_10840_o_Mux_90_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <oByteLanePtrLoc> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_oByteLanePtrLoc[2]_GND_10840_o_Mux_92_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <oByteLanePtrLoc> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_oByteLanePtrLoc[2]_GND_10840_o_Mux_88_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <oByteLanePtrLoc<2:1>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_oByteLanePtrLoc[2]_GND_10840_o_Mux_91_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <oByteLanePtrLoc<2:1>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <InStrmFifoFlags_2> synthesized (advanced).

Synthesizing (advanced) Unit <NiFpgaBuiltinFifoCounter>.
The following registers are absorbed into accumulator <oReadCountUnsigned>: 1 register on signal <oReadCountUnsigned>.
The following registers are absorbed into accumulator <iWriteCountUnsigned>: 1 register on signal <iWriteCountUnsigned>.
Unit <NiFpgaBuiltinFifoCounter> synthesized (advanced).

Synthesizing (advanced) Unit <NiFpgaDualPortRAM_Inferred>.
INFO:Xst:3226 - The RAM <Mram_iRAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <oDlyAddr> <oLclDataOut>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 16-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <IClk>          | rise     |
    |     weA            | connected to signal <iWrite>        | high     |
    |     addrA          | connected to signal <iAddr>         |          |
    |     diA            | connected to signal <iDataIn>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <OClk>          | rise     |
    |     addrB          | connected to signal <oAddr>         |          |
    |     doB            | connected to signal <oLclDataOut>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <NiFpgaDualPortRAM_Inferred> synthesized (advanced).

Synthesizing (advanced) Unit <NiFpgaFifoPopBuffer_3>.
The following registers are absorbed into accumulator <FullCountBlk.cPendingPushes>: 1 register on signal <FullCountBlk.cPendingPushes>.
Unit <NiFpgaFifoPopBuffer_3> synthesized (advanced).

Synthesizing (advanced) Unit <NiFpgaFlipFlopFifo_1>.
The following registers are absorbed into counter <cFullCountLoc>: 1 register on signal <cFullCountLoc>.
Unit <NiFpgaFlipFlopFifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <NiFpgaFlipFlopFifo_2>.
The following registers are absorbed into counter <cFullCountLoc>: 1 register on signal <cFullCountLoc>.
Unit <NiFpgaFlipFlopFifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <OutStrmFifoFlags_1>.
The following registers are absorbed into accumulator <iReqSamplePtrUns>: 1 register on signal <iReqSamplePtrUns>.
The following registers are absorbed into accumulator <iWriteSamplePtrUnsBytes>: 1 register on signal <iWriteSamplePtrUnsBytes>.
Unit <OutStrmFifoFlags_1> synthesized (advanced).

Synthesizing (advanced) Unit <OutStrmFifoFlags_2>.
The following registers are absorbed into accumulator <iReqSamplePtrUns>: 1 register on signal <iReqSamplePtrUns>.
The following registers are absorbed into accumulator <iWriteSamplePtrUnsBytes>: 1 register on signal <iWriteSamplePtrUnsBytes>.
Unit <OutStrmFifoFlags_2> synthesized (advanced).

Synthesizing (advanced) Unit <OutStrmOutputHandler_1>.
The following registers are absorbed into accumulator <bStartingByteLane>: 1 register on signal <bStartingByteLane>.
Unit <OutStrmOutputHandler_1> synthesized (advanced).

Synthesizing (advanced) Unit <OutStrmOutputHandler_2>.
The following registers are absorbed into accumulator <bStartingByteLane>: 1 register on signal <bStartingByteLane>.
Unit <OutStrmOutputHandler_2> synthesized (advanced).

Synthesizing (advanced) Unit <TimeoutManager>.
The following registers are absorbed into counter <cCounter>: 1 register on signal <cCounter>.
Unit <TimeoutManager> synthesized (advanced).

Synthesizing (advanced) Unit <ViControl>.
The following registers are absorbed into counter <EnableInBlk.rTimerCount>: 1 register on signal <EnableInBlk.rTimerCount>.
Unit <ViControl> synthesized (advanced).

Synthesizing (advanced) Unit <whileloop>.
The following registers are absorbed into counter <lp_iteration>: 1 register on signal <lp_iteration>.
Unit <whileloop> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 31
 128x16-bit dual-port block RAM                        : 8
 4x1-bit single-port distributed Read Only RAM         : 2
 4x2-bit single-port distributed Read Only RAM         : 16
 8x1-bit single-port distributed Read Only RAM         : 4
 8x4-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 8
 16x13-bit multiplier                                  : 8
# Adders/Subtractors                                   : 699
 1-bit subtractor                                      : 8
 10-bit adder                                          : 4
 10-bit subtractor                                     : 6
 11-bit adder                                          : 2
 11-bit subtractor                                     : 3
 11-bit subtractor borrow in                           : 3
 12-bit adder                                          : 8
 12-bit subtractor                                     : 25
 14-bit subtractor                                     : 16
 16-bit addsub                                         : 368
 17-bit adder                                          : 35
 17-bit subtractor                                     : 18
 18-bit subtractor                                     : 8
 19-bit adder                                          : 8
 19-bit subtractor                                     : 32
 2-bit adder                                           : 6
 2-bit addsub                                          : 10
 2-bit subtractor                                      : 2
 20-bit subtractor                                     : 8
 25-bit addsub                                         : 1
 3-bit adder                                           : 16
 3-bit addsub                                          : 20
 3-bit subtractor                                      : 7
 32-bit adder                                          : 3
 32-bit addsub                                         : 4
 33-bit adder                                          : 6
 33-bit subtractor                                     : 7
 34-bit adder                                          : 1
 35-bit adder                                          : 1
 35-bit subtractor                                     : 1
 4-bit adder                                           : 2
 4-bit subtractor                                      : 2
 5-bit subtractor                                      : 1
 7-bit adder                                           : 18
 7-bit subtractor                                      : 10
 7-bit subtractor borrow in                            : 9
 8-bit adder                                           : 10
 8-bit subtractor                                      : 2
 9-bit adder                                           : 4
 9-bit subtractor                                      : 4
# Counters                                             : 54
 1-bit up counter                                      : 2
 11-bit up counter                                     : 2
 11-bit updown counter                                 : 2
 13-bit up counter                                     : 1
 14-bit up counter                                     : 1
 24-bit up counter                                     : 4
 25-bit up counter                                     : 1
 26-bit up counter                                     : 1
 3-bit updown counter                                  : 10
 32-bit down counter                                   : 19
 32-bit up counter                                     : 2
 4-bit down counter                                    : 1
 6-bit down counter                                    : 1
 7-bit down counter                                    : 2
 7-bit up counter                                      : 1
 8-bit down counter                                    : 2
 9-bit updown counter                                  : 2
# Accumulators                                         : 24
 11-bit up loadable accumulator                        : 2
 12-bit up accumulator                                 : 6
 12-bit up loadable accumulator                        : 1
 14-bit up loadable accumulator                        : 1
 2-bit updown accumulator                              : 8
 3-bit up loadable accumulator                         : 6
# Registers                                            : 44958
 Flip-Flops                                            : 44958
# Comparators                                          : 2193
 10-bit comparator greater                             : 3
 11-bit comparator equal                               : 4
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 3
 12-bit comparator equal                               : 3
 12-bit comparator greater                             : 6
 12-bit comparator lessequal                           : 2
 16-bit comparator equal                               : 1
 17-bit comparator greater                             : 2
 18-bit comparator equal                               : 1
 18-bit comparator greater                             : 1
 2-bit comparator lessequal                            : 26
 24-bit comparator equal                               : 4
 3-bit comparator greater                              : 22
 3-bit comparator lessequal                            : 38
 32-bit comparator equal                               : 3
 32-bit comparator greater                             : 14
 4-bit comparator greater                              : 2
 5-bit comparator greater                              : 112
 6-bit comparator greater                              : 3
 6-bit comparator lessequal                            : 1920
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 10
 7-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 6
# Multiplexers                                         : 9289
 1-bit 2-to-1 multiplexer                              : 8280
 1-bit 3-to-1 multiplexer                              : 19
 1-bit 4-to-1 multiplexer                              : 29
 1-bit 8-to-1 multiplexer                              : 3
 1-bit 9-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 38
 106-bit 2-to-1 multiplexer                            : 3
 11-bit 2-to-1 multiplexer                             : 42
 12-bit 2-to-1 multiplexer                             : 18
 14-bit 2-to-1 multiplexer                             : 16
 16-bit 2-to-1 multiplexer                             : 86
 16-bit 4-to-1 multiplexer                             : 1
 16-bit 5-to-1 multiplexer                             : 8
 16-bit 9-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 105
 18-bit 2-to-1 multiplexer                             : 2
 19-bit 2-to-1 multiplexer                             : 16
 2-bit 2-to-1 multiplexer                              : 53
 2-bit 4-to-1 multiplexer                              : 2
 20-bit 2-to-1 multiplexer                             : 24
 21-bit 2-to-1 multiplexer                             : 8
 28-bit 2-to-1 multiplexer                             : 16
 3-bit 2-to-1 multiplexer                              : 83
 32-bit 2-to-1 multiplexer                             : 127
 34-bit 2-to-1 multiplexer                             : 1
 35-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 13
 48-bit 2-to-1 multiplexer                             : 33
 48-bit 32-to-1 multiplexer                            : 1
 5-bit 2-to-1 multiplexer                              : 55
 6-bit 2-to-1 multiplexer                              : 2
 64-bit 2-to-1 multiplexer                             : 34
 64-bit 3-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 53
 8-bit 2-to-1 multiplexer                              : 108
 80-bit 2-to-1 multiplexer                             : 3
 9-bit 2-to-1 multiplexer                              : 3
# Decoders                                             : 5
 1-of-2 decoder                                        : 4
 1-of-32 decoder                                       : 1
# FSMs                                                 : 65
# Xors                                                 : 865
 1-bit xor2                                            : 865

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA>: instances <n_NiFpgaAG_00000426_SequenceFrame_Diagram>, <n_NiFpgaAG_00000427_SequenceFrame_Diagram> of unit <NiFpgaAG_0000000d_SequenceFrame> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <NiFpgaAG_00000022_SequenceFrame>: instances <n_Input_Node_4191_Diagram>, <n_Input_Node_7281_Diagram> of unit <XDataNode> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <NiFpgaAG_00000022_SequenceFrame>: instances <n_Input_Node_4191_Diagram>, <n_Input_Node_13144_Diagram> of unit <XDataNode> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <NiFpgaAG_00000024_TimedLoopDiagram>: instances <n_NotPrimitive>, <n_NotPrimitive_2> of unit <NiFpgaBoolOpNot> are equivalent, second instance is removed
WARNING:Xst:1426 - The value init of the FF/Latch bPushEnDly hinder the constant cleaning in the block SafeBusCrossing_1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch bPushEnDly hinder the constant cleaning in the block SafeBusCrossing_2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1303 - From in and out of unit HandshakeFullCount, both signals iLclReady and HandshakeFullCount/iPush have a KEEP attribute, signal iLclReady will be lost.
WARNING:Xst:1303 - From in and out of unit HandshakeFullCount, both signals iLclReady and HandshakeFullCount/iPush have a KEEP attribute, signal iLclReady will be lost.
WARNING:Xst:2973 - All outputs of instance <n_B0_Tap_8_dash_Bit_vi_colon_Clone23/n_SubVICtlOrInd> of block <SubVICtlOrInd_1> are unconnected in block <NiFpgaAG_00000025_CaseStructureFrame_0000>. Underlying logic will be removed.
WARNING:Xst:638 - in unit bushold Conflict on KEEP property on signal RioClk40Crossing.RioClk40FromInterface/BlkOut.oDataAckClkEnable and ImageDataClockCrossing.ImageDataClockFromInterface/BlkOut.oDataAckClkEnable ImageDataClockCrossing.ImageDataClockFromInterface/BlkOut.oDataAckClkEnable signal will be lost.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <NuecesRTheWindow/theVI/FSM_21> on signal <iState[1:2]> with gray encoding.
------------------------------
 State            | Encoding
------------------------------
 idle             | 00
 waitforreadyack  | 01
 waitforenableclr | 11
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/FSM_20> on signal <cDisablerState[1:3]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 idle               | 000
 wait4disabledone   | 001
 wait4resetdone     | 010
 wait4pushresetdone | 011
 wait4popresetdone  | 100
 wait4reenable      | 101
 wait4empty         | 110
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/FSM_18> on signal <vEnableChainState[1:2]> with gray encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/FSM_18> on signal <vEnableChainState[1:2]> with gray encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/FSM_18> on signal <vEnableChainState[1:2]> with gray encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/FSM_18> on signal <vEnableChainState[1:2]> with gray encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/FSM_18> on signal <vEnableChainState[1:2]> with gray encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/FSM_18> on signal <vEnableChainState[1:2]> with gray encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/FSM_18> on signal <vEnableChainState[1:2]> with gray encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/FSM_18> on signal <vEnableChainState[1:2]> with gray encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/FSM_18> on signal <vEnableChainState[1:2]> with gray encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/FSM_18> on signal <vEnableChainState[1:2]> with gray encoding.
---------------------------------------
 State                     | Encoding
---------------------------------------
 idle                      | 00
 waitforstrobedeassertion  | 11
 waitfortransitioncomplete | 01
---------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/FSM_17> on signal <cDisablerState[1:3]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 idle               | 000
 wait4disabledone   | 001
 wait4resetdone     | 010
 wait4pushresetdone | 011
 wait4popresetdone  | 100
 wait4reenable      | 101
 wait4empty         | 110
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/FSM_17> on signal <cDisablerState[1:3]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 idle               | 000
 wait4disabledone   | 001
 wait4resetdone     | 010
 wait4pushresetdone | 011
 wait4popresetdone  | 100
 wait4reenable      | 101
 wait4empty         | 110
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/FSM_19> on signal <pTimeoutState[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00
 waiting | 01
 done    | 10
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/FSM_20> on signal <cDisablerState[1:3]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 idle               | 000
 wait4disabledone   | 001
 wait4resetdone     | 010
 wait4pushresetdone | 011
 wait4popresetdone  | 100
 wait4reenable      | 101
 wait4empty         | 110
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loop_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/FSM_12> on signal <iEoState[1:2]> with user encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/FSM_12> on signal <iEoState[1:2]> with user encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/FSM_12> on signal <iEoState[1:2]> with user encoding.
------------------------------------------------
 State                              | Encoding
------------------------------------------------
 waitingforloopenableoutassertion   | 00
 pushenableouttooutsidedomain       | 01
 waitingforloopenableoutdeassertion | 10
------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_000001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/EnableChainControlX/SCTL4WireControl.SCTL4wire/FSM_16> on signal <cMachineState[1:2]> with user encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_000001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/EnableChainControlX/SCTL4WireControl.SCTL4wire/FSM_16> on signal <cMachineState[1:2]> with user encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_000001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/EnableChainControlX/SCTL4WireControl.SCTL4wire/FSM_16> on signal <cMachineState[1:2]> with user encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_000001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/EnableChainControlX/SCTL4WireControl.SCTL4wire/FSM_16> on signal <cMachineState[1:2]> with user encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_000001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/EnableChainControlX/SCTL4WireControl.SCTL4wire/FSM_16> on signal <cMachineState[1:2]> with user encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_000001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/EnableChainControlX/SCTL4WireControl.SCTL4wire/FSM_16> on signal <cMachineState[1:2]> with user encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_000001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/EnableChainControlX/SCTL4WireControl.SCTL4wire/FSM_16> on signal <cMachineState[1:2]> with user encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_000001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/EnableChainControlX/SCTL4WireControl.SCTL4wire/FSM_16> on signal <cMachineState[1:2]> with user encoding.
----------------------------------
 State                | Encoding
----------------------------------
 nodatabufferempty    | 00
 datareadybufferempty | 01
 nodatabufferfull     | 10
 datareadybufferfull  | 11
----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_000001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpR2PEnableChainCtrl/SCTL4WireControl.SCTL4wire/FSM_15> on signal <cMachineState[1:2]> with user encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_000001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpR2PEnableChainCtrl/SCTL4WireControl.SCTL4wire/FSM_15> on signal <cMachineState[1:2]> with user encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_000001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpR2PEnableChainCtrl/SCTL4WireControl.SCTL4wire/FSM_15> on signal <cMachineState[1:2]> with user encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_000001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpR2PEnableChainCtrl/SCTL4WireControl.SCTL4wire/FSM_15> on signal <cMachineState[1:2]> with user encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_000001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpR2PEnableChainCtrl/SCTL4WireControl.SCTL4wire/FSM_15> on signal <cMachineState[1:2]> with user encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_000001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpR2PEnableChainCtrl/SCTL4WireControl.SCTL4wire/FSM_15> on signal <cMachineState[1:2]> with user encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_000001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpR2PEnableChainCtrl/SCTL4WireControl.SCTL4wire/FSM_15> on signal <cMachineState[1:2]> with user encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_000001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame_0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpR2PEnableChainCtrl/SCTL4WireControl.SCTL4wire/FSM_15> on signal <cMachineState[1:2]> with user encoding.
----------------------------------
 State                | Encoding
----------------------------------
 nodatabufferempty    | 00
 datareadybufferempty | 01
 nodatabufferfull     | 10
 datareadybufferfull  | 11
----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_NiFpgaAG_00000146_WhileLoop_Diagram/n_SubVI_Sector_Analysis_Module_vi_14295/n_NiFpgaAG_00000147_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_00000180_SequenceFrame_Diagram/n_forloop/FSM_14> on signal <state[1:3]> with gray encoding.
Optimizing FSM <NuecesRTheWindow/theVI/Bucket_Summing_vi_inst/resVI/n_NiFpgaAG_00000148_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_00000153_CaseStructureFrame_0000_Diagram/n_NiFpgaAG_00000154_CaseStructureFrame_0001_Diagram/n_forloop/FSM_14> on signal <state[1:3]> with gray encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_NiFpgaAG_00000146_WhileLoop_Diagram/n_SubVI_Sector_Analysis_Module_vi_14295/n_NiFpgaAG_00000147_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_00000180_SequenceFrame_Diagram/n_SubVI_Average_Sectors_vi_104/n_forloop/FSM_14> on signal <state[1:3]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 idle_st | 000
 init_st | 001
 run_st  | 011
 loop_st | 110
 end_st  | 010
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_whileloop/FSM_13> on signal <state[1:2]> with user encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_whileloop_2/FSM_13> on signal <state[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle_st | 00
 calc_st | 01
 test_st | 10
 end_st  | 11
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <NuecesRTheWindow/theVI/FPGAwFIFOn13/PopControl/FSM_22> on signal <cState[1:2]> with gray encoding.
Optimizing FSM <NuecesRTheWindow/theVI/FPGAwFIFOn12/PopControl/FSM_22> on signal <cState[1:2]> with gray encoding.
Optimizing FSM <NuecesRTheWindow/theVI/FPGAwFIFOn11/PopControl/FSM_22> on signal <cState[1:2]> with gray encoding.
Optimizing FSM <NuecesRTheWindow/theVI/FPGAwFIFOn10/PopControl/FSM_22> on signal <cState[1:2]> with gray encoding.
Optimizing FSM <NuecesRTheWindow/theVI/FPGAwFIFOn9/PopControl/FSM_22> on signal <cState[1:2]> with gray encoding.
Optimizing FSM <NuecesRTheWindow/theVI/FPGAwFIFOn8/PopControl/FSM_22> on signal <cState[1:2]> with gray encoding.
Optimizing FSM <NuecesRTheWindow/theVI/FPGAwFIFOn7/PopControl/FSM_22> on signal <cState[1:2]> with gray encoding.
Optimizing FSM <NuecesRTheWindow/theVI/FPGAwFIFOn6/PopControl/FSM_22> on signal <cState[1:2]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 00
 waiting     | 01
 registering | 11
 done        | 10
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <NuecesRTheWindow/theVI/ViControlx/FSM_23> on signal <EnableInBlk.rEnableInState[1:2]> with gray encoding.
------------------------------------------------
 State                              | Encoding
------------------------------------------------
 idle                               | 00
 enableindeasserted                 | 01
 waituntilinternalclocksbecomevalid | unreached
 waituntilcomponentsinit            | 11
 enableinasserted                   | 10
 enableindeassertionnotsupportederr | unreached
------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_arb_rw/FSM_25> on signal <cState[1:2]> with user encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 00
 d_transfer | 01
 clrreg     | 10
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_arb_rw_2/FSM_26> on signal <cState[1:2]> with user encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 00
 d_transfer | 01
 clrreg     | 10
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <NuecesRTheWindow/theVI/DiagramResetx/FSM_24> on signal <DiagramResetFSM.rDiagramResetState[1:4]> with user encoding.
--------------------------------------------------
 State                                | Encoding
--------------------------------------------------
 idle                                 | 0000
 waitforexternalcircuittoinit         | 0001
 waitforbaseclkstobecomevalid         | 0010
 waitforclkenablerequest              | unreached
 waitforgatedbaseclkstobecomevalid    | 0100
 waitfordervclkstobecomevalid         | 0101
 waitforresetassertionduration        | 0110
 waitfordiagrstdeasrtpropdly          | 0111
 waitforhosttoassertdiagrst           | 1000
 waituntilderivedfromexternalshutdown | 1001
 diagrstassertionnotsupportederr      | unreached
--------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ChinchLvFpgaInterfacex/FSM_3> on signal <bStreamState[1:2]> with gray encoding.
Optimizing FSM <ChinchLvFpgaInterfacex/FSM_3> on signal <bStreamState[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 unlinked | 00
 disabled | 01
 enabled  | 11
 flushing | unreached
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ChinchLvFpgaInterfacex/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputx/ChinchDmaInputControllerx/FSM_8> on signal <FifoController.bFifoState[1:2]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 directfifo | 00
 backup0    | 01
 backup1    | 11
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ChinchLvFpgaInterfacex/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputx/ChinchDmaInputControllerx/FSM_9> on signal <bDmaInputState[1:4]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 disablerequest | 0000
 senddoneheader | 0001
 disabled       | 0010
 idle           | 0011
 fifoclear      | 0100
 waitforarbiter | 0101
 packetsetup    | 0110
 sendheader     | 0111
 transmitdata   | 1000
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ChinchLvFpgaInterfacex/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputx/ChinchDmaSourceStreamStateControllerx/FSM_10> on signal <bStreamState[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 unlinked | 00
 disabled | 01
 enabled  | 11
 flushing | 10
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ChinchLvFpgaInterfacex/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputx/ChinchDmaInputControllerx/FSM_5> on signal <FifoController.bFifoState[1:2]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 directfifo | 00
 backup0    | 01
 backup1    | 11
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ChinchLvFpgaInterfacex/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputx/ChinchDmaInputControllerx/FSM_6> on signal <bDmaInputState[1:4]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 disablerequest | 0000
 senddoneheader | 0001
 disabled       | 0010
 idle           | 0011
 fifoclear      | 0100
 waitforarbiter | 0101
 packetsetup    | 0110
 sendheader     | 0111
 transmitdata   | 1000
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ChinchLvFpgaInterfacex/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputx/ChinchDmaSourceStreamStateControllerx/FSM_7> on signal <bStreamState[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 unlinked | 00
 disabled | 01
 enabled  | 11
 flushing | 10
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ChinchLvFpgaInterfacex/DmaBlk.DmaComponents[1].HostOutputStream.ChinchDMAOutputx/ChinchDmaOutputControllerx/FSM_4> on signal <bDmaOutputRequestState[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000
 enabled   | 001
 header    | 010
 hold      | 011
 disabling | 100
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ChinchLvFpgaInterfacex/DmaBlk.DmaComponents[0].HostOutputStream.ChinchDMAOutputx/ChinchDmaOutputControllerx/FSM_2> on signal <bDmaOutputRequestState[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000
 enabled   | 001
 header    | 010
 hold      | 011
 disabling | 100
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ChinchLvFpgaInterfacex/ChinchRegisterAccessx/FSM_0> on signal <bReadCompleterState[1:2]> with gray encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 idle                   | 00
 requestarbiteraccess   | 01
 transmitresponseheader | 11
 transmitresponsedata   | 10
------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ChinchLvFpgaInterfacex/ChinchRegisterAccessx/FSM_1> on signal <bRegAccessState[1:3]> with user encoding.
---------------------------------
 State               | Encoding
---------------------------------
 idle                | 000
 getwritedata        | 001
 writereadywait      | 010
 strobewrite         | 011
 strobereadwait      | 100
 stroberead          | 101
 getreadresponse     | 110
 triggerreadresponse | 111
---------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ChinchLvFpgaInterfacex/ChinchCommIfcArbiterBasex/FSM_11> on signal <SmLogicAndFFs.sMainArbSt[1:3]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 idle            | 000
 memspcacc       | 001
 statuspushacc   | 010
 msiacc          | 011
 instrmshighacc  | 100
 instrmsnormacc  | 101
 outstrmshighacc | 110
 outstrmsnormacc | 111
-----------------------------
INFO:Xst:1901 - Instance GenRows[0].GenMultBRAMS[3].ADPRAM36K_inst/BRamIs36.RAMB36_inst in unit InStrmRAMArray_2 of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance GenRows[0].GenMultBRAMS[2].ADPRAM36K_inst/BRamIs36.RAMB36_inst in unit InStrmRAMArray_2 of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance GenRows[0].GenMultBRAMS[1].ADPRAM36K_inst/BRamIs36.RAMB36_inst in unit InStrmRAMArray_2 of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance GenRows[0].GenMultBRAMS[0].ADPRAM36K_inst/BRamIs36.RAMB36_inst in unit InStrmRAMArray_2 of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance ADPRAM36Kx/BRamIs36.RAMB36_inst in unit DPRAM32Bits of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance GenRows[0].GenMultBRAMS[1].ADPRAM36K_inst/BRamIs36.RAMB36_inst in unit InStrmRAMArray_1 of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance GenRows[0].GenMultBRAMS[0].ADPRAM36K_inst/BRamIs36.RAMB36_inst in unit InStrmRAMArray_1 of type RAMB36 has been replaced by RAMB36_EXP

Optimizing unit <NiLvFpgaStockDigitalInput_2> ...

Optimizing unit <DFlopSlvResetVal_9> ...

Optimizing unit <DFlop_1> ...

Optimizing unit <DoubleSyncBase> ...

Optimizing unit <DoubleSyncAsyncInBase> ...

Optimizing unit <DFlopSlvResetVal_4> ...

Optimizing unit <DFlopSlvResetVal_5> ...

Optimizing unit <DFlopSlvResetVal_7> ...

Optimizing unit <DFlopSlvResetVal_8> ...

Optimizing unit <DFlopSlvResetVal_3> ...

Optimizing unit <NiLvFpgaStockDigitalInput_3> ...

Optimizing unit <DFlopSlvResetVal_1> ...

Optimizing unit <NiFpgaRegisterCoreBase_9> ...

Optimizing unit <arraycollect_391> ...

Optimizing unit <DFlopSlvResetVal_2> ...

Optimizing unit <DoubleSyncSLV_1> ...

Optimizing unit <Pixel_Location_Global_viFrame_Count4> ...

Optimizing unit <Pixel_Location_Global_viCurrent_X_Pixel_Location0> ...

Optimizing unit <DFlopSlvResetVal_12> ...

Optimizing unit <DFlopSlvResetVal_13> ...

Optimizing unit <DFlopSlvResetVal_14> ...

Optimizing unit <NuecesRTop> ...

Optimizing unit <ClockGenXilinxV5> ...

Optimizing unit <NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA> ...

Optimizing unit <Interface> ...

Optimizing unit <ChinchDmaInputFifoInterface_2> ...

Optimizing unit <InStrmRAMArray_2> ...

Optimizing unit <InStrmFifoFlags_2> ...

Optimizing unit <FifoPtrClockCrossing_3> ...

Optimizing unit <HandshakeBase_2> ...

Optimizing unit <NiFpgaFifoPortReset_2> ...

Optimizing unit <ChinchDmaComponentStateTransitionEnableChain> ...

Optimizing unit <HandshakeBaseResetCross_3> ...

Optimizing unit <NiFpgaFifoCountControl_3> ...

Optimizing unit <ChinchDmaOutputFifoInterface_1> ...

Optimizing unit <OutStrmFifoFlags_1> ...

Optimizing unit <OutStrmDPRAM_1> ...

Optimizing unit <DPRAM32Bits> ...

Optimizing unit <NiFpgaFifoPortReset_1> ...

Optimizing unit <NiFpgaFifoPopBuffer_1> ...

Optimizing unit <NiFpgaFlipFlopFifo_1> ...

Optimizing unit <ChinchDmaOutputFifoInterface_2> ...

Optimizing unit <OutStrmFifoFlags_2> ...

Optimizing unit <OutStrmDPRAM_2> ...

Optimizing unit <NiFpgaFifoPopBuffer_2> ...

Optimizing unit <NiFpgaFlipFlopFifo_2> ...

Optimizing unit <ChinchDmaInputFifoInterface_1> ...

Optimizing unit <InStrmRAMArray_1> ...

Optimizing unit <InStrmFifoFlags_1> ...

Optimizing unit <FifoPtrClockCrossing_2> ...

Optimizing unit <ChinchDmaComponentEnableChain_3> ...

Optimizing unit <ChinchLvFpgaIrq> ...

Optimizing unit <HandshakeBaseResetCross_5> ...

Optimizing unit <HandshakeBase_3> ...

Optimizing unit <NiFpgaAG_00000000_SequenceFrame> ...

Optimizing unit <NiFpgaLocalResHolderRead_2> ...

Optimizing unit <TimedLoopDomainCrosser> ...

Optimizing unit <HandshakeBase_1> ...

Optimizing unit <NiFpgaAG_00000022_SequenceFrame> ...

Optimizing unit <NiFpgaAG_00000024_TimedLoopDiagram> ...

Optimizing unit <SubVICtlOrInd_1> ...

Optimizing unit <Acquisition_State_Machine_vi_colon_Clone1> ...

Optimizing unit <NiFpgaRegisterCoreBase_4> ...

Optimizing unit <NiFpgaRegisterCoreBase_8> ...

Optimizing unit <NiFpgaRegisterCoreBase_6> ...

Optimizing unit <Counter_vi_colon_Clone2> ...

Optimizing unit <SubVICtlOrInd_8> ...

Optimizing unit <NiFpgaAG_00000025_CaseStructureFrame_0001> ...

Optimizing unit <B0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi_colon_Inst> ...

Optimizing unit <DdsAccumulator> ...

Optimizing unit <Check_If_Pixels_Belong_In_Sector_vi> ...

Optimizing unit <NiFpgaAG_000001b9_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_000001bc_CaseStructureFrame_0000> ...

Optimizing unit <NiFpgaAG_000001bd_CaseStructureFrame_0000> ...

Optimizing unit <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec> ...

Optimizing unit <FxpDivSign> ...

Optimizing unit <FxpDivInteger> ...

Optimizing unit <FxpDivStage_1> ...

Optimizing unit <FxpDivStage_2> ...

Optimizing unit <AddSub_2> ...

Optimizing unit <FxpThreeWireToFourWire_2> ...

Optimizing unit <FxpThreeWireToFourWire_1> ...

Optimizing unit <NiFpgaAG_000001e4_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_000001e5_CaseStructureFrame_0001> ...

Optimizing unit <FxpDynamicShift> ...

Optimizing unit <FxpShiftCore_1> ...

Optimizing unit <FxpShiftCore_2> ...

Optimizing unit <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_2> ...

Optimizing unit <NiFpgaAG_0000021e_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_0000021f_CaseStructureFrame_0001> ...

Optimizing unit <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_3> ...

Optimizing unit <NiFpgaAG_00000258_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_00000259_CaseStructureFrame_0001> ...

Optimizing unit <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_4> ...

Optimizing unit <NiFpgaAG_00000292_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_00000293_CaseStructureFrame_0001> ...

Optimizing unit <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_5> ...

Optimizing unit <NiFpgaAG_000002cc_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_000002cd_CaseStructureFrame_0001> ...

Optimizing unit <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_6> ...

Optimizing unit <NiFpgaAG_00000306_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_00000307_CaseStructureFrame_0001> ...

Optimizing unit <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_7> ...

Optimizing unit <NiFpgaAG_00000340_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_00000341_CaseStructureFrame_0001> ...

Optimizing unit <FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_Wing_Sec_8> ...

Optimizing unit <NiFpgaAG_0000037a_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_0000037b_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_000001be_SequenceFrame> ...

Optimizing unit <NiFpgaAG_000001bf_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_000001c0_CaseStructureFrame_0001> ...

Optimizing unit <Sector_Analysis_Module_vi> ...

Optimizing unit <NiFpgaAG_00000180_SequenceFrame> ...

Optimizing unit <arrayLpIndx_386> ...

Optimizing unit <FxpDivCore> ...

Optimizing unit <FxpDivSigned> ...

Optimizing unit <FxpDivInt> ...

Optimizing unit <FxpDivRnd> ...

Optimizing unit <NiLvFxpMultiCycleEnableHandler> ...

Optimizing unit <NiFpgaGlobalResHolderRead_1> ...

Optimizing unit <forloop> ...

Optimizing unit <SubVICtlOrInd_9> ...

Optimizing unit <NiFpgaGlobalResHolderRead_2> ...

Optimizing unit <arrayLpIndx_403> ...

Optimizing unit <NiLvFxpEnableHandlerSlv_6> ...

Optimizing unit <resholder_r_1> ...

Optimizing unit <NiFpgaAG_00000148_CaseStructure_375> ...

Optimizing unit <SubVICtlOrInd_13> ...

Optimizing unit <NiFpgaLocalResHolderRead_6> ...

Optimizing unit <NiFpgaAG_0000013c_WhileLoop> ...

Optimizing unit <NiFpgaLocalResHolderRead_5> ...

Optimizing unit <NiLvFxpEnableHandlerSlv_5> ...

Optimizing unit <whileloop> ...

Optimizing unit <NiFpgaLocalResHolderRead_8> ...

Optimizing unit <NiLvFpgaStockDigitalOutput_2> ...

Optimizing unit <bushold> ...

Optimizing unit <HandshakeBaseResetCross_2> ...

Optimizing unit <NiFpgaRegFrameworkShiftReg_1> ...

Optimizing unit <NiFpgaRegFrameworkShiftReg_2> ...

Optimizing unit <HandshakeBase_4> ...

Optimizing unit <NiFpgaFifoCountControl_4> ...

Optimizing unit <Accumulated_Sector_Intensity_viTotal_Wing_Sectors1> ...

Optimizing unit <Accumulated_Sector_Intensity_viAccumulated_Sector_Intensity0> ...

Optimizing unit <NiFpgaFifoPushPopControl_5> ...

Optimizing unit <NiFpgaBlockRamFifo> ...

Optimizing unit <SyncFifoFlags> ...

Optimizing unit <NiFpgaFifoCountControl_5> ...

Optimizing unit <Bucket_Summing_vi> ...

Optimizing unit <NiFpgaAG_00000148_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_00000153_CaseStructureFrame_0000> ...

Optimizing unit <NiFpgaAG_00000154_CaseStructureFrame_0000> ...

Optimizing unit <NiLvFxpEnableHandlerSlv_11> ...

Optimizing unit <ArrayIndexNode_344> ...

Optimizing unit <ReplaceArrayNode_349> ...

Optimizing unit <NiFpgaAG_00000154_CaseStructureFrame_0001> ...

Optimizing unit <ReplaceArrayNode_362> ...

Optimizing unit <NiFpgaAG_0000015f_ForLoop> ...

Optimizing unit <arrayLpIndx_355> ...

Optimizing unit <resholder_r_3> ...

Optimizing unit <NiFpgaAG_0000014a_CaseStructure_369> ...

Optimizing unit <resholder_r_2> ...

Optimizing unit <SubVICtlOrInd_19> ...

Optimizing unit <SubVICtlOrInd_20> ...

Optimizing unit <ViControl> ...

Optimizing unit <NiFpgaHostAccessibleRegister_3> ...

Optimizing unit <NiFpgaHostAccessibleRegister_4> ...

Optimizing unit <NiFpgaHostAccessibleRegister_5> ...

Optimizing unit <NiFpgaHostAccessibleRegister_6> ...

Optimizing unit <NiFpgaHostAccessibleRegister_7> ...

Optimizing unit <NiFpgaHostAccessibleRegister_8> ...

Optimizing unit <NiFpgaHostAccessibleRegister_9> ...

Optimizing unit <NiFpgaHostAccessibleRegister_10> ...

Optimizing unit <NiFpgaHostAccessibleRegister_11> ...

Optimizing unit <HandshakeWithResetValueBase_1> ...

Optimizing unit <HandshakeWithResetValueBase_2> ...

Optimizing unit <NiFpgaArbRW_1> ...

Optimizing unit <NiFpgaArbPowerOf2> ...

Optimizing unit <NiFpgaArbRW_2> ...

Optimizing unit <HandshakeWithResetValueBase_3> ...

Optimizing unit <DiagramReset> ...

Optimizing unit <HandshakeBaseResetCross_6> ...

Optimizing unit <FlexRIO_FIFO128Bit_DRAMTypeB_v110> ...

Optimizing unit <ChinchLvFpgaInterface> ...

Optimizing unit <ChinchInterfaceDmaRegisters_4> ...

Optimizing unit <ChinchDmaInputController_2> ...

Optimizing unit <ChinchDmaSourceStreamStateController_2> ...

Optimizing unit <ChinchInterfaceDmaRegisters_3> ...

Optimizing unit <ChinchDmaInputController_1> ...

Optimizing unit <ChinchDmaSourceStreamStateController_1> ...

Optimizing unit <OutStrmOutputHandler_2> ...

Optimizing unit <ChinchInterfaceDmaRegisters_2> ...

Optimizing unit <ChinchDmaOutputController_2> ...

Optimizing unit <OutStrmOutputHandler_1> ...

Optimizing unit <ChinchInterfaceDmaRegisters_1> ...

Optimizing unit <ChinchDmaOutputController_1> ...

Optimizing unit <ChinchRegisterAccess> ...

Optimizing unit <CHInChCommIfcArbiterBase> ...

Optimizing unit <StrmArbiter> ...

Optimizing unit <NuecesDramMain> ...

Optimizing unit <ddr2_infrastructure> ...
WARNING:Xst:1303 - From in and out of unit n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain, both signals iLclReady and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/iPush have a KEEP attribute, signal iLclReady will be lost.
WARNING:Xst:1303 - From in and out of unit StreamStateBlock.HandshakeStateToBusClkDomain, both signals iLclReady and StreamStateBlock.HandshakeStateToBusClkDomain/iPush have a KEEP attribute, signal iLclReady will be lost.
WARNING:Xst:1303 - From in and out of unit StreamStateBlock.HandshakeStateToBusClkDomain, both signals iLclReady and StreamStateBlock.HandshakeStateToBusClkDomain/iPush have a KEEP attribute, signal iLclReady will be lost.
WARNING:Xst:1303 - From in and out of unit StreamStateBlock.HandshakeStateToBusClkDomain, both signals iLclReady and StreamStateBlock.HandshakeStateToBusClkDomain/iPush have a KEEP attribute, signal iLclReady will be lost.
WARNING:Xst:1303 - From in and out of unit n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandshakeIrqNum, both signals iPush and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/iPush have a KEEP attribute, signal iPush will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/iPush and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/iPush n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/iPush signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/iPush and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/iPush n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/iPush signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/iPush and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionRequest/iPush n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionRequest/iPush signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal rDerivedClksValid and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeUnderflowStopRequest/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeUnderflowStopRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/iPush and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/iPush n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/iPush signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/iPush and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/iPush n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/iPush signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeUnderflowStopRequest/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeUnderflowStopRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/iPush and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/iPush n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/iPush signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/iPush and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/iPush n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/iPush signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut.oDataAckClkEnable and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.oDataAckClkEnable n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/iPush and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionRequest/iPush n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionRequest/iPush signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/iPush and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/iPush n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/iPush signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/iPush and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/iPush n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/iPush signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut.oDataAckClkEnable and n_bushold/RioClk40Crossing.RioClk40ToInterface/BlkOut.oDataAckClkEnable n_bushold/RioClk40Crossing.RioClk40ToInterface/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut.oDataAckClkEnable and n_bushold/ImageDataClockCrossing.ImageDataClockToInterface/BlkOut.oDataAckClkEnable n_bushold/ImageDataClockCrossing.ImageDataClockToInterface/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/iPush and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/iPush n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/iPush signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionTimeoutRequest/iPush and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/iPush n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/iPush signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/iPush and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/iPush n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/iPush signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/iPush and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/iPush n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/iPush signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/iPush and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/iPush n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/iPush signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/iPush and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/iPush n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/iPush signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionTimeoutRequest/iPush and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/iPush n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/iPush signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/iPush and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/iPush n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/iPush signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/iPush and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/iPush n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/iPush signal will be lost.
WARNING:Xst:638 - in unit NuecesRTheWindow/theVI Conflict on KEEP property on signal n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/iPush and n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/iPush n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/iPush signal will be lost.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block NuecesRTop, actual ratio is 81.
FlipFlop NuecesDramMainx/GenBank0or1Mig.u_ddr2_infrastructure/rst0_sync_r_24 has been replicated 1 time(s)
FlipFlop NuecesDramMainx/GenBank0or1Mig.u_ddr2_infrastructure/rst90_sync_r_24 has been replicated 1 time(s)
FlipFlop NuecesDramMainx/GenBank0or1Mig.u_ddr2_infrastructure/rstdiv0_sync_r_11 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <NuecesRTheWindow/theVI> :
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWritesDisabledSamplePtrUnsGrayExtraDelay_ms>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWriteSamplePtrUnsGray_10>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWriteSamplePtrUnsGray_9>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWriteSamplePtrUnsGray_8>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWriteSamplePtrUnsGray_7>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWriteSamplePtrUnsGray_6>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWriteSamplePtrUnsGray_5>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWriteSamplePtrUnsGray_4>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWriteSamplePtrUnsGray_3>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWriteSamplePtrUnsGray_2>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWriteSamplePtrUnsGray_1>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWriteSamplePtrUnsGray_0>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/iReadSamplePtrUnsGray_10>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/iReadSamplePtrUnsGray_9>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/iReadSamplePtrUnsGray_8>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/iReadSamplePtrUnsGray_7>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/iReadSamplePtrUnsGray_6>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/iReadSamplePtrUnsGray_5>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/iReadSamplePtrUnsGray_4>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/iReadSamplePtrUnsGray_3>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/iReadSamplePtrUnsGray_2>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/iReadSamplePtrUnsGray_1>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/iReadSamplePtrUnsGray_0>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/iReadSamplePtrUnsGray_10>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/iReadSamplePtrUnsGray_9>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/iReadSamplePtrUnsGray_8>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/iReadSamplePtrUnsGray_7>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/iReadSamplePtrUnsGray_6>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/iReadSamplePtrUnsGray_5>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/iReadSamplePtrUnsGray_4>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/iReadSamplePtrUnsGray_3>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/iReadSamplePtrUnsGray_2>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/iReadSamplePtrUnsGray_1>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/iReadSamplePtrUnsGray_0>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWritesDisabledSamplePtrUnsGrayExtraDelay_ms>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWriteSamplePtrUnsGray_6>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWriteSamplePtrUnsGray_5>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWriteSamplePtrUnsGray_4>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWriteSamplePtrUnsGray_3>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWriteSamplePtrUnsGray_2>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWriteSamplePtrUnsGray_1>.
	Found 2-bit shift register for signal <n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWriteSamplePtrUnsGray_0>.
	Found 2-bit shift register for signal <n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/bDiagramReset>.
Unit <NuecesRTheWindow/theVI> processed.

Processing Unit <NuecesRTop> :
	Found 2-bit shift register for signal <bBusReset>.
	Found 2-bit shift register for signal <ClockGenXilinxV5x/bRxClockMayBeLocked>.
	Found 2-bit shift register for signal <ClockGenXilinxV5x/bTxClockMayBeLocked>.
	Found 2-bit shift register for signal <ClockGenXilinxV5x/bDlyCtrlRdy>.
Unit <NuecesRTop> processed.

Processing Unit <n_NiFpgaAG_00000022_SequenceFrame_Diagram> :
	Found 34-bit shift register for signal <n_NiFpgaAG_00000146_WhileLoop_Diagram/n_SubVI_Sector_Analysis_Module_vi_14295/n_NiFpgaAG_00000147_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_00000180_SequenceFrame_Diagram/n_SubVI_Average_Sectors_vi_104/n_NiFpgaAG_00000181_ForLoop_Diagram/n_Divide_443/GenFixed.NiLvFxpDividex/NiLvFxpMultiCycleEnableHandlerx/cSrlDR_34>.
Unit <n_NiFpgaAG_00000022_SequenceFrame_Diagram> processed.

Processing Unit <n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram> :
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_15>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_14>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_13>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_12>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_11>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_10>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_9>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_8>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_7>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_6>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_5>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_4>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_3>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_2>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_1>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_0>.
	Found 16-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cPassUndefRsltReg_16>.
	Found 19-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[19].StageX/cDdReg_19>.
	Found 18-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[18].StageX/cDdReg_19>.
	Found 17-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[17].StageX/cDdReg_19>.
	Found 16-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[16].StageX/cDdReg_19>.
	Found 15-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[15].StageX/cDdReg_19>.
	Found 14-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[14].StageX/cDdReg_19>.
	Found 13-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[13].StageX/cDdReg_19>.
	Found 12-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[12].StageX/cDdReg_19>.
	Found 11-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[11].StageX/cDdReg_19>.
	Found 10-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[10].StageX/cDdReg_19>.
	Found 9-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[9].StageX/cDdReg_19>.
	Found 8-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[8].StageX/cDdReg_19>.
	Found 7-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[7].StageX/cDdReg_19>.
	Found 6-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[6].StageX/cDdReg_19>.
	Found 5-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[5].StageX/cDdReg_19>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[4].StageX/cDdReg_19>.
	Found 19-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_19>.
	Found 18-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_18>.
	Found 17-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_17>.
	Found 16-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_16>.
	Found 15-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_15>.
	Found 14-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_14>.
	Found 13-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_13>.
	Found 12-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_12>.
	Found 11-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_11>.
	Found 10-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_10>.
	Found 9-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_9>.
	Found 8-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_8>.
	Found 7-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_7>.
	Found 6-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_6>.
	Found 5-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_5>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_4>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_7>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_6>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_5>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_4>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_3>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_2>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_1>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_0>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_0>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_1>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_2>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_3>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_4>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_5>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_6>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_7>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_4>.
	Found 5-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_5>.
	Found 6-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_6>.
	Found 7-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_7>.
	Found 8-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_8>.
	Found 9-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_9>.
	Found 10-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_10>.
	Found 11-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_11>.
	Found 12-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_12>.
	Found 13-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_13>.
	Found 14-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_14>.
	Found 15-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_15>.
	Found 16-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_16>.
	Found 17-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_17>.
	Found 18-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_18>.
	Found 19-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_19>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[4].StageX/cDdReg_19>.
	Found 5-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[5].StageX/cDdReg_19>.
	Found 6-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[6].StageX/cDdReg_19>.
	Found 7-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[7].StageX/cDdReg_19>.
	Found 8-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[8].StageX/cDdReg_19>.
	Found 9-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[9].StageX/cDdReg_19>.
	Found 10-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[10].StageX/cDdReg_19>.
	Found 11-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[11].StageX/cDdReg_19>.
	Found 12-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[12].StageX/cDdReg_19>.
	Found 13-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[13].StageX/cDdReg_19>.
	Found 14-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[14].StageX/cDdReg_19>.
	Found 15-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[15].StageX/cDdReg_19>.
	Found 16-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[16].StageX/cDdReg_19>.
	Found 17-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[17].StageX/cDdReg_19>.
	Found 18-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[18].StageX/cDdReg_19>.
	Found 19-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[19].StageX/cDdReg_19>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_15>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_14>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_13>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_12>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_11>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_10>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_9>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_8>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_7>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_6>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_5>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_4>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_3>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_2>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_1>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_0>.
	Found 16-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cPassUndefRsltReg_16>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_0>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_1>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_2>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_3>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_4>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_5>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_6>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_7>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_4>.
	Found 5-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_5>.
	Found 6-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_6>.
	Found 7-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_7>.
	Found 8-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_8>.
	Found 9-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_9>.
	Found 10-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_10>.
	Found 11-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_11>.
	Found 12-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_12>.
	Found 13-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_13>.
	Found 14-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_14>.
	Found 15-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_15>.
	Found 16-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_16>.
	Found 17-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_17>.
	Found 18-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_18>.
	Found 19-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_19>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[4].StageX/cDdReg_19>.
	Found 5-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[5].StageX/cDdReg_19>.
	Found 6-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[6].StageX/cDdReg_19>.
	Found 7-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[7].StageX/cDdReg_19>.
	Found 8-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[8].StageX/cDdReg_19>.
	Found 9-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[9].StageX/cDdReg_19>.
	Found 10-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[10].StageX/cDdReg_19>.
	Found 11-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[11].StageX/cDdReg_19>.
	Found 12-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[12].StageX/cDdReg_19>.
	Found 13-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[13].StageX/cDdReg_19>.
	Found 14-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[14].StageX/cDdReg_19>.
	Found 15-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[15].StageX/cDdReg_19>.
	Found 16-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[16].StageX/cDdReg_19>.
	Found 17-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[17].StageX/cDdReg_19>.
	Found 18-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[18].StageX/cDdReg_19>.
	Found 19-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[19].StageX/cDdReg_19>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_15>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_14>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_13>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_12>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_11>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_10>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_9>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_8>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_7>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_6>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_5>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_4>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_3>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_2>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_1>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_0>.
	Found 16-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cPassUndefRsltReg_16>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_0>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_1>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_2>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_3>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_4>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_5>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_6>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_7>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_4>.
	Found 5-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_5>.
	Found 6-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_6>.
	Found 7-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_7>.
	Found 8-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_8>.
	Found 9-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_9>.
	Found 10-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_10>.
	Found 11-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_11>.
	Found 12-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_12>.
	Found 13-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_13>.
	Found 14-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_14>.
	Found 15-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_15>.
	Found 16-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_16>.
	Found 17-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_17>.
	Found 18-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_18>.
	Found 19-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_19>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[4].StageX/cDdReg_19>.
	Found 5-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[5].StageX/cDdReg_19>.
	Found 6-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[6].StageX/cDdReg_19>.
	Found 7-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[7].StageX/cDdReg_19>.
	Found 8-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[8].StageX/cDdReg_19>.
	Found 9-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[9].StageX/cDdReg_19>.
	Found 10-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[10].StageX/cDdReg_19>.
	Found 11-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[11].StageX/cDdReg_19>.
	Found 12-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[12].StageX/cDdReg_19>.
	Found 13-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[13].StageX/cDdReg_19>.
	Found 14-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[14].StageX/cDdReg_19>.
	Found 15-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[15].StageX/cDdReg_19>.
	Found 16-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[16].StageX/cDdReg_19>.
	Found 17-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[17].StageX/cDdReg_19>.
	Found 18-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[18].StageX/cDdReg_19>.
	Found 19-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[19].StageX/cDdReg_19>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_15>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_14>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_13>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_12>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_11>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_10>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_9>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_8>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_7>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_6>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_5>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_4>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_3>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_2>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_1>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_0>.
	Found 16-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cPassUndefRsltReg_16>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_0>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_1>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_2>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_3>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_4>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_5>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_6>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_7>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_4>.
	Found 5-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_5>.
	Found 6-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_6>.
	Found 7-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_7>.
	Found 8-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_8>.
	Found 9-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_9>.
	Found 10-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_10>.
	Found 11-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_11>.
	Found 12-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_12>.
	Found 13-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_13>.
	Found 14-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_14>.
	Found 15-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_15>.
	Found 16-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_16>.
	Found 17-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_17>.
	Found 18-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_18>.
	Found 19-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_19>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[4].StageX/cDdReg_19>.
	Found 5-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[5].StageX/cDdReg_19>.
	Found 6-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[6].StageX/cDdReg_19>.
	Found 7-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[7].StageX/cDdReg_19>.
	Found 8-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[8].StageX/cDdReg_19>.
	Found 9-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[9].StageX/cDdReg_19>.
	Found 10-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[10].StageX/cDdReg_19>.
	Found 11-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[11].StageX/cDdReg_19>.
	Found 12-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[12].StageX/cDdReg_19>.
	Found 13-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[13].StageX/cDdReg_19>.
	Found 14-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[14].StageX/cDdReg_19>.
	Found 15-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[15].StageX/cDdReg_19>.
	Found 16-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[16].StageX/cDdReg_19>.
	Found 17-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[17].StageX/cDdReg_19>.
	Found 18-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[18].StageX/cDdReg_19>.
	Found 19-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[19].StageX/cDdReg_19>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_15>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_14>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_13>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_12>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_11>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_10>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_9>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_8>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_7>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_6>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_5>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_4>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_3>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_2>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_1>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_0>.
	Found 16-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cPassUndefRsltReg_16>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_0>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_1>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_2>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_3>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_4>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_5>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_6>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_7>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_4>.
	Found 5-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_5>.
	Found 6-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_6>.
	Found 7-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_7>.
	Found 8-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_8>.
	Found 9-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_9>.
	Found 10-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_10>.
	Found 11-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_11>.
	Found 12-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_12>.
	Found 13-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_13>.
	Found 14-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_14>.
	Found 15-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_15>.
	Found 16-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_16>.
	Found 17-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_17>.
	Found 18-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_18>.
	Found 19-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_19>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[4].StageX/cDdReg_19>.
	Found 5-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[5].StageX/cDdReg_19>.
	Found 6-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[6].StageX/cDdReg_19>.
	Found 7-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[7].StageX/cDdReg_19>.
	Found 8-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[8].StageX/cDdReg_19>.
	Found 9-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[9].StageX/cDdReg_19>.
	Found 10-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[10].StageX/cDdReg_19>.
	Found 11-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[11].StageX/cDdReg_19>.
	Found 12-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[12].StageX/cDdReg_19>.
	Found 13-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[13].StageX/cDdReg_19>.
	Found 14-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[14].StageX/cDdReg_19>.
	Found 15-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[15].StageX/cDdReg_19>.
	Found 16-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[16].StageX/cDdReg_19>.
	Found 17-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[17].StageX/cDdReg_19>.
	Found 18-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[18].StageX/cDdReg_19>.
	Found 19-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[19].StageX/cDdReg_19>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_15>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_14>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_13>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_12>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_11>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_10>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_9>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_8>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_7>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_6>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_5>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_4>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_3>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_2>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_1>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_0>.
	Found 16-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cPassUndefRsltReg_16>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_0>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_1>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_2>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_3>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_4>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_5>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_6>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_7>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_4>.
	Found 5-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_5>.
	Found 6-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_6>.
	Found 7-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_7>.
	Found 8-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_8>.
	Found 9-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_9>.
	Found 10-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_10>.
	Found 11-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_11>.
	Found 12-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_12>.
	Found 13-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_13>.
	Found 14-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_14>.
	Found 15-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_15>.
	Found 16-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_16>.
	Found 17-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_17>.
	Found 18-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_18>.
	Found 19-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_19>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[4].StageX/cDdReg_19>.
	Found 5-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[5].StageX/cDdReg_19>.
	Found 6-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[6].StageX/cDdReg_19>.
	Found 7-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[7].StageX/cDdReg_19>.
	Found 8-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[8].StageX/cDdReg_19>.
	Found 9-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[9].StageX/cDdReg_19>.
	Found 10-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[10].StageX/cDdReg_19>.
	Found 11-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[11].StageX/cDdReg_19>.
	Found 12-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[12].StageX/cDdReg_19>.
	Found 13-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[13].StageX/cDdReg_19>.
	Found 14-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[14].StageX/cDdReg_19>.
	Found 15-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[15].StageX/cDdReg_19>.
	Found 16-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[16].StageX/cDdReg_19>.
	Found 17-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[17].StageX/cDdReg_19>.
	Found 18-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[18].StageX/cDdReg_19>.
	Found 19-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[19].StageX/cDdReg_19>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_15>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_14>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_13>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_12>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_11>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_10>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_9>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_8>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_7>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_6>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_5>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_4>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_3>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_2>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_1>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_0>.
	Found 16-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cPassUndefRsltReg_16>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_0>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_1>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_2>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_3>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_4>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_5>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_6>.
	Found 20-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_Feedback_Node_6189/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray_20_7>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_4>.
	Found 5-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_5>.
	Found 6-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_6>.
	Found 7-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_7>.
	Found 8-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_8>.
	Found 9-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_9>.
	Found 10-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_10>.
	Found 11-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_11>.
	Found 12-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_12>.
	Found 13-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_13>.
	Found 14-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_14>.
	Found 15-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_15>.
	Found 16-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_16>.
	Found 17-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_17>.
	Found 18-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_18>.
	Found 19-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[20].StageX/cDdReg_19>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[4].StageX/cDdReg_19>.
	Found 5-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[5].StageX/cDdReg_19>.
	Found 6-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[6].StageX/cDdReg_19>.
	Found 7-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[7].StageX/cDdReg_19>.
	Found 8-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[8].StageX/cDdReg_19>.
	Found 9-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[9].StageX/cDdReg_19>.
	Found 10-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[10].StageX/cDdReg_19>.
	Found 11-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[11].StageX/cDdReg_19>.
	Found 12-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[12].StageX/cDdReg_19>.
	Found 13-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[13].StageX/cDdReg_19>.
	Found 14-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[14].StageX/cDdReg_19>.
	Found 15-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[15].StageX/cDdReg_19>.
	Found 16-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[16].StageX/cDdReg_19>.
	Found 17-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[17].StageX/cDdReg_19>.
	Found 18-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[18].StageX/cDdReg_19>.
	Found 19-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Divide_69_Diagram/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[19].StageX/cDdReg_19>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_15>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_14>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_13>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_12>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_11>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_10>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_9>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_8>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_7>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_6>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_5>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_4>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_3>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_2>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_1>.
	Found 4-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cCanonicalPhase_0>.
	Found 16-bit shift register for signal <n_SubVI_FPGA_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Rectangular_To_Polar_700_Diagram/FxpRectToPolarInst/cPassUndefRsltReg_16>.
Unit <n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 37404
 Flip-Flops                                            : 37404
# Shift Registers                                      : 504
 10-bit shift register                                 : 16
 11-bit shift register                                 : 16
 12-bit shift register                                 : 16
 13-bit shift register                                 : 16
 14-bit shift register                                 : 16
 15-bit shift register                                 : 16
 16-bit shift register                                 : 24
 17-bit shift register                                 : 16
 18-bit shift register                                 : 16
 19-bit shift register                                 : 16
 2-bit shift register                                  : 47
 20-bit shift register                                 : 64
 34-bit shift register                                 : 1
 4-bit shift register                                  : 144
 5-bit shift register                                  : 16
 6-bit shift register                                  : 16
 7-bit shift register                                  : 16
 8-bit shift register                                  : 16
 9-bit shift register                                  : 16

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================
WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                                                               | Clock buffer(FF name)                                                                                                                         | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
BusClk                                                                                                                                                                                                                                                     | PLL_ADV:CLKOUT0                                                                                                                               | 17684 |
BusClk                                                                                                                                                                                                                                                     | PLL_ADV:CLKOUT5                                                                                                                               | 4218  |
BusClk                                                                                                                                                                                                                                                     | PLL_ADV:CLKOUT4                                                                                                                               | 20519 |
BusClk                                                                                                                                                                                                                                                     | PLL_ADV:CLKOUT2                                                                                                                               | 2423  |
BusClk                                                                                                                                                                                                                                                     | PLL_ADV:CLKOUT3                                                                                                                               | 360   |
IoRxClock                                                                                                                                                                                                                                                  | DCM_ADV:CLK0                                                                                                                                  | 17    |
IoRxClock                                                                                                                                                                                                                                                  | DCM_ADV:CLKDV                                                                                                                                 | 294   |
BusClk                                                                                                                                                                                                                                                     | PLL_ADV:CLKOUT5+DCM_ADV:CLK2X                                                                                                                 | 55    |
XClk                                                                                                                                                                                                                                                       | BUFGP                                                                                                                                         | 714   |
ZClk                                                                                                                                                                                                                                                       | BUFGP                                                                                                                                         | 144   |
YClk                                                                                                                                                                                                                                                       | BUFGP                                                                                                                                         | 144   |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq) | 17    |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq) | 17    |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq)| 17    |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq)| 17    |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq) | 17    |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq) | 17    |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq)| 17    |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq)| 17    |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
FindSrcOfAsyncThruGates : 100 (1)
FindSrcOfAsyncThruGates : 200 (2)
FindSrcOfAsyncThruGates : 300 (1)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                                                                     | Buffer(FF name)                                                                                                                                                                                                                                                                                                | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
NuecesRTheWindow/theVI/DiagramResetx/DiagramResetRegisterBlk.aDiagramResetLoc(NuecesRTheWindow/theVI/DiagramResetx/DiagramResetRegisterBlk.AsyncDiagramRst/FDCPEx:Q)                                                                                                                                                                                                                                                                                               | NONE(NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_NiFpgaAG_00000146_WhileLoop_Diagram/n_SubVI_Sector_Analysis_Module_vi_14295/n_NiFpgaAG_00000147_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_00000180_SequenceFrame_Diagram/n_NiFpgaAG_00000191_ForLoop_Diagram/n_arrayLpIndx/tmpAry_520)| 35098 |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/iPush(NuecesRTheWindow/theVI/XST_GND:G)                                                                                                                                                                                                                                            | NONE(NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/BlkIn.iStoredDatax/GenFlops[23].DFlopx/FDCPEx)                                                                                                                                                                                      | 3317  |
aIoRst_n_inv(aIoRst_n_inv1_INV_0:O)                                                                                                                                                                                                                                                                                                                                                                                                                                | NONE(rBaseClksValid_ms)                                                                                                                                                                                                                                                                                        | 2156  |
IoPort2Wrapperx/IoPort2x/IoPort2Basex/bLclIoReset(IoPort2Wrapperx/IoPort2x/IoPort2Basex/bLclIoReset:Q)                                                                                                                                                                                                                                                                                                                                                             | NONE(IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFifo.InputFifo.oDataOut_45)                                                                                                                                                                                                    | 672   |
NI1483Corex/cPclkReset<0>(NI1483Corex/cPclkReset_0:Q)                                                                                                                                                                                                                                                                                                                                                                                                              | NONE(NI1483Corex/TopClAcqx/ImagingInterfacex/pCLI_DataToAcq_5)                                                                                                                                                                                                                                                 | 470   |
a1483CoreReset(a1483CoreReset1_INV_0:O)                                                                                                                                                                                                                                                                                                                                                                                                                            | NONE(NI1483Corex/TopClUartx/TxFifo/SingleClkFifoFlagsx/BlkAddr.cRAddrx/cLclQ_1)                                                                                                                                                                                                                                | 448   |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/N0(NuecesDramMainx/GenBank0Mig.DDR2MIG0/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                            | IODELAY(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                                                   | 168   |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/N0(NuecesDramMainx/GenBank1Mig.DDR2MIG1/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                            | IODELAY(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                                                   | 168   |
NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/enable_out(NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/XST_GND:G)                                                                                                                                                                                                                                                                                                            | NONE(NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loop_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.PulseSyncBoolx/PulseSyncBasex/iHoldSigInx/FDCPEx)                                                                      | 144   |
IoPort2Wrapperx/bRegWrite(IoPort2Wrapperx/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                               | NONE(IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[7].FirstISerdes)                                                                                                                                                                                                                                             | 106   |
NI1483Corex/TopClAcqx/ImagingInterfacex/PClkDetectx/aPclkCntrReset(NI1483Corex/TopClAcqx/ImagingInterfacex/PClkDetectx/aPclkCntrReset_0_or00001:O)                                                                                                                                                                                                                                                                                                                 | NONE(NI1483Corex/TopClAcqx/ImagingInterfacex/PClkDetectx/PclkCountersx/YClkCounterAndClockBoundaryXing/SyncPclkCountEnableToPclkDomain/DoubleSyncBasex/iDlySigx/cLclQ)                                                                                                                                         | 78    |
NuecesDramMainx/GenBank0or1Mig.u_ddr2_infrastructure/rst_tmp(NuecesDramMainx/GenBank0or1Mig.u_ddr2_infrastructure/rst_tmp1:O)                                                                                                                                                                                                                                                                                                                                      | NONE(NuecesDramMainx/GenBank0or1Mig.u_ddr2_infrastructure/rstdiv0_sync_r_4)                                                                                                                                                                                                                                    | 65    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                                                                                                                                                                                                                        | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8)                                                                                                                                                                                                   | 36    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg<0>(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                                                                                                                                                                                                        | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8)                                                                                                                                                                                                      | 36    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                                                                                                                                                                                                                      | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5)                                                                                                                                                                                                  | 36    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg<0>(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                                                                                                                                                                                                      | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2)                                                                                                                                                                                                           | 36    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                                                                                                                                                                                                                        | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8)                                                                                                                                                                                                           | 36    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg<0>(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                                                                                                                                                                                                        | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8)                                                                                                                                                                                                            | 36    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                                                                                                                                                                                                                      | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8)                                                                                                                                                                                                           | 36    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg<0>(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                                                                                                                                                                                                      | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2)                                                                                                                                                                                                          | 36    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                                                                                                                                                      | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5)                                                                                                                                                                                                         | 30    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                                                                                                                                                      | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/gl0.wr/wpntr/count_1)                                                                                                                                                                                                            | 30    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                                                                                                                                                        | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2)                                                                                                                                                                                                          | 29    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                                                                                                                                                        | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/gl0.wr/wpntr/count_4)                                                                                                                                                                                                             | 29    |
NuecesDramMainx/GenBank0or1Mig.u_ddr2_infrastructure/locked_inv(aIdlyRst1_INV_0:O)                                                                                                                                                                                                                                                                                                                                                                                 | NONE(NuecesDramMainx/GenBank0or1Mig.u_ddr2_infrastructure/rst200_sync_r_22)                                                                                                                                                                                                                                    | 25    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                                                                                                                                                        | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8)                                                                                                                                                                                                          | 24    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                                                                                                                                                      | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8)                                                                                                                                                                                                         | 24    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                                                                                                                                                        | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/gl0.rd/rpntr/count_2)                                                                                                                                                                                                             | 24    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                                                                                                                                                      | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5)                                                                                                                                                                                                         | 24    |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/N1(NuecesDramMainx/GenBank0Mig.DDR2MIG0/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                            | NONE(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf)                                                                                                                                                                                            | 6     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/rst0_1(NuecesDramMainx/GenBank0Mig.DDR2MIG0/rst0_1:O)                                                                                                                                                                                                                                                                                                                                                                         | NONE(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_we_n)                                                                                                                                                                                                          | 6     |
NuecesDramMainx/GenBank0or1Mig.u_ddr2_infrastructure/rst0_sync_r<24>(NuecesDramMainx/GenBank0or1Mig.u_ddr2_infrastructure/rst0_sync_r_24:Q)                                                                                                                                                                                                                                                                                                                        | NONE(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_cas_n)                                                                                                                                                                                                         | 6     |
NuecesDramMainx/GenBank0or1Mig.u_ddr2_infrastructure/rst0_sync_r<24>_1(NuecesDramMainx/GenBank0or1Mig.u_ddr2_infrastructure/rst0_sync_r_24_1:Q)                                                                                                                                                                                                                                                                                                                    | NONE(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2_ddr3.gen_odt[1].u_ff_odt)                                                                                                                                                                              | 6     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/N1(NuecesDramMainx/GenBank1Mig.DDR2MIG1/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                            | NONE(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf)                                                                                                                                                                                            | 6     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/rst0_1(NuecesDramMainx/GenBank1Mig.DDR2MIG1/rst0_1:O)                                                                                                                                                                                                                                                                                                                                                                         | NONE(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_ras_n)                                                                                                                                                                                                         | 6     |
NuecesRTheWindow/theVI/DiagramResetx/DiagramResetRegisterBlk.rDiagramResetLoc(NuecesRTheWindow/theVI/DiagramResetx/DiagramResetRegisterBlk.SyncDiagramRst/FDCPEx:Q)                                                                                                                                                                                                                                                                                                | NONE(NuecesDramMainx/dDram1PhyInitDone_ms)                                                                                                                                                                                                                                                                     | 4     |
NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/rOutputFifoResetFlag(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/rOutputFifoResetFlag:Q)                                                                                                                                                                                                                                                                                                                               | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/_i000028_2)                                                                                                                                                                                                                                                   | 3     |
NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/rOutputFifoResetFlag(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/rOutputFifoResetFlag:Q)                                                                                                                                                                                                                                                                                                                               | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/_i000028_0)                                                                                                                                                                                                                                                   | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                          | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                        | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                          | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                        | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                          | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                        | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                          | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                        | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                          | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                        | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                          | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                        | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                          | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                        | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                          | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                        | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                          | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                        | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                          | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                            | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                      | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                      | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                      | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                      | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn2/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                          | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                        | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                           | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                          | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                        | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                          | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                        | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                          | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                        | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                          | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                        | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                          | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                        | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                          | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                        | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                          | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                        | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                          | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                        | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                          | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                        | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                      | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                      | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                      | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                      | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn3/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                          | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                        | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                          | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                        | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                          | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                            | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                          | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                        | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                          | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSig_msx/FDCPEx)                                                                                                                                     | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                          | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                            | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                          | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                        | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                          | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                        | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                          | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                        | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                          | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                        | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                      | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                      | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                      | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                      | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSig_msx/FDCPEx)                                                                                                                                    | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn4/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                       | 3     |
NuecesRTheWindow/theVI/n_CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaReadPortOnRes/DoubleSyncSLVFromImageDataClockToRioClk40/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/n_CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaReadPortOnRes/DoubleSyncSLVFromImageDataClockToRioClk40/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                  | NONE(NuecesRTheWindow/theVI/n_CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaReadPortOnRes/DoubleSyncSLVFromImageDataClockToRioClk40/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSig_msx/FDCPEx)                                                                                         | 3     |
NuecesRTheWindow/theVI/n_CustomArbForTopEnablesPortOnResTopEnablePassThru/DoubleSyncSLVFromRioClk40ToImageDataClock/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/n_CustomArbForTopEnablesPortOnResTopEnablePassThru/DoubleSyncSLVFromRioClk40ToImageDataClock/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                  | NONE(NuecesRTheWindow/theVI/n_CustomArbForTopEnablesPortOnResTopEnablePassThru/DoubleSyncSLVFromRioClk40ToImageDataClock/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                        | 3     |
NuecesRTheWindow/theVI/n_CustomArbForTopEnablesPortOnResTopEnablePassThru/DoubleSyncSLVFromRioClk40ToImageDataClock/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/n_CustomArbForTopEnablesPortOnResTopEnablePassThru/DoubleSyncSLVFromRioClk40ToImageDataClock/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                  | NONE(NuecesRTheWindow/theVI/n_CustomArbForTopEnablesPortOnResTopEnablePassThru/DoubleSyncSLVFromRioClk40ToImageDataClock/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                        | 3     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/ChinchDmaComponentEnableChainx/Output.FifoClearController/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/ChinchDmaComponentEnableChainx/Output.FifoClearController/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/XST_GND:G)| NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/ChinchDmaComponentEnableChainx/Output.FifoClearController/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                           | 3     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/ChinchDmaComponentEnableChainx/Output.FifoClearController/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/ChinchDmaComponentEnableChainx/Output.FifoClearController/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/XST_GND:G)    | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/ChinchDmaComponentEnableChainx/Output.FifoClearController/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                 | 3     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/ChinchDmaComponentEnableChainx/Output.FifoClearController/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/ChinchDmaComponentEnableChainx/Output.FifoClearController/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/XST_GND:G)| NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/ChinchDmaComponentEnableChainx/Output.FifoClearController/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSig_msx/FDCPEx)                                        | 3     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/ChinchDmaComponentEnableChainx/Output.FifoClearController/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/ChinchDmaComponentEnableChainx/Output.FifoClearController/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/XST_GND:G)    | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/ChinchDmaComponentEnableChainx/Output.FifoClearController/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                 | 3     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.FifoClearController/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.FifoClearController/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/XST_GND:G)  | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.FifoClearController/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                | 3     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.FifoClearController/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.FifoClearController/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/XST_GND:G)      | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.FifoClearController/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                              | 3     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.FifoClearController/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.FifoClearController/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/XST_GND:G)  | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.FifoClearController/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSig_msx/FDCPEx)                                         | 3     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.FifoClearController/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.FifoClearController/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/XST_GND:G)      | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.FifoClearController/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                  | 3     |
NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_comb(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                                                                                                                                                          | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_2)                                                                                                                                                                                                              | 2     |
NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_comb(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                                                                                                                                                          | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_1)                                                                                                                                                                                                              | 2     |
NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_comb(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                                                                                                                                                        | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_2)                                                                                                                                                                                                             | 2     |
NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_comb(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                                                                                                                                                        | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_1)                                                                                                                                                                                                             | 2     |
NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/dResetReg_1(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/dResetReg_1:Q)                                                                                                                                                                                                                                                                                                                                                 | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_asreg)                                                                                                                                                                                                             | 2     |
NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/wResetReg_1(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/wResetReg_1:Q)                                                                                                                                                                                                                                                                                                                                                 | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_asreg)                                                                                                                                                                                                              | 2     |
NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_comb(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                                                                                                                                                          | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_2)                                                                                                                                                                                                              | 2     |
NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_comb(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                                                                                                                                                          | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_1)                                                                                                                                                                                                              | 2     |
NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_comb(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                                                                                                                                                        | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_2)                                                                                                                                                                                                             | 2     |
NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_comb(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                                                                                                                                                        | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_1)                                                                                                                                                                                                             | 2     |
NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/dResetReg_1(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/dResetReg_1:Q)                                                                                                                                                                                                                                                                                                                                                 | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_asreg)                                                                                                                                                                                                             | 2     |
NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/wResetReg_1(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/wResetReg_1:Q)                                                                                                                                                                                                                                                                                                                                                 | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_asreg)                                                                                                                                                                                                              | 2     |
NuecesRTheWindow/theVI/FPGAwFIFOn3/BuiltinFifoIP/N1(NuecesRTheWindow/theVI/FPGAwFIFOn3/BuiltinFifoIP/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                    | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn3/BuiltinFifoIP/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gf72.sngfifo36_72)                                                                                                                                           | 2     |
NuecesRTheWindow/theVI/FPGAwFIFOn4/BuiltinFifoIP/N1(NuecesRTheWindow/theVI/FPGAwFIFOn4/BuiltinFifoIP/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                    | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn4/BuiltinFifoIP/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gf72.sngfifo36_72)                                                                                                                                           | 2     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<0>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                               | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_idelay_dq)                                                                                                                                                                                        | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<10>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<11>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<12>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<13>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<14>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<15>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<16>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<17>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<18>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<19>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<1>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                               | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/u_idelay_dq)                                                                                                                                                                                        | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<20>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<21>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<22>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<23>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<24>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<25>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<26>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<27>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<28>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<29>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<2>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                               | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/u_idelay_dq)                                                                                                                                                                                        | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<30>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<31>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<3>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                               | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/u_idelay_dq)                                                                                                                                                                                        | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<4>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                               | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/u_idelay_dq)                                                                                                                                                                                        | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<5>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                               | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/u_idelay_dq)                                                                                                                                                                                        | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<6>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                               | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/u_idelay_dq)                                                                                                                                                                                        | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<7>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                               | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/u_idelay_dq)                                                                                                                                                                                        | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<8>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                               | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/u_idelay_dq)                                                                                                                                                                                        | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<9>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                               | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/u_idelay_dq)                                                                                                                                                                                        | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff:Q)                                                                                                                                                                                                                                               | NONE(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce)                                                                                                                                                                                   | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff:Q)                                                                                                                                                                                                                                               | NONE(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce)                                                                                                                                                                                   | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff:Q)                                                                                                                                                                                                                                               | NONE(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce)                                                                                                                                                                                   | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff:Q)                                                                                                                                                                                                                                               | NONE(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce)                                                                                                                                                                                   | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)                                                                                                                                                                                                        | NONE(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_idelay_dqs)                                                                                                                                                                                      | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)                                                                                                                                                                                                        | NONE(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_idelay_dqs)                                                                                                                                                                                      | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)                                                                                                                                                                                                        | NONE(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_idelay_dqs)                                                                                                                                                                                      | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)                                                                                                                                                                                                        | NONE(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_idelay_dqs)                                                                                                                                                                                      | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<0>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                               | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_idelay_dq)                                                                                                                                                                                        | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<10>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<11>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<12>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<13>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<14>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<15>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<16>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<17>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<18>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<19>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<1>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                               | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/u_idelay_dq)                                                                                                                                                                                        | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<20>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<21>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<22>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<23>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<24>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<25>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<26>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<27>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<28>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<29>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<2>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                               | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/u_idelay_dq)                                                                                                                                                                                        | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<30>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<31>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/u_idelay_dq)                                                                                                                                                                                       | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<3>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                               | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/u_idelay_dq)                                                                                                                                                                                        | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<4>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                               | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/u_idelay_dq)                                                                                                                                                                                        | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<5>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                               | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/u_idelay_dq)                                                                                                                                                                                        | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<6>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                               | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/u_idelay_dq)                                                                                                                                                                                        | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<7>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                               | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/u_idelay_dq)                                                                                                                                                                                        | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<8>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                               | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/u_idelay_dq)                                                                                                                                                                                        | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<9>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                               | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/u_idelay_dq)                                                                                                                                                                                        | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff:Q)                                                                                                                                                                                                                                               | NONE(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce)                                                                                                                                                                                   | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff:Q)                                                                                                                                                                                                                                               | NONE(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce)                                                                                                                                                                                   | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff:Q)                                                                                                                                                                                                                                               | NONE(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce)                                                                                                                                                                                   | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff:Q)                                                                                                                                                                                                                                               | NONE(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce)                                                                                                                                                                                   | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)                                                                                                                                                                                                        | NONE(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_idelay_dqs)                                                                                                                                                                                      | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)                                                                                                                                                                                                        | NONE(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_idelay_dqs)                                                                                                                                                                                      | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)                                                                                                                                                                                                        | NONE(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_idelay_dqs)                                                                                                                                                                                      | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)                                                                                                                                                                                                        | NONE(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_idelay_dqs)                                                                                                                                                                                      | 1     |
NuecesRTheWindow/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/iIResetFast(NuecesRTheWindow/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                                                                                                           | NONE(NuecesRTheWindow/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                                                                    | 1     |
NuecesRTheWindow/theVI/ViControlx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/iIResetFast(NuecesRTheWindow/theVI/ViControlx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                                                                                                                 | NONE(NuecesRTheWindow/theVI/ViControlx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                                                                       | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                                               | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                                      | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                                                                         | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                                                   | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                   | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                        | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeUnderflowStopRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeUnderflowStopRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                 | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeUnderflowStopRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                       | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                     | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                         | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                       | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                  | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                       | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                          | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                         | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                   | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                                               | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                                      | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                                                                         | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                                                   | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                   | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                        | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeUnderflowStopRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeUnderflowStopRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                 | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeUnderflowStopRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                       | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                     | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                         | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                       | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                  | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                       | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                          | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                         | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].DmaOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                   | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                                                       | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                                          | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                       | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                          | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                       | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                          | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                         | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                           | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                           | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                    | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                           | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                            | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                             | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                     | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                         | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                   | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionTimeoutRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)           | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionTimeoutRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                            | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                                                       | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                                          | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                       | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                          | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                       | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                          | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                         | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                           | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                           | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                    | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                           | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                            | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                             | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                     | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                         | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                   | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionTimeoutRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)           | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionTimeoutRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                            | 1     |
NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandshakeIrqNum/iIResetFast(NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandshakeIrqNum/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                                                                                                                                                                           | NONE(NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandshakeIrqNum/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                                                                                                    | 1     |
NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromInterface/iIResetFast(NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromInterface/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                                                                                                                                                                             | NONE(NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromInterface/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                                                                                                     | 1     |
NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockToInterface/iIResetFast(NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockToInterface/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                                                                                                                                                                                 | NONE(NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockToInterface/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                                                                                                       | 1     |
NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iIResetFast(NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                                                                                                                                                                                                     | NONE(NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                                                                                                                 | 1     |
NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/iIResetFast(NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                                                                                                                                                                                                         | NONE(NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                                                                                                                   | 1     |
INFO:TclTasksC:1850 - process run : Synthesize - XST is done.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 14.170ns (Maximum Frequency: 70.572MHz)
   Minimum input arrival time before clock: 2.361ns
   Maximum output required time after clock: 3.395ns
   Maximum combinational path delay: 4.279ns
WARNING:Xst:1415 - No path found for this constraint.
WARNING:Xst:1415 - No path found for this constraint.

=========================================================================
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.

Process "Synthesize - XST" completed successfully
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ADPRAM36K.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Accumulated_Sector_Intensity_viAccumul
   ated_Sector_Intensity0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Accumulated_Sector_Intensity_viTotal_W
   ing_Sectors1.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clo
   ne1.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub1Bit.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ArrayIndexNode_344.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Average_Sectors_vi_colon_Clone7.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_Tap_8_dash_Bit_vi_colon_Clone23.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRA
   M_FPGA_vi_colon_Inst.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_Conversion_vi_colon_Clone0
   .vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi_Accessor.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi_asResource_1077.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/BuiltinFIFOCoreFPGAwFIFOn2.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/BuiltinFIFOCoreFPGAwFIFOn3.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/BuiltinFIFOCoreFPGAwFIFOn4.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Pixels_Belong_In_Sector_vi.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_
   Pixel_FIFO_vi_colon_Clone9.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchCommIfcArbiterBase.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentEnableChain.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentInputStateHolder.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentOutputStateHolder.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentStateTransitionEnabl
   eChain.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentStreamStateEnableCha
   in.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaSinkStreamStateController.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaSourceStreamStateController.v
   hd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchInterfaceDmaRegisters.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchIrqInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchLvFpgaInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchLvFpgaIrq.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchRegisterAccess.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchSinkStream.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ClockGenXilinxV5.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Acquire_ctl_9R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Cancel_Acq_ctl
   _12RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Frames_To_Acq_
   ctl_10RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Ignore_DVAL_ct
   l_8RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Initialize_ctl
   _7RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_DVAL_Active_High
   _ctl_2RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_FVAL_Active_High
   _ctl_0RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_LVAL_Active_High
   _ctl_1RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_Line_Scan_ctl_4R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_Spare_Active_Hig
   h_ctl_3RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForMiteIoLikePortOnResInterfa
   ce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForOutPortPortOnResAccumulate
   d_Sector_Intensity_viAccumulated_Sector_Intensity0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForOutPortPortOnResPixel_Loca
   tion_Global_vi_hash_of_Frames_to_Average5.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForSector_Parameters_Left_ctl
   _34RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForSector_Parameters_Right_ct
   l_35RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForSim_ctl_31RHFpgaReadPortOn
   Resbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForTopEnablesPortOnResTopEnab
   lePassThru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Byte_Mode_ctl_22RHFpg
   aReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Receive_ctl_21RHFpgaR
   eadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Set_Baud_Rate_ctl_23R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Transmit_ctl_20RHFpga
   ReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopBoolFallingEdge.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopBoolVec.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopFallingEdge.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSlvResetVal.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopUnsigned.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DPRAM32Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DPRAM64Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DdsAccumulator.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_If_Left_or_Right_Sector_vi_c
   olon_Clone11.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_Sector_Edge_Location_vi.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DiagramReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncAsyncInBase.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncBoolAsyncIn.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncSL.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncSlAsyncIn.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncWithResetValueSL.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncWithResetValueSLV.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DualPortRAM.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DualPortRAM_Inferred.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_3.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_4.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_5.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_6.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_7.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_8.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn3.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn4.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FeedbackInitResourceTwoDomains.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FeedbackNonSctlCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FifoPtrClockCrossing.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FloatingFeedbackGInit.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FloatingFeedbackShiftReg.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAddSub.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAdder.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAdderWrap.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngine.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicPreproCirVec.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDiv.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInteger.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivPreproc.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivRnd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivSign.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivSigned.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivStage.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivWrap.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDynamicShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpHandShaker.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpMultiCycleEnableChainCtrl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpNormalize.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRectToPolar.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRectToPolarWrap.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRegStage.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpShiftCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpSubtracter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpSubtracterWrap.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpThreeWireToFourWire.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/GenDataValid.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBaseResetCross.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeSLV_Ack.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeWithResetValueBase.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeWithResetValueSLV.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmRAMArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InvisibleResholder.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/IoPort2LvFpga.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/IsFirstCallPrimitive_1015.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000000_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000001_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000002_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000000d_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000015_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000017_TimedLoopDiagram.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000018_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000019_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000022_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructure_291.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000026_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000034_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000003e_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0
   002.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0
   003.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructure_190.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e0_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e0_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e6_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ea_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ea_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ed_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ef_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f1_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f4_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f8_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000fe_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000105_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000109_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000110_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000116_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011a_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011d_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011d_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000013c_WhileLoop.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000146_WhileLoop.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000147_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000147_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructure_375.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   002.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   003.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   004.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   005.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   006.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   007.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   008.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructure_369.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000153_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000153_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000153_CaseStructure_372.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000154_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000154_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000015f_ForLoop.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000160_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000160_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000161_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000161_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000180_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000181_ForLoop.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000191_ForLoop.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000196_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000197_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000019f_TimedLoopDiagram.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001b9_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001b9_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001ba_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001ba_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001be_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bf_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bf_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001c0_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001c0_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e1_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e4_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e4_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e5_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e5_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0
   002.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0
   003.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0
   004.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructure_487.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e9_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e9_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000021e_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000021f_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000258_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000259_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000292_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000293_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000002cc_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000002cd_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000306_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000307_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000340_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000341_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000037a_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000037b_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003bd_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003bd_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c0_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c3_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c6_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c9_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003cc_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003cf_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003d2_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003f4_TimedLoopDiagram.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000418_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000041a_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera
   _with_DRAM_FPGA.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_
   1056.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_
   1060.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_
   1061.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_
   33.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbDelayer.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbPowerOf2.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbRW.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbSerializeAccess.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBlockRamFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBlockRamSingleClkFifo.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBoolOpNot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBuiltInFifoResetControl.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBuiltinFifoCounter.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDiRead.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDistributedRam.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDistributedRamFifo.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDoWrite.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDualPortRam.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDualPortRam_Inferred.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoClearControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoCountControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPopBuffer.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPortReset.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPushPopControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoResource.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoTypeSelector.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFlipFlopFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaGlobalResHolderRead.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaGlobalResHolderWrite.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaHostAccessibleRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLocalResHolderRead.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLocalResHolderWrite.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLvSplitNumber.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaPipelinedOrGateTreeSlv.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaPulseSyncBaseWrapper.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegFrameworkShiftReg.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCoreBase.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaSelect.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaShiftReg.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCompareToZero.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvDecrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvDivide.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFixedToFloat.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatAddCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatCompare.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatCompareCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatCompareToZero.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatDecrement.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatDivide.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatDivideCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatIncrement.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatSubtract.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatSubtractCore.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatToFixed.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatToFixedCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaClipContainer.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaStockDigitalInput.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaStockDigitalOutput.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCeiling.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompareToZero.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpDecrement.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpDivide.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandler.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandlerSlv.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpIncrement.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpMultiCycleEnableHandler.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpShiftBase.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpSubtract.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvLogicalShift.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToFixedPoint.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToFloatingPoint.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToInteger.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Add.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Divide.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Equal.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Greater.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32GreaterOrEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Less.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32LessOrEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32NotEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Subtract.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesDramMain.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmDPRAM.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmFifoFlags.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmOutputHandler.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PacketSink.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viCurrent_X_Pixe
   l_Location0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viFrame_Count4.v
   hd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viX_Resolution2.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viY_Resolution3.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgADPRAM36KUtil.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgByteArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinch.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinchArbiter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinchCommunicationInterface.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinchConfig.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgCommIntConfiguration.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgCommunicationInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgDataPackingFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgDmaRegs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFpgaDeviceSpecs.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxpArithmetic.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxpDivide.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxpMathUtilities.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgInStrmFifoUtil.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgIoPort2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgLvFpgaConst.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaArbiter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaCoresFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaFifoGenericValue.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaIrqRegisters.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaUtilities.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaViControlRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiLvPrims.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgOneHot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgStreamStates.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgSwitchedChinch.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PulseSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PulseSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ReplaceArrayNode_349.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ReplaceArrayNode_362.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ResetSync.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Rising_Edge_Detect_vi_colon_Clone3.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SafeBusCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Sector_Analysis_Module_vi.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SingleClkFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SingleClkFifoFlags.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SinkStreamDataReceiver.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SinkStreamTcrUpdateController.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/StrmArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrInd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrIndOpt.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SyncFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TheWindow.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimedLoopController.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimedLoopCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimedLoopDomainCrosser.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimeoutManager.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TopEnablePassThru.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Update_Current_Pixel_Locations_vi_colo
   n_Clone10.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ViControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ViSignature.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/XDataNode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/XDataNodeOut.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arrayLpIndx_355.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arrayLpIndx_386.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arrayLpIndx_403.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arraycollect_391.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/bushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ddr2_idelay_ctrl.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ddr2_infrastructure.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/forloop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/whileloop.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl

Started : "Translate".
Running ngdbuild...
Command Line: ngdbuild -intstyle ise -dd _ngo -aul -nt timestamp -u -uc NuecesRTop.ucf -p xc5vlx50-ff676-1 NuecesRTop.ngc NuecesRTop.ngd

Command Line:
/opt/apps/NIFPGA/programs/xilinx14_4/ISE/bin/lin/unwrapped/ngdbuild -intstyle
ise -dd _ngo -aul -nt timestamp -u -uc NuecesRTop.ucf -p xc5vlx50-ff676-1
NuecesRTop.ngc NuecesRTop.ngd

Reading NGO file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.ngc" ...
Loading design module
"/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/BuiltinFIFOCoreFPGAwFIFOn2.ngc"...
Loading design module
"/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/BuiltinFIFOCoreFPGAwFIFOn3.ngc"...
Loading design module
"/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/BuiltinFIFOCoreFPGAwFIFOn4.ngc"...
Loading design module
"/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/IoPort2Wrapper.ngc"...
Loading design module "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NI1483Core.ngc"...
Loading design module
"/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SafePowerForLVFPGA.ngc"...
Loading design module "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pack80To256.ngc"...
Loading design module "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pack256To64.ngc"...
Loading design module
"/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FlexRio_Fifo128Bit_InputFifo_v100.ngc"...
Loading design module
"/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FlexRio_Fifo128Bit_OutputFifo_v100.ngc"..
.
Loading design module "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/dram32IntfA.ngc"...
Loading design module "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/dram32IntfB.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "NuecesRTop.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:58 - Constraint <NET
   "NuecesRTheWindow/ImageDataClockDerived*" TNM_NET =
   "ImageDataClockDerivedDomain";> [NuecesRTop.ucf(490)]: NET
   "NuecesRTheWindow/ImageDataClockDerived*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <NET "NuecesRTheWindow/RioClk40Derived*" 
        TNM_NET = "RioClk40DerivedDomain";> [NuecesRTop.ucf(491)]: NET
   "NuecesRTheWindow/RioClk40Derived*" does not match any design objects.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_RioClk40Derived_to_BusCLk 
        = FROM "RioClk40DerivedDomain"       TO "BusClk125Domain"             8
   ns  DATAPATHONLY;> [NuecesRTop.ucf(501)]: Unable to find an active 'TimeGrp'
   or 'TNM' or 'TPSync' constraint named 'RioClk40DerivedDomain'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_BusClk_to_RioClk40Derived 
        = FROM "BusClk125Domain"             TO "RioClk40DerivedDomain"       8
   ns  DATAPATHONLY;> [NuecesRTop.ucf(502)]: Unable to find an active 'TimeGrp'
   or 'TNM' or 'TPSync' constraint named 'RioClk40DerivedDomain'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_ImageDataClockDerived_to_BusCLk = FROM "ImageDataClockDerivedDomain" TO
   "BusClk125Domain"             8 ns  DATAPATHONLY;> [NuecesRTop.ucf(503)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'ImageDataClockDerivedDomain'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_BusClk_to_ImageDataClockDerived = FROM "BusClk125Domain"             TO
   "ImageDataClockDerivedDomain" 8 ns  DATAPATHONLY;> [NuecesRTop.ucf(504)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'ImageDataClockDerivedDomain'.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*TimeLoopCoreFromRioClk40ToImageDataClock/*PulseSyncBoolx/*oSigReturn*" TNM
   = TNM_Custom15;> [NuecesRTop.ucf(831)]: INST
   "*TimeLoopCoreFromRioClk40ToImageDataClock/*PulseSyncBoolx/*oSigReturn*" does
   not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*n_bushold/*ShiftRegister/SyncBusReset/*oSigReturn*" TNM = TNM_Custom165;>
   [NuecesRTop.ucf(917)]: INST
   "*n_bushold/*ShiftRegister/SyncBusReset/*oSigReturn*" does not match any
   design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*SyncStopRequestStrobeToViClk*PulseSyncBasex/*oSigReturn*" TNM =
   TNM_Custom371;> [NuecesRTop.ucf(1101)]: INST
   "*SyncStopRequestStrobeToViClk*PulseSyncBasex/*oSigReturn*" does not match
   any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToViClkDomain/*iLclSt
   oredData*" TNM = TNM_Custom703;> [NuecesRTop.ucf(1423)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToViClkDomain/*iLclSt
   oredData*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToViClkDomain/*ODataF
   lop*FDCPEx" TNM = TNM_Custom704;> [NuecesRTop.ucf(1424)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToViClkDomain/*ODataF
   lop*FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToViClkDomain/*iPushT
   oggle*" TNM = TNM_Custom705;> [NuecesRTop.ucf(1425)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToViClkDomain/*iPushT
   oggle*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToViClkDomain/*oPushT
   oggle0_ms*" TNM = TNM_Custom706;> [NuecesRTop.ucf(1426)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToViClkDomain/*oPushT
   oggle0_ms*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToViClkDomain/*oPushT
   oggleToReady*" TNM = TNM_Custom707;> [NuecesRTop.ucf(1427)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToViClkDomain/*oPushT
   oggleToReady*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToViClkDomain/*iRdyPu
   shToggle_ms*" TNM = TNM_Custom708;> [NuecesRTop.ucf(1428)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToViClkDomain/*iRdyPu
   shToggle_ms*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToViClkDomain/*oPushT
   oggle1*" TNM = TNM_Custom710;> [NuecesRTop.ucf(1429)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToViClkDomain/*oPushT
   oggle1*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToViClkDomain/*iReset
   *" TNM = TNM_Custom712;> [NuecesRTop.ucf(1430)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToViClkDomain/*iReset
   *" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToViClkDomain/*iRdyPu
   shToggle*" TNM = TNM_Custom714;> [NuecesRTop.ucf(1431)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToViClkDomain/*iRdyPu
   shToggle*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToDefaultClkDomain/*i
   LclStoredData*" TNM = TNM_Custom715;> [NuecesRTop.ucf(1432)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToDefaultClkDomain/*i
   LclStoredData*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToDefaultClkDomain/*O
   DataFlop*FDCPEx" TNM = TNM_Custom716;> [NuecesRTop.ucf(1433)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToDefaultClkDomain/*O
   DataFlop*FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToDefaultClkDomain/*i
   PushToggle*" TNM = TNM_Custom717;> [NuecesRTop.ucf(1434)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToDefaultClkDomain/*i
   PushToggle*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToDefaultClkDomain/*o
   PushToggle0_ms*" TNM = TNM_Custom718;> [NuecesRTop.ucf(1435)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToDefaultClkDomain/*o
   PushToggle0_ms*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToDefaultClkDomain/*o
   PushToggleToReady*" TNM = TNM_Custom719;> [NuecesRTop.ucf(1436)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToDefaultClkDomain/*o
   PushToggleToReady*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToDefaultClkDomain/*i
   RdyPushToggle_ms*" TNM = TNM_Custom720;> [NuecesRTop.ucf(1437)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToDefaultClkDomain/*i
   RdyPushToggle_ms*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToDefaultClkDomain/*o
   PushToggle1*" TNM = TNM_Custom722;> [NuecesRTop.ucf(1438)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToDefaultClkDomain/*o
   PushToggle1*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToDefaultClkDomain/*i
   Reset*" TNM = TNM_Custom724;> [NuecesRTop.ucf(1439)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToDefaultClkDomain/*i
   Reset*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToDefaultClkDomain/*i
   RdyPushToggle*" TNM = TNM_Custom726;> [NuecesRTop.ucf(1440)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[2]*HandshakeStateToDefaultClkDomain/*i
   RdyPushToggle*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[3]*HandshakeStateToViClkDomain/*iLclSt
   oredData*" TNM = TNM_Custom893;> [NuecesRTop.ucf(1607)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[3]*HandshakeStateToViClkDomain/*iLclSt
   oredData*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[3]*HandshakeStateToViClkDomain/*ODataF
   lop*FDCPEx" TNM = TNM_Custom894;> [NuecesRTop.ucf(1608)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[3]*HandshakeStateToViClkDomain/*ODataF
   lop*FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[3]*HandshakeStateToViClkDomain/*iPushT
   oggle*" TNM = TNM_Custom895;> [NuecesRTop.ucf(1609)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[3]*HandshakeStateToViClkDomain/*iPushT
   oggle*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[3]*HandshakeStateToViClkDomain/*oPushT
   oggle0_ms*" TNM = TNM_Custom896;> [NuecesRTop.ucf(1610)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[3]*HandshakeStateToViClkDomain/*oPushT
   oggle0_ms*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[3]*HandshakeStateToViClkDomain/*oPushT
   oggleToReady*" TNM = TNM_Custom897;> [NuecesRTop.ucf(1611)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[3]*HandshakeStateToViClkDomain/*oPushT
   oggleToReady*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[3]*HandshakeStateToViClkDomain/*iRdyPu
   shToggle_ms*" TNM = TNM_Custom898;> [NuecesRTop.ucf(1612)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[3]*HandshakeStateToViClkDomain/*iRdyPu
   shToggle_ms*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[3]*HandshakeStateToViClkDomain/*oPushT
   oggle1*" TNM = TNM_Custom900;> [NuecesRTop.ucf(1613)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[3]*HandshakeStateToViClkDomain/*oPushT
   oggle1*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[3]*HandshakeStateToViClkDomain/*iReset
   *" TNM = TNM_Custom902;> [NuecesRTop.ucf(1614)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[3]*HandshakeStateToViClkDomain/*iReset
   *" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[3]*HandshakeStateToViClkDomain/*iRdyPu
   shToggle*" TNM = TNM_Custom904;> [NuecesRTop.ucf(1615)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[3]*HandshakeStateToViClkDomain/*iRdyPu
   shToggle*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST "*ChinchLvFpgaIrq*bIpIrq_ms*" TNM =
   TNM_Custom929;> [NuecesRTop.ucf(1637)]: INST "*ChinchLvFpgaIrq*bIpIrq_ms*"
   does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST "*ChinchLvFpgaIrq*bIpIrq*" TNM =
   TNM_Custom930;> [NuecesRTop.ucf(1638)]: INST "*ChinchLvFpgaIrq*bIpIrq*" does
   not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" TNM = TNM_Custom931;> [NuecesRTop.ucf(1639)]: INST
   "*FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" TNM = TNM_Custom932;> [NuecesRTop.ucf(1640)]:
   INST
   "*FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" TNM = TNM_Custom933;> [NuecesRTop.ucf(1641)]: INST
   "*FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" TNM = TNM_Custom934;> [NuecesRTop.ucf(1642)]: INST
   "*FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" TNM = TNM_Custom935;> [NuecesRTop.ucf(1643)]:
   INST
   "*FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" TNM = TNM_Custom937;> [NuecesRTop.ucf(1644)]: INST
   "*FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" TNM = TNM_Custom938;> [NuecesRTop.ucf(1645)]:
   INST
   "*FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" TNM = TNM_Custom939;> [NuecesRTop.ucf(1646)]: INST
   "*FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" TNM = TNM_Custom940;> [NuecesRTop.ucf(1647)]: INST
   "*FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" TNM = TNM_Custom941;> [NuecesRTop.ucf(1648)]:
   INST
   "*FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn2*ClearControl*DoubleSyncBasex*iDlySigx/FDCPEx" TNM =
   TNM_Custom943;> [NuecesRTop.ucf(1649)]: INST
   "*FPGAwFIFOn2*ClearControl*DoubleSyncBasex*iDlySigx/FDCPEx" does not match
   any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn2*ClearControl*DoubleSyncBasex*DoubleSyncAsyncInBasex/oSig_msx/FD
   CPEx" TNM = TNM_Custom944;> [NuecesRTop.ucf(1650)]: INST
   "*FPGAwFIFOn2*ClearControl*DoubleSyncBasex*DoubleSyncAsyncInBasex/oSig_msx/FD
   CPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn2*ResetControl/*iTopEnInLatch*" TNM = TNM_Custom947;>
   [NuecesRTop.ucf(1653)]: INST "*FPGAwFIFOn2*ResetControl/*iTopEnInLatch*" does
   not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn2*ResetControl/*TopEnInFromIClkSyncToOClk*DoubleSyncAsyncInBasex/
   oSig_msx/FDCPEx" TNM = TNM_Custom948;> [NuecesRTop.ucf(1654)]: INST
   "*FPGAwFIFOn2*ResetControl/*TopEnInFromIClkSyncToOClk*DoubleSyncAsyncInBasex/
   oSig_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn2*ResetControl/*oTopEnInLatch*" TNM = TNM_Custom949;>
   [NuecesRTop.ucf(1655)]: INST "*FPGAwFIFOn2*ResetControl/*oTopEnInLatch*" does
   not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn2*ResetControl/*TopEnInFromOClkSyncToIClk*DoubleSyncAsyncInBasex/
   oSig_msx/FDCPEx" TNM = TNM_Custom950;> [NuecesRTop.ucf(1656)]: INST
   "*FPGAwFIFOn2*ResetControl/*TopEnInFromOClkSyncToIClk*DoubleSyncAsyncInBasex/
   oSig_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" TNM = TNM_Custom951;> [NuecesRTop.ucf(1657)]: INST
   "*FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" TNM = TNM_Custom952;> [NuecesRTop.ucf(1658)]:
   INST
   "*FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" TNM = TNM_Custom953;> [NuecesRTop.ucf(1659)]: INST
   "*FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" TNM = TNM_Custom954;> [NuecesRTop.ucf(1660)]: INST
   "*FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" TNM = TNM_Custom955;> [NuecesRTop.ucf(1661)]:
   INST
   "*FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" TNM = TNM_Custom957;> [NuecesRTop.ucf(1662)]: INST
   "*FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" TNM = TNM_Custom958;> [NuecesRTop.ucf(1663)]:
   INST
   "*FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" TNM = TNM_Custom959;> [NuecesRTop.ucf(1664)]: INST
   "*FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" TNM = TNM_Custom960;> [NuecesRTop.ucf(1665)]: INST
   "*FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" TNM = TNM_Custom961;> [NuecesRTop.ucf(1666)]:
   INST
   "*FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn3*ClearControl*DoubleSyncBasex*iDlySigx/FDCPEx" TNM =
   TNM_Custom963;> [NuecesRTop.ucf(1667)]: INST
   "*FPGAwFIFOn3*ClearControl*DoubleSyncBasex*iDlySigx/FDCPEx" does not match
   any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn3*ClearControl*DoubleSyncBasex*DoubleSyncAsyncInBasex/oSig_msx/FD
   CPEx" TNM = TNM_Custom964;> [NuecesRTop.ucf(1668)]: INST
   "*FPGAwFIFOn3*ClearControl*DoubleSyncBasex*DoubleSyncAsyncInBasex/oSig_msx/FD
   CPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn3*ResetControl/*iTopEnInLatch*" TNM = TNM_Custom967;>
   [NuecesRTop.ucf(1671)]: INST "*FPGAwFIFOn3*ResetControl/*iTopEnInLatch*" does
   not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn3*ResetControl/*TopEnInFromIClkSyncToOClk*DoubleSyncAsyncInBasex/
   oSig_msx/FDCPEx" TNM = TNM_Custom968;> [NuecesRTop.ucf(1672)]: INST
   "*FPGAwFIFOn3*ResetControl/*TopEnInFromIClkSyncToOClk*DoubleSyncAsyncInBasex/
   oSig_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn3*ResetControl/*oTopEnInLatch*" TNM = TNM_Custom969;>
   [NuecesRTop.ucf(1673)]: INST "*FPGAwFIFOn3*ResetControl/*oTopEnInLatch*" does
   not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn3*ResetControl/*TopEnInFromOClkSyncToIClk*DoubleSyncAsyncInBasex/
   oSig_msx/FDCPEx" TNM = TNM_Custom970;> [NuecesRTop.ucf(1674)]: INST
   "*FPGAwFIFOn3*ResetControl/*TopEnInFromOClkSyncToIClk*DoubleSyncAsyncInBasex/
   oSig_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" TNM = TNM_Custom971;> [NuecesRTop.ucf(1675)]: INST
   "*FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" TNM = TNM_Custom972;> [NuecesRTop.ucf(1676)]:
   INST
   "*FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" TNM = TNM_Custom973;> [NuecesRTop.ucf(1677)]: INST
   "*FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" TNM = TNM_Custom974;> [NuecesRTop.ucf(1678)]: INST
   "*FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" TNM = TNM_Custom975;> [NuecesRTop.ucf(1679)]:
   INST
   "*FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" TNM = TNM_Custom977;> [NuecesRTop.ucf(1680)]: INST
   "*FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" TNM = TNM_Custom978;> [NuecesRTop.ucf(1681)]:
   INST
   "*FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" TNM = TNM_Custom979;> [NuecesRTop.ucf(1682)]: INST
   "*FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" TNM = TNM_Custom980;> [NuecesRTop.ucf(1683)]: INST
   "*FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" TNM = TNM_Custom981;> [NuecesRTop.ucf(1684)]:
   INST
   "*FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn4*ClearControl*DoubleSyncBasex*iDlySigx/FDCPEx" TNM =
   TNM_Custom983;> [NuecesRTop.ucf(1685)]: INST
   "*FPGAwFIFOn4*ClearControl*DoubleSyncBasex*iDlySigx/FDCPEx" does not match
   any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn4*ClearControl*DoubleSyncBasex*DoubleSyncAsyncInBasex/oSig_msx/FD
   CPEx" TNM = TNM_Custom984;> [NuecesRTop.ucf(1686)]: INST
   "*FPGAwFIFOn4*ClearControl*DoubleSyncBasex*DoubleSyncAsyncInBasex/oSig_msx/FD
   CPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn4*ResetControl/*iTopEnInLatch*" TNM = TNM_Custom987;>
   [NuecesRTop.ucf(1689)]: INST "*FPGAwFIFOn4*ResetControl/*iTopEnInLatch*" does
   not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn4*ResetControl/*TopEnInFromIClkSyncToOClk*DoubleSyncAsyncInBasex/
   oSig_msx/FDCPEx" TNM = TNM_Custom988;> [NuecesRTop.ucf(1690)]: INST
   "*FPGAwFIFOn4*ResetControl/*TopEnInFromIClkSyncToOClk*DoubleSyncAsyncInBasex/
   oSig_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn4*ResetControl/*oTopEnInLatch*" TNM = TNM_Custom989;>
   [NuecesRTop.ucf(1691)]: INST "*FPGAwFIFOn4*ResetControl/*oTopEnInLatch*" does
   not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn4*ResetControl/*TopEnInFromOClkSyncToIClk*DoubleSyncAsyncInBasex/
   oSig_msx/FDCPEx" TNM = TNM_Custom990;> [NuecesRTop.ucf(1692)]: INST
   "*FPGAwFIFOn4*ResetControl/*TopEnInFromOClkSyncToIClk*DoubleSyncAsyncInBasex/
   oSig_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" TNM = TNM_Custom991;> [NuecesRTop.ucf(1693)]: INST
   "*FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" TNM = TNM_Custom992;> [NuecesRTop.ucf(1694)]:
   INST
   "*FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" TNM = TNM_Custom993;> [NuecesRTop.ucf(1695)]: INST
   "*FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" TNM = TNM_Custom994;> [NuecesRTop.ucf(1696)]: INST
   "*FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" TNM = TNM_Custom995;> [NuecesRTop.ucf(1697)]:
   INST
   "*FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" TNM = TNM_Custom997;> [NuecesRTop.ucf(1698)]: INST
   "*FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" TNM = TNM_Custom998;> [NuecesRTop.ucf(1699)]:
   INST
   "*FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" TNM = TNM_Custom999;> [NuecesRTop.ucf(1700)]: INST
   "*FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" TNM = TNM_Custom1000;> [NuecesRTop.ucf(1701)]: INST
   "*FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" TNM = TNM_Custom1001;> [NuecesRTop.ucf(1702)]:
   INST
   "*FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn6*ClearControl*DoubleSyncBasex*iDlySigx/FDCPEx" TNM =
   TNM_Custom1003;> [NuecesRTop.ucf(1703)]: INST
   "*FPGAwFIFOn6*ClearControl*DoubleSyncBasex*iDlySigx/FDCPEx" does not match
   any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn6*ClearControl*DoubleSyncBasex*DoubleSyncAsyncInBasex/oSig_msx/FD
   CPEx" TNM = TNM_Custom1004;> [NuecesRTop.ucf(1704)]: INST
   "*FPGAwFIFOn6*ClearControl*DoubleSyncBasex*DoubleSyncAsyncInBasex/oSig_msx/FD
   CPEx" does not match any design objects.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1005;> [NuecesRTop.ucf(1705)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1008;> [NuecesRTop.ucf(1707)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1009;> [NuecesRTop.ucf(1708)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1012;> [NuecesRTop.ucf(1710)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" TNM = TNM_Custom1013;> [NuecesRTop.ucf(1711)]: INST
   "*FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" TNM = TNM_Custom1014;> [NuecesRTop.ucf(1712)]:
   INST
   "*FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" TNM = TNM_Custom1015;> [NuecesRTop.ucf(1713)]: INST
   "*FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" TNM = TNM_Custom1016;> [NuecesRTop.ucf(1714)]: INST
   "*FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" TNM = TNM_Custom1017;> [NuecesRTop.ucf(1715)]:
   INST
   "*FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" TNM = TNM_Custom1019;> [NuecesRTop.ucf(1716)]: INST
   "*FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" TNM = TNM_Custom1020;> [NuecesRTop.ucf(1717)]:
   INST
   "*FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" TNM = TNM_Custom1021;> [NuecesRTop.ucf(1718)]: INST
   "*FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" TNM = TNM_Custom1022;> [NuecesRTop.ucf(1719)]: INST
   "*FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" TNM = TNM_Custom1023;> [NuecesRTop.ucf(1720)]:
   INST
   "*FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn7*ClearControl*DoubleSyncBasex*iDlySigx/FDCPEx" TNM =
   TNM_Custom1025;> [NuecesRTop.ucf(1721)]: INST
   "*FPGAwFIFOn7*ClearControl*DoubleSyncBasex*iDlySigx/FDCPEx" does not match
   any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn7*ClearControl*DoubleSyncBasex*DoubleSyncAsyncInBasex/oSig_msx/FD
   CPEx" TNM = TNM_Custom1026;> [NuecesRTop.ucf(1722)]: INST
   "*FPGAwFIFOn7*ClearControl*DoubleSyncBasex*DoubleSyncAsyncInBasex/oSig_msx/FD
   CPEx" does not match any design objects.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1027;> [NuecesRTop.ucf(1723)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1030;> [NuecesRTop.ucf(1725)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1031;> [NuecesRTop.ucf(1726)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1034;> [NuecesRTop.ucf(1728)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" TNM = TNM_Custom1035;> [NuecesRTop.ucf(1729)]: INST
   "*FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" TNM = TNM_Custom1036;> [NuecesRTop.ucf(1730)]:
   INST
   "*FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" TNM = TNM_Custom1037;> [NuecesRTop.ucf(1731)]: INST
   "*FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" TNM = TNM_Custom1038;> [NuecesRTop.ucf(1732)]: INST
   "*FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" TNM = TNM_Custom1039;> [NuecesRTop.ucf(1733)]:
   INST
   "*FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" TNM = TNM_Custom1041;> [NuecesRTop.ucf(1734)]: INST
   "*FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" TNM = TNM_Custom1042;> [NuecesRTop.ucf(1735)]:
   INST
   "*FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" TNM = TNM_Custom1043;> [NuecesRTop.ucf(1736)]: INST
   "*FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" TNM = TNM_Custom1044;> [NuecesRTop.ucf(1737)]: INST
   "*FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" TNM = TNM_Custom1045;> [NuecesRTop.ucf(1738)]:
   INST
   "*FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn8*ClearControl*DoubleSyncBasex*iDlySigx/FDCPEx" TNM =
   TNM_Custom1047;> [NuecesRTop.ucf(1739)]: INST
   "*FPGAwFIFOn8*ClearControl*DoubleSyncBasex*iDlySigx/FDCPEx" does not match
   any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn8*ClearControl*DoubleSyncBasex*DoubleSyncAsyncInBasex/oSig_msx/FD
   CPEx" TNM = TNM_Custom1048;> [NuecesRTop.ucf(1740)]: INST
   "*FPGAwFIFOn8*ClearControl*DoubleSyncBasex*DoubleSyncAsyncInBasex/oSig_msx/FD
   CPEx" does not match any design objects.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1049;> [NuecesRTop.ucf(1741)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1052;> [NuecesRTop.ucf(1743)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1053;> [NuecesRTop.ucf(1744)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1056;> [NuecesRTop.ucf(1746)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" TNM = TNM_Custom1057;> [NuecesRTop.ucf(1747)]: INST
   "*FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" TNM = TNM_Custom1058;> [NuecesRTop.ucf(1748)]:
   INST
   "*FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" TNM = TNM_Custom1059;> [NuecesRTop.ucf(1749)]: INST
   "*FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" TNM = TNM_Custom1060;> [NuecesRTop.ucf(1750)]: INST
   "*FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" TNM = TNM_Custom1061;> [NuecesRTop.ucf(1751)]:
   INST
   "*FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" TNM = TNM_Custom1063;> [NuecesRTop.ucf(1752)]: INST
   "*FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" TNM = TNM_Custom1064;> [NuecesRTop.ucf(1753)]:
   INST
   "*FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" TNM = TNM_Custom1065;> [NuecesRTop.ucf(1754)]: INST
   "*FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" TNM = TNM_Custom1066;> [NuecesRTop.ucf(1755)]: INST
   "*FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" TNM = TNM_Custom1067;> [NuecesRTop.ucf(1756)]:
   INST
   "*FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn9*ClearControl*DoubleSyncBasex*iDlySigx/FDCPEx" TNM =
   TNM_Custom1069;> [NuecesRTop.ucf(1757)]: INST
   "*FPGAwFIFOn9*ClearControl*DoubleSyncBasex*iDlySigx/FDCPEx" does not match
   any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn9*ClearControl*DoubleSyncBasex*DoubleSyncAsyncInBasex/oSig_msx/FD
   CPEx" TNM = TNM_Custom1070;> [NuecesRTop.ucf(1758)]: INST
   "*FPGAwFIFOn9*ClearControl*DoubleSyncBasex*DoubleSyncAsyncInBasex/oSig_msx/FD
   CPEx" does not match any design objects.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1071;> [NuecesRTop.ucf(1759)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1074;> [NuecesRTop.ucf(1761)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1075;> [NuecesRTop.ucf(1762)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1078;> [NuecesRTop.ucf(1764)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*iHoldSigInx/FDCPEx" TNM = TNM_Custom1079;> [NuecesRTop.ucf(1765)]:
   INST
   "*FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*iHoldSigInx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oHoldSigIn_msx/FDCPEx" TNM = TNM_Custom1080;> [NuecesRTop.ucf(1766)]:
   INST
   "*FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oHoldSigIn_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oSigReturn*" TNM = TNM_Custom1081;> [NuecesRTop.ucf(1767)]: INST
   "*FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*iSigOut_msx/FDCPEx" TNM = TNM_Custom1082;> [NuecesRTop.ucf(1768)]:
   INST
   "*FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*iSigOut_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oLocalSigOutCEx/FDCPEx" TNM = TNM_Custom1083;> [NuecesRTop.ucf(1769)]:
   INST
   "*FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oLocalSigOutCEx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*iHoldSigInx/FDCPEx" TNM = TNM_Custom1085;> [NuecesRTop.ucf(1770)]:
   INST
   "*FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*iHoldSigInx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oHoldSigIn_msx/FDCPEx" TNM = TNM_Custom1086;> [NuecesRTop.ucf(1771)]:
   INST
   "*FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oHoldSigIn_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oSigReturn*" TNM = TNM_Custom1087;> [NuecesRTop.ucf(1772)]: INST
   "*FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*iSigOut_msx/FDCPEx" TNM = TNM_Custom1088;> [NuecesRTop.ucf(1773)]:
   INST
   "*FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*iSigOut_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oLocalSigOutCEx/FDCPEx" TNM = TNM_Custom1089;> [NuecesRTop.ucf(1774)]:
   INST
   "*FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oLocalSigOutCEx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn10*ClearControl*DoubleSyncBasex*iDlySigx/FDCPEx" TNM =
   TNM_Custom1091;> [NuecesRTop.ucf(1775)]: INST
   "*FPGAwFIFOn10*ClearControl*DoubleSyncBasex*iDlySigx/FDCPEx" does not match
   any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn10*ClearControl*DoubleSyncBasex*DoubleSyncAsyncInBasex/oSig_msx/F
   DCPEx" TNM = TNM_Custom1092;> [NuecesRTop.ucf(1776)]: INST
   "*FPGAwFIFOn10*ClearControl*DoubleSyncBasex*DoubleSyncAsyncInBasex/oSig_msx/F
   DCPEx" does not match any design objects.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1093;> [NuecesRTop.ucf(1777)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1096;> [NuecesRTop.ucf(1779)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1097;> [NuecesRTop.ucf(1780)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1100;> [NuecesRTop.ucf(1782)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*iHoldSigInx/FDCPEx" TNM = TNM_Custom1101;> [NuecesRTop.ucf(1783)]:
   INST
   "*FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*iHoldSigInx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oHoldSigIn_msx/FDCPEx" TNM = TNM_Custom1102;> [NuecesRTop.ucf(1784)]:
   INST
   "*FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oHoldSigIn_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oSigReturn*" TNM = TNM_Custom1103;> [NuecesRTop.ucf(1785)]: INST
   "*FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*iSigOut_msx/FDCPEx" TNM = TNM_Custom1104;> [NuecesRTop.ucf(1786)]:
   INST
   "*FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*iSigOut_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oLocalSigOutCEx/FDCPEx" TNM = TNM_Custom1105;> [NuecesRTop.ucf(1787)]:
   INST
   "*FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oLocalSigOutCEx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*iHoldSigInx/FDCPEx" TNM = TNM_Custom1107;> [NuecesRTop.ucf(1788)]:
   INST
   "*FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*iHoldSigInx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oHoldSigIn_msx/FDCPEx" TNM = TNM_Custom1108;> [NuecesRTop.ucf(1789)]:
   INST
   "*FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oHoldSigIn_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oSigReturn*" TNM = TNM_Custom1109;> [NuecesRTop.ucf(1790)]: INST
   "*FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*iSigOut_msx/FDCPEx" TNM = TNM_Custom1110;> [NuecesRTop.ucf(1791)]:
   INST
   "*FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*iSigOut_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oLocalSigOutCEx/FDCPEx" TNM = TNM_Custom1111;> [NuecesRTop.ucf(1792)]:
   INST
   "*FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oLocalSigOutCEx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn11*ClearControl*DoubleSyncBasex*iDlySigx/FDCPEx" TNM =
   TNM_Custom1113;> [NuecesRTop.ucf(1793)]: INST
   "*FPGAwFIFOn11*ClearControl*DoubleSyncBasex*iDlySigx/FDCPEx" does not match
   any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn11*ClearControl*DoubleSyncBasex*DoubleSyncAsyncInBasex/oSig_msx/F
   DCPEx" TNM = TNM_Custom1114;> [NuecesRTop.ucf(1794)]: INST
   "*FPGAwFIFOn11*ClearControl*DoubleSyncBasex*DoubleSyncAsyncInBasex/oSig_msx/F
   DCPEx" does not match any design objects.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1115;> [NuecesRTop.ucf(1795)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1118;> [NuecesRTop.ucf(1797)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1119;> [NuecesRTop.ucf(1798)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1122;> [NuecesRTop.ucf(1800)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*iHoldSigInx/FDCPEx" TNM = TNM_Custom1123;> [NuecesRTop.ucf(1801)]:
   INST
   "*FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*iHoldSigInx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oHoldSigIn_msx/FDCPEx" TNM = TNM_Custom1124;> [NuecesRTop.ucf(1802)]:
   INST
   "*FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oHoldSigIn_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oSigReturn*" TNM = TNM_Custom1125;> [NuecesRTop.ucf(1803)]: INST
   "*FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*iSigOut_msx/FDCPEx" TNM = TNM_Custom1126;> [NuecesRTop.ucf(1804)]:
   INST
   "*FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*iSigOut_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oLocalSigOutCEx/FDCPEx" TNM = TNM_Custom1127;> [NuecesRTop.ucf(1805)]:
   INST
   "*FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oLocalSigOutCEx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*iHoldSigInx/FDCPEx" TNM = TNM_Custom1129;> [NuecesRTop.ucf(1806)]:
   INST
   "*FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*iHoldSigInx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oHoldSigIn_msx/FDCPEx" TNM = TNM_Custom1130;> [NuecesRTop.ucf(1807)]:
   INST
   "*FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oHoldSigIn_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oSigReturn*" TNM = TNM_Custom1131;> [NuecesRTop.ucf(1808)]: INST
   "*FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*iSigOut_msx/FDCPEx" TNM = TNM_Custom1132;> [NuecesRTop.ucf(1809)]:
   INST
   "*FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*iSigOut_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oLocalSigOutCEx/FDCPEx" TNM = TNM_Custom1133;> [NuecesRTop.ucf(1810)]:
   INST
   "*FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oLocalSigOutCEx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn12*ClearControl*DoubleSyncBasex*iDlySigx/FDCPEx" TNM =
   TNM_Custom1135;> [NuecesRTop.ucf(1811)]: INST
   "*FPGAwFIFOn12*ClearControl*DoubleSyncBasex*iDlySigx/FDCPEx" does not match
   any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn12*ClearControl*DoubleSyncBasex*DoubleSyncAsyncInBasex/oSig_msx/F
   DCPEx" TNM = TNM_Custom1136;> [NuecesRTop.ucf(1812)]: INST
   "*FPGAwFIFOn12*ClearControl*DoubleSyncBasex*DoubleSyncAsyncInBasex/oSig_msx/F
   DCPEx" does not match any design objects.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1137;> [NuecesRTop.ucf(1813)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1140;> [NuecesRTop.ucf(1815)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1141;> [NuecesRTop.ucf(1816)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1144;> [NuecesRTop.ucf(1818)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*iHoldSigInx/FDCPEx" TNM = TNM_Custom1145;> [NuecesRTop.ucf(1819)]:
   INST
   "*FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*iHoldSigInx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oHoldSigIn_msx/FDCPEx" TNM = TNM_Custom1146;> [NuecesRTop.ucf(1820)]:
   INST
   "*FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oHoldSigIn_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oSigReturn*" TNM = TNM_Custom1147;> [NuecesRTop.ucf(1821)]: INST
   "*FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*iSigOut_msx/FDCPEx" TNM = TNM_Custom1148;> [NuecesRTop.ucf(1822)]:
   INST
   "*FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*iSigOut_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oLocalSigOutCEx/FDCPEx" TNM = TNM_Custom1149;> [NuecesRTop.ucf(1823)]:
   INST
   "*FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oLocalSigOutCEx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*iHoldSigInx/FDCPEx" TNM = TNM_Custom1151;> [NuecesRTop.ucf(1824)]:
   INST
   "*FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*iHoldSigInx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oHoldSigIn_msx/FDCPEx" TNM = TNM_Custom1152;> [NuecesRTop.ucf(1825)]:
   INST
   "*FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oHoldSigIn_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oSigReturn*" TNM = TNM_Custom1153;> [NuecesRTop.ucf(1826)]: INST
   "*FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*iSigOut_msx/FDCPEx" TNM = TNM_Custom1154;> [NuecesRTop.ucf(1827)]:
   INST
   "*FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*iSigOut_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oLocalSigOutCEx/FDCPEx" TNM = TNM_Custom1155;> [NuecesRTop.ucf(1828)]:
   INST
   "*FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oLocalSigOutCEx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn13*ClearControl*DoubleSyncBasex*iDlySigx/FDCPEx" TNM =
   TNM_Custom1157;> [NuecesRTop.ucf(1829)]: INST
   "*FPGAwFIFOn13*ClearControl*DoubleSyncBasex*iDlySigx/FDCPEx" does not match
   any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn13*ClearControl*DoubleSyncBasex*DoubleSyncAsyncInBasex/oSig_msx/F
   DCPEx" TNM = TNM_Custom1158;> [NuecesRTop.ucf(1830)]: INST
   "*FPGAwFIFOn13*ClearControl*DoubleSyncBasex*DoubleSyncAsyncInBasex/oSig_msx/F
   DCPEx" does not match any design objects.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1159;> [NuecesRTop.ucf(1831)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1162;> [NuecesRTop.ucf(1833)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1163;> [NuecesRTop.ucf(1834)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1166;> [NuecesRTop.ucf(1836)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FeedBkForB0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi0/*iLclStoredData*"
   TNM = TNM_Custom1167;> [NuecesRTop.ucf(1837)]: INST
   "*FeedBkForB0_dash_Tap_8_dash_bit_Camera_with_DRAM_FPGA_vi0/*iLclStoredData*"
   does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST "*ViControlx*rDerivedClkLostLock*"
   TNM = TNM_Custom1205;> [NuecesRTop.ucf(1870)]: INST
   "*ViControlx*rDerivedClkLostLock*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST "*ViControlx*rGatedClkStartupErr*"
   TNM = TNM_Custom1207;> [NuecesRTop.ucf(1872)]: INST
   "*ViControlx*rGatedClkStartupErr*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ViControlx*rEnableDeassertionErr*" TNM = TNM_Custom1209;>
   [NuecesRTop.ucf(1874)]: INST "*ViControlx*rEnableDeassertionErr*" does not
   match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ViControlx*rDiagramResetAssertionErr*" TNM = TNM_Custom1211;>
   [NuecesRTop.ucf(1876)]: INST "*ViControlx*rDiagramResetAssertionErr*" does
   not match any design objects.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo7"= FROM
   "TNM_Custom15" TO "TNM_Custom16" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1907)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom15'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo52"= FROM
   "TNM_Custom165" TO "TNM_Custom166" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1952)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom165'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo149"= FROM
   "TNM_Custom371" TO "TNM_Custom372" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2049)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom371'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo312"= FROM
   "TNM_Custom703" TO "TNM_Custom704" 48.4950005000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2212)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom703'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo312"= FROM
   "TNM_Custom703" TO "TNM_Custom704" 48.4950005000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2212)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom704'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo313"= FROM
   "TNM_Custom705" TO "TNM_Custom706" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2213)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom705'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo313"= FROM
   "TNM_Custom705" TO "TNM_Custom706" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2213)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom706'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo314"= FROM
   "TNM_Custom707" TO "TNM_Custom708" 23.2476002400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2214)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom707'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo314"= FROM
   "TNM_Custom707" TO "TNM_Custom708" 23.2476002400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2214)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom708'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo315"= FROM
   "TNM_Custom706" TO "TNM_Custom710" 12.3737501250 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2215)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom706'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo315"= FROM
   "TNM_Custom706" TO "TNM_Custom710" 12.3737501250 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2215)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom710'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo316"= FROM
   "TNM_Custom9" TO "TNM_Custom712" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2216)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom712'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo317"= FROM
   "TNM_Custom708" TO "TNM_Custom714" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2217)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom708'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo317"= FROM
   "TNM_Custom708" TO "TNM_Custom714" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2217)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom714'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo318"= FROM
   "TNM_Custom715" TO "TNM_Custom716" 48.4950005000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2218)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom715'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo318"= FROM
   "TNM_Custom715" TO "TNM_Custom716" 48.4950005000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2218)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom716'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo319"= FROM
   "TNM_Custom717" TO "TNM_Custom718" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2219)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom717'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo319"= FROM
   "TNM_Custom717" TO "TNM_Custom718" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2219)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom718'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo320"= FROM
   "TNM_Custom719" TO "TNM_Custom720" 23.2476002400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2220)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom719'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo320"= FROM
   "TNM_Custom719" TO "TNM_Custom720" 23.2476002400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2220)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom720'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo321"= FROM
   "TNM_Custom718" TO "TNM_Custom722" 12.3737501250 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2221)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom718'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo321"= FROM
   "TNM_Custom718" TO "TNM_Custom722" 12.3737501250 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2221)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom722'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo322"= FROM
   "TNM_Custom9" TO "TNM_Custom724" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2222)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom724'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo323"= FROM
   "TNM_Custom720" TO "TNM_Custom726" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2223)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom720'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo323"= FROM
   "TNM_Custom720" TO "TNM_Custom726" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2223)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom726'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo407"= FROM
   "TNM_Custom893" TO "TNM_Custom894" 18.4980002000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2307)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom893'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo407"= FROM
   "TNM_Custom893" TO "TNM_Custom894" 18.4980002000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2307)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom894'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo408"= FROM
   "TNM_Custom895" TO "TNM_Custom896" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2308)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom895'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo408"= FROM
   "TNM_Custom895" TO "TNM_Custom896" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2308)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom896'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo409"= FROM
   "TNM_Custom897" TO "TNM_Custom898" 23.2476002400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2309)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom897'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo409"= FROM
   "TNM_Custom897" TO "TNM_Custom898" 23.2476002400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2309)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom898'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo410"= FROM
   "TNM_Custom896" TO "TNM_Custom900" 4.8745000500 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2310)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom896'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo410"= FROM
   "TNM_Custom896" TO "TNM_Custom900" 4.8745000500 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2310)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom900'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo411"= FROM
   "TNM_Custom9" TO "TNM_Custom902" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2311)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom902'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo412"= FROM
   "TNM_Custom898" TO "TNM_Custom904" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2312)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom898'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo412"= FROM
   "TNM_Custom898" TO "TNM_Custom904" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2312)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom904'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo425"= FROM
   "TNM_Custom929" TO "TNM_Custom930" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2325)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom929'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo425"= FROM
   "TNM_Custom929" TO "TNM_Custom930" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2325)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom930'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo426"= FROM
   "TNM_Custom931" TO "TNM_Custom932" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2326)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom931'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo426"= FROM
   "TNM_Custom931" TO "TNM_Custom932" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2326)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom932'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo427"= FROM
   "TNM_Custom933" TO "TNM_Custom934" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2327)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom933'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo427"= FROM
   "TNM_Custom933" TO "TNM_Custom934" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2327)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom934'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo428"= FROM
   "TNM_Custom935" TO "TNM_Custom934" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2328)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom935'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo428"= FROM
   "TNM_Custom935" TO "TNM_Custom934" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2328)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom934'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo429"= FROM
   "TNM_Custom937" TO "TNM_Custom938" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2329)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom937'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo429"= FROM
   "TNM_Custom937" TO "TNM_Custom938" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2329)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom938'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo430"= FROM
   "TNM_Custom939" TO "TNM_Custom940" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2330)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom939'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo430"= FROM
   "TNM_Custom939" TO "TNM_Custom940" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2330)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom940'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo431"= FROM
   "TNM_Custom941" TO "TNM_Custom940" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2331)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom941'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo431"= FROM
   "TNM_Custom941" TO "TNM_Custom940" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2331)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom940'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo432"= FROM
   "TNM_Custom943" TO "TNM_Custom944" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2332)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom943'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo432"= FROM
   "TNM_Custom943" TO "TNM_Custom944" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2332)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom944'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo434"= FROM
   "TNM_Custom947" TO "TNM_Custom948" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2334)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom947'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo434"= FROM
   "TNM_Custom947" TO "TNM_Custom948" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2334)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom948'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo435"= FROM
   "TNM_Custom949" TO "TNM_Custom950" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2335)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom949'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo435"= FROM
   "TNM_Custom949" TO "TNM_Custom950" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2335)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom950'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo436"= FROM
   "TNM_Custom951" TO "TNM_Custom952" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2336)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom951'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo436"= FROM
   "TNM_Custom951" TO "TNM_Custom952" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2336)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom952'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo437"= FROM
   "TNM_Custom953" TO "TNM_Custom954" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2337)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom953'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo437"= FROM
   "TNM_Custom953" TO "TNM_Custom954" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2337)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom954'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo438"= FROM
   "TNM_Custom955" TO "TNM_Custom954" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2338)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom955'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo438"= FROM
   "TNM_Custom955" TO "TNM_Custom954" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2338)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom954'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo439"= FROM
   "TNM_Custom957" TO "TNM_Custom958" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2339)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom957'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo439"= FROM
   "TNM_Custom957" TO "TNM_Custom958" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2339)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom958'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo440"= FROM
   "TNM_Custom959" TO "TNM_Custom960" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2340)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom959'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo440"= FROM
   "TNM_Custom959" TO "TNM_Custom960" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2340)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom960'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo441"= FROM
   "TNM_Custom961" TO "TNM_Custom960" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2341)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom961'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo441"= FROM
   "TNM_Custom961" TO "TNM_Custom960" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2341)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom960'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo442"= FROM
   "TNM_Custom963" TO "TNM_Custom964" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2342)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom963'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo442"= FROM
   "TNM_Custom963" TO "TNM_Custom964" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2342)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom964'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo444"= FROM
   "TNM_Custom967" TO "TNM_Custom968" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2344)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom967'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo444"= FROM
   "TNM_Custom967" TO "TNM_Custom968" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2344)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom968'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo445"= FROM
   "TNM_Custom969" TO "TNM_Custom970" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2345)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom969'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo445"= FROM
   "TNM_Custom969" TO "TNM_Custom970" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2345)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom970'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo446"= FROM
   "TNM_Custom971" TO "TNM_Custom972" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2346)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom971'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo446"= FROM
   "TNM_Custom971" TO "TNM_Custom972" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2346)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom972'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo447"= FROM
   "TNM_Custom973" TO "TNM_Custom974" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2347)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom973'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo447"= FROM
   "TNM_Custom973" TO "TNM_Custom974" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2347)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom974'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo448"= FROM
   "TNM_Custom975" TO "TNM_Custom974" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2348)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom975'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo448"= FROM
   "TNM_Custom975" TO "TNM_Custom974" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2348)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom974'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo449"= FROM
   "TNM_Custom977" TO "TNM_Custom978" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2349)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom977'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo449"= FROM
   "TNM_Custom977" TO "TNM_Custom978" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2349)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom978'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo450"= FROM
   "TNM_Custom979" TO "TNM_Custom980" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2350)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom979'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo450"= FROM
   "TNM_Custom979" TO "TNM_Custom980" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2350)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom980'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo451"= FROM
   "TNM_Custom981" TO "TNM_Custom980" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2351)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom981'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo451"= FROM
   "TNM_Custom981" TO "TNM_Custom980" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2351)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom980'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo452"= FROM
   "TNM_Custom983" TO "TNM_Custom984" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2352)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom983'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo452"= FROM
   "TNM_Custom983" TO "TNM_Custom984" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2352)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom984'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo454"= FROM
   "TNM_Custom987" TO "TNM_Custom988" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2354)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom987'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo454"= FROM
   "TNM_Custom987" TO "TNM_Custom988" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2354)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom988'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo455"= FROM
   "TNM_Custom989" TO "TNM_Custom990" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2355)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom989'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo455"= FROM
   "TNM_Custom989" TO "TNM_Custom990" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2355)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom990'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo456"= FROM
   "TNM_Custom991" TO "TNM_Custom992" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2356)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom991'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo456"= FROM
   "TNM_Custom991" TO "TNM_Custom992" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2356)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom992'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo457"= FROM
   "TNM_Custom993" TO "TNM_Custom994" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2357)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom993'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo457"= FROM
   "TNM_Custom993" TO "TNM_Custom994" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2357)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom994'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo458"= FROM
   "TNM_Custom995" TO "TNM_Custom994" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2358)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom995'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo458"= FROM
   "TNM_Custom995" TO "TNM_Custom994" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2358)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom994'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo459"= FROM
   "TNM_Custom997" TO "TNM_Custom998" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2359)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom997'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo459"= FROM
   "TNM_Custom997" TO "TNM_Custom998" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2359)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom998'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo460"= FROM
   "TNM_Custom999" TO "TNM_Custom1000" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2360)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom999'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo460"= FROM
   "TNM_Custom999" TO "TNM_Custom1000" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2360)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1000'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo461"= FROM
   "TNM_Custom1001" TO "TNM_Custom1000" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2361)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1001'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo461"= FROM
   "TNM_Custom1001" TO "TNM_Custom1000" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2361)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1000'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo462"= FROM
   "TNM_Custom1003" TO "TNM_Custom1004" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2362)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1003'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo462"= FROM
   "TNM_Custom1003" TO "TNM_Custom1004" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2362)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1004'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo467"= FROM
   "TNM_Custom1013" TO "TNM_Custom1014" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2367)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1013'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo467"= FROM
   "TNM_Custom1013" TO "TNM_Custom1014" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2367)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1014'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo468"= FROM
   "TNM_Custom1015" TO "TNM_Custom1016" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2368)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1015'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo468"= FROM
   "TNM_Custom1015" TO "TNM_Custom1016" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2368)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1016'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo469"= FROM
   "TNM_Custom1017" TO "TNM_Custom1016" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2369)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1017'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo469"= FROM
   "TNM_Custom1017" TO "TNM_Custom1016" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2369)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1016'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo470"= FROM
   "TNM_Custom1019" TO "TNM_Custom1020" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2370)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1019'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo470"= FROM
   "TNM_Custom1019" TO "TNM_Custom1020" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2370)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1020'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo471"= FROM
   "TNM_Custom1021" TO "TNM_Custom1022" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2371)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1021'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo471"= FROM
   "TNM_Custom1021" TO "TNM_Custom1022" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2371)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1022'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo472"= FROM
   "TNM_Custom1023" TO "TNM_Custom1022" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2372)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1023'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo472"= FROM
   "TNM_Custom1023" TO "TNM_Custom1022" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2372)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1022'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo473"= FROM
   "TNM_Custom1025" TO "TNM_Custom1026" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2373)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1025'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo473"= FROM
   "TNM_Custom1025" TO "TNM_Custom1026" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2373)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1026'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo478"= FROM
   "TNM_Custom1035" TO "TNM_Custom1036" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2378)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1035'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo478"= FROM
   "TNM_Custom1035" TO "TNM_Custom1036" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2378)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1036'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo479"= FROM
   "TNM_Custom1037" TO "TNM_Custom1038" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2379)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1037'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo479"= FROM
   "TNM_Custom1037" TO "TNM_Custom1038" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2379)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1038'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo480"= FROM
   "TNM_Custom1039" TO "TNM_Custom1038" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2380)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1039'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo480"= FROM
   "TNM_Custom1039" TO "TNM_Custom1038" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2380)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1038'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo481"= FROM
   "TNM_Custom1041" TO "TNM_Custom1042" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2381)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1041'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo481"= FROM
   "TNM_Custom1041" TO "TNM_Custom1042" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2381)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1042'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo482"= FROM
   "TNM_Custom1043" TO "TNM_Custom1044" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2382)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1043'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo482"= FROM
   "TNM_Custom1043" TO "TNM_Custom1044" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2382)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1044'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo483"= FROM
   "TNM_Custom1045" TO "TNM_Custom1044" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2383)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1045'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo483"= FROM
   "TNM_Custom1045" TO "TNM_Custom1044" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2383)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1044'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo484"= FROM
   "TNM_Custom1047" TO "TNM_Custom1048" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2384)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1047'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo484"= FROM
   "TNM_Custom1047" TO "TNM_Custom1048" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2384)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1048'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo489"= FROM
   "TNM_Custom1057" TO "TNM_Custom1058" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2389)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1057'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo489"= FROM
   "TNM_Custom1057" TO "TNM_Custom1058" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2389)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1058'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo490"= FROM
   "TNM_Custom1059" TO "TNM_Custom1060" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2390)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1059'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo490"= FROM
   "TNM_Custom1059" TO "TNM_Custom1060" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2390)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1060'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo491"= FROM
   "TNM_Custom1061" TO "TNM_Custom1060" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2391)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1061'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo491"= FROM
   "TNM_Custom1061" TO "TNM_Custom1060" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2391)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1060'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo492"= FROM
   "TNM_Custom1063" TO "TNM_Custom1064" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2392)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1063'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo492"= FROM
   "TNM_Custom1063" TO "TNM_Custom1064" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2392)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1064'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo493"= FROM
   "TNM_Custom1065" TO "TNM_Custom1066" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2393)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1065'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo493"= FROM
   "TNM_Custom1065" TO "TNM_Custom1066" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2393)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1066'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo494"= FROM
   "TNM_Custom1067" TO "TNM_Custom1066" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2394)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1067'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo494"= FROM
   "TNM_Custom1067" TO "TNM_Custom1066" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2394)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1066'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo495"= FROM
   "TNM_Custom1069" TO "TNM_Custom1070" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2395)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1069'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo495"= FROM
   "TNM_Custom1069" TO "TNM_Custom1070" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2395)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1070'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo500"= FROM
   "TNM_Custom1079" TO "TNM_Custom1080" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2400)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1079'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo500"= FROM
   "TNM_Custom1079" TO "TNM_Custom1080" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2400)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1080'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo501"= FROM
   "TNM_Custom1081" TO "TNM_Custom1082" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2401)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1081'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo501"= FROM
   "TNM_Custom1081" TO "TNM_Custom1082" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2401)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1082'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo502"= FROM
   "TNM_Custom1083" TO "TNM_Custom1082" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2402)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1083'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo502"= FROM
   "TNM_Custom1083" TO "TNM_Custom1082" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2402)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1082'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo503"= FROM
   "TNM_Custom1085" TO "TNM_Custom1086" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2403)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1085'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo503"= FROM
   "TNM_Custom1085" TO "TNM_Custom1086" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2403)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1086'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo504"= FROM
   "TNM_Custom1087" TO "TNM_Custom1088" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2404)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1087'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo504"= FROM
   "TNM_Custom1087" TO "TNM_Custom1088" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2404)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1088'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo505"= FROM
   "TNM_Custom1089" TO "TNM_Custom1088" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2405)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1089'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo505"= FROM
   "TNM_Custom1089" TO "TNM_Custom1088" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2405)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1088'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo506"= FROM
   "TNM_Custom1091" TO "TNM_Custom1092" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2406)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1091'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo506"= FROM
   "TNM_Custom1091" TO "TNM_Custom1092" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2406)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1092'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo511"= FROM
   "TNM_Custom1101" TO "TNM_Custom1102" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2411)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1101'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo511"= FROM
   "TNM_Custom1101" TO "TNM_Custom1102" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2411)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1102'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo512"= FROM
   "TNM_Custom1103" TO "TNM_Custom1104" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2412)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1103'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo512"= FROM
   "TNM_Custom1103" TO "TNM_Custom1104" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2412)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1104'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo513"= FROM
   "TNM_Custom1105" TO "TNM_Custom1104" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2413)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1105'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo513"= FROM
   "TNM_Custom1105" TO "TNM_Custom1104" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2413)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1104'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo514"= FROM
   "TNM_Custom1107" TO "TNM_Custom1108" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2414)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1107'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo514"= FROM
   "TNM_Custom1107" TO "TNM_Custom1108" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2414)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1108'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo515"= FROM
   "TNM_Custom1109" TO "TNM_Custom1110" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2415)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1109'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo515"= FROM
   "TNM_Custom1109" TO "TNM_Custom1110" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2415)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1110'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo516"= FROM
   "TNM_Custom1111" TO "TNM_Custom1110" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2416)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1111'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo516"= FROM
   "TNM_Custom1111" TO "TNM_Custom1110" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2416)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1110'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo517"= FROM
   "TNM_Custom1113" TO "TNM_Custom1114" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2417)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1113'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo517"= FROM
   "TNM_Custom1113" TO "TNM_Custom1114" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2417)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1114'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo522"= FROM
   "TNM_Custom1123" TO "TNM_Custom1124" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2422)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1123'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo522"= FROM
   "TNM_Custom1123" TO "TNM_Custom1124" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2422)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1124'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo523"= FROM
   "TNM_Custom1125" TO "TNM_Custom1126" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2423)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1125'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo523"= FROM
   "TNM_Custom1125" TO "TNM_Custom1126" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2423)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1126'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo524"= FROM
   "TNM_Custom1127" TO "TNM_Custom1126" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2424)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1127'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo524"= FROM
   "TNM_Custom1127" TO "TNM_Custom1126" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2424)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1126'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo525"= FROM
   "TNM_Custom1129" TO "TNM_Custom1130" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2425)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1129'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo525"= FROM
   "TNM_Custom1129" TO "TNM_Custom1130" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2425)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1130'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo526"= FROM
   "TNM_Custom1131" TO "TNM_Custom1132" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2426)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1131'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo526"= FROM
   "TNM_Custom1131" TO "TNM_Custom1132" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2426)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1132'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo527"= FROM
   "TNM_Custom1133" TO "TNM_Custom1132" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2427)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1133'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo527"= FROM
   "TNM_Custom1133" TO "TNM_Custom1132" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2427)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1132'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo528"= FROM
   "TNM_Custom1135" TO "TNM_Custom1136" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2428)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1135'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo528"= FROM
   "TNM_Custom1135" TO "TNM_Custom1136" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2428)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1136'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo533"= FROM
   "TNM_Custom1145" TO "TNM_Custom1146" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2433)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1145'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo533"= FROM
   "TNM_Custom1145" TO "TNM_Custom1146" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2433)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1146'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo534"= FROM
   "TNM_Custom1147" TO "TNM_Custom1148" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2434)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1147'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo534"= FROM
   "TNM_Custom1147" TO "TNM_Custom1148" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2434)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1148'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo535"= FROM
   "TNM_Custom1149" TO "TNM_Custom1148" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2435)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1149'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo535"= FROM
   "TNM_Custom1149" TO "TNM_Custom1148" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2435)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1148'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo536"= FROM
   "TNM_Custom1151" TO "TNM_Custom1152" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2436)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1151'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo536"= FROM
   "TNM_Custom1151" TO "TNM_Custom1152" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2436)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1152'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo537"= FROM
   "TNM_Custom1153" TO "TNM_Custom1154" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2437)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1153'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo537"= FROM
   "TNM_Custom1153" TO "TNM_Custom1154" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2437)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1154'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo538"= FROM
   "TNM_Custom1155" TO "TNM_Custom1154" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2438)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1155'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo538"= FROM
   "TNM_Custom1155" TO "TNM_Custom1154" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2438)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1154'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo539"= FROM
   "TNM_Custom1157" TO "TNM_Custom1158" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2439)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1157'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo539"= FROM
   "TNM_Custom1157" TO "TNM_Custom1158" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2439)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1158'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo544"= FROM
   "TNM_Custom1167" TO "TNM_Custom1168" 18.4980002000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2444)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1167'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo563"= FROM
   "TNM_Custom1205" TO "TNM_Custom1206" 46.4952004800 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2463)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1205'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo564"= FROM
   "TNM_Custom1207" TO "TNM_Custom1208" 46.4952004800 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2464)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1207'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo565"= FROM
   "TNM_Custom1209" TO "TNM_Custom1210" 46.4952004800 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2465)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1209'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo566"= FROM
   "TNM_Custom1211" TO "TNM_Custom1212" 46.4952004800 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2466)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1211'.

WARNING:ConstraintSystem - TNM : BusClk125Domain was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_RxLowSpeedClk_to_BusClk         = FROM "RxLowSpeedClkDomain"    
       TO "BusClk125Domain"             14 ns DATAPATHONLY;>
   [NuecesRTop.ucf(493)]
   <TIMESPEC TS_BusClk_to_RxLowSpeedClk         = FROM "BusClk125Domain"        
       TO "RxLowSpeedClkDomain"         14 ns DATAPATHONLY;>
   [NuecesRTop.ucf(494)]
   <TIMESPEC TS_XClk_to_BusClk                  = FROM "XClkDomain"             
       TO "BusClk125Domain"             14 ns DATAPATHONLY;>
   [NuecesRTop.ucf(495)]
   <TIMESPEC TS_BusClk_to_XClk                  = FROM "BusClk125Domain"        
       TO "XClkDomain"                  14 ns DATAPATHONLY;>
   [NuecesRTop.ucf(496)]
   <TIMESPEC TS_RioClk40_to_BusClk              = FROM "RioClk40Domain"         
       TO "BusClk125Domain"             14 ns DATAPATHONLY;>
   [NuecesRTop.ucf(497)]
   <TIMESPEC TS_BusClk_to_RioClk40              = FROM "BusClk125Domain"        
       TO "RioClk40Domain"              14 ns DATAPATHONLY;>
   [NuecesRTop.ucf(498)]
   <TIMESPEC TS_ImageDataClock_to_BusCLk        = FROM "ImageDataClockDomain"   
       TO "BusClk125Domain"             14 ns DATAPATHONLY;>
   [NuecesRTop.ucf(499)]
   <TIMESPEC TS_BusClk_to_ImageDataClock        = FROM "BusClk125Domain"        
       TO "ImageDataClockDomain"        14 ns DATAPATHONLY;>
   [NuecesRTop.ucf(500)]
   <TIMESPEC TS_RioClk40Derived_to_BusCLk       = FROM "RioClk40DerivedDomain"  
       TO "BusClk125Domain"             8 ns  DATAPATHONLY;>
   [NuecesRTop.ucf(501)]
   <TIMESPEC TS_BusClk_to_RioClk40Derived       = FROM "BusClk125Domain"        
       TO "RioClk40DerivedDomain"       8 ns  DATAPATHONLY;>
   [NuecesRTop.ucf(502)]
   <TIMESPEC TS_ImageDataClockDerived_to_BusCLk = FROM
   "ImageDataClockDerivedDomain" TO "BusClk125Domain"             8 ns 
   DATAPATHONLY;> [NuecesRTop.ucf(503)]
   <TIMESPEC TS_BusClk_to_ImageDataClockDerived = FROM "BusClk125Domain"        
       TO "ImageDataClockDerivedDomain" 8 ns  DATAPATHONLY;>
   [NuecesRTop.ucf(504)]




WARNING:ConstraintSystem:192 - The TNM 'ImageDataClockDerivedDomain', does not
   directly or indirectly drive any flip-flops, latches and/or RAMS and cannot
   be actively used by the referencing MaxDelay constraint
   'TS_ImageDataClockDerived_to_BusCLk'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC TS_ImageDataClockDerived_to_BusCLk = FROM
   "ImageDataClockDerivedDomain" TO "BusClk125Domain"             8 ns 
   DATAPATHONLY;> [NuecesRTop.ucf(503)]
   <TIMESPEC TS_BusClk_to_ImageDataClockDerived = FROM "BusClk125Domain"        
       TO "ImageDataClockDerivedDomain" 8 ns  DATAPATHONLY;>
   [NuecesRTop.ucf(504)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_ImageDataClockDerived_to_BusCLk = FROM
   "ImageDataClockDerivedDomain" TO "BusClk125Domain"             8 ns 
   DATAPATHONLY;> [NuecesRTop.ucf(503)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_BusClk_to_ImageDataClockDerived = FROM "BusClk125Domain"        
       TO "ImageDataClockDerivedDomain" 8 ns  DATAPATHONLY;>
   [NuecesRTop.ucf(504)]

WARNING:ConstraintSystem:192 - The TNM 'RioClk40DerivedDomain', does not
   directly or indirectly drive any flip-flops, latches and/or RAMS and cannot
   be actively used by the referencing MaxDelay constraint
   'TS_RioClk40Derived_to_BusCLk'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC TS_RioClk40Derived_to_BusCLk       = FROM "RioClk40DerivedDomain"  
       TO "BusClk125Domain"             8 ns  DATAPATHONLY;>
   [NuecesRTop.ucf(501)]
   <TIMESPEC TS_BusClk_to_RioClk40Derived       = FROM "BusClk125Domain"        
       TO "RioClk40DerivedDomain"       8 ns  DATAPATHONLY;>
   [NuecesRTop.ucf(502)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_RioClk40Derived_to_BusCLk       = FROM "RioClk40DerivedDomain"  
       TO "BusClk125Domain"             8 ns  DATAPATHONLY;>
   [NuecesRTop.ucf(501)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_BusClk_to_RioClk40Derived       = FROM "BusClk125Domain"        
       TO "RioClk40DerivedDomain"       8 ns  DATAPATHONLY;>
   [NuecesRTop.ucf(502)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom15', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo7'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo7"= FROM "TNM_Custom15" TO "TNM_Custom16"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(1907)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo7"= FROM "TNM_Custom15" TO "TNM_Custom16"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(1907)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom165', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo52'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo52"= FROM "TNM_Custom165" TO "TNM_Custom166"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(1952)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo52"= FROM "TNM_Custom165" TO "TNM_Custom166"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(1952)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom371', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo149'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo149"= FROM "TNM_Custom371" TO "TNM_Custom372"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2049)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo149"= FROM "TNM_Custom371" TO "TNM_Custom372"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2049)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom703', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo312'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo312"= FROM "TNM_Custom703" TO "TNM_Custom704"
   48.4950005000 ns DATAPATHONLY;> [NuecesRTop.ucf(2212)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo312"= FROM "TNM_Custom703" TO "TNM_Custom704"
   48.4950005000 ns DATAPATHONLY;> [NuecesRTop.ucf(2212)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom704', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo312'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo312"= FROM "TNM_Custom703" TO "TNM_Custom704"
   48.4950005000 ns DATAPATHONLY;> [NuecesRTop.ucf(2212)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo312"= FROM "TNM_Custom703" TO "TNM_Custom704"
   48.4950005000 ns DATAPATHONLY;> [NuecesRTop.ucf(2212)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom705', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo313'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo313"= FROM "TNM_Custom705" TO "TNM_Custom706"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2213)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo313"= FROM "TNM_Custom705" TO "TNM_Custom706"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2213)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom706', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo313'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo313"= FROM "TNM_Custom705" TO "TNM_Custom706"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2213)]
   <TIMESPEC "TS_CustomFromTo315"= FROM "TNM_Custom706" TO "TNM_Custom710"
   12.3737501250 ns DATAPATHONLY;> [NuecesRTop.ucf(2215)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo313"= FROM "TNM_Custom705" TO "TNM_Custom706"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2213)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo315"= FROM "TNM_Custom706" TO "TNM_Custom710"
   12.3737501250 ns DATAPATHONLY;> [NuecesRTop.ucf(2215)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom707', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo314'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo314"= FROM "TNM_Custom707" TO "TNM_Custom708"
   23.2476002400 ns DATAPATHONLY;> [NuecesRTop.ucf(2214)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo314"= FROM "TNM_Custom707" TO "TNM_Custom708"
   23.2476002400 ns DATAPATHONLY;> [NuecesRTop.ucf(2214)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom708', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo314'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo314"= FROM "TNM_Custom707" TO "TNM_Custom708"
   23.2476002400 ns DATAPATHONLY;> [NuecesRTop.ucf(2214)]
   <TIMESPEC "TS_CustomFromTo317"= FROM "TNM_Custom708" TO "TNM_Custom714"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(2217)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo314"= FROM "TNM_Custom707" TO "TNM_Custom708"
   23.2476002400 ns DATAPATHONLY;> [NuecesRTop.ucf(2214)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo317"= FROM "TNM_Custom708" TO "TNM_Custom714"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(2217)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom710', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo315'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo315"= FROM "TNM_Custom706" TO "TNM_Custom710"
   12.3737501250 ns DATAPATHONLY;> [NuecesRTop.ucf(2215)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo315"= FROM "TNM_Custom706" TO "TNM_Custom710"
   12.3737501250 ns DATAPATHONLY;> [NuecesRTop.ucf(2215)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom712', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo316'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo316"= FROM "TNM_Custom9" TO "TNM_Custom712"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(2216)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo316"= FROM "TNM_Custom9" TO "TNM_Custom712"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(2216)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom714', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo317'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo317"= FROM "TNM_Custom708" TO "TNM_Custom714"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(2217)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo317"= FROM "TNM_Custom708" TO "TNM_Custom714"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(2217)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom715', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo318'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo318"= FROM "TNM_Custom715" TO "TNM_Custom716"
   48.4950005000 ns DATAPATHONLY;> [NuecesRTop.ucf(2218)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo318"= FROM "TNM_Custom715" TO "TNM_Custom716"
   48.4950005000 ns DATAPATHONLY;> [NuecesRTop.ucf(2218)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom716', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo318'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo318"= FROM "TNM_Custom715" TO "TNM_Custom716"
   48.4950005000 ns DATAPATHONLY;> [NuecesRTop.ucf(2218)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo318"= FROM "TNM_Custom715" TO "TNM_Custom716"
   48.4950005000 ns DATAPATHONLY;> [NuecesRTop.ucf(2218)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom717', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo319'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo319"= FROM "TNM_Custom717" TO "TNM_Custom718"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2219)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo319"= FROM "TNM_Custom717" TO "TNM_Custom718"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2219)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom718', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo319'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo319"= FROM "TNM_Custom717" TO "TNM_Custom718"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2219)]
   <TIMESPEC "TS_CustomFromTo321"= FROM "TNM_Custom718" TO "TNM_Custom722"
   12.3737501250 ns DATAPATHONLY;> [NuecesRTop.ucf(2221)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo319"= FROM "TNM_Custom717" TO "TNM_Custom718"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2219)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo321"= FROM "TNM_Custom718" TO "TNM_Custom722"
   12.3737501250 ns DATAPATHONLY;> [NuecesRTop.ucf(2221)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom719', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo320'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo320"= FROM "TNM_Custom719" TO "TNM_Custom720"
   23.2476002400 ns DATAPATHONLY;> [NuecesRTop.ucf(2220)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo320"= FROM "TNM_Custom719" TO "TNM_Custom720"
   23.2476002400 ns DATAPATHONLY;> [NuecesRTop.ucf(2220)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom720', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo320'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo320"= FROM "TNM_Custom719" TO "TNM_Custom720"
   23.2476002400 ns DATAPATHONLY;> [NuecesRTop.ucf(2220)]
   <TIMESPEC "TS_CustomFromTo323"= FROM "TNM_Custom720" TO "TNM_Custom726"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(2223)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo320"= FROM "TNM_Custom719" TO "TNM_Custom720"
   23.2476002400 ns DATAPATHONLY;> [NuecesRTop.ucf(2220)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo323"= FROM "TNM_Custom720" TO "TNM_Custom726"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(2223)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom722', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo321'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo321"= FROM "TNM_Custom718" TO "TNM_Custom722"
   12.3737501250 ns DATAPATHONLY;> [NuecesRTop.ucf(2221)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo321"= FROM "TNM_Custom718" TO "TNM_Custom722"
   12.3737501250 ns DATAPATHONLY;> [NuecesRTop.ucf(2221)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom724', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo322'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo322"= FROM "TNM_Custom9" TO "TNM_Custom724"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(2222)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo322"= FROM "TNM_Custom9" TO "TNM_Custom724"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(2222)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom726', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo323'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo323"= FROM "TNM_Custom720" TO "TNM_Custom726"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(2223)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo323"= FROM "TNM_Custom720" TO "TNM_Custom726"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(2223)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom893', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo407'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo407"= FROM "TNM_Custom893" TO "TNM_Custom894"
   18.4980002000 ns DATAPATHONLY;> [NuecesRTop.ucf(2307)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo407"= FROM "TNM_Custom893" TO "TNM_Custom894"
   18.4980002000 ns DATAPATHONLY;> [NuecesRTop.ucf(2307)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom894', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo407'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo407"= FROM "TNM_Custom893" TO "TNM_Custom894"
   18.4980002000 ns DATAPATHONLY;> [NuecesRTop.ucf(2307)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo407"= FROM "TNM_Custom893" TO "TNM_Custom894"
   18.4980002000 ns DATAPATHONLY;> [NuecesRTop.ucf(2307)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom895', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo408'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo408"= FROM "TNM_Custom895" TO "TNM_Custom896"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2308)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo408"= FROM "TNM_Custom895" TO "TNM_Custom896"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2308)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom896', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo408'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo408"= FROM "TNM_Custom895" TO "TNM_Custom896"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2308)]
   <TIMESPEC "TS_CustomFromTo410"= FROM "TNM_Custom896" TO "TNM_Custom900"
   4.8745000500 ns DATAPATHONLY;> [NuecesRTop.ucf(2310)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo408"= FROM "TNM_Custom895" TO "TNM_Custom896"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2308)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo410"= FROM "TNM_Custom896" TO "TNM_Custom900"
   4.8745000500 ns DATAPATHONLY;> [NuecesRTop.ucf(2310)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom897', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo409'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo409"= FROM "TNM_Custom897" TO "TNM_Custom898"
   23.2476002400 ns DATAPATHONLY;> [NuecesRTop.ucf(2309)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo409"= FROM "TNM_Custom897" TO "TNM_Custom898"
   23.2476002400 ns DATAPATHONLY;> [NuecesRTop.ucf(2309)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom898', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo409'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo409"= FROM "TNM_Custom897" TO "TNM_Custom898"
   23.2476002400 ns DATAPATHONLY;> [NuecesRTop.ucf(2309)]
   <TIMESPEC "TS_CustomFromTo412"= FROM "TNM_Custom898" TO "TNM_Custom904"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(2312)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo409"= FROM "TNM_Custom897" TO "TNM_Custom898"
   23.2476002400 ns DATAPATHONLY;> [NuecesRTop.ucf(2309)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo412"= FROM "TNM_Custom898" TO "TNM_Custom904"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(2312)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom900', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo410'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo410"= FROM "TNM_Custom896" TO "TNM_Custom900"
   4.8745000500 ns DATAPATHONLY;> [NuecesRTop.ucf(2310)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo410"= FROM "TNM_Custom896" TO "TNM_Custom900"
   4.8745000500 ns DATAPATHONLY;> [NuecesRTop.ucf(2310)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom902', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo411'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo411"= FROM "TNM_Custom9" TO "TNM_Custom902"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(2311)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo411"= FROM "TNM_Custom9" TO "TNM_Custom902"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(2311)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom904', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo412'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo412"= FROM "TNM_Custom898" TO "TNM_Custom904"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(2312)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo412"= FROM "TNM_Custom898" TO "TNM_Custom904"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(2312)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom929', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo425'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo425"= FROM "TNM_Custom929" TO "TNM_Custom930"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(2325)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo425"= FROM "TNM_Custom929" TO "TNM_Custom930"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(2325)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom930', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo425'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo425"= FROM "TNM_Custom929" TO "TNM_Custom930"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(2325)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo425"= FROM "TNM_Custom929" TO "TNM_Custom930"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(2325)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom931', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo426'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo426"= FROM "TNM_Custom931" TO "TNM_Custom932"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2326)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo426"= FROM "TNM_Custom931" TO "TNM_Custom932"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2326)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom932', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo426'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo426"= FROM "TNM_Custom931" TO "TNM_Custom932"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2326)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo426"= FROM "TNM_Custom931" TO "TNM_Custom932"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2326)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom933', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo427'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo427"= FROM "TNM_Custom933" TO "TNM_Custom934"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2327)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo427"= FROM "TNM_Custom933" TO "TNM_Custom934"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2327)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom934', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo427'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo427"= FROM "TNM_Custom933" TO "TNM_Custom934"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2327)]
   <TIMESPEC "TS_CustomFromTo428"= FROM "TNM_Custom935" TO "TNM_Custom934"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2328)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo427"= FROM "TNM_Custom933" TO "TNM_Custom934"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2327)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo428"= FROM "TNM_Custom935" TO "TNM_Custom934"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2328)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom935', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo428'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo428"= FROM "TNM_Custom935" TO "TNM_Custom934"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2328)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo428"= FROM "TNM_Custom935" TO "TNM_Custom934"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2328)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom937', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo429'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo429"= FROM "TNM_Custom937" TO "TNM_Custom938"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2329)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo429"= FROM "TNM_Custom937" TO "TNM_Custom938"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2329)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom938', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo429'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo429"= FROM "TNM_Custom937" TO "TNM_Custom938"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2329)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo429"= FROM "TNM_Custom937" TO "TNM_Custom938"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2329)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom939', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo430'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo430"= FROM "TNM_Custom939" TO "TNM_Custom940"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2330)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo430"= FROM "TNM_Custom939" TO "TNM_Custom940"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2330)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom940', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo430'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo430"= FROM "TNM_Custom939" TO "TNM_Custom940"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2330)]
   <TIMESPEC "TS_CustomFromTo431"= FROM "TNM_Custom941" TO "TNM_Custom940"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2331)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo430"= FROM "TNM_Custom939" TO "TNM_Custom940"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2330)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo431"= FROM "TNM_Custom941" TO "TNM_Custom940"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2331)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom941', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo431'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo431"= FROM "TNM_Custom941" TO "TNM_Custom940"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2331)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo431"= FROM "TNM_Custom941" TO "TNM_Custom940"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2331)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom943', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo432'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo432"= FROM "TNM_Custom943" TO "TNM_Custom944"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2332)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo432"= FROM "TNM_Custom943" TO "TNM_Custom944"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2332)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom944', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo432'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo432"= FROM "TNM_Custom943" TO "TNM_Custom944"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2332)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo432"= FROM "TNM_Custom943" TO "TNM_Custom944"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2332)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom947', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo434'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo434"= FROM "TNM_Custom947" TO "TNM_Custom948"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2334)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo434"= FROM "TNM_Custom947" TO "TNM_Custom948"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2334)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom948', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo434'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo434"= FROM "TNM_Custom947" TO "TNM_Custom948"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2334)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo434"= FROM "TNM_Custom947" TO "TNM_Custom948"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2334)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom949', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo435'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo435"= FROM "TNM_Custom949" TO "TNM_Custom950"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2335)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo435"= FROM "TNM_Custom949" TO "TNM_Custom950"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2335)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom950', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo435'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo435"= FROM "TNM_Custom949" TO "TNM_Custom950"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2335)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo435"= FROM "TNM_Custom949" TO "TNM_Custom950"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2335)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom951', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo436'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo436"= FROM "TNM_Custom951" TO "TNM_Custom952"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2336)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo436"= FROM "TNM_Custom951" TO "TNM_Custom952"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2336)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom952', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo436'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo436"= FROM "TNM_Custom951" TO "TNM_Custom952"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2336)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo436"= FROM "TNM_Custom951" TO "TNM_Custom952"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2336)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom953', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo437'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo437"= FROM "TNM_Custom953" TO "TNM_Custom954"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2337)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo437"= FROM "TNM_Custom953" TO "TNM_Custom954"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2337)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom954', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo437'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo437"= FROM "TNM_Custom953" TO "TNM_Custom954"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2337)]
   <TIMESPEC "TS_CustomFromTo438"= FROM "TNM_Custom955" TO "TNM_Custom954"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2338)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo437"= FROM "TNM_Custom953" TO "TNM_Custom954"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2337)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo438"= FROM "TNM_Custom955" TO "TNM_Custom954"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2338)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom955', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo438'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo438"= FROM "TNM_Custom955" TO "TNM_Custom954"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2338)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo438"= FROM "TNM_Custom955" TO "TNM_Custom954"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2338)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom957', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo439'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo439"= FROM "TNM_Custom957" TO "TNM_Custom958"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2339)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo439"= FROM "TNM_Custom957" TO "TNM_Custom958"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2339)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom958', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo439'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo439"= FROM "TNM_Custom957" TO "TNM_Custom958"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2339)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo439"= FROM "TNM_Custom957" TO "TNM_Custom958"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2339)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom959', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo440'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo440"= FROM "TNM_Custom959" TO "TNM_Custom960"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2340)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo440"= FROM "TNM_Custom959" TO "TNM_Custom960"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2340)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom960', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo440'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo440"= FROM "TNM_Custom959" TO "TNM_Custom960"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2340)]
   <TIMESPEC "TS_CustomFromTo441"= FROM "TNM_Custom961" TO "TNM_Custom960"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2341)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo440"= FROM "TNM_Custom959" TO "TNM_Custom960"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2340)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo441"= FROM "TNM_Custom961" TO "TNM_Custom960"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2341)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom961', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo441'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo441"= FROM "TNM_Custom961" TO "TNM_Custom960"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2341)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo441"= FROM "TNM_Custom961" TO "TNM_Custom960"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2341)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom963', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo442'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo442"= FROM "TNM_Custom963" TO "TNM_Custom964"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2342)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo442"= FROM "TNM_Custom963" TO "TNM_Custom964"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2342)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom964', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo442'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo442"= FROM "TNM_Custom963" TO "TNM_Custom964"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2342)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo442"= FROM "TNM_Custom963" TO "TNM_Custom964"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2342)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom967', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo444'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo444"= FROM "TNM_Custom967" TO "TNM_Custom968"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2344)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo444"= FROM "TNM_Custom967" TO "TNM_Custom968"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2344)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom968', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo444'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo444"= FROM "TNM_Custom967" TO "TNM_Custom968"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2344)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo444"= FROM "TNM_Custom967" TO "TNM_Custom968"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2344)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom969', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo445'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo445"= FROM "TNM_Custom969" TO "TNM_Custom970"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2345)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo445"= FROM "TNM_Custom969" TO "TNM_Custom970"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2345)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom970', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo445'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo445"= FROM "TNM_Custom969" TO "TNM_Custom970"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2345)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo445"= FROM "TNM_Custom969" TO "TNM_Custom970"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2345)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom971', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo446'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo446"= FROM "TNM_Custom971" TO "TNM_Custom972"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2346)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo446"= FROM "TNM_Custom971" TO "TNM_Custom972"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2346)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom972', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo446'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo446"= FROM "TNM_Custom971" TO "TNM_Custom972"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2346)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo446"= FROM "TNM_Custom971" TO "TNM_Custom972"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2346)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom973', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo447'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo447"= FROM "TNM_Custom973" TO "TNM_Custom974"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2347)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo447"= FROM "TNM_Custom973" TO "TNM_Custom974"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2347)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom974', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo447'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo447"= FROM "TNM_Custom973" TO "TNM_Custom974"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2347)]
   <TIMESPEC "TS_CustomFromTo448"= FROM "TNM_Custom975" TO "TNM_Custom974"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2348)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo447"= FROM "TNM_Custom973" TO "TNM_Custom974"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2347)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo448"= FROM "TNM_Custom975" TO "TNM_Custom974"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2348)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom975', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo448'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo448"= FROM "TNM_Custom975" TO "TNM_Custom974"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2348)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo448"= FROM "TNM_Custom975" TO "TNM_Custom974"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2348)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom977', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo449'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo449"= FROM "TNM_Custom977" TO "TNM_Custom978"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2349)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo449"= FROM "TNM_Custom977" TO "TNM_Custom978"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2349)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom978', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo449'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo449"= FROM "TNM_Custom977" TO "TNM_Custom978"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2349)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo449"= FROM "TNM_Custom977" TO "TNM_Custom978"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2349)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom979', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo450'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo450"= FROM "TNM_Custom979" TO "TNM_Custom980"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2350)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo450"= FROM "TNM_Custom979" TO "TNM_Custom980"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2350)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom980', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo450'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo450"= FROM "TNM_Custom979" TO "TNM_Custom980"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2350)]
   <TIMESPEC "TS_CustomFromTo451"= FROM "TNM_Custom981" TO "TNM_Custom980"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2351)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo450"= FROM "TNM_Custom979" TO "TNM_Custom980"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2350)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo451"= FROM "TNM_Custom981" TO "TNM_Custom980"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2351)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom981', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo451'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo451"= FROM "TNM_Custom981" TO "TNM_Custom980"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2351)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo451"= FROM "TNM_Custom981" TO "TNM_Custom980"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2351)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom983', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo452'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo452"= FROM "TNM_Custom983" TO "TNM_Custom984"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2352)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo452"= FROM "TNM_Custom983" TO "TNM_Custom984"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2352)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom984', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo452'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo452"= FROM "TNM_Custom983" TO "TNM_Custom984"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2352)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo452"= FROM "TNM_Custom983" TO "TNM_Custom984"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2352)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom987', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo454'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo454"= FROM "TNM_Custom987" TO "TNM_Custom988"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2354)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo454"= FROM "TNM_Custom987" TO "TNM_Custom988"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2354)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom988', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo454'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo454"= FROM "TNM_Custom987" TO "TNM_Custom988"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2354)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo454"= FROM "TNM_Custom987" TO "TNM_Custom988"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2354)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom989', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo455'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo455"= FROM "TNM_Custom989" TO "TNM_Custom990"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2355)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo455"= FROM "TNM_Custom989" TO "TNM_Custom990"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2355)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom990', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo455'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo455"= FROM "TNM_Custom989" TO "TNM_Custom990"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2355)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo455"= FROM "TNM_Custom989" TO "TNM_Custom990"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2355)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom991', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo456'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo456"= FROM "TNM_Custom991" TO "TNM_Custom992"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2356)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo456"= FROM "TNM_Custom991" TO "TNM_Custom992"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2356)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom992', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo456'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo456"= FROM "TNM_Custom991" TO "TNM_Custom992"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2356)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo456"= FROM "TNM_Custom991" TO "TNM_Custom992"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2356)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom993', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo457'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo457"= FROM "TNM_Custom993" TO "TNM_Custom994"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2357)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo457"= FROM "TNM_Custom993" TO "TNM_Custom994"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2357)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom994', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo457'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo457"= FROM "TNM_Custom993" TO "TNM_Custom994"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2357)]
   <TIMESPEC "TS_CustomFromTo458"= FROM "TNM_Custom995" TO "TNM_Custom994"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2358)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo457"= FROM "TNM_Custom993" TO "TNM_Custom994"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2357)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo458"= FROM "TNM_Custom995" TO "TNM_Custom994"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2358)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom995', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo458'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo458"= FROM "TNM_Custom995" TO "TNM_Custom994"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2358)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo458"= FROM "TNM_Custom995" TO "TNM_Custom994"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2358)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom997', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo459'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo459"= FROM "TNM_Custom997" TO "TNM_Custom998"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2359)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo459"= FROM "TNM_Custom997" TO "TNM_Custom998"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2359)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom998', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo459'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo459"= FROM "TNM_Custom997" TO "TNM_Custom998"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2359)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo459"= FROM "TNM_Custom997" TO "TNM_Custom998"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2359)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom999', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo460'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo460"= FROM "TNM_Custom999" TO "TNM_Custom1000"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2360)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo460"= FROM "TNM_Custom999" TO "TNM_Custom1000"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2360)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom1000', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo460'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo460"= FROM "TNM_Custom999" TO "TNM_Custom1000"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2360)]
   <TIMESPEC "TS_CustomFromTo461"= FROM "TNM_Custom1001" TO "TNM_Custom1000"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2361)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo460"= FROM "TNM_Custom999" TO "TNM_Custom1000"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2360)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo461"= FROM "TNM_Custom1001" TO "TNM_Custom1000"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2361)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1001', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo461'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo461"= FROM "TNM_Custom1001" TO "TNM_Custom1000"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2361)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo461"= FROM "TNM_Custom1001" TO "TNM_Custom1000"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2361)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1003', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo462'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo462"= FROM "TNM_Custom1003" TO "TNM_Custom1004"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2362)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo462"= FROM "TNM_Custom1003" TO "TNM_Custom1004"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2362)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1004', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo462'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo462"= FROM "TNM_Custom1003" TO "TNM_Custom1004"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2362)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo462"= FROM "TNM_Custom1003" TO "TNM_Custom1004"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2362)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1013', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo467'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo467"= FROM "TNM_Custom1013" TO "TNM_Custom1014"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2367)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo467"= FROM "TNM_Custom1013" TO "TNM_Custom1014"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2367)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1014', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo467'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo467"= FROM "TNM_Custom1013" TO "TNM_Custom1014"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2367)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo467"= FROM "TNM_Custom1013" TO "TNM_Custom1014"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2367)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1015', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo468'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo468"= FROM "TNM_Custom1015" TO "TNM_Custom1016"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2368)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo468"= FROM "TNM_Custom1015" TO "TNM_Custom1016"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2368)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom1016', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo468'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo468"= FROM "TNM_Custom1015" TO "TNM_Custom1016"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2368)]
   <TIMESPEC "TS_CustomFromTo469"= FROM "TNM_Custom1017" TO "TNM_Custom1016"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2369)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo468"= FROM "TNM_Custom1015" TO "TNM_Custom1016"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2368)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo469"= FROM "TNM_Custom1017" TO "TNM_Custom1016"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2369)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1017', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo469'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo469"= FROM "TNM_Custom1017" TO "TNM_Custom1016"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2369)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo469"= FROM "TNM_Custom1017" TO "TNM_Custom1016"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2369)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1019', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo470'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo470"= FROM "TNM_Custom1019" TO "TNM_Custom1020"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2370)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo470"= FROM "TNM_Custom1019" TO "TNM_Custom1020"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2370)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1020', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo470'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo470"= FROM "TNM_Custom1019" TO "TNM_Custom1020"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2370)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo470"= FROM "TNM_Custom1019" TO "TNM_Custom1020"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2370)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1021', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo471'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo471"= FROM "TNM_Custom1021" TO "TNM_Custom1022"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2371)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo471"= FROM "TNM_Custom1021" TO "TNM_Custom1022"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2371)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom1022', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo471'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo471"= FROM "TNM_Custom1021" TO "TNM_Custom1022"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2371)]
   <TIMESPEC "TS_CustomFromTo472"= FROM "TNM_Custom1023" TO "TNM_Custom1022"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2372)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo471"= FROM "TNM_Custom1021" TO "TNM_Custom1022"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2371)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo472"= FROM "TNM_Custom1023" TO "TNM_Custom1022"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2372)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1023', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo472'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo472"= FROM "TNM_Custom1023" TO "TNM_Custom1022"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2372)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo472"= FROM "TNM_Custom1023" TO "TNM_Custom1022"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2372)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1025', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo473'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo473"= FROM "TNM_Custom1025" TO "TNM_Custom1026"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2373)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo473"= FROM "TNM_Custom1025" TO "TNM_Custom1026"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2373)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1026', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo473'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo473"= FROM "TNM_Custom1025" TO "TNM_Custom1026"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2373)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo473"= FROM "TNM_Custom1025" TO "TNM_Custom1026"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2373)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1035', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo478'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo478"= FROM "TNM_Custom1035" TO "TNM_Custom1036"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2378)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo478"= FROM "TNM_Custom1035" TO "TNM_Custom1036"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2378)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1036', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo478'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo478"= FROM "TNM_Custom1035" TO "TNM_Custom1036"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2378)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo478"= FROM "TNM_Custom1035" TO "TNM_Custom1036"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2378)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1037', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo479'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo479"= FROM "TNM_Custom1037" TO "TNM_Custom1038"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2379)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo479"= FROM "TNM_Custom1037" TO "TNM_Custom1038"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2379)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom1038', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo479'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo479"= FROM "TNM_Custom1037" TO "TNM_Custom1038"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2379)]
   <TIMESPEC "TS_CustomFromTo480"= FROM "TNM_Custom1039" TO "TNM_Custom1038"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2380)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo479"= FROM "TNM_Custom1037" TO "TNM_Custom1038"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2379)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo480"= FROM "TNM_Custom1039" TO "TNM_Custom1038"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2380)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1039', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo480'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo480"= FROM "TNM_Custom1039" TO "TNM_Custom1038"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2380)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo480"= FROM "TNM_Custom1039" TO "TNM_Custom1038"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2380)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1041', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo481'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo481"= FROM "TNM_Custom1041" TO "TNM_Custom1042"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2381)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo481"= FROM "TNM_Custom1041" TO "TNM_Custom1042"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2381)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1042', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo481'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo481"= FROM "TNM_Custom1041" TO "TNM_Custom1042"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2381)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo481"= FROM "TNM_Custom1041" TO "TNM_Custom1042"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2381)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1043', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo482'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo482"= FROM "TNM_Custom1043" TO "TNM_Custom1044"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2382)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo482"= FROM "TNM_Custom1043" TO "TNM_Custom1044"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2382)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom1044', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo482'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo482"= FROM "TNM_Custom1043" TO "TNM_Custom1044"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2382)]
   <TIMESPEC "TS_CustomFromTo483"= FROM "TNM_Custom1045" TO "TNM_Custom1044"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2383)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo482"= FROM "TNM_Custom1043" TO "TNM_Custom1044"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2382)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo483"= FROM "TNM_Custom1045" TO "TNM_Custom1044"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2383)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1045', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo483'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo483"= FROM "TNM_Custom1045" TO "TNM_Custom1044"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2383)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo483"= FROM "TNM_Custom1045" TO "TNM_Custom1044"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2383)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1047', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo484'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo484"= FROM "TNM_Custom1047" TO "TNM_Custom1048"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2384)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo484"= FROM "TNM_Custom1047" TO "TNM_Custom1048"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2384)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1048', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo484'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo484"= FROM "TNM_Custom1047" TO "TNM_Custom1048"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2384)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo484"= FROM "TNM_Custom1047" TO "TNM_Custom1048"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2384)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1057', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo489'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo489"= FROM "TNM_Custom1057" TO "TNM_Custom1058"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2389)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo489"= FROM "TNM_Custom1057" TO "TNM_Custom1058"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2389)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1058', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo489'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo489"= FROM "TNM_Custom1057" TO "TNM_Custom1058"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2389)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo489"= FROM "TNM_Custom1057" TO "TNM_Custom1058"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2389)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1059', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo490'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo490"= FROM "TNM_Custom1059" TO "TNM_Custom1060"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2390)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo490"= FROM "TNM_Custom1059" TO "TNM_Custom1060"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2390)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom1060', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo490'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo490"= FROM "TNM_Custom1059" TO "TNM_Custom1060"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2390)]
   <TIMESPEC "TS_CustomFromTo491"= FROM "TNM_Custom1061" TO "TNM_Custom1060"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2391)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo490"= FROM "TNM_Custom1059" TO "TNM_Custom1060"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2390)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo491"= FROM "TNM_Custom1061" TO "TNM_Custom1060"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2391)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1061', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo491'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo491"= FROM "TNM_Custom1061" TO "TNM_Custom1060"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2391)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo491"= FROM "TNM_Custom1061" TO "TNM_Custom1060"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2391)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1063', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo492'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo492"= FROM "TNM_Custom1063" TO "TNM_Custom1064"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2392)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo492"= FROM "TNM_Custom1063" TO "TNM_Custom1064"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2392)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1064', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo492'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo492"= FROM "TNM_Custom1063" TO "TNM_Custom1064"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2392)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo492"= FROM "TNM_Custom1063" TO "TNM_Custom1064"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2392)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1065', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo493'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo493"= FROM "TNM_Custom1065" TO "TNM_Custom1066"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2393)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo493"= FROM "TNM_Custom1065" TO "TNM_Custom1066"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2393)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom1066', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo493'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo493"= FROM "TNM_Custom1065" TO "TNM_Custom1066"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2393)]
   <TIMESPEC "TS_CustomFromTo494"= FROM "TNM_Custom1067" TO "TNM_Custom1066"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2394)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo493"= FROM "TNM_Custom1065" TO "TNM_Custom1066"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2393)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo494"= FROM "TNM_Custom1067" TO "TNM_Custom1066"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2394)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1067', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo494'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo494"= FROM "TNM_Custom1067" TO "TNM_Custom1066"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2394)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo494"= FROM "TNM_Custom1067" TO "TNM_Custom1066"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2394)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1069', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo495'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo495"= FROM "TNM_Custom1069" TO "TNM_Custom1070"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2395)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo495"= FROM "TNM_Custom1069" TO "TNM_Custom1070"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2395)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1070', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo495'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo495"= FROM "TNM_Custom1069" TO "TNM_Custom1070"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2395)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo495"= FROM "TNM_Custom1069" TO "TNM_Custom1070"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2395)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1079', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo500'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo500"= FROM "TNM_Custom1079" TO "TNM_Custom1080"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2400)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo500"= FROM "TNM_Custom1079" TO "TNM_Custom1080"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2400)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1080', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo500'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo500"= FROM "TNM_Custom1079" TO "TNM_Custom1080"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2400)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo500"= FROM "TNM_Custom1079" TO "TNM_Custom1080"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2400)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1081', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo501'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo501"= FROM "TNM_Custom1081" TO "TNM_Custom1082"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2401)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo501"= FROM "TNM_Custom1081" TO "TNM_Custom1082"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2401)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom1082', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo501'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo501"= FROM "TNM_Custom1081" TO "TNM_Custom1082"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2401)]
   <TIMESPEC "TS_CustomFromTo502"= FROM "TNM_Custom1083" TO "TNM_Custom1082"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2402)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo501"= FROM "TNM_Custom1081" TO "TNM_Custom1082"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2401)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo502"= FROM "TNM_Custom1083" TO "TNM_Custom1082"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2402)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1083', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo502'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo502"= FROM "TNM_Custom1083" TO "TNM_Custom1082"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2402)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo502"= FROM "TNM_Custom1083" TO "TNM_Custom1082"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2402)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1085', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo503'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo503"= FROM "TNM_Custom1085" TO "TNM_Custom1086"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2403)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo503"= FROM "TNM_Custom1085" TO "TNM_Custom1086"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2403)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1086', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo503'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo503"= FROM "TNM_Custom1085" TO "TNM_Custom1086"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2403)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo503"= FROM "TNM_Custom1085" TO "TNM_Custom1086"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2403)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1087', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo504'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo504"= FROM "TNM_Custom1087" TO "TNM_Custom1088"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2404)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo504"= FROM "TNM_Custom1087" TO "TNM_Custom1088"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2404)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom1088', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo504'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo504"= FROM "TNM_Custom1087" TO "TNM_Custom1088"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2404)]
   <TIMESPEC "TS_CustomFromTo505"= FROM "TNM_Custom1089" TO "TNM_Custom1088"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2405)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo504"= FROM "TNM_Custom1087" TO "TNM_Custom1088"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2404)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo505"= FROM "TNM_Custom1089" TO "TNM_Custom1088"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2405)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1089', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo505'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo505"= FROM "TNM_Custom1089" TO "TNM_Custom1088"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2405)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo505"= FROM "TNM_Custom1089" TO "TNM_Custom1088"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2405)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1091', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo506'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo506"= FROM "TNM_Custom1091" TO "TNM_Custom1092"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2406)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo506"= FROM "TNM_Custom1091" TO "TNM_Custom1092"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2406)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1092', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo506'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo506"= FROM "TNM_Custom1091" TO "TNM_Custom1092"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2406)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo506"= FROM "TNM_Custom1091" TO "TNM_Custom1092"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2406)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1101', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo511'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo511"= FROM "TNM_Custom1101" TO "TNM_Custom1102"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2411)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo511"= FROM "TNM_Custom1101" TO "TNM_Custom1102"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2411)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1102', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo511'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo511"= FROM "TNM_Custom1101" TO "TNM_Custom1102"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2411)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo511"= FROM "TNM_Custom1101" TO "TNM_Custom1102"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2411)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1103', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo512'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo512"= FROM "TNM_Custom1103" TO "TNM_Custom1104"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2412)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo512"= FROM "TNM_Custom1103" TO "TNM_Custom1104"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2412)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom1104', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo512'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo512"= FROM "TNM_Custom1103" TO "TNM_Custom1104"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2412)]
   <TIMESPEC "TS_CustomFromTo513"= FROM "TNM_Custom1105" TO "TNM_Custom1104"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2413)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo512"= FROM "TNM_Custom1103" TO "TNM_Custom1104"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2412)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo513"= FROM "TNM_Custom1105" TO "TNM_Custom1104"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2413)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1105', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo513'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo513"= FROM "TNM_Custom1105" TO "TNM_Custom1104"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2413)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo513"= FROM "TNM_Custom1105" TO "TNM_Custom1104"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2413)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1107', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo514'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo514"= FROM "TNM_Custom1107" TO "TNM_Custom1108"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2414)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo514"= FROM "TNM_Custom1107" TO "TNM_Custom1108"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2414)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1108', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo514'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo514"= FROM "TNM_Custom1107" TO "TNM_Custom1108"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2414)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo514"= FROM "TNM_Custom1107" TO "TNM_Custom1108"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2414)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1109', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo515'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo515"= FROM "TNM_Custom1109" TO "TNM_Custom1110"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2415)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo515"= FROM "TNM_Custom1109" TO "TNM_Custom1110"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2415)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom1110', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo515'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo515"= FROM "TNM_Custom1109" TO "TNM_Custom1110"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2415)]
   <TIMESPEC "TS_CustomFromTo516"= FROM "TNM_Custom1111" TO "TNM_Custom1110"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2416)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo515"= FROM "TNM_Custom1109" TO "TNM_Custom1110"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2415)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo516"= FROM "TNM_Custom1111" TO "TNM_Custom1110"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2416)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1111', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo516'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo516"= FROM "TNM_Custom1111" TO "TNM_Custom1110"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2416)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo516"= FROM "TNM_Custom1111" TO "TNM_Custom1110"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2416)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1113', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo517'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo517"= FROM "TNM_Custom1113" TO "TNM_Custom1114"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2417)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo517"= FROM "TNM_Custom1113" TO "TNM_Custom1114"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2417)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1114', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo517'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo517"= FROM "TNM_Custom1113" TO "TNM_Custom1114"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2417)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo517"= FROM "TNM_Custom1113" TO "TNM_Custom1114"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2417)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1123', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo522'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo522"= FROM "TNM_Custom1123" TO "TNM_Custom1124"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2422)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo522"= FROM "TNM_Custom1123" TO "TNM_Custom1124"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2422)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1124', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo522'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo522"= FROM "TNM_Custom1123" TO "TNM_Custom1124"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2422)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo522"= FROM "TNM_Custom1123" TO "TNM_Custom1124"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2422)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1125', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo523'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo523"= FROM "TNM_Custom1125" TO "TNM_Custom1126"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2423)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo523"= FROM "TNM_Custom1125" TO "TNM_Custom1126"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2423)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom1126', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo523'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo523"= FROM "TNM_Custom1125" TO "TNM_Custom1126"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2423)]
   <TIMESPEC "TS_CustomFromTo524"= FROM "TNM_Custom1127" TO "TNM_Custom1126"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2424)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo523"= FROM "TNM_Custom1125" TO "TNM_Custom1126"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2423)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo524"= FROM "TNM_Custom1127" TO "TNM_Custom1126"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2424)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1127', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo524'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo524"= FROM "TNM_Custom1127" TO "TNM_Custom1126"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2424)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo524"= FROM "TNM_Custom1127" TO "TNM_Custom1126"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2424)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1129', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo525'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo525"= FROM "TNM_Custom1129" TO "TNM_Custom1130"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2425)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo525"= FROM "TNM_Custom1129" TO "TNM_Custom1130"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2425)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1130', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo525'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo525"= FROM "TNM_Custom1129" TO "TNM_Custom1130"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2425)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo525"= FROM "TNM_Custom1129" TO "TNM_Custom1130"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2425)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1131', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo526'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo526"= FROM "TNM_Custom1131" TO "TNM_Custom1132"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2426)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo526"= FROM "TNM_Custom1131" TO "TNM_Custom1132"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2426)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom1132', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo526'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo526"= FROM "TNM_Custom1131" TO "TNM_Custom1132"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2426)]
   <TIMESPEC "TS_CustomFromTo527"= FROM "TNM_Custom1133" TO "TNM_Custom1132"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2427)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo526"= FROM "TNM_Custom1131" TO "TNM_Custom1132"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2426)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo527"= FROM "TNM_Custom1133" TO "TNM_Custom1132"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2427)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1133', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo527'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo527"= FROM "TNM_Custom1133" TO "TNM_Custom1132"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2427)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo527"= FROM "TNM_Custom1133" TO "TNM_Custom1132"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2427)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1135', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo528'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo528"= FROM "TNM_Custom1135" TO "TNM_Custom1136"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2428)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo528"= FROM "TNM_Custom1135" TO "TNM_Custom1136"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2428)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1136', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo528'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo528"= FROM "TNM_Custom1135" TO "TNM_Custom1136"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2428)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo528"= FROM "TNM_Custom1135" TO "TNM_Custom1136"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2428)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1145', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo533'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo533"= FROM "TNM_Custom1145" TO "TNM_Custom1146"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2433)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo533"= FROM "TNM_Custom1145" TO "TNM_Custom1146"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2433)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1146', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo533'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo533"= FROM "TNM_Custom1145" TO "TNM_Custom1146"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2433)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo533"= FROM "TNM_Custom1145" TO "TNM_Custom1146"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2433)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1147', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo534'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo534"= FROM "TNM_Custom1147" TO "TNM_Custom1148"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2434)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo534"= FROM "TNM_Custom1147" TO "TNM_Custom1148"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2434)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom1148', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo534'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo534"= FROM "TNM_Custom1147" TO "TNM_Custom1148"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2434)]
   <TIMESPEC "TS_CustomFromTo535"= FROM "TNM_Custom1149" TO "TNM_Custom1148"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2435)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo534"= FROM "TNM_Custom1147" TO "TNM_Custom1148"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2434)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo535"= FROM "TNM_Custom1149" TO "TNM_Custom1148"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2435)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1149', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo535'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo535"= FROM "TNM_Custom1149" TO "TNM_Custom1148"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2435)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo535"= FROM "TNM_Custom1149" TO "TNM_Custom1148"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2435)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1151', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo536'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo536"= FROM "TNM_Custom1151" TO "TNM_Custom1152"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2436)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo536"= FROM "TNM_Custom1151" TO "TNM_Custom1152"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2436)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1152', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo536'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo536"= FROM "TNM_Custom1151" TO "TNM_Custom1152"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2436)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo536"= FROM "TNM_Custom1151" TO "TNM_Custom1152"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(2436)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1153', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo537'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo537"= FROM "TNM_Custom1153" TO "TNM_Custom1154"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2437)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo537"= FROM "TNM_Custom1153" TO "TNM_Custom1154"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2437)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom1154', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo537'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo537"= FROM "TNM_Custom1153" TO "TNM_Custom1154"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2437)]
   <TIMESPEC "TS_CustomFromTo538"= FROM "TNM_Custom1155" TO "TNM_Custom1154"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2438)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo537"= FROM "TNM_Custom1153" TO "TNM_Custom1154"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2437)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo538"= FROM "TNM_Custom1155" TO "TNM_Custom1154"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2438)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1155', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo538'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo538"= FROM "TNM_Custom1155" TO "TNM_Custom1154"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2438)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo538"= FROM "TNM_Custom1155" TO "TNM_Custom1154"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(2438)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1157', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo539'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo539"= FROM "TNM_Custom1157" TO "TNM_Custom1158"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2439)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo539"= FROM "TNM_Custom1157" TO "TNM_Custom1158"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2439)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1158', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo539'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo539"= FROM "TNM_Custom1157" TO "TNM_Custom1158"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2439)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo539"= FROM "TNM_Custom1157" TO "TNM_Custom1158"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(2439)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1167', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo544'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo544"= FROM "TNM_Custom1167" TO "TNM_Custom1168"
   18.4980002000 ns DATAPATHONLY;> [NuecesRTop.ucf(2444)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo544"= FROM "TNM_Custom1167" TO "TNM_Custom1168"
   18.4980002000 ns DATAPATHONLY;> [NuecesRTop.ucf(2444)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1205', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo563'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo563"= FROM "TNM_Custom1205" TO "TNM_Custom1206"
   46.4952004800 ns DATAPATHONLY;> [NuecesRTop.ucf(2463)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo563"= FROM "TNM_Custom1205" TO "TNM_Custom1206"
   46.4952004800 ns DATAPATHONLY;> [NuecesRTop.ucf(2463)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1207', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo564'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo564"= FROM "TNM_Custom1207" TO "TNM_Custom1208"
   46.4952004800 ns DATAPATHONLY;> [NuecesRTop.ucf(2464)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo564"= FROM "TNM_Custom1207" TO "TNM_Custom1208"
   46.4952004800 ns DATAPATHONLY;> [NuecesRTop.ucf(2464)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1209', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo565'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo565"= FROM "TNM_Custom1209" TO "TNM_Custom1210"
   46.4952004800 ns DATAPATHONLY;> [NuecesRTop.ucf(2465)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo565"= FROM "TNM_Custom1209" TO "TNM_Custom1210"
   46.4952004800 ns DATAPATHONLY;> [NuecesRTop.ucf(2465)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom1211', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo566'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo566"= FROM "TNM_Custom1211" TO "TNM_Custom1212"
   46.4952004800 ns DATAPATHONLY;> [NuecesRTop.ucf(2466)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo566"= FROM "TNM_Custom1211" TO "TNM_Custom1212"
   46.4952004800 ns DATAPATHONLY;> [NuecesRTop.ucf(2466)]

WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(4)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<0> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(47)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(5)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<1> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(48)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(6)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<2> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(49)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(7)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<3> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(50)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(8)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<4> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(51)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(9)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<5> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(52)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(10)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<6> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(53)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(11)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<7> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(54)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(12)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<8> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(55)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(14)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<0> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(57)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(15)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<1> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(58)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(16)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<2> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(59)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(17)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<3> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(60)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(18)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<4> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(61)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(19)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<5> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(62)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(20)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<6> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(63)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(21)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<7> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(64)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(22)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<8> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(65)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(25)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<0> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(68)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(26)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<1> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(69)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(27)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<2> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(70)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(28)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<3> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(71)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(29)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<4> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(72)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(30)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<5> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(73)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(31)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<6> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(74)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(32)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<7> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(75)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(33)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<8> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(76)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(35)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<0> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(78)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(36)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<1> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(79)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(37)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<2> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(80)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(38)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<3> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(81)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(39)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<4> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(82)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(40)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<5> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(83)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(41)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<6> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(84)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(42)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<7> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(85)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(43)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<8> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(86)].
Done...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.Fif
   oClearController/NiFpgaFifoPortResetx/Crossing.PopToPush/PulseSyncBasex/oLoca
   lSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.Fif
   oClearController/NiFpgaFifoPortResetx/Crossing.PushToPop/PulseSyncBasex/oLoca
   lSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFall
   ingEdgex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdge
   x/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex
   /FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_
   1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/
   FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1
   x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.oDa
   taFlopx/GenFlops[1].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.oDa
   taFlopx/GenFlops[0].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.Syn
   cOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRe
   quest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRe
   quest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRe
   quest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkD
   omain/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeStateToBusCl
   kDomain/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeUnderflowSto
   pRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeUnderflowSto
   pRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has unconnected output
   pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeUnderflowSto
   pRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has unconnected output
   pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut
   .SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has unconnected output
   pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut
   .oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut
   .oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE
   _1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdge
   x/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCP
   E_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdg
   ex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.SyncStopRequestStrobe
   ToViClk/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/BlkOut.SyncOReset/c
   2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/IClkToO
   ClkCrossing.SyncToOClk/DataReg/GenFlops[11].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/IClkToO
   ClkCrossing.SyncToOClk/DataReg/GenFlops[12].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/IClkToO
   ClkCrossing.SyncToOClk/DataReg/GenFlops[13].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/ChinchDmaComponentEnableChainx/Output.
   FifoClearController/NiFpgaFifoPortResetx/Crossing.PopToPush/PulseSyncBasex/oL
   ocalSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/ChinchDmaComponentEnableChainx/Output.
   FifoClearController/NiFpgaFifoPortResetx/Crossing.PushToPop/PulseSyncBasex/oL
   ocalSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/ChinchDmaComponentEnableChainx/Output.
   FifoClearController/NiFpgaFifoPortResetx/Crossing.PushToPop/PulseSyncBasex/oL
   ocalSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/ChinchDmaComponentEnableChainx/Output.
   FifoClearController/NiFpgaFifoPortResetx/Crossing.PopToPush/PulseSyncBasex/oL
   ocalSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeStateToBusCl
   kDomain/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeUnderflowSto
   pRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeUnderflowSto
   pRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has unconnected output
   pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeUnderflowSto
   pRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has unconnected output
   pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut
   .SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has unconnected output
   pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut
   .oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut
   .oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE
   _1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdge
   x/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCP
   E_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdg
   ex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.SyncStopRequestStrobe
   ToViClk/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/BlkOut.SyncOReset/c
   2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/IClkToO
   ClkCrossing.SyncToOClk/DataReg/GenFlops[13].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/IClkToO
   ClkCrossing.SyncToOClk/DataReg/GenFlops[12].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/IClkToO
   ClkCrossing.SyncToOClk/DataReg/GenFlops[11].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkD
   omain/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRe
   quest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRe
   quest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRe
   quest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.Syn
   cOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.oDa
   taFlopx/GenFlops[0].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.oDa
   taFlopx/GenFlops[1].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1
   x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/
   FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_
   1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex
   /FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdge
   x/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFall
   ingEdgex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.Fif
   oClearController/NiFpgaFifoPortResetx/Crossing.PushToPop/PulseSyncBasex/oLoca
   lSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.Fif
   oClearController/NiFpgaFifoPortResetx/Crossing.PopToPush/PulseSyncBasex/oLoca
   lSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/Handsha
   keIrqNum/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[0].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[1].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[2].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[3].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[4].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[5].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[6].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[7].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[8].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[9].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[10].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[11].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[12].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[13].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[14].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[15].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[16].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[17].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[18].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[19].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[20].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[21].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[22].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[23].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[24].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[25].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[26].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[27].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[28].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[29].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[30].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[31].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.PulseSyncBoolx/PulseSyncBasex/oLocalSigOutx/FDCPEx'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[0].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[1].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[2].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[3].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[4].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[5].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[6].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[7].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[8].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[9].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[10].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[11].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[12].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[13].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[14].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[15].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[16].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[17].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[18].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[19].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[20].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[21].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[22].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[23].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[24].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[25].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[26].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[27].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[28].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[29].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[30].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[31].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[32].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[0].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[1].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[2].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[3].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[4].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[5].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[6].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[7].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[8].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[9].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[10].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[11].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[12].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[13].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[14].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[15].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[16].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[17].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[18].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[19].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[20].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[21].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[22].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[23].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[24].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[25].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[26].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[27].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[28].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[29].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[30].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[31].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[32].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.PulseSyncBoolx/PulseSyncBasex/oLocalSigOutx/FDCPEx'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.PulseSyncBoolx/PulseSyncBasex/oLocalSigOutx/FDCPEx'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[0].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[1].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[2].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[3].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[4].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[5].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[6].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[7].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[8].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[9].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[10]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[11]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[12]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[13]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[14]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[15]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[16]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[17]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[18]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[19]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[20]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[21]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[22]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[23]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[24]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[25]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[26]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[27]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[28]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[29]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[30]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[31]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[32]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[0].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[1].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[2].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[3].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[4].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[5].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[6].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[7].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[8].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[9].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[10].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[11].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[12].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[13].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[14].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[15].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[16].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[17].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[18].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[19].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[20].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[21].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[22].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[23].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[24].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[25].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[26].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[27].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[28].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[29].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[30].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[31].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[32].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[0].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[1].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[2].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[3].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[4].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[5].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[6].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[7].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[8].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[9].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[10]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[11]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[12]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[13]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[14]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[15]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[16]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[17]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[18]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[19]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[20]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[21]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[22]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[23]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[24]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[25]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[26]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[27]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[28]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[29]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[30]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[31]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[32]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[0].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[1].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[2].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[3].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[4].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[5].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[6].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[7].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[8].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[9].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[10].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[11].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[12].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[13].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[14].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[15].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[16].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[17].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[18].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[19].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[20].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[21].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[22].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[23].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[24].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[25].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[26].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[27].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[28].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[29].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[30].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[31].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[32].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/BlkO
   ut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/BlkOut
   .SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has unconnected output
   pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockToInte
   rface/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_bushold/ImageDataClockShifter.ShiftRegister/SyncBus
   Reset/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_bushold/ChinchClkShifter.ShiftRegister/SyncBusReset
   /PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_bushold/RioClk40Shifter.ShiftRegister/SyncBusReset/
   PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/FPGAwFIFOn13/TypeSelector/GenerateBlockRamFifo.Genera
   teDualClockFifo.BlockRamFifo/NiFpgaFifox/NiFpgaFifoFlagsx/GenDataValidx/DFlop
   BoolVecx/DFlopSLVx/GenFlops[4].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/FPGAwFIFOn12/TypeSelector/GenerateBlockRamFifo.Genera
   teDualClockFifo.BlockRamFifo/NiFpgaFifox/NiFpgaFifoFlagsx/GenDataValidx/DFlop
   BoolVecx/DFlopSLVx/GenFlops[4].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/FPGAwFIFOn11/TypeSelector/GenerateBlockRamFifo.Genera
   teDualClockFifo.BlockRamFifo/NiFpgaFifox/NiFpgaFifoFlagsx/GenDataValidx/DFlop
   BoolVecx/DFlopSLVx/GenFlops[4].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/FPGAwFIFOn10/TypeSelector/GenerateBlockRamFifo.Genera
   teDualClockFifo.BlockRamFifo/NiFpgaFifox/NiFpgaFifoFlagsx/GenDataValidx/DFlop
   BoolVecx/DFlopSLVx/GenFlops[4].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/FPGAwFIFOn9/TypeSelector/GenerateBlockRamFifo.Generat
   eDualClockFifo.BlockRamFifo/NiFpgaFifox/NiFpgaFifoFlagsx/GenDataValidx/DFlopB
   oolVecx/DFlopSLVx/GenFlops[4].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/FPGAwFIFOn8/TypeSelector/GenerateBlockRamFifo.Generat
   eDualClockFifo.BlockRamFifo/NiFpgaFifox/NiFpgaFifoFlagsx/GenDataValidx/DFlopB
   oolVecx/DFlopSLVx/GenFlops[4].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/FPGAwFIFOn7/TypeSelector/GenerateBlockRamFifo.Generat
   eDualClockFifo.BlockRamFifo/NiFpgaFifox/NiFpgaFifoFlagsx/GenDataValidx/DFlopB
   oolVecx/DFlopSLVx/GenFlops[4].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/FPGAwFIFOn6/TypeSelector/GenerateBlockRamFifo.Generat
   eDualClockFifo.BlockRamFifo/NiFpgaFifox/NiFpgaFifoFlagsx/GenDataValidx/DFlopB
   oolVecx/DFlopSLVx/GenFlops[4].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/ViControlx/HostWtAccessBlk.BusClkToReliableClkHS/Cloc
   kDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFa
   llingEdgex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/C
   lockDomainCrossing.BusClkToReliableClkHS/BlkOut.oDataFlopx/GenFlops[0].DFlopx
   /FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/C
   lockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c2ResetFe_msx/DFlo
   pFallingEdgex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_p
   hy_io/u_phy_calib/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_p
   hy_io/u_phy_calib/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_p
   hy_io/u_phy_calib/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_p
   hy_io/u_phy_calib/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_p
   hy_io/u_phy_calib/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_p
   hy_io/u_phy_calib/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N314' has no driver
WARNING:NgdBuild:452 - logical net 'N315' has no driver
WARNING:NgdBuild:452 - logical net 'N316' has no driver
WARNING:NgdBuild:452 - logical net 'N317' has no driver
WARNING:NgdBuild:452 - logical net 'N318' has no driver
WARNING:NgdBuild:452 - logical net 'N319' has no driver
WARNING:NgdBuild:452 - logical net 'N320' has no driver
WARNING:NgdBuild:452 - logical net 'N321' has no driver
WARNING:NgdBuild:452 - logical net 'N322' has no driver
WARNING:NgdBuild:452 - logical net 'N323' has no driver
WARNING:NgdBuild:452 - logical net 'N324' has no driver
WARNING:NgdBuild:452 - logical net 'N325' has no driver
WARNING:NgdBuild:452 - logical net 'N326' has no driver
WARNING:NgdBuild:452 - logical net 'N327' has no driver
WARNING:NgdBuild:452 - logical net 'N328' has no driver
WARNING:NgdBuild:452 - logical net 'N329' has no driver
WARNING:NgdBuild:452 - logical net 'N330' has no driver
WARNING:NgdBuild:452 - logical net 'N331' has no driver
WARNING:NgdBuild:452 - logical net 'N332' has no driver
WARNING:NgdBuild:452 - logical net 'N333' has no driver
WARNING:NgdBuild:452 - logical net 'N334' has no driver
WARNING:NgdBuild:452 - logical net 'N335' has no driver
WARNING:NgdBuild:452 - logical net 'N336' has no driver
WARNING:NgdBuild:452 - logical net 'N337' has no driver
WARNING:NgdBuild:452 - logical net 'N338' has no driver
WARNING:NgdBuild:452 - logical net 'N339' has no driver
WARNING:NgdBuild:452 - logical net 'N340' has no driver
WARNING:NgdBuild:452 - logical net 'N341' has no driver
WARNING:NgdBuild:452 - logical net 'N342' has no driver
WARNING:NgdBuild:452 - logical net 'N343' has no driver
WARNING:NgdBuild:452 - logical net 'N344' has no driver
WARNING:NgdBuild:452 - logical net 'N345' has no driver
WARNING:NgdBuild:452 - logical net 'N346' has no driver
WARNING:NgdBuild:452 - logical net 'N347' has no driver
WARNING:NgdBuild:452 - logical net 'N348' has no driver
WARNING:NgdBuild:452 - logical net 'N349' has no driver
WARNING:NgdBuild:452 - logical net 'N350' has no driver
WARNING:NgdBuild:452 - logical net 'N351' has no driver
WARNING:NgdBuild:452 - logical net 'N352' has no driver
WARNING:NgdBuild:452 - logical net 'N353' has no driver
WARNING:NgdBuild:452 - logical net 'N354' has no driver
WARNING:NgdBuild:452 - logical net 'N355' has no driver
WARNING:NgdBuild:452 - logical net 'N356' has no driver
WARNING:NgdBuild:452 - logical net 'N357' has no driver
WARNING:NgdBuild:452 - logical net 'N358' has no driver
WARNING:NgdBuild:452 - logical net 'N359' has no driver
WARNING:NgdBuild:452 - logical net 'N360' has no driver
WARNING:NgdBuild:452 - logical net 'N361' has no driver
WARNING:NgdBuild:452 - logical net 'N362' has no driver
WARNING:NgdBuild:452 - logical net 'N363' has no driver
WARNING:NgdBuild:452 - logical net 'N364' has no driver
WARNING:NgdBuild:452 - logical net 'N365' has no driver
WARNING:NgdBuild:452 - logical net 'N366' has no driver
WARNING:NgdBuild:452 - logical net 'N367' has no driver
WARNING:NgdBuild:452 - logical net 'N368' has no driver
WARNING:NgdBuild:452 - logical net 'N369' has no driver
WARNING:NgdBuild:452 - logical net 'N370' has no driver
WARNING:NgdBuild:452 - logical net 'N371' has no driver
WARNING:NgdBuild:452 - logical net 'N372' has no driver
WARNING:NgdBuild:452 - logical net 'N373' has no driver
WARNING:NgdBuild:452 - logical net 'N374' has no driver
WARNING:NgdBuild:452 - logical net 'N375' has no driver
WARNING:NgdBuild:452 - logical net 'N376' has no driver
WARNING:NgdBuild:452 - logical net 'N377' has no driver
WARNING:NgdBuild:452 - logical net 'N378' has no driver
WARNING:NgdBuild:452 - logical net 'N379' has no driver
WARNING:NgdBuild:452 - logical net 'N380' has no driver
WARNING:NgdBuild:452 - logical net 'N381' has no driver
WARNING:NgdBuild:452 - logical net 'N382' has no driver
WARNING:NgdBuild:452 - logical net 'N383' has no driver
WARNING:NgdBuild:452 - logical net 'N384' has no driver
WARNING:NgdBuild:452 - logical net 'N385' has no driver
WARNING:NgdBuild:452 - logical net 'N386' has no driver
WARNING:NgdBuild:452 - logical net 'N387' has no driver
WARNING:NgdBuild:452 - logical net 'N388' has no driver
WARNING:NgdBuild:452 - logical net 'N389' has no driver
WARNING:NgdBuild:452 - logical net 'N390' has no driver
WARNING:NgdBuild:452 - logical net 'N391' has no driver
WARNING:NgdBuild:452 - logical net 'N392' has no driver
WARNING:NgdBuild:452 - logical net 'N393' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionTimeoutRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on
   the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionTimeoutRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionTimeoutRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.Syn
   cOReset/c1ResetFastLcl" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRe
   quest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkD
   omain/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeStateToBusCl
   kDomain/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeUnderflowSto
   pRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut
   .SyncOReset/c1ResetFastLcl" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionTimeoutRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionTimeoutRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<11>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<10>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<9>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<8>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<7>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<6>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<5>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<4>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<3>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<2>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<1>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<0>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/BlkOut.SyncOReset/c
   2ResetLcl" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeStateToBusCl
   kDomain/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeUnderflowSto
   pRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut
   .SyncOReset/c1ResetFastLcl" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionTimeoutRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionTimeoutRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<11>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<10>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<9>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<8>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<7>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<6>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<5>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<4>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<3>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<2>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<1>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<0>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/BlkOut.SyncOReset/c
   2ResetLcl" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkD
   omain/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRe
   quest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.Syn
   cOReset/c1ResetFastLcl" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionTimeoutRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionTimeoutRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionTimeoutRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on
   the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/Handsha
   keIrqNum/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<38>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<37>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<36>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<35>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<34>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<33>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<32>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<31>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<30>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<29>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<28>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<27>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<26>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<25>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<24>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<23>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<22>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<21>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<20>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<19>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<18>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<17>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<16>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<15>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<14>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<13>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<12>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<11>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<10>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<9>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<8>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<7>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<6>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<5>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<4>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<3>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<2>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<1>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<0>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<38>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<37>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<36>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<35>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<34>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<33>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<32>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<31>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<30>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<29>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<28>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<27>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<26>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<25>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<24>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<23>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<22>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<21>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<20>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<19>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<18>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<17>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<16>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<15>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<14>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<13>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<12>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<11>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<10>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<9>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<8>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<7>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<6>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<5>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<4>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<3>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<2>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<1>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<0>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/BlkOut
   .SyncOReset/c1ResetFastLcl" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockToInte
   rface/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/ViControlx/HostWtAccessBlk.BusClkToReliableClkHS/Cloc
   kDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c1ResetFastLcl" is on
   the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/C
   lockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c1ResetFastLcl" is
   on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000026
   3<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000026
   5<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000026
   7<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000026
   9<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000026
   b<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000026
   d<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000026
   f<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   1<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000028
   d<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000028
   f<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000029
   1<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000029
   3<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000029
   5<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000029
   7<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000029
   9<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000029
   b<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000026
   4<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000026
   6<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000026
   8<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000026
   a<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000026
   c<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000026
   e<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   0<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   2<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<33>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<32>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<31>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<30>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<29>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<28>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<27>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<26>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<25>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<24>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<23>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<22>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<21>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<20>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<19>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<18>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<17>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<16>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<15>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<14>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<13>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<12>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<11>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<10>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<9>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<8>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<7>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<6>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<5>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<4>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<3>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<2>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   e<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000028
   2<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<63>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<62>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<61>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<60>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<59>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<58>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<57>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<56>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<55>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<54>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<53>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<52>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<51>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<50>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<49>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<48>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<47>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<46>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<45>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<44>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<43>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<42>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<41>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<40>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<39>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<38>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<37>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<36>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<35>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<34>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<33>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<32>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<31>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<30>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<29>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<28>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<27>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<26>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<25>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<24>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<23>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<22>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<21>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<20>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<19>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<18>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<17>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<16>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<15>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<14>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<13>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<12>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<11>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<10>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<9>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<8>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<7>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<6>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<5>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<4>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<3>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<2>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<0>' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPG
   A_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Rectangu
   lar_To_Polar_700_Diagram/FxpRectToPolarInst/FxpRectToPolarCordicEngine/GenSta
   ges[14].FxpCordicEngineGenStagex/FxpHandShakerx/SRL16DR.cSrlDR_0" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPG
   A_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Rectangu
   lar_To_Polar_700_Diagram/FxpRectToPolarInst/FxpRectToPolarCordicEngine/GenSta
   ges[14].FxpCordicEngineGenStagex/FxpHandShakerx/SRL16DR.cSrlDR_0" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPG
   A_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Rectangu
   lar_To_Polar_700_Diagram/FxpRectToPolarInst/FxpRectToPolarCordicEngine/GenSta
   ges[14].FxpCordicEngineGenStagex/FxpHandShakerx/SRL16DR.cSrlDR_0" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPG
   A_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Rectangu
   lar_To_Polar_700_Diagram/FxpRectToPolarInst/FxpRectToPolarCordicEngine/GenSta
   ges[14].FxpCordicEngineGenStagex/FxpHandShakerx/SRL16DR.cSrlDR_0" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPG
   A_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Rectangu
   lar_To_Polar_700_Diagram/FxpRectToPolarInst/FxpRectToPolarCordicEngine/GenSta
   ges[14].FxpCordicEngineGenStagex/FxpHandShakerx/SRL16DR.cSrlDR_0" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPG
   A_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Rectangu
   lar_To_Polar_700_Diagram/FxpRectToPolarInst/FxpRectToPolarCordicEngine/GenSta
INFO:TclTasksC:1850 - process run : Translate is done.
   ges[14].FxpCordicEngineGenStagex/FxpHandShakerx/SRL16DR.cSrlDR_0" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPG
   A_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Rectangu
   lar_To_Polar_700_Diagram/FxpRectToPolarInst/FxpRectToPolarCordicEngine/GenSta
   ges[14].FxpCordicEngineGenStagex/FxpHandShakerx/SRL16DR.cSrlDR_0" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPG
   A_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Rectangu
   lar_To_Polar_700_Diagram/FxpRectToPolarInst/FxpRectToPolarCordicEngine/GenSta
   ges[14].FxpCordicEngineGenStagex/FxpHandShakerx/SRL16DR.cSrlDR_0" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:452 - logical net
   'NI1483Corex/TopClAcqx/Fifox/FifoFlagsx/GenDataValidx/cQ<3>' has no driver
WARNING:NgdBuild:452 - logical net
   'NI1483Corex/TopClAcqx/Fifox/FifoFlagsx/GenDataValidx/cQ<2>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:   183
  Number of warnings: 1396

Total REAL time to NGDBUILD completion: 48 min  20 sec
Total CPU time to NGDBUILD completion:  48 min  2 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "NuecesRTop.bld"...

Process "Translate" failed
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ADPRAM36K.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Accumulated_Sector_Intensity_viAccumul
   ated_Sector_Intensity0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Accumulated_Sector_Intensity_viTotal_W
   ing_Sectors1.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clo
   ne1.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub1Bit.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ArrayIndexNode_344.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Average_Sectors_vi_colon_Clone7.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_Tap_8_dash_Bit_vi_colon_Clone23.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRA
   M_FPGA_vi_colon_Inst.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_Conversion_vi_colon_Clone0
   .vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi_Accessor.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi_asResource_1077.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/BuiltinFIFOCoreFPGAwFIFOn2.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/BuiltinFIFOCoreFPGAwFIFOn3.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/BuiltinFIFOCoreFPGAwFIFOn4.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Pixels_Belong_In_Sector_vi.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_
   Pixel_FIFO_vi_colon_Clone9.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchCommIfcArbiterBase.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentEnableChain.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentInputStateHolder.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentOutputStateHolder.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentStateTransitionEnabl
   eChain.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentStreamStateEnableCha
   in.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaSinkStreamStateController.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaSourceStreamStateController.v
   hd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchInterfaceDmaRegisters.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchIrqInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchLvFpgaInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchLvFpgaIrq.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchRegisterAccess.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchSinkStream.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ClockGenXilinxV5.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Acquire_ctl_9R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Cancel_Acq_ctl
   _12RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Frames_To_Acq_
   ctl_10RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Ignore_DVAL_ct
   l_8RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Initialize_ctl
   _7RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_DVAL_Active_High
   _ctl_2RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_FVAL_Active_High
   _ctl_0RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_LVAL_Active_High
   _ctl_1RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_Line_Scan_ctl_4R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_Spare_Active_Hig
   h_ctl_3RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForMiteIoLikePortOnResInterfa
   ce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForOutPortPortOnResAccumulate
   d_Sector_Intensity_viAccumulated_Sector_Intensity0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForOutPortPortOnResPixel_Loca
   tion_Global_vi_hash_of_Frames_to_Average5.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForSector_Parameters_Left_ctl
   _34RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForSector_Parameters_Right_ct
   l_35RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForSim_ctl_31RHFpgaReadPortOn
   Resbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForTopEnablesPortOnResTopEnab
   lePassThru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Byte_Mode_ctl_22RHFpg
   aReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Receive_ctl_21RHFpgaR
   eadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Set_Baud_Rate_ctl_23R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Transmit_ctl_20RHFpga
   ReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopBoolFallingEdge.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopBoolVec.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopFallingEdge.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSlvResetVal.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopUnsigned.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DPRAM32Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DPRAM64Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DdsAccumulator.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_If_Left_or_Right_Sector_vi_c
   olon_Clone11.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_Sector_Edge_Location_vi.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DiagramReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncAsyncInBase.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncBoolAsyncIn.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncSL.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncSlAsyncIn.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncWithResetValueSL.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncWithResetValueSLV.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DualPortRAM.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DualPortRAM_Inferred.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_3.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_4.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_5.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_6.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_7.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_8.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn3.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn4.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FeedbackInitResourceTwoDomains.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FeedbackNonSctlCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FifoPtrClockCrossing.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FloatingFeedbackGInit.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FloatingFeedbackShiftReg.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAddSub.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAdder.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAdderWrap.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngine.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicPreproCirVec.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDiv.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInteger.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivPreproc.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivRnd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivSign.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivSigned.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivStage.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivWrap.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDynamicShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpHandShaker.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpMultiCycleEnableChainCtrl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpNormalize.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRectToPolar.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRectToPolarWrap.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRegStage.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpShiftCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpSubtracter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpSubtracterWrap.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpThreeWireToFourWire.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/GenDataValid.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBaseResetCross.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeSLV_Ack.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeWithResetValueBase.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeWithResetValueSLV.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmRAMArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InvisibleResholder.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/IoPort2LvFpga.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/IsFirstCallPrimitive_1015.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000000_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000001_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000002_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000000d_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000015_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000017_TimedLoopDiagram.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000018_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000019_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000022_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructure_291.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000026_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000034_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000003e_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0
   002.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0
   003.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructure_190.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e0_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e0_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e6_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ea_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ea_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ed_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ef_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f1_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f4_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f8_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000fe_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000105_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000109_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000110_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000116_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011a_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011d_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011d_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000013c_WhileLoop.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000146_WhileLoop.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000147_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000147_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructure_375.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   002.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   003.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   004.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   005.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   006.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   007.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   008.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructure_369.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000153_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000153_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000153_CaseStructure_372.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000154_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000154_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000015f_ForLoop.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000160_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000160_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000161_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000161_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000180_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000181_ForLoop.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000191_ForLoop.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000196_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000197_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000019f_TimedLoopDiagram.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001b9_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001b9_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001ba_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001ba_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001be_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bf_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bf_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001c0_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001c0_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e1_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e4_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e4_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e5_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e5_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0
   002.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0
   003.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0
   004.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructure_487.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e9_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e9_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000021e_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000021f_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000258_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000259_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000292_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000293_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000002cc_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000002cd_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000306_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000307_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000340_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000341_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000037a_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000037b_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003bd_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003bd_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c0_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c3_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c6_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c9_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003cc_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003cf_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003d2_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003f4_TimedLoopDiagram.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000418_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000041a_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera
   _with_DRAM_FPGA.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_
   1056.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_
   1060.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_
   1061.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_
   33.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbDelayer.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbPowerOf2.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbRW.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbSerializeAccess.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBlockRamFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBlockRamSingleClkFifo.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBoolOpNot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBuiltInFifoResetControl.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBuiltinFifoCounter.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDiRead.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDistributedRam.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDistributedRamFifo.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDoWrite.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDualPortRam.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDualPortRam_Inferred.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoClearControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoCountControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPopBuffer.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPortReset.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPushPopControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoResource.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoTypeSelector.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFlipFlopFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaGlobalResHolderRead.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaGlobalResHolderWrite.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaHostAccessibleRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLocalResHolderRead.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLocalResHolderWrite.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLvSplitNumber.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaPipelinedOrGateTreeSlv.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaPulseSyncBaseWrapper.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegFrameworkShiftReg.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCoreBase.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaSelect.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaShiftReg.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCompareToZero.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvDecrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvDivide.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFixedToFloat.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatAddCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatCompare.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatCompareCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatCompareToZero.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatDecrement.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatDivide.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatDivideCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatIncrement.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatSubtract.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatSubtractCore.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatToFixed.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatToFixedCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaClipContainer.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaStockDigitalInput.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaStockDigitalOutput.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCeiling.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompareToZero.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpDecrement.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpDivide.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandler.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandlerSlv.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpIncrement.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpMultiCycleEnableHandler.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpShiftBase.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpSubtract.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvLogicalShift.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToFixedPoint.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToFloatingPoint.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToInteger.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Add.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Divide.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Equal.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Greater.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32GreaterOrEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Less.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32LessOrEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32NotEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Subtract.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesDramMain.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmDPRAM.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmFifoFlags.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmOutputHandler.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PacketSink.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viCurrent_X_Pixe
   l_Location0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viFrame_Count4.v
   hd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viX_Resolution2.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viY_Resolution3.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgADPRAM36KUtil.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgByteArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinch.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinchArbiter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinchCommunicationInterface.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinchConfig.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgCommIntConfiguration.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgCommunicationInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgDataPackingFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgDmaRegs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFpgaDeviceSpecs.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxpArithmetic.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxpDivide.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxpMathUtilities.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgInStrmFifoUtil.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgIoPort2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgLvFpgaConst.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaArbiter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaCoresFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaFifoGenericValue.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaIrqRegisters.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaUtilities.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaViControlRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiLvPrims.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgOneHot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgStreamStates.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgSwitchedChinch.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PulseSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PulseSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ReplaceArrayNode_349.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ReplaceArrayNode_362.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ResetSync.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Rising_Edge_Detect_vi_colon_Clone3.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SafeBusCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Sector_Analysis_Module_vi.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SingleClkFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SingleClkFifoFlags.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SinkStreamDataReceiver.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SinkStreamTcrUpdateController.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/StrmArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrInd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrIndOpt.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SyncFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TheWindow.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimedLoopController.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimedLoopCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimedLoopDomainCrosser.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimeoutManager.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TopEnablePassThru.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Update_Current_Pixel_Locations_vi_colo
   n_Clone10.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ViControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ViSignature.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/XDataNode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/XDataNodeOut.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arrayLpIndx_355.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arrayLpIndx_386.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arrayLpIndx_403.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arraycollect_391.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/bushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ddr2_idelay_ctrl.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ddr2_infrastructure.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/forloop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/whileloop.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ADPRAM36K.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Accumulated_Sector_Intensity_viAccumul
   ated_Sector_Intensity0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Accumulated_Sector_Intensity_viTotal_W
   ing_Sectors1.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clo
   ne1.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub1Bit.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ArrayIndexNode_344.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Average_Sectors_vi_colon_Clone7.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_Tap_8_dash_Bit_vi_colon_Clone23.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRA
   M_FPGA_vi_colon_Inst.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_Conversion_vi_colon_Clone0
   .vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi_Accessor.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi_asResource_1077.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/BuiltinFIFOCoreFPGAwFIFOn2.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/BuiltinFIFOCoreFPGAwFIFOn3.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/BuiltinFIFOCoreFPGAwFIFOn4.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Pixels_Belong_In_Sector_vi.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_
   Pixel_FIFO_vi_colon_Clone9.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchCommIfcArbiterBase.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentEnableChain.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentInputStateHolder.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentOutputStateHolder.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentStateTransitionEnabl
   eChain.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentStreamStateEnableCha
   in.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaSinkStreamStateController.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaSourceStreamStateController.v
   hd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchInterfaceDmaRegisters.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchIrqInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchLvFpgaInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchLvFpgaIrq.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchRegisterAccess.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchSinkStream.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ClockGenXilinxV5.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Acquire_ctl_9R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Cancel_Acq_ctl
   _12RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Frames_To_Acq_
   ctl_10RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Ignore_DVAL_ct
   l_8RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Initialize_ctl
   _7RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_DVAL_Active_High
   _ctl_2RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_FVAL_Active_High
   _ctl_0RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_LVAL_Active_High
   _ctl_1RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_Line_Scan_ctl_4R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_Spare_Active_Hig
   h_ctl_3RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForMiteIoLikePortOnResInterfa
   ce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForOutPortPortOnResAccumulate
   d_Sector_Intensity_viAccumulated_Sector_Intensity0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForOutPortPortOnResPixel_Loca
   tion_Global_vi_hash_of_Frames_to_Average5.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForSector_Parameters_Left_ctl
   _34RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForSector_Parameters_Right_ct
   l_35RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForSim_ctl_31RHFpgaReadPortOn
   Resbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForTopEnablesPortOnResTopEnab
   lePassThru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Byte_Mode_ctl_22RHFpg
   aReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Receive_ctl_21RHFpgaR
   eadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Set_Baud_Rate_ctl_23R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Transmit_ctl_20RHFpga
   ReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopBoolFallingEdge.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopBoolVec.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopFallingEdge.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSlvResetVal.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopUnsigned.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DPRAM32Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DPRAM64Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DdsAccumulator.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_If_Left_or_Right_Sector_vi_c
   olon_Clone11.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_Sector_Edge_Location_vi.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DiagramReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncAsyncInBase.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncBoolAsyncIn.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncSL.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncSlAsyncIn.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncWithResetValueSL.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncWithResetValueSLV.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DualPortRAM.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DualPortRAM_Inferred.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_3.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_4.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_5.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_6.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_7.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_8.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn3.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn4.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FeedbackInitResourceTwoDomains.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FeedbackNonSctlCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FifoPtrClockCrossing.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FloatingFeedbackGInit.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FloatingFeedbackShiftReg.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAddSub.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAdder.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAdderWrap.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngine.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicPreproCirVec.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDiv.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInteger.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivPreproc.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivRnd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivSign.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivSigned.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivStage.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivWrap.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDynamicShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpHandShaker.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpMultiCycleEnableChainCtrl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpNormalize.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRectToPolar.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRectToPolarWrap.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRegStage.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpShiftCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpSubtracter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpSubtracterWrap.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpThreeWireToFourWire.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/GenDataValid.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBaseResetCross.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeSLV_Ack.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeWithResetValueBase.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeWithResetValueSLV.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmRAMArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InvisibleResholder.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/IoPort2LvFpga.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/IsFirstCallPrimitive_1015.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000000_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000001_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000002_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000000d_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000015_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000017_TimedLoopDiagram.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000018_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000019_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000022_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructure_291.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000026_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000034_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000003e_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0
   002.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0
   003.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructure_190.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e0_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e0_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e6_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ea_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ea_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ed_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ef_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f1_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f4_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f8_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000fe_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000105_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000109_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000110_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000116_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011a_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011d_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011d_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000013c_WhileLoop.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000146_WhileLoop.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000147_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000147_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructure_375.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   002.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   003.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   004.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   005.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   006.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   007.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   008.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructure_369.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000153_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000153_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000153_CaseStructure_372.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000154_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000154_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000015f_ForLoop.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000160_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000160_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000161_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000161_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000180_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000181_ForLoop.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000191_ForLoop.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000196_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000197_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000019f_TimedLoopDiagram.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001b9_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001b9_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001ba_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001ba_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001be_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bf_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bf_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001c0_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001c0_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e1_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e4_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e4_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e5_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e5_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0
   002.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0
   003.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0
   004.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructure_487.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e9_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e9_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000021e_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000021f_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000258_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000259_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000292_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000293_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000002cc_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000002cd_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000306_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000307_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000340_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000341_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000037a_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000037b_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003bd_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003bd_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c0_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c3_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c6_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c9_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003cc_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003cf_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003d2_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003f4_TimedLoopDiagram.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000418_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000041a_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera
   _with_DRAM_FPGA.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_
   1056.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_
   1060.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_
   1061.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_
   33.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbDelayer.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbPowerOf2.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbRW.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbSerializeAccess.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBlockRamFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBlockRamSingleClkFifo.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBoolOpNot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBuiltInFifoResetControl.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBuiltinFifoCounter.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDiRead.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDistributedRam.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDistributedRamFifo.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDoWrite.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDualPortRam.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDualPortRam_Inferred.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoClearControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoCountControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPopBuffer.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPortReset.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPushPopControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoResource.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoTypeSelector.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFlipFlopFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaGlobalResHolderRead.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaGlobalResHolderWrite.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaHostAccessibleRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLocalResHolderRead.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLocalResHolderWrite.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLvSplitNumber.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaPipelinedOrGateTreeSlv.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaPulseSyncBaseWrapper.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegFrameworkShiftReg.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCoreBase.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaSelect.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaShiftReg.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCompareToZero.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvDecrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvDivide.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFixedToFloat.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatAddCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatCompare.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatCompareCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatCompareToZero.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatDecrement.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatDivide.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatDivideCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatIncrement.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatSubtract.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatSubtractCore.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatToFixed.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatToFixedCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaClipContainer.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaStockDigitalInput.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaStockDigitalOutput.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCeiling.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompareToZero.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpDecrement.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpDivide.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandler.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandlerSlv.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpIncrement.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpMultiCycleEnableHandler.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpShiftBase.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpSubtract.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvLogicalShift.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToFixedPoint.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToFloatingPoint.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToInteger.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Add.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Divide.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Equal.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Greater.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32GreaterOrEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Less.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32LessOrEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32NotEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Subtract.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesDramMain.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmDPRAM.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmFifoFlags.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmOutputHandler.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PacketSink.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viCurrent_X_Pixe
   l_Location0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viFrame_Count4.v
   hd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viX_Resolution2.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viY_Resolution3.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgADPRAM36KUtil.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgByteArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinch.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinchArbiter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinchCommunicationInterface.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinchConfig.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgCommIntConfiguration.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgCommunicationInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgDataPackingFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgDmaRegs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFpgaDeviceSpecs.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxpArithmetic.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxpDivide.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxpMathUtilities.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgInStrmFifoUtil.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgIoPort2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgLvFpgaConst.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaArbiter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaCoresFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaFifoGenericValue.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaIrqRegisters.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaUtilities.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaViControlRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiLvPrims.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgOneHot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgStreamStates.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgSwitchedChinch.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PulseSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PulseSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ReplaceArrayNode_349.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ReplaceArrayNode_362.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ResetSync.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Rising_Edge_Detect_vi_colon_Clone3.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SafeBusCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Sector_Analysis_Module_vi.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SingleClkFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SingleClkFifoFlags.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SinkStreamDataReceiver.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SinkStreamTcrUpdateController.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/StrmArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrInd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrIndOpt.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SyncFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TheWindow.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimedLoopController.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimedLoopCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimedLoopDomainCrosser.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimeoutManager.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TopEnablePassThru.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Update_Current_Pixel_Locations_vi_colo
   n_Clone10.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ViControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ViSignature.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/XDataNode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/XDataNodeOut.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arrayLpIndx_355.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arrayLpIndx_386.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arrayLpIndx_403.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arraycollect_391.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/bushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ddr2_idelay_ctrl.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ddr2_infrastructure.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/forloop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/whileloop.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ADPRAM36K.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Accumulated_Sector_Intensity_viAccumul
   ated_Sector_Intensity0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Accumulated_Sector_Intensity_viTotal_W
   ing_Sectors1.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clo
   ne1.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub1Bit.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ArrayIndexNode_344.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Average_Sectors_vi_colon_Clone7.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_Tap_8_dash_Bit_vi_colon_Clone23.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRA
   M_FPGA_vi_colon_Inst.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_Conversion_vi_colon_Clone0
   .vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi_Accessor.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi_asResource_1077.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/BuiltinFIFOCoreFPGAwFIFOn2.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/BuiltinFIFOCoreFPGAwFIFOn3.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/BuiltinFIFOCoreFPGAwFIFOn4.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Pixels_Belong_In_Sector_vi.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_
   Pixel_FIFO_vi_colon_Clone9.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchCommIfcArbiterBase.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentEnableChain.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentInputStateHolder.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentOutputStateHolder.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentStateTransitionEnabl
   eChain.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentStreamStateEnableCha
   in.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaSinkStreamStateController.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaSourceStreamStateController.v
   hd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchInterfaceDmaRegisters.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchIrqInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchLvFpgaInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchLvFpgaIrq.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchRegisterAccess.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchSinkStream.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ClockGenXilinxV5.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Acquire_ctl_9R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Cancel_Acq_ctl
   _12RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Frames_To_Acq_
   ctl_10RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Ignore_DVAL_ct
   l_8RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Initialize_ctl
   _7RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_DVAL_Active_High
   _ctl_2RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_FVAL_Active_High
   _ctl_0RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_LVAL_Active_High
   _ctl_1RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_Line_Scan_ctl_4R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_Spare_Active_Hig
   h_ctl_3RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForMiteIoLikePortOnResInterfa
   ce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForOutPortPortOnResAccumulate
   d_Sector_Intensity_viAccumulated_Sector_Intensity0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForOutPortPortOnResPixel_Loca
   tion_Global_vi_hash_of_Frames_to_Average5.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForSector_Parameters_Left_ctl
   _34RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForSector_Parameters_Right_ct
   l_35RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForSim_ctl_31RHFpgaReadPortOn
   Resbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForTopEnablesPortOnResTopEnab
   lePassThru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Byte_Mode_ctl_22RHFpg
   aReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Receive_ctl_21RHFpgaR
   eadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Set_Baud_Rate_ctl_23R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Transmit_ctl_20RHFpga
   ReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopBoolFallingEdge.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopBoolVec.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopFallingEdge.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSlvResetVal.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopUnsigned.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DPRAM32Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DPRAM64Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DdsAccumulator.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_If_Left_or_Right_Sector_vi_c
   olon_Clone11.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_Sector_Edge_Location_vi.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DiagramReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncAsyncInBase.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncBoolAsyncIn.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncSL.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncSlAsyncIn.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncWithResetValueSL.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncWithResetValueSLV.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DualPortRAM.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DualPortRAM_Inferred.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_3.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_4.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_5.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_6.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_7.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_8.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn3.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn4.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FeedbackInitResourceTwoDomains.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FeedbackNonSctlCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FifoPtrClockCrossing.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FloatingFeedbackGInit.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FloatingFeedbackShiftReg.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAddSub.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAdder.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAdderWrap.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngine.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicPreproCirVec.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDiv.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInteger.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivPreproc.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivRnd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivSign.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivSigned.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivStage.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivWrap.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDynamicShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpHandShaker.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpMultiCycleEnableChainCtrl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpNormalize.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRectToPolar.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRectToPolarWrap.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRegStage.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpShiftCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpSubtracter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpSubtracterWrap.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpThreeWireToFourWire.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/GenDataValid.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBaseResetCross.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeSLV_Ack.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeWithResetValueBase.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeWithResetValueSLV.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmRAMArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InvisibleResholder.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/IoPort2LvFpga.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/IsFirstCallPrimitive_1015.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000000_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000001_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000002_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000000d_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000015_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000017_TimedLoopDiagram.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000018_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000019_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000022_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructure_291.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000026_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000034_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000003e_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0
   002.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0
   003.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructure_190.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e0_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e0_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e6_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ea_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ea_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ed_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ef_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f1_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f4_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f8_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000fe_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000105_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000109_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000110_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000116_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011a_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011d_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011d_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000013c_WhileLoop.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000146_WhileLoop.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000147_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000147_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructure_375.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   002.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   003.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   004.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   005.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   006.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   007.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   008.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructure_369.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000153_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000153_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000153_CaseStructure_372.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000154_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000154_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000015f_ForLoop.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000160_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000160_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000161_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000161_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000180_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000181_ForLoop.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000191_ForLoop.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000196_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000197_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000019f_TimedLoopDiagram.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001b9_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001b9_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001ba_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001ba_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001be_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bf_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bf_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001c0_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001c0_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e1_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e4_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e4_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e5_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e5_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0
   002.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0
   003.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0
   004.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructure_487.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e9_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e9_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000021e_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000021f_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000258_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000259_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000292_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000293_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000002cc_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000002cd_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000306_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000307_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000340_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000341_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000037a_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000037b_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003bd_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003bd_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c0_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c3_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c6_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c9_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003cc_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003cf_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003d2_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003f4_TimedLoopDiagram.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000418_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000041a_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera
   _with_DRAM_FPGA.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_
   1056.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_
   1060.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_
   1061.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_
   33.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbDelayer.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbPowerOf2.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbRW.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbSerializeAccess.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBlockRamFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBlockRamSingleClkFifo.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBoolOpNot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBuiltInFifoResetControl.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBuiltinFifoCounter.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDiRead.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDistributedRam.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDistributedRamFifo.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDoWrite.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDualPortRam.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDualPortRam_Inferred.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoClearControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoCountControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPopBuffer.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPortReset.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPushPopControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoResource.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoTypeSelector.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFlipFlopFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaGlobalResHolderRead.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaGlobalResHolderWrite.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaHostAccessibleRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLocalResHolderRead.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLocalResHolderWrite.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLvSplitNumber.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaPipelinedOrGateTreeSlv.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaPulseSyncBaseWrapper.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegFrameworkShiftReg.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCoreBase.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaSelect.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaShiftReg.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCompareToZero.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvDecrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvDivide.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFixedToFloat.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatAddCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatCompare.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatCompareCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatCompareToZero.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatDecrement.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatDivide.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatDivideCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatIncrement.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatSubtract.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatSubtractCore.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatToFixed.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatToFixedCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaClipContainer.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaStockDigitalInput.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaStockDigitalOutput.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCeiling.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompareToZero.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpDecrement.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpDivide.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandler.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandlerSlv.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpIncrement.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpMultiCycleEnableHandler.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpShiftBase.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpSubtract.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvLogicalShift.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToFixedPoint.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToFloatingPoint.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToInteger.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Add.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Divide.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Equal.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Greater.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32GreaterOrEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Less.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32LessOrEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32NotEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Subtract.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesDramMain.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmDPRAM.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmFifoFlags.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmOutputHandler.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PacketSink.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viCurrent_X_Pixe
   l_Location0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viFrame_Count4.v
   hd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viX_Resolution2.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viY_Resolution3.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgADPRAM36KUtil.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgByteArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinch.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinchArbiter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinchCommunicationInterface.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinchConfig.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgCommIntConfiguration.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgCommunicationInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgDataPackingFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgDmaRegs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFpgaDeviceSpecs.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxpArithmetic.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxpDivide.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxpMathUtilities.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgInStrmFifoUtil.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgIoPort2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgLvFpgaConst.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaArbiter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaCoresFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaFifoGenericValue.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaIrqRegisters.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaUtilities.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaViControlRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiLvPrims.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgOneHot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgStreamStates.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgSwitchedChinch.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PulseSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PulseSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ReplaceArrayNode_349.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ReplaceArrayNode_362.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ResetSync.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Rising_Edge_Detect_vi_colon_Clone3.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SafeBusCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Sector_Analysis_Module_vi.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SingleClkFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SingleClkFifoFlags.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SinkStreamDataReceiver.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SinkStreamTcrUpdateController.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/StrmArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrInd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrIndOpt.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SyncFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TheWindow.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimedLoopController.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimedLoopCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimedLoopDomainCrosser.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimeoutManager.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TopEnablePassThru.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Update_Current_Pixel_Locations_vi_colo
   n_Clone10.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ViControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ViSignature.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/XDataNode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/XDataNodeOut.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arrayLpIndx_355.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arrayLpIndx_386.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arrayLpIndx_403.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arraycollect_391.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/bushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ddr2_idelay_ctrl.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ddr2_infrastructure.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/forloop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/whileloop.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl

Started : "Translate".
Running ngdbuild...
Command Line: ngdbuild -intstyle ise -dd _ngo -aul -nt timestamp -u -uc NuecesRTop.ucf -p xc5vlx50-ff676-1 NuecesRTop.ngc NuecesRTop.ngd

Command Line:
/opt/apps/NIFPGA/programs/xilinx14_4/ISE/bin/lin/unwrapped/ngdbuild -intstyle
ise -dd _ngo -aul -nt timestamp -u -uc NuecesRTop.ucf -p xc5vlx50-ff676-1
NuecesRTop.ngc NuecesRTop.ngd

Reading NGO file "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.ngc" ...
Loading design module
"/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/BuiltinFIFOCoreFPGAwFIFOn2.ngc"...
Loading design module
"/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/BuiltinFIFOCoreFPGAwFIFOn3.ngc"...
Loading design module
"/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/BuiltinFIFOCoreFPGAwFIFOn4.ngc"...
Loading design module
"/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/IoPort2Wrapper.ngc"...
Loading design module "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NI1483Core.ngc"...
Loading design module
"/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SafePowerForLVFPGA.ngc"...
Loading design module "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pack80To256.ngc"...
Loading design module "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pack256To64.ngc"...
Loading design module
"/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FlexRio_Fifo128Bit_InputFifo_v100.ngc"...
Loading design module
"/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FlexRio_Fifo128Bit_OutputFifo_v100.ngc"..
.
Loading design module "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/dram32IntfA.ngc"...
Loading design module "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/dram32IntfB.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "NuecesRTop.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_RioClk40Derived_to_BusCLk 
        = FROM "RioClk40DerivedDomain"       TO "BusClk125Domain"             8
   ns  DATAPATHONLY;> [NuecesRTop.ucf(501)]: Unable to find an active 'TimeGrp'
   or 'TNM' or 'TPSync' constraint named 'RioClk40DerivedDomain'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_BusClk_to_RioClk40Derived 
        = FROM "BusClk125Domain"             TO "RioClk40DerivedDomain"       8
   ns  DATAPATHONLY;> [NuecesRTop.ucf(502)]: Unable to find an active 'TimeGrp'
   or 'TNM' or 'TPSync' constraint named 'RioClk40DerivedDomain'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_ImageDataClockDerived_to_BusCLk = FROM "ImageDataClockDerivedDomain" TO
   "BusClk125Domain"             8 ns  DATAPATHONLY;> [NuecesRTop.ucf(503)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'ImageDataClockDerivedDomain'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_BusClk_to_ImageDataClockDerived = FROM "BusClk125Domain"             TO
   "ImageDataClockDerivedDomain" 8 ns  DATAPATHONLY;> [NuecesRTop.ucf(504)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'ImageDataClockDerivedDomain'.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1005;> [NuecesRTop.ucf(1705)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1008;> [NuecesRTop.ucf(1707)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1009;> [NuecesRTop.ucf(1708)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1012;> [NuecesRTop.ucf(1710)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1027;> [NuecesRTop.ucf(1723)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1030;> [NuecesRTop.ucf(1725)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1031;> [NuecesRTop.ucf(1726)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1034;> [NuecesRTop.ucf(1728)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1049;> [NuecesRTop.ucf(1741)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1052;> [NuecesRTop.ucf(1743)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1053;> [NuecesRTop.ucf(1744)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1056;> [NuecesRTop.ucf(1746)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1071;> [NuecesRTop.ucf(1759)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1074;> [NuecesRTop.ucf(1761)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1075;> [NuecesRTop.ucf(1762)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1078;> [NuecesRTop.ucf(1764)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1093;> [NuecesRTop.ucf(1777)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1096;> [NuecesRTop.ucf(1779)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1097;> [NuecesRTop.ucf(1780)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1100;> [NuecesRTop.ucf(1782)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1115;> [NuecesRTop.ucf(1795)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1118;> [NuecesRTop.ucf(1797)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1119;> [NuecesRTop.ucf(1798)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1122;> [NuecesRTop.ucf(1800)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1137;> [NuecesRTop.ucf(1813)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1140;> [NuecesRTop.ucf(1815)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1141;> [NuecesRTop.ucf(1816)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1144;> [NuecesRTop.ucf(1818)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1159;> [NuecesRTop.ucf(1831)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1162;> [NuecesRTop.ucf(1833)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1163;> [NuecesRTop.ucf(1834)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem - The string
   '*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM = TNM_Custom1166;> [NuecesRTop.ucf(1836)]'
   contains 7 wildcards. A name matching was attempted since the env variable
   XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo7"= FROM
   "TNM_Custom15" TO "TNM_Custom16" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1907)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom15'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo52"= FROM
   "TNM_Custom165" TO "TNM_Custom166" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1952)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom165'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo149"= FROM
   "TNM_Custom371" TO "TNM_Custom372" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2049)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom371'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo312"= FROM
   "TNM_Custom703" TO "TNM_Custom704" 48.4950005000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2212)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom703'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo312"= FROM
   "TNM_Custom703" TO "TNM_Custom704" 48.4950005000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2212)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom704'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo313"= FROM
   "TNM_Custom705" TO "TNM_Custom706" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2213)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom705'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo313"= FROM
   "TNM_Custom705" TO "TNM_Custom706" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2213)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom706'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo314"= FROM
   "TNM_Custom707" TO "TNM_Custom708" 23.2476002400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2214)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom707'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo314"= FROM
   "TNM_Custom707" TO "TNM_Custom708" 23.2476002400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2214)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom708'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo315"= FROM
   "TNM_Custom706" TO "TNM_Custom710" 12.3737501250 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2215)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom706'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo315"= FROM
   "TNM_Custom706" TO "TNM_Custom710" 12.3737501250 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2215)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom710'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo316"= FROM
   "TNM_Custom9" TO "TNM_Custom712" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2216)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom712'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo317"= FROM
   "TNM_Custom708" TO "TNM_Custom714" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2217)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom708'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo317"= FROM
   "TNM_Custom708" TO "TNM_Custom714" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2217)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom714'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo318"= FROM
   "TNM_Custom715" TO "TNM_Custom716" 48.4950005000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2218)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom715'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo318"= FROM
   "TNM_Custom715" TO "TNM_Custom716" 48.4950005000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2218)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom716'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo319"= FROM
   "TNM_Custom717" TO "TNM_Custom718" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2219)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom717'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo319"= FROM
   "TNM_Custom717" TO "TNM_Custom718" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2219)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom718'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo320"= FROM
   "TNM_Custom719" TO "TNM_Custom720" 23.2476002400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2220)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom719'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo320"= FROM
   "TNM_Custom719" TO "TNM_Custom720" 23.2476002400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2220)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom720'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo321"= FROM
   "TNM_Custom718" TO "TNM_Custom722" 12.3737501250 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2221)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom718'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo321"= FROM
   "TNM_Custom718" TO "TNM_Custom722" 12.3737501250 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2221)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom722'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo322"= FROM
   "TNM_Custom9" TO "TNM_Custom724" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2222)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom724'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo323"= FROM
   "TNM_Custom720" TO "TNM_Custom726" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2223)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom720'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo323"= FROM
   "TNM_Custom720" TO "TNM_Custom726" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2223)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom726'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo407"= FROM
   "TNM_Custom893" TO "TNM_Custom894" 18.4980002000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2307)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom893'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo407"= FROM
   "TNM_Custom893" TO "TNM_Custom894" 18.4980002000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2307)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom894'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo408"= FROM
   "TNM_Custom895" TO "TNM_Custom896" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2308)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom895'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo408"= FROM
   "TNM_Custom895" TO "TNM_Custom896" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2308)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom896'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo409"= FROM
   "TNM_Custom897" TO "TNM_Custom898" 23.2476002400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2309)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom897'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo409"= FROM
   "TNM_Custom897" TO "TNM_Custom898" 23.2476002400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2309)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom898'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo410"= FROM
   "TNM_Custom896" TO "TNM_Custom900" 4.8745000500 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2310)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom896'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo410"= FROM
   "TNM_Custom896" TO "TNM_Custom900" 4.8745000500 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2310)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom900'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo411"= FROM
   "TNM_Custom9" TO "TNM_Custom902" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2311)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom902'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo412"= FROM
   "TNM_Custom898" TO "TNM_Custom904" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2312)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom898'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo412"= FROM
   "TNM_Custom898" TO "TNM_Custom904" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2312)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom904'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo425"= FROM
   "TNM_Custom929" TO "TNM_Custom930" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2325)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom929'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo425"= FROM
   "TNM_Custom929" TO "TNM_Custom930" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2325)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom930'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo426"= FROM
   "TNM_Custom931" TO "TNM_Custom932" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2326)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom931'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo426"= FROM
   "TNM_Custom931" TO "TNM_Custom932" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2326)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom932'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo427"= FROM
   "TNM_Custom933" TO "TNM_Custom934" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2327)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom933'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo427"= FROM
   "TNM_Custom933" TO "TNM_Custom934" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2327)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom934'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo428"= FROM
   "TNM_Custom935" TO "TNM_Custom934" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2328)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom935'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo428"= FROM
   "TNM_Custom935" TO "TNM_Custom934" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2328)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom934'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo429"= FROM
   "TNM_Custom937" TO "TNM_Custom938" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2329)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom937'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo429"= FROM
   "TNM_Custom937" TO "TNM_Custom938" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2329)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom938'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo430"= FROM
   "TNM_Custom939" TO "TNM_Custom940" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2330)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom939'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo430"= FROM
   "TNM_Custom939" TO "TNM_Custom940" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2330)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom940'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo431"= FROM
   "TNM_Custom941" TO "TNM_Custom940" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2331)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom941'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo431"= FROM
   "TNM_Custom941" TO "TNM_Custom940" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2331)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom940'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo432"= FROM
   "TNM_Custom943" TO "TNM_Custom944" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2332)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom943'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo432"= FROM
   "TNM_Custom943" TO "TNM_Custom944" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2332)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom944'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo434"= FROM
   "TNM_Custom947" TO "TNM_Custom948" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2334)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom947'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo434"= FROM
   "TNM_Custom947" TO "TNM_Custom948" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2334)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom948'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo435"= FROM
   "TNM_Custom949" TO "TNM_Custom950" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2335)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom949'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo435"= FROM
   "TNM_Custom949" TO "TNM_Custom950" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2335)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom950'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo436"= FROM
   "TNM_Custom951" TO "TNM_Custom952" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2336)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom951'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo436"= FROM
   "TNM_Custom951" TO "TNM_Custom952" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2336)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom952'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo437"= FROM
   "TNM_Custom953" TO "TNM_Custom954" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2337)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom953'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo437"= FROM
   "TNM_Custom953" TO "TNM_Custom954" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2337)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom954'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo438"= FROM
   "TNM_Custom955" TO "TNM_Custom954" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2338)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom955'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo438"= FROM
   "TNM_Custom955" TO "TNM_Custom954" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2338)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom954'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo439"= FROM
   "TNM_Custom957" TO "TNM_Custom958" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2339)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom957'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo439"= FROM
   "TNM_Custom957" TO "TNM_Custom958" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2339)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom958'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo440"= FROM
   "TNM_Custom959" TO "TNM_Custom960" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2340)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom959'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo440"= FROM
   "TNM_Custom959" TO "TNM_Custom960" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2340)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom960'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo441"= FROM
   "TNM_Custom961" TO "TNM_Custom960" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2341)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom961'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo441"= FROM
   "TNM_Custom961" TO "TNM_Custom960" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2341)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom960'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo442"= FROM
   "TNM_Custom963" TO "TNM_Custom964" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2342)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom963'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo442"= FROM
   "TNM_Custom963" TO "TNM_Custom964" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2342)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom964'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo444"= FROM
   "TNM_Custom967" TO "TNM_Custom968" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2344)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom967'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo444"= FROM
   "TNM_Custom967" TO "TNM_Custom968" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2344)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom968'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo445"= FROM
   "TNM_Custom969" TO "TNM_Custom970" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2345)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom969'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo445"= FROM
   "TNM_Custom969" TO "TNM_Custom970" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2345)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom970'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo446"= FROM
   "TNM_Custom971" TO "TNM_Custom972" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2346)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom971'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo446"= FROM
   "TNM_Custom971" TO "TNM_Custom972" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2346)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom972'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo447"= FROM
   "TNM_Custom973" TO "TNM_Custom974" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2347)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom973'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo447"= FROM
   "TNM_Custom973" TO "TNM_Custom974" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2347)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom974'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo448"= FROM
   "TNM_Custom975" TO "TNM_Custom974" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2348)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom975'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo448"= FROM
   "TNM_Custom975" TO "TNM_Custom974" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2348)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom974'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo449"= FROM
   "TNM_Custom977" TO "TNM_Custom978" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2349)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom977'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo449"= FROM
   "TNM_Custom977" TO "TNM_Custom978" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2349)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom978'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo450"= FROM
   "TNM_Custom979" TO "TNM_Custom980" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2350)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom979'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo450"= FROM
   "TNM_Custom979" TO "TNM_Custom980" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2350)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom980'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo451"= FROM
   "TNM_Custom981" TO "TNM_Custom980" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2351)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom981'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo451"= FROM
   "TNM_Custom981" TO "TNM_Custom980" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2351)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom980'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo452"= FROM
   "TNM_Custom983" TO "TNM_Custom984" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2352)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom983'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo452"= FROM
   "TNM_Custom983" TO "TNM_Custom984" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2352)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom984'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo454"= FROM
   "TNM_Custom987" TO "TNM_Custom988" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2354)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom987'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo454"= FROM
   "TNM_Custom987" TO "TNM_Custom988" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2354)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom988'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo455"= FROM
   "TNM_Custom989" TO "TNM_Custom990" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2355)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom989'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo455"= FROM
   "TNM_Custom989" TO "TNM_Custom990" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2355)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom990'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo456"= FROM
   "TNM_Custom991" TO "TNM_Custom992" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2356)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom991'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo456"= FROM
   "TNM_Custom991" TO "TNM_Custom992" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2356)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom992'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo457"= FROM
   "TNM_Custom993" TO "TNM_Custom994" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2357)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom993'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo457"= FROM
   "TNM_Custom993" TO "TNM_Custom994" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2357)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom994'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo458"= FROM
   "TNM_Custom995" TO "TNM_Custom994" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2358)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom995'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo458"= FROM
   "TNM_Custom995" TO "TNM_Custom994" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2358)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom994'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo459"= FROM
   "TNM_Custom997" TO "TNM_Custom998" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2359)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom997'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo459"= FROM
   "TNM_Custom997" TO "TNM_Custom998" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2359)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom998'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo460"= FROM
   "TNM_Custom999" TO "TNM_Custom1000" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2360)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom999'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo460"= FROM
   "TNM_Custom999" TO "TNM_Custom1000" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2360)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1000'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo461"= FROM
   "TNM_Custom1001" TO "TNM_Custom1000" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2361)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1001'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo461"= FROM
   "TNM_Custom1001" TO "TNM_Custom1000" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2361)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1000'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo462"= FROM
   "TNM_Custom1003" TO "TNM_Custom1004" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2362)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1003'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo462"= FROM
   "TNM_Custom1003" TO "TNM_Custom1004" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2362)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1004'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo467"= FROM
   "TNM_Custom1013" TO "TNM_Custom1014" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2367)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1013'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo467"= FROM
   "TNM_Custom1013" TO "TNM_Custom1014" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2367)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1014'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo468"= FROM
   "TNM_Custom1015" TO "TNM_Custom1016" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2368)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1015'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo468"= FROM
   "TNM_Custom1015" TO "TNM_Custom1016" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2368)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1016'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo469"= FROM
   "TNM_Custom1017" TO "TNM_Custom1016" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2369)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1017'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo469"= FROM
   "TNM_Custom1017" TO "TNM_Custom1016" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2369)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1016'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo470"= FROM
   "TNM_Custom1019" TO "TNM_Custom1020" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2370)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1019'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo470"= FROM
   "TNM_Custom1019" TO "TNM_Custom1020" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2370)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1020'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo471"= FROM
   "TNM_Custom1021" TO "TNM_Custom1022" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2371)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1021'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo471"= FROM
   "TNM_Custom1021" TO "TNM_Custom1022" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2371)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1022'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo472"= FROM
   "TNM_Custom1023" TO "TNM_Custom1022" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2372)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1023'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo472"= FROM
   "TNM_Custom1023" TO "TNM_Custom1022" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2372)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1022'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo473"= FROM
   "TNM_Custom1025" TO "TNM_Custom1026" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2373)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1025'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo473"= FROM
   "TNM_Custom1025" TO "TNM_Custom1026" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2373)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1026'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo478"= FROM
   "TNM_Custom1035" TO "TNM_Custom1036" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2378)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1035'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo478"= FROM
   "TNM_Custom1035" TO "TNM_Custom1036" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2378)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1036'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo479"= FROM
   "TNM_Custom1037" TO "TNM_Custom1038" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2379)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1037'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo479"= FROM
   "TNM_Custom1037" TO "TNM_Custom1038" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2379)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1038'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo480"= FROM
   "TNM_Custom1039" TO "TNM_Custom1038" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2380)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1039'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo480"= FROM
   "TNM_Custom1039" TO "TNM_Custom1038" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2380)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1038'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo481"= FROM
   "TNM_Custom1041" TO "TNM_Custom1042" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2381)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1041'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo481"= FROM
   "TNM_Custom1041" TO "TNM_Custom1042" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2381)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1042'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo482"= FROM
   "TNM_Custom1043" TO "TNM_Custom1044" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2382)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1043'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo482"= FROM
   "TNM_Custom1043" TO "TNM_Custom1044" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2382)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1044'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo483"= FROM
   "TNM_Custom1045" TO "TNM_Custom1044" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2383)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1045'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo483"= FROM
   "TNM_Custom1045" TO "TNM_Custom1044" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2383)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1044'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo484"= FROM
   "TNM_Custom1047" TO "TNM_Custom1048" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2384)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1047'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo484"= FROM
   "TNM_Custom1047" TO "TNM_Custom1048" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2384)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1048'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo489"= FROM
   "TNM_Custom1057" TO "TNM_Custom1058" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2389)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1057'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo489"= FROM
   "TNM_Custom1057" TO "TNM_Custom1058" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2389)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1058'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo490"= FROM
   "TNM_Custom1059" TO "TNM_Custom1060" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2390)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1059'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo490"= FROM
   "TNM_Custom1059" TO "TNM_Custom1060" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2390)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1060'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo491"= FROM
   "TNM_Custom1061" TO "TNM_Custom1060" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2391)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1061'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo491"= FROM
   "TNM_Custom1061" TO "TNM_Custom1060" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2391)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1060'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo492"= FROM
   "TNM_Custom1063" TO "TNM_Custom1064" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2392)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1063'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo492"= FROM
   "TNM_Custom1063" TO "TNM_Custom1064" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2392)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1064'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo493"= FROM
   "TNM_Custom1065" TO "TNM_Custom1066" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2393)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1065'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo493"= FROM
   "TNM_Custom1065" TO "TNM_Custom1066" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2393)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1066'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo494"= FROM
   "TNM_Custom1067" TO "TNM_Custom1066" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2394)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1067'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo494"= FROM
   "TNM_Custom1067" TO "TNM_Custom1066" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2394)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1066'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo495"= FROM
   "TNM_Custom1069" TO "TNM_Custom1070" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2395)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1069'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo495"= FROM
   "TNM_Custom1069" TO "TNM_Custom1070" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2395)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1070'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo500"= FROM
   "TNM_Custom1079" TO "TNM_Custom1080" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2400)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1079'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo500"= FROM
   "TNM_Custom1079" TO "TNM_Custom1080" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2400)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1080'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo501"= FROM
   "TNM_Custom1081" TO "TNM_Custom1082" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2401)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1081'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo501"= FROM
   "TNM_Custom1081" TO "TNM_Custom1082" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2401)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1082'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo502"= FROM
   "TNM_Custom1083" TO "TNM_Custom1082" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2402)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1083'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo502"= FROM
   "TNM_Custom1083" TO "TNM_Custom1082" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2402)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1082'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo503"= FROM
   "TNM_Custom1085" TO "TNM_Custom1086" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2403)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1085'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo503"= FROM
   "TNM_Custom1085" TO "TNM_Custom1086" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2403)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1086'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo504"= FROM
   "TNM_Custom1087" TO "TNM_Custom1088" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2404)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1087'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo504"= FROM
   "TNM_Custom1087" TO "TNM_Custom1088" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2404)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1088'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo505"= FROM
   "TNM_Custom1089" TO "TNM_Custom1088" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2405)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1089'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo505"= FROM
   "TNM_Custom1089" TO "TNM_Custom1088" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2405)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1088'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo506"= FROM
   "TNM_Custom1091" TO "TNM_Custom1092" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2406)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1091'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo506"= FROM
   "TNM_Custom1091" TO "TNM_Custom1092" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2406)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1092'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo511"= FROM
   "TNM_Custom1101" TO "TNM_Custom1102" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2411)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1101'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo511"= FROM
   "TNM_Custom1101" TO "TNM_Custom1102" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2411)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1102'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo512"= FROM
   "TNM_Custom1103" TO "TNM_Custom1104" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2412)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1103'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo512"= FROM
   "TNM_Custom1103" TO "TNM_Custom1104" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2412)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1104'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo513"= FROM
   "TNM_Custom1105" TO "TNM_Custom1104" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2413)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1105'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo513"= FROM
   "TNM_Custom1105" TO "TNM_Custom1104" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2413)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1104'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo514"= FROM
   "TNM_Custom1107" TO "TNM_Custom1108" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2414)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1107'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo514"= FROM
   "TNM_Custom1107" TO "TNM_Custom1108" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2414)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1108'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo515"= FROM
   "TNM_Custom1109" TO "TNM_Custom1110" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2415)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1109'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo515"= FROM
   "TNM_Custom1109" TO "TNM_Custom1110" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2415)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1110'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo516"= FROM
   "TNM_Custom1111" TO "TNM_Custom1110" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2416)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1111'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo516"= FROM
   "TNM_Custom1111" TO "TNM_Custom1110" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2416)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1110'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo517"= FROM
   "TNM_Custom1113" TO "TNM_Custom1114" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2417)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1113'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo517"= FROM
   "TNM_Custom1113" TO "TNM_Custom1114" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2417)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1114'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo522"= FROM
   "TNM_Custom1123" TO "TNM_Custom1124" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2422)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1123'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo522"= FROM
   "TNM_Custom1123" TO "TNM_Custom1124" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2422)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1124'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo523"= FROM
   "TNM_Custom1125" TO "TNM_Custom1126" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2423)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1125'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo523"= FROM
   "TNM_Custom1125" TO "TNM_Custom1126" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2423)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1126'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo524"= FROM
   "TNM_Custom1127" TO "TNM_Custom1126" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2424)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1127'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo524"= FROM
   "TNM_Custom1127" TO "TNM_Custom1126" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2424)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1126'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo525"= FROM
   "TNM_Custom1129" TO "TNM_Custom1130" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2425)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1129'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo525"= FROM
   "TNM_Custom1129" TO "TNM_Custom1130" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2425)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1130'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo526"= FROM
   "TNM_Custom1131" TO "TNM_Custom1132" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2426)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1131'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo526"= FROM
   "TNM_Custom1131" TO "TNM_Custom1132" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2426)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1132'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo527"= FROM
   "TNM_Custom1133" TO "TNM_Custom1132" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2427)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1133'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo527"= FROM
   "TNM_Custom1133" TO "TNM_Custom1132" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2427)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1132'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo528"= FROM
   "TNM_Custom1135" TO "TNM_Custom1136" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2428)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1135'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo528"= FROM
   "TNM_Custom1135" TO "TNM_Custom1136" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2428)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1136'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo533"= FROM
   "TNM_Custom1145" TO "TNM_Custom1146" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2433)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1145'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo533"= FROM
   "TNM_Custom1145" TO "TNM_Custom1146" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2433)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1146'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo534"= FROM
   "TNM_Custom1147" TO "TNM_Custom1148" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2434)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1147'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo534"= FROM
   "TNM_Custom1147" TO "TNM_Custom1148" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2434)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1148'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo535"= FROM
   "TNM_Custom1149" TO "TNM_Custom1148" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2435)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1149'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo535"= FROM
   "TNM_Custom1149" TO "TNM_Custom1148" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2435)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1148'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo536"= FROM
   "TNM_Custom1151" TO "TNM_Custom1152" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2436)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1151'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo536"= FROM
   "TNM_Custom1151" TO "TNM_Custom1152" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2436)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1152'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo537"= FROM
   "TNM_Custom1153" TO "TNM_Custom1154" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2437)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1153'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo537"= FROM
   "TNM_Custom1153" TO "TNM_Custom1154" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2437)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1154'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo538"= FROM
   "TNM_Custom1155" TO "TNM_Custom1154" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2438)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1155'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo538"= FROM
   "TNM_Custom1155" TO "TNM_Custom1154" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2438)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1154'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo539"= FROM
   "TNM_Custom1157" TO "TNM_Custom1158" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2439)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1157'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo539"= FROM
   "TNM_Custom1157" TO "TNM_Custom1158" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2439)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1158'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo544"= FROM
   "TNM_Custom1167" TO "TNM_Custom1168" 18.4980002000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2444)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1167'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo563"= FROM
   "TNM_Custom1205" TO "TNM_Custom1206" 46.4952004800 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2463)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1205'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo564"= FROM
   "TNM_Custom1207" TO "TNM_Custom1208" 46.4952004800 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2464)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1207'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo565"= FROM
   "TNM_Custom1209" TO "TNM_Custom1210" 46.4952004800 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2465)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1209'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo566"= FROM
   "TNM_Custom1211" TO "TNM_Custom1212" 46.4952004800 ns DATAPATHONLY;>
   [NuecesRTop.ucf(2466)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom1211'.

WARNING:ConstraintSystem - TNM : BusClk125Domain was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_RxLowSpeedClk_to_BusClk         = FROM "RxLowSpeedClkDomain"    
       TO "BusClk125Domain"             14 ns DATAPATHONLY;>
   [NuecesRTop.ucf(493)]
   <TIMESPEC TS_BusClk_to_RxLowSpeedClk         = FROM "BusClk125Domain"        
       TO "RxLowSpeedClkDomain"         14 ns DATAPATHONLY;>
   [NuecesRTop.ucf(494)]
   <TIMESPEC TS_XClk_to_BusClk                  = FROM "XClkDomain"             
       TO "BusClk125Domain"             14 ns DATAPATHONLY;>
   [NuecesRTop.ucf(495)]
   <TIMESPEC TS_BusClk_to_XClk                  = FROM "BusClk125Domain"        
       TO "XClkDomain"                  14 ns DATAPATHONLY;>
   [NuecesRTop.ucf(496)]
   <TIMESPEC TS_RioClk40_to_BusClk              = FROM "RioClk40Domain"         
       TO "BusClk125Domain"             14 ns DATAPATHONLY;>
   [NuecesRTop.ucf(497)]
   <TIMESPEC TS_BusClk_to_RioClk40              = FROM "BusClk125Domain"        
       TO "RioClk40Domain"              14 ns DATAPATHONLY;>
   [NuecesRTop.ucf(498)]
   <TIMESPEC TS_ImageDataClock_to_BusCLk        = FROM "ImageDataClockDomain"   
       TO "BusClk125Domain"             14 ns DATAPATHONLY;>
   [NuecesRTop.ucf(499)]
   <TIMESPEC TS_BusClk_to_ImageDataClock        = FROM "BusClk125Domain"        
       TO "ImageDataClockDomain"        14 ns DATAPATHONLY;>
   [NuecesRTop.ucf(500)]
   <TIMESPEC TS_RioClk40Derived_to_BusCLk       = FROM "RioClk40DerivedDomain"  
       TO "BusClk125Domain"             8 ns  DATAPATHONLY;>
   [NuecesRTop.ucf(501)]
   <TIMESPEC TS_BusClk_to_RioClk40Derived       = FROM "BusClk125Domain"        
       TO "RioClk40DerivedDomain"       8 ns  DATAPATHONLY;>
   [NuecesRTop.ucf(502)]
   <TIMESPEC TS_ImageDataClockDerived_to_BusCLk = FROM
   "ImageDataClockDerivedDomain" TO "BusClk125Domain"             8 ns 
   DATAPATHONLY;> [NuecesRTop.ucf(503)]
   <TIMESPEC TS_BusClk_to_ImageDataClockDerived = FROM "BusClk125Domain"        
       TO "ImageDataClockDerivedDomain" 8 ns  DATAPATHONLY;>
   [NuecesRTop.ucf(504)]




WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(4)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<0> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(47)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(5)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<1> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(48)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(6)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<2> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(49)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(7)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<3> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(50)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(8)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<4> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(51)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(9)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<5> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(52)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(10)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<6> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(53)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(11)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<7> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(54)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(12)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<8> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(55)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(14)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<0> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(57)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(15)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<1> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(58)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(16)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<2> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(59)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(17)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<3> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(60)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(18)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<4> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(61)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(19)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<5> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(62)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(20)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<6> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(63)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(21)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<7> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(64)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(22)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<8> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(65)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(25)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<0> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(68)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(26)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<1> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(69)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(27)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<2> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(70)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(28)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<3> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(71)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(29)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<4> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(72)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(30)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<5> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(73)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(31)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<6> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(74)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(32)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<7> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(75)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(33)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<8> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(76)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(35)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<0> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(78)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(36)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<1> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(79)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(37)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<2> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(80)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(38)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<3> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(81)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(39)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<4> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(82)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(40)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<5> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(83)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(41)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<6> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(84)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(42)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<7> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(85)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(43)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<8> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(86)].
Done...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.Fif
   oClearController/NiFpgaFifoPortResetx/Crossing.PopToPush/PulseSyncBasex/oLoca
   lSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.Fif
   oClearController/NiFpgaFifoPortResetx/Crossing.PushToPop/PulseSyncBasex/oLoca
   lSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFall
   ingEdgex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdge
   x/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex
   /FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_
   1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/
   FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1
   x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.oDa
   taFlopx/GenFlops[1].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.oDa
   taFlopx/GenFlops[0].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.Syn
   cOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRe
   quest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRe
   quest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRe
   quest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkD
   omain/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeStateToBusCl
   kDomain/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeUnderflowSto
   pRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeUnderflowSto
   pRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has unconnected output
   pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeUnderflowSto
   pRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has unconnected output
   pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut
   .SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has unconnected output
   pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut
   .oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut
   .oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE
   _1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdge
   x/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCP
   E_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdg
   ex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.SyncStopRequestStrobe
   ToViClk/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/BlkOut.SyncOReset/c
   2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/IClkToO
   ClkCrossing.SyncToOClk/DataReg/GenFlops[11].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/IClkToO
   ClkCrossing.SyncToOClk/DataReg/GenFlops[12].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/IClkToO
   ClkCrossing.SyncToOClk/DataReg/GenFlops[13].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/ChinchDmaComponentEnableChainx/Output.
   FifoClearController/NiFpgaFifoPortResetx/Crossing.PopToPush/PulseSyncBasex/oL
   ocalSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/ChinchDmaComponentEnableChainx/Output.
   FifoClearController/NiFpgaFifoPortResetx/Crossing.PushToPop/PulseSyncBasex/oL
   ocalSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/ChinchDmaComponentEnableChainx/Output.
   FifoClearController/NiFpgaFifoPortResetx/Crossing.PushToPop/PulseSyncBasex/oL
   ocalSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/ChinchDmaComponentEnableChainx/Output.
   FifoClearController/NiFpgaFifoPortResetx/Crossing.PopToPush/PulseSyncBasex/oL
   ocalSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeStateToBusCl
   kDomain/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeUnderflowSto
   pRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeUnderflowSto
   pRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has unconnected output
   pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeUnderflowSto
   pRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has unconnected output
   pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut
   .SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has unconnected output
   pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut
   .oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut
   .oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE
   _1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdge
   x/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCP
   E_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdg
   ex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.SyncStopRequestStrobe
   ToViClk/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/BlkOut.SyncOReset/c
   2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/IClkToO
   ClkCrossing.SyncToOClk/DataReg/GenFlops[13].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/IClkToO
   ClkCrossing.SyncToOClk/DataReg/GenFlops[12].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmFifoFlagsx/IClkToO
   ClkCrossing.SyncToOClk/DataReg/GenFlops[11].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkD
   omain/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRe
   quest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRe
   quest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRe
   quest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.Syn
   cOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.oDa
   taFlopx/GenFlops[0].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.oDa
   taFlopx/GenFlops[1].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1
   x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/
   FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_
   1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex
   /FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdge
   x/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFall
   ingEdgex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.Fif
   oClearController/NiFpgaFifoPortResetx/Crossing.PushToPop/PulseSyncBasex/oLoca
   lSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.Fif
   oClearController/NiFpgaFifoPortResetx/Crossing.PopToPush/PulseSyncBasex/oLoca
   lSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/Handsha
   keIrqNum/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[0].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[1].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[2].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[3].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[4].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[5].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[6].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[7].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[8].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[9].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[10].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[11].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[12].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[13].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[14].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[15].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[16].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[17].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[18].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[19].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[20].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[21].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[22].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[23].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[24].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[25].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[26].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[27].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[28].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[29].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[30].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[31].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.PulseSyncBoolx/PulseSyncBasex/oLocalSigOutx/FDCPEx'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[0].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[1].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[2].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[3].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[4].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[5].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[6].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[7].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[8].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[9].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[10].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[11].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[12].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[13].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[14].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[15].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[16].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[17].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[18].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[19].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[20].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[21].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[22].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[23].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[24].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[25].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[26].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[27].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[28].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[29].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[30].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[31].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[32].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[0].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[1].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[2].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[3].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[4].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[5].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[6].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[7].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[8].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[9].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[10].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[11].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[12].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[13].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[14].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[15].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[16].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[17].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[18].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[19].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[20].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[21].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[22].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[23].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[24].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[25].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[26].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[27].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[28].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[29].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[30].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[31].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000015_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[32].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.PulseSyncBoolx/PulseSyncBasex/oLocalSigOutx/FDCPEx'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.PulseSyncBoolx/PulseSyncBasex/oLocalSigOutx/FDCPEx'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[0].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[1].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[2].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[3].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[4].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[5].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[6].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[7].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[8].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[9].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[10]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[11]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[12]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[13]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[14]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[15]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[16]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[17]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[18]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[19]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[20]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[21]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[22]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[23]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[24]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[25]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[26]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[27]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[28]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[29]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[30]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[31]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[32]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[0].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[1].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[2].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[3].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[4].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[5].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[6].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[7].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[8].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[9].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[10].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[11].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[12].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[13].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[14].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[15].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[16].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[17].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[18].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[19].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[20].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[21].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[22].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[23].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[24].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[25].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[26].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[27].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[28].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[29].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[30].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[31].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[32].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[0].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[1].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[2].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[3].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[4].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[5].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[6].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[7].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[8].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[9].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[10]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[11]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[12]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[13]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[14]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[15]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[16]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[17]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[18]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[19]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[20]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[21]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[22]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[23]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[24]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[25]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[26]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[27]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[28]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[29]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[30]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[31]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[32]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[0].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[1].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[2].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[3].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[4].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[5].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[6].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[7].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[8].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[9].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[10].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[11].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[12].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[13].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[14].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[15].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[16].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[17].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[18].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[19].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[20].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[21].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[22].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[23].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[24].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[25].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[26].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[27].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[28].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[29].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[30].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[31].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_4166/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[32].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/BlkO
   ut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/BlkOut
   .SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has unconnected output
   pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockToInte
   rface/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_bushold/ImageDataClockShifter.ShiftRegister/SyncBus
   Reset/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_bushold/ChinchClkShifter.ShiftRegister/SyncBusReset
   /PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_bushold/RioClk40Shifter.ShiftRegister/SyncBusReset/
   PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/FPGAwFIFOn13/TypeSelector/GenerateBlockRamFifo.Genera
   teDualClockFifo.BlockRamFifo/NiFpgaFifox/NiFpgaFifoFlagsx/GenDataValidx/DFlop
   BoolVecx/DFlopSLVx/GenFlops[4].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/FPGAwFIFOn12/TypeSelector/GenerateBlockRamFifo.Genera
   teDualClockFifo.BlockRamFifo/NiFpgaFifox/NiFpgaFifoFlagsx/GenDataValidx/DFlop
   BoolVecx/DFlopSLVx/GenFlops[4].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/FPGAwFIFOn11/TypeSelector/GenerateBlockRamFifo.Genera
   teDualClockFifo.BlockRamFifo/NiFpgaFifox/NiFpgaFifoFlagsx/GenDataValidx/DFlop
   BoolVecx/DFlopSLVx/GenFlops[4].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/FPGAwFIFOn10/TypeSelector/GenerateBlockRamFifo.Genera
   teDualClockFifo.BlockRamFifo/NiFpgaFifox/NiFpgaFifoFlagsx/GenDataValidx/DFlop
   BoolVecx/DFlopSLVx/GenFlops[4].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/FPGAwFIFOn9/TypeSelector/GenerateBlockRamFifo.Generat
   eDualClockFifo.BlockRamFifo/NiFpgaFifox/NiFpgaFifoFlagsx/GenDataValidx/DFlopB
   oolVecx/DFlopSLVx/GenFlops[4].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/FPGAwFIFOn8/TypeSelector/GenerateBlockRamFifo.Generat
   eDualClockFifo.BlockRamFifo/NiFpgaFifox/NiFpgaFifoFlagsx/GenDataValidx/DFlopB
   oolVecx/DFlopSLVx/GenFlops[4].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/FPGAwFIFOn7/TypeSelector/GenerateBlockRamFifo.Generat
   eDualClockFifo.BlockRamFifo/NiFpgaFifox/NiFpgaFifoFlagsx/GenDataValidx/DFlopB
   oolVecx/DFlopSLVx/GenFlops[4].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/FPGAwFIFOn6/TypeSelector/GenerateBlockRamFifo.Generat
   eDualClockFifo.BlockRamFifo/NiFpgaFifox/NiFpgaFifoFlagsx/GenDataValidx/DFlopB
   oolVecx/DFlopSLVx/GenFlops[4].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/ViControlx/HostWtAccessBlk.BusClkToReliableClkHS/Cloc
   kDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFa
   llingEdgex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/C
   lockDomainCrossing.BusClkToReliableClkHS/BlkOut.oDataFlopx/GenFlops[0].DFlopx
   /FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/C
   lockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c2ResetFe_msx/DFlo
   pFallingEdgex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_p
   hy_io/u_phy_calib/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_p
   hy_io/u_phy_calib/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_p
   hy_io/u_phy_calib/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_p
   hy_io/u_phy_calib/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_p
   hy_io/u_phy_calib/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_p
   hy_io/u_phy_calib/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N314' has no driver
WARNING:NgdBuild:452 - logical net 'N315' has no driver
WARNING:NgdBuild:452 - logical net 'N316' has no driver
WARNING:NgdBuild:452 - logical net 'N317' has no driver
WARNING:NgdBuild:452 - logical net 'N318' has no driver
WARNING:NgdBuild:452 - logical net 'N319' has no driver
WARNING:NgdBuild:452 - logical net 'N320' has no driver
WARNING:NgdBuild:452 - logical net 'N321' has no driver
WARNING:NgdBuild:452 - logical net 'N322' has no driver
WARNING:NgdBuild:452 - logical net 'N323' has no driver
WARNING:NgdBuild:452 - logical net 'N324' has no driver
WARNING:NgdBuild:452 - logical net 'N325' has no driver
WARNING:NgdBuild:452 - logical net 'N326' has no driver
WARNING:NgdBuild:452 - logical net 'N327' has no driver
WARNING:NgdBuild:452 - logical net 'N328' has no driver
WARNING:NgdBuild:452 - logical net 'N329' has no driver
WARNING:NgdBuild:452 - logical net 'N330' has no driver
WARNING:NgdBuild:452 - logical net 'N331' has no driver
WARNING:NgdBuild:452 - logical net 'N332' has no driver
WARNING:NgdBuild:452 - logical net 'N333' has no driver
WARNING:NgdBuild:452 - logical net 'N334' has no driver
WARNING:NgdBuild:452 - logical net 'N335' has no driver
WARNING:NgdBuild:452 - logical net 'N336' has no driver
WARNING:NgdBuild:452 - logical net 'N337' has no driver
WARNING:NgdBuild:452 - logical net 'N338' has no driver
WARNING:NgdBuild:452 - logical net 'N339' has no driver
WARNING:NgdBuild:452 - logical net 'N340' has no driver
WARNING:NgdBuild:452 - logical net 'N341' has no driver
WARNING:NgdBuild:452 - logical net 'N342' has no driver
WARNING:NgdBuild:452 - logical net 'N343' has no driver
WARNING:NgdBuild:452 - logical net 'N344' has no driver
WARNING:NgdBuild:452 - logical net 'N345' has no driver
WARNING:NgdBuild:452 - logical net 'N346' has no driver
WARNING:NgdBuild:452 - logical net 'N347' has no driver
WARNING:NgdBuild:452 - logical net 'N348' has no driver
WARNING:NgdBuild:452 - logical net 'N349' has no driver
WARNING:NgdBuild:452 - logical net 'N350' has no driver
WARNING:NgdBuild:452 - logical net 'N351' has no driver
WARNING:NgdBuild:452 - logical net 'N352' has no driver
WARNING:NgdBuild:452 - logical net 'N353' has no driver
WARNING:NgdBuild:452 - logical net 'N354' has no driver
WARNING:NgdBuild:452 - logical net 'N355' has no driver
WARNING:NgdBuild:452 - logical net 'N356' has no driver
WARNING:NgdBuild:452 - logical net 'N357' has no driver
WARNING:NgdBuild:452 - logical net 'N358' has no driver
WARNING:NgdBuild:452 - logical net 'N359' has no driver
WARNING:NgdBuild:452 - logical net 'N360' has no driver
WARNING:NgdBuild:452 - logical net 'N361' has no driver
WARNING:NgdBuild:452 - logical net 'N362' has no driver
WARNING:NgdBuild:452 - logical net 'N363' has no driver
WARNING:NgdBuild:452 - logical net 'N364' has no driver
WARNING:NgdBuild:452 - logical net 'N365' has no driver
WARNING:NgdBuild:452 - logical net 'N366' has no driver
WARNING:NgdBuild:452 - logical net 'N367' has no driver
WARNING:NgdBuild:452 - logical net 'N368' has no driver
WARNING:NgdBuild:452 - logical net 'N369' has no driver
WARNING:NgdBuild:452 - logical net 'N370' has no driver
WARNING:NgdBuild:452 - logical net 'N371' has no driver
WARNING:NgdBuild:452 - logical net 'N372' has no driver
WARNING:NgdBuild:452 - logical net 'N373' has no driver
WARNING:NgdBuild:452 - logical net 'N374' has no driver
WARNING:NgdBuild:452 - logical net 'N375' has no driver
WARNING:NgdBuild:452 - logical net 'N376' has no driver
WARNING:NgdBuild:452 - logical net 'N377' has no driver
WARNING:NgdBuild:452 - logical net 'N378' has no driver
WARNING:NgdBuild:452 - logical net 'N379' has no driver
WARNING:NgdBuild:452 - logical net 'N380' has no driver
WARNING:NgdBuild:452 - logical net 'N381' has no driver
WARNING:NgdBuild:452 - logical net 'N382' has no driver
WARNING:NgdBuild:452 - logical net 'N383' has no driver
WARNING:NgdBuild:452 - logical net 'N384' has no driver
WARNING:NgdBuild:452 - logical net 'N385' has no driver
WARNING:NgdBuild:452 - logical net 'N386' has no driver
WARNING:NgdBuild:452 - logical net 'N387' has no driver
WARNING:NgdBuild:452 - logical net 'N388' has no driver
WARNING:NgdBuild:452 - logical net 'N389' has no driver
WARNING:NgdBuild:452 - logical net 'N390' has no driver
WARNING:NgdBuild:452 - logical net 'N391' has no driver
WARNING:NgdBuild:452 - logical net 'N392' has no driver
WARNING:NgdBuild:452 - logical net 'N393' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionTimeoutRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on
   the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionTimeoutRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionTimeoutRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.Syn
   cOReset/c1ResetFastLcl" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRe
   quest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkD
   omain/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeStateToBusCl
   kDomain/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeUnderflowSto
   pRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut
   .SyncOReset/c1ResetFastLcl" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionTimeoutRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionTimeoutRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<11>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<10>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<9>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<8>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<7>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<6>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<5>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<4>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<3>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<2>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<1>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<0>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/BlkOut.SyncOReset/c
   2ResetLcl" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeStateToBusCl
   kDomain/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.HandshakeUnderflowSto
   pRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/BlkUnderflow.HandshakeUnderflow/BlkOut
   .SyncOReset/c1ResetFastLcl" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionTimeoutRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionTimeoutRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<11>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<10>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<9>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<8>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<7>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<6>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<5>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<4>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<3>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<2>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<1>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/iLclStoredData<0>"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/HandshakeFullCount/BlkOut.SyncOReset/c
   2ResetLcl" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkD
   omain/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRe
   quest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.Syn
   cOReset/c1ResetFastLcl" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionTimeoutRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionTimeoutRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionTimeoutRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on
   the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/Handsha
   keIrqNum/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<38>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<37>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<36>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<35>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<34>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<33>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<32>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<31>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<30>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<29>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<28>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<27>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<26>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<25>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<24>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<23>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<22>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<21>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<20>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<19>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<18>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<17>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<16>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<15>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<14>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<13>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<12>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<11>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<10>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<9>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<8>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<7>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<6>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<5>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<4>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<3>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<2>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<1>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<0>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<38>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<37>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<36>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<35>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<34>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<33>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<32>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<31>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<30>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<29>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<28>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<27>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<26>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<25>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<24>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<23>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<22>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<21>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<20>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<19>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<18>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<17>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<16>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<15>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<14>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<13>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<12>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<11>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<10>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<9>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<8>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<7>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<6>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<5>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<4>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<3>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<2>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<1>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<0>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/BlkOut
   .SyncOReset/c1ResetFastLcl" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockToInte
   rface/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/ViControlx/HostWtAccessBlk.BusClkToReliableClkHS/Cloc
   kDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c1ResetFastLcl" is on
   the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/C
   lockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c1ResetFastLcl" is
   on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000026
   3<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000026
   5<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000026
   7<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000026
   9<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000026
   b<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000026
   d<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000026
   f<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   1<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000028
   d<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000028
   f<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000029
   1<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000029
   3<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000029
   5<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000029
   7<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000029
   9<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000029
   b<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000026
   4<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000026
   6<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000026
   8<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000026
   a<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000026
   c<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000026
   e<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   0<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   2<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<33>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<32>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<31>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<30>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<29>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<28>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<27>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<26>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<25>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<24>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<23>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<22>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<21>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<20>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<19>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<18>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<17>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<16>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<15>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<14>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<13>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<12>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<11>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<10>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<9>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<8>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<7>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<6>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<5>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<4>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<3>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<2>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   4<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000027
   e<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/res_8000028
   2<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<63>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<62>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<61>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<60>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<59>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<58>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<57>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<56>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<55>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<54>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<53>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<52>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<51>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<50>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<49>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<48>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<47>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<46>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<45>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<44>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<43>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<42>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<41>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<40>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<39>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<38>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<37>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<36>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<35>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<34>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<33>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<32>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<31>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<30>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<29>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<28>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<27>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<26>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<25>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<24>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<23>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<22>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<21>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<20>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<19>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<18>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<17>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<16>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<15>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<14>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<13>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<12>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<11>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<10>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<9>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<8>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<7>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<6>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<5>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<4>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<3>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<2>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/tunnel_s_1870<0>' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPG
   A_Image_Processing_lvlib_colon_Assign_Pixel_to_281/n_High_Throughput_Rectangu
   lar_To_Polar_700_Diagram/FxpRectToPolarInst/FxpRectToPolarCordicEngine/GenSta
   ges[14].FxpCordicEngineGenStagex/FxpHandShakerx/SRL16DR.cSrlDR_0" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPG
   A_Image_Processing_lvlib_colon_Assign_Pixel_to_621/n_High_Throughput_Rectangu
   lar_To_Polar_700_Diagram/FxpRectToPolarInst/FxpRectToPolarCordicEngine/GenSta
   ges[14].FxpCordicEngineGenStagex/FxpHandShakerx/SRL16DR.cSrlDR_0" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPG
   A_Image_Processing_lvlib_colon_Assign_Pixel_to_530/n_High_Throughput_Rectangu
   lar_To_Polar_700_Diagram/FxpRectToPolarInst/FxpRectToPolarCordicEngine/GenSta
   ges[14].FxpCordicEngineGenStagex/FxpHandShakerx/SRL16DR.cSrlDR_0" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPG
   A_Image_Processing_lvlib_colon_Assign_Pixel_to_487/n_High_Throughput_Rectangu
   lar_To_Polar_700_Diagram/FxpRectToPolarInst/FxpRectToPolarCordicEngine/GenSta
   ges[14].FxpCordicEngineGenStagex/FxpHandShakerx/SRL16DR.cSrlDR_0" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPG
   A_Image_Processing_lvlib_colon_Assign_Pixel_to_444/n_High_Throughput_Rectangu
   lar_To_Polar_700_Diagram/FxpRectToPolarInst/FxpRectToPolarCordicEngine/GenSta
   ges[14].FxpCordicEngineGenStagex/FxpHandShakerx/SRL16DR.cSrlDR_0" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
INFO:TclTasksC:1850 - process run : Translate is done.
   _0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPG
   A_Image_Processing_lvlib_colon_Assign_Pixel_to_573/n_High_Throughput_Rectangu
   lar_To_Polar_700_Diagram/FxpRectToPolarInst/FxpRectToPolarCordicEngine/GenSta
   ges[14].FxpCordicEngineGenStagex/FxpHandShakerx/SRL16DR.cSrlDR_0" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPG
   A_Image_Processing_lvlib_colon_Assign_Pixel_to_401/n_High_Throughput_Rectangu
   lar_To_Polar_700_Diagram/FxpRectToPolarInst/FxpRectToPolarCordicEngine/GenSta
   ges[14].FxpCordicEngineGenStagex/FxpHandShakerx/SRL16DR.cSrlDR_0" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_NiFpgaAG_00000022_SequenceFrame_Diagram/n_Timed_Loo
   p_7215_Diagram/n_SubVI_Check_If_Pixels_Belong_In_Sector_vi_8788/n_NiFpgaAG_00
   0001b9_CaseStructureFrame_0001_Diagram/n_NiFpgaAG_000001bc_CaseStructureFrame
   _0000_Diagram/n_NiFpgaAG_000001bd_CaseStructureFrame_0000_Diagram/n_SubVI_FPG
   A_Image_Processing_lvlib_colon_Assign_Pixel_to_358/n_High_Throughput_Rectangu
   lar_To_Polar_700_Diagram/FxpRectToPolarInst/FxpRectToPolarCordicEngine/GenSta
   ges[14].FxpCordicEngineGenStagex/FxpHandShakerx/SRL16DR.cSrlDR_0" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:452 - logical net
   'NI1483Corex/TopClAcqx/Fifox/FifoFlagsx/GenDataValidx/cQ<3>' has no driver
WARNING:NgdBuild:452 - logical net
   'NI1483Corex/TopClAcqx/Fifox/FifoFlagsx/GenDataValidx/cQ<2>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 1000

Writing NGD file "NuecesRTop.ngd" ...
Total REAL time to NGDBUILD completion: 34 min  39 sec
Total CPU time to NGDBUILD completion:  34 min  28 sec

Writing NGDBUILD log file "NuecesRTop.bld"...

NGDBUILD done.

Process "Translate" completed successfully
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ADPRAM36K.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Accumulated_Sector_Intensity_viAccumul
   ated_Sector_Intensity0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Accumulated_Sector_Intensity_viTotal_W
   ing_Sectors1.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Acquisition_State_Machine_vi_colon_Clo
   ne1.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/AddSub1Bit.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ArrayIndexNode_344.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Average_Sectors_vi_colon_Clone7.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_Tap_8_dash_Bit_vi_colon_Clone23.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_8_dash_bit_Camera_with_DRA
   M_FPGA_vi_colon_Inst.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/B0_dash_Tap_Conversion_vi_colon_Clone0
   .vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi_Accessor.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Bucket_Summing_vi_asResource_1077.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/BuiltinFIFOCoreFPGAwFIFOn2.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/BuiltinFIFOCoreFPGAwFIFOn3.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/BuiltinFIFOCoreFPGAwFIFOn4.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Pixels_Belong_In_Sector_vi.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Check_If_Space_Is_Available_in_Sector_
   Pixel_FIFO_vi_colon_Clone9.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchCommIfcArbiterBase.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentEnableChain.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentInputStateHolder.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentOutputStateHolder.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentStateTransitionEnabl
   eChain.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaComponentStreamStateEnableCha
   in.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaInputFifoInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaOutputFifoInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaSinkStreamStateController.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchDmaSourceStreamStateController.v
   hd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchInterfaceDmaRegisters.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchIrqInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchLvFpgaInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchLvFpgaIrq.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchRegisterAccess.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ChinchSinkStream.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ClockGenXilinxV5.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Counter_vi_colon_Clone2.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Acquire_ctl_9R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Cancel_Acq_ctl
   _12RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Frames_To_Acq_
   ctl_10RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Ignore_DVAL_ct
   l_8RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForAcq_Control_Initialize_ctl
   _7RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_DVAL_Active_High
   _ctl_2RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_FVAL_Active_High
   _ctl_0RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_LVAL_Active_High
   _ctl_1RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_Line_Scan_ctl_4R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForCL_Config_Spare_Active_Hig
   h_ctl_3RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForMiteIoLikePortOnResInterfa
   ce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForOutPortPortOnResAccumulate
   d_Sector_Intensity_viAccumulated_Sector_Intensity0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForOutPortPortOnResPixel_Loca
   tion_Global_vi_hash_of_Frames_to_Average5.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForSector_Parameters_Left_ctl
   _34RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForSector_Parameters_Right_ct
   l_35RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForSim_ctl_31RHFpgaReadPortOn
   Resbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForTopEnablesPortOnResTopEnab
   lePassThru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Byte_Mode_ctl_22RHFpg
   aReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Receive_ctl_21RHFpgaR
   eadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Set_Baud_Rate_ctl_23R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/CustomArbForUART_Transmit_ctl_20RHFpga
   ReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopBoolFallingEdge.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopBoolVec.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopFallingEdge.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopSlvResetVal.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DFlopUnsigned.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DPRAM32Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DPRAM64Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DdsAccumulator.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_If_Left_or_Right_Sector_vi_c
   olon_Clone11.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Determine_Sector_Edge_Location_vi.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DiagramReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncAsyncInBase.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncBoolAsyncIn.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncSL.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncSlAsyncIn.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncWithResetValueSL.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DoubleSyncWithResetValueSLV.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DualPortRAM.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/DualPortRAM_Inferred.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_3.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_4.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_5.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_6.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_7.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGA_Image_Processing_lvlib_colon_Assi
   gn_Pixel_to_Wing_Sec_8.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn3.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FPGAwFIFOn4.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FeedbackInitResourceTwoDomains.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FeedbackNonSctlCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FifoPtrClockCrossing.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FloatingFeedbackGInit.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FloatingFeedbackShiftReg.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAddSub.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAdder.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpAdderWrap.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngine.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicEngineGenStage.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpCordicPreproCirVec.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDiv.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivInteger.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivPreproc.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivRnd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivSign.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivSigned.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivStage.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDivWrap.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpDynamicShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpHandShaker.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpMultiCycleEnableChainCtrl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpNormalize.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRectToPolar.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRectToPolarWrap.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpRegStage.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpShiftCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpSubtracter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpSubtracterWrap.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/FxpThreeWireToFourWire.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/GenDataValid.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeBaseResetCross.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeSLV_Ack.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeWithResetValueBase.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/HandshakeWithResetValueSLV.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InStrmRAMArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Interface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/InvisibleResholder.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/IoPort2LvFpga.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/IsFirstCallPrimitive_1015.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000000_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000001_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000002_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000000d_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000015_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000017_TimedLoopDiagram.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000018_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000019_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000022_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000024_TimedLoopDiagram.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000025_CaseStructure_291.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000026_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000034_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000003e_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0
   002.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructureFrame_0
   003.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000006b_CaseStructure_190.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000d7_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e0_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e0_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000e6_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ea_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ea_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ed_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000ef_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f1_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f4_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000f8_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000000fe_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000105_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000109_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000110_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000116_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011a_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011d_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000011d_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000013c_WhileLoop.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000146_WhileLoop.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000147_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000147_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000148_CaseStructure_375.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   002.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   003.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   004.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   005.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   006.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   007.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructureFrame_0
   008.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000014a_CaseStructure_369.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000153_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000153_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000153_CaseStructure_372.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000154_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000154_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000015f_ForLoop.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000160_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000160_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000161_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000161_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000180_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000181_ForLoop.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000191_ForLoop.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000196_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000197_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000019f_TimedLoopDiagram.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001b9_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001b9_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001ba_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001ba_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bc_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bd_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001be_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bf_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001bf_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001c0_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001c0_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e1_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e4_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e4_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e5_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e5_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0
   002.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0
   003.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructureFrame_0
   004.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e6_CaseStructure_487.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e9_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000001e9_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000021e_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000021f_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000258_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000259_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000292_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000293_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000002cc_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000002cd_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000306_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000307_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000340_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000341_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000037a_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000037b_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003bd_CaseStructureFrame_0
   000.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003bd_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c0_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c3_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c6_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003c9_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003cc_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003cf_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003d2_CaseStructureFrame_0
   001.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_000003f4_TimedLoopDiagram.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_00000418_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_0000041a_SequenceFrame.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_B0_dash_Tap_8_dash_bit_Camera
   _with_DRAM_FPGA.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_
   1056.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_
   1060.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_
   1061.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaAG_TimedLoopControllerContainer_
   33.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbDelayer.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbPowerOf2.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbRW.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaArbSerializeAccess.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBlockRamFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBlockRamSingleClkFifo.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBoolOpNot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBuiltInFifoResetControl.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaBuiltinFifoCounter.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaCtrlIndRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDiRead.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDistributedRam.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDistributedRamFifo.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDoWrite.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDualPortRam.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaDualPortRam_Inferred.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoClearControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoCountControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPopBuffer.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPortReset.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoPushPopControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoResource.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFifoTypeSelector.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaFlipFlopFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaGlobalResHolderRead.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaGlobalResHolderWrite.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaHostAccessibleRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLocalResHolderRead.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLocalResHolderWrite.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaLvSplitNumber.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaPipelinedOrGateTreeSlv.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaPulseSyncBaseWrapper.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegFrameworkShiftReg.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaRegisterCoreBase.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaSelect.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiFpgaShiftReg.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvCompareToZero.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvDecrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvDivide.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFixedToFloat.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatAddCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatCompare.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatCompareCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatCompareToZero.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatDecrement.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatDivide.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatDivideCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatIncrement.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatSubtract.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatSubtractCore.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatToFixed.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFloatToFixedCore.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaClipContainer.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaStockDigitalInput.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFpgaStockDigitalOutput.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCeiling.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpCompareToZero.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpDecrement.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpDivide.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandler.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpEnableHandlerSlv.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpIncrement.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpMultiCycleEnableHandler.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpShiftBase.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvFxpSubtract.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvLogicalShift.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToFixedPoint.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToFloatingPoint.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvToInteger.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Add.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Divide.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Equal.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Greater.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32GreaterOrEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Less.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32LessOrEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32NotEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NiLvXipFloat32Subtract.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesDramMain.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/NuecesRTop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmDPRAM.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmFifoFlags.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/OutStrmOutputHandler.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PacketSink.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viCurrent_X_Pixe
   l_Location0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viFrame_Count4.v
   hd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viX_Resolution2.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Pixel_Location_Global_viY_Resolution3.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgADPRAM36KUtil.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgByteArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinch.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinchArbiter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinchCommunicationInterface.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgChinchConfig.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgCommIntConfiguration.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgCommunicationInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgDataPackingFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgDmaRegs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFpgaDeviceSpecs.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxpArithmetic.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxpDivide.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgFxpMathUtilities.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgInStrmFifoUtil.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgIoPort2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgLvFpgaConst.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaArbiter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaCoresFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaFifoGenericValue.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaIrqRegisters.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaUtilities.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiFpgaViControlRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiLvPrims.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgNiUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgOneHot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgStreamStates.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PkgSwitchedChinch.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PulseSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/PulseSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ReplaceArrayNode_349.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ReplaceArrayNode_362.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ResetSync.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Rising_Edge_Detect_vi_colon_Clone3.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SafeBusCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Sector_Analysis_Module_vi.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SingleClkFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SingleClkFifoFlags.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SinkStreamDataReceiver.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SinkStreamTcrUpdateController.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/StrmArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrInd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SubVICtlOrIndOpt.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/SyncFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TheWindow.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimedLoopController.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimedLoopCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimedLoopDomainCrosser.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TimeoutManager.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/TopEnablePassThru.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/Update_Current_Pixel_Locations_vi_colo
   n_Clone10.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ViControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ViSignature.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/XDataNode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/XDataNodeOut.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arrayLpIndx_355.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arrayLpIndx_386.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arrayLpIndx_403.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/arraycollect_391.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/bushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ddr2_idelay_ctrl.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/ddr2_infrastructure.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/forloop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_r_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/resholder_w_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/opt/apps/NIFPGA/jobs/DwPbsKx_JF3EKvi/whileloop.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl

Started : "Map".
Running map...
Command Line: map -intstyle ise -p xc5vlx50-ff676-1 -w -logic_opt off -ol high -t 1 -register_duplication off -global_opt off -mt off -cm area -ir off -pr off -lc off -power off -o NuecesRTop_map.ncd NuecesRTop.ngd NuecesRTop.pcf
Using target part "5vlx50ff676-1".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal aSerialIn connected to top level port aSerialIn has
   been removed.
WARNING:MapLib:701 - Signal aInterrupt<1> connected to top level port
   aInterrupt<1> has been removed.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom1210" have been
   optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom1212" have been
   optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom1206" have been
   optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom1208" have been
   optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom1168" have been
   optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom20" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom2" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom1" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom19" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom675" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom676" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom693" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom694" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom596" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom599" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom595" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom600" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom601" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom603" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom604" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom611" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom612" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom607" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom608" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom598" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom609" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom610" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom597" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom606" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom605" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom602" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom621" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom622" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom632" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom635" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom631" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom636" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom637" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom639" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom640" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom647" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom648" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom643" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom644" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom634" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom645" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom646" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom633" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom642" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom641" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom638" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom657" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom658" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom567" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom568" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom369" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom370" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom373" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom372" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom448" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom451" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom447" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom452" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom453" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom455" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom456" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom463" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom464" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom459" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom460" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom450" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom461" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom462" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom449" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom458" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom457" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom454" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom473" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom474" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom484" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom487" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom483" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom488" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom489" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom491" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom492" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom499" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom500" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom495" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom496" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom486" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom497" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom498" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom485" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom494" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom493" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom490" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom509" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom510" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom401" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom402" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom282" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom285" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom281" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom286" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom287" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom289" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom290" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom297" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom298" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom293" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom294" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom284" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom295" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom296" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom283" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom292" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom291" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom288" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom307" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom308" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom318" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom321" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom317" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom322" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom323" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom325" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom326" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom333" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom334" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom329" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom330" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom320" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom331" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom332" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom319" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom328" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom327" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom324" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom343" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom344" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom235" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom236" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom758" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom757" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom848" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom847" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom822" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom825" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom830" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom828" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom832" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom826" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom831" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom836" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom823" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom824" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom835" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom837" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom838" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom834" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom833" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom829" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom821" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom827" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom812" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom811" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom786" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom789" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom794" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom792" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom796" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom790" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom795" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom800" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom787" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom788" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom799" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom801" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom802" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom798" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom797" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom793" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom785" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom791" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom884" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom883" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom866" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom865" have been optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=49495.0005 pS" on net
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionTimeoutRequest/iIResetFast" has been discarded, because the net
   was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=49495.0005 pS" on net
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionTimeoutRequest/iIResetFast" has been discarded, because the net
   was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=19498.0002 pS" on net
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionTimeoutRequest/iIResetFast" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=19498.0002 pS" on net
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionTimeoutRequest/iIResetFast" has been discarded, because the net
   was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=19498.0002 pS" on net
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StartEnableChain/Hand
   shakeTransitionTimeoutRequest/iIResetFast" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=19498.0002 pS" on net
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maOutput.ChinchDmaOutputFifoInterfacex/StreamStateBlock.StopEnableChain/Hands
   hakeTransitionTimeoutRequest/iIResetFast" has been discarded, because the net
   was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=19498.0002 pS" on net
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionTimeoutRequest/iIResetFast" has been discarded, because the net
   was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=19498.0002 pS" on net
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionTimeoutRequest/iIResetFast" has been discarded, because the net
   was optimized out of the design.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo0" has been
   discarded because both its FROM group (TNM_Custom1) and TO group
   (TNM_Custom2) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo9" has been
   discarded because both its FROM group (TNM_Custom19) and TO group
   (TNM_Custom20) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo81" has been
   discarded because both its FROM group (TNM_Custom235) and TO group
   (TNM_Custom236) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo104" has been
   discarded because both its FROM group (TNM_Custom281) and TO group
   (TNM_Custom282) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo105" has been
   discarded because both its FROM group (TNM_Custom283) and TO group
   (TNM_Custom284) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo106" has been
   discarded because both its FROM group (TNM_Custom285) and TO group
   (TNM_Custom286) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo107" has been
   discarded because both its FROM group (TNM_Custom287) and TO group
   (TNM_Custom288) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo108" has been
   discarded because both its FROM group (TNM_Custom289) and TO group
   (TNM_Custom290) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo109" has been
   discarded because both its FROM group (TNM_Custom291) and TO group
   (TNM_Custom292) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo110" has been
   discarded because both its FROM group (TNM_Custom293) and TO group
   (TNM_Custom294) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo111" has been
   discarded because both its FROM group (TNM_Custom295) and TO group
   (TNM_Custom296) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo112" has been
   discarded because both its FROM group (TNM_Custom297) and TO group
   (TNM_Custom298) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo117" has been
   discarded because both its FROM group (TNM_Custom307) and TO group
   (TNM_Custom308) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo122" has been
   discarded because both its FROM group (TNM_Custom317) and TO group
   (TNM_Custom318) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo123" has been
   discarded because both its FROM group (TNM_Custom319) and TO group
   (TNM_Custom320) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo124" has been
   discarded because both its FROM group (TNM_Custom321) and TO group
   (TNM_Custom322) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo125" has been
   discarded because both its FROM group (TNM_Custom323) and TO group
   (TNM_Custom324) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo126" has been
   discarded because both its FROM group (TNM_Custom325) and TO group
   (TNM_Custom326) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo127" has been
   discarded because both its FROM group (TNM_Custom327) and TO group
   (TNM_Custom328) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo128" has been
   discarded because both its FROM group (TNM_Custom329) and TO group
   (TNM_Custom330) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo129" has been
   discarded because both its FROM group (TNM_Custom331) and TO group
   (TNM_Custom332) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo130" has been
   discarded because both its FROM group (TNM_Custom333) and TO group
   (TNM_Custom334) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo135" has been
   discarded because both its FROM group (TNM_Custom343) and TO group
   (TNM_Custom344) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo148" has been
   discarded because both its FROM group (TNM_Custom369) and TO group
   (TNM_Custom370) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo150" has been
   discarded because both its FROM group (TNM_Custom373) and TO group
   (TNM_Custom372) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo164" has been
   discarded because both its FROM group (TNM_Custom401) and TO group
   (TNM_Custom402) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo187" has been
   discarded because both its FROM group (TNM_Custom447) and TO group
   (TNM_Custom448) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo188" has been
   discarded because both its FROM group (TNM_Custom449) and TO group
   (TNM_Custom450) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo189" has been
   discarded because both its FROM group (TNM_Custom451) and TO group
   (TNM_Custom452) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo190" has been
   discarded because both its FROM group (TNM_Custom453) and TO group
   (TNM_Custom454) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo191" has been
   discarded because both its FROM group (TNM_Custom455) and TO group
   (TNM_Custom456) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo192" has been
   discarded because both its FROM group (TNM_Custom457) and TO group
   (TNM_Custom458) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo193" has been
   discarded because both its FROM group (TNM_Custom459) and TO group
   (TNM_Custom460) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo194" has been
   discarded because both its FROM group (TNM_Custom461) and TO group
   (TNM_Custom462) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo195" has been
   discarded because both its FROM group (TNM_Custom463) and TO group
   (TNM_Custom464) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo200" has been
   discarded because both its FROM group (TNM_Custom473) and TO group
   (TNM_Custom474) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo205" has been
   discarded because both its FROM group (TNM_Custom483) and TO group
   (TNM_Custom484) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo206" has been
   discarded because both its FROM group (TNM_Custom485) and TO group
   (TNM_Custom486) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo207" has been
   discarded because both its FROM group (TNM_Custom487) and TO group
   (TNM_Custom488) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo208" has been
   discarded because both its FROM group (TNM_Custom489) and TO group
   (TNM_Custom490) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo209" has been
   discarded because both its FROM group (TNM_Custom491) and TO group
   (TNM_Custom492) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo210" has been
   discarded because both its FROM group (TNM_Custom493) and TO group
   (TNM_Custom494) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo211" has been
   discarded because both its FROM group (TNM_Custom495) and TO group
   (TNM_Custom496) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo212" has been
   discarded because both its FROM group (TNM_Custom497) and TO group
   (TNM_Custom498) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo213" has been
   discarded because both its FROM group (TNM_Custom499) and TO group
   (TNM_Custom500) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo218" has been
   discarded because both its FROM group (TNM_Custom509) and TO group
   (TNM_Custom510) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo244" has been
   discarded because both its FROM group (TNM_Custom567) and TO group
   (TNM_Custom568) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo258" has been
   discarded because both its FROM group (TNM_Custom595) and TO group
   (TNM_Custom596) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo259" has been
   discarded because both its FROM group (TNM_Custom597) and TO group
   (TNM_Custom598) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo260" has been
   discarded because both its FROM group (TNM_Custom599) and TO group
   (TNM_Custom600) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo261" has been
   discarded because both its FROM group (TNM_Custom601) and TO group
   (TNM_Custom602) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo262" has been
   discarded because both its FROM group (TNM_Custom603) and TO group
   (TNM_Custom604) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo263" has been
   discarded because both its FROM group (TNM_Custom605) and TO group
   (TNM_Custom606) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo264" has been
   discarded because both its FROM group (TNM_Custom607) and TO group
   (TNM_Custom608) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo265" has been
   discarded because both its FROM group (TNM_Custom609) and TO group
   (TNM_Custom610) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo266" has been
   discarded because both its FROM group (TNM_Custom611) and TO group
   (TNM_Custom612) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo271" has been
   discarded because both its FROM group (TNM_Custom621) and TO group
   (TNM_Custom622) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo276" has been
   discarded because both its FROM group (TNM_Custom631) and TO group
   (TNM_Custom632) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo277" has been
   discarded because both its FROM group (TNM_Custom633) and TO group
   (TNM_Custom634) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo278" has been
   discarded because both its FROM group (TNM_Custom635) and TO group
   (TNM_Custom636) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo279" has been
   discarded because both its FROM group (TNM_Custom637) and TO group
   (TNM_Custom638) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo280" has been
   discarded because both its FROM group (TNM_Custom639) and TO group
   (TNM_Custom640) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo281" has been
   discarded because both its FROM group (TNM_Custom641) and TO group
   (TNM_Custom642) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo282" has been
   discarded because both its FROM group (TNM_Custom643) and TO group
   (TNM_Custom644) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo283" has been
   discarded because both its FROM group (TNM_Custom645) and TO group
   (TNM_Custom646) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo284" has been
   discarded because both its FROM group (TNM_Custom647) and TO group
   (TNM_Custom648) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo289" has been
   discarded because both its FROM group (TNM_Custom657) and TO group
   (TNM_Custom658) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo298" has been
   discarded because both its FROM group (TNM_Custom675) and TO group
   (TNM_Custom676) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo307" has been
   discarded because both its FROM group (TNM_Custom693) and TO group
   (TNM_Custom694) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo339" has been
   discarded because both its FROM group (TNM_Custom757) and TO group
   (TNM_Custom758) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo353" has been
   discarded because both its FROM group (TNM_Custom785) and TO group
   (TNM_Custom786) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo354" has been
   discarded because both its FROM group (TNM_Custom787) and TO group
   (TNM_Custom788) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo355" has been
   discarded because both its FROM group (TNM_Custom789) and TO group
   (TNM_Custom790) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo356" has been
   discarded because both its FROM group (TNM_Custom791) and TO group
   (TNM_Custom792) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo357" has been
   discarded because both its FROM group (TNM_Custom793) and TO group
   (TNM_Custom794) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo358" has been
   discarded because both its FROM group (TNM_Custom795) and TO group
   (TNM_Custom796) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo359" has been
   discarded because both its FROM group (TNM_Custom797) and TO group
   (TNM_Custom798) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo360" has been
   discarded because both its FROM group (TNM_Custom799) and TO group
   (TNM_Custom800) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo361" has been
   discarded because both its FROM group (TNM_Custom801) and TO group
   (TNM_Custom802) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo366" has been
   discarded because both its FROM group (TNM_Custom811) and TO group
   (TNM_Custom812) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo371" has been
   discarded because both its FROM group (TNM_Custom821) and TO group
   (TNM_Custom822) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo372" has been
   discarded because both its FROM group (TNM_Custom823) and TO group
   (TNM_Custom824) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo373" has been
   discarded because both its FROM group (TNM_Custom825) and TO group
   (TNM_Custom826) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo374" has been
   discarded because both its FROM group (TNM_Custom827) and TO group
   (TNM_Custom828) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo375" has been
   discarded because both its FROM group (TNM_Custom829) and TO group
   (TNM_Custom830) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo376" has been
   discarded because both its FROM group (TNM_Custom831) and TO group
   (TNM_Custom832) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo377" has been
   discarded because both its FROM group (TNM_Custom833) and TO group
   (TNM_Custom834) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo378" has been
   discarded because both its FROM group (TNM_Custom835) and TO group
   (TNM_Custom836) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo379" has been
   discarded because both its FROM group (TNM_Custom837) and TO group
   (TNM_Custom838) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo384" has been
   discarded because both its FROM group (TNM_Custom847) and TO group
   (TNM_Custom848) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo393" has been
   discarded because both its FROM group (TNM_Custom865) and TO group
   (TNM_Custom866) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo402" has been
   discarded because both its FROM group (TNM_Custom883) and TO group
   (TNM_Custom884) were optimized away.
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM1
   of frag REGCLKAU connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM1
   of frag REGCLKAL connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM1
   of frag REGCLKBU connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM1
   of frag REGCLKBL connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM2
   of frag REGCLKAU connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM2
   of frag REGCLKAL connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM2
   of frag REGCLKBU connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM2
   of frag REGCLKBL connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM1
   of frag REGCLKAU connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM1
   of frag REGCLKAL connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM1
   of frag REGCLKBU connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM1
   of frag REGCLKBL connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM2
   of frag REGCLKAU connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM2
   of frag REGCLKAL connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM2
   of frag REGCLKBU connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM2
   of frag REGCLKBL connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[0].LargeDPRAM/LSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst
   of frag REGCLKAU connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[0].LargeDPRAM/LSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[0].LargeDPRAM/LSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst
   of frag REGCLKAL connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[0].LargeDPRAM/LSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[0].LargeDPRAM/LSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst
   of frag REGCLKBU connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[0].LargeDPRAM/LSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[0].LargeDPRAM/LSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst
   of frag REGCLKBL connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[0].LargeDPRAM/LSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[0].LargeDPRAM/MSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst
   of frag REGCLKAU connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[0].LargeDPRAM/MSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[0].LargeDPRAM/MSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst
   of frag REGCLKAL connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[0].LargeDPRAM/MSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[0].LargeDPRAM/MSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst
   of frag REGCLKBU connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[0].LargeDPRAM/MSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[0].LargeDPRAM/MSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst
   of frag REGCLKBL connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[0].LargeDPRAM/MSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[1].LargeDPRAM/LSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst
   of frag REGCLKAU connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[1].LargeDPRAM/LSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[1].LargeDPRAM/LSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst
   of frag REGCLKAL connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[1].LargeDPRAM/LSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[1].LargeDPRAM/LSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst
   of frag REGCLKBU connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[1].LargeDPRAM/LSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[1].LargeDPRAM/LSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst
   of frag REGCLKBL connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[1].LargeDPRAM/LSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[1].LargeDPRAM/MSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst
   of frag REGCLKAU connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[1].LargeDPRAM/MSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[1].LargeDPRAM/MSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst
   of frag REGCLKAL connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[1].LargeDPRAM/MSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[1].LargeDPRAM/MSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst
   of frag REGCLKBU connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[1].LargeDPRAM/MSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[1].LargeDPRAM/MSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst
   of frag REGCLKBL connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.LargeAsymBram.GenMultBRAMs[1].LargeDPRAM/MSW/ADPRAM36Kx/BRamIs36.RAMB36_i
   nst_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.SmallAsymBram.SmallDPRAM/LSW/ADPRAM36Kx/BRamIs36.RAMB36_inst
   of frag REGCLKAU connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.SmallAsymBram.SmallDPRAM/LSW/ADPRAM36Kx/BRamIs36.RAMB36_inst_REGCLKAU_tie
   sig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.SmallAsymBram.SmallDPRAM/LSW/ADPRAM36Kx/BRamIs36.RAMB36_inst
   of frag REGCLKAL connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.SmallAsymBram.SmallDPRAM/LSW/ADPRAM36Kx/BRamIs36.RAMB36_inst_REGCLKAL_tie
   sig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.SmallAsymBram.SmallDPRAM/LSW/ADPRAM36Kx/BRamIs36.RAMB36_inst
   of frag REGCLKBU connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.SmallAsymBram.SmallDPRAM/LSW/ADPRAM36Kx/BRamIs36.RAMB36_inst_REGCLKBU_tie
   sig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.SmallAsymBram.SmallDPRAM/LSW/ADPRAM36Kx/BRamIs36.RAMB36_inst
   of frag REGCLKBL connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.SmallAsymBram.SmallDPRAM/LSW/ADPRAM36Kx/BRamIs36.RAMB36_inst_REGCLKBL_tie
   sig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.SmallAsymBram.SmallDPRAM/MSW/ADPRAM36Kx/BRamIs36.RAMB36_inst
   of frag REGCLKAU connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.SmallAsymBram.SmallDPRAM/MSW/ADPRAM36Kx/BRamIs36.RAMB36_inst_REGCLKAU_tie
   sig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.SmallAsymBram.SmallDPRAM/MSW/ADPRAM36Kx/BRamIs36.RAMB36_inst
   of frag REGCLKAL connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.SmallAsymBram.SmallDPRAM/MSW/ADPRAM36Kx/BRamIs36.RAMB36_inst_REGCLKAL_tie
   sig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.SmallAsymBram.SmallDPRAM/MSW/ADPRAM36Kx/BRamIs36.RAMB36_inst
   of frag REGCLKBU connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.SmallAsymBram.SmallDPRAM/MSW/ADPRAM36Kx/BRamIs36.RAMB36_inst_REGCLKBU_tie
   sig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.SmallAsymBram.SmallDPRAM/MSW/ADPRAM36Kx/BRamIs36.RAMB36_inst
   of frag REGCLKBL connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[1].Dm
   aOutput.ChinchDmaOutputFifoInterfacex/OutStrmFifox/OutStrmDPRAMx/AsymmetricBr
   ams.SmallAsymBram.SmallDPRAM/MSW/ADPRAM36Kx/BRamIs36.RAMB36_inst_REGCLKBL_tie
   sig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[0].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKAU connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[0].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[0].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKAL connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[0].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[0].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKBU connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[0].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[0].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKBL connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[0].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[1].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKAU connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[1].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[1].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKAL connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[1].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[1].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKBU connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[1].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[1].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKBL connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[2].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[1].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[0].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKAU connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[0].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[0].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKAL connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[0].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[0].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKBU connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[0].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[0].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKBL connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[0].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[1].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKAU connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[1].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[1].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKAL connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[1].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[1].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKBU connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[1].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[1].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKBL connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[1].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[2].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKAU connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[2].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[2].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKAL connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[2].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[2].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKBU connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[2].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[2].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKBL connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[2].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[3].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKAU connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[3].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[3].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKAL connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[3].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[3].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKBU connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[3].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[3].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKBL connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[3].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[3].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/mem/g
   bm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/
   SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/mem/g
   bm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/
   SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/mem/g
   bm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/
   SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/mem/g
   bm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/
   SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/mem/g
   bm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5.ram/
   SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/mem/g
   bm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5.ram/
   SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/mem/g
   bm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5.ram/
   SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/mem/g
   bm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5.ram/
   SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/mem/
   gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram
   /SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/mem/
   gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram
   /SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/mem/
   gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram
   /SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/mem/
   gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram
   /SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/mem/
   gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5.ram
   /SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/mem/
   gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5.ram
   /SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/mem/
   gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5.ram
   /SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/mem/
   gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5.ram
   /SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/mem/g
   bm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/
   SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/mem/g
   bm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/
   SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/mem/g
   bm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/
   SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/mem/g
   bm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/
   SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/mem/g
   bm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5.ram/
   SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/mem/g
   bm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5.ram/
   SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/mem/g
   bm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5.ram/
   SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/mem/g
   bm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5.ram/
   SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/mem/
   gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram
   /SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/mem/
   gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram
   /SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/mem/
   gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram
   /SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/mem/
   gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram
   /SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/mem/
   gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5.ram
   /SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/mem/
   gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5.ram
   /SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/mem/
   gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5.ram
   /SDP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/mem/
   gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5.ram
   /SDP.WIDE_PRIM36.noeccerr.SDP_RDRCLKL_tiesig
Running directed packing...
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/aCL_SpareActiveHigh_dout/cSyncRegister_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/aCL_SignalMapping_dout/cSyncRegister_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/aCL_SignalMapping_dout/cSyncRegister_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/aCL_AcqInit_dout/cSyncRegister_0" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/aCL_Linescan_dout/cSyncRegister_0" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_FrameValid_din/cFirstRegister_ms_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_DataValid_din/cFirstRegister_ms_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_LineValid_din/cFirstRegister_ms_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/aCL_Configuration_dout/cSyncRegister_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/aCL_Configuration_dout/cSyncRegister_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/aCL_AcqReady_din/cFirstRegister_ms_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/aCL_FvalActiveHigh_dout/cSyncRegister_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/aCL_LvalActiveHigh_dout/cSyncRegister_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/aCL_DvalActiveHigh_dout/cSyncRegister_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_OutputValid_din/cFirstRegister_ms_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint TS_IoRstRAMs = MAXDELAY FROM TIMEGRP
   "PADS(aIoRst_n)" TO TIMEGRP "RAMS" 50 ns DATAPATHONLY ignored during timing
   analysis.
ERROR:Pack:2737 - This design requires 42965 slice registers but there are only
   28800 slice registers available in the target device. Evaluate the tool and
   constraint settings for this design and consider all the features of the
   architecure to determine if further area reduction can be made.
ERROR:Pack:2716 - This design has 1163 unique register control sets. This design
   has 26 unique SRL control sets. At least 9592 SLICE sites are required to
   implement the unique control sets (there may be some overlapping sets). The
INFO:TclTasksC:1850 - process run : Map is done.
   target device has only 7200 SLICE sites. 
   Please modify the logical design source to reduce the number of unique
   control sets.
   As an alternative, please select a device with more SLICE sites.
ERROR:Map:237 - The design is too large to fit the device.  Please check the
   Design Summary section to see which resource requirement for your design
   exceeds the resources available in the device. Note that the number of slices
   reported may not be reflected accurately as their packing might not have been
   completed.

Mapping completed.
See MAP report file "NuecesRTop_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   3
Number of warnings : 387

Process "Map" failed
