\hypertarget{namespaceintel_1_1hexl_1_1fpga}{\section{intel\-:\-:hexl\-:\-:fpga Namespace Reference}
\label{namespaceintel_1_1hexl_1_1fpga}\index{intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}}
}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1moduli__info__t}{moduli\-\_\-info\-\_\-t}
\begin{DoxyCompactList}\small\item\em Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1moduli__info__t}{moduli\-\_\-info\-\_\-t}. \end{DoxyCompactList}\item 
struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object}{Object}
\begin{DoxyCompactList}\small\item\em Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object}{Object}. \end{DoxyCompactList}\item 
struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__NTT}{Object\-\_\-\-N\-T\-T}
\begin{DoxyCompactList}\small\item\em Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object}{Object} N\-T\-T Stores the Number Theoretic Transform parameters. \end{DoxyCompactList}\item 
struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__INTT}{Object\-\_\-\-I\-N\-T\-T}
\begin{DoxyCompactList}\small\item\em Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object}{Object} I\-N\-T\-T Stores the Inverse Number Theoretic Transform parameters. \end{DoxyCompactList}\item 
struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply}{Object\-\_\-\-Dyadic\-Multiply}
\begin{DoxyCompactList}\small\item\em struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply}{Object\-\_\-\-Dyadic\-Multiply} Stores the parameters for the multiplication \end{DoxyCompactList}\item 
class \hyperlink{classintel_1_1hexl_1_1fpga_1_1Buffer}{Buffer}
\begin{DoxyCompactList}\small\item\em Struct \hyperlink{classintel_1_1hexl_1_1fpga_1_1Buffer}{Buffer} Structure containing information for the polynomial operations. \end{DoxyCompactList}\item 
struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject}{F\-P\-G\-A\-Object}
\begin{DoxyCompactList}\small\item\em Parent Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject}{F\-P\-G\-A\-Object} stores the blob of objects to be transfered to the F\-P\-G\-A. \end{DoxyCompactList}\item 
struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT}{F\-P\-G\-A\-Object\-\_\-\-N\-T\-T}
\begin{DoxyCompactList}\small\item\em Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT}{F\-P\-G\-A\-Object\-\_\-\-N\-T\-T} stores the N\-T\-T blob of objects to be transfered to the F\-P\-G\-A. \end{DoxyCompactList}\item 
struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT}{F\-P\-G\-A\-Object\-\_\-\-I\-N\-T\-T}
\begin{DoxyCompactList}\small\item\em Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT}{F\-P\-G\-A\-Object\-\_\-\-I\-N\-T\-T} stores the I\-N\-T\-T blob of objects to be transfered to the F\-P\-G\-A. \end{DoxyCompactList}\item 
struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply}{F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}
\begin{DoxyCompactList}\small\item\em Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply}{F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply} Stores the multiplication blob of objects to be transfered to the F\-P\-G\-A. \end{DoxyCompactList}\item 
class \hyperlink{classintel_1_1hexl_1_1fpga_1_1Device}{Device}
\begin{DoxyCompactList}\small\item\em Class \hyperlink{classintel_1_1hexl_1_1fpga_1_1Device}{Device}. \end{DoxyCompactList}\item 
class \hyperlink{classintel_1_1hexl_1_1fpga_1_1DevicePool}{Device\-Pool}
\begin{DoxyCompactList}\small\item\em Class \hyperlink{classintel_1_1hexl_1_1fpga_1_1DevicePool}{Device\-Pool}. \end{DoxyCompactList}\item 
class \hyperlink{classintel_1_1hexl_1_1fpga_1_1StackTrace}{Stack\-Trace}
\begin{DoxyCompactList}\small\item\em Class \hyperlink{classintel_1_1hexl_1_1fpga_1_1StackTrace}{Stack\-Trace} Allows the investigation of the traces  dump Dumps the traces. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{namespaceintel_1_1hexl_1_1fpga_a1a264f07facc5f24376170ea052e4fbc}{D\-E\-V\-\_\-\-T\-Y\-P\-E} \{ \hyperlink{namespaceintel_1_1hexl_1_1fpga_a1a264f07facc5f24376170ea052e4fbca665be2b62dd76ce44231d0503e468464}{N\-O\-N\-E} = 0, 
\hyperlink{namespaceintel_1_1hexl_1_1fpga_a1a264f07facc5f24376170ea052e4fbca6553acb72b13a76b0cf31197badbc164}{E\-M\-U}, 
\hyperlink{namespaceintel_1_1hexl_1_1fpga_a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975}{F\-P\-G\-A}
 \}
\begin{DoxyCompactList}\small\item\em enum D\-E\-V\-\_\-\-T\-Y\-P\-E Lists the available device mode\-: C\-P\-U, emulation mode, F\-P\-G\-A \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{namespaceintel_1_1hexl_1_1fpga_ac793304e5a77cc4fb89d4d5c1c734e3d}{set\-\_\-worksize\-\_\-\-Dyadic\-Multiply} (uint64\-\_\-t ws)
\begin{DoxyCompactList}\small\item\em function set\-\_\-worksize\-\_\-\-Dyadic\-Multiply \end{DoxyCompactList}\item 
void \hyperlink{namespaceintel_1_1hexl_1_1fpga_a5f78490650fba97fc6837d2fee8554d8}{Dyadic\-Multiply} (uint64\-\_\-t $\ast$results, const uint64\-\_\-t $\ast$operand1, const uint64\-\_\-t $\ast$operand2, uint64\-\_\-t n, const uint64\-\_\-t $\ast$moduli, uint64\-\_\-t n\-\_\-moduli)
\begin{DoxyCompactList}\small\item\em function Dyadic\-Multiply Implements the multiplication of two ciphertexts \end{DoxyCompactList}\item 
bool \hyperlink{namespaceintel_1_1hexl_1_1fpga_a69e806b0006ab56a1c24a47ee0585952}{Dyadic\-Multiply\-Completed} ()
\begin{DoxyCompactList}\small\item\em Dyadic\-Multiply\-Completed Executed after the multiplication to wrap up the operation \end{DoxyCompactList}\item 
void \hyperlink{namespaceintel_1_1hexl_1_1fpga_af34f7448c403a2654c71fae865199579}{set\-\_\-worksize\-\_\-\-Dyadic\-Multiply\-\_\-int} (uint64\-\_\-t n)
\begin{DoxyCompactList}\small\item\em set\-\_\-worksize\-\_\-\-Dyadic\-Multiply\-\_\-int Sets the worksize for the multiplication \end{DoxyCompactList}\item 
void \hyperlink{namespaceintel_1_1hexl_1_1fpga_aa15dd341954b9ce8c0915fbb3a8df602}{Dyadic\-Multiply\-\_\-int} (uint64\-\_\-t $\ast$results, const uint64\-\_\-t $\ast$operand1, const uint64\-\_\-t $\ast$operand2, uint64\-\_\-t n, const uint64\-\_\-t $\ast$moduli, uint64\-\_\-t n\-\_\-moduli)
\begin{DoxyCompactList}\small\item\em Dyadic\-Multiply\-\_\-int Internal implementation of the Dyadic\-Multiply function call \end{DoxyCompactList}\item 
bool \hyperlink{namespaceintel_1_1hexl_1_1fpga_add004a71ed21d585bbf5ee7f88cdc492}{Dyadic\-Multiply\-Completed\-\_\-int} ()
\begin{DoxyCompactList}\small\item\em Dyadic\-Multiply\-Completed\-\_\-int Internal implementation of the Dyadic\-Multiply\-Completed function. Called after completion of the multiplication operation \end{DoxyCompactList}\item 
void \hyperlink{namespaceintel_1_1hexl_1_1fpga_aa7d5b6c103f848f3b642938edf97ae22}{attach\-\_\-fpga\-\_\-pooling} ()
\begin{DoxyCompactList}\small\item\em attach\-\_\-fpga\-\_\-pooling Attach a device to this thread \end{DoxyCompactList}\item 
void \hyperlink{namespaceintel_1_1hexl_1_1fpga_a768c1508c039dd1e8664cfec3a7bb159}{detach\-\_\-fpga\-\_\-pooling} ()
\begin{DoxyCompactList}\small\item\em detach\-\_\-fpga\-\_\-pooling Detach a device from this thread \end{DoxyCompactList}\item 
void \hyperlink{namespaceintel_1_1hexl_1_1fpga_aaca739e67538e6072f74ac311231616c}{acquire\-\_\-\-F\-P\-G\-A\-\_\-resources} ()
\begin{DoxyCompactList}\small\item\em acquire\-\_\-\-F\-P\-G\-A\-\_\-resources Called at the beginning of the workload to acquire the usage of an F\-P\-G\-A \end{DoxyCompactList}\item 
void \hyperlink{namespaceintel_1_1hexl_1_1fpga_a030c29b7b3fa954ef8da1c9031911647}{release\-\_\-\-F\-P\-G\-A\-\_\-resources} ()
\begin{DoxyCompactList}\small\item\em release\-\_\-\-F\-P\-G\-A\-\_\-resources Called at the end of the workload to release the F\-P\-G\-A \end{DoxyCompactList}\item 
void \hyperlink{namespaceintel_1_1hexl_1_1fpga_a187bc608bc5c9fc658019b87539a4b81}{set\-\_\-worksize\-\_\-\-I\-N\-T\-T} (uint64\-\_\-t ws)
\begin{DoxyCompactList}\small\item\em set\-\_\-worksize\-\_\-\-I\-N\-T\-T Sets the work size of the I\-N\-T\-T operation \end{DoxyCompactList}\item 
void \hyperlink{namespaceintel_1_1hexl_1_1fpga_adb362cf8c73fdf8d22c75cbc7524c843}{I\-N\-T\-T} (uint64\-\_\-t $\ast$coeff\-\_\-poly, const uint64\-\_\-t $\ast$inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers, const uint64\-\_\-t $\ast$precon\-\_\-inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers, uint64\-\_\-t coeff\-\_\-modulus, uint64\-\_\-t inv\-\_\-n, uint64\-\_\-t inv\-\_\-n\-\_\-w, uint64\-\_\-t n)
\begin{DoxyCompactList}\small\item\em I\-N\-T\-T Calls the Inverse Number Theoretic Transform \end{DoxyCompactList}\item 
bool \hyperlink{namespaceintel_1_1hexl_1_1fpga_a68437eb625e24737902a181cf11f2298}{I\-N\-T\-T\-Completed} ()
\begin{DoxyCompactList}\small\item\em I\-N\-T\-T\-Completed Called after the completion of the I\-N\-T\-T operation \end{DoxyCompactList}\item 
void \hyperlink{namespaceintel_1_1hexl_1_1fpga_aadedc3c7037f9134a01351c822d33cda}{set\-\_\-worksize\-\_\-\-I\-N\-T\-T\-\_\-int} (uint64\-\_\-t n)
\begin{DoxyCompactList}\small\item\em set\-\_\-worksize\-\_\-\-I\-N\-T\-T\-\_\-int Internal implementation. Sets the work size of the I\-N\-T\-T operation \end{DoxyCompactList}\item 
void \hyperlink{namespaceintel_1_1hexl_1_1fpga_ac90669a31121655f1d88a55ef795937b}{I\-N\-T\-T\-\_\-int} (uint64\-\_\-t $\ast$coeff\-\_\-poly, const uint64\-\_\-t $\ast$inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers, const uint64\-\_\-t $\ast$precon\-\_\-inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers, uint64\-\_\-t coeff\-\_\-modulus, uint64\-\_\-t inv\-\_\-n, uint64\-\_\-t inv\-\_\-n\-\_\-w, uint64\-\_\-t n)
\begin{DoxyCompactList}\small\item\em I\-N\-T\-T Calls the Inverse Number Theoretic Transform \end{DoxyCompactList}\item 
bool \hyperlink{namespaceintel_1_1hexl_1_1fpga_a69aca407f3b48e7e88059b4f15619851}{I\-N\-T\-T\-Completed\-\_\-int} ()
\begin{DoxyCompactList}\small\item\em I\-N\-T\-T\-Completed\-\_\-int Called after the completion of the I\-N\-T\-T operation. Internal implementation. \end{DoxyCompactList}\item 
void \hyperlink{namespaceintel_1_1hexl_1_1fpga_a395d82d33eb68a64244bddc0bd857121}{set\-\_\-worksize\-\_\-\-N\-T\-T} (uint64\-\_\-t ws)
\begin{DoxyCompactList}\small\item\em set\-\_\-worksize\-\_\-\-N\-T\-T Sets the work size for N\-T\-T \end{DoxyCompactList}\item 
void \hyperlink{namespaceintel_1_1hexl_1_1fpga_ab91e470f9e47aa685e33f265926f6af0}{N\-T\-T} (uint64\-\_\-t $\ast$coeff\-\_\-poly, const uint64\-\_\-t $\ast$root\-\_\-of\-\_\-unity\-\_\-powers, const uint64\-\_\-t $\ast$precon\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers, uint64\-\_\-t coeff\-\_\-modulus, uint64\-\_\-t n)
\begin{DoxyCompactList}\small\item\em N\-T\-T Calls the Number Theorectic Transform \end{DoxyCompactList}\item 
bool \hyperlink{namespaceintel_1_1hexl_1_1fpga_ab56525682080c2627f29893276ee8415}{N\-T\-T\-Completed} ()
\begin{DoxyCompactList}\small\item\em N\-T\-T\-Completed Called after completion of the Number Theoretic Transform \end{DoxyCompactList}\item 
void \hyperlink{namespaceintel_1_1hexl_1_1fpga_a4f302a0544c58e8ed0b9818b891ced05}{set\-\_\-worksize\-\_\-\-N\-T\-T\-\_\-int} (uint64\-\_\-t n)
\begin{DoxyCompactList}\small\item\em set\-\_\-worksize\-\_\-\-N\-T\-T\-\_\-int Sets the work size for N\-T\-T. Internal implementation. \end{DoxyCompactList}\item 
void \hyperlink{namespaceintel_1_1hexl_1_1fpga_a18d9571a62d998d2b64c302343c623b9}{N\-T\-T\-\_\-int} (uint64\-\_\-t $\ast$coeff\-\_\-poly, const uint64\-\_\-t $\ast$root\-\_\-of\-\_\-unity\-\_\-powers, const uint64\-\_\-t $\ast$precon\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers, uint64\-\_\-t coeff\-\_\-modulus, uint64\-\_\-t n)
\begin{DoxyCompactList}\small\item\em N\-T\-T\-\_\-int Calls the Number Theorectic Transform. Internal implementation. \end{DoxyCompactList}\item 
bool \hyperlink{namespaceintel_1_1hexl_1_1fpga_a9cf08769dd3a7d8ea67fd03c69067d91}{N\-T\-T\-Completed\-\_\-int} ()
\begin{DoxyCompactList}\small\item\em N\-T\-T\-Completed\-\_\-int Called after completion of the Number Theoretic Transform. Internal implementation. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-extension\-\_\-\-\_\- typedef unsigned \\*
\-\_\-\-\_\-int128 \hyperlink{namespaceintel_1_1hexl_1_1fpga_abec5370ea5966ed3c9aee7817e805337}{fpga\-\_\-uint128\-\_\-t}
\end{DoxyCompactItemize}


\subsection{Enumeration Type Documentation}
\hypertarget{namespaceintel_1_1hexl_1_1fpga_a1a264f07facc5f24376170ea052e4fbc}{\index{intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}!D\-E\-V\-\_\-\-T\-Y\-P\-E@{D\-E\-V\-\_\-\-T\-Y\-P\-E}}
\index{D\-E\-V\-\_\-\-T\-Y\-P\-E@{D\-E\-V\-\_\-\-T\-Y\-P\-E}!intel::hexl::fpga@{intel\-::hexl\-::fpga}}
\subsubsection[{D\-E\-V\-\_\-\-T\-Y\-P\-E}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf intel\-::hexl\-::fpga\-::\-D\-E\-V\-\_\-\-T\-Y\-P\-E}}}\label{namespaceintel_1_1hexl_1_1fpga_a1a264f07facc5f24376170ea052e4fbc}


enum D\-E\-V\-\_\-\-T\-Y\-P\-E Lists the available device mode\-: C\-P\-U, emulation mode, F\-P\-G\-A 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{N\-O\-N\-E@{N\-O\-N\-E}!intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}}\index{intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}!N\-O\-N\-E@{N\-O\-N\-E}}\item[{\em 
\hypertarget{namespaceintel_1_1hexl_1_1fpga_a1a264f07facc5f24376170ea052e4fbca665be2b62dd76ce44231d0503e468464}{N\-O\-N\-E}\label{namespaceintel_1_1hexl_1_1fpga_a1a264f07facc5f24376170ea052e4fbca665be2b62dd76ce44231d0503e468464}
}]\index{E\-M\-U@{E\-M\-U}!intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}}\index{intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}!E\-M\-U@{E\-M\-U}}\item[{\em 
\hypertarget{namespaceintel_1_1hexl_1_1fpga_a1a264f07facc5f24376170ea052e4fbca6553acb72b13a76b0cf31197badbc164}{E\-M\-U}\label{namespaceintel_1_1hexl_1_1fpga_a1a264f07facc5f24376170ea052e4fbca6553acb72b13a76b0cf31197badbc164}
}]\index{F\-P\-G\-A@{F\-P\-G\-A}!intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}}\index{intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}!F\-P\-G\-A@{F\-P\-G\-A}}\item[{\em 
\hypertarget{namespaceintel_1_1hexl_1_1fpga_a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975}{F\-P\-G\-A}\label{namespaceintel_1_1hexl_1_1fpga_a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975}
}]\end{description}
\end{Desc}


\subsection{Function Documentation}
\hypertarget{namespaceintel_1_1hexl_1_1fpga_aaca739e67538e6072f74ac311231616c}{\index{intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}!acquire\-\_\-\-F\-P\-G\-A\-\_\-resources@{acquire\-\_\-\-F\-P\-G\-A\-\_\-resources}}
\index{acquire\-\_\-\-F\-P\-G\-A\-\_\-resources@{acquire\-\_\-\-F\-P\-G\-A\-\_\-resources}!intel::hexl::fpga@{intel\-::hexl\-::fpga}}
\subsubsection[{acquire\-\_\-\-F\-P\-G\-A\-\_\-resources}]{\setlength{\rightskip}{0pt plus 5cm}void intel\-::hexl\-::fpga\-::acquire\-\_\-\-F\-P\-G\-A\-\_\-resources (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{namespaceintel_1_1hexl_1_1fpga_aaca739e67538e6072f74ac311231616c}


acquire\-\_\-\-F\-P\-G\-A\-\_\-resources Called at the beginning of the workload to acquire the usage of an F\-P\-G\-A 

\hypertarget{namespaceintel_1_1hexl_1_1fpga_aa7d5b6c103f848f3b642938edf97ae22}{\index{intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}!attach\-\_\-fpga\-\_\-pooling@{attach\-\_\-fpga\-\_\-pooling}}
\index{attach\-\_\-fpga\-\_\-pooling@{attach\-\_\-fpga\-\_\-pooling}!intel::hexl::fpga@{intel\-::hexl\-::fpga}}
\subsubsection[{attach\-\_\-fpga\-\_\-pooling}]{\setlength{\rightskip}{0pt plus 5cm}void intel\-::hexl\-::fpga\-::attach\-\_\-fpga\-\_\-pooling (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{namespaceintel_1_1hexl_1_1fpga_aa7d5b6c103f848f3b642938edf97ae22}


attach\-\_\-fpga\-\_\-pooling Attach a device to this thread 

\hypertarget{namespaceintel_1_1hexl_1_1fpga_a768c1508c039dd1e8664cfec3a7bb159}{\index{intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}!detach\-\_\-fpga\-\_\-pooling@{detach\-\_\-fpga\-\_\-pooling}}
\index{detach\-\_\-fpga\-\_\-pooling@{detach\-\_\-fpga\-\_\-pooling}!intel::hexl::fpga@{intel\-::hexl\-::fpga}}
\subsubsection[{detach\-\_\-fpga\-\_\-pooling}]{\setlength{\rightskip}{0pt plus 5cm}void intel\-::hexl\-::fpga\-::detach\-\_\-fpga\-\_\-pooling (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{namespaceintel_1_1hexl_1_1fpga_a768c1508c039dd1e8664cfec3a7bb159}


detach\-\_\-fpga\-\_\-pooling Detach a device from this thread 

\hypertarget{namespaceintel_1_1hexl_1_1fpga_a5f78490650fba97fc6837d2fee8554d8}{\index{intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}!Dyadic\-Multiply@{Dyadic\-Multiply}}
\index{Dyadic\-Multiply@{Dyadic\-Multiply}!intel::hexl::fpga@{intel\-::hexl\-::fpga}}
\subsubsection[{Dyadic\-Multiply}]{\setlength{\rightskip}{0pt plus 5cm}void intel\-::hexl\-::fpga\-::\-Dyadic\-Multiply (
\begin{DoxyParamCaption}
\item[{uint64\-\_\-t $\ast$}]{results, }
\item[{const uint64\-\_\-t $\ast$}]{operand1, }
\item[{const uint64\-\_\-t $\ast$}]{operand2, }
\item[{uint64\-\_\-t}]{n, }
\item[{const uint64\-\_\-t $\ast$}]{moduli, }
\item[{uint64\-\_\-t}]{n\-\_\-moduli}
\end{DoxyParamCaption}
)}}\label{namespaceintel_1_1hexl_1_1fpga_a5f78490650fba97fc6837d2fee8554d8}


function Dyadic\-Multiply Implements the multiplication of two ciphertexts 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt out}  & {\em results} & stores the result of the multiplication \\
\hline
\mbox{\tt in}  & {\em operand1} & vector of polynomial coefficients \\
\hline
\mbox{\tt in}  & {\em operand2} & vector of polynomial coefficients \\
\hline
\mbox{\tt in}  & {\em n} & polynomial size \\
\hline
\mbox{\tt in}  & {\em moduli} & vector of modulus \\
\hline
\mbox{\tt in}  & {\em n\-\_\-moduli} & number of modulus in the vector of modulus \\
\hline
\end{DoxyParams}
\hypertarget{namespaceintel_1_1hexl_1_1fpga_aa15dd341954b9ce8c0915fbb3a8df602}{\index{intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}!Dyadic\-Multiply\-\_\-int@{Dyadic\-Multiply\-\_\-int}}
\index{Dyadic\-Multiply\-\_\-int@{Dyadic\-Multiply\-\_\-int}!intel::hexl::fpga@{intel\-::hexl\-::fpga}}
\subsubsection[{Dyadic\-Multiply\-\_\-int}]{\setlength{\rightskip}{0pt plus 5cm}void intel\-::hexl\-::fpga\-::\-Dyadic\-Multiply\-\_\-int (
\begin{DoxyParamCaption}
\item[{uint64\-\_\-t $\ast$}]{results, }
\item[{const uint64\-\_\-t $\ast$}]{operand1, }
\item[{const uint64\-\_\-t $\ast$}]{operand2, }
\item[{uint64\-\_\-t}]{n, }
\item[{const uint64\-\_\-t $\ast$}]{moduli, }
\item[{uint64\-\_\-t}]{n\-\_\-moduli}
\end{DoxyParamCaption}
)}}\label{namespaceintel_1_1hexl_1_1fpga_aa15dd341954b9ce8c0915fbb3a8df602}


Dyadic\-Multiply\-\_\-int Internal implementation of the Dyadic\-Multiply function call 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt out}  & {\em results} & stores the output of the multiplication \\
\hline
\mbox{\tt in}  & {\em operand1} & vector of polynomial coefficients \\
\hline
\mbox{\tt in}  & {\em operand2} & vector of polynomial coefficients \\
\hline
\mbox{\tt in}  & {\em n} & polynomial size \\
\hline
\mbox{\tt in}  & {\em moduli} & vector of coefficient modulus \\
\hline
\mbox{\tt in}  & {\em n\-\_\-moduli} & number of modulus in the vector of modulus \\
\hline
\end{DoxyParams}
\hypertarget{namespaceintel_1_1hexl_1_1fpga_a69e806b0006ab56a1c24a47ee0585952}{\index{intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}!Dyadic\-Multiply\-Completed@{Dyadic\-Multiply\-Completed}}
\index{Dyadic\-Multiply\-Completed@{Dyadic\-Multiply\-Completed}!intel::hexl::fpga@{intel\-::hexl\-::fpga}}
\subsubsection[{Dyadic\-Multiply\-Completed}]{\setlength{\rightskip}{0pt plus 5cm}bool intel\-::hexl\-::fpga\-::\-Dyadic\-Multiply\-Completed (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{namespaceintel_1_1hexl_1_1fpga_a69e806b0006ab56a1c24a47ee0585952}


Dyadic\-Multiply\-Completed Executed after the multiplication to wrap up the operation 

\hypertarget{namespaceintel_1_1hexl_1_1fpga_add004a71ed21d585bbf5ee7f88cdc492}{\index{intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}!Dyadic\-Multiply\-Completed\-\_\-int@{Dyadic\-Multiply\-Completed\-\_\-int}}
\index{Dyadic\-Multiply\-Completed\-\_\-int@{Dyadic\-Multiply\-Completed\-\_\-int}!intel::hexl::fpga@{intel\-::hexl\-::fpga}}
\subsubsection[{Dyadic\-Multiply\-Completed\-\_\-int}]{\setlength{\rightskip}{0pt plus 5cm}bool intel\-::hexl\-::fpga\-::\-Dyadic\-Multiply\-Completed\-\_\-int (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{namespaceintel_1_1hexl_1_1fpga_add004a71ed21d585bbf5ee7f88cdc492}


Dyadic\-Multiply\-Completed\-\_\-int Internal implementation of the Dyadic\-Multiply\-Completed function. Called after completion of the multiplication operation 

\hypertarget{namespaceintel_1_1hexl_1_1fpga_adb362cf8c73fdf8d22c75cbc7524c843}{\index{intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}!I\-N\-T\-T@{I\-N\-T\-T}}
\index{I\-N\-T\-T@{I\-N\-T\-T}!intel::hexl::fpga@{intel\-::hexl\-::fpga}}
\subsubsection[{I\-N\-T\-T}]{\setlength{\rightskip}{0pt plus 5cm}void intel\-::hexl\-::fpga\-::\-I\-N\-T\-T (
\begin{DoxyParamCaption}
\item[{uint64\-\_\-t $\ast$}]{coeff\-\_\-poly, }
\item[{const uint64\-\_\-t $\ast$}]{inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers, }
\item[{const uint64\-\_\-t $\ast$}]{precon\-\_\-inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers, }
\item[{uint64\-\_\-t}]{coeff\-\_\-modulus, }
\item[{uint64\-\_\-t}]{inv\-\_\-n, }
\item[{uint64\-\_\-t}]{inv\-\_\-n\-\_\-w, }
\item[{uint64\-\_\-t}]{n}
\end{DoxyParamCaption}
)}}\label{namespaceintel_1_1hexl_1_1fpga_adb362cf8c73fdf8d22c75cbc7524c843}


I\-N\-T\-T Calls the Inverse Number Theoretic Transform 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt out}  & {\em coef\-\_\-poly} & vector of polynomial coefficients \\
\hline
\mbox{\tt in}  & {\em coef\-\_\-poly} & vector of polynomial coefficients \\
\hline
\mbox{\tt in}  & {\em inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers} & vector of twiddle factors \\
\hline
\mbox{\tt in}  & {\em precon\-\_\-inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers} & vector of twiddle factors for the constant \\
\hline
\mbox{\tt in}  & {\em coeff\-\_\-modulus} & coefficient modulus \\
\hline
\mbox{\tt in}  & {\em inv\-\_\-n} & normalization factor \\
\hline
\mbox{\tt in}  & {\em inv\-\_\-n\-\_\-w} & normalization factor for the constant \\
\hline
\mbox{\tt in}  & {\em n} & polynomial size \\
\hline
\end{DoxyParams}
\hypertarget{namespaceintel_1_1hexl_1_1fpga_ac90669a31121655f1d88a55ef795937b}{\index{intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}!I\-N\-T\-T\-\_\-int@{I\-N\-T\-T\-\_\-int}}
\index{I\-N\-T\-T\-\_\-int@{I\-N\-T\-T\-\_\-int}!intel::hexl::fpga@{intel\-::hexl\-::fpga}}
\subsubsection[{I\-N\-T\-T\-\_\-int}]{\setlength{\rightskip}{0pt plus 5cm}void intel\-::hexl\-::fpga\-::\-I\-N\-T\-T\-\_\-int (
\begin{DoxyParamCaption}
\item[{uint64\-\_\-t $\ast$}]{coeff\-\_\-poly, }
\item[{const uint64\-\_\-t $\ast$}]{inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers, }
\item[{const uint64\-\_\-t $\ast$}]{precon\-\_\-inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers, }
\item[{uint64\-\_\-t}]{coeff\-\_\-modulus, }
\item[{uint64\-\_\-t}]{inv\-\_\-n, }
\item[{uint64\-\_\-t}]{inv\-\_\-n\-\_\-w, }
\item[{uint64\-\_\-t}]{n}
\end{DoxyParamCaption}
)}}\label{namespaceintel_1_1hexl_1_1fpga_ac90669a31121655f1d88a55ef795937b}


I\-N\-T\-T Calls the Inverse Number Theoretic Transform 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt out}  & {\em coef\-\_\-poly} & vector of polynomial coefficients \\
\hline
\mbox{\tt in}  & {\em coef\-\_\-poly} & vector of polynomial coefficients \\
\hline
\mbox{\tt in}  & {\em inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers} & vector of twiddle factors \\
\hline
\mbox{\tt in}  & {\em precon\-\_\-inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers} & vector of twiddle factors for the constant \\
\hline
\mbox{\tt in}  & {\em coeff\-\_\-modulus} & coefficient modulus \\
\hline
\mbox{\tt in}  & {\em inv\-\_\-n} & normalization factor \\
\hline
\mbox{\tt in}  & {\em inv\-\_\-n\-\_\-w} & normalization factor for the constant \\
\hline
\mbox{\tt in}  & {\em n} & polynomial size \\
\hline
\end{DoxyParams}
\hypertarget{namespaceintel_1_1hexl_1_1fpga_a68437eb625e24737902a181cf11f2298}{\index{intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}!I\-N\-T\-T\-Completed@{I\-N\-T\-T\-Completed}}
\index{I\-N\-T\-T\-Completed@{I\-N\-T\-T\-Completed}!intel::hexl::fpga@{intel\-::hexl\-::fpga}}
\subsubsection[{I\-N\-T\-T\-Completed}]{\setlength{\rightskip}{0pt plus 5cm}bool intel\-::hexl\-::fpga\-::\-I\-N\-T\-T\-Completed (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{namespaceintel_1_1hexl_1_1fpga_a68437eb625e24737902a181cf11f2298}


I\-N\-T\-T\-Completed Called after the completion of the I\-N\-T\-T operation 

\hypertarget{namespaceintel_1_1hexl_1_1fpga_a69aca407f3b48e7e88059b4f15619851}{\index{intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}!I\-N\-T\-T\-Completed\-\_\-int@{I\-N\-T\-T\-Completed\-\_\-int}}
\index{I\-N\-T\-T\-Completed\-\_\-int@{I\-N\-T\-T\-Completed\-\_\-int}!intel::hexl::fpga@{intel\-::hexl\-::fpga}}
\subsubsection[{I\-N\-T\-T\-Completed\-\_\-int}]{\setlength{\rightskip}{0pt plus 5cm}bool intel\-::hexl\-::fpga\-::\-I\-N\-T\-T\-Completed\-\_\-int (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{namespaceintel_1_1hexl_1_1fpga_a69aca407f3b48e7e88059b4f15619851}


I\-N\-T\-T\-Completed\-\_\-int Called after the completion of the I\-N\-T\-T operation. Internal implementation. 

\hypertarget{namespaceintel_1_1hexl_1_1fpga_ab91e470f9e47aa685e33f265926f6af0}{\index{intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}!N\-T\-T@{N\-T\-T}}
\index{N\-T\-T@{N\-T\-T}!intel::hexl::fpga@{intel\-::hexl\-::fpga}}
\subsubsection[{N\-T\-T}]{\setlength{\rightskip}{0pt plus 5cm}void intel\-::hexl\-::fpga\-::\-N\-T\-T (
\begin{DoxyParamCaption}
\item[{uint64\-\_\-t $\ast$}]{coeff\-\_\-poly, }
\item[{const uint64\-\_\-t $\ast$}]{root\-\_\-of\-\_\-unity\-\_\-powers, }
\item[{const uint64\-\_\-t $\ast$}]{precon\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers, }
\item[{uint64\-\_\-t}]{coeff\-\_\-modulus, }
\item[{uint64\-\_\-t}]{n}
\end{DoxyParamCaption}
)}}\label{namespaceintel_1_1hexl_1_1fpga_ab91e470f9e47aa685e33f265926f6af0}


N\-T\-T Calls the Number Theorectic Transform 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em coeff\-\_\-poly} & vector of polynomial coefficients \\
\hline
\mbox{\tt out}  & {\em coeff\-\_\-poly} & vector of polynomial coefficients \\
\hline
\mbox{\tt in}  & {\em root\-\_\-of\-\_\-unity\-\_\-powers} & vector of twiddle factors \\
\hline
\mbox{\tt in}  & {\em precon\-\_\-root\-\_\-of\-\_\-unity\-\_\-power} & vector of twiddle factors for the constant \\
\hline
\mbox{\tt in}  & {\em coeff\-\_\-modulus} & stores the coefficient modulus \\
\hline
\mbox{\tt in}  & {\em n} & stores the polynomial size \\
\hline
\end{DoxyParams}
\hypertarget{namespaceintel_1_1hexl_1_1fpga_a18d9571a62d998d2b64c302343c623b9}{\index{intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}!N\-T\-T\-\_\-int@{N\-T\-T\-\_\-int}}
\index{N\-T\-T\-\_\-int@{N\-T\-T\-\_\-int}!intel::hexl::fpga@{intel\-::hexl\-::fpga}}
\subsubsection[{N\-T\-T\-\_\-int}]{\setlength{\rightskip}{0pt plus 5cm}void intel\-::hexl\-::fpga\-::\-N\-T\-T\-\_\-int (
\begin{DoxyParamCaption}
\item[{uint64\-\_\-t $\ast$}]{coeff\-\_\-poly, }
\item[{const uint64\-\_\-t $\ast$}]{root\-\_\-of\-\_\-unity\-\_\-powers, }
\item[{const uint64\-\_\-t $\ast$}]{precon\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers, }
\item[{uint64\-\_\-t}]{coeff\-\_\-modulus, }
\item[{uint64\-\_\-t}]{n}
\end{DoxyParamCaption}
)}}\label{namespaceintel_1_1hexl_1_1fpga_a18d9571a62d998d2b64c302343c623b9}


N\-T\-T\-\_\-int Calls the Number Theorectic Transform. Internal implementation. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em coeff\-\_\-poly} & vector of polynomial coefficients \\
\hline
\mbox{\tt out}  & {\em coeff\-\_\-poly} & vector of polynomial coefficients \\
\hline
\mbox{\tt in}  & {\em root\-\_\-of\-\_\-unity\-\_\-powers} & vector of twiddle factors \\
\hline
\mbox{\tt in}  & {\em precon\-\_\-root\-\_\-of\-\_\-unity\-\_\-power} & vector of twiddle factors for the constant \\
\hline
\mbox{\tt in}  & {\em coeff\-\_\-modulus} & stores the coefficient modulus \\
\hline
\mbox{\tt in}  & {\em n} & stores the polynomial size \\
\hline
\end{DoxyParams}
\hypertarget{namespaceintel_1_1hexl_1_1fpga_ab56525682080c2627f29893276ee8415}{\index{intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}!N\-T\-T\-Completed@{N\-T\-T\-Completed}}
\index{N\-T\-T\-Completed@{N\-T\-T\-Completed}!intel::hexl::fpga@{intel\-::hexl\-::fpga}}
\subsubsection[{N\-T\-T\-Completed}]{\setlength{\rightskip}{0pt plus 5cm}bool intel\-::hexl\-::fpga\-::\-N\-T\-T\-Completed (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{namespaceintel_1_1hexl_1_1fpga_ab56525682080c2627f29893276ee8415}


N\-T\-T\-Completed Called after completion of the Number Theoretic Transform 

\hypertarget{namespaceintel_1_1hexl_1_1fpga_a9cf08769dd3a7d8ea67fd03c69067d91}{\index{intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}!N\-T\-T\-Completed\-\_\-int@{N\-T\-T\-Completed\-\_\-int}}
\index{N\-T\-T\-Completed\-\_\-int@{N\-T\-T\-Completed\-\_\-int}!intel::hexl::fpga@{intel\-::hexl\-::fpga}}
\subsubsection[{N\-T\-T\-Completed\-\_\-int}]{\setlength{\rightskip}{0pt plus 5cm}bool intel\-::hexl\-::fpga\-::\-N\-T\-T\-Completed\-\_\-int (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{namespaceintel_1_1hexl_1_1fpga_a9cf08769dd3a7d8ea67fd03c69067d91}


N\-T\-T\-Completed\-\_\-int Called after completion of the Number Theoretic Transform. Internal implementation. 

\hypertarget{namespaceintel_1_1hexl_1_1fpga_a030c29b7b3fa954ef8da1c9031911647}{\index{intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}!release\-\_\-\-F\-P\-G\-A\-\_\-resources@{release\-\_\-\-F\-P\-G\-A\-\_\-resources}}
\index{release\-\_\-\-F\-P\-G\-A\-\_\-resources@{release\-\_\-\-F\-P\-G\-A\-\_\-resources}!intel::hexl::fpga@{intel\-::hexl\-::fpga}}
\subsubsection[{release\-\_\-\-F\-P\-G\-A\-\_\-resources}]{\setlength{\rightskip}{0pt plus 5cm}void intel\-::hexl\-::fpga\-::release\-\_\-\-F\-P\-G\-A\-\_\-resources (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{namespaceintel_1_1hexl_1_1fpga_a030c29b7b3fa954ef8da1c9031911647}


release\-\_\-\-F\-P\-G\-A\-\_\-resources Called at the end of the workload to release the F\-P\-G\-A 

\hypertarget{namespaceintel_1_1hexl_1_1fpga_ac793304e5a77cc4fb89d4d5c1c734e3d}{\index{intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}!set\-\_\-worksize\-\_\-\-Dyadic\-Multiply@{set\-\_\-worksize\-\_\-\-Dyadic\-Multiply}}
\index{set\-\_\-worksize\-\_\-\-Dyadic\-Multiply@{set\-\_\-worksize\-\_\-\-Dyadic\-Multiply}!intel::hexl::fpga@{intel\-::hexl\-::fpga}}
\subsubsection[{set\-\_\-worksize\-\_\-\-Dyadic\-Multiply}]{\setlength{\rightskip}{0pt plus 5cm}void intel\-::hexl\-::fpga\-::set\-\_\-worksize\-\_\-\-Dyadic\-Multiply (
\begin{DoxyParamCaption}
\item[{uint64\-\_\-t}]{ws}
\end{DoxyParamCaption}
)}}\label{namespaceintel_1_1hexl_1_1fpga_ac793304e5a77cc4fb89d4d5c1c734e3d}


function set\-\_\-worksize\-\_\-\-Dyadic\-Multiply 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em ws} & work size \\
\hline
\end{DoxyParams}
\hypertarget{namespaceintel_1_1hexl_1_1fpga_af34f7448c403a2654c71fae865199579}{\index{intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}!set\-\_\-worksize\-\_\-\-Dyadic\-Multiply\-\_\-int@{set\-\_\-worksize\-\_\-\-Dyadic\-Multiply\-\_\-int}}
\index{set\-\_\-worksize\-\_\-\-Dyadic\-Multiply\-\_\-int@{set\-\_\-worksize\-\_\-\-Dyadic\-Multiply\-\_\-int}!intel::hexl::fpga@{intel\-::hexl\-::fpga}}
\subsubsection[{set\-\_\-worksize\-\_\-\-Dyadic\-Multiply\-\_\-int}]{\setlength{\rightskip}{0pt plus 5cm}void intel\-::hexl\-::fpga\-::set\-\_\-worksize\-\_\-\-Dyadic\-Multiply\-\_\-int (
\begin{DoxyParamCaption}
\item[{uint64\-\_\-t}]{n}
\end{DoxyParamCaption}
)}}\label{namespaceintel_1_1hexl_1_1fpga_af34f7448c403a2654c71fae865199579}


set\-\_\-worksize\-\_\-\-Dyadic\-Multiply\-\_\-int Sets the worksize for the multiplication 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em n} & work size \\
\hline
\end{DoxyParams}
\hypertarget{namespaceintel_1_1hexl_1_1fpga_a187bc608bc5c9fc658019b87539a4b81}{\index{intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}!set\-\_\-worksize\-\_\-\-I\-N\-T\-T@{set\-\_\-worksize\-\_\-\-I\-N\-T\-T}}
\index{set\-\_\-worksize\-\_\-\-I\-N\-T\-T@{set\-\_\-worksize\-\_\-\-I\-N\-T\-T}!intel::hexl::fpga@{intel\-::hexl\-::fpga}}
\subsubsection[{set\-\_\-worksize\-\_\-\-I\-N\-T\-T}]{\setlength{\rightskip}{0pt plus 5cm}void intel\-::hexl\-::fpga\-::set\-\_\-worksize\-\_\-\-I\-N\-T\-T (
\begin{DoxyParamCaption}
\item[{uint64\-\_\-t}]{ws}
\end{DoxyParamCaption}
)}}\label{namespaceintel_1_1hexl_1_1fpga_a187bc608bc5c9fc658019b87539a4b81}


set\-\_\-worksize\-\_\-\-I\-N\-T\-T Sets the work size of the I\-N\-T\-T operation 

\hypertarget{namespaceintel_1_1hexl_1_1fpga_aadedc3c7037f9134a01351c822d33cda}{\index{intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}!set\-\_\-worksize\-\_\-\-I\-N\-T\-T\-\_\-int@{set\-\_\-worksize\-\_\-\-I\-N\-T\-T\-\_\-int}}
\index{set\-\_\-worksize\-\_\-\-I\-N\-T\-T\-\_\-int@{set\-\_\-worksize\-\_\-\-I\-N\-T\-T\-\_\-int}!intel::hexl::fpga@{intel\-::hexl\-::fpga}}
\subsubsection[{set\-\_\-worksize\-\_\-\-I\-N\-T\-T\-\_\-int}]{\setlength{\rightskip}{0pt plus 5cm}void intel\-::hexl\-::fpga\-::set\-\_\-worksize\-\_\-\-I\-N\-T\-T\-\_\-int (
\begin{DoxyParamCaption}
\item[{uint64\-\_\-t}]{n}
\end{DoxyParamCaption}
)}}\label{namespaceintel_1_1hexl_1_1fpga_aadedc3c7037f9134a01351c822d33cda}


set\-\_\-worksize\-\_\-\-I\-N\-T\-T\-\_\-int Internal implementation. Sets the work size of the I\-N\-T\-T operation 

\hypertarget{namespaceintel_1_1hexl_1_1fpga_a395d82d33eb68a64244bddc0bd857121}{\index{intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}!set\-\_\-worksize\-\_\-\-N\-T\-T@{set\-\_\-worksize\-\_\-\-N\-T\-T}}
\index{set\-\_\-worksize\-\_\-\-N\-T\-T@{set\-\_\-worksize\-\_\-\-N\-T\-T}!intel::hexl::fpga@{intel\-::hexl\-::fpga}}
\subsubsection[{set\-\_\-worksize\-\_\-\-N\-T\-T}]{\setlength{\rightskip}{0pt plus 5cm}void intel\-::hexl\-::fpga\-::set\-\_\-worksize\-\_\-\-N\-T\-T (
\begin{DoxyParamCaption}
\item[{uint64\-\_\-t}]{ws}
\end{DoxyParamCaption}
)}}\label{namespaceintel_1_1hexl_1_1fpga_a395d82d33eb68a64244bddc0bd857121}


set\-\_\-worksize\-\_\-\-N\-T\-T Sets the work size for N\-T\-T 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em ws} & stores the worksize of the N\-T\-T \\
\hline
\end{DoxyParams}
\hypertarget{namespaceintel_1_1hexl_1_1fpga_a4f302a0544c58e8ed0b9818b891ced05}{\index{intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}!set\-\_\-worksize\-\_\-\-N\-T\-T\-\_\-int@{set\-\_\-worksize\-\_\-\-N\-T\-T\-\_\-int}}
\index{set\-\_\-worksize\-\_\-\-N\-T\-T\-\_\-int@{set\-\_\-worksize\-\_\-\-N\-T\-T\-\_\-int}!intel::hexl::fpga@{intel\-::hexl\-::fpga}}
\subsubsection[{set\-\_\-worksize\-\_\-\-N\-T\-T\-\_\-int}]{\setlength{\rightskip}{0pt plus 5cm}void intel\-::hexl\-::fpga\-::set\-\_\-worksize\-\_\-\-N\-T\-T\-\_\-int (
\begin{DoxyParamCaption}
\item[{uint64\-\_\-t}]{n}
\end{DoxyParamCaption}
)}}\label{namespaceintel_1_1hexl_1_1fpga_a4f302a0544c58e8ed0b9818b891ced05}


set\-\_\-worksize\-\_\-\-N\-T\-T\-\_\-int Sets the work size for N\-T\-T. Internal implementation. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em ws} & stores the worksize of the N\-T\-T \\
\hline
\end{DoxyParams}


\subsection{Variable Documentation}
\hypertarget{namespaceintel_1_1hexl_1_1fpga_abec5370ea5966ed3c9aee7817e805337}{\index{intel\-::hexl\-::fpga@{intel\-::hexl\-::fpga}!fpga\-\_\-uint128\-\_\-t@{fpga\-\_\-uint128\-\_\-t}}
\index{fpga\-\_\-uint128\-\_\-t@{fpga\-\_\-uint128\-\_\-t}!intel::hexl::fpga@{intel\-::hexl\-::fpga}}
\subsubsection[{fpga\-\_\-uint128\-\_\-t}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-extension\-\_\-\-\_\- typedef unsigned \-\_\-\-\_\-int128 intel\-::hexl\-::fpga\-::fpga\-\_\-uint128\-\_\-t}}\label{namespaceintel_1_1hexl_1_1fpga_abec5370ea5966ed3c9aee7817e805337}
