---
title: "Hardware Accelerator for Post-Quantum Cryptography"
excerpt: "Senior design project focusing on a Verilog-based accelerator for cryptographic operations."
collection: portfolio
layout: single
---

### Overview
Leading the development of a Verilog-based hardware accelerator for the **Module-Lattice-Based Digital Signature Algorithm (ML-DSA)**. This ongoing project focuses on improving the efficiency of post-quantum cryptographic operations.

### Key Features
- **Subsystem Design:** Random bit generator and NTT for polynomial multiplication.
- **Hardware-Software Integration:** Developing a C-based driver for seamless interaction.
- **Scalability:** Optimized for large-scale cryptographic operations.

### Tools Used
- **Hardware Languages:** Verilog  
- **Software Tools:** ModelSim, C, Python
