vlog -sv *.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:56:07 on Dec 15,2022
# vlog -reportprogress 300 -sv reg_file.sv tb_rtl_reg_file.sv 
# -- Compiling module reg_file
# -- Compiling module register
# -- Compiling module multiplexer_32input
# -- Compiling module decoder
# -- Compiling module tb_rtl_reg_file
# 
# Top level modules:
# 	reg_file
# 	tb_rtl_reg_file
# End time: 14:56:08 on Dec 15,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -gui work.tb_rtl_reg_file
# vsim -gui work.tb_rtl_reg_file 
# Start time: 14:56:19 on Dec 15,2022
# Loading sv_std.std
# Loading work.tb_rtl_reg_file
vlog -sv *.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:18 on Dec 15,2022
# vlog -reportprogress 300 -sv reg_file.sv tb_rtl_reg_file.sv 
# -- Compiling module reg_file
# -- Compiling module register
# -- Compiling module multiplexer_32input
# -- Compiling module decoder
# -- Compiling module tb_rtl_reg_file
# 
# Top level modules:
# 	tb_rtl_reg_file
# End time: 14:57:18 on Dec 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui work.tb_rtl_reg_file
# vsim -gui work.tb_rtl_reg_file 
# Start time: 14:57:26 on Dec 15,2022
# Loading sv_std.std
# Loading work.tb_rtl_reg_file
# Loading work.reg_file
# Loading work.decoder
# Loading work.multiplexer_32input
# Loading work.register
vsim -gui work.tb_rtl_reg_file
# vsim -gui work.tb_rtl_reg_file 
# Start time: 14:57:43 on Dec 15,2022
# Loading sv_std.std
# Loading work.tb_rtl_reg_file
# Loading work.reg_file
# Loading work.decoder
# Loading work.multiplexer_32input
# Loading work.register
add wave sim:/tb_rtl_reg_file/dut/*
restart -f; run -all
# ------------------Begin reg_file.sv testbench
# 
# Test 1: write data to each register, confirm 
# ** Note: $stop    : tb_rtl_reg_file.sv(30)
#    Time: 192 ps  Iteration: 0  Instance: /tb_rtl_reg_file
# Break in Module tb_rtl_reg_file at tb_rtl_reg_file.sv line 30
add wave sim:/tb_rtl_reg_file/dut/*
vlog -sv *.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:30 on Dec 15,2022
# vlog -reportprogress 300 -sv reg_file.sv tb_rtl_reg_file.sv 
# -- Compiling module reg_file
# -- Compiling module register
# -- Compiling module multiplexer_32input
# -- Compiling module decoder
# -- Compiling module tb_rtl_reg_file
# 
# Top level modules:
# 	tb_rtl_reg_file
# End time: 14:59:30 on Dec 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f; run -all
# Loading work.tb_rtl_reg_file
# Loading work.reg_file
# Loading work.decoder
# Loading work.multiplexer_32input
# Loading work.register
# ------------------Begin reg_file.sv testbench
# 
# Test 1: write data to each register, confirm 
# ** Note: $stop    : tb_rtl_reg_file.sv(31)
#    Time: 192 ps  Iteration: 0  Instance: /tb_rtl_reg_file
# Break in Module tb_rtl_reg_file at tb_rtl_reg_file.sv line 31
