read -sv run_verilog_mid/adder_32b_18_71_495b7ad83c67a44bcb8e69b01db7ede6.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_71_495b7ad83c67a44bcb8e69b01db7ede6_yosys.v
