-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity stream_out_data_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    out_V_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    out_V_V_full_n : IN STD_LOGIC;
    out_V_V_write : OUT STD_LOGIC;
    row_buffer_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    row_buffer_V_ce0 : OUT STD_LOGIC;
    row_buffer_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    skip_flag : IN STD_LOGIC;
    outRowIdx_V : IN STD_LOGIC_VECTOR (9 downto 0);
    startRowBufferIdx_V : IN STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of stream_out_data_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv13_1F80 : STD_LOGIC_VECTOR (12 downto 0) := "1111110000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv9_1F8 : STD_LOGIC_VECTOR (8 downto 0) := "111111000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv11_13 : STD_LOGIC_VECTOR (10 downto 0) := "00000010011";
    constant ap_const_lv9_1F7 : STD_LOGIC_VECTOR (8 downto 0) := "111110111";
    constant ap_const_lv8_17 : STD_LOGIC_VECTOR (7 downto 0) := "00010111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv11_A8 : STD_LOGIC_VECTOR (10 downto 0) := "00010101000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal out_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln65_reg_393 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_393_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_reg_138 : STD_LOGIC_VECTOR (12 downto 0);
    signal t_V_3_reg_149 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_160 : STD_LOGIC_VECTOR (7 downto 0);
    signal cycle_0_reg_171 : STD_LOGIC_VECTOR (8 downto 0);
    signal skip_flag_read_read_fu_112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_fu_186_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_reg_388 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln65_fu_192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln65_reg_393_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln65_fu_198_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal grp_fu_371_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_reg_402 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln83_fu_272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln83_reg_407 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln83_reg_407_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln96_fu_304_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal infoldIdx_V_3_fu_318_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal cycle_fu_326_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal v1_V_fu_350_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal v1_V_reg_433 : STD_LOGIC_VECTOR (31 downto 0);
    signal v2_V_fu_357_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal v2_V_reg_438 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal sext_ln321_fu_332_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal sext_ln1354_fu_182_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln66_fu_204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal wr_V_fu_218_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal simdIdx_V_fu_228_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal rowBufferIdx_V_fu_232_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1353_fu_249_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_3_fu_253_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_8_fu_258_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_fu_266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln66_fu_210_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln879_fu_284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_V_fu_290_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln96_fu_278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln98_fu_296_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal infoldIdx_V_fu_312_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_s_fu_340_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln647_fu_336_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_371_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_371_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_371_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_371_p10 : STD_LOGIC_VECTOR (10 downto 0);

    component ultra_net_mac_mulcyx IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (1 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;



begin
    ultra_net_mac_mulcyx_U447 : component ultra_net_mac_mulcyx
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 2,
        din2_WIDTH => 11,
        dout_WIDTH => 11)
    port map (
        din0 => grp_fu_371_p0,
        din1 => grp_fu_371_p1,
        din2 => grp_fu_371_p2,
        dout => grp_fu_371_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_start = ap_const_logic_1) and (skip_flag_read_read_fu_112_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                elsif (((ap_start = ap_const_logic_1) and (skip_flag_read_read_fu_112_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    cycle_0_reg_171_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_fu_192_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                cycle_0_reg_171 <= cycle_fu_326_p2;
            elsif (((ap_start = ap_const_logic_1) and (skip_flag_read_read_fu_112_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                cycle_0_reg_171 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_fu_192_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                indvar_flatten_reg_138 <= add_ln65_fu_198_p2;
            elsif (((ap_start = ap_const_logic_1) and (skip_flag_read_read_fu_112_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_reg_138 <= ap_const_lv13_0;
            end if; 
        end if;
    end process;

    t_V_3_reg_149_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_fu_192_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                t_V_3_reg_149 <= infoldIdx_V_3_fu_318_p3;
            elsif (((ap_start = ap_const_logic_1) and (skip_flag_read_read_fu_112_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                t_V_3_reg_149 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    t_V_reg_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_fu_192_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                t_V_reg_160 <= select_ln96_fu_304_p3;
            elsif (((ap_start = ap_const_logic_1) and (skip_flag_read_read_fu_112_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                t_V_reg_160 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_fu_192_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln321_reg_402 <= grp_fu_371_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln65_reg_393 <= icmp_ln65_fu_192_p2;
                icmp_ln65_reg_393_pp0_iter1_reg <= icmp_ln65_reg_393;
                or_ln83_reg_407_pp0_iter1_reg <= or_ln83_reg_407;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln65_reg_393_pp0_iter2_reg <= icmp_ln65_reg_393_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_fu_192_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                or_ln83_reg_407 <= or_ln83_fu_272_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (skip_flag_read_read_fu_112_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                ret_V_reg_388 <= ret_V_fu_186_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_393_pp0_iter1_reg = ap_const_lv1_0))) then
                v1_V_reg_433 <= v1_V_fu_350_p3;
                v2_V_reg_438 <= v2_V_fu_357_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter3, skip_flag_read_read_fu_112_p2, icmp_ln65_fu_192_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (skip_flag_read_read_fu_112_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_start = ap_const_logic_1) and (skip_flag_read_read_fu_112_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((icmp_ln65_fu_192_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) and not(((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((icmp_ln65_fu_192_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln65_fu_198_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_138) + unsigned(ap_const_lv13_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state6 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(out_V_V_full_n, ap_enable_reg_pp0_iter3, icmp_ln65_reg_393_pp0_iter2_reg)
    begin
                ap_block_pp0_stage0_01001 <= ((icmp_ln65_reg_393_pp0_iter2_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(out_V_V_full_n, ap_enable_reg_pp0_iter3, icmp_ln65_reg_393_pp0_iter2_reg)
    begin
                ap_block_pp0_stage0_11001 <= ((icmp_ln65_reg_393_pp0_iter2_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(out_V_V_full_n, ap_enable_reg_pp0_iter3, icmp_ln65_reg_393_pp0_iter2_reg)
    begin
                ap_block_pp0_stage0_subdone <= ((icmp_ln65_reg_393_pp0_iter2_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage0_iter3_assign_proc : process(out_V_V_full_n, icmp_ln65_reg_393_pp0_iter2_reg)
    begin
                ap_block_state5_pp0_stage0_iter3 <= ((icmp_ln65_reg_393_pp0_iter2_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln65_fu_192_p2)
    begin
        if ((icmp_ln65_fu_192_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cycle_fu_326_p2 <= std_logic_vector(unsigned(ap_const_lv9_1) + unsigned(select_ln66_fu_210_p3));
    grp_fu_371_p0 <= ap_const_lv11_A8(9 - 1 downto 0);
    grp_fu_371_p1 <= grp_fu_371_p10(2 - 1 downto 0);
    grp_fu_371_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rowBufferIdx_V_fu_232_p2),11));
    grp_fu_371_p2 <= (t_V_reg_160 & simdIdx_V_fu_228_p1);
    icmp_ln65_fu_192_p2 <= "1" when (indvar_flatten_reg_138 = ap_const_lv13_1F80) else "0";
    icmp_ln66_fu_204_p2 <= "1" when (cycle_0_reg_171 = ap_const_lv9_1F8) else "0";
    icmp_ln879_fu_284_p2 <= "1" when (t_V_3_reg_149 = ap_const_lv8_17) else "0";
    icmp_ln891_fu_266_p2 <= "1" when (signed(ret_V_3_fu_253_p2) > signed(ap_const_lv11_13)) else "0";
    icmp_ln96_fu_278_p2 <= "1" when (select_ln66_fu_210_p3 = ap_const_lv9_1F7) else "0";
    infoldIdx_V_3_fu_318_p3 <= 
        ap_const_lv8_0 when (icmp_ln879_fu_284_p2(0) = '1') else 
        infoldIdx_V_fu_312_p2;
    infoldIdx_V_fu_312_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(t_V_3_reg_149));
    or_ln83_fu_272_p2 <= (tmp_8_fu_258_p3 or icmp_ln891_fu_266_p2);

    out_V_V_blk_n_assign_proc : process(out_V_V_full_n, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, icmp_ln65_reg_393_pp0_iter2_reg)
    begin
        if (((icmp_ln65_reg_393_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            out_V_V_blk_n <= out_V_V_full_n;
        else 
            out_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_V_V_din <= (v1_V_reg_433 & v2_V_reg_438);

    out_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter3, icmp_ln65_reg_393_pp0_iter2_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln65_reg_393_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            out_V_V_write <= ap_const_logic_1;
        else 
            out_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_s_fu_340_p4 <= row_buffer_V_q0(63 downto 32);
    ret_V_3_fu_253_p2 <= std_logic_vector(unsigned(zext_ln1353_fu_249_p1) + unsigned(ret_V_reg_388));
    ret_V_fu_186_p2 <= std_logic_vector(signed(sext_ln1354_fu_182_p1) + signed(ap_const_lv11_7FF));
    rowBufferIdx_V_fu_232_p2 <= std_logic_vector(unsigned(wr_V_fu_218_p4) + unsigned(startRowBufferIdx_V));
    row_buffer_V_address0 <= sext_ln321_fu_332_p1(10 - 1 downto 0);

    row_buffer_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            row_buffer_V_ce0 <= ap_const_logic_1;
        else 
            row_buffer_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln66_fu_210_p3 <= 
        ap_const_lv9_0 when (icmp_ln66_fu_204_p2(0) = '1') else 
        cycle_0_reg_171;
    select_ln96_fu_304_p3 <= 
        ap_const_lv8_0 when (icmp_ln96_fu_278_p2(0) = '1') else 
        select_ln98_fu_296_p3;
    select_ln98_fu_296_p3 <= 
        w_V_fu_290_p2 when (icmp_ln879_fu_284_p2(0) = '1') else 
        t_V_reg_160;
        sext_ln1354_fu_182_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outRowIdx_V),11));

        sext_ln321_fu_332_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln321_reg_402),64));

    simdIdx_V_fu_228_p1 <= t_V_3_reg_149(3 - 1 downto 0);
    skip_flag_read_read_fu_112_p2 <= (0=>skip_flag, others=>'-');
    tmp_8_fu_258_p3 <= ret_V_3_fu_253_p2(10 downto 10);
    trunc_ln647_fu_336_p1 <= row_buffer_V_q0(32 - 1 downto 0);
    v1_V_fu_350_p3 <= 
        ap_const_lv32_0 when (or_ln83_reg_407_pp0_iter1_reg(0) = '1') else 
        p_Result_s_fu_340_p4;
    v2_V_fu_357_p3 <= 
        ap_const_lv32_0 when (or_ln83_reg_407_pp0_iter1_reg(0) = '1') else 
        trunc_ln647_fu_336_p1;
    w_V_fu_290_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(t_V_reg_160));
    wr_V_fu_218_p4 <= t_V_3_reg_149(4 downto 3);
    zext_ln1353_fu_249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(wr_V_fu_218_p4),11));
end behav;
