{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 26 17:15:34 2023 " "Info: Processing started: Wed Jul 26 17:15:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "main.v" "" { Text "E:/学/大2-2/数字逻辑/综合训练/redgreenlight-q/main.v" 5 -1 0 } } { "d:/applications/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/applications/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register count\[13\] register state.S3 327.98 MHz 3.049 ns Internal " "Info: Clock \"clk\" has Internal fmax of 327.98 MHz between source register \"count\[13\]\" and destination register \"state.S3\" (period= 3.049 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.860 ns + Longest register register " "Info: + Longest register to register delay is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[13\] 1 REG LCFF_X38_Y22_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y22_N27; Fanout = 3; REG Node = 'count\[13\]'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[13] } "NODE_NAME" } } { "main.v" "" { Text "E:/学/大2-2/数字逻辑/综合训练/redgreenlight-q/main.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.568 ns) + CELL(0.357 ns) 0.925 ns Equal0~0 2 COMB LCCOMB_X38_Y21_N26 1 " "Info: 2: + IC(0.568 ns) + CELL(0.357 ns) = 0.925 ns; Loc. = LCCOMB_X38_Y21_N26; Fanout = 1; COMB Node = 'Equal0~0'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { count[13] Equal0~0 } "NODE_NAME" } } { "main.v" "" { Text "E:/学/大2-2/数字逻辑/综合训练/redgreenlight-q/main.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.346 ns) 1.615 ns Equal0~4 3 COMB LCCOMB_X39_Y21_N24 36 " "Info: 3: + IC(0.344 ns) + CELL(0.346 ns) = 1.615 ns; Loc. = LCCOMB_X39_Y21_N24; Fanout = 36; COMB Node = 'Equal0~4'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { Equal0~0 Equal0~4 } "NODE_NAME" } } { "main.v" "" { Text "E:/学/大2-2/数字逻辑/综合训练/redgreenlight-q/main.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.746 ns) 2.860 ns state.S3 4 REG LCFF_X37_Y21_N3 6 " "Info: 4: + IC(0.499 ns) + CELL(0.746 ns) = 2.860 ns; Loc. = LCFF_X37_Y21_N3; Fanout = 6; REG Node = 'state.S3'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { Equal0~4 state.S3 } "NODE_NAME" } } { "main.v" "" { Text "E:/学/大2-2/数字逻辑/综合训练/redgreenlight-q/main.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.449 ns ( 50.66 % ) " "Info: Total cell delay = 1.449 ns ( 50.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.411 ns ( 49.34 % ) " "Info: Total interconnect delay = 1.411 ns ( 49.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { count[13] Equal0~0 Equal0~4 state.S3 } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { count[13] {} Equal0~0 {} Equal0~4 {} state.S3 {} } { 0.000ns 0.568ns 0.344ns 0.499ns } { 0.000ns 0.357ns 0.346ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns - Smallest " "Info: - Smallest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.490 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.v" "" { Text "E:/学/大2-2/数字逻辑/综合训练/redgreenlight-q/main.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 38 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 38; COMB Node = 'clk~clkctrl'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "main.v" "" { Text "E:/学/大2-2/数字逻辑/综合训练/redgreenlight-q/main.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns state.S3 3 REG LCFF_X37_Y21_N3 6 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X37_Y21_N3; Fanout = 6; REG Node = 'state.S3'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clk~clkctrl state.S3 } "NODE_NAME" } } { "main.v" "" { Text "E:/学/大2-2/数字逻辑/综合训练/redgreenlight-q/main.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl state.S3 } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} state.S3 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.495 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.v" "" { Text "E:/学/大2-2/数字逻辑/综合训练/redgreenlight-q/main.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 38 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 38; COMB Node = 'clk~clkctrl'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "main.v" "" { Text "E:/学/大2-2/数字逻辑/综合训练/redgreenlight-q/main.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 2.495 ns count\[13\] 3 REG LCFF_X38_Y22_N27 3 " "Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X38_Y22_N27; Fanout = 3; REG Node = 'count\[13\]'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { clk~clkctrl count[13] } "NODE_NAME" } } { "main.v" "" { Text "E:/学/大2-2/数字逻辑/综合训练/redgreenlight-q/main.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.00 % ) " "Info: Total cell delay = 1.472 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.023 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk clk~clkctrl count[13] } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk {} clk~combout {} clk~clkctrl {} count[13] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl state.S3 } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} state.S3 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk clk~clkctrl count[13] } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk {} clk~combout {} clk~clkctrl {} count[13] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "main.v" "" { Text "E:/学/大2-2/数字逻辑/综合训练/redgreenlight-q/main.v" 76 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "main.v" "" { Text "E:/学/大2-2/数字逻辑/综合训练/redgreenlight-q/main.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { count[13] Equal0~0 Equal0~4 state.S3 } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { count[13] {} Equal0~0 {} Equal0~4 {} state.S3 {} } { 0.000ns 0.568ns 0.344ns 0.499ns } { 0.000ns 0.357ns 0.346ns 0.746ns } "" } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl state.S3 } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} state.S3 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk clk~clkctrl count[13] } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk {} clk~combout {} clk~clkctrl {} count[13] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk lt2\[2\] lt2_s\[2\] 6.798 ns register " "Info: tco from clock \"clk\" to destination pin \"lt2\[2\]\" through register \"lt2_s\[2\]\" is 6.798 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.490 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.v" "" { Text "E:/学/大2-2/数字逻辑/综合训练/redgreenlight-q/main.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 38 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 38; COMB Node = 'clk~clkctrl'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "main.v" "" { Text "E:/学/大2-2/数字逻辑/综合训练/redgreenlight-q/main.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns lt2_s\[2\] 3 REG LCFF_X39_Y21_N31 2 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X39_Y21_N31; Fanout = 2; REG Node = 'lt2_s\[2\]'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clk~clkctrl lt2_s[2] } "NODE_NAME" } } { "main.v" "" { Text "E:/学/大2-2/数字逻辑/综合训练/redgreenlight-q/main.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl lt2_s[2] } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} lt2_s[2] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "main.v" "" { Text "E:/学/大2-2/数字逻辑/综合训练/redgreenlight-q/main.v" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.214 ns + Longest register pin " "Info: + Longest register to pin delay is 4.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lt2_s\[2\] 1 REG LCFF_X39_Y21_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y21_N31; Fanout = 2; REG Node = 'lt2_s\[2\]'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lt2_s[2] } "NODE_NAME" } } { "main.v" "" { Text "E:/学/大2-2/数字逻辑/综合训练/redgreenlight-q/main.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.252 ns) + CELL(1.962 ns) 4.214 ns lt2\[2\] 2 PIN PIN_W7 0 " "Info: 2: + IC(2.252 ns) + CELL(1.962 ns) = 4.214 ns; Loc. = PIN_W7; Fanout = 0; PIN Node = 'lt2\[2\]'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.214 ns" { lt2_s[2] lt2[2] } "NODE_NAME" } } { "main.v" "" { Text "E:/学/大2-2/数字逻辑/综合训练/redgreenlight-q/main.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.962 ns ( 46.56 % ) " "Info: Total cell delay = 1.962 ns ( 46.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.252 ns ( 53.44 % ) " "Info: Total interconnect delay = 2.252 ns ( 53.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.214 ns" { lt2_s[2] lt2[2] } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "4.214 ns" { lt2_s[2] {} lt2[2] {} } { 0.000ns 2.252ns } { 0.000ns 1.962ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl lt2_s[2] } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} lt2_s[2] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.214 ns" { lt2_s[2] lt2[2] } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "4.214 ns" { lt2_s[2] {} lt2[2] {} } { 0.000ns 2.252ns } { 0.000ns 1.962ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 26 17:15:34 2023 " "Info: Processing ended: Wed Jul 26 17:15:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
