# Process Design Kit (PDK) ì¢…í•© ê°€ì´ë“œ
## ë°˜ë„ì²´ ê³µì • ê¸°ìˆ ê³¼ PDK ì™„ë²½ ì´í•´

[![PDK](https://img.shields.io/badge/Topic-PDK-blue.svg)]()
[![Education](https://img.shields.io/badge/Purpose-Education-green.svg)]()
[![Updated](https://img.shields.io/badge/Updated-2025--11-orange.svg)]()

---

## ğŸ“š ëª©ì°¨

1. [PDKë€ ë¬´ì—‡ì¸ê°€?](#-pdkë€-ë¬´ì—‡ì¸ê°€)
2. [PDKì˜ êµ¬ì„± ìš”ì†Œ](#-pdkì˜-êµ¬ì„±-ìš”ì†Œ)
3. [ì˜¤í”ˆì†ŒìŠ¤ PDK](#-ì˜¤í”ˆì†ŒìŠ¤-pdk)
4. [ìƒìš© PDK](#-ìƒìš©-pdk)
5. [PDK ë¹„êµí‘œ](#-pdk-ë¹„êµí‘œ)
6. [PDK ì„ íƒ ê°€ì´ë“œ](#-pdk-ì„ íƒ-ê°€ì´ë“œ)
7. [ì‹¤ìŠµ ë° êµìœ¡ìš© PDK](#-ì‹¤ìŠµ-ë°-êµìœ¡ìš©-pdk)
8. [FAQ](#-ìì£¼-ë¬»ëŠ”-ì§ˆë¬¸)

---

## ğŸ“ PDKë€ ë¬´ì—‡ì¸ê°€?

### ì •ì˜

**PDK (Process Design Kit)**ëŠ” íŠ¹ì • ë°˜ë„ì²´ ì œì¡° ê³µì •ì—ì„œ ì¹©ì„ ì„¤ê³„í•˜ê¸° ìœ„í•´ í•„ìš”í•œ ëª¨ë“  ê¸°ìˆ  ì •ë³´ì™€ ë„êµ¬ë¥¼ í¬í•¨í•œ íŒ¨í‚¤ì§€ì…ë‹ˆë‹¤.

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    PDK                          â”‚
â”‚  (Process Design Kit)                           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                 â”‚
â”‚  ğŸ“Š Technology Files    (ê³µì • íŒŒë¼ë¯¸í„°)          â”‚
â”‚  ğŸ“ Design Rules        (ì„¤ê³„ ê·œì¹™)             â”‚
â”‚  ğŸ“š Device Models       (ì†Œì ëª¨ë¸)             â”‚
â”‚  ğŸ¨ Physical Libraries  (ë¬¼ë¦¬ ë¼ì´ë¸ŒëŸ¬ë¦¬)        â”‚
â”‚  ğŸ“– Documentation       (ë¬¸ì„œ)                  â”‚
â”‚                                                 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### PDKì˜ ì—­í• 

| ì—­í•  | ì„¤ëª… | ì˜ˆì‹œ |
|------|------|------|
| **ê¸°ìˆ  ì •ë³´ ì œê³µ** | ê³µì • íŒŒë¼ë¯¸í„°, íŠ¹ì„± | ê¸ˆì†ì¸µ ê°œìˆ˜, ìµœì†Œ ì„ í­ |
| **ì„¤ê³„ ê·œì¹™** | Layout ì„¤ê³„ ì œì•½ | DRC (Design Rule Check) |
| **ì†Œì ëª¨ë¸** | íŠ¸ëœì§€ìŠ¤í„° íŠ¹ì„± | SPICE ëª¨ë¸, BSIM |
| **í‘œì¤€ ì…€ ë¼ì´ë¸ŒëŸ¬ë¦¬** | ë¯¸ë¦¬ ì„¤ê³„ëœ ê²Œì´íŠ¸ | NAND, NOR, FF ë“± |
| **ê²€ì¦ ë„êµ¬** | DRC, LVS ë£° ë± | Calibre, PVS ë£° |

---

## ğŸ”§ PDKì˜ êµ¬ì„± ìš”ì†Œ

### 1. Technology Files

ê³µì • ê¸°ìˆ  ì •ë³´ë¥¼ ë‹´ì€ íŒŒì¼ë“¤:

```
Technology Files
â”œâ”€â”€ Technology LEF (.tlef)
â”‚   â”œâ”€ Metal layer ì •ë³´ (ê°œìˆ˜, ë‘ê»˜, ì €í•­)
â”‚   â”œâ”€ Via ì •ë³´
â”‚   â””â”€ Site ì •ì˜
â”‚
â”œâ”€â”€ Technology Library (.lib)
â”‚   â”œâ”€ íƒ€ì´ë° ì •ë³´
â”‚   â”œâ”€ ì „ë ¥ ì •ë³´
â”‚   â””â”€ PVT variation
â”‚
â””â”€â”€ Technology File (.tf)
    â”œâ”€ Cadence Virtuosoìš©
    â””â”€ Layer ì •ì˜, ìƒ‰ìƒ ë“±
```

**ì£¼ìš” íŒŒë¼ë¯¸í„°:**
- **ìµœì†Œ ì„ í­ (Minimum Width)**: 7nm, 14nm, 28nm, 45nm, 130nm...
- **ê¸ˆì†ì¸µ ê°œìˆ˜**: 4~15ì¸µ
- **ì „ì› ì „ì••**: 0.7V ~ 1.8V
- **ì˜¨ë„ ë²”ìœ„**: -40Â°C ~ 125Â°C

### 2. Design Rule Manual (DRM)

ë ˆì´ì•„ì›ƒ ì„¤ê³„ ì‹œ ì§€ì¼œì•¼ í•  ê·œì¹™:

```
Design Rules
â”œâ”€â”€ Minimum Width       (ìµœì†Œ ì„ í­)
â”œâ”€â”€ Minimum Spacing     (ìµœì†Œ ê°„ê²©)
â”œâ”€â”€ Minimum Enclosure   (ìµœì†Œ ë‘˜ëŸ¬ì‹¸ê¸°)
â”œâ”€â”€ Minimum Area        (ìµœì†Œ ë©´ì )
â”œâ”€â”€ Density Rules       (ë°€ë„ ê·œì¹™)
â””â”€â”€ Antenna Rules       (ì•ˆí…Œë‚˜ ê·œì¹™)
```

**ì˜ˆì‹œ (FreePDK45):**
```
Metal 1:
  Minimum Width:    0.065 um
  Minimum Spacing:  0.065 um
  Minimum Area:     0.0676 umÂ²

Metal 2:
  Minimum Width:    0.07 um
  Minimum Spacing:  0.07 um
```

### 3. Device Models

íŠ¸ëœì§€ìŠ¤í„° ë° ìˆ˜ë™ ì†Œìì˜ ì „ê¸°ì  íŠ¹ì„±:

| ëª¨ë¸ íƒ€ì… | ìš©ë„ | íŒŒì¼ í˜•ì‹ |
|-----------|------|-----------|
| **SPICE Model** | Analog ì‹œë®¬ë ˆì´ì…˜ | .spi, .cir |
| **BSIM Model** | ë””ì§€í„¸ ì‹œë®¬ë ˆì´ì…˜ | .lib |
| **Verilog-A** | Mixed-signal | .va |
| **Liberty (.lib)** | íƒ€ì´ë° ë¶„ì„ | .lib |

**MOSFET ëª¨ë¸ ì˜ˆì‹œ:**
```spice
.model nmos nmos (
+    level   = 54
+    lmin    = 5e-08
+    wmin    = 1e-07
+    tox     = 1.8e-09
+    vth0    = 0.45
+    ...
)
```

### 4. Standard Cell Library

ë¯¸ë¦¬ ì„¤ê³„ëœ ë””ì§€í„¸ ë…¼ë¦¬ ê²Œì´íŠ¸:

```
Standard Cell Library
â”œâ”€â”€ Combinational Cells
â”‚   â”œâ”€ NAND2, NAND3, NAND4
â”‚   â”œâ”€ NOR2, NOR3, NOR4
â”‚   â”œâ”€ AND, OR, XOR
â”‚   â”œâ”€ INV (Inverter)
â”‚   â””â”€ MUX, AOI, OAI
â”‚
â”œâ”€â”€ Sequential Cells
â”‚   â”œâ”€ DFF (D Flip-flop)
â”‚   â”œâ”€ DFFR (with Reset)
â”‚   â”œâ”€ LATCH
â”‚   â””â”€ SDFF (Scan FF)
â”‚
â””â”€â”€ Special Cells
    â”œâ”€ FILL (Filler)
    â”œâ”€ DECAP (Decoupling)
    â”œâ”€ TIE (Tie high/low)
    â””â”€ ANTENNA
```

**ì…€ ì •ë³´ í˜•ì‹:**
- **LEF (Library Exchange Format)**: ë¬¼ë¦¬ ì •ë³´
- **Liberty (.lib)**: íƒ€ì´ë°/ì „ë ¥ ì •ë³´
- **GDS/OASIS**: ì‹¤ì œ ë ˆì´ì•„ì›ƒ
- **Verilog**: ê¸°ëŠ¥ ëª¨ë¸

### 5. I/O Pads

ì¹©ê³¼ ì™¸ë¶€ë¥¼ ì—°ê²°í•˜ëŠ” íŒ¨ë“œ:

| íŒ¨ë“œ íƒ€ì… | ê¸°ëŠ¥ | íŠ¹ì§• |
|-----------|------|------|
| **Input Pad** | ì‹ í˜¸ ì…ë ¥ | ESD ë³´í˜¸ í¬í•¨ |
| **Output Pad** | ì‹ í˜¸ ì¶œë ¥ | í° êµ¬ë™ ëŠ¥ë ¥ |
| **Bidirectional Pad** | ì–‘ë°©í–¥ | I/O ê²¸ìš© |
| **Power Pad** | ì „ì›/ì ‘ì§€ | í° ì „ë¥˜ ìš©ëŸ‰ |
| **Corner Pad** | ì½”ë„ˆ ë³´í˜¸ | ê¸°ê³„ì  ê°•ë„ |

### 6. Verification Decks

ì„¤ê³„ ê²€ì¦ì„ ìœ„í•œ ë£° íŒŒì¼:

```
Verification
â”œâ”€â”€ DRC (Design Rule Check)
â”‚   â””â”€ Calibre/PVS ë£° íŒŒì¼
â”‚
â”œâ”€â”€ LVS (Layout vs Schematic)
â”‚   â””â”€ ë„·ë¦¬ìŠ¤íŠ¸ ë¹„êµ ë£°
â”‚
â”œâ”€â”€ PEX (Parasitic Extraction)
â”‚   â””â”€ RC ì¶”ì¶œ ë£°
â”‚
â””â”€â”€ Antenna Check
    â””â”€ ì•ˆí…Œë‚˜ íš¨ê³¼ ê²€ì¦
```

---

## ğŸŒ ì˜¤í”ˆì†ŒìŠ¤ PDK

### 1. FreePDK45

#### ê°œìš”
- **ê³µì •**: 45nm (Predictive)
- **ê°œë°œ**: North Carolina State University
- **ë¼ì´ì„ ìŠ¤**: Open Source
- **ìš©ë„**: êµìœ¡ ë° ì—°êµ¬

#### íŠ¹ì§•

```yaml
Technology: 45nm CMOS
Metal Layers: 10 (M1~M10)
Minimum Width: 65nm (Metal 1)
Supply Voltage: 1.1V
Gate Length: 45nm
Standard Cells: ~200ê°œ
I/O Voltage: 1.1V / 2.5V
```

#### ì¥ì 
- âœ… **ë¬´ë£Œ ì‚¬ìš©**: ë¼ì´ì„ ìŠ¤ ë¶ˆí•„ìš”
- âœ… **êµìœ¡ìš© ìµœì **: ëŒ€í•™ ê°•ì˜ì— ì í•©
- âœ… **ì˜ ë¬¸ì„œí™”**: ìƒì„¸í•œ ë§¤ë‰´ì–¼
- âœ… **íˆ´ ì§€ì›**: Cadence, Synopsys í˜¸í™˜

#### ë‹¨ì 
- âŒ **ì œì¡° ë¶ˆê°€**: Predictive model
- âŒ **ì œí•œëœ ë¼ì´ë¸ŒëŸ¬ë¦¬**: ê¸°ë³¸ ì…€ë§Œ ì œê³µ
- âŒ **êµ¬ì‹ ê³µì •**: í˜„ëŒ€ ê³µì • ëŒ€ë¹„ ë‚®ì€ ì„±ëŠ¥

#### íŒŒì¼ êµ¬ì¡°
```
FreePDK45/
â”œâ”€â”€ ncsu_basekit/
â”‚   â”œâ”€â”€ techfile/
â”‚   â”œâ”€â”€ models/
â”‚   â””â”€â”€ doc/
â”œâ”€â”€ osu_soc/
â”‚   â”œâ”€â”€ lib/
â”‚   â”‚   â”œâ”€â”€ files/
â”‚   â”‚   â”‚   â”œâ”€â”€ gscl45nm.lib    (Liberty)
â”‚   â”‚   â”‚   â””â”€â”€ gscl45nm.lef    (LEF)
â”‚   â”‚   â””â”€â”€ source/
â”‚   â””â”€â”€ flow/
â””â”€â”€ README
```

#### ì‚¬ìš© ì˜ˆì‹œ
```bash
# JSilicon í”„ë¡œì íŠ¸ì—ì„œ ì‚¬ìš©
cp FreePDK45/osu_soc/lib/files/gscl45nm.lib tech/lib/
cp FreePDK45/osu_soc/lib/files/gscl45nm.lef tech/lef/
```

#### ë‹¤ìš´ë¡œë“œ
```bash
git clone https://github.com/baichen318/FreePDK45.git
```

---

### 2. SkyWater SKY130

#### ê°œìš”
- **ê³µì •**: 130nm CMOS
- **ê°œë°œ**: SkyWater Technology + Google
- **ë¼ì´ì„ ìŠ¤**: Apache 2.0
- **ìš©ë„**: **ì‹¤ì œ ì œì¡° ê°€ëŠ¥** ğŸ‰

#### íŠ¹ì§•

```yaml
Technology: 130nm CMOS/SOI
Metal Layers: 5 (M1~M5)
Minimum Width: 150nm
Supply Voltage: 1.8V / 3.3V / 5.0V
Standard Cells: 1000+ ê°œ
Analog Components: Yes
Mixed-Signal: Yes
Special Features:
  - High Voltage (20V)
  - SRAM
  - Resistors, Capacitors
  - Varactors
```

#### ì¥ì 
- âœ… **ì‹¤ì œ ì œì¡° ê°€ëŠ¥**: Shuttle program í†µí•´ ì œì¡°
- âœ… **ë¬´ë£Œ ì˜¤í”ˆì†ŒìŠ¤**: Apache 2.0
- âœ… **í’ë¶€í•œ ë¼ì´ë¸ŒëŸ¬ë¦¬**: 1000+ í‘œì¤€ ì…€
- âœ… **Analog ì§€ì›**: Mixed-signal ì„¤ê³„ ê°€ëŠ¥
- âœ… **í™œë°œí•œ ì»¤ë®¤ë‹ˆí‹°**: Google, efabless ì§€ì›
- âœ… **ì™„ì „í•œ PDK**: ì‹¤ì œ íŒŒìš´ë“œë¦¬ ìˆ˜ì¤€

#### ë‹¨ì 
- âŒ **êµ¬í˜• ê³µì •**: 130nm (ì„±ëŠ¥ ì œí•œ)
- âŒ **ë³µì¡í•œ êµ¬ì¡°**: ì´ˆë³´ìì—ê²Œ ì–´ë ¤ì›€
- âŒ **í° ìš©ëŸ‰**: ìˆ˜ì‹­ GB

#### ì£¼ìš” ì»´í¬ë„ŒíŠ¸

| ì¹´í…Œê³ ë¦¬ | í•­ëª© | ìˆ˜ëŸ‰ |
|----------|------|------|
| **Digital** | Standard Cells (HD) | 400+ |
| | Standard Cells (HS) | 400+ |
| | Standard Cells (MS) | 300+ |
| | Standard Cells (LS) | 300+ |
| **Analog** | Primitives | 100+ |
| **I/O** | Pads | 50+ |
| **Special** | SRAM | Multiple sizes |
| | ESD Protection | Yes |

**ì…€ ë¼ì´ë¸ŒëŸ¬ë¦¬ ì¢…ë¥˜:**
- **sky130_fd_sc_hd**: High Density (ê¸°ë³¸)
- **sky130_fd_sc_hs**: High Speed
- **sky130_fd_sc_ms**: Medium Speed
- **sky130_fd_sc_ls**: Low Speed (ì €ì „ë ¥)
- **sky130_fd_sc_hdll**: High Density Low Leakage

#### íŒŒì¼ êµ¬ì¡°
```
skywater-pdk/
â”œâ”€â”€ libraries/
â”‚   â”œâ”€â”€ sky130_fd_sc_hd/        (Standard Cells)
â”‚   â”‚   â”œâ”€â”€ latest/
â”‚   â”‚   â”‚   â”œâ”€â”€ cells/          (ê° ì…€ë³„ GDS, LEF)
â”‚   â”‚   â”‚   â”œâ”€â”€ timing/         (Liberty íƒ€ì´ë°)
â”‚   â”‚   â”‚   â””â”€â”€ techlef/        (Technology LEF)
â”‚   â”‚   â””â”€â”€ docs/
â”‚   â”œâ”€â”€ sky130_fd_io/           (I/O Cells)
â”‚   â”œâ”€â”€ sky130_fd_pr/           (Primitives)
â”‚   â””â”€â”€ sky130_sram/            (SRAM)
â”œâ”€â”€ scripts/
â””â”€â”€ docs/
```

#### ì œì¡° ë°©ë²• (Tapeout)
```
ì„¤ê³„ â†’ efabless Platform â†’ Caravel SoC â†’ Google Shuttle
                                              â†“
                                         ì‹¤ì œ ì¹© ì œì¡°!
                                      (ë¬´ë£Œ ë˜ëŠ” ì €ë ´)
```

**ì œì¡° í”„ë¡œê·¸ë¨:**
- **Google Open MPW**: ë¬´ë£Œ (ì„ ë°œ)
- **efabless ChipIgnite**: ìœ ë£Œ (~$10,000)

#### ì‚¬ìš© ì˜ˆì‹œ
```bash
# PDK ì„¤ì¹˜
git clone https://github.com/google/skywater-pdk.git
cd skywater-pdk
git submodule update --init libraries/sky130_fd_sc_hd/latest

# OpenLaneìœ¼ë¡œ í•©ì„±
make mount
./flow.tcl -design spm
```

#### ì§€ì› ë„êµ¬
- **OpenLane**: ì™„ì „ ì˜¤í”ˆì†ŒìŠ¤ RTL-to-GDS
- **Magic**: Layout editor
- **KLayout**: GDS viewer/editor
- **Xschem**: Schematic editor
- **ngspice**: SPICE simulator

#### ë‹¤ìš´ë¡œë“œ
```bash
git clone https://github.com/google/skywater-pdk.git
# ë˜ëŠ”
git clone https://github.com/RTimothyEdwards/open_pdks.git
```

#### ì°¸ê³  ë§í¬
- ê³µì‹ ì €ì¥ì†Œ: https://github.com/google/skywater-pdk
- ë¬¸ì„œ: https://skywater-pdk.readthedocs.io/
- efabless: https://efabless.com/

---

### 3. ASAP7

#### ê°œìš”
- **ê³µì •**: 7nm FinFET (Predictive)
- **ê°œë°œ**: Arizona State University
- **ë¼ì´ì„ ìŠ¤**: Educational
- **ìš©ë„**: ì—°êµ¬ ë° êµìœ¡ (ìµœì‹  ê³µì •)

#### íŠ¹ì§•

```yaml
Technology: 7nm FinFET
Metal Layers: 9 (M1~M9)
Minimum Pitch: 48nm (M2)
Supply Voltage: 0.7V
Gate Pitch: 54nm
Fin Pitch: 27nm
Standard Cells: 500+
Advanced Features:
  - FinFET modeling
  - Multi-Vt cells
  - Advanced DFM
```

#### ì¥ì 
- âœ… **ìµœì‹  ê³µì •**: 7nm FinFET
- âœ… **FinFET í•™ìŠµ**: í˜„ëŒ€ íŠ¸ëœì§€ìŠ¤í„° êµ¬ì¡°
- âœ… **ë¬´ë£Œ êµìœ¡ìš©**: ì—°êµ¬/êµìœ¡ ê°€ëŠ¥
- âœ… **í˜„ì‹¤ì  ëª¨ë¸**: Industry calibrated

#### ë‹¨ì 
- âŒ **ì œì¡° ë¶ˆê°€**: Predictive model
- âŒ **ë³µì¡í•¨**: FinFET ì´í•´ í•„ìš”
- âŒ **ì œí•œì  ì§€ì›**: ì¼ë¶€ íˆ´ë§Œ ì§€ì›

#### íŒŒì¼ êµ¬ì¡°
```
asap7/
â”œâ”€â”€ asap7libs/
â”‚   â”œâ”€â”€ asap7sc7p5t_27/     (Standard Cell)
â”‚   â”‚   â”œâ”€â”€ LIB/
â”‚   â”‚   â”œâ”€â”€ LEF/
â”‚   â”‚   â”œâ”€â”€ GDS/
â”‚   â”‚   â””â”€â”€ CDL/
â”‚   â””â”€â”€ asap7sc7p5t_28/
â”œâ”€â”€ techlef/
â”œâ”€â”€ models/
â””â”€â”€ doc/
```

#### ë‹¤ìš´ë¡œë“œ
```bash
# ë“±ë¡ í•„ìš”
http://asap.asu.edu/asap/
```

---

### 4. FreePDK15

#### ê°œìš”
- **ê³µì •**: 15nm FinFET (Predictive)
- **ê°œë°œ**: North Carolina State University
- **ë¼ì´ì„ ìŠ¤**: Open Source
- **ìš©ë„**: êµìœ¡ ë° ì—°êµ¬

#### íŠ¹ì§•

```yaml
Technology: 15nm FinFET
Metal Layers: 10
Supply Voltage: 0.8V
Standard Cells: 200+
FinFET: Yes
```

#### ì¥ì 
- âœ… **FinFET êµìœ¡**: FreePDK45ë³´ë‹¤ í˜„ëŒ€ì 
- âœ… **ë¬´ë£Œ**: ë¼ì´ì„ ìŠ¤ ë¶ˆí•„ìš”
- âœ… **FreePDK í˜¸í™˜**: 45nm ê²½í—˜ìì—ê²Œ ì¹œìˆ™

#### ë‹¨ì 
- âŒ **ì œí•œì  ì§€ì›**: ëœ ì„±ìˆ™í•¨
- âŒ **ì œì¡° ë¶ˆê°€**: Predictive

---

## ğŸ¢ ìƒìš© PDK

### 1. TSMC PDK

#### ê°œìš”
- **íšŒì‚¬**: Taiwan Semiconductor Manufacturing Company
- **ì‹œì¥ ì ìœ ìœ¨**: ~60% (ì„¸ê³„ 1ìœ„)
- **ì£¼ìš” ê³ ê°**: Apple, NVIDIA, AMD, Qualcomm

#### ì œê³µ ê³µì •

| ë…¸ë“œ | ê¸°ìˆ  | ìƒíƒœ | ì£¼ìš” ì œí’ˆ |
|------|------|------|-----------|
| **3nm** | N3E FinFET | ì–‘ì‚° | Apple A17 Pro, M3 |
| **5nm** | N5, N5P | ì–‘ì‚° | Apple A14~A16, M1~M2 |
| **7nm** | N7, N7P, N7+ | ì–‘ì‚° | AMD Ryzen 3000/5000 |
| **16nm** | N16 FinFET+ | ì–‘ì‚° | ì¤‘ê¸‰ í”„ë¡œì„¸ì„œ |
| **28nm** | 28HPC+, 28LP | ì„±ìˆ™ | IoT, MCU |
| **40nm** | 40LP, 40G | ì„±ìˆ™ | ë²”ìš© IC |

#### PDK êµ¬ì„±

```
TSMC PDK
â”œâ”€â”€ Technology Files
â”‚   â”œâ”€ TLU+ (Interconnect RC)
â”‚   â”œâ”€ ITF (Interconnect Tech File)
â”‚   â””â”€ NXTGRD (Advanced routing)
â”‚
â”œâ”€â”€ Device Models
â”‚   â”œâ”€ HSPICE
â”‚   â”œâ”€ Spectre
â”‚   â””â”€ BSIM
â”‚
â”œâ”€â”€ Standard Cell Libraries
â”‚   â”œâ”€ TCBN (Core)
â”‚   â”œâ”€ TCBN9 (9-track)
â”‚   â”œâ”€ TCBN7 (7-track)
â”‚   â””â”€ Special variants
â”‚
â”œâ”€â”€ Memory Compilers
â”‚   â”œâ”€ SRAM
â”‚   â”œâ”€ Register File
â”‚   â””â”€ ROM
â”‚
â””â”€â”€ I/O Libraries
    â”œâ”€ GPIO
    â”œâ”€ High-Speed I/O
    â””â”€ Analog I/O
```

#### íŠ¹ì§•

**ê¸°ìˆ ì  ìš°ìœ„:**
- âœ… ìµœì²¨ë‹¨ ê³µì • (3nm, 2nm ê°œë°œ ì¤‘)
- âœ… í’ë¶€í•œ IP ë¼ì´ë¸ŒëŸ¬ë¦¬
- âœ… ìš°ìˆ˜í•œ ìˆ˜ìœ¨ (Yield)
- âœ… ì™„ë²½í•œ EDA íˆ´ ì§€ì›

**ë¹„ì¦ˆë‹ˆìŠ¤:**
- ğŸ’° **ë†’ì€ ë¹„ìš©**: ë§ˆìŠ¤í¬ ì„¸íŠ¸ ~$5M (5nm)
- ğŸ’° **NRE ë¹„ìš©**: ~$50M (ì „ì²´ tapeout)
- ğŸ“‹ **ì—„ê²©í•œ NDA**: ë¹„ê³µê°œ ì •ë³´
- ğŸ“ **êµìœ¡ í”„ë¡œê·¸ë¨**: ëŒ€í•™ì— ì œí•œì  ì œê³µ

#### ì ‘ê·¼ ë°©ë²•

1. **ìƒìš© ì„¤ê³„**: Fabless íšŒì‚¬ë¡œ ì§ì ‘ ê³„ì•½
2. **êµìœ¡**: University Program (ì œí•œì )
3. **MPW**: Multi-Project Wafer (ê³µìœ )
4. **Shuttle**: CMP (Circuit Multi-Projet)

---

### 2. Samsung Foundry PDK

#### ê°œìš”
- **íšŒì‚¬**: ì‚¼ì„±ì „ì
- **ì‹œì¥ ì ìœ ìœ¨**: ~17% (ì„¸ê³„ 2ìœ„)
- **ì£¼ìš” ê³ ê°**: Qualcomm, IBM, NVIDIA

#### ì œê³µ ê³µì •

| ë…¸ë“œ | ê¸°ìˆ  | ìƒíƒœ | íŠ¹ì§• |
|------|------|------|------|
| **3nm** | GAA (MBCFET) | ì–‘ì‚° | Gate-All-Around |
| **4nm** | 4LPP | ì–‘ì‚° | Qualcomm 8 Gen 2 |
| **5nm** | 5LPE, 5LPP | ì–‘ì‚° | Exynos 2100 |
| **7nm** | 7LPP | ì–‘ì‚° | - |
| **8nm** | 8LPP | ì–‘ì‚° | NVIDIA GPU |
| **14nm** | 14LPC, 14LPP | ì–‘ì‚° | - |
| **28nm** | 28FDS | ì„±ìˆ™ | FD-SOI |

#### íŠ¹ì§•

**í˜ì‹ ì  ê¸°ìˆ :**
- âœ… **GAA ê¸°ìˆ **: 3nmë¶€í„° Gate-All-Around
- âœ… **FD-SOI**: 28nm FD-SOI (ì €ì „ë ¥)
- âœ… **RF ê³µì •**: RF íŠ¹í™” PDK

**í•œêµ­ ì¥ì :**
- âœ… êµ­ë‚´ ê¸°ì—… ì ‘ê·¼ì„± ì¢‹ìŒ
- âœ… ì •ë¶€ ì§€ì› í”„ë¡œê·¸ë¨
- âœ… ëŒ€í•™ í˜‘ë ¥ í™œë°œ

**ë¹„ìš©:**
- ğŸ’° TSMCì™€ ìœ ì‚¬í•œ ìˆ˜ì¤€
- ğŸ“‹ NDA í•„ìš”

#### ì ‘ê·¼ ë°©ë²•

1. **IDEC**: í•œêµ­ ëŒ€í•™/ì—°êµ¬ì†Œ ì§€ì›
   - IC Design Education Center
   - MPW í”„ë¡œê·¸ë¨
   - ë¬´ë£Œ/ì €ë¹„ìš© ì œì¡°

2. **Samsung Foundry Direct**: ìƒìš©

---

### 3. Intel PDK

#### ê°œìš”
- **íšŒì‚¬**: Intel Corporation
- **ì „ëµ**: IDM â†’ Foundry ì „í™˜ ì¤‘
- **í”„ë¡œê·¸ë¨**: Intel Foundry Services (IFS)

#### ì œê³µ ê³µì •

| ë…¸ë“œ | ì´ë¦„ | ìƒíƒœ | íŠ¹ì§• |
|------|------|------|------|
| **Intel 4** | 7nm ê¸‰ | ì–‘ì‚° | Meteor Lake |
| **Intel 3** | 5nm ê¸‰ | ê°œë°œ | - |
| **Intel 20A** | 2nm ê¸‰ | ê°œë°œ | GAA + PowerVia |
| **Intel 18A** | 1.8nm ê¸‰ | ê°œë°œ | - |
| **22FFL** | 22nm | ì–‘ì‚° | ì €ì „ë ¥ IoT |

#### íŠ¹ì§•

**ì°¨ë³„í™”:**
- âœ… **RibbonFET**: Intelì˜ GAA
- âœ… **PowerVia**: ë’·ë©´ ì „ì› ê³µê¸‰
- âœ… **EMIB, Foveros**: 3D íŒ¨í‚¤ì§•

**ì ‘ê·¼:**
- ğŸ”’ ì œí•œì  (Foundry ì‚¬ì—… ì´ˆê¸°)
- ğŸ’° ë†’ì€ ë¹„ìš©

---

### 4. GlobalFoundries (GF) PDK

#### ê°œìš”
- **íšŒì‚¬**: GlobalFoundries
- **ì „ëµ**: ì„ ë‹¨ ê³µì • í¬ê¸°, íŠ¹í™” ê³µì • ì§‘ì¤‘
- **ì‹œì¥**: ì„±ìˆ™ ê³µì • ì „ë¬¸

#### ì œê³µ ê³µì •

| ë…¸ë“œ | ê¸°ìˆ  | ìš©ë„ |
|------|------|------|
| **12nm** | 12LP+ | ê³ ì„±ëŠ¥ |
| **14nm** | 14LPP | - |
| **22nm** | 22FDX | FD-SOI (ì €ì „ë ¥) |
| **28nm** | 28SLP | ë²”ìš© |
| **40nm** | 40LP | ë²”ìš© |
| **45nm** | 45RFSOI | RF, Analog |
| **55nm** | 55LPe | ì „ë ¥ IC |
| **90nm** | 90LP | ì„±ìˆ™ |
| **130nm** | 130nm | Analog |
| **180nm** | 180nm | ì „ë ¥, Analog |

#### íŠ¹ì§•

**ê°•ì :**
- âœ… **FD-SOI**: 22FDX (ì´ˆì €ì „ë ¥)
- âœ… **RF/Analog**: íŠ¹í™” ê³µì •
- âœ… **Automotive**: ì°¨ëŸ‰ìš© ì¸ì¦
- âœ… **ì•ˆì •ì  ê³µê¸‰**: ì„±ìˆ™ ê³µì •

**ë¹„ìš©:**
- ğŸ’° ì„ ë‹¨ ê³µì • ëŒ€ë¹„ ì €ë ´
- ğŸ“ ëŒ€í•™ MPW ì§€ì›

---

### 5. UMC (United Microelectronics) PDK

#### ê°œìš”
- **íšŒì‚¬**: ëŒ€ë§Œ UMC
- **ì‹œì¥ ì ìœ ìœ¨**: ~7%
- **ì „ëµ**: ì„±ìˆ™ ê³µì • ì „ë¬¸

#### ì œê³µ ê³µì •

```
28nm: 28HPC+, 28LP
40nm: 40LP, 40LL
55nm: 55LLP, 55ULP
65nm: 65LP
90nm: 90SP, 90G
110nm: 110LL
130nm: 130HS
180nm: 180G
```

#### íŠ¹ì§•
- âœ… ì„±ìˆ™ ê³µì • ì•ˆì •ì 
- âœ… ë¹„ìš© íš¨ìœ¨ì 
- âœ… ì•„ì‹œì•„ foundry

---

## ğŸ“Š PDK ë¹„êµí‘œ

### ì¢…í•© ë¹„êµ

| PDK | ê³µì • | ì œì¡° ê°€ëŠ¥ | ë¹„ìš© | ë‚œì´ë„ | ìš©ë„ | ì¶”ì²œ ëŒ€ìƒ |
|-----|------|-----------|------|--------|------|-----------|
| **FreePDK45** | 45nm | âŒ | ë¬´ë£Œ | â­â­ | êµìœ¡ | ëŒ€í•™ìƒ, ì…ë¬¸ì |
| **SKY130** | 130nm | âœ… | ë¬´ë£Œ~ì €ê°€ | â­â­â­ | êµìœ¡, ì‹¤ìŠµ | ì·¨ë¯¸, ìŠ¤íƒ€íŠ¸ì—… |
| **ASAP7** | 7nm | âŒ | ë¬´ë£Œ | â­â­â­â­ | ì—°êµ¬ | ëŒ€í•™ì›, ì—°êµ¬ì†Œ |
| **TSMC** | 3~180nm | âœ… | ë§¤ìš° ë†’ìŒ | â­â­â­â­â­ | ìƒìš© | Fabless íšŒì‚¬ |
| **Samsung** | 3~28nm | âœ… | ë§¤ìš° ë†’ìŒ | â­â­â­â­â­ | ìƒìš© | Fabless íšŒì‚¬ |
| **Intel** | Intel 4~22nm | âœ… | ë†’ìŒ | â­â­â­â­â­ | ìƒìš© | ëŒ€ê¸°ì—… |
| **GF** | 12~180nm | âœ… | ì¤‘ê°„~ë†’ìŒ | â­â­â­â­ | íŠ¹ìˆ˜ | Automotive, RF |

### ê¸°ìˆ  ìŠ¤í™ ë¹„êµ

| í•­ëª© | FreePDK45 | SKY130 | ASAP7 | TSMC 5nm | Samsung 5nm |
|------|-----------|--------|-------|----------|-------------|
| **ìµœì†Œ ì„ í­** | 65nm | 150nm | 48nm | ~30nm | ~32nm |
| **ê¸ˆì†ì¸µ** | 10 | 5 | 9 | 15+ | 13+ |
| **ì „ì••** | 1.1V | 1.8V | 0.7V | 0.75V | 0.75V |
| **íŠ¸ëœì§€ìŠ¤í„°** | Planar | Planar | FinFET | FinFET | FinFET |
| **í‘œì¤€ ì…€** | 200+ | 1000+ | 500+ | 10000+ | 10000+ |
| **SRAM** | âŒ | âœ… | âœ… | âœ… | âœ… |
| **Analog** | Limited | âœ… | Limited | âœ… | âœ… |
| **I/O Voltage** | 2.5V | 5V | 0.7V | 1.8V | 1.8V |

### ì„±ëŠ¥ ë¹„êµ (ë™ì¼ ì„¤ê³„ ê¸°ì¤€)

| PDK | ì£¼íŒŒìˆ˜ | ì „ë ¥ | ë©´ì  | íŠ¸ëœì§€ìŠ¤í„° ë°€ë„ |
|-----|--------|------|------|-----------------|
| **FreePDK45** | 1.0x | 1.0x | 1.0x | 1.0x |
| **SKY130** | 0.3x | 2.5x | 6.5x | 0.15x |
| **ASAP7** | 3.0x | 0.3x | 0.05x | 20x |
| **TSMC 5nm** | 2.8x | 0.4x | 0.06x | 16x |
| **Samsung 5nm** | 2.7x | 0.45x | 0.07x | 14x |

*ê¸°ì¤€: FreePDK45 = 1.0x*

### ë¹„ìš© ë¹„êµ (Tapeout)

| PDK | Mask Cost | Wafer Cost | NRE | Total (200 chips) |
|-----|-----------|------------|-----|-------------------|
| **FreePDK45** | N/A | N/A | $0 | **$0** (ì œì¡° ë¶ˆê°€) |
| **SKY130** | ~$10K | ~$25K | ~$10K | **~$45K** |
| **TSMC 28nm** | ~$300K | ~$3K/ea | ~$500K | **~$800K** |
| **TSMC 7nm** | ~$3M | ~$16K/ea | ~$10M | **~$13M** |
| **TSMC 5nm** | ~$5M | ~$18K/ea | ~$50M | **~$55M** |
| **Samsung 5nm** | ~$4M | ~$17K/ea | ~$45M | **~$49M** |

*NRE: Non-Recurring Engineering*

---

## ğŸ¯ PDK ì„ íƒ ê°€ì´ë“œ

### ì˜ì‚¬ê²°ì • íŠ¸ë¦¬

```
PDK ì„ íƒ
    â”‚
    â”œâ”€ ì œì¡°ê°€ í•„ìš”í•œê°€?
    â”‚   â”œâ”€ YES â”€â”€â†’ ì‹¤ì œ ì¹© í•„ìš”
    â”‚   â”‚           â”‚
    â”‚   â”‚           â”œâ”€ ì˜ˆì‚° ìˆìŒ ($50M+) â†’ TSMC/Samsung ì„ ë‹¨
    â”‚   â”‚           â”œâ”€ ì˜ˆì‚° ì¤‘ê°„ ($1M+) â†’ TSMC 28nm, GF
    â”‚   â”‚           â””â”€ ì˜ˆì‚° ì ìŒ (<$100K) â†’ SKY130
    â”‚   â”‚
    â”‚   â””â”€ NO â”€â”€â”€â†’ êµìœ¡/ì—°êµ¬ë§Œ
    â”‚               â”‚
    â”‚               â”œâ”€ ìµœì‹  ê³µì • ë°°ìš°ê¸° â†’ ASAP7
    â”‚               â”œâ”€ ê¸°ì´ˆ ë°°ìš°ê¸° â†’ FreePDK45
    â”‚               â””â”€ ì‹¤ìŠµ ì¤‘ì‹¬ â†’ SKY130
    â”‚
    â””â”€ ë¬´ì—‡ì„ ë§Œë“¤ê¹Œ?
        â”‚
        â”œâ”€ Digital IC â†’ TSMC, Samsung (ê³ ì„±ëŠ¥)
        â”‚               FreePDK45 (êµìœ¡)
        â”‚
        â”œâ”€ Mixed-Signal â†’ SKY130, GF
        â”‚                  TSMC (ìƒìš©)
        â”‚
        â”œâ”€ RF/Wireless â†’ GF 45RFSOI
        â”‚                 Samsung RF
        â”‚
        â”œâ”€ Automotive â†’ GF, TSMC
        â”‚
        â””â”€ IoT/Low Power â†’ Samsung FD-SOI
                            GF 22FDX
```

### ìš©ë„ë³„ ì¶”ì²œ

#### 1. ëŒ€í•™ êµìœ¡

**ì¶”ì²œ: FreePDK45**
```
âœ“ ë¬´ë£Œ
âœ“ ê°„ë‹¨í•œ êµ¬ì¡°
âœ“ ì˜ ë¬¸ì„œí™”ë¨
âœ“ ë¹ ë¥¸ ì‹œë®¬ë ˆì´ì…˜
âœ“ ëŒ€ë¶€ë¶„ì˜ EDA íˆ´ ì§€ì›

ìˆ˜ì—… ì˜ˆì‹œ:
- VLSI ì„¤ê³„ ì…ë¬¸
- ë””ì§€í„¸ IC ì„¤ê³„
- RTL-to-GDS í”Œë¡œìš°
```

**ë³´ì¡°: SKY130**
```
âœ“ ì‹¤ì œ ì œì¡° ê°€ëŠ¥
âœ“ ì˜¤í”ˆì†ŒìŠ¤ íˆ´ ì‚¬ìš©
âœ“ í’ë¶€í•œ ì»´í¬ë„ŒíŠ¸

í”„ë¡œì íŠ¸ ì˜ˆì‹œ:
- Senior Capstone
- ì‹¤ìŠµ í”„ë¡œì íŠ¸
```

#### 2. ëŒ€í•™ì› ì—°êµ¬

**ì¶”ì²œ: ASAP7**
```
âœ“ ìµœì‹  ê³µì • (7nm FinFET)
âœ“ ë…¼ë¬¸ ë°œí‘œìš©
âœ“ ì„ ë‹¨ ê³µì • ì—°êµ¬

ì—°êµ¬ ì£¼ì œ:
- Low power design
- Machine learning accelerator
- Novel architecture
```

**ëŒ€ì•ˆ: TSMC University Program**
```
âœ“ ì‹¤ì œ foundry PDK
âœ“ MPW í”„ë¡œê·¸ë¨
âœ— ìŠ¹ì¸ í•„ìš”
```

#### 3. ìŠ¤íƒ€íŠ¸ì—… / ì†Œê·œëª¨ íšŒì‚¬

**ì¶”ì²œ: SKY130**
```
âœ“ ë‚®ì€ ì§„ì… ì¥ë²½
âœ“ ì‹¤ì œ ì œì¡° ê°€ëŠ¥
âœ“ ë¹ ë¥¸ í”„ë¡œí† íƒ€ì´í•‘

ì í•© ì œí’ˆ:
- IoT ì„¼ì„œ
- êµìœ¡ìš© ì¹©
- Open hardware
```

**ì„±ì¥ í›„: TSMC 28nm/40nm**
```
âœ“ ì„±ëŠ¥ ê°œì„ 
âœ“ ëŒ€ëŸ‰ ìƒì‚°
âœ— ë†’ì€ ì´ˆê¸° ë¹„ìš©
```

#### 4. ì¤‘ê²¬ Fabless

**ì¶”ì²œ: TSMC 28nm ~ 7nm**
```
âœ“ ê²€ì¦ëœ ê³µì •
âœ“ ì¢‹ì€ ìˆ˜ìœ¨
âœ“ í’ë¶€í•œ IP

ì œí’ˆ ì˜ˆì‹œ:
- SoC
- Processor
- ASIC
```

**ê³ ë ¤: Samsung, GF**
```
âœ“ ë‹¤ë³€í™”
âœ“ í˜‘ìƒë ¥
```

#### 5. ëŒ€ê¸°ì—…

**ì¶”ì²œ: TSMC/Samsung 5nm ì´í•˜**
```
âœ“ ìµœê³  ì„±ëŠ¥
âœ“ ê²½ìŸë ¥
âœ“ ë¸Œëœë“œ ê°€ì¹˜

ì œí’ˆ:
- Flagship SoC
- AI accelerator
- HPC
```

---

## ğŸ“ ì‹¤ìŠµ ë° êµìœ¡ìš© PDK

### êµìœ¡ ëª©ì ë³„ ì„ íƒ

| í•™ìŠµ ëª©í‘œ | ì¶”ì²œ PDK | ì´ìœ  |
|-----------|----------|------|
| **VLSI ê¸°ì´ˆ** | FreePDK45 | ê°„ë‹¨, ë¹ ë¦„ |
| **RTL-to-GDS í”Œë¡œìš°** | FreePDK45 | ì „ì²´ í”Œë¡œìš° ì²´í—˜ |
| **FinFET ì´í•´** | ASAP7 | ìµœì‹  íŠ¸ëœì§€ìŠ¤í„° |
| **ì‹¤ì œ ì¹© ì œì‘** | SKY130 | Tapeout ê°€ëŠ¥ |
| **Analog ì„¤ê³„** | SKY130 | í’ë¶€í•œ analog IP |
| **Mixed-signal** | SKY130 | ADC, PLL ë“± |
| **ìƒìš© íˆ´ ì‚¬ìš©** | FreePDK45 + TSMC (êµìœ¡ìš©) | ì‚°ì—… í‘œì¤€ |

### ë‚œì´ë„ë³„ í•™ìŠµ ê²½ë¡œ

```
Level 1 (ì´ˆê¸‰): FreePDK45
  â””â”€ RTL ì‘ì„± â†’ í•©ì„± â†’ P&R â†’ ê²€ì¦
     (JSilicon ê°™ì€ ê°„ë‹¨í•œ í”„ë¡œì„¸ì„œ)

Level 2 (ì¤‘ê¸‰): SKY130
  â””â”€ OpenLane ì‚¬ìš©
     ì˜¤í”ˆì†ŒìŠ¤ íˆ´ ì²´ì¸ í•™ìŠµ
     ì‹¤ì œ ì œì¡° ê²½í—˜

Level 3 (ê³ ê¸‰): ASAP7
  â””â”€ FinFET ì„¤ê³„
     ìµœì‹  ê¸°ìˆ  ë…¼ë¬¸ ì‘ì„±
     Advanced DFM

Level 4 (ì „ë¬¸ê°€): TSMC/Samsung (íšŒì‚¬/ëŒ€í•™ ì œê³µ)
  â””â”€ ìƒìš© í”„ë¡œì íŠ¸
     ì‹¤ì œ ì œí’ˆ ê°œë°œ
```

---

## ğŸ”¬ PDK ê¸°ìˆ  íŠ¸ë Œë“œ

### ê³µì • ë¡œë“œë§µ

```
Past          Present       Future
â”‚              â”‚              â”‚
180nm â”€â”€â”€â”€â”€â”€ 7nm â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ 2nm â”€â”€â”€â”€â”€â”€â”€â”€â†’ 1nm
130nm         5nm            1.4nm         Sub-1nm
90nm          3nm            (2027)        (2030+)
65nm          (2024)
45nm
28nm (ì„±ìˆ™)
```

### ì£¼ìš” ê¸°ìˆ  í˜ì‹ 

#### 1. Gate-All-Around (GAA)

```
Planar MOSFET (~ 28nm)
     Gate
      â”‚
   â”€â”€â”€â”´â”€â”€â”€
   Source  Drain

FinFET (7nm ~ 3nm)
      Gate
       â•‘
   â”â”â”â•¬â”â”â”
   S  Fin  D

GAA / MBCFET (3nm ~)
      Gate
    â”Œâ”€â”¼â”€â”
    â”‚Nanoâ”‚
    â”‚sheetâ”‚
    â””â”€â”¼â”€â”˜
```

**ì¥ì :**
- Better gate control
- Lower leakage
- Higher drive current

**ì ìš©:**
- Samsung 3nm (MBCFET)
- TSMC 2nm (Nanosheet)
- Intel 20A (RibbonFET)

#### 2. Backside Power Delivery

```
Traditional:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Metal (Signal)  â”‚
â”‚ Metal (Power)   â”‚ â† ì „ì› ë°°ì„ ì´ ì‹ í˜¸ì™€ ê²½ìŸ
â”‚ Transistors     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

PowerVia / BSPDN:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Metal (Signal)  â”‚ â† ì‹ í˜¸ìš©ìœ¼ë¡œë§Œ ì‚¬ìš©
â”‚ Transistors     â”‚
â”‚ Metal (Power)   â”‚ â† ë’·ë©´ì—ì„œ ì „ì› ê³µê¸‰
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**ì¥ì :**
- IR drop ê°ì†Œ
- ë” ë§ì€ ì‹ í˜¸ ë°°ì„ 
- ê³ ì„±ëŠ¥

**ì ìš©:**
- Intel 20A (PowerVia)
- TSMC ì—°êµ¬ ì¤‘
- Imec ê°œë°œ

#### 3. 3D IC

```
Monolithic 3D:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Logic 2    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ â† TSV (Through-Silicon Via)
â”‚  Logic 1    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Hybrid Bonding:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   Memory    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ â† Direct Cu-Cu bonding
â”‚  Processor  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**ê¸°ìˆ :**
- Intel Foveros
- TSMC SoIC
- Samsung X-Cube

#### 4. EUV Lithography

```
DUV (Deep UV): 193nm
  â”œâ”€ Multi-patterning (ë³µì¡)
  â””â”€ 28nm ~ 7nm

EUV (Extreme UV): 13.5nm
  â”œâ”€ Single patterning (ê°„ë‹¨)
  â””â”€ 7nm ~ future
```

**ì¥ì :**
- ê°„ë‹¨í•œ ê³µì •
- ë” ë¯¸ì„¸í•œ íŒ¨í„´
- ë¹„ìš© ì ˆê° (ì¥ê¸°ì )

---

## â“ ìì£¼ ë¬»ëŠ” ì§ˆë¬¸

### Q1. PDK ì—†ì´ ì¹©ì„ ì„¤ê³„í•  ìˆ˜ ìˆë‚˜ìš”?

**A:** ì•„ë‹ˆìš”. PDKëŠ” í•„ìˆ˜ì…ë‹ˆë‹¤.

```
PDK ì—†ì´ëŠ”:
âŒ í‘œì¤€ ì…€ì´ ì—†ìŒ â†’ í•©ì„± ë¶ˆê°€
âŒ Design rule ëª¨ë¦„ â†’ Layout ë¶ˆê°€
âŒ ì†Œì ëª¨ë¸ ì—†ìŒ â†’ ì‹œë®¬ë ˆì´ì…˜ ë¶€ì •í™•
âŒ ì œì¡° ë¶ˆê°€ëŠ¥
```

### Q2. FreePDK45ë¡œ ì‹¤ì œ ì¹©ì„ ë§Œë“¤ ìˆ˜ ìˆë‚˜ìš”?

**A:** ì•„ë‹ˆìš”, Predictive modelì´ë¼ ì œì¡° ë¶ˆê°€ëŠ¥í•©ë‹ˆë‹¤.

```
Predictive PDK:
âœ“ êµìœ¡/ì—°êµ¬ìš©
âœ“ ë¹ ë¥¸ ì‹œë®¬ë ˆì´ì…˜
âœ— ì‹¤ì œ foundryì™€ ë¬´ê´€
âœ— ì œì¡° ë¶ˆê°€

ì‹¤ì œ ì œì¡°í•˜ë ¤ë©´:
â†’ SKY130 (ì˜¤í”ˆì†ŒìŠ¤)
â†’ TSMC, Samsung (ìƒìš©)
```

### Q3. SKY130ìœ¼ë¡œ ì–´ë–»ê²Œ ì¹©ì„ ë§Œë“œë‚˜ìš”?

**A:** efabless platform ì‚¬ìš©:

```
1. ì„¤ê³„ (OpenLane)
   â””â”€ RTL â†’ GDS

2. efablessì— ì œì¶œ
   â””â”€ Caravel SoCì— í†µí•©

3. Google Shuttle ì°¸ì—¬
   â”œâ”€ Open MPW (ë¬´ë£Œ, ì„ ë°œ)
   â””â”€ ChipIgnite (ìœ ë£Œ)

4. ì œì¡° ë° ìˆ˜ë ¹
   â””â”€ 2~6ê°œì›” ì†Œìš”
```

**ë¹„ìš©:**
- Open MPW: ë¬´ë£Œ (ê²½ìŸë¥  ë†’ìŒ)
- ChipIgnite: ~$10,000
- Direct: ~$25,000

### Q4. TSMC PDKëŠ” ì–´ë–»ê²Œ êµ¬í•˜ë‚˜ìš”?

**A:** ì„¸ ê°€ì§€ ë°©ë²•:

```
1. íšŒì‚¬ë¡œì„œ ì§ì ‘ ê³„ì•½
   â”œâ”€ NDA ì„œëª…
   â”œâ”€ ê³„ì•½ ì¡°ê±´ í˜‘ì˜
   â””â”€ PDK ë‹¤ìš´ë¡œë“œ
   ğŸ’° ë§¤ìš° ë†’ì€ ë¹„ìš©

2. ëŒ€í•™ í”„ë¡œê·¸ë¨
   â”œâ”€ University Program ì‹ ì²­
   â”œâ”€ êµìˆ˜ ìŠ¹ì¸ í•„ìš”
   â””â”€ êµìœ¡ìš© ì œí•œ
   ğŸ’° ë¬´ë£Œ (ì œí•œì )

3. Design Service Company
   â”œâ”€ ì¤‘ê°œ íšŒì‚¬ ì´ìš©
   â””â”€ MPW í”„ë¡œê·¸ë¨
   ğŸ’° ì¤‘ê°„ ë¹„ìš©
```

### Q5. PDK ë²„ì „ì€ ì™œ ì¤‘ìš”í•œê°€ìš”?

**A:** ë²„ì „ì— ë”°ë¼ ê·œì¹™ê³¼ ì„±ëŠ¥ì´ ë‹¤ë¦…ë‹ˆë‹¤.

```
ì˜ˆì‹œ: TSMC N7
â”œâ”€ N7 (v1.0): ì´ˆê¸° ë²„ì „
â”œâ”€ N7P (v2.0): ì„±ëŠ¥ ê°œì„  (+10%)
â””â”€ N7+ (v3.0): EUV ì ìš© (+15%)

ë²„ì „ ì°¨ì´:
- Design rule ë³€ê²½
- í‘œì¤€ ì…€ ê°œì„ 
- ìˆ˜ìœ¨ í–¥ìƒ
- ì „ë ¥ íš¨ìœ¨ ê°œì„ 

âš ï¸ í˜¸í™˜ì„± ì£¼ì˜:
- ê°™ì€ ë…¸ë“œë¼ë„ ë²„ì „ì´ ë‹¤ë¥´ë©´ ì¬ì„¤ê³„ í•„ìš”
```

### Q6. ì–´ë–¤ PDKë¥¼ ë°°ì›Œì•¼ ì·¨ì—…ì— ìœ ë¦¬í•œê°€ìš”?

**A:** ë‹¨ê³„ë³„ ì¶”ì²œ:

```
ëŒ€í•™ìƒ (í•™ë¶€):
1. FreePDK45
   â””â”€ ê¸°ì´ˆ ê°œë… í•™ìŠµ
2. SKY130
   â””â”€ ì‹¤ìŠµ ê²½í—˜

ëŒ€í•™ì›ìƒ:
1. ASAP7
   â””â”€ ì—°êµ¬/ë…¼ë¬¸
2. TSMC (êµìœ¡ìš©)
   â””â”€ ì‹¤ë¬´ ê²½í—˜

ì·¨ì—… ì¤€ë¹„:
âœ“ ì—¬ëŸ¬ PDK ê²½í—˜ (versatility)
âœ“ ìƒìš© íˆ´ ì‚¬ìš© ê²½í—˜
âœ“ ì™„ì„±ëœ í”„ë¡œì íŠ¸ (portfolio)

ğŸ’¡ ì¤‘ìš”í•œ ê²ƒ:
PDK ìì²´ë³´ë‹¤ ì„¤ê³„ ë°©ë²•ë¡ ê³¼
í”Œë¡œìš° ì´í•´ê°€ ë” ì¤‘ìš”!
```

### Q7. ì˜¤í”ˆì†ŒìŠ¤ íˆ´ë¡œë„ ìƒìš© PDKë¥¼ ì‚¬ìš©í•  ìˆ˜ ìˆë‚˜ìš”?

**A:** ì œí•œì ìœ¼ë¡œ ê°€ëŠ¥:

```
ì˜¤í”ˆì†ŒìŠ¤ íˆ´:
â”œâ”€ Yosys (í•©ì„±)
â”œâ”€ OpenROAD (P&R)
â”œâ”€ Magic (Layout)
â””â”€ KLayout (Viewer)

ìƒìš© PDK ì§€ì›:
âœ“ SKY130: ì™„ë²½ ì§€ì›
â–³ TSMC: ë¹„ê³µì‹ ì§€ì›
â–³ Samsung: ê±°ì˜ ì—†ìŒ
âœ— Intel: ì—†ìŒ

ê¶Œì¥:
êµìœ¡/ì·¨ë¯¸: ì˜¤í”ˆì†ŒìŠ¤ íˆ´ + SKY130
ìƒìš©: Cadence/Synopsys + TSMC/Samsung
```

### Q8. PDK íŒŒì¼ í¬ê¸°ëŠ” ì–¼ë§ˆë‚˜ ë˜ë‚˜ìš”?

**A:** PDKë§ˆë‹¤ ë‹¤ë¦„:

```
FreePDK45:     ~100 MB
  â””â”€ ê¸°ë³¸ íŒŒì¼ë§Œ

SKY130:        ~50 GB
  â””â”€ ì „ì²´ ë¼ì´ë¸ŒëŸ¬ë¦¬ í¬í•¨

ASAP7:         ~10 GB
  â””â”€ FinFET ëª¨ë¸ í¬í•¨

TSMC 7nm:      ~500 GB
  â””â”€ ëª¨ë“  PVT corner, IP í¬í•¨

ğŸ’¡ ë””ìŠ¤í¬ ê³µê°„:
ìµœì†Œ 100GB ì—¬ìœ  ê¶Œì¥
SSD ì‚¬ìš© ê¶Œì¥ (ë¹ ë¥¸ access)
```

### Q9. ë‹¤ë¥¸ ê³µì •ìœ¼ë¡œ í¬íŒ…í•˜ê¸° ì‰¬ìš´ê°€ìš”?

**A:** ë§¤ìš° ì–´ë µìŠµë‹ˆë‹¤:

```
ì–´ë ¤ìš´ ì´ìœ :
1. Design rule ë‹¤ë¦„
   â””â”€ Layout ì¬ì‘ì—…

2. í‘œì¤€ ì…€ ë‹¤ë¦„
   â””â”€ íƒ€ì´ë° ì¬ë¶„ì„

3. ì „ì••/ì„±ëŠ¥ ë‹¤ë¦„
   â””â”€ RTL ìˆ˜ì • í•„ìš”

4. I/O ë‹¤ë¦„
   â””â”€ íŒ¨ë“œ ì¬ì„¤ê³„

ì˜ˆìƒ ë…¸ë ¥:
- ê°™ì€ ë…¸ë“œ ë‹¤ë¥¸ foundry: 3~6ê°œì›”
- ë‹¤ë¥¸ ë…¸ë“œ: 6~12ê°œì›”
- ì „í˜€ ë‹¤ë¥¸ ê¸°ìˆ : ìƒˆë¡œ ì„¤ê³„

ğŸ’¡ í¬íŒ… ìµœì†Œí™”:
- Portable RTL ì‘ì„±
- Foundry-specific ì½”ë“œ ë¶„ë¦¬
- íŒŒë¼ë¯¸í„°í™”
```

### Q10. PDKë¥¼ ê³µë¶€í•˜ëŠ” ìˆœì„œëŠ”?

**A:** ì¶”ì²œ í•™ìŠµ ê²½ë¡œ:

```
Step 1: ê¸°ì´ˆ (2ì£¼)
â””â”€ FreePDK45
   â”œâ”€ RTL ì‘ì„±
   â”œâ”€ í•©ì„± ì‹¤ìŠµ
   â””â”€ ê°„ë‹¨í•œ P&R

Step 2: ì‹¤ìŠµ (1ê°œì›”)
â””â”€ SKY130
   â”œâ”€ OpenLane ì‚¬ìš©
   â”œâ”€ ì „ì²´ í”Œë¡œìš°
   â””â”€ ì‹¤ì œ ì„¤ê³„

Step 3: ì‹¬í™” (2ê°œì›”)
â””â”€ ASAP7
   â”œâ”€ FinFET ì´í•´
   â”œâ”€ Advanced ê¸°ë²•
   â””â”€ ë…¼ë¬¸ ì‘ì„±

Step 4: ì‹¤ë¬´ (í”„ë¡œì íŠ¸)
â””â”€ TSMC/Samsung (íšŒì‚¬/ëŒ€í•™)
   â”œâ”€ ìƒìš© íˆ´
   â”œâ”€ ì‹¤ì œ ì œí’ˆ
   â””â”€ Tapeout ê²½í—˜

ë³‘í–‰ í•™ìŠµ:
- VLSI ì´ë¡ 
- EDA íˆ´ ì‚¬ìš©ë²•
- Digital design ìµœì í™”
```

---

## ğŸ“š ì°¸ê³  ìë£Œ

### ê³µì‹ ë¬¸ì„œ

1. **FreePDK45**
   - GitHub: https://github.com/baichen318/FreePDK45
   - Paper: "FreePDK: An Open-Source Variation-Aware Design Kit"

2. **SkyWater SKY130**
   - ê³µì‹ ì‚¬ì´íŠ¸: https://github.com/google/skywater-pdk
   - ë¬¸ì„œ: https://skywater-pdk.readthedocs.io/
   - efabless: https://efabless.com/

3. **ASAP7**
   - ê³µì‹ ì‚¬ì´íŠ¸: http://asap.asu.edu/asap/
   - Paper: "ASAP7: A 7-nm finFET predictive PDK"

4. **TSMC**
   - ê³µì‹ ì‚¬ì´íŠ¸: https://www.tsmc.com/
   - OIP: https://www.tsmc.com/english/dedicatedFoundry/oip

5. **Samsung Foundry**
   - ê³µì‹ ì‚¬ì´íŠ¸: https://www.samsungfoundry.com/
   - SAFE: https://www.samsungfoundry.com/safe

### êµì¬

1. **"CMOS VLSI Design"** - Weste & Harris
   - PDK ê¸°ì´ˆ ê°œë…
   - Design methodology

2. **"Digital Integrated Circuits"** - Rabaey
   - Process technology
   - Device physics

3. **"Nanometer CMOS ICs"** - Chandrakasan
   - Advanced nodes
   - Low power design

### ì˜¨ë¼ì¸ ê°•ì˜

1. **NPTEL - VLSI Design**
   - IIT êµìˆ˜ì§„
   - ë¬´ë£Œ

2. **Coursera - VLSI CAD**
   - University of Illinois
   - PDK ì‚¬ìš©ë²• í¬í•¨

3. **edX - Hardware Security**
   - MIT
   - Chip design basics

### ì»¤ë®¤ë‹ˆí‹°

1. **Reddit**
   - r/FPGA
   - r/chipdesign
   - r/AskElectronics

2. **Discord**
   - OpenROAD
   - efabless

3. **Forums**
   - EDABoard
   - Electronics Stack Exchange

---

## ğŸ¯ ê²°ë¡ 

### PDK ì„ íƒ ìš”ì•½

| ëª©ì  | 1ìˆœìœ„ | 2ìˆœìœ„ | ì˜ˆì‚° |
|------|-------|-------|------|
| **í•™ë¶€ êµìœ¡** | FreePDK45 | SKY130 | $0 |
| **ëŒ€í•™ì› ì—°êµ¬** | ASAP7 | TSMC (êµìœ¡) | $0 |
| **ì·¨ë¯¸/ì˜¤í”ˆHW** | SKY130 | - | $0~$50K |
| **ìŠ¤íƒ€íŠ¸ì—…** | SKY130 | TSMC 28nm | $50K~$1M |
| **ì¤‘ê²¬ ê¸°ì—…** | TSMC 28nm | GF, Samsung | $1M~$10M |
| **ëŒ€ê¸°ì—…** | TSMC 5nm | Samsung 5nm | $50M+ |

### í•µì‹¬ í¬ì¸íŠ¸

âœ… **êµìœ¡ ì‹œì‘**: FreePDK45ë¡œ ê¸°ì´ˆ ë‹¤ì§€ê¸°
âœ… **ì‹¤ìŠµ ê²½í—˜**: SKY130ìœ¼ë¡œ ì‹¤ì œ ì œì¡° ê²½í—˜
âœ… **ìµœì‹  ê¸°ìˆ **: ASAP7ë¡œ FinFET í•™ìŠµ
âœ… **ìƒìš© ê²½í—˜**: TSMC/Samsung ê¸°íšŒ ì°¾ê¸°

### ë¯¸ë˜ ì „ë§

```
2025-2027: 2nm ì–‘ì‚°
  â”œâ”€ TSMC N2
  â”œâ”€ Samsung 2nm GAA
  â””â”€ Intel 18A

2027-2030: 1nm ê°œë°œ
  â”œâ”€ High-NA EUV
  â”œâ”€ CFET (Complementary FET)
  â””â”€ Atomic layer deposition

Beyond 2030:
  â”œâ”€ 3D monolithic
  â”œâ”€ Carbon nanotube
  â””â”€ Quantum devices?
```

---

## ğŸ“ ë¬¸ì˜ ë° ê¸°ì—¬

- **GitHub Issues**: ì§ˆë¬¸ ë° ë²„ê·¸ ë¦¬í¬íŠ¸
- **Pull Requests**: ë‚´ìš© ê°œì„  ë° ì¶”ê°€
- **Email**: your.email@university.edu

---

**Last Updated**: 2025-11-17  
**Version**: 1.0  
**Maintainer**: JSilicon Team

---

**Happy Learning! ğŸ“ğŸ”¬**
