// Seed: 355367060
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    output tri0 id_2,
    output wand id_3,
    input supply0 id_4,
    input tri0 id_5
    , id_12,
    output tri id_6,
    input tri1 id_7,
    input wire id_8,
    output wire id_9,
    output tri id_10
);
  assign id_9 = 1;
  supply1 id_13;
  assign id_13 = id_12 == 1 - id_13;
  module_0(
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_12,
      id_13,
      id_12,
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13
  );
endmodule
