ckid0_0:@|S:CLK@|E:mcuResourcesInst.interruptMaskRegisterInst.INT1@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0
ckid0_1:@|S:coreInst.fullALUInst.aluInst.un1_ALUX_2.OUT@|E:coreInst.fullALUInst.aluInst.tmp[15]@|F:@syn_dgcc_clockid0_1==1@|M:ClockId_0_1
ckid0_2:@|S:coreInst.fullALUInst.aluInst.un1_ALUX_1.OUT@|E:coreInst.fullALUInst.aluInst.CARRY@|F:@syn_dgcc_clockid0_2==1@|M:ClockId_0_2
