
*** Running vivado
    with args -log MLZedboard_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source MLZedboard_wrapper.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source MLZedboard_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1312.723 ; gain = 0.023 ; free physical = 6059 ; free virtual = 10617
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/core-comblock/src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/Documents/laburar_aca/labs/lab05/hlsPrj/myproject_prj/solution1/impl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top MLZedboard_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/student/Documents/laburar_aca/labs/lab08/01-Baremetal/Lab08-01/Lab08-01.gen/sources_1/bd/MLZedboard/ip/MLZedboard_comblock_0_0/MLZedboard_comblock_0_0.dcp' for cell 'MLZedboard_i/comblock_0'
INFO: [Project 1-454] Reading design checkpoint '/home/student/Documents/laburar_aca/labs/lab08/01-Baremetal/Lab08-01/Lab08-01.gen/sources_1/bd/MLZedboard/ip/MLZedboard_inference_0_0/MLZedboard_inference_0_0.dcp' for cell 'MLZedboard_i/inference_0'
INFO: [Project 1-454] Reading design checkpoint '/home/student/Documents/laburar_aca/labs/lab08/01-Baremetal/Lab08-01/Lab08-01.gen/sources_1/bd/MLZedboard/ip/MLZedboard_processing_system7_0_0/MLZedboard_processing_system7_0_0.dcp' for cell 'MLZedboard_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/student/Documents/laburar_aca/labs/lab08/01-Baremetal/Lab08-01/Lab08-01.gen/sources_1/bd/MLZedboard/ip/MLZedboard_rst_ps7_0_100M_0/MLZedboard_rst_ps7_0_100M_0.dcp' for cell 'MLZedboard_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/student/Documents/laburar_aca/labs/lab08/01-Baremetal/Lab08-01/Lab08-01.gen/sources_1/bd/MLZedboard/ip/MLZedboard_auto_pc_0/MLZedboard_auto_pc_0.dcp' for cell 'MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1656.199 ; gain = 1.000 ; free physical = 5676 ; free virtual = 10241
INFO: [Netlist 29-17] Analyzing 4628 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/student/Documents/laburar_aca/labs/lab08/01-Baremetal/Lab08-01/Lab08-01.gen/sources_1/bd/MLZedboard/ip/MLZedboard_processing_system7_0_0/MLZedboard_processing_system7_0_0.xdc] for cell 'MLZedboard_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.389970 which will be rounded to 0.390 to ensure it is an integer multiple of 1 picosecond [/home/student/Documents/laburar_aca/labs/lab08/01-Baremetal/Lab08-01/Lab08-01.gen/sources_1/bd/MLZedboard/ip/MLZedboard_processing_system7_0_0/MLZedboard_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [/home/student/Documents/laburar_aca/labs/lab08/01-Baremetal/Lab08-01/Lab08-01.gen/sources_1/bd/MLZedboard/ip/MLZedboard_processing_system7_0_0/MLZedboard_processing_system7_0_0.xdc] for cell 'MLZedboard_i/processing_system7_0/inst'
Parsing XDC File [/home/student/Documents/laburar_aca/labs/lab08/01-Baremetal/Lab08-01/Lab08-01.gen/sources_1/bd/MLZedboard/ip/MLZedboard_rst_ps7_0_100M_0/MLZedboard_rst_ps7_0_100M_0_board.xdc] for cell 'MLZedboard_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/student/Documents/laburar_aca/labs/lab08/01-Baremetal/Lab08-01/Lab08-01.gen/sources_1/bd/MLZedboard/ip/MLZedboard_rst_ps7_0_100M_0/MLZedboard_rst_ps7_0_100M_0_board.xdc] for cell 'MLZedboard_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/student/Documents/laburar_aca/labs/lab08/01-Baremetal/Lab08-01/Lab08-01.gen/sources_1/bd/MLZedboard/ip/MLZedboard_rst_ps7_0_100M_0/MLZedboard_rst_ps7_0_100M_0.xdc] for cell 'MLZedboard_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/student/Documents/laburar_aca/labs/lab08/01-Baremetal/Lab08-01/Lab08-01.gen/sources_1/bd/MLZedboard/ip/MLZedboard_rst_ps7_0_100M_0/MLZedboard_rst_ps7_0_100M_0.xdc] for cell 'MLZedboard_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1834.789 ; gain = 0.000 ; free physical = 5560 ; free virtual = 10127
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1834.789 ; gain = 522.066 ; free physical = 5560 ; free virtual = 10127
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1892.414 ; gain = 57.625 ; free physical = 5544 ; free virtual = 10112

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19f7d3da8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2332.273 ; gain = 439.859 ; free physical = 5082 ; free virtual = 9665

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bb3051f9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2621.164 ; gain = 0.000 ; free physical = 4849 ; free virtual = 9432
INFO: [Opt 31-389] Phase Retarget created 40 cells and removed 67 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 143b02519

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2621.164 ; gain = 0.000 ; free physical = 4849 ; free virtual = 9432
INFO: [Opt 31-389] Phase Constant propagation created 918 cells and removed 4785 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17fdd8b1d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2621.164 ; gain = 0.000 ; free physical = 4849 ; free virtual = 9432
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 235 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17fdd8b1d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2653.180 ; gain = 32.016 ; free physical = 4849 ; free virtual = 9432
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17fdd8b1d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2653.180 ; gain = 32.016 ; free physical = 4849 ; free virtual = 9432
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10c561cec

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2653.180 ; gain = 32.016 ; free physical = 4852 ; free virtual = 9436
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              40  |              67  |                                              0  |
|  Constant propagation         |             918  |            4785  |                                              0  |
|  Sweep                        |               0  |             235  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2653.180 ; gain = 0.000 ; free physical = 4867 ; free virtual = 9450
Ending Logic Optimization Task | Checksum: dfeaec65

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2653.180 ; gain = 32.016 ; free physical = 4867 ; free virtual = 9450

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: dfeaec65

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2808.008 ; gain = 0.000 ; free physical = 4805 ; free virtual = 9395
Ending Power Optimization Task | Checksum: dfeaec65

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2808.008 ; gain = 154.828 ; free physical = 4828 ; free virtual = 9418

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: dfeaec65

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2808.008 ; gain = 0.000 ; free physical = 4828 ; free virtual = 9418

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2808.008 ; gain = 0.000 ; free physical = 4828 ; free virtual = 9418
Ending Netlist Obfuscation Task | Checksum: dfeaec65

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2808.008 ; gain = 0.000 ; free physical = 4830 ; free virtual = 9420
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 2808.008 ; gain = 973.219 ; free physical = 4831 ; free virtual = 9421
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2808.008 ; gain = 0.000 ; free physical = 4811 ; free virtual = 9409
INFO: [Common 17-1381] The checkpoint '/home/student/Documents/laburar_aca/labs/lab08/01-Baremetal/Lab08-01/Lab08-01.runs/impl_1/MLZedboard_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file MLZedboard_wrapper_drc_opted.rpt -pb MLZedboard_wrapper_drc_opted.pb -rpx MLZedboard_wrapper_drc_opted.rpx
Command: report_drc -file MLZedboard_wrapper_drc_opted.rpt -pb MLZedboard_wrapper_drc_opted.pb -rpx MLZedboard_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/Documents/laburar_aca/labs/lab08/01-Baremetal/Lab08-01/Lab08-01.runs/impl_1/MLZedboard_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4823 ; free virtual = 9421
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 86f0cba5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4823 ; free virtual = 9421
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4823 ; free virtual = 9421

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 76995202

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4808 ; free virtual = 9408

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a1c80e8e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4735 ; free virtual = 9336

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a1c80e8e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4735 ; free virtual = 9336
Phase 1 Placer Initialization | Checksum: 1a1c80e8e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4739 ; free virtual = 9340

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 170fdabb7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4745 ; free virtual = 9347

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 15163f022

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4751 ; free virtual = 9353

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 15163f022

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4751 ; free virtual = 9353

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 280d8990f

Time (s): cpu = 00:01:08 ; elapsed = 00:00:37 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4761 ; free virtual = 9365

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 938 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 440 nets or LUTs. Breaked 0 LUT, combined 440 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4750 ; free virtual = 9357

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            440  |                   440  |           0  |           1  |  00:00:02  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            440  |                   440  |           0  |           4  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1906e7aea

Time (s): cpu = 00:01:15 ; elapsed = 00:00:42 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4740 ; free virtual = 9347
Phase 2.4 Global Placement Core | Checksum: 1ba3c4707

Time (s): cpu = 00:01:17 ; elapsed = 00:00:43 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4739 ; free virtual = 9347
Phase 2 Global Placement | Checksum: 1ba3c4707

Time (s): cpu = 00:01:17 ; elapsed = 00:00:43 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4739 ; free virtual = 9347

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 112521287

Time (s): cpu = 00:01:23 ; elapsed = 00:00:46 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4744 ; free virtual = 9352

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: b6219503

Time (s): cpu = 00:01:36 ; elapsed = 00:00:53 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4737 ; free virtual = 9345

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e015cfa6

Time (s): cpu = 00:01:37 ; elapsed = 00:00:53 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4737 ; free virtual = 9345

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fb86b15e

Time (s): cpu = 00:01:37 ; elapsed = 00:00:54 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4737 ; free virtual = 9345

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 89a70899

Time (s): cpu = 00:01:48 ; elapsed = 00:01:05 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4717 ; free virtual = 9327

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: adcc2656

Time (s): cpu = 00:01:52 ; elapsed = 00:01:09 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4719 ; free virtual = 9328

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: d05cc89e

Time (s): cpu = 00:01:53 ; elapsed = 00:01:10 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4719 ; free virtual = 9328
Phase 3 Detail Placement | Checksum: d05cc89e

Time (s): cpu = 00:01:53 ; elapsed = 00:01:10 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4719 ; free virtual = 9328

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 190778104

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.666 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c1ffd00a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4695 ; free virtual = 9305
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1430fcf38

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4695 ; free virtual = 9305
Phase 4.1.1.1 BUFG Insertion | Checksum: 190778104

Time (s): cpu = 00:02:22 ; elapsed = 00:01:25 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4695 ; free virtual = 9305

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.666. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1aa305582

Time (s): cpu = 00:02:23 ; elapsed = 00:01:26 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4695 ; free virtual = 9305

Time (s): cpu = 00:02:23 ; elapsed = 00:01:26 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4695 ; free virtual = 9305
Phase 4.1 Post Commit Optimization | Checksum: 1aa305582

Time (s): cpu = 00:02:23 ; elapsed = 00:01:26 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4695 ; free virtual = 9305

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1aa305582

Time (s): cpu = 00:02:24 ; elapsed = 00:01:26 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4695 ; free virtual = 9305

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1aa305582

Time (s): cpu = 00:02:24 ; elapsed = 00:01:27 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4695 ; free virtual = 9305
Phase 4.3 Placer Reporting | Checksum: 1aa305582

Time (s): cpu = 00:02:24 ; elapsed = 00:01:27 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4695 ; free virtual = 9305

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4695 ; free virtual = 9305

Time (s): cpu = 00:02:24 ; elapsed = 00:01:27 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4695 ; free virtual = 9305
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 100435e7f

Time (s): cpu = 00:02:25 ; elapsed = 00:01:27 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4708 ; free virtual = 9318
Ending Placer Task | Checksum: 4028b775

Time (s): cpu = 00:02:25 ; elapsed = 00:01:28 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4708 ; free virtual = 9318
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:30 ; elapsed = 00:01:30 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4734 ; free virtual = 9344
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4677 ; free virtual = 9327
INFO: [Common 17-1381] The checkpoint '/home/student/Documents/laburar_aca/labs/lab08/01-Baremetal/Lab08-01/Lab08-01.runs/impl_1/MLZedboard_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4704 ; free virtual = 9324
INFO: [runtcl-4] Executing : report_io -file MLZedboard_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4689 ; free virtual = 9309
INFO: [runtcl-4] Executing : report_utilization -file MLZedboard_wrapper_utilization_placed.rpt -pb MLZedboard_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file MLZedboard_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4679 ; free virtual = 9299
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4680 ; free virtual = 9301
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4680 ; free virtual = 9301
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4613 ; free virtual = 9275
INFO: [Common 17-1381] The checkpoint '/home/student/Documents/laburar_aca/labs/lab08/01-Baremetal/Lab08-01/Lab08-01.runs/impl_1/MLZedboard_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2851.039 ; gain = 0.000 ; free physical = 4639 ; free virtual = 9270
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2771d1ba ConstDB: 0 ShapeSum: 18b6e5bb RouteDB: 0
Post Restoration Checksum: NetGraph: ff91db64 NumContArr: 2d9cc6a2 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 12d2ea206

Time (s): cpu = 00:01:11 ; elapsed = 00:00:53 . Memory (MB): peak = 2899.609 ; gain = 48.570 ; free physical = 4544 ; free virtual = 9178

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 12d2ea206

Time (s): cpu = 00:01:11 ; elapsed = 00:00:54 . Memory (MB): peak = 2911.609 ; gain = 60.570 ; free physical = 4529 ; free virtual = 9163

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12d2ea206

Time (s): cpu = 00:01:11 ; elapsed = 00:00:54 . Memory (MB): peak = 2911.609 ; gain = 60.570 ; free physical = 4529 ; free virtual = 9163
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 18aac59f6

Time (s): cpu = 00:01:40 ; elapsed = 00:01:10 . Memory (MB): peak = 2954.992 ; gain = 103.953 ; free physical = 4477 ; free virtual = 9116
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.530  | TNS=0.000  | WHS=-0.170 | THS=-173.959|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 30178
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 30178
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 178b53915

Time (s): cpu = 00:01:53 ; elapsed = 00:01:15 . Memory (MB): peak = 2954.992 ; gain = 103.953 ; free physical = 4478 ; free virtual = 9118

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 178b53915

Time (s): cpu = 00:01:53 ; elapsed = 00:01:15 . Memory (MB): peak = 2954.992 ; gain = 103.953 ; free physical = 4478 ; free virtual = 9118
Phase 3 Initial Routing | Checksum: 2022fec2d

Time (s): cpu = 00:02:00 ; elapsed = 00:01:18 . Memory (MB): peak = 2956.992 ; gain = 105.953 ; free physical = 4485 ; free virtual = 9125

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1744
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.421  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1160cdecf

Time (s): cpu = 00:02:23 ; elapsed = 00:01:34 . Memory (MB): peak = 2956.992 ; gain = 105.953 ; free physical = 4487 ; free virtual = 9128

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.421  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17101a00d

Time (s): cpu = 00:02:26 ; elapsed = 00:01:37 . Memory (MB): peak = 2956.992 ; gain = 105.953 ; free physical = 4487 ; free virtual = 9128
Phase 4 Rip-up And Reroute | Checksum: 17101a00d

Time (s): cpu = 00:02:26 ; elapsed = 00:01:37 . Memory (MB): peak = 2956.992 ; gain = 105.953 ; free physical = 4487 ; free virtual = 9128

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1238ade01

Time (s): cpu = 00:02:31 ; elapsed = 00:01:39 . Memory (MB): peak = 2956.992 ; gain = 105.953 ; free physical = 4487 ; free virtual = 9128
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.536  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1238ade01

Time (s): cpu = 00:02:31 ; elapsed = 00:01:40 . Memory (MB): peak = 2956.992 ; gain = 105.953 ; free physical = 4487 ; free virtual = 9128

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1238ade01

Time (s): cpu = 00:02:32 ; elapsed = 00:01:40 . Memory (MB): peak = 2956.992 ; gain = 105.953 ; free physical = 4487 ; free virtual = 9128
Phase 5 Delay and Skew Optimization | Checksum: 1238ade01

Time (s): cpu = 00:02:32 ; elapsed = 00:01:40 . Memory (MB): peak = 2956.992 ; gain = 105.953 ; free physical = 4487 ; free virtual = 9128

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ddee39fd

Time (s): cpu = 00:02:38 ; elapsed = 00:01:43 . Memory (MB): peak = 2956.992 ; gain = 105.953 ; free physical = 4487 ; free virtual = 9127
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.536  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 155d46602

Time (s): cpu = 00:02:38 ; elapsed = 00:01:43 . Memory (MB): peak = 2956.992 ; gain = 105.953 ; free physical = 4487 ; free virtual = 9127
Phase 6 Post Hold Fix | Checksum: 155d46602

Time (s): cpu = 00:02:38 ; elapsed = 00:01:43 . Memory (MB): peak = 2956.992 ; gain = 105.953 ; free physical = 4487 ; free virtual = 9127

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.88226 %
  Global Horizontal Routing Utilization  = 6.90898 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1da608e13

Time (s): cpu = 00:02:39 ; elapsed = 00:01:43 . Memory (MB): peak = 2956.992 ; gain = 105.953 ; free physical = 4487 ; free virtual = 9127

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1da608e13

Time (s): cpu = 00:02:39 ; elapsed = 00:01:44 . Memory (MB): peak = 2956.992 ; gain = 105.953 ; free physical = 4487 ; free virtual = 9127

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20387c99a

Time (s): cpu = 00:02:45 ; elapsed = 00:01:48 . Memory (MB): peak = 2956.992 ; gain = 105.953 ; free physical = 4477 ; free virtual = 9117

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.536  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 20387c99a

Time (s): cpu = 00:02:51 ; elapsed = 00:01:51 . Memory (MB): peak = 2956.992 ; gain = 105.953 ; free physical = 4480 ; free virtual = 9120
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:52 ; elapsed = 00:01:51 . Memory (MB): peak = 2956.992 ; gain = 105.953 ; free physical = 4502 ; free virtual = 9142

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:00 ; elapsed = 00:01:55 . Memory (MB): peak = 2956.992 ; gain = 105.953 ; free physical = 4502 ; free virtual = 9142
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2975.969 ; gain = 10.973 ; free physical = 4455 ; free virtual = 9139
INFO: [Common 17-1381] The checkpoint '/home/student/Documents/laburar_aca/labs/lab08/01-Baremetal/Lab08-01/Lab08-01.runs/impl_1/MLZedboard_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2975.969 ; gain = 18.977 ; free physical = 4471 ; free virtual = 9123
INFO: [runtcl-4] Executing : report_drc -file MLZedboard_wrapper_drc_routed.rpt -pb MLZedboard_wrapper_drc_routed.pb -rpx MLZedboard_wrapper_drc_routed.rpx
Command: report_drc -file MLZedboard_wrapper_drc_routed.rpt -pb MLZedboard_wrapper_drc_routed.pb -rpx MLZedboard_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/Documents/laburar_aca/labs/lab08/01-Baremetal/Lab08-01/Lab08-01.runs/impl_1/MLZedboard_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2999.617 ; gain = 23.648 ; free physical = 4471 ; free virtual = 9123
INFO: [runtcl-4] Executing : report_methodology -file MLZedboard_wrapper_methodology_drc_routed.rpt -pb MLZedboard_wrapper_methodology_drc_routed.pb -rpx MLZedboard_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file MLZedboard_wrapper_methodology_drc_routed.rpt -pb MLZedboard_wrapper_methodology_drc_routed.pb -rpx MLZedboard_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/student/Documents/laburar_aca/labs/lab08/01-Baremetal/Lab08-01/Lab08-01.runs/impl_1/MLZedboard_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:39 ; elapsed = 00:00:16 . Memory (MB): peak = 2999.617 ; gain = 0.000 ; free physical = 4464 ; free virtual = 9117
INFO: [runtcl-4] Executing : report_power -file MLZedboard_wrapper_power_routed.rpt -pb MLZedboard_wrapper_power_summary_routed.pb -rpx MLZedboard_wrapper_power_routed.rpx
Command: report_power -file MLZedboard_wrapper_power_routed.rpt -pb MLZedboard_wrapper_power_summary_routed.pb -rpx MLZedboard_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
111 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 3039.645 ; gain = 40.027 ; free physical = 4383 ; free virtual = 9048
INFO: [runtcl-4] Executing : report_route_status -file MLZedboard_wrapper_route_status.rpt -pb MLZedboard_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file MLZedboard_wrapper_timing_summary_routed.rpt -pb MLZedboard_wrapper_timing_summary_routed.pb -rpx MLZedboard_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file MLZedboard_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file MLZedboard_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file MLZedboard_wrapper_bus_skew_routed.rpt -pb MLZedboard_wrapper_bus_skew_routed.pb -rpx MLZedboard_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force MLZedboard_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout input MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__0 input MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1 input MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_7_4_0_0_ap_fixed_16_6_5_3_0_config8_s_fu_5517/mul_16s_5ns_19_1_1_U784/dout output MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_7_4_0_0_ap_fixed_16_6_5_3_0_config8_s_fu_5517/mul_16s_5ns_19_1_1_U784/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout output MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__0 output MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1 output MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2 output MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_7_4_0_0_ap_fixed_16_6_5_3_0_config8_s_fu_5517/mul_16s_5ns_19_1_1_U784/dout multiplier stage MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_7_4_0_0_ap_fixed_16_6_5_3_0_config8_s_fu_5517/mul_16s_5ns_19_1_1_U784/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout multiplier stage MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__0 multiplier stage MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1 multiplier stage MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2 multiplier stage MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 13 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./MLZedboard_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:12 ; elapsed = 00:00:43 . Memory (MB): peak = 3409.422 ; gain = 369.777 ; free physical = 4349 ; free virtual = 9025
INFO: [Common 17-206] Exiting Vivado at Fri Apr 11 14:24:03 2025...
