$date
	Tue Nov 18 15:43:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mux2to1_rv32i $end
$var wire 32 ! Y_tb [31:0] $end
$var reg 32 " A_tb [31:0] $end
$var reg 32 # B_tb [31:0] $end
$var reg 1 $ Selector_tb $end
$scope module uut $end
$var wire 32 % A [31:0] $end
$var wire 32 & B [31:0] $end
$var wire 1 $ Selector $end
$var reg 32 ' Y [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10001 '
b100010 &
b10001 %
0$
b100010 #
b10001 "
b10001 !
$end
#10000
b100010 !
b100010 '
1$
#20000
b10101011110011011110111100000000 !
b10101011110011011110111100000000 '
0$
b10010001101000101011001111000 #
b10010001101000101011001111000 &
b10101011110011011110111100000000 "
b10101011110011011110111100000000 %
#30000
b10010001101000101011001111000 !
b10010001101000101011001111000 '
1$
#40000
