{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 07 15:17:48 2018 " "Info: Processing started: Wed Nov 07 15:17:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ate -c ate --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ate -c ate --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 7 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register std_min\[0\] register out_buffer\[54\] 45.93 MHz 21.772 ns Internal " "Info: Clock \"clk\" has Internal fmax of 45.93 MHz between source register \"std_min\[0\]\" and destination register \"out_buffer\[54\]\" (period= 21.772 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.661 ns + Longest register register " "Info: + Longest register to register delay is 10.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns std_min\[0\] 1 REG LCFF_X47_Y38_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y38_N15; Fanout = 3; REG Node = 'std_min\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { std_min[0] } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.596 ns) 1.784 ns std_total\[0\]~1 2 COMB LCCOMB_X48_Y34_N8 2 " "Info: 2: + IC(1.188 ns) + CELL(0.596 ns) = 1.784 ns; Loc. = LCCOMB_X48_Y34_N8; Fanout = 2; COMB Node = 'std_total\[0\]~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { std_min[0] std_total[0]~1 } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.870 ns std_total\[1\]~3 3 COMB LCCOMB_X48_Y34_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.870 ns; Loc. = LCCOMB_X48_Y34_N10; Fanout = 2; COMB Node = 'std_total\[1\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { std_total[0]~1 std_total[1]~3 } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.956 ns std_total\[2\]~5 4 COMB LCCOMB_X48_Y34_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.956 ns; Loc. = LCCOMB_X48_Y34_N12; Fanout = 2; COMB Node = 'std_total\[2\]~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { std_total[1]~3 std_total[2]~5 } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.146 ns std_total\[3\]~7 5 COMB LCCOMB_X48_Y34_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.190 ns) = 2.146 ns; Loc. = LCCOMB_X48_Y34_N14; Fanout = 2; COMB Node = 'std_total\[3\]~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { std_total[2]~5 std_total[3]~7 } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.652 ns std_total\[4\]~8 6 COMB LCCOMB_X48_Y34_N16 4 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 2.652 ns; Loc. = LCCOMB_X48_Y34_N16; Fanout = 4; COMB Node = 'std_total\[4\]~8'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { std_total[3]~7 std_total[4]~8 } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.621 ns) 4.017 ns Add3~7 7 COMB LCCOMB_X47_Y34_N6 2 " "Info: 7: + IC(0.744 ns) + CELL(0.621 ns) = 4.017 ns; Loc. = LCCOMB_X47_Y34_N6; Fanout = 2; COMB Node = 'Add3~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { std_total[4]~8 Add3~7 } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.103 ns Add3~9 8 COMB LCCOMB_X47_Y34_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 4.103 ns; Loc. = LCCOMB_X47_Y34_N8; Fanout = 2; COMB Node = 'Add3~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add3~7 Add3~9 } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.189 ns Add3~11 9 COMB LCCOMB_X47_Y34_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 4.189 ns; Loc. = LCCOMB_X47_Y34_N10; Fanout = 2; COMB Node = 'Add3~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add3~9 Add3~11 } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.695 ns Add3~12 10 COMB LCCOMB_X47_Y34_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 4.695 ns; Loc. = LCCOMB_X47_Y34_N12; Fanout = 2; COMB Node = 'Add3~12'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add3~11 Add3~12 } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.206 ns) 5.574 ns Add3~17 11 COMB LCCOMB_X48_Y34_N2 64 " "Info: 11: + IC(0.673 ns) + CELL(0.206 ns) = 5.574 ns; Loc. = LCCOMB_X48_Y34_N2; Fanout = 64; COMB Node = 'Add3~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { Add3~12 Add3~17 } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.269 ns) + CELL(0.596 ns) 8.439 ns LessThan56~13 12 COMB LCCOMB_X48_Y31_N26 1 " "Info: 12: + IC(2.269 ns) + CELL(0.596 ns) = 8.439 ns; Loc. = LCCOMB_X48_Y31_N26; Fanout = 1; COMB Node = 'LessThan56~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { Add3~17 LessThan56~13 } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 8.945 ns LessThan56~14 13 COMB LCCOMB_X48_Y31_N28 1 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 8.945 ns; Loc. = LCCOMB_X48_Y31_N28; Fanout = 1; COMB Node = 'LessThan56~14'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { LessThan56~13 LessThan56~14 } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.370 ns) 10.553 ns out_buffer\[54\]~62 14 COMB LCCOMB_X49_Y30_N28 1 " "Info: 14: + IC(1.238 ns) + CELL(0.370 ns) = 10.553 ns; Loc. = LCCOMB_X49_Y30_N28; Fanout = 1; COMB Node = 'out_buffer\[54\]~62'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.608 ns" { LessThan56~14 out_buffer[54]~62 } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.661 ns out_buffer\[54\] 15 REG LCFF_X49_Y30_N29 1 " "Info: 15: + IC(0.000 ns) + CELL(0.108 ns) = 10.661 ns; Loc. = LCFF_X49_Y30_N29; Fanout = 1; REG Node = 'out_buffer\[54\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { out_buffer[54]~62 out_buffer[54] } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.549 ns ( 42.67 % ) " "Info: Total cell delay = 4.549 ns ( 42.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.112 ns ( 57.33 % ) " "Info: Total interconnect delay = 6.112 ns ( 57.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.661 ns" { std_min[0] std_total[0]~1 std_total[1]~3 std_total[2]~5 std_total[3]~7 std_total[4]~8 Add3~7 Add3~9 Add3~11 Add3~12 Add3~17 LessThan56~13 LessThan56~14 out_buffer[54]~62 out_buffer[54] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "10.661 ns" { std_min[0] {} std_total[0]~1 {} std_total[1]~3 {} std_total[2]~5 {} std_total[3]~7 {} std_total[4]~8 {} Add3~7 {} Add3~9 {} Add3~11 {} Add3~12 {} Add3~17 {} LessThan56~13 {} LessThan56~14 {} out_buffer[54]~62 {} out_buffer[54] {} } { 0.000ns 1.188ns 0.000ns 0.000ns 0.000ns 0.000ns 0.744ns 0.000ns 0.000ns 0.000ns 0.673ns 2.269ns 0.000ns 1.238ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.190ns 0.506ns 0.621ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.506ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.039 ns - Smallest " "Info: - Smallest clock skew is 0.039 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.315 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G3 612 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G3; Fanout = 612; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.666 ns) 3.315 ns out_buffer\[54\] 3 REG LCFF_X49_Y30_N29 1 " "Info: 3: + IC(1.414 ns) + CELL(0.666 ns) = 3.315 ns; Loc. = LCFF_X49_Y30_N29; Fanout = 1; REG Node = 'out_buffer\[54\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { clk~clkctrl out_buffer[54] } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.27 % ) " "Info: Total cell delay = 1.766 ns ( 53.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.549 ns ( 46.73 % ) " "Info: Total interconnect delay = 1.549 ns ( 46.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.315 ns" { clk clk~clkctrl out_buffer[54] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.315 ns" { clk {} clk~combout {} clk~clkctrl {} out_buffer[54] {} } { 0.000ns 0.000ns 0.135ns 1.414ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.276 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G3 612 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G3; Fanout = 612; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(0.666 ns) 3.276 ns std_min\[0\] 3 REG LCFF_X47_Y38_N15 3 " "Info: 3: + IC(1.375 ns) + CELL(0.666 ns) = 3.276 ns; Loc. = LCFF_X47_Y38_N15; Fanout = 3; REG Node = 'std_min\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.041 ns" { clk~clkctrl std_min[0] } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.91 % ) " "Info: Total cell delay = 1.766 ns ( 53.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.510 ns ( 46.09 % ) " "Info: Total interconnect delay = 1.510 ns ( 46.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.276 ns" { clk clk~clkctrl std_min[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.276 ns" { clk {} clk~combout {} clk~clkctrl {} std_min[0] {} } { 0.000ns 0.000ns 0.135ns 1.375ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.315 ns" { clk clk~clkctrl out_buffer[54] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.315 ns" { clk {} clk~combout {} clk~clkctrl {} out_buffer[54] {} } { 0.000ns 0.000ns 0.135ns 1.414ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.276 ns" { clk clk~clkctrl std_min[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.276 ns" { clk {} clk~combout {} clk~clkctrl {} std_min[0] {} } { 0.000ns 0.000ns 0.135ns 1.375ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 101 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 116 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 101 -1 0 } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 116 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.661 ns" { std_min[0] std_total[0]~1 std_total[1]~3 std_total[2]~5 std_total[3]~7 std_total[4]~8 Add3~7 Add3~9 Add3~11 Add3~12 Add3~17 LessThan56~13 LessThan56~14 out_buffer[54]~62 out_buffer[54] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "10.661 ns" { std_min[0] {} std_total[0]~1 {} std_total[1]~3 {} std_total[2]~5 {} std_total[3]~7 {} std_total[4]~8 {} Add3~7 {} Add3~9 {} Add3~11 {} Add3~12 {} Add3~17 {} LessThan56~13 {} LessThan56~14 {} out_buffer[54]~62 {} out_buffer[54] {} } { 0.000ns 1.188ns 0.000ns 0.000ns 0.000ns 0.000ns 0.744ns 0.000ns 0.000ns 0.000ns 0.673ns 2.269ns 0.000ns 1.238ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.190ns 0.506ns 0.621ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.506ns 0.370ns 0.108ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.315 ns" { clk clk~clkctrl out_buffer[54] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.315 ns" { clk {} clk~combout {} clk~clkctrl {} out_buffer[54] {} } { 0.000ns 0.000ns 0.135ns 1.414ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.276 ns" { clk clk~clkctrl std_min[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.276 ns" { clk {} clk~combout {} clk~clkctrl {} std_min[0] {} } { 0.000ns 0.000ns 0.135ns 1.375ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "std_min\[0\] pix_data\[0\] clk 11.798 ns register " "Info: tsu for register \"std_min\[0\]\" (data pin = \"pix_data\[0\]\", clock pin = \"clk\") is 11.798 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.114 ns + Longest pin register " "Info: + Longest pin to register delay is 15.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns pix_data\[0\] 1 PIN PIN_C17 68 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_C17; Fanout = 68; PIN Node = 'pix_data\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pix_data[0] } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.269 ns) + CELL(0.735 ns) 8.938 ns LessThan1~1 2 COMB LCCOMB_X47_Y38_N14 1 " "Info: 2: + IC(7.269 ns) + CELL(0.735 ns) = 8.938 ns; Loc. = LCCOMB_X47_Y38_N14; Fanout = 1; COMB Node = 'LessThan1~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.004 ns" { pix_data[0] LessThan1~1 } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.024 ns LessThan1~3 3 COMB LCCOMB_X47_Y38_N16 1 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 9.024 ns; Loc. = LCCOMB_X47_Y38_N16; Fanout = 1; COMB Node = 'LessThan1~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan1~1 LessThan1~3 } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.110 ns LessThan1~5 4 COMB LCCOMB_X47_Y38_N18 1 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 9.110 ns; Loc. = LCCOMB_X47_Y38_N18; Fanout = 1; COMB Node = 'LessThan1~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan1~3 LessThan1~5 } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.196 ns LessThan1~7 5 COMB LCCOMB_X47_Y38_N20 1 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 9.196 ns; Loc. = LCCOMB_X47_Y38_N20; Fanout = 1; COMB Node = 'LessThan1~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan1~5 LessThan1~7 } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.282 ns LessThan1~9 6 COMB LCCOMB_X47_Y38_N22 1 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 9.282 ns; Loc. = LCCOMB_X47_Y38_N22; Fanout = 1; COMB Node = 'LessThan1~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan1~7 LessThan1~9 } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.368 ns LessThan1~11 7 COMB LCCOMB_X47_Y38_N24 1 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 9.368 ns; Loc. = LCCOMB_X47_Y38_N24; Fanout = 1; COMB Node = 'LessThan1~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan1~9 LessThan1~11 } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.454 ns LessThan1~13 8 COMB LCCOMB_X47_Y38_N26 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 9.454 ns; Loc. = LCCOMB_X47_Y38_N26; Fanout = 1; COMB Node = 'LessThan1~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan1~11 LessThan1~13 } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 9.960 ns LessThan1~14 9 COMB LCCOMB_X47_Y38_N28 1 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 9.960 ns; Loc. = LCCOMB_X47_Y38_N28; Fanout = 1; COMB Node = 'LessThan1~14'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { LessThan1~13 LessThan1~14 } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.828 ns) + CELL(0.651 ns) 12.439 ns std_min\[7\]~0 10 COMB LCCOMB_X44_Y32_N20 8 " "Info: 10: + IC(1.828 ns) + CELL(0.651 ns) = 12.439 ns; Loc. = LCCOMB_X44_Y32_N20; Fanout = 8; COMB Node = 'std_min\[7\]~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { LessThan1~14 std_min[7]~0 } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.820 ns) + CELL(0.855 ns) 15.114 ns std_min\[0\] 11 REG LCFF_X47_Y38_N15 3 " "Info: 11: + IC(1.820 ns) + CELL(0.855 ns) = 15.114 ns; Loc. = LCFF_X47_Y38_N15; Fanout = 3; REG Node = 'std_min\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { std_min[7]~0 std_min[0] } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.197 ns ( 27.77 % ) " "Info: Total cell delay = 4.197 ns ( 27.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.917 ns ( 72.23 % ) " "Info: Total interconnect delay = 10.917 ns ( 72.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "15.114 ns" { pix_data[0] LessThan1~1 LessThan1~3 LessThan1~5 LessThan1~7 LessThan1~9 LessThan1~11 LessThan1~13 LessThan1~14 std_min[7]~0 std_min[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "15.114 ns" { pix_data[0] {} pix_data[0]~combout {} LessThan1~1 {} LessThan1~3 {} LessThan1~5 {} LessThan1~7 {} LessThan1~9 {} LessThan1~11 {} LessThan1~13 {} LessThan1~14 {} std_min[7]~0 {} std_min[0] {} } { 0.000ns 0.000ns 7.269ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.828ns 1.820ns } { 0.000ns 0.934ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.651ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 101 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.276 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G3 612 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G3; Fanout = 612; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(0.666 ns) 3.276 ns std_min\[0\] 3 REG LCFF_X47_Y38_N15 3 " "Info: 3: + IC(1.375 ns) + CELL(0.666 ns) = 3.276 ns; Loc. = LCFF_X47_Y38_N15; Fanout = 3; REG Node = 'std_min\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.041 ns" { clk~clkctrl std_min[0] } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.91 % ) " "Info: Total cell delay = 1.766 ns ( 53.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.510 ns ( 46.09 % ) " "Info: Total interconnect delay = 1.510 ns ( 46.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.276 ns" { clk clk~clkctrl std_min[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.276 ns" { clk {} clk~combout {} clk~clkctrl {} std_min[0] {} } { 0.000ns 0.000ns 0.135ns 1.375ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "15.114 ns" { pix_data[0] LessThan1~1 LessThan1~3 LessThan1~5 LessThan1~7 LessThan1~9 LessThan1~11 LessThan1~13 LessThan1~14 std_min[7]~0 std_min[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "15.114 ns" { pix_data[0] {} pix_data[0]~combout {} LessThan1~1 {} LessThan1~3 {} LessThan1~5 {} LessThan1~7 {} LessThan1~9 {} LessThan1~11 {} LessThan1~13 {} LessThan1~14 {} std_min[7]~0 {} std_min[0] {} } { 0.000ns 0.000ns 7.269ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.828ns 1.820ns } { 0.000ns 0.934ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.651ns 0.855ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.276 ns" { clk clk~clkctrl std_min[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.276 ns" { clk {} clk~combout {} clk~clkctrl {} std_min[0] {} } { 0.000ns 0.000ns 0.135ns 1.375ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk threshold\[0\] threshold\[0\]~reg0 11.280 ns register " "Info: tco from clock \"clk\" to destination pin \"threshold\[0\]\" through register \"threshold\[0\]~reg0\" is 11.280 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.322 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.322 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G3 612 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G3; Fanout = 612; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.666 ns) 3.322 ns threshold\[0\]~reg0 3 REG LCFF_X47_Y34_N25 1 " "Info: 3: + IC(1.421 ns) + CELL(0.666 ns) = 3.322 ns; Loc. = LCFF_X47_Y34_N25; Fanout = 1; REG Node = 'threshold\[0\]~reg0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { clk~clkctrl threshold[0]~reg0 } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.16 % ) " "Info: Total cell delay = 1.766 ns ( 53.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.556 ns ( 46.84 % ) " "Info: Total interconnect delay = 1.556 ns ( 46.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.322 ns" { clk clk~clkctrl threshold[0]~reg0 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.322 ns" { clk {} clk~combout {} clk~clkctrl {} threshold[0]~reg0 {} } { 0.000ns 0.000ns 0.135ns 1.421ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 62 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.654 ns + Longest register pin " "Info: + Longest register to pin delay is 7.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns threshold\[0\]~reg0 1 REG LCFF_X47_Y34_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y34_N25; Fanout = 1; REG Node = 'threshold\[0\]~reg0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { threshold[0]~reg0 } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.418 ns) + CELL(3.236 ns) 7.654 ns threshold\[0\] 2 PIN PIN_AJ14 0 " "Info: 2: + IC(4.418 ns) + CELL(3.236 ns) = 7.654 ns; Loc. = PIN_AJ14; Fanout = 0; PIN Node = 'threshold\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.654 ns" { threshold[0]~reg0 threshold[0] } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 42.28 % ) " "Info: Total cell delay = 3.236 ns ( 42.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.418 ns ( 57.72 % ) " "Info: Total interconnect delay = 4.418 ns ( 57.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.654 ns" { threshold[0]~reg0 threshold[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.654 ns" { threshold[0]~reg0 {} threshold[0] {} } { 0.000ns 4.418ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.322 ns" { clk clk~clkctrl threshold[0]~reg0 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.322 ns" { clk {} clk~combout {} clk~clkctrl {} threshold[0]~reg0 {} } { 0.000ns 0.000ns 0.135ns 1.421ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.654 ns" { threshold[0]~reg0 threshold[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.654 ns" { threshold[0]~reg0 {} threshold[0] {} } { 0.000ns 4.418ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "in_buffer\[35\]\[7\] pix_data\[7\] clk 0.257 ns register " "Info: th for register \"in_buffer\[35\]\[7\]\" (data pin = \"pix_data\[7\]\", clock pin = \"clk\") is 0.257 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.268 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G3 612 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G3; Fanout = 612; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.666 ns) 3.268 ns in_buffer\[35\]\[7\] 3 REG LCFF_X49_Y36_N15 1 " "Info: 3: + IC(1.367 ns) + CELL(0.666 ns) = 3.268 ns; Loc. = LCFF_X49_Y36_N15; Fanout = 1; REG Node = 'in_buffer\[35\]\[7\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { clk~clkctrl in_buffer[35][7] } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 54.04 % ) " "Info: Total cell delay = 1.766 ns ( 54.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.502 ns ( 45.96 % ) " "Info: Total interconnect delay = 1.502 ns ( 45.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.268 ns" { clk clk~clkctrl in_buffer[35][7] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.268 ns" { clk {} clk~combout {} clk~clkctrl {} in_buffer[35][7] {} } { 0.000ns 0.000ns 0.135ns 1.367ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 85 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.317 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.070 ns) 1.070 ns pix_data\[7\] 1 PIN PIN_H15 68 " "Info: 1: + IC(0.000 ns) + CELL(1.070 ns) = 1.070 ns; Loc. = PIN_H15; Fanout = 68; PIN Node = 'pix_data\[7\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pix_data[7] } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.460 ns) 3.317 ns in_buffer\[35\]\[7\] 2 REG LCFF_X49_Y36_N15 1 " "Info: 2: + IC(1.787 ns) + CELL(0.460 ns) = 3.317 ns; Loc. = LCFF_X49_Y36_N15; Fanout = 1; REG Node = 'in_buffer\[35\]\[7\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.247 ns" { pix_data[7] in_buffer[35][7] } "NODE_NAME" } } { "../ate.v" "" { Text "C:/Users/user/Desktop/pregraduate/DiC/HW/DIC_HW3/ate.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.530 ns ( 46.13 % ) " "Info: Total cell delay = 1.530 ns ( 46.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.787 ns ( 53.87 % ) " "Info: Total interconnect delay = 1.787 ns ( 53.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.317 ns" { pix_data[7] in_buffer[35][7] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.317 ns" { pix_data[7] {} pix_data[7]~combout {} in_buffer[35][7] {} } { 0.000ns 0.000ns 1.787ns } { 0.000ns 1.070ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.268 ns" { clk clk~clkctrl in_buffer[35][7] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.268 ns" { clk {} clk~combout {} clk~clkctrl {} in_buffer[35][7] {} } { 0.000ns 0.000ns 0.135ns 1.367ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.317 ns" { pix_data[7] in_buffer[35][7] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.317 ns" { pix_data[7] {} pix_data[7]~combout {} in_buffer[35][7] {} } { 0.000ns 0.000ns 1.787ns } { 0.000ns 1.070ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 07 15:17:49 2018 " "Info: Processing ended: Wed Nov 07 15:17:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
