// Seed: 2676824812
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    input logic id_4
    , id_5
);
  assign id_1 = 1;
  always @(posedge 1 or posedge 1) begin
    SystemTFIdentifier;
  end
  always @(posedge id_5[1], posedge 1) begin
    id_1 = 1;
    SystemTFIdentifier;
    if (~|id_3) begin
      id_1 = id_2;
    end
  end
endmodule
