/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 136 144)
	(text "registrador" (rect 5 0 69 15)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 111 28 124)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "in[0]" (rect 0 0 27 15)(font "Intel Clear" (font_size 8)))
		(text "in[0]" (rect 21 27 48 42)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "in[1]" (rect 0 0 27 15)(font "Intel Clear" (font_size 8)))
		(text "in[1]" (rect 21 43 48 58)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "in[2]" (rect 0 0 27 15)(font "Intel Clear" (font_size 8)))
		(text "in[2]" (rect 21 59 48 74)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "in[3]" (rect 0 0 27 15)(font "Intel Clear" (font_size 8)))
		(text "in[3]" (rect 21 75 48 90)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "clock" (rect 0 0 31 15)(font "Intel Clear" (font_size 8)))
		(text "clock" (rect 21 91 52 106)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 120 32)
		(output)
		(text "BIT[0]" (rect 0 0 35 15)(font "Intel Clear" (font_size 8)))
		(text "BIT[0]" (rect 64 27 99 42)(font "Intel Clear" (font_size 8)))
		(line (pt 120 32)(pt 104 32))
	)
	(port
		(pt 120 48)
		(output)
		(text "BIT[1]" (rect 0 0 35 15)(font "Intel Clear" (font_size 8)))
		(text "BIT[1]" (rect 64 43 99 58)(font "Intel Clear" (font_size 8)))
		(line (pt 120 48)(pt 104 48))
	)
	(port
		(pt 120 64)
		(output)
		(text "BIT[2]" (rect 0 0 35 15)(font "Intel Clear" (font_size 8)))
		(text "BIT[2]" (rect 64 59 99 74)(font "Intel Clear" (font_size 8)))
		(line (pt 120 64)(pt 104 64))
	)
	(port
		(pt 120 80)
		(output)
		(text "BIT[3]" (rect 0 0 35 15)(font "Intel Clear" (font_size 8)))
		(text "BIT[3]" (rect 64 75 99 90)(font "Intel Clear" (font_size 8)))
		(line (pt 120 80)(pt 104 80))
	)
	(drawing
		(rectangle (rect 16 16 104 112))
	)
)
