// Seed: 1322672020
module module_0 (
    output wire id_0,
    output tri  id_1,
    input  tri  id_2,
    input  wor  id_3,
    output tri0 id_4
);
  wire id_6;
  assign module_1.id_2 = 0;
  wire [-1 'b0 : 1] id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd47,
    parameter id_1 = 32'd24
) (
    input  wire _id_0,
    input  wor  _id_1,
    output tri  id_2,
    output wand id_3,
    input  tri1 id_4
);
  assign id_2 = id_1;
  assign id_2 = (id_4);
  wire [id_1 : id_0] id_6;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4,
      id_4,
      id_3
  );
endmodule
