Analysis & Synthesis report for processor_16bits
Wed Nov 29 10:00:46 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Source assignments for ram_memory:port_map_ram|altsyncram:mem_rtl_0|altsyncram_25v1:auto_generated
 13. Parameter Settings for Inferred Entity Instance: ram_memory:port_map_ram|altsyncram:mem_rtl_0
 14. altsyncram Parameter Settings by Entity Instance
 15. Port Connectivity Checks: "ula:port_map_ula|subtrator16bit:OP2|somador16bit:RESULTADO"
 16. Port Connectivity Checks: "ula:port_map_ula|somador16bit:OP1"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Nov 29 10:00:46 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; processor_16bits                            ;
; Top-level Entity Name           ; Trinity                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 48                                          ;
; Total pins                      ; 146                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 64                                          ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; Trinity            ; processor_16bits   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                         ;
+------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                     ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                        ; Library ;
+------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; unidade_controle.vhd                                 ; yes             ; User VHDL File                                        ; E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/unidade_controle.vhd                                 ;         ;
; ula.vhd                                              ; yes             ; User VHDL File                                        ; E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/ula.vhd                                              ;         ;
; Trinity.vhd                                          ; yes             ; User VHDL File                                        ; E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd                                          ;         ;
; subtrator16bit.vhd                                   ; yes             ; User VHDL File                                        ; E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/subtrator16bit.vhd                                   ;         ;
; somador16bit.vhd                                     ; yes             ; User VHDL File                                        ; E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/somador16bit.vhd                                     ;         ;
; somador.vhd                                          ; yes             ; User VHDL File                                        ; E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/somador.vhd                                          ;         ;
; rom_memory.vhd                                       ; yes             ; User VHDL File                                        ; E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/rom_memory.vhd                                       ;         ;
; ram_memory.vhd                                       ; yes             ; User VHDL File                                        ; E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/ram_memory.vhd                                       ;         ;
; PC.vhd                                               ; yes             ; User VHDL File                                        ; E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/PC.vhd                                               ;         ;
; multiplexador.vhd                                    ; yes             ; User VHDL File                                        ; E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/multiplexador.vhd                                    ;         ;
; divisao_instrucao.vhd                                ; yes             ; User VHDL File                                        ; E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/divisao_instrucao.vhd                                ;         ;
; BRANCH_HELPER.vhd                                    ; yes             ; User VHDL File                                        ; E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/BRANCH_HELPER.vhd                                    ;         ;
; bitExtensor4_16_2.vhd                                ; yes             ; User VHDL File                                        ; E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/bitExtensor4_16_2.vhd                                ;         ;
; bitExtensor4_16.vhd                                  ; yes             ; User VHDL File                                        ; E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/bitExtensor4_16.vhd                                  ;         ;
; bancoRegistradores.vhd                               ; yes             ; User VHDL File                                        ; E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/bancoRegistradores.vhd                               ;         ;
; and_gate.vhd                                         ; yes             ; User VHDL File                                        ; E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/and_gate.vhd                                         ;         ;
; altsyncram.tdf                                       ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                               ;         ;
; stratix_ram_block.inc                                ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                        ;         ;
; lpm_mux.inc                                          ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                  ;         ;
; lpm_decode.inc                                       ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                               ;         ;
; aglobal181.inc                                       ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                               ;         ;
; a_rdenreg.inc                                        ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                ;         ;
; altrom.inc                                           ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                   ;         ;
; altram.inc                                           ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                   ;         ;
; altdpram.inc                                         ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                 ;         ;
; db/altsyncram_25v1.tdf                               ; yes             ; Auto-Generated Megafunction                           ; E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/db/altsyncram_25v1.tdf                               ;         ;
; db/processor_16bits.ram0_ram_memory_1f6389dd.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/db/processor_16bits.ram0_ram_memory_1f6389dd.hdl.mif ;         ;
+------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 74          ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 128         ;
;     -- 7 input functions                    ; 2           ;
;     -- 6 input functions                    ; 16          ;
;     -- 5 input functions                    ; 30          ;
;     -- 4 input functions                    ; 14          ;
;     -- <=3 input functions                  ; 66          ;
;                                             ;             ;
; Dedicated logic registers                   ; 48          ;
;                                             ;             ;
; I/O pins                                    ; 146         ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 64          ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 64          ;
; Total fan-out                               ; 919         ;
; Average fan-out                             ; 1.90        ;
+---------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                  ; Entity Name        ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------+--------------------+--------------+
; |Trinity                                                ; 128 (0)             ; 48 (0)                    ; 64                ; 0          ; 146  ; 0            ; |Trinity                                                                             ; Trinity            ; work         ;
;    |PC:port_map_pc|                                     ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Trinity|PC:port_map_pc                                                              ; PC                 ; work         ;
;    |bancoRegistradores:port_map_banco_de_registradores| ; 36 (36)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Trinity|bancoRegistradores:port_map_banco_de_registradores                          ; bancoRegistradores ; work         ;
;    |multiplexador:port_map_mult1_2x1_br_ula|            ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Trinity|multiplexador:port_map_mult1_2x1_br_ula                                     ; multiplexador      ; work         ;
;    |ram_memory:port_map_ram|                            ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Trinity|ram_memory:port_map_ram                                                     ; ram_memory         ; work         ;
;       |altsyncram:mem_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Trinity|ram_memory:port_map_ram|altsyncram:mem_rtl_0                                ; altsyncram         ; work         ;
;          |altsyncram_25v1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Trinity|ram_memory:port_map_ram|altsyncram:mem_rtl_0|altsyncram_25v1:auto_generated ; altsyncram_25v1    ; work         ;
;    |rom_memory:port_map_rom|                            ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Trinity|rom_memory:port_map_rom                                                     ; rom_memory         ; work         ;
;    |somador:port_map_addr|                              ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Trinity|somador:port_map_addr                                                       ; somador            ; work         ;
;    |ula:port_map_ula|                                   ; 57 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Trinity|ula:port_map_ula                                                            ; ula                ; work         ;
;       |somador16bit:OP1|                                ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Trinity|ula:port_map_ula|somador16bit:OP1                                           ; somador16bit       ; work         ;
;       |subtrator16bit:OP2|                              ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Trinity|ula:port_map_ula|subtrator16bit:OP2                                         ; subtrator16bit     ; work         ;
;          |somador16bit:RESULTADO|                       ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Trinity|ula:port_map_ula|subtrator16bit:OP2|somador16bit:RESULTADO                  ; somador16bit       ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------+
; Name                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                  ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------+
; ram_memory:port_map_ram|altsyncram:mem_rtl_0|altsyncram_25v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256  ; db/processor_16bits.ram0_ram_memory_1f6389dd.hdl.mif ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                            ;
+----------------------------------------------------------------------+----------------------------------------+
; Register name                                                        ; Reason for Removal                     ;
+----------------------------------------------------------------------+----------------------------------------+
; bancoRegistradores:port_map_banco_de_registradores|registradores~85  ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~86  ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~87  ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~88  ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~89  ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~90  ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~91  ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~92  ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~93  ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~94  ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~95  ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~96  ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~97  ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~98  ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~99  ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~100 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~101 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~102 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~103 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~104 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~105 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~106 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~107 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~108 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~109 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~110 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~111 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~112 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~113 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~114 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~115 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~116 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~117 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~118 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~119 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~120 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~121 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~122 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~123 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~124 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~125 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~126 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~127 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~128 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~129 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~130 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~131 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~132 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~133 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~134 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~135 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~136 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~137 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~138 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~139 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~140 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~141 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~142 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~143 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~144 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~145 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~146 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~147 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~148 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~149 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~150 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~151 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~152 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~153 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~154 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~155 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~156 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~157 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~158 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~159 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~160 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~161 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~162 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~163 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~164 ; Lost fanout                            ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~53  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~69  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~54  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~70  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~55  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~71  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~56  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~72  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~57  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~73  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~58  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~74  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~59  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~75  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~60  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~76  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~61  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~77  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~62  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~78  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~63  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~79  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~64  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~80  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~65  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~81  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~66  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~82  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~67  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~83  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~68  ; Stuck at GND due to stuck port data_in ;
; bancoRegistradores:port_map_banco_de_registradores|registradores~84  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 112                              ;                                        ;
+----------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 48    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 32    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                   ;
+-------------------------------------+-----------------------------------+------+
; Register Name                       ; Megafunction                      ; Type ;
+-------------------------------------+-----------------------------------+------+
; ram_memory:port_map_ram|Sout[0..15] ; ram_memory:port_map_ram|mem_rtl_0 ; RAM  ;
+-------------------------------------+-----------------------------------+------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ram_memory:port_map_ram|altsyncram:mem_rtl_0|altsyncram_25v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_memory:port_map_ram|altsyncram:mem_rtl_0              ;
+------------------------------------+------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                ; Type           ;
+------------------------------------+------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                            ; Untyped        ;
; WIDTH_A                            ; 16                                                   ; Untyped        ;
; WIDTHAD_A                          ; 4                                                    ; Untyped        ;
; NUMWORDS_A                         ; 16                                                   ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped        ;
; WIDTH_B                            ; 16                                                   ; Untyped        ;
; WIDTHAD_B                          ; 4                                                    ; Untyped        ;
; NUMWORDS_B                         ; 16                                                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK0                                               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped        ;
; BYTE_SIZE                          ; 8                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped        ;
; INIT_FILE                          ; db/processor_16bits.ram0_ram_memory_1f6389dd.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                            ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_25v1                                      ; Untyped        ;
+------------------------------------+------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; ram_memory:port_map_ram|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 16                                           ;
;     -- NUMWORDS_A                         ; 16                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 16                                           ;
;     -- NUMWORDS_B                         ; 16                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ;
+-------------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ula:port_map_ula|subtrator16bit:OP2|somador16bit:RESULTADO" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "ula:port_map_ula|somador16bit:OP1" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 48                          ;
;     ENA               ; 32                          ;
;     plain             ; 16                          ;
; arriav_lcell_comb     ; 129                         ;
;     arith             ; 16                          ;
;         1 data inputs ; 16                          ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 111                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 17                          ;
;         3 data inputs ; 27                          ;
;         4 data inputs ; 14                          ;
;         5 data inputs ; 30                          ;
;         6 data inputs ; 16                          ;
; boundary_port         ; 146                         ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 6.09                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Nov 29 10:00:34 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processor_16bits -c processor_16bits
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file zero.vhd
    Info (12022): Found design unit 1: zero-main File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/zero.vhd Line: 11
    Info (12023): Found entity 1: zero File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/zero.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file unidade_controle.vhd
    Info (12022): Found design unit 1: unidade_controle-LOGIC File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/unidade_controle.vhd Line: 20
    Info (12023): Found entity 1: unidade_controle File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/unidade_controle.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ula.vhd
    Info (12022): Found design unit 1: Ula-Behavior File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/ula.vhd Line: 18
    Info (12023): Found entity 1: ula File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/ula.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file trinity.vhd
    Info (12022): Found design unit 1: Trinity-Behavioral File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 30
    Info (12023): Found entity 1: Trinity File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file subtrator16bit.vhd
    Info (12022): Found design unit 1: subtrator16bit-BEHAVIOR File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/subtrator16bit.vhd Line: 12
    Info (12023): Found entity 1: subtrator16bit File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/subtrator16bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file somador16bit.vhd
    Info (12022): Found design unit 1: somador16bit-BEHAVIOR File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/somador16bit.vhd Line: 13
    Info (12023): Found entity 1: somador16bit File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/somador16bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file somador.vhd
    Info (12022): Found design unit 1: somador-main File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/somador.vhd Line: 12
    Info (12023): Found entity 1: somador File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/somador.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rom_memory.vhd
    Info (12022): Found design unit 1: rom_memory-main File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/rom_memory.vhd Line: 14
    Info (12023): Found entity 1: rom_memory File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/rom_memory.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ram_memory.vhd
    Info (12022): Found design unit 1: ram_memory-Behavioral File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/ram_memory.vhd Line: 16
    Info (12023): Found entity 1: ram_memory File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/ram_memory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: PC-Behavioral File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/PC.vhd Line: 12
    Info (12023): Found entity 1: PC File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/PC.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file multiplicador.vhd
    Info (12022): Found design unit 1: multiplicador-main File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/multiplicador.vhd Line: 13
    Info (12023): Found entity 1: multiplicador File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/multiplicador.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file multiplexador.vhd
    Info (12022): Found design unit 1: multiplexador-Behavioral File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/multiplexador.vhd Line: 11
    Info (12023): Found entity 1: multiplexador File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/multiplexador.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file divisao_instrucao.vhd
    Info (12022): Found design unit 1: divisao_instrucao-behavior File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/divisao_instrucao.vhd Line: 15
    Info (12023): Found entity 1: divisao_instrucao File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/divisao_instrucao.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file branch_helper.vhd
    Info (12022): Found design unit 1: BRANCH_HELPER-BEHAVIOR File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/BRANCH_HELPER.vhd Line: 12
    Info (12023): Found entity 1: BRANCH_HELPER File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/BRANCH_HELPER.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bitextensor4_16_2.vhd
    Info (12022): Found design unit 1: bitExtensor4_16_2-Behavior File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/bitExtensor4_16_2.vhd Line: 12
    Info (12023): Found entity 1: bitExtensor4_16_2 File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/bitExtensor4_16_2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bitextensor4_16.vhd
    Info (12022): Found design unit 1: bitExtensor4_16-Behavior File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/bitExtensor4_16.vhd Line: 12
    Info (12023): Found entity 1: bitExtensor4_16 File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/bitExtensor4_16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bancoregistradores.vhd
    Info (12022): Found design unit 1: bancoRegistradores-main File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/bancoRegistradores.vhd Line: 18
    Info (12023): Found entity 1: bancoRegistradores File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/bancoRegistradores.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file and_gate.vhd
    Info (12022): Found design unit 1: and_gate-Behavioral File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/and_gate.vhd Line: 10
    Info (12023): Found entity 1: and_gate File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/and_gate.vhd Line: 4
Info (12127): Elaborating entity "Trinity" for the top level hierarchy
Info (12128): Elaborating entity "somador" for hierarchy "somador:port_map_addr" File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 212
Info (12128): Elaborating entity "PC" for hierarchy "PC:port_map_pc" File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 213
Info (12128): Elaborating entity "rom_memory" for hierarchy "rom_memory:port_map_rom" File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 214
Warning (10492): VHDL Process Statement warning at rom_memory.vhd(30): signal "rom_memory" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/rom_memory.vhd Line: 30
Warning (10492): VHDL Process Statement warning at rom_memory.vhd(30): signal "in_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/rom_memory.vhd Line: 30
Info (12128): Elaborating entity "divisao_instrucao" for hierarchy "divisao_instrucao:port_map_divisao_intrucao" File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 215
Info (12128): Elaborating entity "unidade_controle" for hierarchy "unidade_controle:port_map_unidade_de_controle" File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 216
Info (12128): Elaborating entity "bancoRegistradores" for hierarchy "bancoRegistradores:port_map_banco_de_registradores" File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 217
Warning (10492): VHDL Process Statement warning at bancoRegistradores.vhd(31): signal "registradores" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/bancoRegistradores.vhd Line: 31
Warning (10492): VHDL Process Statement warning at bancoRegistradores.vhd(32): signal "registradores" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/bancoRegistradores.vhd Line: 32
Warning (10492): VHDL Process Statement warning at bancoRegistradores.vhd(32): signal "addressReg3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/bancoRegistradores.vhd Line: 32
Info (12128): Elaborating entity "bitExtensor4_16" for hierarchy "bitExtensor4_16:port_map_extensor_sinal_4_16" File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 218
Info (12128): Elaborating entity "multiplexador" for hierarchy "multiplexador:port_map_mult1_2x1_br_ula" File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 219
Info (12128): Elaborating entity "ula" for hierarchy "ula:port_map_ula" File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 220
Warning (10631): VHDL Process Statement warning at ula.vhd(53): inferring latch(es) for signal or variable "s_zero", which holds its previous value in one or more paths through the process File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/ula.vhd Line: 53
Warning (10631): VHDL Process Statement warning at ula.vhd(53): inferring latch(es) for signal or variable "IN_BRANCH_HELPER", which holds its previous value in one or more paths through the process File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/ula.vhd Line: 53
Info (10041): Inferred latch for "IN_BRANCH_HELPER" at ula.vhd(53) File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/ula.vhd Line: 53
Info (10041): Inferred latch for "s_zero" at ula.vhd(53) File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/ula.vhd Line: 53
Info (12128): Elaborating entity "BRANCH_HELPER" for hierarchy "ula:port_map_ula|BRANCH_HELPER:BH" File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/ula.vhd Line: 49
Info (12128): Elaborating entity "somador16bit" for hierarchy "ula:port_map_ula|somador16bit:OP1" File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/ula.vhd Line: 50
Info (12128): Elaborating entity "subtrator16bit" for hierarchy "ula:port_map_ula|subtrator16bit:OP2" File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/ula.vhd Line: 51
Info (12128): Elaborating entity "ram_memory" for hierarchy "ram_memory:port_map_ram" File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 221
Info (12128): Elaborating entity "bitExtensor4_16_2" for hierarchy "bitExtensor4_16_2:port_map_extensor_sinal_4_16_2" File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 223
Info (12128): Elaborating entity "and_gate" for hierarchy "and_gate:port_map_porta_and" File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 224
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "bancoRegistradores:port_map_banco_de_registradores|registradores" is uninferred due to asynchronous read logic File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/bancoRegistradores.vhd Line: 21
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram_memory:port_map_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/processor_16bits.ram0_ram_memory_1f6389dd.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (12130): Elaborated megafunction instantiation "ram_memory:port_map_ram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "ram_memory:port_map_ram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/processor_16bits.ram0_ram_memory_1f6389dd.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_25v1.tdf
    Info (12023): Found entity 1: altsyncram_25v1 File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/db/altsyncram_25v1.tdf Line: 27
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "outRom[2]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 13
    Warning (13410): Pin "outRom[3]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 13
    Warning (13410): Pin "outRom[5]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 13
    Warning (13410): Pin "outRom[6]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 13
    Warning (13410): Pin "outRom[7]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 13
    Warning (13410): Pin "outRom[9]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 13
    Warning (13410): Pin "outRom[10]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 13
    Warning (13410): Pin "outRom[11]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 13
    Warning (13410): Pin "outRom[14]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 13
    Warning (13410): Pin "outRom[15]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 13
    Warning (13410): Pin "out_opcode[2]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 21
    Warning (13410): Pin "out_opcode[3]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 21
    Warning (13410): Pin "out_rs[1]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 22
    Warning (13410): Pin "out_rs[2]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 22
    Warning (13410): Pin "out_rs[3]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 22
    Warning (13410): Pin "out_rt[1]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 23
    Warning (13410): Pin "out_rt[2]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 23
    Warning (13410): Pin "out_rt[3]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 23
    Warning (13410): Pin "out_rd[2]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 24
    Warning (13410): Pin "out_rd[3]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 24
    Warning (13410): Pin "out_endereco[2]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 25
    Warning (13410): Pin "out_endereco[3]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 25
    Warning (13410): Pin "out_endereco[5]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 25
    Warning (13410): Pin "out_endereco[6]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 25
    Warning (13410): Pin "out_endereco[7]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 25
    Warning (13410): Pin "out_endereco[9]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 25
    Warning (13410): Pin "out_endereco[10]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 25
    Warning (13410): Pin "out_endereco[11]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 25
    Warning (13410): Pin "out_endereco[12]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 25
    Warning (13410): Pin "out_endereco[13]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 25
    Warning (13410): Pin "out_endereco[14]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 25
    Warning (13410): Pin "out_endereco[15]" is stuck at GND File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/Trinity.vhd Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (17049): 80 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "ram_memory:port_map_ram|altsyncram:mem_rtl_0|altsyncram_25v1:auto_generated|ALTSYNCRAM" File: E:/IntelFPGA_lite/18.1/AOC_VIcenteWilliamRafael_UFRR_2023-main/db/altsyncram_25v1.tdf Line: 37
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 318 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 145 output pins
    Info (21061): Implemented 156 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 4874 megabytes
    Info: Processing ended: Wed Nov 29 10:00:46 2023
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:18


