Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Dec 15 19:31:02 2020
| Host         : elitebook-manjaro-lgu running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file signal_generator_timing_summary_routed.rpt -pb signal_generator_timing_summary_routed.pb -rpx signal_generator_timing_summary_routed.rpx -warn_on_violation
| Design       : signal_generator
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: btn0 (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: btn1 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc/adc1/U0/EOC (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: clock_manager2/temp_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 123 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     38.818        0.000                      0                   97        0.170        0.000                      0                   97       16.667        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
clock_manager/inst/clk_12mhz  {0.000 41.666}     83.333          12.000          
  clk_24mhz_clk_wiz_0         {0.000 20.833}     41.666          24.000          
  clkfbout_clk_wiz_0          {0.000 41.666}     83.333          12.000          
sys_clk_pin                   {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_manager/inst/clk_12mhz                                                                                                                                                   16.667        0.000                       0                     1  
  clk_24mhz_clk_wiz_0              38.818        0.000                      0                    9        0.202        0.000                      0                    9       20.333        0.000                       0                     7  
  clkfbout_clk_wiz_0                                                                                                                                                           16.667        0.000                       0                     3  
sys_clk_pin                        78.400        0.000                      0                   88        0.170        0.000                      0                   88       41.160        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_manager/inst/clk_12mhz
  To Clock:  clock_manager/inst/clk_12mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_manager/inst/clk_12mhz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clock_manager/inst/clk_12mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_24mhz_clk_wiz_0
  To Clock:  clk_24mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       38.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.818ns  (required time - arrival time)
  Source:                 clock_manager2/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clock_manager2/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24mhz_clk_wiz_0 rise@41.667ns - clk_24mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.580ns (27.888%)  route 1.500ns (72.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 43.110 - 41.667 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.339ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.675ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.571     1.571    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           1.562     1.562    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  clock_manager2/counter_reg[2]/Q
                         net (fo=4, routed)           0.878     2.896    clock_manager2/counter[2]
    SLICE_X17Y46         LUT4 (Prop_lut4_I3_O)        0.124     3.020 r  clock_manager2/counter[3]_i_1/O
                         net (fo=4, routed)           0.622     3.642    clock_manager2/counter[3]_i_1_n_0
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    41.667 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.453    43.120    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    39.997 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    41.575    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    41.666 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           1.443    43.110    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[0]/C
                         clock pessimism              0.119    43.229    
                         clock uncertainty           -0.339    42.889    
    SLICE_X17Y46         FDRE (Setup_fdre_C_R)       -0.429    42.460    clock_manager2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         42.460    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                 38.818    

Slack (MET) :             38.818ns  (required time - arrival time)
  Source:                 clock_manager2/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clock_manager2/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24mhz_clk_wiz_0 rise@41.667ns - clk_24mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.580ns (27.888%)  route 1.500ns (72.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 43.110 - 41.667 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.339ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.675ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.571     1.571    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           1.562     1.562    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  clock_manager2/counter_reg[2]/Q
                         net (fo=4, routed)           0.878     2.896    clock_manager2/counter[2]
    SLICE_X17Y46         LUT4 (Prop_lut4_I3_O)        0.124     3.020 r  clock_manager2/counter[3]_i_1/O
                         net (fo=4, routed)           0.622     3.642    clock_manager2/counter[3]_i_1_n_0
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    41.667 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.453    43.120    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    39.997 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    41.575    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    41.666 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           1.443    43.110    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[1]/C
                         clock pessimism              0.119    43.229    
                         clock uncertainty           -0.339    42.889    
    SLICE_X17Y46         FDRE (Setup_fdre_C_R)       -0.429    42.460    clock_manager2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         42.460    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                 38.818    

Slack (MET) :             38.818ns  (required time - arrival time)
  Source:                 clock_manager2/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clock_manager2/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24mhz_clk_wiz_0 rise@41.667ns - clk_24mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.580ns (27.888%)  route 1.500ns (72.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 43.110 - 41.667 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.339ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.675ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.571     1.571    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           1.562     1.562    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  clock_manager2/counter_reg[2]/Q
                         net (fo=4, routed)           0.878     2.896    clock_manager2/counter[2]
    SLICE_X17Y46         LUT4 (Prop_lut4_I3_O)        0.124     3.020 r  clock_manager2/counter[3]_i_1/O
                         net (fo=4, routed)           0.622     3.642    clock_manager2/counter[3]_i_1_n_0
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    41.667 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.453    43.120    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    39.997 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    41.575    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    41.666 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           1.443    43.110    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[2]/C
                         clock pessimism              0.119    43.229    
                         clock uncertainty           -0.339    42.889    
    SLICE_X17Y46         FDRE (Setup_fdre_C_R)       -0.429    42.460    clock_manager2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         42.460    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                 38.818    

Slack (MET) :             38.818ns  (required time - arrival time)
  Source:                 clock_manager2/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clock_manager2/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24mhz_clk_wiz_0 rise@41.667ns - clk_24mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.580ns (27.888%)  route 1.500ns (72.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 43.110 - 41.667 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.339ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.675ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.571     1.571    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           1.562     1.562    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  clock_manager2/counter_reg[2]/Q
                         net (fo=4, routed)           0.878     2.896    clock_manager2/counter[2]
    SLICE_X17Y46         LUT4 (Prop_lut4_I3_O)        0.124     3.020 r  clock_manager2/counter[3]_i_1/O
                         net (fo=4, routed)           0.622     3.642    clock_manager2/counter[3]_i_1_n_0
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    41.667 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.453    43.120    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    39.997 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    41.575    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    41.666 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           1.443    43.110    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[3]/C
                         clock pessimism              0.119    43.229    
                         clock uncertainty           -0.339    42.889    
    SLICE_X17Y46         FDRE (Setup_fdre_C_R)       -0.429    42.460    clock_manager2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         42.460    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                 38.818    

Slack (MET) :             39.569ns  (required time - arrival time)
  Source:                 clock_manager2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clock_manager2/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24mhz_clk_wiz_0 rise@41.667ns - clk_24mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.718ns (40.127%)  route 1.071ns (59.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 43.110 - 41.667 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.339ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.675ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.571     1.571    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           1.562     1.562    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.419     1.981 r  clock_manager2/counter_reg[1]/Q
                         net (fo=5, routed)           1.071     3.053    clock_manager2/counter[1]
    SLICE_X17Y46         LUT3 (Prop_lut3_I1_O)        0.299     3.352 r  clock_manager2/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.352    clock_manager2/counter[2]_i_1_n_0
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    41.667 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.453    43.120    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    39.997 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    41.575    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    41.666 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           1.443    43.110    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[2]/C
                         clock pessimism              0.119    43.229    
                         clock uncertainty           -0.339    42.889    
    SLICE_X17Y46         FDRE (Setup_fdre_C_D)        0.031    42.920    clock_manager2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         42.920    
                         arrival time                          -3.352    
  -------------------------------------------------------------------
                         slack                                 39.569    

Slack (MET) :             39.584ns  (required time - arrival time)
  Source:                 clock_manager2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clock_manager2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24mhz_clk_wiz_0 rise@41.667ns - clk_24mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.746ns (41.027%)  route 1.072ns (58.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 43.110 - 41.667 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.339ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.675ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.571     1.571    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           1.562     1.562    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.419     1.981 r  clock_manager2/counter_reg[1]/Q
                         net (fo=5, routed)           1.072     3.054    clock_manager2/counter[1]
    SLICE_X17Y46         LUT2 (Prop_lut2_I1_O)        0.327     3.381 r  clock_manager2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.381    clock_manager2/counter[1]_i_1_n_0
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    41.667 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.453    43.120    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    39.997 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    41.575    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    41.666 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           1.443    43.110    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[1]/C
                         clock pessimism              0.119    43.229    
                         clock uncertainty           -0.339    42.889    
    SLICE_X17Y46         FDRE (Setup_fdre_C_D)        0.075    42.964    clock_manager2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         42.964    
                         arrival time                          -3.381    
  -------------------------------------------------------------------
                         slack                                 39.584    

Slack (MET) :             39.585ns  (required time - arrival time)
  Source:                 clock_manager2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clock_manager2/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24mhz_clk_wiz_0 rise@41.667ns - clk_24mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.746ns (41.049%)  route 1.071ns (58.951%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 43.110 - 41.667 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.339ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.675ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.571     1.571    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           1.562     1.562    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.419     1.981 r  clock_manager2/counter_reg[1]/Q
                         net (fo=5, routed)           1.071     3.053    clock_manager2/counter[1]
    SLICE_X17Y46         LUT4 (Prop_lut4_I0_O)        0.327     3.380 r  clock_manager2/counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.380    clock_manager2/counter[3]_i_2_n_0
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    41.667 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.453    43.120    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    39.997 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    41.575    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    41.666 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           1.443    43.110    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[3]/C
                         clock pessimism              0.119    43.229    
                         clock uncertainty           -0.339    42.889    
    SLICE_X17Y46         FDRE (Setup_fdre_C_D)        0.075    42.964    clock_manager2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         42.964    
                         arrival time                          -3.380    
  -------------------------------------------------------------------
                         slack                                 39.585    

Slack (MET) :             39.726ns  (required time - arrival time)
  Source:                 clock_manager2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clock_manager2/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24mhz_clk_wiz_0 rise@41.667ns - clk_24mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.718ns (44.663%)  route 0.890ns (55.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 43.110 - 41.667 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.339ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.675ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.571     1.571    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           1.562     1.562    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.419     1.981 r  clock_manager2/counter_reg[1]/Q
                         net (fo=5, routed)           0.890     2.871    clock_manager2/counter[1]
    SLICE_X16Y46         LUT5 (Prop_lut5_I2_O)        0.299     3.170 r  clock_manager2/temp_i_1/O
                         net (fo=1, routed)           0.000     3.170    clock_manager2/temp_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  clock_manager2/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    41.667 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.453    43.120    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    39.997 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    41.575    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    41.666 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           1.443    43.110    clock_manager2/clk_24mhz
    SLICE_X16Y46         FDRE                                         r  clock_manager2/temp_reg/C
                         clock pessimism              0.097    43.207    
                         clock uncertainty           -0.339    42.867    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.029    42.896    clock_manager2/temp_reg
  -------------------------------------------------------------------
                         required time                         42.896    
                         arrival time                          -3.170    
  -------------------------------------------------------------------
                         slack                                 39.726    

Slack (MET) :             39.939ns  (required time - arrival time)
  Source:                 clock_manager2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clock_manager2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24mhz_clk_wiz_0 rise@41.667ns - clk_24mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.580ns (40.919%)  route 0.837ns (59.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 43.110 - 41.667 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.339ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.675ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.571     1.571    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           1.562     1.562    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     2.018 f  clock_manager2/counter_reg[0]/Q
                         net (fo=6, routed)           0.837     2.856    clock_manager2/counter[0]
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.980 r  clock_manager2/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.980    clock_manager2/counter[0]_i_1_n_0
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    41.667 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.453    43.120    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    39.997 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    41.575    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    41.666 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           1.443    43.110    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[0]/C
                         clock pessimism              0.119    43.229    
                         clock uncertainty           -0.339    42.889    
    SLICE_X17Y46         FDRE (Setup_fdre_C_D)        0.029    42.918    clock_manager2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         42.918    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                 39.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 clock_manager2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clock_manager2/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24mhz_clk_wiz_0 rise@0.000ns - clk_24mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.547     0.547    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           0.560     0.560    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  clock_manager2/counter_reg[0]/Q
                         net (fo=6, routed)           0.120     0.821    clock_manager2/counter[0]
    SLICE_X16Y46         LUT5 (Prop_lut5_I0_O)        0.045     0.866 r  clock_manager2/temp_i_1/O
                         net (fo=1, routed)           0.000     0.866    clock_manager2/temp_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  clock_manager2/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.815     0.815    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           0.831     0.831    clock_manager2/clk_24mhz
    SLICE_X16Y46         FDRE                                         r  clock_manager2/temp_reg/C
                         clock pessimism             -0.258     0.573    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.091     0.664    clock_manager2/temp_reg
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clock_manager2/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clock_manager2/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24mhz_clk_wiz_0 rise@0.000ns - clk_24mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.190ns (53.376%)  route 0.166ns (46.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.547     0.547    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           0.560     0.560    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  clock_manager2/counter_reg[2]/Q
                         net (fo=4, routed)           0.166     0.867    clock_manager2/counter[2]
    SLICE_X17Y46         LUT4 (Prop_lut4_I2_O)        0.049     0.916 r  clock_manager2/counter[3]_i_2/O
                         net (fo=1, routed)           0.000     0.916    clock_manager2/counter[3]_i_2_n_0
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.815     0.815    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           0.831     0.831    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[3]/C
                         clock pessimism             -0.271     0.560    
    SLICE_X17Y46         FDRE (Hold_fdre_C_D)         0.107     0.667    clock_manager2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 clock_manager2/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clock_manager2/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24mhz_clk_wiz_0 rise@0.000ns - clk_24mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.846%)  route 0.166ns (47.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.547     0.547    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           0.560     0.560    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  clock_manager2/counter_reg[2]/Q
                         net (fo=4, routed)           0.166     0.867    clock_manager2/counter[2]
    SLICE_X17Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.912 r  clock_manager2/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.912    clock_manager2/counter[2]_i_1_n_0
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.815     0.815    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           0.831     0.831    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[2]/C
                         clock pessimism             -0.271     0.560    
    SLICE_X17Y46         FDRE (Hold_fdre_C_D)         0.092     0.652    clock_manager2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 clock_manager2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clock_manager2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24mhz_clk_wiz_0 rise@0.000ns - clk_24mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.185ns (37.646%)  route 0.306ns (62.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.547     0.547    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           0.560     0.560    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  clock_manager2/counter_reg[0]/Q
                         net (fo=6, routed)           0.306     1.007    clock_manager2/counter[0]
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.044     1.051 r  clock_manager2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.051    clock_manager2/counter[1]_i_1_n_0
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.815     0.815    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           0.831     0.831    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[1]/C
                         clock pessimism             -0.271     0.560    
    SLICE_X17Y46         FDRE (Hold_fdre_C_D)         0.107     0.667    clock_manager2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 clock_manager2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clock_manager2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24mhz_clk_wiz_0 rise@0.000ns - clk_24mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.773%)  route 0.306ns (62.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.547     0.547    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           0.560     0.560    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  clock_manager2/counter_reg[0]/Q
                         net (fo=6, routed)           0.306     1.007    clock_manager2/counter[0]
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.052 r  clock_manager2/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.052    clock_manager2/counter[0]_i_1_n_0
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.815     0.815    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           0.831     0.831    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[0]/C
                         clock pessimism             -0.271     0.560    
    SLICE_X17Y46         FDRE (Hold_fdre_C_D)         0.091     0.651    clock_manager2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 clock_manager2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clock_manager2/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24mhz_clk_wiz_0 rise@0.000ns - clk_24mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.839%)  route 0.398ns (68.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.547     0.547    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           0.560     0.560    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  clock_manager2/counter_reg[0]/Q
                         net (fo=6, routed)           0.167     0.868    clock_manager2/counter[0]
    SLICE_X17Y46         LUT4 (Prop_lut4_I2_O)        0.045     0.913 r  clock_manager2/counter[3]_i_1/O
                         net (fo=4, routed)           0.231     1.144    clock_manager2/counter[3]_i_1_n_0
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.815     0.815    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           0.831     0.831    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[0]/C
                         clock pessimism             -0.271     0.560    
    SLICE_X17Y46         FDRE (Hold_fdre_C_R)        -0.018     0.542    clock_manager2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 clock_manager2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clock_manager2/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24mhz_clk_wiz_0 rise@0.000ns - clk_24mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.839%)  route 0.398ns (68.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.547     0.547    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           0.560     0.560    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  clock_manager2/counter_reg[0]/Q
                         net (fo=6, routed)           0.167     0.868    clock_manager2/counter[0]
    SLICE_X17Y46         LUT4 (Prop_lut4_I2_O)        0.045     0.913 r  clock_manager2/counter[3]_i_1/O
                         net (fo=4, routed)           0.231     1.144    clock_manager2/counter[3]_i_1_n_0
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.815     0.815    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           0.831     0.831    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[1]/C
                         clock pessimism             -0.271     0.560    
    SLICE_X17Y46         FDRE (Hold_fdre_C_R)        -0.018     0.542    clock_manager2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 clock_manager2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clock_manager2/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24mhz_clk_wiz_0 rise@0.000ns - clk_24mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.839%)  route 0.398ns (68.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.547     0.547    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           0.560     0.560    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  clock_manager2/counter_reg[0]/Q
                         net (fo=6, routed)           0.167     0.868    clock_manager2/counter[0]
    SLICE_X17Y46         LUT4 (Prop_lut4_I2_O)        0.045     0.913 r  clock_manager2/counter[3]_i_1/O
                         net (fo=4, routed)           0.231     1.144    clock_manager2/counter[3]_i_1_n_0
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.815     0.815    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           0.831     0.831    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[2]/C
                         clock pessimism             -0.271     0.560    
    SLICE_X17Y46         FDRE (Hold_fdre_C_R)        -0.018     0.542    clock_manager2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 clock_manager2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clock_manager2/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_24mhz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24mhz_clk_wiz_0 rise@0.000ns - clk_24mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.839%)  route 0.398ns (68.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.547     0.547    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           0.560     0.560    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  clock_manager2/counter_reg[0]/Q
                         net (fo=6, routed)           0.167     0.868    clock_manager2/counter[0]
    SLICE_X17Y46         LUT4 (Prop_lut4_I2_O)        0.045     0.913 r  clock_manager2/counter[3]_i_1/O
                         net (fo=4, routed)           0.231     1.144    clock_manager2/counter[3]_i_1_n_0
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_24mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.815     0.815    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    clock_manager/inst/clk_24mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_manager/inst/clkout1_buf/O
                         net (fo=5, routed)           0.831     0.831    clock_manager2/clk_24mhz
    SLICE_X17Y46         FDRE                                         r  clock_manager2/counter_reg[3]/C
                         clock pessimism             -0.271     0.560    
    SLICE_X17Y46         FDRE (Hold_fdre_C_R)        -0.018     0.542    clock_manager2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.602    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_24mhz_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clock_manager/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y4    clock_manager/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X17Y46     clock_manager2/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X17Y46     clock_manager2/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X17Y46     clock_manager2/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X17Y46     clock_manager2/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X16Y46     clock_manager2/temp_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.694    MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X17Y46     clock_manager2/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X17Y46     clock_manager2/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X17Y46     clock_manager2/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X17Y46     clock_manager2/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X16Y46     clock_manager2/temp_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X17Y46     clock_manager2/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X17Y46     clock_manager2/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X17Y46     clock_manager2/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X17Y46     clock_manager2/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X16Y46     clock_manager2/temp_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X17Y46     clock_manager2/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X17Y46     clock_manager2/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X17Y46     clock_manager2/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X17Y46     clock_manager2/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X17Y46     clock_manager2/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X17Y46     clock_manager2/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X17Y46     clock_manager2/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X17Y46     clock_manager2/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X16Y46     clock_manager2/temp_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X16Y46     clock_manager2/temp_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clock_manager/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y5    clock_manager/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.400ns  (required time - arrival time)
  Source:                 button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 2.345ns (47.873%)  route 2.553ns (52.127%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 88.178 - 83.330 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.618     5.145    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y93          FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=1, routed)           0.745     6.345    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.019 r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.019    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.133 r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.133    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.247    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.361    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.475    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.804 f  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.861     8.665    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/s[23]
    SLICE_X1Y98          LUT6 (Prop_lut6_I4_O)        0.306     8.971 r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_i_3/O
                         net (fo=1, routed)           0.948     9.919    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_i_3_n_0
    SLICE_X1Y94          LUT5 (Prop_lut5_I1_O)        0.124    10.043 r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000    10.043    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i
    SLICE_X1Y94          FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    83.330    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.501    88.178    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X1Y94          FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.271    88.450    
                         clock uncertainty           -0.035    88.414    
    SLICE_X1Y94          FDRE (Setup_fdre_C_D)        0.029    88.443    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                         88.443    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                 78.400    

Slack (MET) :             78.676ns  (required time - arrival time)
  Source:                 button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 2.293ns (49.603%)  route 2.330ns (50.397%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 88.178 - 83.330 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.618     5.145    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y93          FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=1, routed)           0.541     6.203    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.860 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.860    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.977 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.977    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.094 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.094    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.211 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.211    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.548 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.848     8.396    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/s[17]
    SLICE_X3Y97          LUT6 (Prop_lut6_I5_O)        0.306     8.702 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_i_4/O
                         net (fo=1, routed)           0.941     9.643    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_i_4_n_0
    SLICE_X3Y94          LUT5 (Prop_lut5_I2_O)        0.124     9.767 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     9.767    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i
    SLICE_X3Y94          FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    83.330    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.501    88.178    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X3Y94          FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.271    88.450    
                         clock uncertainty           -0.035    88.414    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.029    88.443    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                         88.443    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                 78.676    

Slack (MET) :             79.464ns  (required time - arrival time)
  Source:                 adc/adc1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 1.356ns (42.769%)  route 1.815ns (57.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 88.137 - 83.330 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.526     5.053    adc/adc1/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.257 r  adc/adc1/U0/DRDY
                         net (fo=4, routed)           1.189     7.446    adc/drdy_out
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.152     7.598 r  adc/adc_fifo1_i_1/O
                         net (fo=2, routed)           0.625     8.223    adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB18_X0Y31         RAMB18E1                                     r  adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    83.330    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.459    88.137    adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.257    88.394    
                         clock uncertainty           -0.035    88.359    
    RAMB18_X0Y31         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.672    87.687    adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.687    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                 79.464    

Slack (MET) :             79.619ns  (required time - arrival time)
  Source:                 adc/adc1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 1.356ns (44.697%)  route 1.678ns (55.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 88.135 - 83.330 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.526     5.053    adc/adc1/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.257 r  adc/adc1/U0/DRDY
                         net (fo=4, routed)           1.191     7.448    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.152     7.600 r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_gate_7_LOPT_REMAP/O
                         net (fo=1, routed)           0.486     8.086    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_6
    RAMB18_X0Y30         RAMB18E1                                     r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    83.330    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.457    88.135    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.257    88.392    
                         clock uncertainty           -0.035    88.357    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.651    87.706    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.706    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                 79.619    

Slack (MET) :             79.839ns  (required time - arrival time)
  Source:                 adc/adc1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 1.328ns (43.920%)  route 1.696ns (56.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 88.137 - 83.330 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.526     5.053    adc/adc1/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.257 r  adc/adc1/U0/DRDY
                         net (fo=4, routed)           1.189     7.446    adc/drdy_out
    SLICE_X11Y76         LUT2 (Prop_lut2_I1_O)        0.124     7.570 r  adc/adc_fifo2_i_1/O
                         net (fo=2, routed)           0.506     8.076    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB18_X0Y30         RAMB18E1                                     r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    83.330    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.459    88.137    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.257    88.394    
                         clock uncertainty           -0.035    88.359    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    87.916    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.916    
                         arrival time                          -8.076    
  -------------------------------------------------------------------
                         slack                                 79.839    

Slack (MET) :             79.849ns  (required time - arrival time)
  Source:                 adc/adc1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 1.328ns (44.098%)  route 1.683ns (55.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 88.135 - 83.330 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.526     5.053    adc/adc1/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.257 r  adc/adc1/U0/DRDY
                         net (fo=4, routed)           1.191     7.448    adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124     7.572 r  adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_gate_4_LOPT_REMAP/O
                         net (fo=1, routed)           0.492     8.064    adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_4
    RAMB18_X0Y31         RAMB18E1                                     r  adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    83.330    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.457    88.135    adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y31         RAMB18E1                                     r  adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.257    88.392    
                         clock uncertainty           -0.035    88.357    
    RAMB18_X0Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    87.914    adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.914    
                         arrival time                          -8.064    
  -------------------------------------------------------------------
                         slack                                 79.849    

Slack (MET) :             80.039ns  (required time - arrival time)
  Source:                 adc/adc1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 1.214ns (47.979%)  route 1.316ns (52.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 88.137 - 83.330 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.526     5.053    adc/adc1/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      1.214     6.267 r  adc/adc1/U0/DO[5]
                         net (fo=2, routed)           1.316     7.583    adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB18_X0Y31         RAMB18E1                                     r  adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    83.330    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.459    88.137    adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.257    88.394    
                         clock uncertainty           -0.035    88.359    
    RAMB18_X0Y31         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[1])
                                                     -0.737    87.622    adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.622    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                 80.039    

Slack (MET) :             80.089ns  (required time - arrival time)
  Source:                 adc/adc1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc/adc1/U0/DEN
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 1.527ns (64.760%)  route 0.831ns (35.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 88.089 - 83.330 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.526     5.053    adc/adc1/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    1.527     6.580 r  adc/adc1/U0/EOC
                         net (fo=2, routed)           0.831     7.411    adc/adc1/den_in
    XADC_X0Y0            XADC                                         r  adc/adc1/U0/DEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    83.330    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.412    88.089    adc/adc1/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc1/U0/DCLK
                         clock pessimism              0.293    88.383    
                         clock uncertainty           -0.035    88.347    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DEN)
                                                     -0.848    87.499    adc/adc1/U0
  -------------------------------------------------------------------
                         required time                         87.499    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                 80.089    

Slack (MET) :             80.129ns  (required time - arrival time)
  Source:                 adc/adc1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 1.214ns (49.744%)  route 1.226ns (50.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 88.137 - 83.330 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.526     5.053    adc/adc1/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.267 r  adc/adc1/U0/DO[10]
                         net (fo=2, routed)           1.226     7.493    adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y31         RAMB18E1                                     r  adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    83.330    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.459    88.137    adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.257    88.394    
                         clock uncertainty           -0.035    88.359    
    RAMB18_X0Y31         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.737    87.622    adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.622    
                         arrival time                          -7.493    
  -------------------------------------------------------------------
                         slack                                 80.129    

Slack (MET) :             80.136ns  (required time - arrival time)
  Source:                 adc/adc1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_cooolgate_en_gate_6_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 1.328ns (43.569%)  route 1.720ns (56.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 88.095 - 83.330 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.526     5.053    adc/adc1/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.257 r  adc/adc1/U0/DRDY
                         net (fo=4, routed)           1.189     7.446    adc/drdy_out
    SLICE_X11Y76         LUT2 (Prop_lut2_I1_O)        0.124     7.570 r  adc/adc_fifo2_i_1/O
                         net (fo=2, routed)           0.531     8.101    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    SLICE_X11Y76         FDCE                                         r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_cooolgate_en_gate_6_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    83.330    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.418    88.095    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    SLICE_X11Y76         FDCE                                         r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_cooolgate_en_gate_6_cooolDelFlop/C
                         clock pessimism              0.257    88.353    
                         clock uncertainty           -0.035    88.317    
    SLICE_X11Y76         FDCE (Setup_fdce_C_D)       -0.081    88.236    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_cooolgate_en_gate_6_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         88.236    
                         arrival time                          -8.101    
  -------------------------------------------------------------------
                         slack                                 80.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 adc/adc1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.256ns (46.985%)  route 0.289ns (53.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.545     1.435    adc/adc1/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      0.256     1.691 r  adc/adc1/U0/DO[8]
                         net (fo=2, routed)           0.289     1.980    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB18_X0Y30         RAMB18E1                                     r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.857     1.991    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.478     1.513    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.296     1.809    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 adc/adc1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.256ns (46.980%)  route 0.289ns (53.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.545     1.435    adc/adc1/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      0.256     1.691 r  adc/adc1/U0/DO[9]
                         net (fo=2, routed)           0.289     1.980    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X0Y30         RAMB18E1                                     r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.857     1.991    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.478     1.513    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.296     1.809    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 adc/adc1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.256ns (42.631%)  route 0.344ns (57.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.545     1.435    adc/adc1/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      0.256     1.691 r  adc/adc1/U0/DO[7]
                         net (fo=2, routed)           0.344     2.035    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[3]
    RAMB18_X0Y30         RAMB18E1                                     r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.857     1.991    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.478     1.513    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.296     1.809    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 adc/adc1/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.256ns (41.906%)  route 0.355ns (58.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.545     1.435    adc/adc1/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc1/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      0.256     1.691 r  adc/adc1/U0/DO[14]
                         net (fo=2, routed)           0.355     2.046    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[10]
    RAMB18_X0Y30         RAMB18E1                                     r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.857     1.991    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.478     1.513    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     1.809    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.589     1.479    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y95          FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=1, routed)           0.114     1.757    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[10]
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=2, routed)           0.000     1.867    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[10]
    SLICE_X2Y95          FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.859     1.994    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y95          FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.130     1.609    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.589     1.479    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y96          FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/Q
                         net (fo=1, routed)           0.114     1.757    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[14]
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=2, routed)           0.000     1.867    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[14]
    SLICE_X2Y96          FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.859     1.994    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y96          FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.130     1.609    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.590     1.480    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y97          FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     1.644 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/Q
                         net (fo=1, routed)           0.114     1.758    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[18]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[2]
                         net (fo=2, routed)           0.000     1.868    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[18]
    SLICE_X2Y97          FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.860     1.995    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y97          FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
                         clock pessimism             -0.515     1.480    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.130     1.610    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.590     1.480    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y98          FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.644 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/Q
                         net (fo=1, routed)           0.114     1.758    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[22]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[2]
                         net (fo=2, routed)           0.000     1.868    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[22]
    SLICE_X2Y98          FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.860     1.995    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y98          FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                         clock pessimism             -0.515     1.480    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.130     1.610    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.589     1.479    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y93          FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=1, routed)           0.114     1.757    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[2]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=2, routed)           0.000     1.867    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[2]
    SLICE_X2Y93          FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.859     1.994    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y93          FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.130     1.609    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.589     1.479    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y94          FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=1, routed)           0.114     1.757    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=2, routed)           0.000     1.867    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
    SLICE_X2Y94          FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.859     1.994    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y94          FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.130     1.609    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { i_clk_12mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         83.330      79.330     XADC_X0Y0      adc/adc1/U0/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB18_X0Y31   adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X0Y31   adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB18_X0Y30   adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X0Y30   adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1  i_clk_12mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         83.330      82.330     SLICE_X11Y76   adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_cooolgate_en_gate_6_cooolDelFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X3Y94    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X2Y95    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X2Y95    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.670      41.170     SLICE_X11Y76   adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_cooolgate_en_gate_6_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X3Y94    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X2Y95    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X2Y95    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X2Y95    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X2Y96    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X2Y96    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X2Y96    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X2Y96    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.670      41.170     SLICE_X11Y76   adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_cooolgate_en_gate_3_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X11Y76   adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_cooolgate_en_gate_6_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X3Y94    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X2Y95    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X2Y95    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X2Y95    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X2Y96    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X2Y96    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X2Y96    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X2Y96    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X2Y97    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C



