
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 3.15

==========================================================================
cts final report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 1.85 fmax = 541.56

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.34 source latency shift_reg[1]$_DFFE_PN0P_/CLK ^
  -0.34 target latency shift_reg[2]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[1]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input4/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.00    0.04    0.45    0.65 ^ input4/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net3 (net)
                  0.04    0.00    0.65 ^ place17/A (sky130_fd_sc_hd__buf_4)
    28    0.15    0.40    0.36    1.01 ^ place17/X (sky130_fd_sc_hd__buf_4)
                                         net16 (net)
                  0.40    0.00    1.01 ^ state[1]$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.01   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    15    0.05    0.15    0.22    0.34 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.15    0.00    0.34 ^ state[1]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.34   clock reconvergence pessimism
                          0.45    0.78   library removal time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)


Startpoint: serial_in (input port clocked by core_clock)
Endpoint: shift_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ serial_in (in)
                                         serial_in (net)
                  0.00    0.00    0.20 ^ input5/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.00    0.06    0.46    0.66 ^ input5/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net4 (net)
                  0.06    0.00    0.66 ^ _113_/A1 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.05    0.13    0.79 ^ _113_/X (sky130_fd_sc_hd__a22o_1)
                                         _028_ (net)
                  0.05    0.00    0.79 ^ shift_reg[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    14    0.05    0.15    0.21    0.34 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.15    0.00    0.34 ^ shift_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFF_PN1_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input4/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.00    0.04    0.45    0.65 ^ input4/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net3 (net)
                  0.04    0.00    0.65 ^ place17/A (sky130_fd_sc_hd__buf_4)
    28    0.15    0.40    0.36    1.01 ^ place17/X (sky130_fd_sc_hd__buf_4)
                                         net16 (net)
                  0.40    0.00    1.01 ^ state[0]$_DFF_PN1_/SET_B (sky130_fd_sc_hd__dfstp_2)
                                  1.01   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    15    0.05    0.15    0.22    5.34 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.15    0.00    5.34 ^ state[0]$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.00    5.34   clock reconvergence pessimism
                          0.13    5.47   library recovery time
                                  5.47   data required time
-----------------------------------------------------------------------------
                                  5.47   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  4.46   slack (MET)


Startpoint: clk_div_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    14    0.05    0.15    0.21    0.34 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.15    0.00    0.34 ^ clk_div_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.01    0.10    0.40    0.74 ^ clk_div_counter[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         clk_div_counter[0] (net)
                  0.10    0.00    0.74 ^ _075_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.04    0.06    0.80 v _075_/Y (sky130_fd_sc_hd__inv_1)
                                         _005_ (net)
                  0.04    0.00    0.80 v _122_/A (sky130_fd_sc_hd__ha_1)
     3    0.01    0.07    0.22    1.02 v _122_/COUT (sky130_fd_sc_hd__ha_1)
                                         _007_ (net)
                  0.07    0.00    1.02 v _077_/C (sky130_fd_sc_hd__and4b_1)
    12    0.04    0.18    0.32    1.34 v _077_/X (sky130_fd_sc_hd__and4b_1)
                                         _049_ (net)
                  0.18    0.00    1.34 v _080_/A (sky130_fd_sc_hd__nor2b_1)
    10    0.03    0.60    0.53    1.88 ^ _080_/Y (sky130_fd_sc_hd__nor2b_1)
                                         _052_ (net)
                  0.60    0.00    1.88 ^ _082_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.26    2.14 ^ _082_/X (sky130_fd_sc_hd__mux2_2)
                                         _011_ (net)
                  0.05    0.00    2.14 ^ bit_counter[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.14   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    14    0.05    0.15    0.21    5.34 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.15    0.00    5.34 ^ bit_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.34   clock reconvergence pessimism
                         -0.05    5.29   library setup time
                                  5.29   data required time
-----------------------------------------------------------------------------
                                  5.29   data required time
                                 -2.14   data arrival time
-----------------------------------------------------------------------------
                                  3.15   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFF_PN1_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input4/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.00    0.04    0.45    0.65 ^ input4/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net3 (net)
                  0.04    0.00    0.65 ^ place17/A (sky130_fd_sc_hd__buf_4)
    28    0.15    0.40    0.36    1.01 ^ place17/X (sky130_fd_sc_hd__buf_4)
                                         net16 (net)
                  0.40    0.00    1.01 ^ state[0]$_DFF_PN1_/SET_B (sky130_fd_sc_hd__dfstp_2)
                                  1.01   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    15    0.05    0.15    0.22    5.34 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.15    0.00    5.34 ^ state[0]$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.00    5.34   clock reconvergence pessimism
                          0.13    5.47   library recovery time
                                  5.47   data required time
-----------------------------------------------------------------------------
                                  5.47   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  4.46   slack (MET)


Startpoint: clk_div_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    14    0.05    0.15    0.21    0.34 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.15    0.00    0.34 ^ clk_div_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.01    0.10    0.40    0.74 ^ clk_div_counter[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         clk_div_counter[0] (net)
                  0.10    0.00    0.74 ^ _075_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.04    0.06    0.80 v _075_/Y (sky130_fd_sc_hd__inv_1)
                                         _005_ (net)
                  0.04    0.00    0.80 v _122_/A (sky130_fd_sc_hd__ha_1)
     3    0.01    0.07    0.22    1.02 v _122_/COUT (sky130_fd_sc_hd__ha_1)
                                         _007_ (net)
                  0.07    0.00    1.02 v _077_/C (sky130_fd_sc_hd__and4b_1)
    12    0.04    0.18    0.32    1.34 v _077_/X (sky130_fd_sc_hd__and4b_1)
                                         _049_ (net)
                  0.18    0.00    1.34 v _080_/A (sky130_fd_sc_hd__nor2b_1)
    10    0.03    0.60    0.53    1.88 ^ _080_/Y (sky130_fd_sc_hd__nor2b_1)
                                         _052_ (net)
                  0.60    0.00    1.88 ^ _082_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.26    2.14 ^ _082_/X (sky130_fd_sc_hd__mux2_2)
                                         _011_ (net)
                  0.05    0.00    2.14 ^ bit_counter[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.14   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    14    0.05    0.15    0.21    5.34 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.15    0.00    5.34 ^ bit_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.34   clock reconvergence pessimism
                         -0.05    5.29   library setup time
                                  5.29   data required time
-----------------------------------------------------------------------------
                                  5.29   data required time
                                 -2.14   data arrival time
-----------------------------------------------------------------------------
                                  3.15   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.8941319584846497

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.49691903591156

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5973

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.04653272032737732

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.05036399886012077

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9239

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: clk_div_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.21    0.34 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.34 ^ clk_div_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.40    0.74 ^ clk_div_counter[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.06    0.80 v _075_/Y (sky130_fd_sc_hd__inv_1)
   0.22    1.02 v _122_/COUT (sky130_fd_sc_hd__ha_1)
   0.32    1.34 v _077_/X (sky130_fd_sc_hd__and4b_1)
   0.53    1.88 ^ _080_/Y (sky130_fd_sc_hd__nor2b_1)
   0.26    2.14 ^ _082_/X (sky130_fd_sc_hd__mux2_2)
   0.00    2.14 ^ bit_counter[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           2.14   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.21    5.34 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    5.34 ^ bit_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.34   clock reconvergence pessimism
  -0.05    5.29   library setup time
           5.29   data required time
---------------------------------------------------------
           5.29   data required time
          -2.14   data arrival time
---------------------------------------------------------
           3.15   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: bit_counter[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.21    0.34 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.34 ^ bit_counter[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.39    0.73 ^ bit_counter[3]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.08    0.81 v _091_/Y (sky130_fd_sc_hd__mux2i_1)
   0.00    0.81 v bit_counter[3]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.81   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.21    0.34 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.34 ^ bit_counter[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.34   clock reconvergence pessimism
  -0.02    0.31   library hold time
           0.31   data required time
---------------------------------------------------------
           0.31   data required time
          -0.81   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.3388

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3388

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.1373

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
3.1535

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
147.545969

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.20e-04   7.07e-05   3.64e-10   3.90e-04  54.8%
Combinational          1.38e-04   6.91e-05   2.73e-10   2.07e-04  29.0%
Clock                  4.47e-05   6.99e-05   2.10e-11   1.15e-04  16.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.02e-04   2.10e-04   6.58e-10   7.12e-04 100.0%
                          70.5%      29.5%       0.0%
