{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1495776800761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495776800761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 08:33:20 2017 " "Processing started: Fri May 26 08:33:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1495776800761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1495776800761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Project2 -c Project2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1495776800761 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project2_7_1200mv_85c_slow.vho D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/simulation/modelsim/ simulation " "Generated file Project2_7_1200mv_85c_slow.vho in folder \"D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1495776801573 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project2_7_1200mv_0c_slow.vho D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/simulation/modelsim/ simulation " "Generated file Project2_7_1200mv_0c_slow.vho in folder \"D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1495776801651 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project2_min_1200mv_0c_fast.vho D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/simulation/modelsim/ simulation " "Generated file Project2_min_1200mv_0c_fast.vho in folder \"D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1495776801683 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project2.vho D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/simulation/modelsim/ simulation " "Generated file Project2.vho in folder \"D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1495776801714 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project2_7_1200mv_85c_vhd_slow.sdo D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/simulation/modelsim/ simulation " "Generated file Project2_7_1200mv_85c_vhd_slow.sdo in folder \"D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1495776801792 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project2_7_1200mv_0c_vhd_slow.sdo D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/simulation/modelsim/ simulation " "Generated file Project2_7_1200mv_0c_vhd_slow.sdo in folder \"D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1495776801843 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project2_min_1200mv_0c_vhd_fast.sdo D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/simulation/modelsim/ simulation " "Generated file Project2_min_1200mv_0c_vhd_fast.sdo in folder \"D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1495776801881 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project2_vhd.sdo D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/simulation/modelsim/ simulation " "Generated file Project2_vhd.sdo in folder \"D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1495776801920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "735 " "Peak virtual memory: 735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1495776801999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 26 08:33:21 2017 " "Processing ended: Fri May 26 08:33:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1495776801999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1495776801999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1495776801999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1495776801999 ""}
