# UART Communication System in Verilog HDL
A fully functional and simulation-verified **Universal Asynchronous Receiver/Transmitter (UART)** communication system designed using **Verilog HDL**.  
This project was developed as part of the **Digital System Design** course at **Sukkur IBA University**.

## ğŸ“Œ Project Overview

This project implements a complete **UART Communication System** consisting of:

- **UART Transmitter (TX)**
- **UART Receiver (RX)**
- **Baud Rate Generator**
- **UART Top Module**
- **Self-checking Testbench**

The architecture uses **Finite State Machines (FSMs)** to ensure deterministic and robust serial communication without requiring a shared clock signal.

## ğŸš€ Key Features

- **Full-Duplex Communication**
- **FSM-Based Design**
- **8-N-1 UART Format**
- **Framing Error Detection**
- **Configurable Baud Rate (Default: 9600 bps)**
- **Supports 1Ã— and 16Ã— Oversampling**
- **FPGA Compatible (Artix-7, Basys 3)**

## ğŸ› ï¸ Technical Specifications

| Parameter     | Value     | Description |
|---------------|-----------|-------------|
| System Clock  | 50 MHz    | FPGA clock |
| Baud Rate     | 9600 bps  | Serial data rate |
| Data Width    | 8 bits    | Byte format |
| Oversampling  | 1Ã— / 16Ã—  | Timing accuracy |
| FPGA Target   | Artix-7   | xc7a12ticsg325-1L |

## ğŸ“‚ Directory Structure

```
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ baud_rate_gen.v
â”‚   â”œâ”€â”€ uart_tx.v
â”‚   â”œâ”€â”€ uart_rx.v
â”‚   â””â”€â”€ uart_top.v
â”œâ”€â”€ sim/
â”‚   â””â”€â”€ uart_tb.v
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ UART_FSM_Diagrams.png
â”‚   â””â”€â”€ Project_Report.pdf
â””â”€â”€ README.md
```

## ğŸ“ Module Details

### 1. Baud Rate Generator
Generates timing pulses required for UART communication.

### 2. Transmitter (uart_tx.v)

FSM States:
- IDLE
- START
- DATA
- STOP

### 3. Receiver (uart_rx.v)

FSM States:
- IDLE
- START_DETECT
- DATA_RECEIVE
- STOP_CHECK

## ğŸ’» Simulation & Verification

Test cases include:
- Normal transmission
- Back-to-back data
- Framing error injection

## ğŸ”® Future Scope

- Parity bit support
- FIFO buffering
- Hardware deployment on FPGA

## ğŸ‘¥ Authors

- **Muhammad Ahsan Kareem (133-22-0022)**
- **Sibgha Mursaleen (133-22-0018)**

Instructor: **Dr.-Engr. Kashif Hussain**
