// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module FMA(	// dependencies/fpuv2/src/main/scala/FMA.scala:115:7
  input         clock,	// dependencies/fpuv2/src/main/scala/FMA.scala:115:7
                reset,	// dependencies/fpuv2/src/main/scala/FMA.scala:115:7
  output        io_in_ready,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input         io_in_valid,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [2:0]  io_in_bits_op,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [31:0] io_in_bits_a,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_in_bits_b,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_in_bits_c,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [2:0]  io_in_bits_rm,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [4:0]  io_in_bits_ctrl_regIndex,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [2:0]  io_in_bits_ctrl_warpID,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [31:0] io_in_bits_ctrl_vecMask,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input         io_in_bits_ctrl_wvd,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_in_bits_ctrl_wxd,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [7:0]  io_in_bits_ctrl_spike_info_sm_id,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [31:0] io_in_bits_ctrl_spike_info_pc,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_in_bits_ctrl_spike_info_inst,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input         io_out_ready,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output        io_out_valid,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [31:0] io_out_bits_result,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [4:0]  io_out_bits_ctrl_regIndex,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [2:0]  io_out_bits_ctrl_warpID,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [31:0] io_out_bits_ctrl_vecMask,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output        io_out_bits_ctrl_wvd,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_out_bits_ctrl_wxd,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [7:0]  io_out_bits_ctrl_spike_info_sm_id,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [31:0] io_out_bits_ctrl_spike_info_pc,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_out_bits_ctrl_spike_info_inst	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
);

  wire        _toOutArbiter_io_in_0_ready;	// dependencies/fpuv2/src/main/scala/FMA.scala:177:28
  wire        _toOutArbiter_io_in_1_ready;	// dependencies/fpuv2/src/main/scala/FMA.scala:177:28
  wire        _addFIFO_io_enq_ready;	// dependencies/fpuv2/src/main/scala/FMA.scala:168:23
  wire        _addFIFO_io_deq_valid;	// dependencies/fpuv2/src/main/scala/FMA.scala:168:23
  wire [31:0] _addFIFO_io_deq_bits_result;	// dependencies/fpuv2/src/main/scala/FMA.scala:168:23
  wire [4:0]  _addFIFO_io_deq_bits_ctrl_regIndex;	// dependencies/fpuv2/src/main/scala/FMA.scala:168:23
  wire [2:0]  _addFIFO_io_deq_bits_ctrl_warpID;	// dependencies/fpuv2/src/main/scala/FMA.scala:168:23
  wire [31:0] _addFIFO_io_deq_bits_ctrl_vecMask;	// dependencies/fpuv2/src/main/scala/FMA.scala:168:23
  wire        _addFIFO_io_deq_bits_ctrl_wvd;	// dependencies/fpuv2/src/main/scala/FMA.scala:168:23
  wire        _addFIFO_io_deq_bits_ctrl_wxd;	// dependencies/fpuv2/src/main/scala/FMA.scala:168:23
  wire [7:0]  _addFIFO_io_deq_bits_ctrl_spike_info_sm_id;	// dependencies/fpuv2/src/main/scala/FMA.scala:168:23
  wire [31:0] _addFIFO_io_deq_bits_ctrl_spike_info_pc;	// dependencies/fpuv2/src/main/scala/FMA.scala:168:23
  wire [31:0] _addFIFO_io_deq_bits_ctrl_spike_info_inst;	// dependencies/fpuv2/src/main/scala/FMA.scala:168:23
  wire        _mulFIFO_io_enq_ready;	// dependencies/fpuv2/src/main/scala/FMA.scala:167:23
  wire        _mulFIFO_io_deq_valid;	// dependencies/fpuv2/src/main/scala/FMA.scala:167:23
  wire [31:0] _mulFIFO_io_deq_bits_result;	// dependencies/fpuv2/src/main/scala/FMA.scala:167:23
  wire [4:0]  _mulFIFO_io_deq_bits_ctrl_regIndex;	// dependencies/fpuv2/src/main/scala/FMA.scala:167:23
  wire [2:0]  _mulFIFO_io_deq_bits_ctrl_warpID;	// dependencies/fpuv2/src/main/scala/FMA.scala:167:23
  wire [31:0] _mulFIFO_io_deq_bits_ctrl_vecMask;	// dependencies/fpuv2/src/main/scala/FMA.scala:167:23
  wire        _mulFIFO_io_deq_bits_ctrl_wvd;	// dependencies/fpuv2/src/main/scala/FMA.scala:167:23
  wire        _mulFIFO_io_deq_bits_ctrl_wxd;	// dependencies/fpuv2/src/main/scala/FMA.scala:167:23
  wire [7:0]  _mulFIFO_io_deq_bits_ctrl_spike_info_sm_id;	// dependencies/fpuv2/src/main/scala/FMA.scala:167:23
  wire [31:0] _mulFIFO_io_deq_bits_ctrl_spike_info_pc;	// dependencies/fpuv2/src/main/scala/FMA.scala:167:23
  wire [31:0] _mulFIFO_io_deq_bits_ctrl_spike_info_inst;	// dependencies/fpuv2/src/main/scala/FMA.scala:167:23
  wire        _mulToAddFIFO_io_deq_bits_mulOutput_fp_prod_sign;	// dependencies/fpuv2/src/main/scala/FMA.scala:152:28
  wire [7:0]  _mulToAddFIFO_io_deq_bits_mulOutput_fp_prod_exp;	// dependencies/fpuv2/src/main/scala/FMA.scala:152:28
  wire [46:0] _mulToAddFIFO_io_deq_bits_mulOutput_fp_prod_sig;	// dependencies/fpuv2/src/main/scala/FMA.scala:152:28
  wire        _mulToAddFIFO_io_deq_bits_mulOutput_inter_flags_isNaN;	// dependencies/fpuv2/src/main/scala/FMA.scala:152:28
  wire        _mulToAddFIFO_io_deq_bits_mulOutput_inter_flags_isInf;	// dependencies/fpuv2/src/main/scala/FMA.scala:152:28
  wire        _mulToAddFIFO_io_deq_bits_mulOutput_inter_flags_isInv;	// dependencies/fpuv2/src/main/scala/FMA.scala:152:28
  wire        _mulToAddFIFO_io_deq_bits_mulOutput_inter_flags_overflow;	// dependencies/fpuv2/src/main/scala/FMA.scala:152:28
  wire [31:0] _mulToAddFIFO_io_deq_bits_addAnother;	// dependencies/fpuv2/src/main/scala/FMA.scala:152:28
  wire [2:0]  _mulToAddFIFO_io_deq_bits_rm;	// dependencies/fpuv2/src/main/scala/FMA.scala:152:28
  wire [31:0] _inToAddFIFO_io_deq_bits_a;	// dependencies/fpuv2/src/main/scala/FMA.scala:145:27
  wire [31:0] _inToAddFIFO_io_deq_bits_b;	// dependencies/fpuv2/src/main/scala/FMA.scala:145:27
  wire [2:0]  _inToAddFIFO_io_deq_bits_rm;	// dependencies/fpuv2/src/main/scala/FMA.scala:145:27
  wire        _toAddArbiterFIFO_1_io_enq_ready;	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
  wire        _toAddArbiterFIFO_1_io_deq_valid;	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
  wire [4:0]  _toAddArbiterFIFO_1_io_deq_bits_ctrl_regIndex;	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
  wire [2:0]  _toAddArbiterFIFO_1_io_deq_bits_ctrl_warpID;	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
  wire [31:0] _toAddArbiterFIFO_1_io_deq_bits_ctrl_vecMask;	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
  wire        _toAddArbiterFIFO_1_io_deq_bits_ctrl_wvd;	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
  wire        _toAddArbiterFIFO_1_io_deq_bits_ctrl_wxd;	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
  wire [7:0]  _toAddArbiterFIFO_1_io_deq_bits_ctrl_spike_info_sm_id;	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
  wire [31:0] _toAddArbiterFIFO_1_io_deq_bits_ctrl_spike_info_pc;	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
  wire [31:0] _toAddArbiterFIFO_1_io_deq_bits_ctrl_spike_info_inst;	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
  wire [2:0]  _toAddArbiterFIFO_1_io_deq_bits_op;	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
  wire        _toAddArbiterFIFO_0_io_enq_ready;	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
  wire        _toAddArbiterFIFO_0_io_deq_valid;	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
  wire [4:0]  _toAddArbiterFIFO_0_io_deq_bits_ctrl_regIndex;	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
  wire [2:0]  _toAddArbiterFIFO_0_io_deq_bits_ctrl_warpID;	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
  wire [31:0] _toAddArbiterFIFO_0_io_deq_bits_ctrl_vecMask;	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
  wire        _toAddArbiterFIFO_0_io_deq_bits_ctrl_wvd;	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
  wire        _toAddArbiterFIFO_0_io_deq_bits_ctrl_wxd;	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
  wire [7:0]  _toAddArbiterFIFO_0_io_deq_bits_ctrl_spike_info_sm_id;	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
  wire [31:0] _toAddArbiterFIFO_0_io_deq_bits_ctrl_spike_info_pc;	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
  wire [31:0] _toAddArbiterFIFO_0_io_deq_bits_ctrl_spike_info_inst;	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
  wire [2:0]  _toAddArbiterFIFO_0_io_deq_bits_op;	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
  wire        _toAddArbiter_io_in_0_ready;	// dependencies/fpuv2/src/main/scala/FMA.scala:133:28
  wire        _toAddArbiter_io_in_1_ready;	// dependencies/fpuv2/src/main/scala/FMA.scala:133:28
  wire        _toAddArbiter_io_out_valid;	// dependencies/fpuv2/src/main/scala/FMA.scala:133:28
  wire [4:0]  _toAddArbiter_io_out_bits_ctrl_regIndex;	// dependencies/fpuv2/src/main/scala/FMA.scala:133:28
  wire [2:0]  _toAddArbiter_io_out_bits_ctrl_warpID;	// dependencies/fpuv2/src/main/scala/FMA.scala:133:28
  wire [31:0] _toAddArbiter_io_out_bits_ctrl_vecMask;	// dependencies/fpuv2/src/main/scala/FMA.scala:133:28
  wire        _toAddArbiter_io_out_bits_ctrl_wvd;	// dependencies/fpuv2/src/main/scala/FMA.scala:133:28
  wire        _toAddArbiter_io_out_bits_ctrl_wxd;	// dependencies/fpuv2/src/main/scala/FMA.scala:133:28
  wire [7:0]  _toAddArbiter_io_out_bits_ctrl_spike_info_sm_id;	// dependencies/fpuv2/src/main/scala/FMA.scala:133:28
  wire [31:0] _toAddArbiter_io_out_bits_ctrl_spike_info_pc;	// dependencies/fpuv2/src/main/scala/FMA.scala:133:28
  wire [31:0] _toAddArbiter_io_out_bits_ctrl_spike_info_inst;	// dependencies/fpuv2/src/main/scala/FMA.scala:133:28
  wire [2:0]  _toAddArbiter_io_out_bits_op;	// dependencies/fpuv2/src/main/scala/FMA.scala:133:28
  wire        _addPipe_io_in_ready;	// dependencies/fpuv2/src/main/scala/FMA.scala:119:23
  wire        _addPipe_io_out_valid;	// dependencies/fpuv2/src/main/scala/FMA.scala:119:23
  wire [31:0] _addPipe_io_out_bits_result;	// dependencies/fpuv2/src/main/scala/FMA.scala:119:23
  wire [4:0]  _addPipe_io_out_bits_fflags;	// dependencies/fpuv2/src/main/scala/FMA.scala:119:23
  wire [4:0]  _addPipe_io_out_bits_ctrl_regIndex;	// dependencies/fpuv2/src/main/scala/FMA.scala:119:23
  wire [2:0]  _addPipe_io_out_bits_ctrl_warpID;	// dependencies/fpuv2/src/main/scala/FMA.scala:119:23
  wire [31:0] _addPipe_io_out_bits_ctrl_vecMask;	// dependencies/fpuv2/src/main/scala/FMA.scala:119:23
  wire        _addPipe_io_out_bits_ctrl_wvd;	// dependencies/fpuv2/src/main/scala/FMA.scala:119:23
  wire        _addPipe_io_out_bits_ctrl_wxd;	// dependencies/fpuv2/src/main/scala/FMA.scala:119:23
  wire [7:0]  _addPipe_io_out_bits_ctrl_spike_info_sm_id;	// dependencies/fpuv2/src/main/scala/FMA.scala:119:23
  wire [31:0] _addPipe_io_out_bits_ctrl_spike_info_pc;	// dependencies/fpuv2/src/main/scala/FMA.scala:119:23
  wire [31:0] _addPipe_io_out_bits_ctrl_spike_info_inst;	// dependencies/fpuv2/src/main/scala/FMA.scala:119:23
  wire        _mulPipe_io_in_ready;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire        _mulPipe_io_out_valid;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire [31:0] _mulPipe_io_out_bits_result;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire [4:0]  _mulPipe_io_out_bits_fflags;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire [4:0]  _mulPipe_io_out_bits_ctrl_regIndex;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire [2:0]  _mulPipe_io_out_bits_ctrl_warpID;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire [31:0] _mulPipe_io_out_bits_ctrl_vecMask;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire        _mulPipe_io_out_bits_ctrl_wvd;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire        _mulPipe_io_out_bits_ctrl_wxd;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire [7:0]  _mulPipe_io_out_bits_ctrl_spike_info_sm_id;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire [31:0] _mulPipe_io_out_bits_ctrl_spike_info_pc;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire [31:0] _mulPipe_io_out_bits_ctrl_spike_info_inst;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire        _mulPipe_toAdd_mulOutput_fp_prod_sign;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire [7:0]  _mulPipe_toAdd_mulOutput_fp_prod_exp;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire [46:0] _mulPipe_toAdd_mulOutput_fp_prod_sig;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire        _mulPipe_toAdd_mulOutput_inter_flags_isNaN;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire        _mulPipe_toAdd_mulOutput_inter_flags_isInf;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire        _mulPipe_toAdd_mulOutput_inter_flags_isInv;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire        _mulPipe_toAdd_mulOutput_inter_flags_overflow;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire [2:0]  _mulPipe_toAdd_mulOutput_rm;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire [31:0] _mulPipe_toAdd_addAnother;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire [2:0]  _mulPipe_toAdd_op;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire [2:0]  _mulPipe_toAdd_rm;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire [4:0]  _mulPipe_toAdd_ctrl_regIndex;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire [2:0]  _mulPipe_toAdd_ctrl_warpID;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire [31:0] _mulPipe_toAdd_ctrl_vecMask;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire        _mulPipe_toAdd_ctrl_wvd;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire        _mulPipe_toAdd_ctrl_wxd;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire [7:0]  _mulPipe_toAdd_ctrl_spike_info_sm_id;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire [31:0] _mulPipe_toAdd_ctrl_spike_info_pc;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire [31:0] _mulPipe_toAdd_ctrl_spike_info_inst;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
  wire        _toAddArbiterFIFO_0_io_enq_valid_T_2 =
    _mulPipe_toAdd_op[2] & _mulPipe_io_out_valid;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23, :140:70, dependencies/fpuv2/src/main/scala/utils/FPUOps.scala:72:9
  wire        _mulPipe_io_out_ready_T_3 = _mulPipe_toAdd_op == 3'h2;	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23, dependencies/fpuv2/src/main/scala/utils/FPUOps.scala:81:10
  FMULPipe mulPipe (	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .clock                                (clock),
    .reset                                (reset),
    .io_in_ready                          (_mulPipe_io_in_ready),
    .io_in_valid
      (io_in_valid & (io_in_bits_op[2] | io_in_bits_op == 3'h2)),	// dependencies/fpuv2/src/main/scala/FMA.scala:122:{38,70}, dependencies/fpuv2/src/main/scala/utils/FPUOps.scala:72:9, :81:10
    .io_in_bits_op                        (io_in_bits_op),
    .io_in_bits_a                         (io_in_bits_a),
    .io_in_bits_b                         (io_in_bits_b),
    .io_in_bits_c                         (io_in_bits_c),
    .io_in_bits_rm                        (io_in_bits_rm),
    .io_in_bits_ctrl_regIndex             (io_in_bits_ctrl_regIndex),
    .io_in_bits_ctrl_warpID               (io_in_bits_ctrl_warpID),
    .io_in_bits_ctrl_vecMask              (io_in_bits_ctrl_vecMask),
    .io_in_bits_ctrl_wvd                  (io_in_bits_ctrl_wvd),
    .io_in_bits_ctrl_wxd                  (io_in_bits_ctrl_wxd),
    .io_in_bits_ctrl_spike_info_sm_id     (io_in_bits_ctrl_spike_info_sm_id),
    .io_in_bits_ctrl_spike_info_pc        (io_in_bits_ctrl_spike_info_pc),
    .io_in_bits_ctrl_spike_info_inst      (io_in_bits_ctrl_spike_info_inst),
    .io_out_ready
      (_toAddArbiterFIFO_0_io_enq_ready & _mulPipe_toAdd_op[2] | _mulFIFO_io_enq_ready
       & _mulPipe_io_out_ready_T_3),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23, :134:44, :167:23, :173:{61,96}, :174:27, dependencies/fpuv2/src/main/scala/utils/FPUOps.scala:72:9, :81:10
    .io_out_valid                         (_mulPipe_io_out_valid),
    .io_out_bits_result                   (_mulPipe_io_out_bits_result),
    .io_out_bits_fflags                   (_mulPipe_io_out_bits_fflags),
    .io_out_bits_ctrl_regIndex            (_mulPipe_io_out_bits_ctrl_regIndex),
    .io_out_bits_ctrl_warpID              (_mulPipe_io_out_bits_ctrl_warpID),
    .io_out_bits_ctrl_vecMask             (_mulPipe_io_out_bits_ctrl_vecMask),
    .io_out_bits_ctrl_wvd                 (_mulPipe_io_out_bits_ctrl_wvd),
    .io_out_bits_ctrl_wxd                 (_mulPipe_io_out_bits_ctrl_wxd),
    .io_out_bits_ctrl_spike_info_sm_id    (_mulPipe_io_out_bits_ctrl_spike_info_sm_id),
    .io_out_bits_ctrl_spike_info_pc       (_mulPipe_io_out_bits_ctrl_spike_info_pc),
    .io_out_bits_ctrl_spike_info_inst     (_mulPipe_io_out_bits_ctrl_spike_info_inst),
    .toAdd_mulOutput_fp_prod_sign         (_mulPipe_toAdd_mulOutput_fp_prod_sign),
    .toAdd_mulOutput_fp_prod_exp          (_mulPipe_toAdd_mulOutput_fp_prod_exp),
    .toAdd_mulOutput_fp_prod_sig          (_mulPipe_toAdd_mulOutput_fp_prod_sig),
    .toAdd_mulOutput_inter_flags_isNaN    (_mulPipe_toAdd_mulOutput_inter_flags_isNaN),
    .toAdd_mulOutput_inter_flags_isInf    (_mulPipe_toAdd_mulOutput_inter_flags_isInf),
    .toAdd_mulOutput_inter_flags_isInv    (_mulPipe_toAdd_mulOutput_inter_flags_isInv),
    .toAdd_mulOutput_inter_flags_overflow (_mulPipe_toAdd_mulOutput_inter_flags_overflow),
    .toAdd_mulOutput_rm                   (_mulPipe_toAdd_mulOutput_rm),
    .toAdd_addAnother                     (_mulPipe_toAdd_addAnother),
    .toAdd_op                             (_mulPipe_toAdd_op),
    .toAdd_rm                             (_mulPipe_toAdd_rm),
    .toAdd_ctrl_regIndex                  (_mulPipe_toAdd_ctrl_regIndex),
    .toAdd_ctrl_warpID                    (_mulPipe_toAdd_ctrl_warpID),
    .toAdd_ctrl_vecMask                   (_mulPipe_toAdd_ctrl_vecMask),
    .toAdd_ctrl_wvd                       (_mulPipe_toAdd_ctrl_wvd),
    .toAdd_ctrl_wxd                       (_mulPipe_toAdd_ctrl_wxd),
    .toAdd_ctrl_spike_info_sm_id          (_mulPipe_toAdd_ctrl_spike_info_sm_id),
    .toAdd_ctrl_spike_info_pc             (_mulPipe_toAdd_ctrl_spike_info_pc),
    .toAdd_ctrl_spike_info_inst           (_mulPipe_toAdd_ctrl_spike_info_inst)
  );
  FADDPipe addPipe (	// dependencies/fpuv2/src/main/scala/FMA.scala:119:23
    .clock                                  (clock),
    .reset                                  (reset),
    .io_in_ready                            (_addPipe_io_in_ready),
    .io_in_valid                            (_toAddArbiter_io_out_valid),	// dependencies/fpuv2/src/main/scala/FMA.scala:133:28
    .io_in_bits_op                          (_toAddArbiter_io_out_bits_op),	// dependencies/fpuv2/src/main/scala/FMA.scala:133:28
    .io_in_bits_a                           (_inToAddFIFO_io_deq_bits_a),	// dependencies/fpuv2/src/main/scala/FMA.scala:145:27
    .io_in_bits_b                           (_inToAddFIFO_io_deq_bits_b),	// dependencies/fpuv2/src/main/scala/FMA.scala:145:27
    .io_in_bits_rm                          (_inToAddFIFO_io_deq_bits_rm),	// dependencies/fpuv2/src/main/scala/FMA.scala:145:27
    .io_in_bits_ctrl_regIndex               (_toAddArbiter_io_out_bits_ctrl_regIndex),	// dependencies/fpuv2/src/main/scala/FMA.scala:133:28
    .io_in_bits_ctrl_warpID                 (_toAddArbiter_io_out_bits_ctrl_warpID),	// dependencies/fpuv2/src/main/scala/FMA.scala:133:28
    .io_in_bits_ctrl_vecMask                (_toAddArbiter_io_out_bits_ctrl_vecMask),	// dependencies/fpuv2/src/main/scala/FMA.scala:133:28
    .io_in_bits_ctrl_wvd                    (_toAddArbiter_io_out_bits_ctrl_wvd),	// dependencies/fpuv2/src/main/scala/FMA.scala:133:28
    .io_in_bits_ctrl_wxd                    (_toAddArbiter_io_out_bits_ctrl_wxd),	// dependencies/fpuv2/src/main/scala/FMA.scala:133:28
    .io_in_bits_ctrl_spike_info_sm_id
      (_toAddArbiter_io_out_bits_ctrl_spike_info_sm_id),	// dependencies/fpuv2/src/main/scala/FMA.scala:133:28
    .io_in_bits_ctrl_spike_info_pc
      (_toAddArbiter_io_out_bits_ctrl_spike_info_pc),	// dependencies/fpuv2/src/main/scala/FMA.scala:133:28
    .io_in_bits_ctrl_spike_info_inst
      (_toAddArbiter_io_out_bits_ctrl_spike_info_inst),	// dependencies/fpuv2/src/main/scala/FMA.scala:133:28
    .io_out_ready                           (_addFIFO_io_enq_ready),	// dependencies/fpuv2/src/main/scala/FMA.scala:168:23
    .io_out_valid                           (_addPipe_io_out_valid),
    .io_out_bits_result                     (_addPipe_io_out_bits_result),
    .io_out_bits_fflags                     (_addPipe_io_out_bits_fflags),
    .io_out_bits_ctrl_regIndex              (_addPipe_io_out_bits_ctrl_regIndex),
    .io_out_bits_ctrl_warpID                (_addPipe_io_out_bits_ctrl_warpID),
    .io_out_bits_ctrl_vecMask               (_addPipe_io_out_bits_ctrl_vecMask),
    .io_out_bits_ctrl_wvd                   (_addPipe_io_out_bits_ctrl_wvd),
    .io_out_bits_ctrl_wxd                   (_addPipe_io_out_bits_ctrl_wxd),
    .io_out_bits_ctrl_spike_info_sm_id      (_addPipe_io_out_bits_ctrl_spike_info_sm_id),
    .io_out_bits_ctrl_spike_info_pc         (_addPipe_io_out_bits_ctrl_spike_info_pc),
    .io_out_bits_ctrl_spike_info_inst       (_addPipe_io_out_bits_ctrl_spike_info_inst),
    .fromMul_mulOutput_fp_prod_sign
      (_mulToAddFIFO_io_deq_bits_mulOutput_fp_prod_sign),	// dependencies/fpuv2/src/main/scala/FMA.scala:152:28
    .fromMul_mulOutput_fp_prod_exp
      (_mulToAddFIFO_io_deq_bits_mulOutput_fp_prod_exp),	// dependencies/fpuv2/src/main/scala/FMA.scala:152:28
    .fromMul_mulOutput_fp_prod_sig
      (_mulToAddFIFO_io_deq_bits_mulOutput_fp_prod_sig),	// dependencies/fpuv2/src/main/scala/FMA.scala:152:28
    .fromMul_mulOutput_inter_flags_isNaN
      (_mulToAddFIFO_io_deq_bits_mulOutput_inter_flags_isNaN),	// dependencies/fpuv2/src/main/scala/FMA.scala:152:28
    .fromMul_mulOutput_inter_flags_isInf
      (_mulToAddFIFO_io_deq_bits_mulOutput_inter_flags_isInf),	// dependencies/fpuv2/src/main/scala/FMA.scala:152:28
    .fromMul_mulOutput_inter_flags_isInv
      (_mulToAddFIFO_io_deq_bits_mulOutput_inter_flags_isInv),	// dependencies/fpuv2/src/main/scala/FMA.scala:152:28
    .fromMul_mulOutput_inter_flags_overflow
      (_mulToAddFIFO_io_deq_bits_mulOutput_inter_flags_overflow),	// dependencies/fpuv2/src/main/scala/FMA.scala:152:28
    .fromMul_addAnother                     (_mulToAddFIFO_io_deq_bits_addAnother),	// dependencies/fpuv2/src/main/scala/FMA.scala:152:28
    .fromMul_rm                             (_mulToAddFIFO_io_deq_bits_rm)	// dependencies/fpuv2/src/main/scala/FMA.scala:152:28
  );
  Arbiter2_ArbiterIO toAddArbiter (	// dependencies/fpuv2/src/main/scala/FMA.scala:133:28
    .io_in_0_ready                      (_toAddArbiter_io_in_0_ready),
    .io_in_0_valid                      (_toAddArbiterFIFO_0_io_deq_valid),	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
    .io_in_0_bits_ctrl_regIndex         (_toAddArbiterFIFO_0_io_deq_bits_ctrl_regIndex),	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
    .io_in_0_bits_ctrl_warpID           (_toAddArbiterFIFO_0_io_deq_bits_ctrl_warpID),	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
    .io_in_0_bits_ctrl_vecMask          (_toAddArbiterFIFO_0_io_deq_bits_ctrl_vecMask),	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
    .io_in_0_bits_ctrl_wvd              (_toAddArbiterFIFO_0_io_deq_bits_ctrl_wvd),	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
    .io_in_0_bits_ctrl_wxd              (_toAddArbiterFIFO_0_io_deq_bits_ctrl_wxd),	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
    .io_in_0_bits_ctrl_spike_info_sm_id
      (_toAddArbiterFIFO_0_io_deq_bits_ctrl_spike_info_sm_id),	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
    .io_in_0_bits_ctrl_spike_info_pc
      (_toAddArbiterFIFO_0_io_deq_bits_ctrl_spike_info_pc),	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
    .io_in_0_bits_ctrl_spike_info_inst
      (_toAddArbiterFIFO_0_io_deq_bits_ctrl_spike_info_inst),	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
    .io_in_0_bits_op                    (_toAddArbiterFIFO_0_io_deq_bits_op),	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
    .io_in_1_ready                      (_toAddArbiter_io_in_1_ready),
    .io_in_1_valid                      (_toAddArbiterFIFO_1_io_deq_valid),	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
    .io_in_1_bits_ctrl_regIndex         (_toAddArbiterFIFO_1_io_deq_bits_ctrl_regIndex),	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
    .io_in_1_bits_ctrl_warpID           (_toAddArbiterFIFO_1_io_deq_bits_ctrl_warpID),	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
    .io_in_1_bits_ctrl_vecMask          (_toAddArbiterFIFO_1_io_deq_bits_ctrl_vecMask),	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
    .io_in_1_bits_ctrl_wvd              (_toAddArbiterFIFO_1_io_deq_bits_ctrl_wvd),	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
    .io_in_1_bits_ctrl_wxd              (_toAddArbiterFIFO_1_io_deq_bits_ctrl_wxd),	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
    .io_in_1_bits_ctrl_spike_info_sm_id
      (_toAddArbiterFIFO_1_io_deq_bits_ctrl_spike_info_sm_id),	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
    .io_in_1_bits_ctrl_spike_info_pc
      (_toAddArbiterFIFO_1_io_deq_bits_ctrl_spike_info_pc),	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
    .io_in_1_bits_ctrl_spike_info_inst
      (_toAddArbiterFIFO_1_io_deq_bits_ctrl_spike_info_inst),	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
    .io_in_1_bits_op                    (_toAddArbiterFIFO_1_io_deq_bits_op),	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
    .io_out_ready                       (_addPipe_io_in_ready),	// dependencies/fpuv2/src/main/scala/FMA.scala:119:23
    .io_out_valid                       (_toAddArbiter_io_out_valid),
    .io_out_bits_ctrl_regIndex          (_toAddArbiter_io_out_bits_ctrl_regIndex),
    .io_out_bits_ctrl_warpID            (_toAddArbiter_io_out_bits_ctrl_warpID),
    .io_out_bits_ctrl_vecMask           (_toAddArbiter_io_out_bits_ctrl_vecMask),
    .io_out_bits_ctrl_wvd               (_toAddArbiter_io_out_bits_ctrl_wvd),
    .io_out_bits_ctrl_wxd               (_toAddArbiter_io_out_bits_ctrl_wxd),
    .io_out_bits_ctrl_spike_info_sm_id  (_toAddArbiter_io_out_bits_ctrl_spike_info_sm_id),
    .io_out_bits_ctrl_spike_info_pc     (_toAddArbiter_io_out_bits_ctrl_spike_info_pc),
    .io_out_bits_ctrl_spike_info_inst   (_toAddArbiter_io_out_bits_ctrl_spike_info_inst),
    .io_out_bits_op                     (_toAddArbiter_io_out_bits_op)
  );
  Queue1_ArbiterIO toAddArbiterFIFO_0 (	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
    .clock                             (clock),
    .reset                             (reset),
    .io_enq_ready                      (_toAddArbiterFIFO_0_io_enq_ready),
    .io_enq_valid                      (_toAddArbiterFIFO_0_io_enq_valid_T_2),	// dependencies/fpuv2/src/main/scala/FMA.scala:140:70
    .io_enq_bits_ctrl_regIndex         (_mulPipe_toAdd_ctrl_regIndex),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_ctrl_warpID           (_mulPipe_toAdd_ctrl_warpID),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_ctrl_vecMask          (_mulPipe_toAdd_ctrl_vecMask),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_ctrl_wvd              (_mulPipe_toAdd_ctrl_wvd),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_ctrl_wxd              (_mulPipe_toAdd_ctrl_wxd),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_ctrl_spike_info_sm_id (_mulPipe_toAdd_ctrl_spike_info_sm_id),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_ctrl_spike_info_pc    (_mulPipe_toAdd_ctrl_spike_info_pc),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_ctrl_spike_info_inst  (_mulPipe_toAdd_ctrl_spike_info_inst),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_op                    (_mulPipe_toAdd_op),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_deq_ready                      (_toAddArbiter_io_in_0_ready),	// dependencies/fpuv2/src/main/scala/FMA.scala:133:28
    .io_deq_valid                      (_toAddArbiterFIFO_0_io_deq_valid),
    .io_deq_bits_ctrl_regIndex         (_toAddArbiterFIFO_0_io_deq_bits_ctrl_regIndex),
    .io_deq_bits_ctrl_warpID           (_toAddArbiterFIFO_0_io_deq_bits_ctrl_warpID),
    .io_deq_bits_ctrl_vecMask          (_toAddArbiterFIFO_0_io_deq_bits_ctrl_vecMask),
    .io_deq_bits_ctrl_wvd              (_toAddArbiterFIFO_0_io_deq_bits_ctrl_wvd),
    .io_deq_bits_ctrl_wxd              (_toAddArbiterFIFO_0_io_deq_bits_ctrl_wxd),
    .io_deq_bits_ctrl_spike_info_sm_id
      (_toAddArbiterFIFO_0_io_deq_bits_ctrl_spike_info_sm_id),
    .io_deq_bits_ctrl_spike_info_pc
      (_toAddArbiterFIFO_0_io_deq_bits_ctrl_spike_info_pc),
    .io_deq_bits_ctrl_spike_info_inst
      (_toAddArbiterFIFO_0_io_deq_bits_ctrl_spike_info_inst),
    .io_deq_bits_op                    (_toAddArbiterFIFO_0_io_deq_bits_op)
  );
  Queue1_ArbiterIO toAddArbiterFIFO_1 (	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44
    .clock                             (clock),
    .reset                             (reset),
    .io_enq_ready                      (_toAddArbiterFIFO_1_io_enq_ready),
    .io_enq_valid                      (~(|(io_in_bits_op[2:1])) & io_in_valid),	// dependencies/fpuv2/src/main/scala/FMA.scala:139:70, dependencies/fpuv2/src/main/scala/utils/FPUOps.scala:63:{9,16}
    .io_enq_bits_ctrl_regIndex         (io_in_bits_ctrl_regIndex),
    .io_enq_bits_ctrl_warpID           (io_in_bits_ctrl_warpID),
    .io_enq_bits_ctrl_vecMask          (io_in_bits_ctrl_vecMask),
    .io_enq_bits_ctrl_wvd              (io_in_bits_ctrl_wvd),
    .io_enq_bits_ctrl_wxd              (io_in_bits_ctrl_wxd),
    .io_enq_bits_ctrl_spike_info_sm_id (io_in_bits_ctrl_spike_info_sm_id),
    .io_enq_bits_ctrl_spike_info_pc    (io_in_bits_ctrl_spike_info_pc),
    .io_enq_bits_ctrl_spike_info_inst  (io_in_bits_ctrl_spike_info_inst),
    .io_enq_bits_op                    (io_in_bits_op),
    .io_deq_ready                      (_toAddArbiter_io_in_1_ready),	// dependencies/fpuv2/src/main/scala/FMA.scala:133:28
    .io_deq_valid                      (_toAddArbiterFIFO_1_io_deq_valid),
    .io_deq_bits_ctrl_regIndex         (_toAddArbiterFIFO_1_io_deq_bits_ctrl_regIndex),
    .io_deq_bits_ctrl_warpID           (_toAddArbiterFIFO_1_io_deq_bits_ctrl_warpID),
    .io_deq_bits_ctrl_vecMask          (_toAddArbiterFIFO_1_io_deq_bits_ctrl_vecMask),
    .io_deq_bits_ctrl_wvd              (_toAddArbiterFIFO_1_io_deq_bits_ctrl_wvd),
    .io_deq_bits_ctrl_wxd              (_toAddArbiterFIFO_1_io_deq_bits_ctrl_wxd),
    .io_deq_bits_ctrl_spike_info_sm_id
      (_toAddArbiterFIFO_1_io_deq_bits_ctrl_spike_info_sm_id),
    .io_deq_bits_ctrl_spike_info_pc
      (_toAddArbiterFIFO_1_io_deq_bits_ctrl_spike_info_pc),
    .io_deq_bits_ctrl_spike_info_inst
      (_toAddArbiterFIFO_1_io_deq_bits_ctrl_spike_info_inst),
    .io_deq_bits_op                    (_toAddArbiterFIFO_1_io_deq_bits_op)
  );
  Queue1_FPUInput inToAddFIFO (	// dependencies/fpuv2/src/main/scala/FMA.scala:145:27
    .clock                             (clock),
    .reset                             (reset),
    .io_enq_valid                      (~(|(io_in_bits_op[2:1])) & io_in_valid),	// dependencies/fpuv2/src/main/scala/FMA.scala:147:62, dependencies/fpuv2/src/main/scala/utils/FPUOps.scala:63:{9,16}
    .io_enq_bits_op                    (io_in_bits_op),
    .io_enq_bits_a                     (io_in_bits_a),
    .io_enq_bits_b                     (io_in_bits_b),
    .io_enq_bits_c                     (io_in_bits_c),
    .io_enq_bits_rm                    (io_in_bits_rm),
    .io_enq_bits_ctrl_regIndex         (io_in_bits_ctrl_regIndex),
    .io_enq_bits_ctrl_warpID           (io_in_bits_ctrl_warpID),
    .io_enq_bits_ctrl_vecMask          (io_in_bits_ctrl_vecMask),
    .io_enq_bits_ctrl_wvd              (io_in_bits_ctrl_wvd),
    .io_enq_bits_ctrl_wxd              (io_in_bits_ctrl_wxd),
    .io_enq_bits_ctrl_spike_info_sm_id (io_in_bits_ctrl_spike_info_sm_id),
    .io_enq_bits_ctrl_spike_info_pc    (io_in_bits_ctrl_spike_info_pc),
    .io_enq_bits_ctrl_spike_info_inst  (io_in_bits_ctrl_spike_info_inst),
    .io_deq_ready                      (_toAddArbiter_io_in_1_ready),	// dependencies/fpuv2/src/main/scala/FMA.scala:133:28
    .io_deq_bits_a                     (_inToAddFIFO_io_deq_bits_a),
    .io_deq_bits_b                     (_inToAddFIFO_io_deq_bits_b),
    .io_deq_bits_rm                    (_inToAddFIFO_io_deq_bits_rm)
  );
  Queue1_MulToAddIO mulToAddFIFO (	// dependencies/fpuv2/src/main/scala/FMA.scala:152:28
    .clock                                      (clock),
    .reset                                      (reset),
    .io_enq_valid
      (_toAddArbiterFIFO_0_io_enq_ready & _toAddArbiterFIFO_0_io_enq_valid_T_2),	// dependencies/fpuv2/src/main/scala/FMA.scala:134:44, :140:70, src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_enq_bits_mulOutput_fp_prod_sign         (_mulPipe_toAdd_mulOutput_fp_prod_sign),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_mulOutput_fp_prod_exp          (_mulPipe_toAdd_mulOutput_fp_prod_exp),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_mulOutput_fp_prod_sig          (_mulPipe_toAdd_mulOutput_fp_prod_sig),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_mulOutput_inter_flags_isNaN
      (_mulPipe_toAdd_mulOutput_inter_flags_isNaN),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_mulOutput_inter_flags_isInf
      (_mulPipe_toAdd_mulOutput_inter_flags_isInf),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_mulOutput_inter_flags_isInv
      (_mulPipe_toAdd_mulOutput_inter_flags_isInv),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_mulOutput_inter_flags_overflow
      (_mulPipe_toAdd_mulOutput_inter_flags_overflow),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_mulOutput_rm                   (_mulPipe_toAdd_mulOutput_rm),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_addAnother                     (_mulPipe_toAdd_addAnother),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_op                             (_mulPipe_toAdd_op),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_rm                             (_mulPipe_toAdd_rm),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_ctrl_regIndex                  (_mulPipe_toAdd_ctrl_regIndex),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_ctrl_warpID                    (_mulPipe_toAdd_ctrl_warpID),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_ctrl_vecMask                   (_mulPipe_toAdd_ctrl_vecMask),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_ctrl_wvd                       (_mulPipe_toAdd_ctrl_wvd),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_ctrl_wxd                       (_mulPipe_toAdd_ctrl_wxd),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_ctrl_spike_info_sm_id          (_mulPipe_toAdd_ctrl_spike_info_sm_id),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_ctrl_spike_info_pc             (_mulPipe_toAdd_ctrl_spike_info_pc),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_ctrl_spike_info_inst           (_mulPipe_toAdd_ctrl_spike_info_inst),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_deq_ready                               (_toAddArbiter_io_in_0_ready),	// dependencies/fpuv2/src/main/scala/FMA.scala:133:28
    .io_deq_bits_mulOutput_fp_prod_sign
      (_mulToAddFIFO_io_deq_bits_mulOutput_fp_prod_sign),
    .io_deq_bits_mulOutput_fp_prod_exp
      (_mulToAddFIFO_io_deq_bits_mulOutput_fp_prod_exp),
    .io_deq_bits_mulOutput_fp_prod_sig
      (_mulToAddFIFO_io_deq_bits_mulOutput_fp_prod_sig),
    .io_deq_bits_mulOutput_inter_flags_isNaN
      (_mulToAddFIFO_io_deq_bits_mulOutput_inter_flags_isNaN),
    .io_deq_bits_mulOutput_inter_flags_isInf
      (_mulToAddFIFO_io_deq_bits_mulOutput_inter_flags_isInf),
    .io_deq_bits_mulOutput_inter_flags_isInv
      (_mulToAddFIFO_io_deq_bits_mulOutput_inter_flags_isInv),
    .io_deq_bits_mulOutput_inter_flags_overflow
      (_mulToAddFIFO_io_deq_bits_mulOutput_inter_flags_overflow),
    .io_deq_bits_addAnother                     (_mulToAddFIFO_io_deq_bits_addAnother),
    .io_deq_bits_rm                             (_mulToAddFIFO_io_deq_bits_rm)
  );
  Queue1_FPUOutput mulFIFO (	// dependencies/fpuv2/src/main/scala/FMA.scala:167:23
    .clock                             (clock),
    .reset                             (reset),
    .io_enq_ready                      (_mulFIFO_io_enq_ready),
    .io_enq_valid
      (_mulPipe_io_out_valid & _mulPipe_io_out_ready_T_3),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23, :170:48, dependencies/fpuv2/src/main/scala/utils/FPUOps.scala:81:10
    .io_enq_bits_result                (_mulPipe_io_out_bits_result),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_fflags                (_mulPipe_io_out_bits_fflags),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_ctrl_regIndex         (_mulPipe_io_out_bits_ctrl_regIndex),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_ctrl_warpID           (_mulPipe_io_out_bits_ctrl_warpID),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_ctrl_vecMask          (_mulPipe_io_out_bits_ctrl_vecMask),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_ctrl_wvd              (_mulPipe_io_out_bits_ctrl_wvd),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_ctrl_wxd              (_mulPipe_io_out_bits_ctrl_wxd),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_ctrl_spike_info_sm_id (_mulPipe_io_out_bits_ctrl_spike_info_sm_id),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_ctrl_spike_info_pc    (_mulPipe_io_out_bits_ctrl_spike_info_pc),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_enq_bits_ctrl_spike_info_inst  (_mulPipe_io_out_bits_ctrl_spike_info_inst),	// dependencies/fpuv2/src/main/scala/FMA.scala:118:23
    .io_deq_ready                      (_toOutArbiter_io_in_1_ready),	// dependencies/fpuv2/src/main/scala/FMA.scala:177:28
    .io_deq_valid                      (_mulFIFO_io_deq_valid),
    .io_deq_bits_result                (_mulFIFO_io_deq_bits_result),
    .io_deq_bits_ctrl_regIndex         (_mulFIFO_io_deq_bits_ctrl_regIndex),
    .io_deq_bits_ctrl_warpID           (_mulFIFO_io_deq_bits_ctrl_warpID),
    .io_deq_bits_ctrl_vecMask          (_mulFIFO_io_deq_bits_ctrl_vecMask),
    .io_deq_bits_ctrl_wvd              (_mulFIFO_io_deq_bits_ctrl_wvd),
    .io_deq_bits_ctrl_wxd              (_mulFIFO_io_deq_bits_ctrl_wxd),
    .io_deq_bits_ctrl_spike_info_sm_id (_mulFIFO_io_deq_bits_ctrl_spike_info_sm_id),
    .io_deq_bits_ctrl_spike_info_pc    (_mulFIFO_io_deq_bits_ctrl_spike_info_pc),
    .io_deq_bits_ctrl_spike_info_inst  (_mulFIFO_io_deq_bits_ctrl_spike_info_inst)
  );
  Queue1_FPUOutput addFIFO (	// dependencies/fpuv2/src/main/scala/FMA.scala:168:23
    .clock                             (clock),
    .reset                             (reset),
    .io_enq_ready                      (_addFIFO_io_enq_ready),
    .io_enq_valid                      (_addPipe_io_out_valid),	// dependencies/fpuv2/src/main/scala/FMA.scala:119:23
    .io_enq_bits_result                (_addPipe_io_out_bits_result),	// dependencies/fpuv2/src/main/scala/FMA.scala:119:23
    .io_enq_bits_fflags                (_addPipe_io_out_bits_fflags),	// dependencies/fpuv2/src/main/scala/FMA.scala:119:23
    .io_enq_bits_ctrl_regIndex         (_addPipe_io_out_bits_ctrl_regIndex),	// dependencies/fpuv2/src/main/scala/FMA.scala:119:23
    .io_enq_bits_ctrl_warpID           (_addPipe_io_out_bits_ctrl_warpID),	// dependencies/fpuv2/src/main/scala/FMA.scala:119:23
    .io_enq_bits_ctrl_vecMask          (_addPipe_io_out_bits_ctrl_vecMask),	// dependencies/fpuv2/src/main/scala/FMA.scala:119:23
    .io_enq_bits_ctrl_wvd              (_addPipe_io_out_bits_ctrl_wvd),	// dependencies/fpuv2/src/main/scala/FMA.scala:119:23
    .io_enq_bits_ctrl_wxd              (_addPipe_io_out_bits_ctrl_wxd),	// dependencies/fpuv2/src/main/scala/FMA.scala:119:23
    .io_enq_bits_ctrl_spike_info_sm_id (_addPipe_io_out_bits_ctrl_spike_info_sm_id),	// dependencies/fpuv2/src/main/scala/FMA.scala:119:23
    .io_enq_bits_ctrl_spike_info_pc    (_addPipe_io_out_bits_ctrl_spike_info_pc),	// dependencies/fpuv2/src/main/scala/FMA.scala:119:23
    .io_enq_bits_ctrl_spike_info_inst  (_addPipe_io_out_bits_ctrl_spike_info_inst),	// dependencies/fpuv2/src/main/scala/FMA.scala:119:23
    .io_deq_ready                      (_toOutArbiter_io_in_0_ready),	// dependencies/fpuv2/src/main/scala/FMA.scala:177:28
    .io_deq_valid                      (_addFIFO_io_deq_valid),
    .io_deq_bits_result                (_addFIFO_io_deq_bits_result),
    .io_deq_bits_ctrl_regIndex         (_addFIFO_io_deq_bits_ctrl_regIndex),
    .io_deq_bits_ctrl_warpID           (_addFIFO_io_deq_bits_ctrl_warpID),
    .io_deq_bits_ctrl_vecMask          (_addFIFO_io_deq_bits_ctrl_vecMask),
    .io_deq_bits_ctrl_wvd              (_addFIFO_io_deq_bits_ctrl_wvd),
    .io_deq_bits_ctrl_wxd              (_addFIFO_io_deq_bits_ctrl_wxd),
    .io_deq_bits_ctrl_spike_info_sm_id (_addFIFO_io_deq_bits_ctrl_spike_info_sm_id),
    .io_deq_bits_ctrl_spike_info_pc    (_addFIFO_io_deq_bits_ctrl_spike_info_pc),
    .io_deq_bits_ctrl_spike_info_inst  (_addFIFO_io_deq_bits_ctrl_spike_info_inst)
  );
  Arbiter2_FPUOutput toOutArbiter (	// dependencies/fpuv2/src/main/scala/FMA.scala:177:28
    .io_in_0_ready                      (_toOutArbiter_io_in_0_ready),
    .io_in_0_valid                      (_addFIFO_io_deq_valid),	// dependencies/fpuv2/src/main/scala/FMA.scala:168:23
    .io_in_0_bits_result                (_addFIFO_io_deq_bits_result),	// dependencies/fpuv2/src/main/scala/FMA.scala:168:23
    .io_in_0_bits_ctrl_regIndex         (_addFIFO_io_deq_bits_ctrl_regIndex),	// dependencies/fpuv2/src/main/scala/FMA.scala:168:23
    .io_in_0_bits_ctrl_warpID           (_addFIFO_io_deq_bits_ctrl_warpID),	// dependencies/fpuv2/src/main/scala/FMA.scala:168:23
    .io_in_0_bits_ctrl_vecMask          (_addFIFO_io_deq_bits_ctrl_vecMask),	// dependencies/fpuv2/src/main/scala/FMA.scala:168:23
    .io_in_0_bits_ctrl_wvd              (_addFIFO_io_deq_bits_ctrl_wvd),	// dependencies/fpuv2/src/main/scala/FMA.scala:168:23
    .io_in_0_bits_ctrl_wxd              (_addFIFO_io_deq_bits_ctrl_wxd),	// dependencies/fpuv2/src/main/scala/FMA.scala:168:23
    .io_in_0_bits_ctrl_spike_info_sm_id (_addFIFO_io_deq_bits_ctrl_spike_info_sm_id),	// dependencies/fpuv2/src/main/scala/FMA.scala:168:23
    .io_in_0_bits_ctrl_spike_info_pc    (_addFIFO_io_deq_bits_ctrl_spike_info_pc),	// dependencies/fpuv2/src/main/scala/FMA.scala:168:23
    .io_in_0_bits_ctrl_spike_info_inst  (_addFIFO_io_deq_bits_ctrl_spike_info_inst),	// dependencies/fpuv2/src/main/scala/FMA.scala:168:23
    .io_in_1_ready                      (_toOutArbiter_io_in_1_ready),
    .io_in_1_valid                      (_mulFIFO_io_deq_valid),	// dependencies/fpuv2/src/main/scala/FMA.scala:167:23
    .io_in_1_bits_result                (_mulFIFO_io_deq_bits_result),	// dependencies/fpuv2/src/main/scala/FMA.scala:167:23
    .io_in_1_bits_ctrl_regIndex         (_mulFIFO_io_deq_bits_ctrl_regIndex),	// dependencies/fpuv2/src/main/scala/FMA.scala:167:23
    .io_in_1_bits_ctrl_warpID           (_mulFIFO_io_deq_bits_ctrl_warpID),	// dependencies/fpuv2/src/main/scala/FMA.scala:167:23
    .io_in_1_bits_ctrl_vecMask          (_mulFIFO_io_deq_bits_ctrl_vecMask),	// dependencies/fpuv2/src/main/scala/FMA.scala:167:23
    .io_in_1_bits_ctrl_wvd              (_mulFIFO_io_deq_bits_ctrl_wvd),	// dependencies/fpuv2/src/main/scala/FMA.scala:167:23
    .io_in_1_bits_ctrl_wxd              (_mulFIFO_io_deq_bits_ctrl_wxd),	// dependencies/fpuv2/src/main/scala/FMA.scala:167:23
    .io_in_1_bits_ctrl_spike_info_sm_id (_mulFIFO_io_deq_bits_ctrl_spike_info_sm_id),	// dependencies/fpuv2/src/main/scala/FMA.scala:167:23
    .io_in_1_bits_ctrl_spike_info_pc    (_mulFIFO_io_deq_bits_ctrl_spike_info_pc),	// dependencies/fpuv2/src/main/scala/FMA.scala:167:23
    .io_in_1_bits_ctrl_spike_info_inst  (_mulFIFO_io_deq_bits_ctrl_spike_info_inst),	// dependencies/fpuv2/src/main/scala/FMA.scala:167:23
    .io_out_ready                       (io_out_ready),
    .io_out_valid                       (io_out_valid),
    .io_out_bits_result                 (io_out_bits_result),
    .io_out_bits_ctrl_regIndex          (io_out_bits_ctrl_regIndex),
    .io_out_bits_ctrl_warpID            (io_out_bits_ctrl_warpID),
    .io_out_bits_ctrl_vecMask           (io_out_bits_ctrl_vecMask),
    .io_out_bits_ctrl_wvd               (io_out_bits_ctrl_wvd),
    .io_out_bits_ctrl_wxd               (io_out_bits_ctrl_wxd),
    .io_out_bits_ctrl_spike_info_sm_id  (io_out_bits_ctrl_spike_info_sm_id),
    .io_out_bits_ctrl_spike_info_pc     (io_out_bits_ctrl_spike_info_pc),
    .io_out_bits_ctrl_spike_info_inst   (io_out_bits_ctrl_spike_info_inst)
  );
  assign io_in_ready =
    (|(io_in_bits_op[2:1])) ? _mulPipe_io_in_ready : _toAddArbiterFIFO_1_io_enq_ready;	// dependencies/fpuv2/src/main/scala/FMA.scala:115:7, :118:23, :134:44, :166:21, dependencies/fpuv2/src/main/scala/utils/FPUOps.scala:63:{9,16}
endmodule

