# Makefile
TOPLEVEL_LANG=verilog
VERILOG_SOURCES=$(shell pwd)/adder.v
MODULE=test_adder
TOPLEVEL=adder

SIM=icarus
WAVES=1
include $(shell cocotb-config --makefiles)/Makefile.sim
