<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="386" />
   <clocksource preferredWidth="385" />
   <frequency preferredWidth="380" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Project,Library/Qsys Interconnect,Library,Library/Qsys Interconnect/Tri-State Components" />
 <window width="1440" height="860" x="0" y="0" />
 <hdlexample language="VERILOG" />
</preferences>
