0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/Felipe/Documents/VHDL - Sistemas Digitais/Cap 3/Resister/Resister.sim/sim_1/synth/timing/st_Register_time_synth.v,1492806475,verilog,,,,Resister;glbl,,,,,,,,
C:/Users/Felipe/Documents/VHDL - Sistemas Digitais/Cap 3/Resister/Resister.srcs/sim_1/new/st_Register.vhd,1492800894,vhdl,,,,st_register,,,,,,,,
