/dts-v1/;

/include/ "zynq-zc706.dtsi"

/ {
	clocks {
		ad9683_clkin: clock@0 {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <250000000>;
			clock-output-names = "clkin";
		};
	};

	fpga_axi: fpga-axi@0 {
		compatible = "simple-bus";
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges;

		i2c0: i2c@0 {
			compatible = "xlnx,axi-iic-1.02.a", "xlnx,xps-iic-2.00.a";
			interrupt-parent = <&gic>;
			interrupts = < 0 55 4 >;
			reg = < 0x41600000 0x10000 >;
			bus-id = <0>;
			#address-cells = <1>;
			#size-cells = <0>;

			i2cswitch@74 {
				compatible = "nxp,pca9548";
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0x74>;

				i2c@0 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0>;
					osc@5d {
						compatible = "si570";
						reg = <0x5d>;
						factory-fout = <156250000>;
						initial-fout = <148500000>;
					};
				};

				i2c_adv7511: i2c@1 {
				    #address-cells = <1>;
				    #size-cells = <0>;
				    reg = <1>;

				    adv7511: adv7511 {
						compatible = "adi,adv7511";
						reg = <0x39>;

						adi,input-id = <0x00>;
						adi,input-style = <0x01>;
						adi,bit-justification = <0x00>;
						adi,input-color-depth = <0x3>;
						adi,sync-pulse = <0x03>;
						adi,up-conversion = <0x00>;
						adi,timing-generation-sequence = <0x00>;
						adi,vsync-polarity = <0x02>;
						adi,hsync-polarity = <0x02>;
						adi,tdms-clock-inversion;
						adi,clock-delay = <0x03>;
				    };
				};

				i2c@2 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <2>;
					eeprom@54 {
						compatible = "at,24c08";
						reg = <0x54>;
					};
				};

				i2c@3 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <3>;
					gpio@21 {
						compatible = "ti,tca6416";
						reg = <0x21>;
						gpio-controller;
						#gpio-cells = <2>;
					};
				};

				i2c@4 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <4>;
					rtc@54 {
						compatible = "nxp,pcf8563";
						reg = <0x51>;
					};
				};

				i2c@5 { /* HPC IIC */
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <5>;

					eeprom@50 {
						compatible = "at24,24c02";
						reg = <0x50>;
					};

					eeprom@54 {
						compatible = "at24,24c02";
						reg = <0x54>;
					};
				};

				i2c@6 { /* LPC IIC */
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <6>;
					eeprom@50 {
						compatible = "at24,24c02";
						reg = <0x50>;
					};

					eeprom@54 {
						compatible = "at24,24c02";
						reg = <0x54>;
					};
				};

			};
		};

		axi_vdma_0: axivdma@43000000 {
			#address-cells = <1>;
			#size-cells = <1>;
			#dma-cells = <1>;
			compatible = "xlnx,axi-vdma";
			ranges = < 0x43000000 0x43000000 0x10000 >;
			reg = < 0x43000000 0x10000 >;
			xlnx,include-sg = <0x0>;
			xlnx,num-fstores = <0x3>;
			dma-channel@43000000 {
				compatible = "xlnx,axi-vdma-mm2s-channel";
				interrupts = <0 57 0x4>;
				xlnx,datawidth = <0x40>;
				xlnx,genlock-mode = <0x0>;
				xlnx,include-dre = <0x0>;
			};
		};

		fpga_clock: fpga_clock {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency  = <200000000>;
		};

		hdmi_clock: axi-clkgen@79020000 {
			compatible = "adi,axi-clkgen-1.00.a";
			reg = < 0x79020000 0x10000 >;
			#clock-cells = <0>;
			clocks = <&fpga_clock>;
		};

		axi_hdmi@70e00000 {
			compatible = "adi,axi-hdmi-1.00.a";
			reg = <0x70e00000 0x10000>;
			encoder-slave = <&adv7511>;
			dma-request = <&axi_vdma_0 0>;
			clocks = <&hdmi_clock>;
			adi,is-rgb;
		};

		axi_dma_0: axidma@40420000 {
			#address-cells = <1>;
			#size-cells = <1>;
			#dma-cells = <1>;
			compatible = "xlnx,axi-dma";
			reg = < 0x40400000 0x10000 >;
//			xlnx,sg-include-stscntrl-strm = <0x0>;
			dma-channel@41e20030 {
				compatible = "xlnx,axi-dma-s2mm-channel";
				interrupt-parent = <&gic>;
				interrupts = < 0 59 4 >;
				xlnx,datawidth = <0x40>;
				xlnx,include-dre = <0x0>;
			} ;
		} ;

		axi_jesd204b_rx1_0: axi-jesd204b-rx1@6f400000 {
			compatible = "xlnx,axi-jesd204b-rx1-1.00.a";
			reg = < 0x6f400000 0x10000 >;
			jesd,lanesync_en;
			jesd,scramble_en;
			jesd,frames-per-multiframe = <32>;
			jesd,bytes-per-frame = <2>;
			clocks = <&ad9683_clkin 0>;
			clock-names = "clkin";
		} ;

		axi_spi_0: spi@42000000 {
			compatible = "xlnx,axi-spi-1.02.a", "xlnx,xps-spi-2.00.a";
			#address-cells = <1>;
			#size-cells = <0>;
			interrupt-parent = <&gic>;
			interrupts = < 0 58 4 >;
			reg = < 0x42000000 0x10000 >;
			xlnx,family = "zynq";
			xlnx,fifo-exist = <0x1>;
			xlnx,instance = "axi_spi_0";
			xlnx,num-ss-bits = <0x2>;
			xlnx,num-transfer-bits = <0x8>;
			xlnx,sck-ratio = <0x10>;

			adc0_ad9683: ad9683@0 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "ad9683";
				reg = <0>;
				spi-max-frequency = <10000000>;
				clocks = <&ad9683_clkin 0>;
				clock-names = "clkin";
			};
		} ;

		axi_ad9863: cf-ad9683@79000000 {
			compatible = "xlnx,axi-ad9683-1.00.a";
			reg = < 0x79000000 0x10000 >;
			dma-request = <&axi_dma_0 0>;
			spibus-connected = <&adc0_ad9683>;
			xlnx,dphase-timeout = <0x8>;
			xlnx,family = "zynq";
			xlnx,num-mem = <0x1>;
			xlnx,num-reg = <0x1>;
			xlnx,s-axi-min-size = <0x1ff>;
			xlnx,slv-awidth = <0x20>;
			xlnx,slv-dwidth = <0x20>;
			xlnx,use-wstrb = <0x0>;
		} ;

	};
};
