# Hi there, I'm Hitesh Soni ğŸ‘‹

ğŸ“ I'm a pre-final year Electronics and Communication Engineering student at **IIIT Nagpur**.
ğŸ’¡ Passionate about digital logic and VLSI, I enjoy building complex systems from the ground up, starting from the transistor level.

---

### ğŸ› ï¸ My Tech Stack

| **Domain** | **Technologies & Tools** |
| :--- | :--- |
| **HDLs** | `Verilog` `VHDL` |
| **VLSI Tools** | `Xilinx Vivado` `GTKWave` `EDA Playground` `ModelSim` |
| **System Design** | `MATLAB Simulink` `CST Studio Suite` |
| **Programming** | `C` `Python` `JavaScript` |

---

### ğŸŒ± Iâ€™m currently focused on:

-   **Hardware Description (Verilog):**
    -   Designing and implementing combinational and sequential logic circuits (e.g., ALUs, FSMs).
    -   Writing robust, synthesizable code and practicing verification on platforms like HDLBits.
-   **RTL Design & Verification:**
    -   Developing clean, modular RTL blocks and creating custom testbenches for thorough validation.
    -   Analyzing waveforms to debug and ensure functional correctness.
-   **Antenna Design:**
    -   Exploring simulation and analysis of various antenna types using CST Studio Suite.

---

### ğŸš€ My Projects

<table>
<tr>
<td width="50%">
  <h3>ğŸ’» Single-Cycle RISC-V Processor</h3>
  <p>Designed and implemented a 32-bit single-cycle processor from scratch, capable of executing a core subset of the RV32I instruction set.</p>
  <ul>
    <li>Built a complete datapath including a PC, Register File, ALU, and Memory interfaces.</li>
    <li>Developed a dynamic, multi-level Control Unit to decode opcodes and manage the datapath signals.</li>
    <li>Verified functional correctness for R, I, S, and B-type instructions using custom Verilog testbenches.</li>
  </ul>
  <p><b>Tech Stack:</b> Verilog, Xilinx Vivado</p>
  <a href="https://github.com/hiteshsoni024/Single-Cycle-RISCV-Processor" target="_blank"><b>View on GitHub &rarr;</b></a>
</td>
<td width="50%">
  <h3>ğŸ” RF-Based Secure Audio Communication</h3>
  <p>Designed and simulated a complete end-to-end secure analog communication system. This project showcases my skills in system modeling and signal processing.</p>
  <ul>
    <li>Implemented XOR-based encryption/decryption for audio signal security.</li>
    <li>Developed transmitter & receiver chains in Simulink, focusing on modulation and channel modeling.</li>
  </ul>
  <p><b>Tech Stack:</b> MATLAB, Simulink</p>
  <a href="https://github.com/hiteshsoni024/RF-Secure-Audio-Communication" target="_blank"><b>View on GitHub &rarr;</b></a>
</td>
</tr>
    <tr>
   <td width="50%">
  <h3>ğŸŒ IIITN Website Redesign (4th Place)</h3>
  <p>Collaborated in an inter-college competition to redesign the official institute website, enhancing its UI/UX and code structure.</p>
  <ul>
    <li>Developed responsive front-end components and improved overall site navigation.</li>
    <li>Contributed to a team effort that secured 4th place, demonstrating strong teamwork and front-end skills under pressure.</li>
  </ul>
  <p><b>Tech Stack:</b> HTML, CSS, JavaScript (Add other tech you used)</p>
  <a href="https://github.com/hiteshsoni024/Website-IIITN" target="_blank"><b>View on GitHub &rarr;</b></a>
</td>
    </tr>
</table>

---

### ğŸ“« Let's Connect

<p align="left">
  <a href="https://www.linkedin.com/in/hitesh-soni-09aa832a9" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-%230077B5.svg?&style=for-the-badge&logo=linkedin&logoColor=white" />
  </a>
  <a href="mailto:sonihitesh2024@gmail.com">
    <img src="https://img.shields.io/badge/Gmail-%23D14836.svg?&style=for-the-badge&logo=gmail&logoColor=white" />
  </a>
</p>

> â€œLearning to build from the transistor up â€” one module at a time.â€
