
ADC-interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006adc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000404  08006c80  08006c80  00016c80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007084  08007084  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08007084  08007084  00017084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800708c  0800708c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800708c  0800708c  0001708c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007090  08007090  00017090  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08007094  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000110  200001dc  08007270  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ec  08007270  000202ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010fea  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000217d  00000000  00000000  000311f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc8  00000000  00000000  00033378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d00  00000000  00000000  00034140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001868c  00000000  00000000  00034e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010086  00000000  00000000  0004d4cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a8ee  00000000  00000000  0005d552  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f7e40  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004bd4  00000000  00000000  000f7e94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006c64 	.word	0x08006c64

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08006c64 	.word	0x08006c64

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b96e 	b.w	8000f4c <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468c      	mov	ip, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	f040 8083 	bne.w	8000d9e <__udivmoddi4+0x116>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d947      	bls.n	8000d2e <__udivmoddi4+0xa6>
 8000c9e:	fab2 f282 	clz	r2, r2
 8000ca2:	b142      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	f1c2 0020 	rsb	r0, r2, #32
 8000ca8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cac:	4091      	lsls	r1, r2
 8000cae:	4097      	lsls	r7, r2
 8000cb0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cb4:	4094      	lsls	r4, r2
 8000cb6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cba:	0c23      	lsrs	r3, r4, #16
 8000cbc:	fbbc f6f8 	udiv	r6, ip, r8
 8000cc0:	fa1f fe87 	uxth.w	lr, r7
 8000cc4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cc8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ccc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d909      	bls.n	8000ce8 <__udivmoddi4+0x60>
 8000cd4:	18fb      	adds	r3, r7, r3
 8000cd6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cda:	f080 8119 	bcs.w	8000f10 <__udivmoddi4+0x288>
 8000cde:	4299      	cmp	r1, r3
 8000ce0:	f240 8116 	bls.w	8000f10 <__udivmoddi4+0x288>
 8000ce4:	3e02      	subs	r6, #2
 8000ce6:	443b      	add	r3, r7
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf0:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cfc:	45a6      	cmp	lr, r4
 8000cfe:	d909      	bls.n	8000d14 <__udivmoddi4+0x8c>
 8000d00:	193c      	adds	r4, r7, r4
 8000d02:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d06:	f080 8105 	bcs.w	8000f14 <__udivmoddi4+0x28c>
 8000d0a:	45a6      	cmp	lr, r4
 8000d0c:	f240 8102 	bls.w	8000f14 <__udivmoddi4+0x28c>
 8000d10:	3802      	subs	r0, #2
 8000d12:	443c      	add	r4, r7
 8000d14:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d18:	eba4 040e 	sub.w	r4, r4, lr
 8000d1c:	2600      	movs	r6, #0
 8000d1e:	b11d      	cbz	r5, 8000d28 <__udivmoddi4+0xa0>
 8000d20:	40d4      	lsrs	r4, r2
 8000d22:	2300      	movs	r3, #0
 8000d24:	e9c5 4300 	strd	r4, r3, [r5]
 8000d28:	4631      	mov	r1, r6
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	b902      	cbnz	r2, 8000d32 <__udivmoddi4+0xaa>
 8000d30:	deff      	udf	#255	; 0xff
 8000d32:	fab2 f282 	clz	r2, r2
 8000d36:	2a00      	cmp	r2, #0
 8000d38:	d150      	bne.n	8000ddc <__udivmoddi4+0x154>
 8000d3a:	1bcb      	subs	r3, r1, r7
 8000d3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d40:	fa1f f887 	uxth.w	r8, r7
 8000d44:	2601      	movs	r6, #1
 8000d46:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d4a:	0c21      	lsrs	r1, r4, #16
 8000d4c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d50:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d54:	fb08 f30c 	mul.w	r3, r8, ip
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0xe4>
 8000d5c:	1879      	adds	r1, r7, r1
 8000d5e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0xe2>
 8000d64:	428b      	cmp	r3, r1
 8000d66:	f200 80e9 	bhi.w	8000f3c <__udivmoddi4+0x2b4>
 8000d6a:	4684      	mov	ip, r0
 8000d6c:	1ac9      	subs	r1, r1, r3
 8000d6e:	b2a3      	uxth	r3, r4
 8000d70:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d74:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d78:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d7c:	fb08 f800 	mul.w	r8, r8, r0
 8000d80:	45a0      	cmp	r8, r4
 8000d82:	d907      	bls.n	8000d94 <__udivmoddi4+0x10c>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x10a>
 8000d8c:	45a0      	cmp	r8, r4
 8000d8e:	f200 80d9 	bhi.w	8000f44 <__udivmoddi4+0x2bc>
 8000d92:	4618      	mov	r0, r3
 8000d94:	eba4 0408 	sub.w	r4, r4, r8
 8000d98:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d9c:	e7bf      	b.n	8000d1e <__udivmoddi4+0x96>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0x12e>
 8000da2:	2d00      	cmp	r5, #0
 8000da4:	f000 80b1 	beq.w	8000f0a <__udivmoddi4+0x282>
 8000da8:	2600      	movs	r6, #0
 8000daa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dae:	4630      	mov	r0, r6
 8000db0:	4631      	mov	r1, r6
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	fab3 f683 	clz	r6, r3
 8000dba:	2e00      	cmp	r6, #0
 8000dbc:	d14a      	bne.n	8000e54 <__udivmoddi4+0x1cc>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d302      	bcc.n	8000dc8 <__udivmoddi4+0x140>
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	f200 80b8 	bhi.w	8000f38 <__udivmoddi4+0x2b0>
 8000dc8:	1a84      	subs	r4, r0, r2
 8000dca:	eb61 0103 	sbc.w	r1, r1, r3
 8000dce:	2001      	movs	r0, #1
 8000dd0:	468c      	mov	ip, r1
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	d0a8      	beq.n	8000d28 <__udivmoddi4+0xa0>
 8000dd6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dda:	e7a5      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f603 	lsr.w	r6, r0, r3
 8000de4:	4097      	lsls	r7, r2
 8000de6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dea:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dee:	40d9      	lsrs	r1, r3
 8000df0:	4330      	orrs	r0, r6
 8000df2:	0c03      	lsrs	r3, r0, #16
 8000df4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000df8:	fa1f f887 	uxth.w	r8, r7
 8000dfc:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e04:	fb06 f108 	mul.w	r1, r6, r8
 8000e08:	4299      	cmp	r1, r3
 8000e0a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e0e:	d909      	bls.n	8000e24 <__udivmoddi4+0x19c>
 8000e10:	18fb      	adds	r3, r7, r3
 8000e12:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e16:	f080 808d 	bcs.w	8000f34 <__udivmoddi4+0x2ac>
 8000e1a:	4299      	cmp	r1, r3
 8000e1c:	f240 808a 	bls.w	8000f34 <__udivmoddi4+0x2ac>
 8000e20:	3e02      	subs	r6, #2
 8000e22:	443b      	add	r3, r7
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b281      	uxth	r1, r0
 8000e28:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e2c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e30:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e34:	fb00 f308 	mul.w	r3, r0, r8
 8000e38:	428b      	cmp	r3, r1
 8000e3a:	d907      	bls.n	8000e4c <__udivmoddi4+0x1c4>
 8000e3c:	1879      	adds	r1, r7, r1
 8000e3e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e42:	d273      	bcs.n	8000f2c <__udivmoddi4+0x2a4>
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d971      	bls.n	8000f2c <__udivmoddi4+0x2a4>
 8000e48:	3802      	subs	r0, #2
 8000e4a:	4439      	add	r1, r7
 8000e4c:	1acb      	subs	r3, r1, r3
 8000e4e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e52:	e778      	b.n	8000d46 <__udivmoddi4+0xbe>
 8000e54:	f1c6 0c20 	rsb	ip, r6, #32
 8000e58:	fa03 f406 	lsl.w	r4, r3, r6
 8000e5c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e60:	431c      	orrs	r4, r3
 8000e62:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e66:	fa01 f306 	lsl.w	r3, r1, r6
 8000e6a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e6e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e72:	431f      	orrs	r7, r3
 8000e74:	0c3b      	lsrs	r3, r7, #16
 8000e76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e7a:	fa1f f884 	uxth.w	r8, r4
 8000e7e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e82:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e86:	fb09 fa08 	mul.w	sl, r9, r8
 8000e8a:	458a      	cmp	sl, r1
 8000e8c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e90:	fa00 f306 	lsl.w	r3, r0, r6
 8000e94:	d908      	bls.n	8000ea8 <__udivmoddi4+0x220>
 8000e96:	1861      	adds	r1, r4, r1
 8000e98:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e9c:	d248      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000e9e:	458a      	cmp	sl, r1
 8000ea0:	d946      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000ea2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ea6:	4421      	add	r1, r4
 8000ea8:	eba1 010a 	sub.w	r1, r1, sl
 8000eac:	b2bf      	uxth	r7, r7
 8000eae:	fbb1 f0fe 	udiv	r0, r1, lr
 8000eb2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000eb6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eba:	fb00 f808 	mul.w	r8, r0, r8
 8000ebe:	45b8      	cmp	r8, r7
 8000ec0:	d907      	bls.n	8000ed2 <__udivmoddi4+0x24a>
 8000ec2:	19e7      	adds	r7, r4, r7
 8000ec4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ec8:	d22e      	bcs.n	8000f28 <__udivmoddi4+0x2a0>
 8000eca:	45b8      	cmp	r8, r7
 8000ecc:	d92c      	bls.n	8000f28 <__udivmoddi4+0x2a0>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	4427      	add	r7, r4
 8000ed2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ed6:	eba7 0708 	sub.w	r7, r7, r8
 8000eda:	fba0 8902 	umull	r8, r9, r0, r2
 8000ede:	454f      	cmp	r7, r9
 8000ee0:	46c6      	mov	lr, r8
 8000ee2:	4649      	mov	r1, r9
 8000ee4:	d31a      	bcc.n	8000f1c <__udivmoddi4+0x294>
 8000ee6:	d017      	beq.n	8000f18 <__udivmoddi4+0x290>
 8000ee8:	b15d      	cbz	r5, 8000f02 <__udivmoddi4+0x27a>
 8000eea:	ebb3 020e 	subs.w	r2, r3, lr
 8000eee:	eb67 0701 	sbc.w	r7, r7, r1
 8000ef2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ef6:	40f2      	lsrs	r2, r6
 8000ef8:	ea4c 0202 	orr.w	r2, ip, r2
 8000efc:	40f7      	lsrs	r7, r6
 8000efe:	e9c5 2700 	strd	r2, r7, [r5]
 8000f02:	2600      	movs	r6, #0
 8000f04:	4631      	mov	r1, r6
 8000f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e70b      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e9      	b.n	8000ce8 <__udivmoddi4+0x60>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6fd      	b.n	8000d14 <__udivmoddi4+0x8c>
 8000f18:	4543      	cmp	r3, r8
 8000f1a:	d2e5      	bcs.n	8000ee8 <__udivmoddi4+0x260>
 8000f1c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f20:	eb69 0104 	sbc.w	r1, r9, r4
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7df      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e7d2      	b.n	8000ed2 <__udivmoddi4+0x24a>
 8000f2c:	4660      	mov	r0, ip
 8000f2e:	e78d      	b.n	8000e4c <__udivmoddi4+0x1c4>
 8000f30:	4681      	mov	r9, r0
 8000f32:	e7b9      	b.n	8000ea8 <__udivmoddi4+0x220>
 8000f34:	4666      	mov	r6, ip
 8000f36:	e775      	b.n	8000e24 <__udivmoddi4+0x19c>
 8000f38:	4630      	mov	r0, r6
 8000f3a:	e74a      	b.n	8000dd2 <__udivmoddi4+0x14a>
 8000f3c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f40:	4439      	add	r1, r7
 8000f42:	e713      	b.n	8000d6c <__udivmoddi4+0xe4>
 8000f44:	3802      	subs	r0, #2
 8000f46:	443c      	add	r4, r7
 8000f48:	e724      	b.n	8000d94 <__udivmoddi4+0x10c>
 8000f4a:	bf00      	nop

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f54:	f000 fc2a 	bl	80017ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f58:	f000 f814 	bl	8000f84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f5c:	f000 f948 	bl	80011f0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f60:	f000 f91c 	bl	800119c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000f64:	f000 f87a 	bl	800105c <MX_ADC1_Init>
  MX_TIM2_Init();
 8000f68:	f000 f8ca 	bl	8001100 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start(&htim2);
 8000f6c:	4803      	ldr	r0, [pc, #12]	; (8000f7c <main+0x2c>)
 8000f6e:	f002 f88f 	bl	8003090 <HAL_TIM_Base_Start>
	HAL_ADC_Start_IT(&hadc1);
 8000f72:	4803      	ldr	r0, [pc, #12]	; (8000f80 <main+0x30>)
 8000f74:	f000 fcd0 	bl	8001918 <HAL_ADC_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000f78:	e7fe      	b.n	8000f78 <main+0x28>
 8000f7a:	bf00      	nop
 8000f7c:	2000024c 	.word	0x2000024c
 8000f80:	20000204 	.word	0x20000204

08000f84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b094      	sub	sp, #80	; 0x50
 8000f88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f8a:	f107 0320 	add.w	r3, r7, #32
 8000f8e:	2230      	movs	r2, #48	; 0x30
 8000f90:	2100      	movs	r1, #0
 8000f92:	4618      	mov	r0, r3
 8000f94:	f002 ffb4 	bl	8003f00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f98:	f107 030c 	add.w	r3, r7, #12
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	601a      	str	r2, [r3, #0]
 8000fa0:	605a      	str	r2, [r3, #4]
 8000fa2:	609a      	str	r2, [r3, #8]
 8000fa4:	60da      	str	r2, [r3, #12]
 8000fa6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fa8:	2300      	movs	r3, #0
 8000faa:	60bb      	str	r3, [r7, #8]
 8000fac:	4b29      	ldr	r3, [pc, #164]	; (8001054 <SystemClock_Config+0xd0>)
 8000fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fb0:	4a28      	ldr	r2, [pc, #160]	; (8001054 <SystemClock_Config+0xd0>)
 8000fb2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fb6:	6413      	str	r3, [r2, #64]	; 0x40
 8000fb8:	4b26      	ldr	r3, [pc, #152]	; (8001054 <SystemClock_Config+0xd0>)
 8000fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fc0:	60bb      	str	r3, [r7, #8]
 8000fc2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	607b      	str	r3, [r7, #4]
 8000fc8:	4b23      	ldr	r3, [pc, #140]	; (8001058 <SystemClock_Config+0xd4>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000fd0:	4a21      	ldr	r2, [pc, #132]	; (8001058 <SystemClock_Config+0xd4>)
 8000fd2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000fd6:	6013      	str	r3, [r2, #0]
 8000fd8:	4b1f      	ldr	r3, [pc, #124]	; (8001058 <SystemClock_Config+0xd4>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000fe0:	607b      	str	r3, [r7, #4]
 8000fe2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fe4:	2302      	movs	r3, #2
 8000fe6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fec:	2310      	movs	r3, #16
 8000fee:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ff0:	2302      	movs	r3, #2
 8000ff2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000ff8:	2310      	movs	r3, #16
 8000ffa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000ffc:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001000:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001002:	2304      	movs	r3, #4
 8001004:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001006:	2307      	movs	r3, #7
 8001008:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800100a:	f107 0320 	add.w	r3, r7, #32
 800100e:	4618      	mov	r0, r3
 8001010:	f001 fb7a 	bl	8002708 <HAL_RCC_OscConfig>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800101a:	f000 f99f 	bl	800135c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800101e:	230f      	movs	r3, #15
 8001020:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001022:	2302      	movs	r3, #2
 8001024:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001026:	2300      	movs	r3, #0
 8001028:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800102a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800102e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001030:	2300      	movs	r3, #0
 8001032:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001034:	f107 030c 	add.w	r3, r7, #12
 8001038:	2102      	movs	r1, #2
 800103a:	4618      	mov	r0, r3
 800103c:	f001 fddc 	bl	8002bf8 <HAL_RCC_ClockConfig>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001046:	f000 f989 	bl	800135c <Error_Handler>
  }
}
 800104a:	bf00      	nop
 800104c:	3750      	adds	r7, #80	; 0x50
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	40023800 	.word	0x40023800
 8001058:	40007000 	.word	0x40007000

0800105c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001062:	463b      	mov	r3, r7
 8001064:	2200      	movs	r2, #0
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	605a      	str	r2, [r3, #4]
 800106a:	609a      	str	r2, [r3, #8]
 800106c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800106e:	4b22      	ldr	r3, [pc, #136]	; (80010f8 <MX_ADC1_Init+0x9c>)
 8001070:	4a22      	ldr	r2, [pc, #136]	; (80010fc <MX_ADC1_Init+0xa0>)
 8001072:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001074:	4b20      	ldr	r3, [pc, #128]	; (80010f8 <MX_ADC1_Init+0x9c>)
 8001076:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800107a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800107c:	4b1e      	ldr	r3, [pc, #120]	; (80010f8 <MX_ADC1_Init+0x9c>)
 800107e:	2200      	movs	r2, #0
 8001080:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001082:	4b1d      	ldr	r3, [pc, #116]	; (80010f8 <MX_ADC1_Init+0x9c>)
 8001084:	2200      	movs	r2, #0
 8001086:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001088:	4b1b      	ldr	r3, [pc, #108]	; (80010f8 <MX_ADC1_Init+0x9c>)
 800108a:	2200      	movs	r2, #0
 800108c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800108e:	4b1a      	ldr	r3, [pc, #104]	; (80010f8 <MX_ADC1_Init+0x9c>)
 8001090:	2200      	movs	r2, #0
 8001092:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001096:	4b18      	ldr	r3, [pc, #96]	; (80010f8 <MX_ADC1_Init+0x9c>)
 8001098:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800109c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 800109e:	4b16      	ldr	r3, [pc, #88]	; (80010f8 <MX_ADC1_Init+0x9c>)
 80010a0:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80010a4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010a6:	4b14      	ldr	r3, [pc, #80]	; (80010f8 <MX_ADC1_Init+0x9c>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80010ac:	4b12      	ldr	r3, [pc, #72]	; (80010f8 <MX_ADC1_Init+0x9c>)
 80010ae:	2201      	movs	r2, #1
 80010b0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010b2:	4b11      	ldr	r3, [pc, #68]	; (80010f8 <MX_ADC1_Init+0x9c>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010ba:	4b0f      	ldr	r3, [pc, #60]	; (80010f8 <MX_ADC1_Init+0x9c>)
 80010bc:	2201      	movs	r2, #1
 80010be:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010c0:	480d      	ldr	r0, [pc, #52]	; (80010f8 <MX_ADC1_Init+0x9c>)
 80010c2:	f000 fbe5 	bl	8001890 <HAL_ADC_Init>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 80010cc:	f000 f946 	bl	800135c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80010d0:	2301      	movs	r3, #1
 80010d2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80010d4:	2301      	movs	r3, #1
 80010d6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80010d8:	2307      	movs	r3, #7
 80010da:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010dc:	463b      	mov	r3, r7
 80010de:	4619      	mov	r1, r3
 80010e0:	4805      	ldr	r0, [pc, #20]	; (80010f8 <MX_ADC1_Init+0x9c>)
 80010e2:	f000 fe39 	bl	8001d58 <HAL_ADC_ConfigChannel>
 80010e6:	4603      	mov	r3, r0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d001      	beq.n	80010f0 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80010ec:	f000 f936 	bl	800135c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010f0:	bf00      	nop
 80010f2:	3710      	adds	r7, #16
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	20000204 	.word	0x20000204
 80010fc:	40012000 	.word	0x40012000

08001100 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b086      	sub	sp, #24
 8001104:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001106:	f107 0308 	add.w	r3, r7, #8
 800110a:	2200      	movs	r2, #0
 800110c:	601a      	str	r2, [r3, #0]
 800110e:	605a      	str	r2, [r3, #4]
 8001110:	609a      	str	r2, [r3, #8]
 8001112:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001114:	463b      	mov	r3, r7
 8001116:	2200      	movs	r2, #0
 8001118:	601a      	str	r2, [r3, #0]
 800111a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800111c:	4b1e      	ldr	r3, [pc, #120]	; (8001198 <MX_TIM2_Init+0x98>)
 800111e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001122:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2000-1;
 8001124:	4b1c      	ldr	r3, [pc, #112]	; (8001198 <MX_TIM2_Init+0x98>)
 8001126:	f240 72cf 	movw	r2, #1999	; 0x7cf
 800112a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800112c:	4b1a      	ldr	r3, [pc, #104]	; (8001198 <MX_TIM2_Init+0x98>)
 800112e:	2200      	movs	r2, #0
 8001130:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 42000-1;
 8001132:	4b19      	ldr	r3, [pc, #100]	; (8001198 <MX_TIM2_Init+0x98>)
 8001134:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8001138:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800113a:	4b17      	ldr	r3, [pc, #92]	; (8001198 <MX_TIM2_Init+0x98>)
 800113c:	2200      	movs	r2, #0
 800113e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001140:	4b15      	ldr	r3, [pc, #84]	; (8001198 <MX_TIM2_Init+0x98>)
 8001142:	2200      	movs	r2, #0
 8001144:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001146:	4814      	ldr	r0, [pc, #80]	; (8001198 <MX_TIM2_Init+0x98>)
 8001148:	f001 ff52 	bl	8002ff0 <HAL_TIM_Base_Init>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d001      	beq.n	8001156 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001152:	f000 f903 	bl	800135c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001156:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800115a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800115c:	f107 0308 	add.w	r3, r7, #8
 8001160:	4619      	mov	r1, r3
 8001162:	480d      	ldr	r0, [pc, #52]	; (8001198 <MX_TIM2_Init+0x98>)
 8001164:	f002 f8f6 	bl	8003354 <HAL_TIM_ConfigClockSource>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800116e:	f000 f8f5 	bl	800135c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001172:	2320      	movs	r3, #32
 8001174:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001176:	2300      	movs	r3, #0
 8001178:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800117a:	463b      	mov	r3, r7
 800117c:	4619      	mov	r1, r3
 800117e:	4806      	ldr	r0, [pc, #24]	; (8001198 <MX_TIM2_Init+0x98>)
 8001180:	f002 fafc 	bl	800377c <HAL_TIMEx_MasterConfigSynchronization>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800118a:	f000 f8e7 	bl	800135c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800118e:	bf00      	nop
 8001190:	3718      	adds	r7, #24
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	2000024c 	.word	0x2000024c

0800119c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011a0:	4b11      	ldr	r3, [pc, #68]	; (80011e8 <MX_USART2_UART_Init+0x4c>)
 80011a2:	4a12      	ldr	r2, [pc, #72]	; (80011ec <MX_USART2_UART_Init+0x50>)
 80011a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011a6:	4b10      	ldr	r3, [pc, #64]	; (80011e8 <MX_USART2_UART_Init+0x4c>)
 80011a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011ae:	4b0e      	ldr	r3, [pc, #56]	; (80011e8 <MX_USART2_UART_Init+0x4c>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011b4:	4b0c      	ldr	r3, [pc, #48]	; (80011e8 <MX_USART2_UART_Init+0x4c>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011ba:	4b0b      	ldr	r3, [pc, #44]	; (80011e8 <MX_USART2_UART_Init+0x4c>)
 80011bc:	2200      	movs	r2, #0
 80011be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011c0:	4b09      	ldr	r3, [pc, #36]	; (80011e8 <MX_USART2_UART_Init+0x4c>)
 80011c2:	220c      	movs	r2, #12
 80011c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011c6:	4b08      	ldr	r3, [pc, #32]	; (80011e8 <MX_USART2_UART_Init+0x4c>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011cc:	4b06      	ldr	r3, [pc, #24]	; (80011e8 <MX_USART2_UART_Init+0x4c>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011d2:	4805      	ldr	r0, [pc, #20]	; (80011e8 <MX_USART2_UART_Init+0x4c>)
 80011d4:	f002 fb54 	bl	8003880 <HAL_UART_Init>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80011de:	f000 f8bd 	bl	800135c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011e2:	bf00      	nop
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	20000294 	.word	0x20000294
 80011ec:	40004400 	.word	0x40004400

080011f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b08a      	sub	sp, #40	; 0x28
 80011f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f6:	f107 0314 	add.w	r3, r7, #20
 80011fa:	2200      	movs	r2, #0
 80011fc:	601a      	str	r2, [r3, #0]
 80011fe:	605a      	str	r2, [r3, #4]
 8001200:	609a      	str	r2, [r3, #8]
 8001202:	60da      	str	r2, [r3, #12]
 8001204:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001206:	2300      	movs	r3, #0
 8001208:	613b      	str	r3, [r7, #16]
 800120a:	4b2d      	ldr	r3, [pc, #180]	; (80012c0 <MX_GPIO_Init+0xd0>)
 800120c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120e:	4a2c      	ldr	r2, [pc, #176]	; (80012c0 <MX_GPIO_Init+0xd0>)
 8001210:	f043 0304 	orr.w	r3, r3, #4
 8001214:	6313      	str	r3, [r2, #48]	; 0x30
 8001216:	4b2a      	ldr	r3, [pc, #168]	; (80012c0 <MX_GPIO_Init+0xd0>)
 8001218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121a:	f003 0304 	and.w	r3, r3, #4
 800121e:	613b      	str	r3, [r7, #16]
 8001220:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001222:	2300      	movs	r3, #0
 8001224:	60fb      	str	r3, [r7, #12]
 8001226:	4b26      	ldr	r3, [pc, #152]	; (80012c0 <MX_GPIO_Init+0xd0>)
 8001228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122a:	4a25      	ldr	r2, [pc, #148]	; (80012c0 <MX_GPIO_Init+0xd0>)
 800122c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001230:	6313      	str	r3, [r2, #48]	; 0x30
 8001232:	4b23      	ldr	r3, [pc, #140]	; (80012c0 <MX_GPIO_Init+0xd0>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001236:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800123a:	60fb      	str	r3, [r7, #12]
 800123c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800123e:	2300      	movs	r3, #0
 8001240:	60bb      	str	r3, [r7, #8]
 8001242:	4b1f      	ldr	r3, [pc, #124]	; (80012c0 <MX_GPIO_Init+0xd0>)
 8001244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001246:	4a1e      	ldr	r2, [pc, #120]	; (80012c0 <MX_GPIO_Init+0xd0>)
 8001248:	f043 0301 	orr.w	r3, r3, #1
 800124c:	6313      	str	r3, [r2, #48]	; 0x30
 800124e:	4b1c      	ldr	r3, [pc, #112]	; (80012c0 <MX_GPIO_Init+0xd0>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001252:	f003 0301 	and.w	r3, r3, #1
 8001256:	60bb      	str	r3, [r7, #8]
 8001258:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800125a:	2300      	movs	r3, #0
 800125c:	607b      	str	r3, [r7, #4]
 800125e:	4b18      	ldr	r3, [pc, #96]	; (80012c0 <MX_GPIO_Init+0xd0>)
 8001260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001262:	4a17      	ldr	r2, [pc, #92]	; (80012c0 <MX_GPIO_Init+0xd0>)
 8001264:	f043 0302 	orr.w	r3, r3, #2
 8001268:	6313      	str	r3, [r2, #48]	; 0x30
 800126a:	4b15      	ldr	r3, [pc, #84]	; (80012c0 <MX_GPIO_Init+0xd0>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126e:	f003 0302 	and.w	r3, r3, #2
 8001272:	607b      	str	r3, [r7, #4]
 8001274:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001276:	2200      	movs	r2, #0
 8001278:	2120      	movs	r1, #32
 800127a:	4812      	ldr	r0, [pc, #72]	; (80012c4 <MX_GPIO_Init+0xd4>)
 800127c:	f001 fa2a 	bl	80026d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001280:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001284:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001286:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800128a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128c:	2300      	movs	r3, #0
 800128e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001290:	f107 0314 	add.w	r3, r7, #20
 8001294:	4619      	mov	r1, r3
 8001296:	480c      	ldr	r0, [pc, #48]	; (80012c8 <MX_GPIO_Init+0xd8>)
 8001298:	f001 f898 	bl	80023cc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800129c:	2320      	movs	r3, #32
 800129e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a0:	2301      	movs	r3, #1
 80012a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a4:	2300      	movs	r3, #0
 80012a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a8:	2300      	movs	r3, #0
 80012aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80012ac:	f107 0314 	add.w	r3, r7, #20
 80012b0:	4619      	mov	r1, r3
 80012b2:	4804      	ldr	r0, [pc, #16]	; (80012c4 <MX_GPIO_Init+0xd4>)
 80012b4:	f001 f88a 	bl	80023cc <HAL_GPIO_Init>

}
 80012b8:	bf00      	nop
 80012ba:	3728      	adds	r7, #40	; 0x28
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	40023800 	.word	0x40023800
 80012c4:	40020000 	.word	0x40020000
 80012c8:	40020800 	.word	0x40020800
 80012cc:	00000000 	.word	0x00000000

080012d0 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
// Function that is called back when the conversion is completed
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *jadc) {
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b096      	sub	sp, #88	; 0x58
 80012d4:	af02      	add	r7, sp, #8
 80012d6:	6078      	str	r0, [r7, #4]
	float voltage = HAL_ADC_GetValue(jadc) * 3.3 / 4096.0;
 80012d8:	6878      	ldr	r0, [r7, #4]
 80012da:	f000 fd1c 	bl	8001d16 <HAL_ADC_GetValue>
 80012de:	4603      	mov	r3, r0
 80012e0:	4618      	mov	r0, r3
 80012e2:	f7ff f917 	bl	8000514 <__aeabi_ui2d>
 80012e6:	a31b      	add	r3, pc, #108	; (adr r3, 8001354 <HAL_ADC_ConvCpltCallback+0x84>)
 80012e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ec:	f7ff f98c 	bl	8000608 <__aeabi_dmul>
 80012f0:	4602      	mov	r2, r0
 80012f2:	460b      	mov	r3, r1
 80012f4:	4610      	mov	r0, r2
 80012f6:	4619      	mov	r1, r3
 80012f8:	f04f 0200 	mov.w	r2, #0
 80012fc:	4b12      	ldr	r3, [pc, #72]	; (8001348 <HAL_ADC_ConvCpltCallback+0x78>)
 80012fe:	f7ff faad 	bl	800085c <__aeabi_ddiv>
 8001302:	4602      	mov	r2, r0
 8001304:	460b      	mov	r3, r1
 8001306:	4610      	mov	r0, r2
 8001308:	4619      	mov	r1, r3
 800130a:	f7ff fc55 	bl	8000bb8 <__aeabi_d2f>
 800130e:	4603      	mov	r3, r0
 8001310:	64fb      	str	r3, [r7, #76]	; 0x4c
	char string[64];
	int length = snprintf(string, sizeof(string), "%f\r\n", voltage);
 8001312:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001314:	f7ff f920 	bl	8000558 <__aeabi_f2d>
 8001318:	4602      	mov	r2, r0
 800131a:	460b      	mov	r3, r1
 800131c:	f107 0008 	add.w	r0, r7, #8
 8001320:	e9cd 2300 	strd	r2, r3, [sp]
 8001324:	4a09      	ldr	r2, [pc, #36]	; (800134c <HAL_ADC_ConvCpltCallback+0x7c>)
 8001326:	2140      	movs	r1, #64	; 0x40
 8001328:	f003 fa5c 	bl	80047e4 <sniprintf>
 800132c:	64b8      	str	r0, [r7, #72]	; 0x48
	HAL_UART_Transmit(&huart2, string, length, 1000);
 800132e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001330:	b29a      	uxth	r2, r3
 8001332:	f107 0108 	add.w	r1, r7, #8
 8001336:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800133a:	4805      	ldr	r0, [pc, #20]	; (8001350 <HAL_ADC_ConvCpltCallback+0x80>)
 800133c:	f002 faed 	bl	800391a <HAL_UART_Transmit>
}
 8001340:	bf00      	nop
 8001342:	3750      	adds	r7, #80	; 0x50
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	40b00000 	.word	0x40b00000
 800134c:	08006c80 	.word	0x08006c80
 8001350:	20000294 	.word	0x20000294
 8001354:	66666666 	.word	0x66666666
 8001358:	400a6666 	.word	0x400a6666

0800135c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001360:	b672      	cpsid	i
}
 8001362:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001364:	e7fe      	b.n	8001364 <Error_Handler+0x8>
	...

08001368 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800136e:	2300      	movs	r3, #0
 8001370:	607b      	str	r3, [r7, #4]
 8001372:	4b10      	ldr	r3, [pc, #64]	; (80013b4 <HAL_MspInit+0x4c>)
 8001374:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001376:	4a0f      	ldr	r2, [pc, #60]	; (80013b4 <HAL_MspInit+0x4c>)
 8001378:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800137c:	6453      	str	r3, [r2, #68]	; 0x44
 800137e:	4b0d      	ldr	r3, [pc, #52]	; (80013b4 <HAL_MspInit+0x4c>)
 8001380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001382:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001386:	607b      	str	r3, [r7, #4]
 8001388:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800138a:	2300      	movs	r3, #0
 800138c:	603b      	str	r3, [r7, #0]
 800138e:	4b09      	ldr	r3, [pc, #36]	; (80013b4 <HAL_MspInit+0x4c>)
 8001390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001392:	4a08      	ldr	r2, [pc, #32]	; (80013b4 <HAL_MspInit+0x4c>)
 8001394:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001398:	6413      	str	r3, [r2, #64]	; 0x40
 800139a:	4b06      	ldr	r3, [pc, #24]	; (80013b4 <HAL_MspInit+0x4c>)
 800139c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800139e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013a2:	603b      	str	r3, [r7, #0]
 80013a4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_1);
 80013a6:	2006      	movs	r0, #6
 80013a8:	f000 ffce 	bl	8002348 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013ac:	bf00      	nop
 80013ae:	3708      	adds	r7, #8
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	40023800 	.word	0x40023800

080013b8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b08a      	sub	sp, #40	; 0x28
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c0:	f107 0314 	add.w	r3, r7, #20
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	605a      	str	r2, [r3, #4]
 80013ca:	609a      	str	r2, [r3, #8]
 80013cc:	60da      	str	r2, [r3, #12]
 80013ce:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a1b      	ldr	r2, [pc, #108]	; (8001444 <HAL_ADC_MspInit+0x8c>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d12f      	bne.n	800143a <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80013da:	2300      	movs	r3, #0
 80013dc:	613b      	str	r3, [r7, #16]
 80013de:	4b1a      	ldr	r3, [pc, #104]	; (8001448 <HAL_ADC_MspInit+0x90>)
 80013e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013e2:	4a19      	ldr	r2, [pc, #100]	; (8001448 <HAL_ADC_MspInit+0x90>)
 80013e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013e8:	6453      	str	r3, [r2, #68]	; 0x44
 80013ea:	4b17      	ldr	r3, [pc, #92]	; (8001448 <HAL_ADC_MspInit+0x90>)
 80013ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013f2:	613b      	str	r3, [r7, #16]
 80013f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f6:	2300      	movs	r3, #0
 80013f8:	60fb      	str	r3, [r7, #12]
 80013fa:	4b13      	ldr	r3, [pc, #76]	; (8001448 <HAL_ADC_MspInit+0x90>)
 80013fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fe:	4a12      	ldr	r2, [pc, #72]	; (8001448 <HAL_ADC_MspInit+0x90>)
 8001400:	f043 0301 	orr.w	r3, r3, #1
 8001404:	6313      	str	r3, [r2, #48]	; 0x30
 8001406:	4b10      	ldr	r3, [pc, #64]	; (8001448 <HAL_ADC_MspInit+0x90>)
 8001408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140a:	f003 0301 	and.w	r3, r3, #1
 800140e:	60fb      	str	r3, [r7, #12]
 8001410:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001412:	2302      	movs	r3, #2
 8001414:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001416:	2303      	movs	r3, #3
 8001418:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141a:	2300      	movs	r3, #0
 800141c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800141e:	f107 0314 	add.w	r3, r7, #20
 8001422:	4619      	mov	r1, r3
 8001424:	4809      	ldr	r0, [pc, #36]	; (800144c <HAL_ADC_MspInit+0x94>)
 8001426:	f000 ffd1 	bl	80023cc <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 1, 1);
 800142a:	2201      	movs	r2, #1
 800142c:	2101      	movs	r1, #1
 800142e:	2012      	movs	r0, #18
 8001430:	f000 ff95 	bl	800235e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001434:	2012      	movs	r0, #18
 8001436:	f000 ffae 	bl	8002396 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800143a:	bf00      	nop
 800143c:	3728      	adds	r7, #40	; 0x28
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	40012000 	.word	0x40012000
 8001448:	40023800 	.word	0x40023800
 800144c:	40020000 	.word	0x40020000

08001450 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b084      	sub	sp, #16
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001460:	d115      	bne.n	800148e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001462:	2300      	movs	r3, #0
 8001464:	60fb      	str	r3, [r7, #12]
 8001466:	4b0c      	ldr	r3, [pc, #48]	; (8001498 <HAL_TIM_Base_MspInit+0x48>)
 8001468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800146a:	4a0b      	ldr	r2, [pc, #44]	; (8001498 <HAL_TIM_Base_MspInit+0x48>)
 800146c:	f043 0301 	orr.w	r3, r3, #1
 8001470:	6413      	str	r3, [r2, #64]	; 0x40
 8001472:	4b09      	ldr	r3, [pc, #36]	; (8001498 <HAL_TIM_Base_MspInit+0x48>)
 8001474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001476:	f003 0301 	and.w	r3, r3, #1
 800147a:	60fb      	str	r3, [r7, #12]
 800147c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 800147e:	2200      	movs	r2, #0
 8001480:	2101      	movs	r1, #1
 8001482:	201c      	movs	r0, #28
 8001484:	f000 ff6b 	bl	800235e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001488:	201c      	movs	r0, #28
 800148a:	f000 ff84 	bl	8002396 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800148e:	bf00      	nop
 8001490:	3710      	adds	r7, #16
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	40023800 	.word	0x40023800

0800149c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b08a      	sub	sp, #40	; 0x28
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a4:	f107 0314 	add.w	r3, r7, #20
 80014a8:	2200      	movs	r2, #0
 80014aa:	601a      	str	r2, [r3, #0]
 80014ac:	605a      	str	r2, [r3, #4]
 80014ae:	609a      	str	r2, [r3, #8]
 80014b0:	60da      	str	r2, [r3, #12]
 80014b2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a19      	ldr	r2, [pc, #100]	; (8001520 <HAL_UART_MspInit+0x84>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d12b      	bne.n	8001516 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80014be:	2300      	movs	r3, #0
 80014c0:	613b      	str	r3, [r7, #16]
 80014c2:	4b18      	ldr	r3, [pc, #96]	; (8001524 <HAL_UART_MspInit+0x88>)
 80014c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c6:	4a17      	ldr	r2, [pc, #92]	; (8001524 <HAL_UART_MspInit+0x88>)
 80014c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014cc:	6413      	str	r3, [r2, #64]	; 0x40
 80014ce:	4b15      	ldr	r3, [pc, #84]	; (8001524 <HAL_UART_MspInit+0x88>)
 80014d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014d6:	613b      	str	r3, [r7, #16]
 80014d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014da:	2300      	movs	r3, #0
 80014dc:	60fb      	str	r3, [r7, #12]
 80014de:	4b11      	ldr	r3, [pc, #68]	; (8001524 <HAL_UART_MspInit+0x88>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e2:	4a10      	ldr	r2, [pc, #64]	; (8001524 <HAL_UART_MspInit+0x88>)
 80014e4:	f043 0301 	orr.w	r3, r3, #1
 80014e8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ea:	4b0e      	ldr	r3, [pc, #56]	; (8001524 <HAL_UART_MspInit+0x88>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ee:	f003 0301 	and.w	r3, r3, #1
 80014f2:	60fb      	str	r3, [r7, #12]
 80014f4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80014f6:	230c      	movs	r3, #12
 80014f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014fa:	2302      	movs	r3, #2
 80014fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fe:	2300      	movs	r3, #0
 8001500:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001502:	2300      	movs	r3, #0
 8001504:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001506:	2307      	movs	r3, #7
 8001508:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800150a:	f107 0314 	add.w	r3, r7, #20
 800150e:	4619      	mov	r1, r3
 8001510:	4805      	ldr	r0, [pc, #20]	; (8001528 <HAL_UART_MspInit+0x8c>)
 8001512:	f000 ff5b 	bl	80023cc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001516:	bf00      	nop
 8001518:	3728      	adds	r7, #40	; 0x28
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	40004400 	.word	0x40004400
 8001524:	40023800 	.word	0x40023800
 8001528:	40020000 	.word	0x40020000

0800152c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001530:	e7fe      	b.n	8001530 <NMI_Handler+0x4>

08001532 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001532:	b480      	push	{r7}
 8001534:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001536:	e7fe      	b.n	8001536 <HardFault_Handler+0x4>

08001538 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800153c:	e7fe      	b.n	800153c <MemManage_Handler+0x4>

0800153e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800153e:	b480      	push	{r7}
 8001540:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001542:	e7fe      	b.n	8001542 <BusFault_Handler+0x4>

08001544 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001548:	e7fe      	b.n	8001548 <UsageFault_Handler+0x4>

0800154a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800154a:	b480      	push	{r7}
 800154c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800154e:	bf00      	nop
 8001550:	46bd      	mov	sp, r7
 8001552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001556:	4770      	bx	lr

08001558 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800155c:	bf00      	nop
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr

08001566 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001566:	b480      	push	{r7}
 8001568:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800156a:	bf00      	nop
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr

08001574 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001578:	f000 f96a 	bl	8001850 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800157c:	bf00      	nop
 800157e:	bd80      	pop	{r7, pc}

08001580 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001584:	4802      	ldr	r0, [pc, #8]	; (8001590 <ADC_IRQHandler+0x10>)
 8001586:	f000 fa85 	bl	8001a94 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800158a:	bf00      	nop
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	20000204 	.word	0x20000204

08001594 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001598:	4802      	ldr	r0, [pc, #8]	; (80015a4 <TIM2_IRQHandler+0x10>)
 800159a:	f001 fdd3 	bl	8003144 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800159e:	bf00      	nop
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	2000024c 	.word	0x2000024c

080015a8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
	return 1;
 80015ac:	2301      	movs	r3, #1
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr

080015b8 <_kill>:

int _kill(int pid, int sig)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80015c2:	f002 fc73 	bl	8003eac <__errno>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2216      	movs	r2, #22
 80015ca:	601a      	str	r2, [r3, #0]
	return -1;
 80015cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}

080015d8 <_exit>:

void _exit (int status)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80015e0:	f04f 31ff 	mov.w	r1, #4294967295
 80015e4:	6878      	ldr	r0, [r7, #4]
 80015e6:	f7ff ffe7 	bl	80015b8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80015ea:	e7fe      	b.n	80015ea <_exit+0x12>

080015ec <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	60f8      	str	r0, [r7, #12]
 80015f4:	60b9      	str	r1, [r7, #8]
 80015f6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015f8:	2300      	movs	r3, #0
 80015fa:	617b      	str	r3, [r7, #20]
 80015fc:	e00a      	b.n	8001614 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80015fe:	f3af 8000 	nop.w
 8001602:	4601      	mov	r1, r0
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	1c5a      	adds	r2, r3, #1
 8001608:	60ba      	str	r2, [r7, #8]
 800160a:	b2ca      	uxtb	r2, r1
 800160c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800160e:	697b      	ldr	r3, [r7, #20]
 8001610:	3301      	adds	r3, #1
 8001612:	617b      	str	r3, [r7, #20]
 8001614:	697a      	ldr	r2, [r7, #20]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	429a      	cmp	r2, r3
 800161a:	dbf0      	blt.n	80015fe <_read+0x12>
	}

return len;
 800161c:	687b      	ldr	r3, [r7, #4]
}
 800161e:	4618      	mov	r0, r3
 8001620:	3718      	adds	r7, #24
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}

08001626 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001626:	b580      	push	{r7, lr}
 8001628:	b086      	sub	sp, #24
 800162a:	af00      	add	r7, sp, #0
 800162c:	60f8      	str	r0, [r7, #12]
 800162e:	60b9      	str	r1, [r7, #8]
 8001630:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001632:	2300      	movs	r3, #0
 8001634:	617b      	str	r3, [r7, #20]
 8001636:	e009      	b.n	800164c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001638:	68bb      	ldr	r3, [r7, #8]
 800163a:	1c5a      	adds	r2, r3, #1
 800163c:	60ba      	str	r2, [r7, #8]
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	4618      	mov	r0, r3
 8001642:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	3301      	adds	r3, #1
 800164a:	617b      	str	r3, [r7, #20]
 800164c:	697a      	ldr	r2, [r7, #20]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	429a      	cmp	r2, r3
 8001652:	dbf1      	blt.n	8001638 <_write+0x12>
	}
	return len;
 8001654:	687b      	ldr	r3, [r7, #4]
}
 8001656:	4618      	mov	r0, r3
 8001658:	3718      	adds	r7, #24
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}

0800165e <_close>:

int _close(int file)
{
 800165e:	b480      	push	{r7}
 8001660:	b083      	sub	sp, #12
 8001662:	af00      	add	r7, sp, #0
 8001664:	6078      	str	r0, [r7, #4]
	return -1;
 8001666:	f04f 33ff 	mov.w	r3, #4294967295
}
 800166a:	4618      	mov	r0, r3
 800166c:	370c      	adds	r7, #12
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr

08001676 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001676:	b480      	push	{r7}
 8001678:	b083      	sub	sp, #12
 800167a:	af00      	add	r7, sp, #0
 800167c:	6078      	str	r0, [r7, #4]
 800167e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001686:	605a      	str	r2, [r3, #4]
	return 0;
 8001688:	2300      	movs	r3, #0
}
 800168a:	4618      	mov	r0, r3
 800168c:	370c      	adds	r7, #12
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr

08001696 <_isatty>:

int _isatty(int file)
{
 8001696:	b480      	push	{r7}
 8001698:	b083      	sub	sp, #12
 800169a:	af00      	add	r7, sp, #0
 800169c:	6078      	str	r0, [r7, #4]
	return 1;
 800169e:	2301      	movs	r3, #1
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	370c      	adds	r7, #12
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr

080016ac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b085      	sub	sp, #20
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	60f8      	str	r0, [r7, #12]
 80016b4:	60b9      	str	r1, [r7, #8]
 80016b6:	607a      	str	r2, [r7, #4]
	return 0;
 80016b8:	2300      	movs	r3, #0
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3714      	adds	r7, #20
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr
	...

080016c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b086      	sub	sp, #24
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016d0:	4a14      	ldr	r2, [pc, #80]	; (8001724 <_sbrk+0x5c>)
 80016d2:	4b15      	ldr	r3, [pc, #84]	; (8001728 <_sbrk+0x60>)
 80016d4:	1ad3      	subs	r3, r2, r3
 80016d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016dc:	4b13      	ldr	r3, [pc, #76]	; (800172c <_sbrk+0x64>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d102      	bne.n	80016ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016e4:	4b11      	ldr	r3, [pc, #68]	; (800172c <_sbrk+0x64>)
 80016e6:	4a12      	ldr	r2, [pc, #72]	; (8001730 <_sbrk+0x68>)
 80016e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016ea:	4b10      	ldr	r3, [pc, #64]	; (800172c <_sbrk+0x64>)
 80016ec:	681a      	ldr	r2, [r3, #0]
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	4413      	add	r3, r2
 80016f2:	693a      	ldr	r2, [r7, #16]
 80016f4:	429a      	cmp	r2, r3
 80016f6:	d207      	bcs.n	8001708 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016f8:	f002 fbd8 	bl	8003eac <__errno>
 80016fc:	4603      	mov	r3, r0
 80016fe:	220c      	movs	r2, #12
 8001700:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001702:	f04f 33ff 	mov.w	r3, #4294967295
 8001706:	e009      	b.n	800171c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001708:	4b08      	ldr	r3, [pc, #32]	; (800172c <_sbrk+0x64>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800170e:	4b07      	ldr	r3, [pc, #28]	; (800172c <_sbrk+0x64>)
 8001710:	681a      	ldr	r2, [r3, #0]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	4413      	add	r3, r2
 8001716:	4a05      	ldr	r2, [pc, #20]	; (800172c <_sbrk+0x64>)
 8001718:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800171a:	68fb      	ldr	r3, [r7, #12]
}
 800171c:	4618      	mov	r0, r3
 800171e:	3718      	adds	r7, #24
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	20018000 	.word	0x20018000
 8001728:	00000400 	.word	0x00000400
 800172c:	200001f8 	.word	0x200001f8
 8001730:	200002f0 	.word	0x200002f0

08001734 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001738:	4b06      	ldr	r3, [pc, #24]	; (8001754 <SystemInit+0x20>)
 800173a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800173e:	4a05      	ldr	r2, [pc, #20]	; (8001754 <SystemInit+0x20>)
 8001740:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001744:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001748:	bf00      	nop
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr
 8001752:	bf00      	nop
 8001754:	e000ed00 	.word	0xe000ed00

08001758 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001758:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001790 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800175c:	480d      	ldr	r0, [pc, #52]	; (8001794 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800175e:	490e      	ldr	r1, [pc, #56]	; (8001798 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001760:	4a0e      	ldr	r2, [pc, #56]	; (800179c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001762:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001764:	e002      	b.n	800176c <LoopCopyDataInit>

08001766 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001766:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001768:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800176a:	3304      	adds	r3, #4

0800176c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800176c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800176e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001770:	d3f9      	bcc.n	8001766 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001772:	4a0b      	ldr	r2, [pc, #44]	; (80017a0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001774:	4c0b      	ldr	r4, [pc, #44]	; (80017a4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001776:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001778:	e001      	b.n	800177e <LoopFillZerobss>

0800177a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800177a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800177c:	3204      	adds	r2, #4

0800177e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800177e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001780:	d3fb      	bcc.n	800177a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001782:	f7ff ffd7 	bl	8001734 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001786:	f002 fb97 	bl	8003eb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800178a:	f7ff fbe1 	bl	8000f50 <main>
  bx  lr    
 800178e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001790:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001794:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001798:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 800179c:	08007094 	.word	0x08007094
  ldr r2, =_sbss
 80017a0:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80017a4:	200002ec 	.word	0x200002ec

080017a8 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017a8:	e7fe      	b.n	80017a8 <DMA1_Stream0_IRQHandler>
	...

080017ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017b0:	4b0e      	ldr	r3, [pc, #56]	; (80017ec <HAL_Init+0x40>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a0d      	ldr	r2, [pc, #52]	; (80017ec <HAL_Init+0x40>)
 80017b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017bc:	4b0b      	ldr	r3, [pc, #44]	; (80017ec <HAL_Init+0x40>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a0a      	ldr	r2, [pc, #40]	; (80017ec <HAL_Init+0x40>)
 80017c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80017c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017c8:	4b08      	ldr	r3, [pc, #32]	; (80017ec <HAL_Init+0x40>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a07      	ldr	r2, [pc, #28]	; (80017ec <HAL_Init+0x40>)
 80017ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017d4:	2003      	movs	r0, #3
 80017d6:	f000 fdb7 	bl	8002348 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017da:	2000      	movs	r0, #0
 80017dc:	f000 f808 	bl	80017f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017e0:	f7ff fdc2 	bl	8001368 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017e4:	2300      	movs	r3, #0
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	40023c00 	.word	0x40023c00

080017f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017f8:	4b12      	ldr	r3, [pc, #72]	; (8001844 <HAL_InitTick+0x54>)
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	4b12      	ldr	r3, [pc, #72]	; (8001848 <HAL_InitTick+0x58>)
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	4619      	mov	r1, r3
 8001802:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001806:	fbb3 f3f1 	udiv	r3, r3, r1
 800180a:	fbb2 f3f3 	udiv	r3, r2, r3
 800180e:	4618      	mov	r0, r3
 8001810:	f000 fdcf 	bl	80023b2 <HAL_SYSTICK_Config>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d001      	beq.n	800181e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800181a:	2301      	movs	r3, #1
 800181c:	e00e      	b.n	800183c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	2b0f      	cmp	r3, #15
 8001822:	d80a      	bhi.n	800183a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001824:	2200      	movs	r2, #0
 8001826:	6879      	ldr	r1, [r7, #4]
 8001828:	f04f 30ff 	mov.w	r0, #4294967295
 800182c:	f000 fd97 	bl	800235e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001830:	4a06      	ldr	r2, [pc, #24]	; (800184c <HAL_InitTick+0x5c>)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001836:	2300      	movs	r3, #0
 8001838:	e000      	b.n	800183c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800183a:	2301      	movs	r3, #1
}
 800183c:	4618      	mov	r0, r3
 800183e:	3708      	adds	r7, #8
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	20000000 	.word	0x20000000
 8001848:	20000008 	.word	0x20000008
 800184c:	20000004 	.word	0x20000004

08001850 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001854:	4b06      	ldr	r3, [pc, #24]	; (8001870 <HAL_IncTick+0x20>)
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	461a      	mov	r2, r3
 800185a:	4b06      	ldr	r3, [pc, #24]	; (8001874 <HAL_IncTick+0x24>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4413      	add	r3, r2
 8001860:	4a04      	ldr	r2, [pc, #16]	; (8001874 <HAL_IncTick+0x24>)
 8001862:	6013      	str	r3, [r2, #0]
}
 8001864:	bf00      	nop
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr
 800186e:	bf00      	nop
 8001870:	20000008 	.word	0x20000008
 8001874:	200002d8 	.word	0x200002d8

08001878 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  return uwTick;
 800187c:	4b03      	ldr	r3, [pc, #12]	; (800188c <HAL_GetTick+0x14>)
 800187e:	681b      	ldr	r3, [r3, #0]
}
 8001880:	4618      	mov	r0, r3
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr
 800188a:	bf00      	nop
 800188c:	200002d8 	.word	0x200002d8

08001890 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b084      	sub	sp, #16
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001898:	2300      	movs	r3, #0
 800189a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d101      	bne.n	80018a6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	e033      	b.n	800190e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d109      	bne.n	80018c2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80018ae:	6878      	ldr	r0, [r7, #4]
 80018b0:	f7ff fd82 	bl	80013b8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2200      	movs	r2, #0
 80018b8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2200      	movs	r2, #0
 80018be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c6:	f003 0310 	and.w	r3, r3, #16
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d118      	bne.n	8001900 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018d2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80018d6:	f023 0302 	bic.w	r3, r3, #2
 80018da:	f043 0202 	orr.w	r2, r3, #2
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80018e2:	6878      	ldr	r0, [r7, #4]
 80018e4:	f000 fb5a 	bl	8001f9c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2200      	movs	r2, #0
 80018ec:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f2:	f023 0303 	bic.w	r3, r3, #3
 80018f6:	f043 0201 	orr.w	r2, r3, #1
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	641a      	str	r2, [r3, #64]	; 0x40
 80018fe:	e001      	b.n	8001904 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001900:	2301      	movs	r3, #1
 8001902:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2200      	movs	r2, #0
 8001908:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800190c:	7bfb      	ldrb	r3, [r7, #15]
}
 800190e:	4618      	mov	r0, r3
 8001910:	3710      	adds	r7, #16
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
	...

08001918 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8001918:	b480      	push	{r7}
 800191a:	b085      	sub	sp, #20
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001920:	2300      	movs	r3, #0
 8001922:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800192a:	2b01      	cmp	r3, #1
 800192c:	d101      	bne.n	8001932 <HAL_ADC_Start_IT+0x1a>
 800192e:	2302      	movs	r3, #2
 8001930:	e0a1      	b.n	8001a76 <HAL_ADC_Start_IT+0x15e>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2201      	movs	r2, #1
 8001936:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	f003 0301 	and.w	r3, r3, #1
 8001944:	2b01      	cmp	r3, #1
 8001946:	d018      	beq.n	800197a <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	689a      	ldr	r2, [r3, #8]
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f042 0201 	orr.w	r2, r2, #1
 8001956:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001958:	4b4a      	ldr	r3, [pc, #296]	; (8001a84 <HAL_ADC_Start_IT+0x16c>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a4a      	ldr	r2, [pc, #296]	; (8001a88 <HAL_ADC_Start_IT+0x170>)
 800195e:	fba2 2303 	umull	r2, r3, r2, r3
 8001962:	0c9a      	lsrs	r2, r3, #18
 8001964:	4613      	mov	r3, r2
 8001966:	005b      	lsls	r3, r3, #1
 8001968:	4413      	add	r3, r2
 800196a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800196c:	e002      	b.n	8001974 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	3b01      	subs	r3, #1
 8001972:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001974:	68bb      	ldr	r3, [r7, #8]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d1f9      	bne.n	800196e <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	f003 0301 	and.w	r3, r3, #1
 8001984:	2b01      	cmp	r3, #1
 8001986:	d169      	bne.n	8001a5c <HAL_ADC_Start_IT+0x144>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001990:	f023 0301 	bic.w	r3, r3, #1
 8001994:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d007      	beq.n	80019ba <HAL_ADC_Start_IT+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ae:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80019b2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80019c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80019c6:	d106      	bne.n	80019d6 <HAL_ADC_Start_IT+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019cc:	f023 0206 	bic.w	r2, r3, #6
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	645a      	str	r2, [r3, #68]	; 0x44
 80019d4:	e002      	b.n	80019dc <HAL_ADC_Start_IT+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2200      	movs	r2, #0
 80019da:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2200      	movs	r2, #0
 80019e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80019e4:	4b29      	ldr	r3, [pc, #164]	; (8001a8c <HAL_ADC_Start_IT+0x174>)
 80019e6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80019f0:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	687a      	ldr	r2, [r7, #4]
 80019fa:	6812      	ldr	r2, [r2, #0]
 80019fc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001a00:	f043 0320 	orr.w	r3, r3, #32
 8001a04:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f003 031f 	and.w	r3, r3, #31
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d10f      	bne.n	8001a32 <HAL_ADC_Start_IT+0x11a>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d129      	bne.n	8001a74 <HAL_ADC_Start_IT+0x15c>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	689a      	ldr	r2, [r3, #8]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001a2e:	609a      	str	r2, [r3, #8]
 8001a30:	e020      	b.n	8001a74 <HAL_ADC_Start_IT+0x15c>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4a16      	ldr	r2, [pc, #88]	; (8001a90 <HAL_ADC_Start_IT+0x178>)
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d11b      	bne.n	8001a74 <HAL_ADC_Start_IT+0x15c>
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d114      	bne.n	8001a74 <HAL_ADC_Start_IT+0x15c>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	689a      	ldr	r2, [r3, #8]
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001a58:	609a      	str	r2, [r3, #8]
 8001a5a:	e00b      	b.n	8001a74 <HAL_ADC_Start_IT+0x15c>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a60:	f043 0210 	orr.w	r2, r3, #16
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a6c:	f043 0201 	orr.w	r2, r3, #1
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001a74:	2300      	movs	r3, #0
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3714      	adds	r7, #20
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr
 8001a82:	bf00      	nop
 8001a84:	20000000 	.word	0x20000000
 8001a88:	431bde83 	.word	0x431bde83
 8001a8c:	40012300 	.word	0x40012300
 8001a90:	40012000 	.word	0x40012000

08001a94 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b084      	sub	sp, #16
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	60fb      	str	r3, [r7, #12]
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f003 0302 	and.w	r3, r3, #2
 8001aae:	2b02      	cmp	r3, #2
 8001ab0:	bf0c      	ite	eq
 8001ab2:	2301      	moveq	r3, #1
 8001ab4:	2300      	movne	r3, #0
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	f003 0320 	and.w	r3, r3, #32
 8001ac4:	2b20      	cmp	r3, #32
 8001ac6:	bf0c      	ite	eq
 8001ac8:	2301      	moveq	r3, #1
 8001aca:	2300      	movne	r3, #0
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d049      	beq.n	8001b6a <HAL_ADC_IRQHandler+0xd6>
 8001ad6:	68bb      	ldr	r3, [r7, #8]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d046      	beq.n	8001b6a <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae0:	f003 0310 	and.w	r3, r3, #16
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d105      	bne.n	8001af4 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aec:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d12b      	bne.n	8001b5a <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d127      	bne.n	8001b5a <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b10:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d006      	beq.n	8001b26 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d119      	bne.n	8001b5a <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	685a      	ldr	r2, [r3, #4]
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f022 0220 	bic.w	r2, r2, #32
 8001b34:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b3a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b46:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d105      	bne.n	8001b5a <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b52:	f043 0201 	orr.w	r2, r3, #1
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001b5a:	6878      	ldr	r0, [r7, #4]
 8001b5c:	f7ff fbb8 	bl	80012d0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f06f 0212 	mvn.w	r2, #18
 8001b68:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f003 0304 	and.w	r3, r3, #4
 8001b74:	2b04      	cmp	r3, #4
 8001b76:	bf0c      	ite	eq
 8001b78:	2301      	moveq	r3, #1
 8001b7a:	2300      	movne	r3, #0
 8001b7c:	b2db      	uxtb	r3, r3
 8001b7e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b8a:	2b80      	cmp	r3, #128	; 0x80
 8001b8c:	bf0c      	ite	eq
 8001b8e:	2301      	moveq	r3, #1
 8001b90:	2300      	movne	r3, #0
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d057      	beq.n	8001c4c <HAL_ADC_IRQHandler+0x1b8>
 8001b9c:	68bb      	ldr	r3, [r7, #8]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d054      	beq.n	8001c4c <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba6:	f003 0310 	and.w	r3, r3, #16
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d105      	bne.n	8001bba <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bb2:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	689b      	ldr	r3, [r3, #8]
 8001bc0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d139      	bne.n	8001c3c <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bce:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d006      	beq.n	8001be4 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	689b      	ldr	r3, [r3, #8]
 8001bdc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d12b      	bne.n	8001c3c <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d124      	bne.n	8001c3c <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d11d      	bne.n	8001c3c <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d119      	bne.n	8001c3c <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	685a      	ldr	r2, [r3, #4]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001c16:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c1c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d105      	bne.n	8001c3c <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c34:	f043 0201 	orr.w	r2, r3, #1
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001c3c:	6878      	ldr	r0, [r7, #4]
 8001c3e:	f000 faa9 	bl	8002194 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f06f 020c 	mvn.w	r2, #12
 8001c4a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f003 0301 	and.w	r3, r3, #1
 8001c56:	2b01      	cmp	r3, #1
 8001c58:	bf0c      	ite	eq
 8001c5a:	2301      	moveq	r3, #1
 8001c5c:	2300      	movne	r3, #0
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c6c:	2b40      	cmp	r3, #64	; 0x40
 8001c6e:	bf0c      	ite	eq
 8001c70:	2301      	moveq	r3, #1
 8001c72:	2300      	movne	r3, #0
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d017      	beq.n	8001cae <HAL_ADC_IRQHandler+0x21a>
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d014      	beq.n	8001cae <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 0301 	and.w	r3, r3, #1
 8001c8e:	2b01      	cmp	r3, #1
 8001c90:	d10d      	bne.n	8001cae <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c96:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f000 f846 	bl	8001d30 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f06f 0201 	mvn.w	r2, #1
 8001cac:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f003 0320 	and.w	r3, r3, #32
 8001cb8:	2b20      	cmp	r3, #32
 8001cba:	bf0c      	ite	eq
 8001cbc:	2301      	moveq	r3, #1
 8001cbe:	2300      	movne	r3, #0
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001cce:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001cd2:	bf0c      	ite	eq
 8001cd4:	2301      	moveq	r3, #1
 8001cd6:	2300      	movne	r3, #0
 8001cd8:	b2db      	uxtb	r3, r3
 8001cda:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d015      	beq.n	8001d0e <HAL_ADC_IRQHandler+0x27a>
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d012      	beq.n	8001d0e <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cec:	f043 0202 	orr.w	r2, r3, #2
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f06f 0220 	mvn.w	r2, #32
 8001cfc:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	f000 f820 	bl	8001d44 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f06f 0220 	mvn.w	r2, #32
 8001d0c:	601a      	str	r2, [r3, #0]
  }
}
 8001d0e:	bf00      	nop
 8001d10:	3710      	adds	r7, #16
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}

08001d16 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001d16:	b480      	push	{r7}
 8001d18:	b083      	sub	sp, #12
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	370c      	adds	r7, #12
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr

08001d30 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001d38:	bf00      	nop
 8001d3a:	370c      	adds	r7, #12
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr

08001d44 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001d4c:	bf00      	nop
 8001d4e:	370c      	adds	r7, #12
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr

08001d58 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b085      	sub	sp, #20
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
 8001d60:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001d62:	2300      	movs	r3, #0
 8001d64:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d101      	bne.n	8001d74 <HAL_ADC_ConfigChannel+0x1c>
 8001d70:	2302      	movs	r3, #2
 8001d72:	e105      	b.n	8001f80 <HAL_ADC_ConfigChannel+0x228>
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2201      	movs	r2, #1
 8001d78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	2b09      	cmp	r3, #9
 8001d82:	d925      	bls.n	8001dd0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	68d9      	ldr	r1, [r3, #12]
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	b29b      	uxth	r3, r3
 8001d90:	461a      	mov	r2, r3
 8001d92:	4613      	mov	r3, r2
 8001d94:	005b      	lsls	r3, r3, #1
 8001d96:	4413      	add	r3, r2
 8001d98:	3b1e      	subs	r3, #30
 8001d9a:	2207      	movs	r2, #7
 8001d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001da0:	43da      	mvns	r2, r3
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	400a      	ands	r2, r1
 8001da8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	68d9      	ldr	r1, [r3, #12]
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	689a      	ldr	r2, [r3, #8]
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	b29b      	uxth	r3, r3
 8001dba:	4618      	mov	r0, r3
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	005b      	lsls	r3, r3, #1
 8001dc0:	4403      	add	r3, r0
 8001dc2:	3b1e      	subs	r3, #30
 8001dc4:	409a      	lsls	r2, r3
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	430a      	orrs	r2, r1
 8001dcc:	60da      	str	r2, [r3, #12]
 8001dce:	e022      	b.n	8001e16 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	6919      	ldr	r1, [r3, #16]
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	b29b      	uxth	r3, r3
 8001ddc:	461a      	mov	r2, r3
 8001dde:	4613      	mov	r3, r2
 8001de0:	005b      	lsls	r3, r3, #1
 8001de2:	4413      	add	r3, r2
 8001de4:	2207      	movs	r2, #7
 8001de6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dea:	43da      	mvns	r2, r3
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	400a      	ands	r2, r1
 8001df2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	6919      	ldr	r1, [r3, #16]
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	689a      	ldr	r2, [r3, #8]
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	b29b      	uxth	r3, r3
 8001e04:	4618      	mov	r0, r3
 8001e06:	4603      	mov	r3, r0
 8001e08:	005b      	lsls	r3, r3, #1
 8001e0a:	4403      	add	r3, r0
 8001e0c:	409a      	lsls	r2, r3
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	430a      	orrs	r2, r1
 8001e14:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	2b06      	cmp	r3, #6
 8001e1c:	d824      	bhi.n	8001e68 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685a      	ldr	r2, [r3, #4]
 8001e28:	4613      	mov	r3, r2
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	4413      	add	r3, r2
 8001e2e:	3b05      	subs	r3, #5
 8001e30:	221f      	movs	r2, #31
 8001e32:	fa02 f303 	lsl.w	r3, r2, r3
 8001e36:	43da      	mvns	r2, r3
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	400a      	ands	r2, r1
 8001e3e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	b29b      	uxth	r3, r3
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	685a      	ldr	r2, [r3, #4]
 8001e52:	4613      	mov	r3, r2
 8001e54:	009b      	lsls	r3, r3, #2
 8001e56:	4413      	add	r3, r2
 8001e58:	3b05      	subs	r3, #5
 8001e5a:	fa00 f203 	lsl.w	r2, r0, r3
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	430a      	orrs	r2, r1
 8001e64:	635a      	str	r2, [r3, #52]	; 0x34
 8001e66:	e04c      	b.n	8001f02 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	2b0c      	cmp	r3, #12
 8001e6e:	d824      	bhi.n	8001eba <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	685a      	ldr	r2, [r3, #4]
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	4413      	add	r3, r2
 8001e80:	3b23      	subs	r3, #35	; 0x23
 8001e82:	221f      	movs	r2, #31
 8001e84:	fa02 f303 	lsl.w	r3, r2, r3
 8001e88:	43da      	mvns	r2, r3
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	400a      	ands	r2, r1
 8001e90:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	b29b      	uxth	r3, r3
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	685a      	ldr	r2, [r3, #4]
 8001ea4:	4613      	mov	r3, r2
 8001ea6:	009b      	lsls	r3, r3, #2
 8001ea8:	4413      	add	r3, r2
 8001eaa:	3b23      	subs	r3, #35	; 0x23
 8001eac:	fa00 f203 	lsl.w	r2, r0, r3
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	430a      	orrs	r2, r1
 8001eb6:	631a      	str	r2, [r3, #48]	; 0x30
 8001eb8:	e023      	b.n	8001f02 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	685a      	ldr	r2, [r3, #4]
 8001ec4:	4613      	mov	r3, r2
 8001ec6:	009b      	lsls	r3, r3, #2
 8001ec8:	4413      	add	r3, r2
 8001eca:	3b41      	subs	r3, #65	; 0x41
 8001ecc:	221f      	movs	r2, #31
 8001ece:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed2:	43da      	mvns	r2, r3
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	400a      	ands	r2, r1
 8001eda:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	b29b      	uxth	r3, r3
 8001ee8:	4618      	mov	r0, r3
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	685a      	ldr	r2, [r3, #4]
 8001eee:	4613      	mov	r3, r2
 8001ef0:	009b      	lsls	r3, r3, #2
 8001ef2:	4413      	add	r3, r2
 8001ef4:	3b41      	subs	r3, #65	; 0x41
 8001ef6:	fa00 f203 	lsl.w	r2, r0, r3
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	430a      	orrs	r2, r1
 8001f00:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f02:	4b22      	ldr	r3, [pc, #136]	; (8001f8c <HAL_ADC_ConfigChannel+0x234>)
 8001f04:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a21      	ldr	r2, [pc, #132]	; (8001f90 <HAL_ADC_ConfigChannel+0x238>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d109      	bne.n	8001f24 <HAL_ADC_ConfigChannel+0x1cc>
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	2b12      	cmp	r3, #18
 8001f16:	d105      	bne.n	8001f24 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a19      	ldr	r2, [pc, #100]	; (8001f90 <HAL_ADC_ConfigChannel+0x238>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d123      	bne.n	8001f76 <HAL_ADC_ConfigChannel+0x21e>
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	2b10      	cmp	r3, #16
 8001f34:	d003      	beq.n	8001f3e <HAL_ADC_ConfigChannel+0x1e6>
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	2b11      	cmp	r3, #17
 8001f3c:	d11b      	bne.n	8001f76 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	2b10      	cmp	r3, #16
 8001f50:	d111      	bne.n	8001f76 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001f52:	4b10      	ldr	r3, [pc, #64]	; (8001f94 <HAL_ADC_ConfigChannel+0x23c>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a10      	ldr	r2, [pc, #64]	; (8001f98 <HAL_ADC_ConfigChannel+0x240>)
 8001f58:	fba2 2303 	umull	r2, r3, r2, r3
 8001f5c:	0c9a      	lsrs	r2, r3, #18
 8001f5e:	4613      	mov	r3, r2
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	4413      	add	r3, r2
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001f68:	e002      	b.n	8001f70 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001f6a:	68bb      	ldr	r3, [r7, #8]
 8001f6c:	3b01      	subs	r3, #1
 8001f6e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d1f9      	bne.n	8001f6a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2200      	movs	r2, #0
 8001f7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001f7e:	2300      	movs	r3, #0
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3714      	adds	r7, #20
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr
 8001f8c:	40012300 	.word	0x40012300
 8001f90:	40012000 	.word	0x40012000
 8001f94:	20000000 	.word	0x20000000
 8001f98:	431bde83 	.word	0x431bde83

08001f9c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b085      	sub	sp, #20
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001fa4:	4b79      	ldr	r3, [pc, #484]	; (800218c <ADC_Init+0x1f0>)
 8001fa6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	685a      	ldr	r2, [r3, #4]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	431a      	orrs	r2, r3
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	685a      	ldr	r2, [r3, #4]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001fd0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	6859      	ldr	r1, [r3, #4]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	691b      	ldr	r3, [r3, #16]
 8001fdc:	021a      	lsls	r2, r3, #8
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	430a      	orrs	r2, r1
 8001fe4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	685a      	ldr	r2, [r3, #4]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001ff4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	6859      	ldr	r1, [r3, #4]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	689a      	ldr	r2, [r3, #8]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	430a      	orrs	r2, r1
 8002006:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	689a      	ldr	r2, [r3, #8]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002016:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	6899      	ldr	r1, [r3, #8]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	68da      	ldr	r2, [r3, #12]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	430a      	orrs	r2, r1
 8002028:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800202e:	4a58      	ldr	r2, [pc, #352]	; (8002190 <ADC_Init+0x1f4>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d022      	beq.n	800207a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	689a      	ldr	r2, [r3, #8]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002042:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	6899      	ldr	r1, [r3, #8]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	430a      	orrs	r2, r1
 8002054:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	689a      	ldr	r2, [r3, #8]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002064:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	6899      	ldr	r1, [r3, #8]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	430a      	orrs	r2, r1
 8002076:	609a      	str	r2, [r3, #8]
 8002078:	e00f      	b.n	800209a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	689a      	ldr	r2, [r3, #8]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002088:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	689a      	ldr	r2, [r3, #8]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002098:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	689a      	ldr	r2, [r3, #8]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f022 0202 	bic.w	r2, r2, #2
 80020a8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	6899      	ldr	r1, [r3, #8]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	7e1b      	ldrb	r3, [r3, #24]
 80020b4:	005a      	lsls	r2, r3, #1
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	430a      	orrs	r2, r1
 80020bc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d01b      	beq.n	8002100 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	685a      	ldr	r2, [r3, #4]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80020d6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	685a      	ldr	r2, [r3, #4]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80020e6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	6859      	ldr	r1, [r3, #4]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020f2:	3b01      	subs	r3, #1
 80020f4:	035a      	lsls	r2, r3, #13
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	430a      	orrs	r2, r1
 80020fc:	605a      	str	r2, [r3, #4]
 80020fe:	e007      	b.n	8002110 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	685a      	ldr	r2, [r3, #4]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800210e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800211e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	69db      	ldr	r3, [r3, #28]
 800212a:	3b01      	subs	r3, #1
 800212c:	051a      	lsls	r2, r3, #20
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	430a      	orrs	r2, r1
 8002134:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	689a      	ldr	r2, [r3, #8]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002144:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	6899      	ldr	r1, [r3, #8]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002152:	025a      	lsls	r2, r3, #9
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	430a      	orrs	r2, r1
 800215a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	689a      	ldr	r2, [r3, #8]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800216a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	6899      	ldr	r1, [r3, #8]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	695b      	ldr	r3, [r3, #20]
 8002176:	029a      	lsls	r2, r3, #10
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	430a      	orrs	r2, r1
 800217e:	609a      	str	r2, [r3, #8]
}
 8002180:	bf00      	nop
 8002182:	3714      	adds	r7, #20
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr
 800218c:	40012300 	.word	0x40012300
 8002190:	0f000001 	.word	0x0f000001

08002194 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800219c:	bf00      	nop
 800219e:	370c      	adds	r7, #12
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr

080021a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b085      	sub	sp, #20
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f003 0307 	and.w	r3, r3, #7
 80021b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021b8:	4b0c      	ldr	r3, [pc, #48]	; (80021ec <__NVIC_SetPriorityGrouping+0x44>)
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021be:	68ba      	ldr	r2, [r7, #8]
 80021c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021c4:	4013      	ands	r3, r2
 80021c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021da:	4a04      	ldr	r2, [pc, #16]	; (80021ec <__NVIC_SetPriorityGrouping+0x44>)
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	60d3      	str	r3, [r2, #12]
}
 80021e0:	bf00      	nop
 80021e2:	3714      	adds	r7, #20
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr
 80021ec:	e000ed00 	.word	0xe000ed00

080021f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021f4:	4b04      	ldr	r3, [pc, #16]	; (8002208 <__NVIC_GetPriorityGrouping+0x18>)
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	0a1b      	lsrs	r3, r3, #8
 80021fa:	f003 0307 	and.w	r3, r3, #7
}
 80021fe:	4618      	mov	r0, r3
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr
 8002208:	e000ed00 	.word	0xe000ed00

0800220c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	4603      	mov	r3, r0
 8002214:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002216:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800221a:	2b00      	cmp	r3, #0
 800221c:	db0b      	blt.n	8002236 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800221e:	79fb      	ldrb	r3, [r7, #7]
 8002220:	f003 021f 	and.w	r2, r3, #31
 8002224:	4907      	ldr	r1, [pc, #28]	; (8002244 <__NVIC_EnableIRQ+0x38>)
 8002226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800222a:	095b      	lsrs	r3, r3, #5
 800222c:	2001      	movs	r0, #1
 800222e:	fa00 f202 	lsl.w	r2, r0, r2
 8002232:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002236:	bf00      	nop
 8002238:	370c      	adds	r7, #12
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	e000e100 	.word	0xe000e100

08002248 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	4603      	mov	r3, r0
 8002250:	6039      	str	r1, [r7, #0]
 8002252:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002254:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002258:	2b00      	cmp	r3, #0
 800225a:	db0a      	blt.n	8002272 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	b2da      	uxtb	r2, r3
 8002260:	490c      	ldr	r1, [pc, #48]	; (8002294 <__NVIC_SetPriority+0x4c>)
 8002262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002266:	0112      	lsls	r2, r2, #4
 8002268:	b2d2      	uxtb	r2, r2
 800226a:	440b      	add	r3, r1
 800226c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002270:	e00a      	b.n	8002288 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	b2da      	uxtb	r2, r3
 8002276:	4908      	ldr	r1, [pc, #32]	; (8002298 <__NVIC_SetPriority+0x50>)
 8002278:	79fb      	ldrb	r3, [r7, #7]
 800227a:	f003 030f 	and.w	r3, r3, #15
 800227e:	3b04      	subs	r3, #4
 8002280:	0112      	lsls	r2, r2, #4
 8002282:	b2d2      	uxtb	r2, r2
 8002284:	440b      	add	r3, r1
 8002286:	761a      	strb	r2, [r3, #24]
}
 8002288:	bf00      	nop
 800228a:	370c      	adds	r7, #12
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr
 8002294:	e000e100 	.word	0xe000e100
 8002298:	e000ed00 	.word	0xe000ed00

0800229c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800229c:	b480      	push	{r7}
 800229e:	b089      	sub	sp, #36	; 0x24
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	60f8      	str	r0, [r7, #12]
 80022a4:	60b9      	str	r1, [r7, #8]
 80022a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	f003 0307 	and.w	r3, r3, #7
 80022ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022b0:	69fb      	ldr	r3, [r7, #28]
 80022b2:	f1c3 0307 	rsb	r3, r3, #7
 80022b6:	2b04      	cmp	r3, #4
 80022b8:	bf28      	it	cs
 80022ba:	2304      	movcs	r3, #4
 80022bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	3304      	adds	r3, #4
 80022c2:	2b06      	cmp	r3, #6
 80022c4:	d902      	bls.n	80022cc <NVIC_EncodePriority+0x30>
 80022c6:	69fb      	ldr	r3, [r7, #28]
 80022c8:	3b03      	subs	r3, #3
 80022ca:	e000      	b.n	80022ce <NVIC_EncodePriority+0x32>
 80022cc:	2300      	movs	r3, #0
 80022ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022d0:	f04f 32ff 	mov.w	r2, #4294967295
 80022d4:	69bb      	ldr	r3, [r7, #24]
 80022d6:	fa02 f303 	lsl.w	r3, r2, r3
 80022da:	43da      	mvns	r2, r3
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	401a      	ands	r2, r3
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022e4:	f04f 31ff 	mov.w	r1, #4294967295
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	fa01 f303 	lsl.w	r3, r1, r3
 80022ee:	43d9      	mvns	r1, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022f4:	4313      	orrs	r3, r2
         );
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3724      	adds	r7, #36	; 0x24
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
	...

08002304 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	3b01      	subs	r3, #1
 8002310:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002314:	d301      	bcc.n	800231a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002316:	2301      	movs	r3, #1
 8002318:	e00f      	b.n	800233a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800231a:	4a0a      	ldr	r2, [pc, #40]	; (8002344 <SysTick_Config+0x40>)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	3b01      	subs	r3, #1
 8002320:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002322:	210f      	movs	r1, #15
 8002324:	f04f 30ff 	mov.w	r0, #4294967295
 8002328:	f7ff ff8e 	bl	8002248 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800232c:	4b05      	ldr	r3, [pc, #20]	; (8002344 <SysTick_Config+0x40>)
 800232e:	2200      	movs	r2, #0
 8002330:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002332:	4b04      	ldr	r3, [pc, #16]	; (8002344 <SysTick_Config+0x40>)
 8002334:	2207      	movs	r2, #7
 8002336:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002338:	2300      	movs	r3, #0
}
 800233a:	4618      	mov	r0, r3
 800233c:	3708      	adds	r7, #8
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	e000e010 	.word	0xe000e010

08002348 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b082      	sub	sp, #8
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	f7ff ff29 	bl	80021a8 <__NVIC_SetPriorityGrouping>
}
 8002356:	bf00      	nop
 8002358:	3708      	adds	r7, #8
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}

0800235e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800235e:	b580      	push	{r7, lr}
 8002360:	b086      	sub	sp, #24
 8002362:	af00      	add	r7, sp, #0
 8002364:	4603      	mov	r3, r0
 8002366:	60b9      	str	r1, [r7, #8]
 8002368:	607a      	str	r2, [r7, #4]
 800236a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800236c:	2300      	movs	r3, #0
 800236e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002370:	f7ff ff3e 	bl	80021f0 <__NVIC_GetPriorityGrouping>
 8002374:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002376:	687a      	ldr	r2, [r7, #4]
 8002378:	68b9      	ldr	r1, [r7, #8]
 800237a:	6978      	ldr	r0, [r7, #20]
 800237c:	f7ff ff8e 	bl	800229c <NVIC_EncodePriority>
 8002380:	4602      	mov	r2, r0
 8002382:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002386:	4611      	mov	r1, r2
 8002388:	4618      	mov	r0, r3
 800238a:	f7ff ff5d 	bl	8002248 <__NVIC_SetPriority>
}
 800238e:	bf00      	nop
 8002390:	3718      	adds	r7, #24
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}

08002396 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002396:	b580      	push	{r7, lr}
 8002398:	b082      	sub	sp, #8
 800239a:	af00      	add	r7, sp, #0
 800239c:	4603      	mov	r3, r0
 800239e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a4:	4618      	mov	r0, r3
 80023a6:	f7ff ff31 	bl	800220c <__NVIC_EnableIRQ>
}
 80023aa:	bf00      	nop
 80023ac:	3708      	adds	r7, #8
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}

080023b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023b2:	b580      	push	{r7, lr}
 80023b4:	b082      	sub	sp, #8
 80023b6:	af00      	add	r7, sp, #0
 80023b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023ba:	6878      	ldr	r0, [r7, #4]
 80023bc:	f7ff ffa2 	bl	8002304 <SysTick_Config>
 80023c0:	4603      	mov	r3, r0
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3708      	adds	r7, #8
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
	...

080023cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b089      	sub	sp, #36	; 0x24
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
 80023d4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80023d6:	2300      	movs	r3, #0
 80023d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80023da:	2300      	movs	r3, #0
 80023dc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80023de:	2300      	movs	r3, #0
 80023e0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023e2:	2300      	movs	r3, #0
 80023e4:	61fb      	str	r3, [r7, #28]
 80023e6:	e159      	b.n	800269c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80023e8:	2201      	movs	r2, #1
 80023ea:	69fb      	ldr	r3, [r7, #28]
 80023ec:	fa02 f303 	lsl.w	r3, r2, r3
 80023f0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	697a      	ldr	r2, [r7, #20]
 80023f8:	4013      	ands	r3, r2
 80023fa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80023fc:	693a      	ldr	r2, [r7, #16]
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	429a      	cmp	r2, r3
 8002402:	f040 8148 	bne.w	8002696 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	f003 0303 	and.w	r3, r3, #3
 800240e:	2b01      	cmp	r3, #1
 8002410:	d005      	beq.n	800241e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800241a:	2b02      	cmp	r3, #2
 800241c:	d130      	bne.n	8002480 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	689b      	ldr	r3, [r3, #8]
 8002422:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002424:	69fb      	ldr	r3, [r7, #28]
 8002426:	005b      	lsls	r3, r3, #1
 8002428:	2203      	movs	r2, #3
 800242a:	fa02 f303 	lsl.w	r3, r2, r3
 800242e:	43db      	mvns	r3, r3
 8002430:	69ba      	ldr	r2, [r7, #24]
 8002432:	4013      	ands	r3, r2
 8002434:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	68da      	ldr	r2, [r3, #12]
 800243a:	69fb      	ldr	r3, [r7, #28]
 800243c:	005b      	lsls	r3, r3, #1
 800243e:	fa02 f303 	lsl.w	r3, r2, r3
 8002442:	69ba      	ldr	r2, [r7, #24]
 8002444:	4313      	orrs	r3, r2
 8002446:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	69ba      	ldr	r2, [r7, #24]
 800244c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002454:	2201      	movs	r2, #1
 8002456:	69fb      	ldr	r3, [r7, #28]
 8002458:	fa02 f303 	lsl.w	r3, r2, r3
 800245c:	43db      	mvns	r3, r3
 800245e:	69ba      	ldr	r2, [r7, #24]
 8002460:	4013      	ands	r3, r2
 8002462:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	091b      	lsrs	r3, r3, #4
 800246a:	f003 0201 	and.w	r2, r3, #1
 800246e:	69fb      	ldr	r3, [r7, #28]
 8002470:	fa02 f303 	lsl.w	r3, r2, r3
 8002474:	69ba      	ldr	r2, [r7, #24]
 8002476:	4313      	orrs	r3, r2
 8002478:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	69ba      	ldr	r2, [r7, #24]
 800247e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	f003 0303 	and.w	r3, r3, #3
 8002488:	2b03      	cmp	r3, #3
 800248a:	d017      	beq.n	80024bc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	68db      	ldr	r3, [r3, #12]
 8002490:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002492:	69fb      	ldr	r3, [r7, #28]
 8002494:	005b      	lsls	r3, r3, #1
 8002496:	2203      	movs	r2, #3
 8002498:	fa02 f303 	lsl.w	r3, r2, r3
 800249c:	43db      	mvns	r3, r3
 800249e:	69ba      	ldr	r2, [r7, #24]
 80024a0:	4013      	ands	r3, r2
 80024a2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	689a      	ldr	r2, [r3, #8]
 80024a8:	69fb      	ldr	r3, [r7, #28]
 80024aa:	005b      	lsls	r3, r3, #1
 80024ac:	fa02 f303 	lsl.w	r3, r2, r3
 80024b0:	69ba      	ldr	r2, [r7, #24]
 80024b2:	4313      	orrs	r3, r2
 80024b4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	69ba      	ldr	r2, [r7, #24]
 80024ba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f003 0303 	and.w	r3, r3, #3
 80024c4:	2b02      	cmp	r3, #2
 80024c6:	d123      	bne.n	8002510 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024c8:	69fb      	ldr	r3, [r7, #28]
 80024ca:	08da      	lsrs	r2, r3, #3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	3208      	adds	r2, #8
 80024d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	f003 0307 	and.w	r3, r3, #7
 80024dc:	009b      	lsls	r3, r3, #2
 80024de:	220f      	movs	r2, #15
 80024e0:	fa02 f303 	lsl.w	r3, r2, r3
 80024e4:	43db      	mvns	r3, r3
 80024e6:	69ba      	ldr	r2, [r7, #24]
 80024e8:	4013      	ands	r3, r2
 80024ea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	691a      	ldr	r2, [r3, #16]
 80024f0:	69fb      	ldr	r3, [r7, #28]
 80024f2:	f003 0307 	and.w	r3, r3, #7
 80024f6:	009b      	lsls	r3, r3, #2
 80024f8:	fa02 f303 	lsl.w	r3, r2, r3
 80024fc:	69ba      	ldr	r2, [r7, #24]
 80024fe:	4313      	orrs	r3, r2
 8002500:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002502:	69fb      	ldr	r3, [r7, #28]
 8002504:	08da      	lsrs	r2, r3, #3
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	3208      	adds	r2, #8
 800250a:	69b9      	ldr	r1, [r7, #24]
 800250c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002516:	69fb      	ldr	r3, [r7, #28]
 8002518:	005b      	lsls	r3, r3, #1
 800251a:	2203      	movs	r2, #3
 800251c:	fa02 f303 	lsl.w	r3, r2, r3
 8002520:	43db      	mvns	r3, r3
 8002522:	69ba      	ldr	r2, [r7, #24]
 8002524:	4013      	ands	r3, r2
 8002526:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f003 0203 	and.w	r2, r3, #3
 8002530:	69fb      	ldr	r3, [r7, #28]
 8002532:	005b      	lsls	r3, r3, #1
 8002534:	fa02 f303 	lsl.w	r3, r2, r3
 8002538:	69ba      	ldr	r2, [r7, #24]
 800253a:	4313      	orrs	r3, r2
 800253c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	69ba      	ldr	r2, [r7, #24]
 8002542:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800254c:	2b00      	cmp	r3, #0
 800254e:	f000 80a2 	beq.w	8002696 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002552:	2300      	movs	r3, #0
 8002554:	60fb      	str	r3, [r7, #12]
 8002556:	4b57      	ldr	r3, [pc, #348]	; (80026b4 <HAL_GPIO_Init+0x2e8>)
 8002558:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800255a:	4a56      	ldr	r2, [pc, #344]	; (80026b4 <HAL_GPIO_Init+0x2e8>)
 800255c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002560:	6453      	str	r3, [r2, #68]	; 0x44
 8002562:	4b54      	ldr	r3, [pc, #336]	; (80026b4 <HAL_GPIO_Init+0x2e8>)
 8002564:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002566:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800256a:	60fb      	str	r3, [r7, #12]
 800256c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800256e:	4a52      	ldr	r2, [pc, #328]	; (80026b8 <HAL_GPIO_Init+0x2ec>)
 8002570:	69fb      	ldr	r3, [r7, #28]
 8002572:	089b      	lsrs	r3, r3, #2
 8002574:	3302      	adds	r3, #2
 8002576:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800257a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800257c:	69fb      	ldr	r3, [r7, #28]
 800257e:	f003 0303 	and.w	r3, r3, #3
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	220f      	movs	r2, #15
 8002586:	fa02 f303 	lsl.w	r3, r2, r3
 800258a:	43db      	mvns	r3, r3
 800258c:	69ba      	ldr	r2, [r7, #24]
 800258e:	4013      	ands	r3, r2
 8002590:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4a49      	ldr	r2, [pc, #292]	; (80026bc <HAL_GPIO_Init+0x2f0>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d019      	beq.n	80025ce <HAL_GPIO_Init+0x202>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	4a48      	ldr	r2, [pc, #288]	; (80026c0 <HAL_GPIO_Init+0x2f4>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d013      	beq.n	80025ca <HAL_GPIO_Init+0x1fe>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	4a47      	ldr	r2, [pc, #284]	; (80026c4 <HAL_GPIO_Init+0x2f8>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d00d      	beq.n	80025c6 <HAL_GPIO_Init+0x1fa>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	4a46      	ldr	r2, [pc, #280]	; (80026c8 <HAL_GPIO_Init+0x2fc>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d007      	beq.n	80025c2 <HAL_GPIO_Init+0x1f6>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	4a45      	ldr	r2, [pc, #276]	; (80026cc <HAL_GPIO_Init+0x300>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d101      	bne.n	80025be <HAL_GPIO_Init+0x1f2>
 80025ba:	2304      	movs	r3, #4
 80025bc:	e008      	b.n	80025d0 <HAL_GPIO_Init+0x204>
 80025be:	2307      	movs	r3, #7
 80025c0:	e006      	b.n	80025d0 <HAL_GPIO_Init+0x204>
 80025c2:	2303      	movs	r3, #3
 80025c4:	e004      	b.n	80025d0 <HAL_GPIO_Init+0x204>
 80025c6:	2302      	movs	r3, #2
 80025c8:	e002      	b.n	80025d0 <HAL_GPIO_Init+0x204>
 80025ca:	2301      	movs	r3, #1
 80025cc:	e000      	b.n	80025d0 <HAL_GPIO_Init+0x204>
 80025ce:	2300      	movs	r3, #0
 80025d0:	69fa      	ldr	r2, [r7, #28]
 80025d2:	f002 0203 	and.w	r2, r2, #3
 80025d6:	0092      	lsls	r2, r2, #2
 80025d8:	4093      	lsls	r3, r2
 80025da:	69ba      	ldr	r2, [r7, #24]
 80025dc:	4313      	orrs	r3, r2
 80025de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80025e0:	4935      	ldr	r1, [pc, #212]	; (80026b8 <HAL_GPIO_Init+0x2ec>)
 80025e2:	69fb      	ldr	r3, [r7, #28]
 80025e4:	089b      	lsrs	r3, r3, #2
 80025e6:	3302      	adds	r3, #2
 80025e8:	69ba      	ldr	r2, [r7, #24]
 80025ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80025ee:	4b38      	ldr	r3, [pc, #224]	; (80026d0 <HAL_GPIO_Init+0x304>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025f4:	693b      	ldr	r3, [r7, #16]
 80025f6:	43db      	mvns	r3, r3
 80025f8:	69ba      	ldr	r2, [r7, #24]
 80025fa:	4013      	ands	r3, r2
 80025fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002606:	2b00      	cmp	r3, #0
 8002608:	d003      	beq.n	8002612 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800260a:	69ba      	ldr	r2, [r7, #24]
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	4313      	orrs	r3, r2
 8002610:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002612:	4a2f      	ldr	r2, [pc, #188]	; (80026d0 <HAL_GPIO_Init+0x304>)
 8002614:	69bb      	ldr	r3, [r7, #24]
 8002616:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002618:	4b2d      	ldr	r3, [pc, #180]	; (80026d0 <HAL_GPIO_Init+0x304>)
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	43db      	mvns	r3, r3
 8002622:	69ba      	ldr	r2, [r7, #24]
 8002624:	4013      	ands	r3, r2
 8002626:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002630:	2b00      	cmp	r3, #0
 8002632:	d003      	beq.n	800263c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002634:	69ba      	ldr	r2, [r7, #24]
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	4313      	orrs	r3, r2
 800263a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800263c:	4a24      	ldr	r2, [pc, #144]	; (80026d0 <HAL_GPIO_Init+0x304>)
 800263e:	69bb      	ldr	r3, [r7, #24]
 8002640:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002642:	4b23      	ldr	r3, [pc, #140]	; (80026d0 <HAL_GPIO_Init+0x304>)
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002648:	693b      	ldr	r3, [r7, #16]
 800264a:	43db      	mvns	r3, r3
 800264c:	69ba      	ldr	r2, [r7, #24]
 800264e:	4013      	ands	r3, r2
 8002650:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800265a:	2b00      	cmp	r3, #0
 800265c:	d003      	beq.n	8002666 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800265e:	69ba      	ldr	r2, [r7, #24]
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	4313      	orrs	r3, r2
 8002664:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002666:	4a1a      	ldr	r2, [pc, #104]	; (80026d0 <HAL_GPIO_Init+0x304>)
 8002668:	69bb      	ldr	r3, [r7, #24]
 800266a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800266c:	4b18      	ldr	r3, [pc, #96]	; (80026d0 <HAL_GPIO_Init+0x304>)
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	43db      	mvns	r3, r3
 8002676:	69ba      	ldr	r2, [r7, #24]
 8002678:	4013      	ands	r3, r2
 800267a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002684:	2b00      	cmp	r3, #0
 8002686:	d003      	beq.n	8002690 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002688:	69ba      	ldr	r2, [r7, #24]
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	4313      	orrs	r3, r2
 800268e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002690:	4a0f      	ldr	r2, [pc, #60]	; (80026d0 <HAL_GPIO_Init+0x304>)
 8002692:	69bb      	ldr	r3, [r7, #24]
 8002694:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002696:	69fb      	ldr	r3, [r7, #28]
 8002698:	3301      	adds	r3, #1
 800269a:	61fb      	str	r3, [r7, #28]
 800269c:	69fb      	ldr	r3, [r7, #28]
 800269e:	2b0f      	cmp	r3, #15
 80026a0:	f67f aea2 	bls.w	80023e8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80026a4:	bf00      	nop
 80026a6:	bf00      	nop
 80026a8:	3724      	adds	r7, #36	; 0x24
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr
 80026b2:	bf00      	nop
 80026b4:	40023800 	.word	0x40023800
 80026b8:	40013800 	.word	0x40013800
 80026bc:	40020000 	.word	0x40020000
 80026c0:	40020400 	.word	0x40020400
 80026c4:	40020800 	.word	0x40020800
 80026c8:	40020c00 	.word	0x40020c00
 80026cc:	40021000 	.word	0x40021000
 80026d0:	40013c00 	.word	0x40013c00

080026d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b083      	sub	sp, #12
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	460b      	mov	r3, r1
 80026de:	807b      	strh	r3, [r7, #2]
 80026e0:	4613      	mov	r3, r2
 80026e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80026e4:	787b      	ldrb	r3, [r7, #1]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d003      	beq.n	80026f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026ea:	887a      	ldrh	r2, [r7, #2]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80026f0:	e003      	b.n	80026fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80026f2:	887b      	ldrh	r3, [r7, #2]
 80026f4:	041a      	lsls	r2, r3, #16
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	619a      	str	r2, [r3, #24]
}
 80026fa:	bf00      	nop
 80026fc:	370c      	adds	r7, #12
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr
	...

08002708 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b086      	sub	sp, #24
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d101      	bne.n	800271a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	e264      	b.n	8002be4 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0301 	and.w	r3, r3, #1
 8002722:	2b00      	cmp	r3, #0
 8002724:	d075      	beq.n	8002812 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002726:	4ba3      	ldr	r3, [pc, #652]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	f003 030c 	and.w	r3, r3, #12
 800272e:	2b04      	cmp	r3, #4
 8002730:	d00c      	beq.n	800274c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002732:	4ba0      	ldr	r3, [pc, #640]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800273a:	2b08      	cmp	r3, #8
 800273c:	d112      	bne.n	8002764 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800273e:	4b9d      	ldr	r3, [pc, #628]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002746:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800274a:	d10b      	bne.n	8002764 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800274c:	4b99      	ldr	r3, [pc, #612]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002754:	2b00      	cmp	r3, #0
 8002756:	d05b      	beq.n	8002810 <HAL_RCC_OscConfig+0x108>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d157      	bne.n	8002810 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	e23f      	b.n	8002be4 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800276c:	d106      	bne.n	800277c <HAL_RCC_OscConfig+0x74>
 800276e:	4b91      	ldr	r3, [pc, #580]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a90      	ldr	r2, [pc, #576]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 8002774:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002778:	6013      	str	r3, [r2, #0]
 800277a:	e01d      	b.n	80027b8 <HAL_RCC_OscConfig+0xb0>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002784:	d10c      	bne.n	80027a0 <HAL_RCC_OscConfig+0x98>
 8002786:	4b8b      	ldr	r3, [pc, #556]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a8a      	ldr	r2, [pc, #552]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 800278c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002790:	6013      	str	r3, [r2, #0]
 8002792:	4b88      	ldr	r3, [pc, #544]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a87      	ldr	r2, [pc, #540]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 8002798:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800279c:	6013      	str	r3, [r2, #0]
 800279e:	e00b      	b.n	80027b8 <HAL_RCC_OscConfig+0xb0>
 80027a0:	4b84      	ldr	r3, [pc, #528]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a83      	ldr	r2, [pc, #524]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 80027a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027aa:	6013      	str	r3, [r2, #0]
 80027ac:	4b81      	ldr	r3, [pc, #516]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a80      	ldr	r2, [pc, #512]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 80027b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d013      	beq.n	80027e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027c0:	f7ff f85a 	bl	8001878 <HAL_GetTick>
 80027c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027c6:	e008      	b.n	80027da <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80027c8:	f7ff f856 	bl	8001878 <HAL_GetTick>
 80027cc:	4602      	mov	r2, r0
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	2b64      	cmp	r3, #100	; 0x64
 80027d4:	d901      	bls.n	80027da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80027d6:	2303      	movs	r3, #3
 80027d8:	e204      	b.n	8002be4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027da:	4b76      	ldr	r3, [pc, #472]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d0f0      	beq.n	80027c8 <HAL_RCC_OscConfig+0xc0>
 80027e6:	e014      	b.n	8002812 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027e8:	f7ff f846 	bl	8001878 <HAL_GetTick>
 80027ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027ee:	e008      	b.n	8002802 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80027f0:	f7ff f842 	bl	8001878 <HAL_GetTick>
 80027f4:	4602      	mov	r2, r0
 80027f6:	693b      	ldr	r3, [r7, #16]
 80027f8:	1ad3      	subs	r3, r2, r3
 80027fa:	2b64      	cmp	r3, #100	; 0x64
 80027fc:	d901      	bls.n	8002802 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80027fe:	2303      	movs	r3, #3
 8002800:	e1f0      	b.n	8002be4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002802:	4b6c      	ldr	r3, [pc, #432]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800280a:	2b00      	cmp	r3, #0
 800280c:	d1f0      	bne.n	80027f0 <HAL_RCC_OscConfig+0xe8>
 800280e:	e000      	b.n	8002812 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002810:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 0302 	and.w	r3, r3, #2
 800281a:	2b00      	cmp	r3, #0
 800281c:	d063      	beq.n	80028e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800281e:	4b65      	ldr	r3, [pc, #404]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	f003 030c 	and.w	r3, r3, #12
 8002826:	2b00      	cmp	r3, #0
 8002828:	d00b      	beq.n	8002842 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800282a:	4b62      	ldr	r3, [pc, #392]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002832:	2b08      	cmp	r3, #8
 8002834:	d11c      	bne.n	8002870 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002836:	4b5f      	ldr	r3, [pc, #380]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d116      	bne.n	8002870 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002842:	4b5c      	ldr	r3, [pc, #368]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 0302 	and.w	r3, r3, #2
 800284a:	2b00      	cmp	r3, #0
 800284c:	d005      	beq.n	800285a <HAL_RCC_OscConfig+0x152>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	68db      	ldr	r3, [r3, #12]
 8002852:	2b01      	cmp	r3, #1
 8002854:	d001      	beq.n	800285a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	e1c4      	b.n	8002be4 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800285a:	4b56      	ldr	r3, [pc, #344]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	691b      	ldr	r3, [r3, #16]
 8002866:	00db      	lsls	r3, r3, #3
 8002868:	4952      	ldr	r1, [pc, #328]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 800286a:	4313      	orrs	r3, r2
 800286c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800286e:	e03a      	b.n	80028e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	68db      	ldr	r3, [r3, #12]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d020      	beq.n	80028ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002878:	4b4f      	ldr	r3, [pc, #316]	; (80029b8 <HAL_RCC_OscConfig+0x2b0>)
 800287a:	2201      	movs	r2, #1
 800287c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800287e:	f7fe fffb 	bl	8001878 <HAL_GetTick>
 8002882:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002884:	e008      	b.n	8002898 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002886:	f7fe fff7 	bl	8001878 <HAL_GetTick>
 800288a:	4602      	mov	r2, r0
 800288c:	693b      	ldr	r3, [r7, #16]
 800288e:	1ad3      	subs	r3, r2, r3
 8002890:	2b02      	cmp	r3, #2
 8002892:	d901      	bls.n	8002898 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002894:	2303      	movs	r3, #3
 8002896:	e1a5      	b.n	8002be4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002898:	4b46      	ldr	r3, [pc, #280]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 0302 	and.w	r3, r3, #2
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d0f0      	beq.n	8002886 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028a4:	4b43      	ldr	r3, [pc, #268]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	691b      	ldr	r3, [r3, #16]
 80028b0:	00db      	lsls	r3, r3, #3
 80028b2:	4940      	ldr	r1, [pc, #256]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 80028b4:	4313      	orrs	r3, r2
 80028b6:	600b      	str	r3, [r1, #0]
 80028b8:	e015      	b.n	80028e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028ba:	4b3f      	ldr	r3, [pc, #252]	; (80029b8 <HAL_RCC_OscConfig+0x2b0>)
 80028bc:	2200      	movs	r2, #0
 80028be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028c0:	f7fe ffda 	bl	8001878 <HAL_GetTick>
 80028c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028c6:	e008      	b.n	80028da <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80028c8:	f7fe ffd6 	bl	8001878 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	2b02      	cmp	r3, #2
 80028d4:	d901      	bls.n	80028da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e184      	b.n	8002be4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028da:	4b36      	ldr	r3, [pc, #216]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 0302 	and.w	r3, r3, #2
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1f0      	bne.n	80028c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 0308 	and.w	r3, r3, #8
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d030      	beq.n	8002954 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	695b      	ldr	r3, [r3, #20]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d016      	beq.n	8002928 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028fa:	4b30      	ldr	r3, [pc, #192]	; (80029bc <HAL_RCC_OscConfig+0x2b4>)
 80028fc:	2201      	movs	r2, #1
 80028fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002900:	f7fe ffba 	bl	8001878 <HAL_GetTick>
 8002904:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002906:	e008      	b.n	800291a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002908:	f7fe ffb6 	bl	8001878 <HAL_GetTick>
 800290c:	4602      	mov	r2, r0
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	2b02      	cmp	r3, #2
 8002914:	d901      	bls.n	800291a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002916:	2303      	movs	r3, #3
 8002918:	e164      	b.n	8002be4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800291a:	4b26      	ldr	r3, [pc, #152]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 800291c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800291e:	f003 0302 	and.w	r3, r3, #2
 8002922:	2b00      	cmp	r3, #0
 8002924:	d0f0      	beq.n	8002908 <HAL_RCC_OscConfig+0x200>
 8002926:	e015      	b.n	8002954 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002928:	4b24      	ldr	r3, [pc, #144]	; (80029bc <HAL_RCC_OscConfig+0x2b4>)
 800292a:	2200      	movs	r2, #0
 800292c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800292e:	f7fe ffa3 	bl	8001878 <HAL_GetTick>
 8002932:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002934:	e008      	b.n	8002948 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002936:	f7fe ff9f 	bl	8001878 <HAL_GetTick>
 800293a:	4602      	mov	r2, r0
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	1ad3      	subs	r3, r2, r3
 8002940:	2b02      	cmp	r3, #2
 8002942:	d901      	bls.n	8002948 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002944:	2303      	movs	r3, #3
 8002946:	e14d      	b.n	8002be4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002948:	4b1a      	ldr	r3, [pc, #104]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 800294a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800294c:	f003 0302 	and.w	r3, r3, #2
 8002950:	2b00      	cmp	r3, #0
 8002952:	d1f0      	bne.n	8002936 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f003 0304 	and.w	r3, r3, #4
 800295c:	2b00      	cmp	r3, #0
 800295e:	f000 80a0 	beq.w	8002aa2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002962:	2300      	movs	r3, #0
 8002964:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002966:	4b13      	ldr	r3, [pc, #76]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 8002968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800296a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800296e:	2b00      	cmp	r3, #0
 8002970:	d10f      	bne.n	8002992 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002972:	2300      	movs	r3, #0
 8002974:	60bb      	str	r3, [r7, #8]
 8002976:	4b0f      	ldr	r3, [pc, #60]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 8002978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800297a:	4a0e      	ldr	r2, [pc, #56]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 800297c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002980:	6413      	str	r3, [r2, #64]	; 0x40
 8002982:	4b0c      	ldr	r3, [pc, #48]	; (80029b4 <HAL_RCC_OscConfig+0x2ac>)
 8002984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002986:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800298a:	60bb      	str	r3, [r7, #8]
 800298c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800298e:	2301      	movs	r3, #1
 8002990:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002992:	4b0b      	ldr	r3, [pc, #44]	; (80029c0 <HAL_RCC_OscConfig+0x2b8>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800299a:	2b00      	cmp	r3, #0
 800299c:	d121      	bne.n	80029e2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800299e:	4b08      	ldr	r3, [pc, #32]	; (80029c0 <HAL_RCC_OscConfig+0x2b8>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a07      	ldr	r2, [pc, #28]	; (80029c0 <HAL_RCC_OscConfig+0x2b8>)
 80029a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029aa:	f7fe ff65 	bl	8001878 <HAL_GetTick>
 80029ae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029b0:	e011      	b.n	80029d6 <HAL_RCC_OscConfig+0x2ce>
 80029b2:	bf00      	nop
 80029b4:	40023800 	.word	0x40023800
 80029b8:	42470000 	.word	0x42470000
 80029bc:	42470e80 	.word	0x42470e80
 80029c0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029c4:	f7fe ff58 	bl	8001878 <HAL_GetTick>
 80029c8:	4602      	mov	r2, r0
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	1ad3      	subs	r3, r2, r3
 80029ce:	2b02      	cmp	r3, #2
 80029d0:	d901      	bls.n	80029d6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80029d2:	2303      	movs	r3, #3
 80029d4:	e106      	b.n	8002be4 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029d6:	4b85      	ldr	r3, [pc, #532]	; (8002bec <HAL_RCC_OscConfig+0x4e4>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d0f0      	beq.n	80029c4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d106      	bne.n	80029f8 <HAL_RCC_OscConfig+0x2f0>
 80029ea:	4b81      	ldr	r3, [pc, #516]	; (8002bf0 <HAL_RCC_OscConfig+0x4e8>)
 80029ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029ee:	4a80      	ldr	r2, [pc, #512]	; (8002bf0 <HAL_RCC_OscConfig+0x4e8>)
 80029f0:	f043 0301 	orr.w	r3, r3, #1
 80029f4:	6713      	str	r3, [r2, #112]	; 0x70
 80029f6:	e01c      	b.n	8002a32 <HAL_RCC_OscConfig+0x32a>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	2b05      	cmp	r3, #5
 80029fe:	d10c      	bne.n	8002a1a <HAL_RCC_OscConfig+0x312>
 8002a00:	4b7b      	ldr	r3, [pc, #492]	; (8002bf0 <HAL_RCC_OscConfig+0x4e8>)
 8002a02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a04:	4a7a      	ldr	r2, [pc, #488]	; (8002bf0 <HAL_RCC_OscConfig+0x4e8>)
 8002a06:	f043 0304 	orr.w	r3, r3, #4
 8002a0a:	6713      	str	r3, [r2, #112]	; 0x70
 8002a0c:	4b78      	ldr	r3, [pc, #480]	; (8002bf0 <HAL_RCC_OscConfig+0x4e8>)
 8002a0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a10:	4a77      	ldr	r2, [pc, #476]	; (8002bf0 <HAL_RCC_OscConfig+0x4e8>)
 8002a12:	f043 0301 	orr.w	r3, r3, #1
 8002a16:	6713      	str	r3, [r2, #112]	; 0x70
 8002a18:	e00b      	b.n	8002a32 <HAL_RCC_OscConfig+0x32a>
 8002a1a:	4b75      	ldr	r3, [pc, #468]	; (8002bf0 <HAL_RCC_OscConfig+0x4e8>)
 8002a1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a1e:	4a74      	ldr	r2, [pc, #464]	; (8002bf0 <HAL_RCC_OscConfig+0x4e8>)
 8002a20:	f023 0301 	bic.w	r3, r3, #1
 8002a24:	6713      	str	r3, [r2, #112]	; 0x70
 8002a26:	4b72      	ldr	r3, [pc, #456]	; (8002bf0 <HAL_RCC_OscConfig+0x4e8>)
 8002a28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a2a:	4a71      	ldr	r2, [pc, #452]	; (8002bf0 <HAL_RCC_OscConfig+0x4e8>)
 8002a2c:	f023 0304 	bic.w	r3, r3, #4
 8002a30:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	689b      	ldr	r3, [r3, #8]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d015      	beq.n	8002a66 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a3a:	f7fe ff1d 	bl	8001878 <HAL_GetTick>
 8002a3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a40:	e00a      	b.n	8002a58 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a42:	f7fe ff19 	bl	8001878 <HAL_GetTick>
 8002a46:	4602      	mov	r2, r0
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	1ad3      	subs	r3, r2, r3
 8002a4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d901      	bls.n	8002a58 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002a54:	2303      	movs	r3, #3
 8002a56:	e0c5      	b.n	8002be4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a58:	4b65      	ldr	r3, [pc, #404]	; (8002bf0 <HAL_RCC_OscConfig+0x4e8>)
 8002a5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a5c:	f003 0302 	and.w	r3, r3, #2
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d0ee      	beq.n	8002a42 <HAL_RCC_OscConfig+0x33a>
 8002a64:	e014      	b.n	8002a90 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a66:	f7fe ff07 	bl	8001878 <HAL_GetTick>
 8002a6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a6c:	e00a      	b.n	8002a84 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a6e:	f7fe ff03 	bl	8001878 <HAL_GetTick>
 8002a72:	4602      	mov	r2, r0
 8002a74:	693b      	ldr	r3, [r7, #16]
 8002a76:	1ad3      	subs	r3, r2, r3
 8002a78:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d901      	bls.n	8002a84 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002a80:	2303      	movs	r3, #3
 8002a82:	e0af      	b.n	8002be4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a84:	4b5a      	ldr	r3, [pc, #360]	; (8002bf0 <HAL_RCC_OscConfig+0x4e8>)
 8002a86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a88:	f003 0302 	and.w	r3, r3, #2
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d1ee      	bne.n	8002a6e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002a90:	7dfb      	ldrb	r3, [r7, #23]
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d105      	bne.n	8002aa2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a96:	4b56      	ldr	r3, [pc, #344]	; (8002bf0 <HAL_RCC_OscConfig+0x4e8>)
 8002a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9a:	4a55      	ldr	r2, [pc, #340]	; (8002bf0 <HAL_RCC_OscConfig+0x4e8>)
 8002a9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002aa0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	699b      	ldr	r3, [r3, #24]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	f000 809b 	beq.w	8002be2 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002aac:	4b50      	ldr	r3, [pc, #320]	; (8002bf0 <HAL_RCC_OscConfig+0x4e8>)
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	f003 030c 	and.w	r3, r3, #12
 8002ab4:	2b08      	cmp	r3, #8
 8002ab6:	d05c      	beq.n	8002b72 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	699b      	ldr	r3, [r3, #24]
 8002abc:	2b02      	cmp	r3, #2
 8002abe:	d141      	bne.n	8002b44 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ac0:	4b4c      	ldr	r3, [pc, #304]	; (8002bf4 <HAL_RCC_OscConfig+0x4ec>)
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ac6:	f7fe fed7 	bl	8001878 <HAL_GetTick>
 8002aca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002acc:	e008      	b.n	8002ae0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ace:	f7fe fed3 	bl	8001878 <HAL_GetTick>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	2b02      	cmp	r3, #2
 8002ada:	d901      	bls.n	8002ae0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002adc:	2303      	movs	r3, #3
 8002ade:	e081      	b.n	8002be4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ae0:	4b43      	ldr	r3, [pc, #268]	; (8002bf0 <HAL_RCC_OscConfig+0x4e8>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d1f0      	bne.n	8002ace <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	69da      	ldr	r2, [r3, #28]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6a1b      	ldr	r3, [r3, #32]
 8002af4:	431a      	orrs	r2, r3
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002afa:	019b      	lsls	r3, r3, #6
 8002afc:	431a      	orrs	r2, r3
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b02:	085b      	lsrs	r3, r3, #1
 8002b04:	3b01      	subs	r3, #1
 8002b06:	041b      	lsls	r3, r3, #16
 8002b08:	431a      	orrs	r2, r3
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b0e:	061b      	lsls	r3, r3, #24
 8002b10:	4937      	ldr	r1, [pc, #220]	; (8002bf0 <HAL_RCC_OscConfig+0x4e8>)
 8002b12:	4313      	orrs	r3, r2
 8002b14:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b16:	4b37      	ldr	r3, [pc, #220]	; (8002bf4 <HAL_RCC_OscConfig+0x4ec>)
 8002b18:	2201      	movs	r2, #1
 8002b1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b1c:	f7fe feac 	bl	8001878 <HAL_GetTick>
 8002b20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b22:	e008      	b.n	8002b36 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b24:	f7fe fea8 	bl	8001878 <HAL_GetTick>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	1ad3      	subs	r3, r2, r3
 8002b2e:	2b02      	cmp	r3, #2
 8002b30:	d901      	bls.n	8002b36 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002b32:	2303      	movs	r3, #3
 8002b34:	e056      	b.n	8002be4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b36:	4b2e      	ldr	r3, [pc, #184]	; (8002bf0 <HAL_RCC_OscConfig+0x4e8>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d0f0      	beq.n	8002b24 <HAL_RCC_OscConfig+0x41c>
 8002b42:	e04e      	b.n	8002be2 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b44:	4b2b      	ldr	r3, [pc, #172]	; (8002bf4 <HAL_RCC_OscConfig+0x4ec>)
 8002b46:	2200      	movs	r2, #0
 8002b48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b4a:	f7fe fe95 	bl	8001878 <HAL_GetTick>
 8002b4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b50:	e008      	b.n	8002b64 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b52:	f7fe fe91 	bl	8001878 <HAL_GetTick>
 8002b56:	4602      	mov	r2, r0
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	1ad3      	subs	r3, r2, r3
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	d901      	bls.n	8002b64 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002b60:	2303      	movs	r3, #3
 8002b62:	e03f      	b.n	8002be4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b64:	4b22      	ldr	r3, [pc, #136]	; (8002bf0 <HAL_RCC_OscConfig+0x4e8>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d1f0      	bne.n	8002b52 <HAL_RCC_OscConfig+0x44a>
 8002b70:	e037      	b.n	8002be2 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	699b      	ldr	r3, [r3, #24]
 8002b76:	2b01      	cmp	r3, #1
 8002b78:	d101      	bne.n	8002b7e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e032      	b.n	8002be4 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002b7e:	4b1c      	ldr	r3, [pc, #112]	; (8002bf0 <HAL_RCC_OscConfig+0x4e8>)
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	699b      	ldr	r3, [r3, #24]
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d028      	beq.n	8002bde <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b96:	429a      	cmp	r2, r3
 8002b98:	d121      	bne.n	8002bde <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d11a      	bne.n	8002bde <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ba8:	68fa      	ldr	r2, [r7, #12]
 8002baa:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002bae:	4013      	ands	r3, r2
 8002bb0:	687a      	ldr	r2, [r7, #4]
 8002bb2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002bb4:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d111      	bne.n	8002bde <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bc4:	085b      	lsrs	r3, r3, #1
 8002bc6:	3b01      	subs	r3, #1
 8002bc8:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002bca:	429a      	cmp	r2, r3
 8002bcc:	d107      	bne.n	8002bde <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bd8:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002bda:	429a      	cmp	r2, r3
 8002bdc:	d001      	beq.n	8002be2 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e000      	b.n	8002be4 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8002be2:	2300      	movs	r3, #0
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3718      	adds	r7, #24
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	40007000 	.word	0x40007000
 8002bf0:	40023800 	.word	0x40023800
 8002bf4:	42470060 	.word	0x42470060

08002bf8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
 8002c00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d101      	bne.n	8002c0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	e0cc      	b.n	8002da6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002c0c:	4b68      	ldr	r3, [pc, #416]	; (8002db0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 0307 	and.w	r3, r3, #7
 8002c14:	683a      	ldr	r2, [r7, #0]
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d90c      	bls.n	8002c34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c1a:	4b65      	ldr	r3, [pc, #404]	; (8002db0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c1c:	683a      	ldr	r2, [r7, #0]
 8002c1e:	b2d2      	uxtb	r2, r2
 8002c20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c22:	4b63      	ldr	r3, [pc, #396]	; (8002db0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 0307 	and.w	r3, r3, #7
 8002c2a:	683a      	ldr	r2, [r7, #0]
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d001      	beq.n	8002c34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	e0b8      	b.n	8002da6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 0302 	and.w	r3, r3, #2
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d020      	beq.n	8002c82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f003 0304 	and.w	r3, r3, #4
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d005      	beq.n	8002c58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c4c:	4b59      	ldr	r3, [pc, #356]	; (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	4a58      	ldr	r2, [pc, #352]	; (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c52:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002c56:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 0308 	and.w	r3, r3, #8
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d005      	beq.n	8002c70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c64:	4b53      	ldr	r3, [pc, #332]	; (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	4a52      	ldr	r2, [pc, #328]	; (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c6a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002c6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c70:	4b50      	ldr	r3, [pc, #320]	; (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	494d      	ldr	r1, [pc, #308]	; (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f003 0301 	and.w	r3, r3, #1
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d044      	beq.n	8002d18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	2b01      	cmp	r3, #1
 8002c94:	d107      	bne.n	8002ca6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c96:	4b47      	ldr	r3, [pc, #284]	; (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d119      	bne.n	8002cd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e07f      	b.n	8002da6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d003      	beq.n	8002cb6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002cb2:	2b03      	cmp	r3, #3
 8002cb4:	d107      	bne.n	8002cc6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cb6:	4b3f      	ldr	r3, [pc, #252]	; (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d109      	bne.n	8002cd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e06f      	b.n	8002da6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cc6:	4b3b      	ldr	r3, [pc, #236]	; (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 0302 	and.w	r3, r3, #2
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d101      	bne.n	8002cd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e067      	b.n	8002da6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002cd6:	4b37      	ldr	r3, [pc, #220]	; (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	f023 0203 	bic.w	r2, r3, #3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	4934      	ldr	r1, [pc, #208]	; (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ce8:	f7fe fdc6 	bl	8001878 <HAL_GetTick>
 8002cec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cee:	e00a      	b.n	8002d06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cf0:	f7fe fdc2 	bl	8001878 <HAL_GetTick>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d901      	bls.n	8002d06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d02:	2303      	movs	r3, #3
 8002d04:	e04f      	b.n	8002da6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d06:	4b2b      	ldr	r3, [pc, #172]	; (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	f003 020c 	and.w	r2, r3, #12
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d1eb      	bne.n	8002cf0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d18:	4b25      	ldr	r3, [pc, #148]	; (8002db0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 0307 	and.w	r3, r3, #7
 8002d20:	683a      	ldr	r2, [r7, #0]
 8002d22:	429a      	cmp	r2, r3
 8002d24:	d20c      	bcs.n	8002d40 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d26:	4b22      	ldr	r3, [pc, #136]	; (8002db0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d28:	683a      	ldr	r2, [r7, #0]
 8002d2a:	b2d2      	uxtb	r2, r2
 8002d2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d2e:	4b20      	ldr	r3, [pc, #128]	; (8002db0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f003 0307 	and.w	r3, r3, #7
 8002d36:	683a      	ldr	r2, [r7, #0]
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	d001      	beq.n	8002d40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e032      	b.n	8002da6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 0304 	and.w	r3, r3, #4
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d008      	beq.n	8002d5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d4c:	4b19      	ldr	r3, [pc, #100]	; (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	68db      	ldr	r3, [r3, #12]
 8002d58:	4916      	ldr	r1, [pc, #88]	; (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 0308 	and.w	r3, r3, #8
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d009      	beq.n	8002d7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d6a:	4b12      	ldr	r3, [pc, #72]	; (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	691b      	ldr	r3, [r3, #16]
 8002d76:	00db      	lsls	r3, r3, #3
 8002d78:	490e      	ldr	r1, [pc, #56]	; (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002d7e:	f000 f821 	bl	8002dc4 <HAL_RCC_GetSysClockFreq>
 8002d82:	4602      	mov	r2, r0
 8002d84:	4b0b      	ldr	r3, [pc, #44]	; (8002db4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	091b      	lsrs	r3, r3, #4
 8002d8a:	f003 030f 	and.w	r3, r3, #15
 8002d8e:	490a      	ldr	r1, [pc, #40]	; (8002db8 <HAL_RCC_ClockConfig+0x1c0>)
 8002d90:	5ccb      	ldrb	r3, [r1, r3]
 8002d92:	fa22 f303 	lsr.w	r3, r2, r3
 8002d96:	4a09      	ldr	r2, [pc, #36]	; (8002dbc <HAL_RCC_ClockConfig+0x1c4>)
 8002d98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002d9a:	4b09      	ldr	r3, [pc, #36]	; (8002dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f7fe fd26 	bl	80017f0 <HAL_InitTick>

  return HAL_OK;
 8002da4:	2300      	movs	r3, #0
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3710      	adds	r7, #16
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}
 8002dae:	bf00      	nop
 8002db0:	40023c00 	.word	0x40023c00
 8002db4:	40023800 	.word	0x40023800
 8002db8:	08006c88 	.word	0x08006c88
 8002dbc:	20000000 	.word	0x20000000
 8002dc0:	20000004 	.word	0x20000004

08002dc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002dc4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002dc8:	b084      	sub	sp, #16
 8002dca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	607b      	str	r3, [r7, #4]
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	60fb      	str	r3, [r7, #12]
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ddc:	4b67      	ldr	r3, [pc, #412]	; (8002f7c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	f003 030c 	and.w	r3, r3, #12
 8002de4:	2b08      	cmp	r3, #8
 8002de6:	d00d      	beq.n	8002e04 <HAL_RCC_GetSysClockFreq+0x40>
 8002de8:	2b08      	cmp	r3, #8
 8002dea:	f200 80bd 	bhi.w	8002f68 <HAL_RCC_GetSysClockFreq+0x1a4>
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d002      	beq.n	8002df8 <HAL_RCC_GetSysClockFreq+0x34>
 8002df2:	2b04      	cmp	r3, #4
 8002df4:	d003      	beq.n	8002dfe <HAL_RCC_GetSysClockFreq+0x3a>
 8002df6:	e0b7      	b.n	8002f68 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002df8:	4b61      	ldr	r3, [pc, #388]	; (8002f80 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002dfa:	60bb      	str	r3, [r7, #8]
       break;
 8002dfc:	e0b7      	b.n	8002f6e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002dfe:	4b61      	ldr	r3, [pc, #388]	; (8002f84 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8002e00:	60bb      	str	r3, [r7, #8]
      break;
 8002e02:	e0b4      	b.n	8002f6e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e04:	4b5d      	ldr	r3, [pc, #372]	; (8002f7c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002e0c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e0e:	4b5b      	ldr	r3, [pc, #364]	; (8002f7c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d04d      	beq.n	8002eb6 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e1a:	4b58      	ldr	r3, [pc, #352]	; (8002f7c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	099b      	lsrs	r3, r3, #6
 8002e20:	461a      	mov	r2, r3
 8002e22:	f04f 0300 	mov.w	r3, #0
 8002e26:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002e2a:	f04f 0100 	mov.w	r1, #0
 8002e2e:	ea02 0800 	and.w	r8, r2, r0
 8002e32:	ea03 0901 	and.w	r9, r3, r1
 8002e36:	4640      	mov	r0, r8
 8002e38:	4649      	mov	r1, r9
 8002e3a:	f04f 0200 	mov.w	r2, #0
 8002e3e:	f04f 0300 	mov.w	r3, #0
 8002e42:	014b      	lsls	r3, r1, #5
 8002e44:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002e48:	0142      	lsls	r2, r0, #5
 8002e4a:	4610      	mov	r0, r2
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	ebb0 0008 	subs.w	r0, r0, r8
 8002e52:	eb61 0109 	sbc.w	r1, r1, r9
 8002e56:	f04f 0200 	mov.w	r2, #0
 8002e5a:	f04f 0300 	mov.w	r3, #0
 8002e5e:	018b      	lsls	r3, r1, #6
 8002e60:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002e64:	0182      	lsls	r2, r0, #6
 8002e66:	1a12      	subs	r2, r2, r0
 8002e68:	eb63 0301 	sbc.w	r3, r3, r1
 8002e6c:	f04f 0000 	mov.w	r0, #0
 8002e70:	f04f 0100 	mov.w	r1, #0
 8002e74:	00d9      	lsls	r1, r3, #3
 8002e76:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002e7a:	00d0      	lsls	r0, r2, #3
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	460b      	mov	r3, r1
 8002e80:	eb12 0208 	adds.w	r2, r2, r8
 8002e84:	eb43 0309 	adc.w	r3, r3, r9
 8002e88:	f04f 0000 	mov.w	r0, #0
 8002e8c:	f04f 0100 	mov.w	r1, #0
 8002e90:	0259      	lsls	r1, r3, #9
 8002e92:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8002e96:	0250      	lsls	r0, r2, #9
 8002e98:	4602      	mov	r2, r0
 8002e9a:	460b      	mov	r3, r1
 8002e9c:	4610      	mov	r0, r2
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	461a      	mov	r2, r3
 8002ea4:	f04f 0300 	mov.w	r3, #0
 8002ea8:	f7fd fed6 	bl	8000c58 <__aeabi_uldivmod>
 8002eac:	4602      	mov	r2, r0
 8002eae:	460b      	mov	r3, r1
 8002eb0:	4613      	mov	r3, r2
 8002eb2:	60fb      	str	r3, [r7, #12]
 8002eb4:	e04a      	b.n	8002f4c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002eb6:	4b31      	ldr	r3, [pc, #196]	; (8002f7c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	099b      	lsrs	r3, r3, #6
 8002ebc:	461a      	mov	r2, r3
 8002ebe:	f04f 0300 	mov.w	r3, #0
 8002ec2:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002ec6:	f04f 0100 	mov.w	r1, #0
 8002eca:	ea02 0400 	and.w	r4, r2, r0
 8002ece:	ea03 0501 	and.w	r5, r3, r1
 8002ed2:	4620      	mov	r0, r4
 8002ed4:	4629      	mov	r1, r5
 8002ed6:	f04f 0200 	mov.w	r2, #0
 8002eda:	f04f 0300 	mov.w	r3, #0
 8002ede:	014b      	lsls	r3, r1, #5
 8002ee0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002ee4:	0142      	lsls	r2, r0, #5
 8002ee6:	4610      	mov	r0, r2
 8002ee8:	4619      	mov	r1, r3
 8002eea:	1b00      	subs	r0, r0, r4
 8002eec:	eb61 0105 	sbc.w	r1, r1, r5
 8002ef0:	f04f 0200 	mov.w	r2, #0
 8002ef4:	f04f 0300 	mov.w	r3, #0
 8002ef8:	018b      	lsls	r3, r1, #6
 8002efa:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002efe:	0182      	lsls	r2, r0, #6
 8002f00:	1a12      	subs	r2, r2, r0
 8002f02:	eb63 0301 	sbc.w	r3, r3, r1
 8002f06:	f04f 0000 	mov.w	r0, #0
 8002f0a:	f04f 0100 	mov.w	r1, #0
 8002f0e:	00d9      	lsls	r1, r3, #3
 8002f10:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002f14:	00d0      	lsls	r0, r2, #3
 8002f16:	4602      	mov	r2, r0
 8002f18:	460b      	mov	r3, r1
 8002f1a:	1912      	adds	r2, r2, r4
 8002f1c:	eb45 0303 	adc.w	r3, r5, r3
 8002f20:	f04f 0000 	mov.w	r0, #0
 8002f24:	f04f 0100 	mov.w	r1, #0
 8002f28:	0299      	lsls	r1, r3, #10
 8002f2a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002f2e:	0290      	lsls	r0, r2, #10
 8002f30:	4602      	mov	r2, r0
 8002f32:	460b      	mov	r3, r1
 8002f34:	4610      	mov	r0, r2
 8002f36:	4619      	mov	r1, r3
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	461a      	mov	r2, r3
 8002f3c:	f04f 0300 	mov.w	r3, #0
 8002f40:	f7fd fe8a 	bl	8000c58 <__aeabi_uldivmod>
 8002f44:	4602      	mov	r2, r0
 8002f46:	460b      	mov	r3, r1
 8002f48:	4613      	mov	r3, r2
 8002f4a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002f4c:	4b0b      	ldr	r3, [pc, #44]	; (8002f7c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	0c1b      	lsrs	r3, r3, #16
 8002f52:	f003 0303 	and.w	r3, r3, #3
 8002f56:	3301      	adds	r3, #1
 8002f58:	005b      	lsls	r3, r3, #1
 8002f5a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002f5c:	68fa      	ldr	r2, [r7, #12]
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f64:	60bb      	str	r3, [r7, #8]
      break;
 8002f66:	e002      	b.n	8002f6e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002f68:	4b05      	ldr	r3, [pc, #20]	; (8002f80 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002f6a:	60bb      	str	r3, [r7, #8]
      break;
 8002f6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f6e:	68bb      	ldr	r3, [r7, #8]
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	3710      	adds	r7, #16
 8002f74:	46bd      	mov	sp, r7
 8002f76:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002f7a:	bf00      	nop
 8002f7c:	40023800 	.word	0x40023800
 8002f80:	00f42400 	.word	0x00f42400
 8002f84:	007a1200 	.word	0x007a1200

08002f88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f8c:	4b03      	ldr	r3, [pc, #12]	; (8002f9c <HAL_RCC_GetHCLKFreq+0x14>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	46bd      	mov	sp, r7
 8002f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f98:	4770      	bx	lr
 8002f9a:	bf00      	nop
 8002f9c:	20000000 	.word	0x20000000

08002fa0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002fa4:	f7ff fff0 	bl	8002f88 <HAL_RCC_GetHCLKFreq>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	4b05      	ldr	r3, [pc, #20]	; (8002fc0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	0a9b      	lsrs	r3, r3, #10
 8002fb0:	f003 0307 	and.w	r3, r3, #7
 8002fb4:	4903      	ldr	r1, [pc, #12]	; (8002fc4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002fb6:	5ccb      	ldrb	r3, [r1, r3]
 8002fb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	40023800 	.word	0x40023800
 8002fc4:	08006c98 	.word	0x08006c98

08002fc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002fcc:	f7ff ffdc 	bl	8002f88 <HAL_RCC_GetHCLKFreq>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	4b05      	ldr	r3, [pc, #20]	; (8002fe8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002fd4:	689b      	ldr	r3, [r3, #8]
 8002fd6:	0b5b      	lsrs	r3, r3, #13
 8002fd8:	f003 0307 	and.w	r3, r3, #7
 8002fdc:	4903      	ldr	r1, [pc, #12]	; (8002fec <HAL_RCC_GetPCLK2Freq+0x24>)
 8002fde:	5ccb      	ldrb	r3, [r1, r3]
 8002fe0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	bd80      	pop	{r7, pc}
 8002fe8:	40023800 	.word	0x40023800
 8002fec:	08006c98 	.word	0x08006c98

08002ff0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b082      	sub	sp, #8
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d101      	bne.n	8003002 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	e041      	b.n	8003086 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003008:	b2db      	uxtb	r3, r3
 800300a:	2b00      	cmp	r3, #0
 800300c:	d106      	bne.n	800301c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2200      	movs	r2, #0
 8003012:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003016:	6878      	ldr	r0, [r7, #4]
 8003018:	f7fe fa1a 	bl	8001450 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2202      	movs	r2, #2
 8003020:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	3304      	adds	r3, #4
 800302c:	4619      	mov	r1, r3
 800302e:	4610      	mov	r0, r2
 8003030:	f000 fa8a 	bl	8003548 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2201      	movs	r2, #1
 8003038:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2201      	movs	r2, #1
 8003040:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2201      	movs	r2, #1
 8003048:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2201      	movs	r2, #1
 8003050:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2201      	movs	r2, #1
 8003058:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2201      	movs	r2, #1
 8003060:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2201      	movs	r2, #1
 8003068:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2201      	movs	r2, #1
 8003070:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2201      	movs	r2, #1
 8003078:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2201      	movs	r2, #1
 8003080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003084:	2300      	movs	r3, #0
}
 8003086:	4618      	mov	r0, r3
 8003088:	3708      	adds	r7, #8
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
	...

08003090 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003090:	b480      	push	{r7}
 8003092:	b085      	sub	sp, #20
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800309e:	b2db      	uxtb	r3, r3
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d001      	beq.n	80030a8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80030a4:	2301      	movs	r3, #1
 80030a6:	e03c      	b.n	8003122 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2202      	movs	r2, #2
 80030ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a1e      	ldr	r2, [pc, #120]	; (8003130 <HAL_TIM_Base_Start+0xa0>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d018      	beq.n	80030ec <HAL_TIM_Base_Start+0x5c>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030c2:	d013      	beq.n	80030ec <HAL_TIM_Base_Start+0x5c>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a1a      	ldr	r2, [pc, #104]	; (8003134 <HAL_TIM_Base_Start+0xa4>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d00e      	beq.n	80030ec <HAL_TIM_Base_Start+0x5c>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a19      	ldr	r2, [pc, #100]	; (8003138 <HAL_TIM_Base_Start+0xa8>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d009      	beq.n	80030ec <HAL_TIM_Base_Start+0x5c>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a17      	ldr	r2, [pc, #92]	; (800313c <HAL_TIM_Base_Start+0xac>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d004      	beq.n	80030ec <HAL_TIM_Base_Start+0x5c>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a16      	ldr	r2, [pc, #88]	; (8003140 <HAL_TIM_Base_Start+0xb0>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d111      	bne.n	8003110 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	f003 0307 	and.w	r3, r3, #7
 80030f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2b06      	cmp	r3, #6
 80030fc:	d010      	beq.n	8003120 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f042 0201 	orr.w	r2, r2, #1
 800310c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800310e:	e007      	b.n	8003120 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f042 0201 	orr.w	r2, r2, #1
 800311e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003120:	2300      	movs	r3, #0
}
 8003122:	4618      	mov	r0, r3
 8003124:	3714      	adds	r7, #20
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop
 8003130:	40010000 	.word	0x40010000
 8003134:	40000400 	.word	0x40000400
 8003138:	40000800 	.word	0x40000800
 800313c:	40000c00 	.word	0x40000c00
 8003140:	40014000 	.word	0x40014000

08003144 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b082      	sub	sp, #8
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	691b      	ldr	r3, [r3, #16]
 8003152:	f003 0302 	and.w	r3, r3, #2
 8003156:	2b02      	cmp	r3, #2
 8003158:	d122      	bne.n	80031a0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	68db      	ldr	r3, [r3, #12]
 8003160:	f003 0302 	and.w	r3, r3, #2
 8003164:	2b02      	cmp	r3, #2
 8003166:	d11b      	bne.n	80031a0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f06f 0202 	mvn.w	r2, #2
 8003170:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2201      	movs	r2, #1
 8003176:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	699b      	ldr	r3, [r3, #24]
 800317e:	f003 0303 	and.w	r3, r3, #3
 8003182:	2b00      	cmp	r3, #0
 8003184:	d003      	beq.n	800318e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f000 f9bf 	bl	800350a <HAL_TIM_IC_CaptureCallback>
 800318c:	e005      	b.n	800319a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800318e:	6878      	ldr	r0, [r7, #4]
 8003190:	f000 f9b1 	bl	80034f6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	f000 f9c2 	bl	800351e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2200      	movs	r2, #0
 800319e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	691b      	ldr	r3, [r3, #16]
 80031a6:	f003 0304 	and.w	r3, r3, #4
 80031aa:	2b04      	cmp	r3, #4
 80031ac:	d122      	bne.n	80031f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	68db      	ldr	r3, [r3, #12]
 80031b4:	f003 0304 	and.w	r3, r3, #4
 80031b8:	2b04      	cmp	r3, #4
 80031ba:	d11b      	bne.n	80031f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f06f 0204 	mvn.w	r2, #4
 80031c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2202      	movs	r2, #2
 80031ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	699b      	ldr	r3, [r3, #24]
 80031d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d003      	beq.n	80031e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f000 f995 	bl	800350a <HAL_TIM_IC_CaptureCallback>
 80031e0:	e005      	b.n	80031ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031e2:	6878      	ldr	r0, [r7, #4]
 80031e4:	f000 f987 	bl	80034f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031e8:	6878      	ldr	r0, [r7, #4]
 80031ea:	f000 f998 	bl	800351e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2200      	movs	r2, #0
 80031f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	691b      	ldr	r3, [r3, #16]
 80031fa:	f003 0308 	and.w	r3, r3, #8
 80031fe:	2b08      	cmp	r3, #8
 8003200:	d122      	bne.n	8003248 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	f003 0308 	and.w	r3, r3, #8
 800320c:	2b08      	cmp	r3, #8
 800320e:	d11b      	bne.n	8003248 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f06f 0208 	mvn.w	r2, #8
 8003218:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2204      	movs	r2, #4
 800321e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	69db      	ldr	r3, [r3, #28]
 8003226:	f003 0303 	and.w	r3, r3, #3
 800322a:	2b00      	cmp	r3, #0
 800322c:	d003      	beq.n	8003236 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f000 f96b 	bl	800350a <HAL_TIM_IC_CaptureCallback>
 8003234:	e005      	b.n	8003242 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	f000 f95d 	bl	80034f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800323c:	6878      	ldr	r0, [r7, #4]
 800323e:	f000 f96e 	bl	800351e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2200      	movs	r2, #0
 8003246:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	691b      	ldr	r3, [r3, #16]
 800324e:	f003 0310 	and.w	r3, r3, #16
 8003252:	2b10      	cmp	r3, #16
 8003254:	d122      	bne.n	800329c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	68db      	ldr	r3, [r3, #12]
 800325c:	f003 0310 	and.w	r3, r3, #16
 8003260:	2b10      	cmp	r3, #16
 8003262:	d11b      	bne.n	800329c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f06f 0210 	mvn.w	r2, #16
 800326c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2208      	movs	r2, #8
 8003272:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	69db      	ldr	r3, [r3, #28]
 800327a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800327e:	2b00      	cmp	r3, #0
 8003280:	d003      	beq.n	800328a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	f000 f941 	bl	800350a <HAL_TIM_IC_CaptureCallback>
 8003288:	e005      	b.n	8003296 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	f000 f933 	bl	80034f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003290:	6878      	ldr	r0, [r7, #4]
 8003292:	f000 f944 	bl	800351e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2200      	movs	r2, #0
 800329a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	691b      	ldr	r3, [r3, #16]
 80032a2:	f003 0301 	and.w	r3, r3, #1
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	d10e      	bne.n	80032c8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	f003 0301 	and.w	r3, r3, #1
 80032b4:	2b01      	cmp	r3, #1
 80032b6:	d107      	bne.n	80032c8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f06f 0201 	mvn.w	r2, #1
 80032c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f000 f90d 	bl	80034e2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	691b      	ldr	r3, [r3, #16]
 80032ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032d2:	2b80      	cmp	r3, #128	; 0x80
 80032d4:	d10e      	bne.n	80032f4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032e0:	2b80      	cmp	r3, #128	; 0x80
 80032e2:	d107      	bne.n	80032f4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80032ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f000 fabc 	bl	800386c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	691b      	ldr	r3, [r3, #16]
 80032fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032fe:	2b40      	cmp	r3, #64	; 0x40
 8003300:	d10e      	bne.n	8003320 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	68db      	ldr	r3, [r3, #12]
 8003308:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800330c:	2b40      	cmp	r3, #64	; 0x40
 800330e:	d107      	bne.n	8003320 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003318:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800331a:	6878      	ldr	r0, [r7, #4]
 800331c:	f000 f909 	bl	8003532 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	691b      	ldr	r3, [r3, #16]
 8003326:	f003 0320 	and.w	r3, r3, #32
 800332a:	2b20      	cmp	r3, #32
 800332c:	d10e      	bne.n	800334c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	68db      	ldr	r3, [r3, #12]
 8003334:	f003 0320 	and.w	r3, r3, #32
 8003338:	2b20      	cmp	r3, #32
 800333a:	d107      	bne.n	800334c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f06f 0220 	mvn.w	r2, #32
 8003344:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	f000 fa86 	bl	8003858 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800334c:	bf00      	nop
 800334e:	3708      	adds	r7, #8
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}

08003354 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b084      	sub	sp, #16
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
 800335c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800335e:	2300      	movs	r3, #0
 8003360:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003368:	2b01      	cmp	r3, #1
 800336a:	d101      	bne.n	8003370 <HAL_TIM_ConfigClockSource+0x1c>
 800336c:	2302      	movs	r3, #2
 800336e:	e0b4      	b.n	80034da <HAL_TIM_ConfigClockSource+0x186>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2201      	movs	r2, #1
 8003374:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2202      	movs	r2, #2
 800337c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800338e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003396:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	68ba      	ldr	r2, [r7, #8]
 800339e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033a8:	d03e      	beq.n	8003428 <HAL_TIM_ConfigClockSource+0xd4>
 80033aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033ae:	f200 8087 	bhi.w	80034c0 <HAL_TIM_ConfigClockSource+0x16c>
 80033b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033b6:	f000 8086 	beq.w	80034c6 <HAL_TIM_ConfigClockSource+0x172>
 80033ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033be:	d87f      	bhi.n	80034c0 <HAL_TIM_ConfigClockSource+0x16c>
 80033c0:	2b70      	cmp	r3, #112	; 0x70
 80033c2:	d01a      	beq.n	80033fa <HAL_TIM_ConfigClockSource+0xa6>
 80033c4:	2b70      	cmp	r3, #112	; 0x70
 80033c6:	d87b      	bhi.n	80034c0 <HAL_TIM_ConfigClockSource+0x16c>
 80033c8:	2b60      	cmp	r3, #96	; 0x60
 80033ca:	d050      	beq.n	800346e <HAL_TIM_ConfigClockSource+0x11a>
 80033cc:	2b60      	cmp	r3, #96	; 0x60
 80033ce:	d877      	bhi.n	80034c0 <HAL_TIM_ConfigClockSource+0x16c>
 80033d0:	2b50      	cmp	r3, #80	; 0x50
 80033d2:	d03c      	beq.n	800344e <HAL_TIM_ConfigClockSource+0xfa>
 80033d4:	2b50      	cmp	r3, #80	; 0x50
 80033d6:	d873      	bhi.n	80034c0 <HAL_TIM_ConfigClockSource+0x16c>
 80033d8:	2b40      	cmp	r3, #64	; 0x40
 80033da:	d058      	beq.n	800348e <HAL_TIM_ConfigClockSource+0x13a>
 80033dc:	2b40      	cmp	r3, #64	; 0x40
 80033de:	d86f      	bhi.n	80034c0 <HAL_TIM_ConfigClockSource+0x16c>
 80033e0:	2b30      	cmp	r3, #48	; 0x30
 80033e2:	d064      	beq.n	80034ae <HAL_TIM_ConfigClockSource+0x15a>
 80033e4:	2b30      	cmp	r3, #48	; 0x30
 80033e6:	d86b      	bhi.n	80034c0 <HAL_TIM_ConfigClockSource+0x16c>
 80033e8:	2b20      	cmp	r3, #32
 80033ea:	d060      	beq.n	80034ae <HAL_TIM_ConfigClockSource+0x15a>
 80033ec:	2b20      	cmp	r3, #32
 80033ee:	d867      	bhi.n	80034c0 <HAL_TIM_ConfigClockSource+0x16c>
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d05c      	beq.n	80034ae <HAL_TIM_ConfigClockSource+0x15a>
 80033f4:	2b10      	cmp	r3, #16
 80033f6:	d05a      	beq.n	80034ae <HAL_TIM_ConfigClockSource+0x15a>
 80033f8:	e062      	b.n	80034c0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6818      	ldr	r0, [r3, #0]
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	6899      	ldr	r1, [r3, #8]
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	685a      	ldr	r2, [r3, #4]
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	f000 f997 	bl	800373c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800341c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	68ba      	ldr	r2, [r7, #8]
 8003424:	609a      	str	r2, [r3, #8]
      break;
 8003426:	e04f      	b.n	80034c8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6818      	ldr	r0, [r3, #0]
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	6899      	ldr	r1, [r3, #8]
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	685a      	ldr	r2, [r3, #4]
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	68db      	ldr	r3, [r3, #12]
 8003438:	f000 f980 	bl	800373c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	689a      	ldr	r2, [r3, #8]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800344a:	609a      	str	r2, [r3, #8]
      break;
 800344c:	e03c      	b.n	80034c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6818      	ldr	r0, [r3, #0]
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	6859      	ldr	r1, [r3, #4]
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	68db      	ldr	r3, [r3, #12]
 800345a:	461a      	mov	r2, r3
 800345c:	f000 f8f4 	bl	8003648 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	2150      	movs	r1, #80	; 0x50
 8003466:	4618      	mov	r0, r3
 8003468:	f000 f94d 	bl	8003706 <TIM_ITRx_SetConfig>
      break;
 800346c:	e02c      	b.n	80034c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6818      	ldr	r0, [r3, #0]
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	6859      	ldr	r1, [r3, #4]
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	68db      	ldr	r3, [r3, #12]
 800347a:	461a      	mov	r2, r3
 800347c:	f000 f913 	bl	80036a6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	2160      	movs	r1, #96	; 0x60
 8003486:	4618      	mov	r0, r3
 8003488:	f000 f93d 	bl	8003706 <TIM_ITRx_SetConfig>
      break;
 800348c:	e01c      	b.n	80034c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6818      	ldr	r0, [r3, #0]
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	6859      	ldr	r1, [r3, #4]
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	68db      	ldr	r3, [r3, #12]
 800349a:	461a      	mov	r2, r3
 800349c:	f000 f8d4 	bl	8003648 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	2140      	movs	r1, #64	; 0x40
 80034a6:	4618      	mov	r0, r3
 80034a8:	f000 f92d 	bl	8003706 <TIM_ITRx_SetConfig>
      break;
 80034ac:	e00c      	b.n	80034c8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4619      	mov	r1, r3
 80034b8:	4610      	mov	r0, r2
 80034ba:	f000 f924 	bl	8003706 <TIM_ITRx_SetConfig>
      break;
 80034be:	e003      	b.n	80034c8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	73fb      	strb	r3, [r7, #15]
      break;
 80034c4:	e000      	b.n	80034c8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80034c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2201      	movs	r2, #1
 80034cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2200      	movs	r2, #0
 80034d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80034d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3710      	adds	r7, #16
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}

080034e2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80034e2:	b480      	push	{r7}
 80034e4:	b083      	sub	sp, #12
 80034e6:	af00      	add	r7, sp, #0
 80034e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80034ea:	bf00      	nop
 80034ec:	370c      	adds	r7, #12
 80034ee:	46bd      	mov	sp, r7
 80034f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f4:	4770      	bx	lr

080034f6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80034f6:	b480      	push	{r7}
 80034f8:	b083      	sub	sp, #12
 80034fa:	af00      	add	r7, sp, #0
 80034fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80034fe:	bf00      	nop
 8003500:	370c      	adds	r7, #12
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr

0800350a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800350a:	b480      	push	{r7}
 800350c:	b083      	sub	sp, #12
 800350e:	af00      	add	r7, sp, #0
 8003510:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003512:	bf00      	nop
 8003514:	370c      	adds	r7, #12
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr

0800351e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800351e:	b480      	push	{r7}
 8003520:	b083      	sub	sp, #12
 8003522:	af00      	add	r7, sp, #0
 8003524:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003526:	bf00      	nop
 8003528:	370c      	adds	r7, #12
 800352a:	46bd      	mov	sp, r7
 800352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003530:	4770      	bx	lr

08003532 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003532:	b480      	push	{r7}
 8003534:	b083      	sub	sp, #12
 8003536:	af00      	add	r7, sp, #0
 8003538:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800353a:	bf00      	nop
 800353c:	370c      	adds	r7, #12
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr
	...

08003548 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003548:	b480      	push	{r7}
 800354a:	b085      	sub	sp, #20
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
 8003550:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	4a34      	ldr	r2, [pc, #208]	; (800362c <TIM_Base_SetConfig+0xe4>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d00f      	beq.n	8003580 <TIM_Base_SetConfig+0x38>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003566:	d00b      	beq.n	8003580 <TIM_Base_SetConfig+0x38>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	4a31      	ldr	r2, [pc, #196]	; (8003630 <TIM_Base_SetConfig+0xe8>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d007      	beq.n	8003580 <TIM_Base_SetConfig+0x38>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	4a30      	ldr	r2, [pc, #192]	; (8003634 <TIM_Base_SetConfig+0xec>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d003      	beq.n	8003580 <TIM_Base_SetConfig+0x38>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	4a2f      	ldr	r2, [pc, #188]	; (8003638 <TIM_Base_SetConfig+0xf0>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d108      	bne.n	8003592 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003586:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	68fa      	ldr	r2, [r7, #12]
 800358e:	4313      	orrs	r3, r2
 8003590:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	4a25      	ldr	r2, [pc, #148]	; (800362c <TIM_Base_SetConfig+0xe4>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d01b      	beq.n	80035d2 <TIM_Base_SetConfig+0x8a>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035a0:	d017      	beq.n	80035d2 <TIM_Base_SetConfig+0x8a>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	4a22      	ldr	r2, [pc, #136]	; (8003630 <TIM_Base_SetConfig+0xe8>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d013      	beq.n	80035d2 <TIM_Base_SetConfig+0x8a>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	4a21      	ldr	r2, [pc, #132]	; (8003634 <TIM_Base_SetConfig+0xec>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d00f      	beq.n	80035d2 <TIM_Base_SetConfig+0x8a>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	4a20      	ldr	r2, [pc, #128]	; (8003638 <TIM_Base_SetConfig+0xf0>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d00b      	beq.n	80035d2 <TIM_Base_SetConfig+0x8a>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	4a1f      	ldr	r2, [pc, #124]	; (800363c <TIM_Base_SetConfig+0xf4>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d007      	beq.n	80035d2 <TIM_Base_SetConfig+0x8a>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	4a1e      	ldr	r2, [pc, #120]	; (8003640 <TIM_Base_SetConfig+0xf8>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d003      	beq.n	80035d2 <TIM_Base_SetConfig+0x8a>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	4a1d      	ldr	r2, [pc, #116]	; (8003644 <TIM_Base_SetConfig+0xfc>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d108      	bne.n	80035e4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	68db      	ldr	r3, [r3, #12]
 80035de:	68fa      	ldr	r2, [r7, #12]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	695b      	ldr	r3, [r3, #20]
 80035ee:	4313      	orrs	r3, r2
 80035f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	68fa      	ldr	r2, [r7, #12]
 80035f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	689a      	ldr	r2, [r3, #8]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	681a      	ldr	r2, [r3, #0]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	4a08      	ldr	r2, [pc, #32]	; (800362c <TIM_Base_SetConfig+0xe4>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d103      	bne.n	8003618 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	691a      	ldr	r2, [r3, #16]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2201      	movs	r2, #1
 800361c:	615a      	str	r2, [r3, #20]
}
 800361e:	bf00      	nop
 8003620:	3714      	adds	r7, #20
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr
 800362a:	bf00      	nop
 800362c:	40010000 	.word	0x40010000
 8003630:	40000400 	.word	0x40000400
 8003634:	40000800 	.word	0x40000800
 8003638:	40000c00 	.word	0x40000c00
 800363c:	40014000 	.word	0x40014000
 8003640:	40014400 	.word	0x40014400
 8003644:	40014800 	.word	0x40014800

08003648 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003648:	b480      	push	{r7}
 800364a:	b087      	sub	sp, #28
 800364c:	af00      	add	r7, sp, #0
 800364e:	60f8      	str	r0, [r7, #12]
 8003650:	60b9      	str	r1, [r7, #8]
 8003652:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	6a1b      	ldr	r3, [r3, #32]
 8003658:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	6a1b      	ldr	r3, [r3, #32]
 800365e:	f023 0201 	bic.w	r2, r3, #1
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	699b      	ldr	r3, [r3, #24]
 800366a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800366c:	693b      	ldr	r3, [r7, #16]
 800366e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003672:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	011b      	lsls	r3, r3, #4
 8003678:	693a      	ldr	r2, [r7, #16]
 800367a:	4313      	orrs	r3, r2
 800367c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800367e:	697b      	ldr	r3, [r7, #20]
 8003680:	f023 030a 	bic.w	r3, r3, #10
 8003684:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003686:	697a      	ldr	r2, [r7, #20]
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	4313      	orrs	r3, r2
 800368c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	693a      	ldr	r2, [r7, #16]
 8003692:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	697a      	ldr	r2, [r7, #20]
 8003698:	621a      	str	r2, [r3, #32]
}
 800369a:	bf00      	nop
 800369c:	371c      	adds	r7, #28
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr

080036a6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80036a6:	b480      	push	{r7}
 80036a8:	b087      	sub	sp, #28
 80036aa:	af00      	add	r7, sp, #0
 80036ac:	60f8      	str	r0, [r7, #12]
 80036ae:	60b9      	str	r1, [r7, #8]
 80036b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	6a1b      	ldr	r3, [r3, #32]
 80036b6:	f023 0210 	bic.w	r2, r3, #16
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	699b      	ldr	r3, [r3, #24]
 80036c2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	6a1b      	ldr	r3, [r3, #32]
 80036c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80036d0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	031b      	lsls	r3, r3, #12
 80036d6:	697a      	ldr	r2, [r7, #20]
 80036d8:	4313      	orrs	r3, r2
 80036da:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80036e2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	011b      	lsls	r3, r3, #4
 80036e8:	693a      	ldr	r2, [r7, #16]
 80036ea:	4313      	orrs	r3, r2
 80036ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	697a      	ldr	r2, [r7, #20]
 80036f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	693a      	ldr	r2, [r7, #16]
 80036f8:	621a      	str	r2, [r3, #32]
}
 80036fa:	bf00      	nop
 80036fc:	371c      	adds	r7, #28
 80036fe:	46bd      	mov	sp, r7
 8003700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003704:	4770      	bx	lr

08003706 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003706:	b480      	push	{r7}
 8003708:	b085      	sub	sp, #20
 800370a:	af00      	add	r7, sp, #0
 800370c:	6078      	str	r0, [r7, #4]
 800370e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800371c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800371e:	683a      	ldr	r2, [r7, #0]
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	4313      	orrs	r3, r2
 8003724:	f043 0307 	orr.w	r3, r3, #7
 8003728:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	68fa      	ldr	r2, [r7, #12]
 800372e:	609a      	str	r2, [r3, #8]
}
 8003730:	bf00      	nop
 8003732:	3714      	adds	r7, #20
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr

0800373c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800373c:	b480      	push	{r7}
 800373e:	b087      	sub	sp, #28
 8003740:	af00      	add	r7, sp, #0
 8003742:	60f8      	str	r0, [r7, #12]
 8003744:	60b9      	str	r1, [r7, #8]
 8003746:	607a      	str	r2, [r7, #4]
 8003748:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003756:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	021a      	lsls	r2, r3, #8
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	431a      	orrs	r2, r3
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	4313      	orrs	r3, r2
 8003764:	697a      	ldr	r2, [r7, #20]
 8003766:	4313      	orrs	r3, r2
 8003768:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	697a      	ldr	r2, [r7, #20]
 800376e:	609a      	str	r2, [r3, #8]
}
 8003770:	bf00      	nop
 8003772:	371c      	adds	r7, #28
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr

0800377c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800377c:	b480      	push	{r7}
 800377e:	b085      	sub	sp, #20
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
 8003784:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800378c:	2b01      	cmp	r3, #1
 800378e:	d101      	bne.n	8003794 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003790:	2302      	movs	r3, #2
 8003792:	e050      	b.n	8003836 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2201      	movs	r2, #1
 8003798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2202      	movs	r2, #2
 80037a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	68fa      	ldr	r2, [r7, #12]
 80037c2:	4313      	orrs	r3, r2
 80037c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	68fa      	ldr	r2, [r7, #12]
 80037cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a1c      	ldr	r2, [pc, #112]	; (8003844 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d018      	beq.n	800380a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037e0:	d013      	beq.n	800380a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a18      	ldr	r2, [pc, #96]	; (8003848 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d00e      	beq.n	800380a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a16      	ldr	r2, [pc, #88]	; (800384c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d009      	beq.n	800380a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a15      	ldr	r2, [pc, #84]	; (8003850 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d004      	beq.n	800380a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a13      	ldr	r2, [pc, #76]	; (8003854 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d10c      	bne.n	8003824 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003810:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	68ba      	ldr	r2, [r7, #8]
 8003818:	4313      	orrs	r3, r2
 800381a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	68ba      	ldr	r2, [r7, #8]
 8003822:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2201      	movs	r2, #1
 8003828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2200      	movs	r2, #0
 8003830:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003834:	2300      	movs	r3, #0
}
 8003836:	4618      	mov	r0, r3
 8003838:	3714      	adds	r7, #20
 800383a:	46bd      	mov	sp, r7
 800383c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003840:	4770      	bx	lr
 8003842:	bf00      	nop
 8003844:	40010000 	.word	0x40010000
 8003848:	40000400 	.word	0x40000400
 800384c:	40000800 	.word	0x40000800
 8003850:	40000c00 	.word	0x40000c00
 8003854:	40014000 	.word	0x40014000

08003858 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003858:	b480      	push	{r7}
 800385a:	b083      	sub	sp, #12
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003860:	bf00      	nop
 8003862:	370c      	adds	r7, #12
 8003864:	46bd      	mov	sp, r7
 8003866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386a:	4770      	bx	lr

0800386c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800386c:	b480      	push	{r7}
 800386e:	b083      	sub	sp, #12
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003874:	bf00      	nop
 8003876:	370c      	adds	r7, #12
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr

08003880 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b082      	sub	sp, #8
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d101      	bne.n	8003892 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e03f      	b.n	8003912 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003898:	b2db      	uxtb	r3, r3
 800389a:	2b00      	cmp	r3, #0
 800389c:	d106      	bne.n	80038ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2200      	movs	r2, #0
 80038a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f7fd fdf8 	bl	800149c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2224      	movs	r2, #36	; 0x24
 80038b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	68da      	ldr	r2, [r3, #12]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80038c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80038c4:	6878      	ldr	r0, [r7, #4]
 80038c6:	f000 f929 	bl	8003b1c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	691a      	ldr	r2, [r3, #16]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80038d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	695a      	ldr	r2, [r3, #20]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80038e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	68da      	ldr	r2, [r3, #12]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80038f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2200      	movs	r2, #0
 80038fe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2220      	movs	r2, #32
 8003904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2220      	movs	r2, #32
 800390c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003910:	2300      	movs	r3, #0
}
 8003912:	4618      	mov	r0, r3
 8003914:	3708      	adds	r7, #8
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}

0800391a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800391a:	b580      	push	{r7, lr}
 800391c:	b08a      	sub	sp, #40	; 0x28
 800391e:	af02      	add	r7, sp, #8
 8003920:	60f8      	str	r0, [r7, #12]
 8003922:	60b9      	str	r1, [r7, #8]
 8003924:	603b      	str	r3, [r7, #0]
 8003926:	4613      	mov	r3, r2
 8003928:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800392a:	2300      	movs	r3, #0
 800392c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003934:	b2db      	uxtb	r3, r3
 8003936:	2b20      	cmp	r3, #32
 8003938:	d17c      	bne.n	8003a34 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d002      	beq.n	8003946 <HAL_UART_Transmit+0x2c>
 8003940:	88fb      	ldrh	r3, [r7, #6]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d101      	bne.n	800394a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e075      	b.n	8003a36 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003950:	2b01      	cmp	r3, #1
 8003952:	d101      	bne.n	8003958 <HAL_UART_Transmit+0x3e>
 8003954:	2302      	movs	r3, #2
 8003956:	e06e      	b.n	8003a36 <HAL_UART_Transmit+0x11c>
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2201      	movs	r2, #1
 800395c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2200      	movs	r2, #0
 8003964:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	2221      	movs	r2, #33	; 0x21
 800396a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800396e:	f7fd ff83 	bl	8001878 <HAL_GetTick>
 8003972:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	88fa      	ldrh	r2, [r7, #6]
 8003978:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	88fa      	ldrh	r2, [r7, #6]
 800397e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003988:	d108      	bne.n	800399c <HAL_UART_Transmit+0x82>
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	691b      	ldr	r3, [r3, #16]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d104      	bne.n	800399c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003992:	2300      	movs	r3, #0
 8003994:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	61bb      	str	r3, [r7, #24]
 800399a:	e003      	b.n	80039a4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80039a0:	2300      	movs	r3, #0
 80039a2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80039ac:	e02a      	b.n	8003a04 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	9300      	str	r3, [sp, #0]
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	2200      	movs	r2, #0
 80039b6:	2180      	movs	r1, #128	; 0x80
 80039b8:	68f8      	ldr	r0, [r7, #12]
 80039ba:	f000 f840 	bl	8003a3e <UART_WaitOnFlagUntilTimeout>
 80039be:	4603      	mov	r3, r0
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d001      	beq.n	80039c8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80039c4:	2303      	movs	r3, #3
 80039c6:	e036      	b.n	8003a36 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80039c8:	69fb      	ldr	r3, [r7, #28]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d10b      	bne.n	80039e6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80039ce:	69bb      	ldr	r3, [r7, #24]
 80039d0:	881b      	ldrh	r3, [r3, #0]
 80039d2:	461a      	mov	r2, r3
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80039dc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80039de:	69bb      	ldr	r3, [r7, #24]
 80039e0:	3302      	adds	r3, #2
 80039e2:	61bb      	str	r3, [r7, #24]
 80039e4:	e007      	b.n	80039f6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80039e6:	69fb      	ldr	r3, [r7, #28]
 80039e8:	781a      	ldrb	r2, [r3, #0]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80039f0:	69fb      	ldr	r3, [r7, #28]
 80039f2:	3301      	adds	r3, #1
 80039f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80039fa:	b29b      	uxth	r3, r3
 80039fc:	3b01      	subs	r3, #1
 80039fe:	b29a      	uxth	r2, r3
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003a08:	b29b      	uxth	r3, r3
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d1cf      	bne.n	80039ae <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	9300      	str	r3, [sp, #0]
 8003a12:	697b      	ldr	r3, [r7, #20]
 8003a14:	2200      	movs	r2, #0
 8003a16:	2140      	movs	r1, #64	; 0x40
 8003a18:	68f8      	ldr	r0, [r7, #12]
 8003a1a:	f000 f810 	bl	8003a3e <UART_WaitOnFlagUntilTimeout>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d001      	beq.n	8003a28 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003a24:	2303      	movs	r3, #3
 8003a26:	e006      	b.n	8003a36 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2220      	movs	r2, #32
 8003a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003a30:	2300      	movs	r3, #0
 8003a32:	e000      	b.n	8003a36 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003a34:	2302      	movs	r3, #2
  }
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3720      	adds	r7, #32
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}

08003a3e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003a3e:	b580      	push	{r7, lr}
 8003a40:	b090      	sub	sp, #64	; 0x40
 8003a42:	af00      	add	r7, sp, #0
 8003a44:	60f8      	str	r0, [r7, #12]
 8003a46:	60b9      	str	r1, [r7, #8]
 8003a48:	603b      	str	r3, [r7, #0]
 8003a4a:	4613      	mov	r3, r2
 8003a4c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a4e:	e050      	b.n	8003af2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a56:	d04c      	beq.n	8003af2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003a58:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d007      	beq.n	8003a6e <UART_WaitOnFlagUntilTimeout+0x30>
 8003a5e:	f7fd ff0b 	bl	8001878 <HAL_GetTick>
 8003a62:	4602      	mov	r2, r0
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	1ad3      	subs	r3, r2, r3
 8003a68:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003a6a:	429a      	cmp	r2, r3
 8003a6c:	d241      	bcs.n	8003af2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	330c      	adds	r3, #12
 8003a74:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a78:	e853 3f00 	ldrex	r3, [r3]
 8003a7c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a80:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003a84:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	330c      	adds	r3, #12
 8003a8c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003a8e:	637a      	str	r2, [r7, #52]	; 0x34
 8003a90:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a92:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003a94:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003a96:	e841 2300 	strex	r3, r2, [r1]
 8003a9a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003a9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d1e5      	bne.n	8003a6e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	3314      	adds	r3, #20
 8003aa8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	e853 3f00 	ldrex	r3, [r3]
 8003ab0:	613b      	str	r3, [r7, #16]
   return(result);
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	f023 0301 	bic.w	r3, r3, #1
 8003ab8:	63bb      	str	r3, [r7, #56]	; 0x38
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	3314      	adds	r3, #20
 8003ac0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003ac2:	623a      	str	r2, [r7, #32]
 8003ac4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ac6:	69f9      	ldr	r1, [r7, #28]
 8003ac8:	6a3a      	ldr	r2, [r7, #32]
 8003aca:	e841 2300 	strex	r3, r2, [r1]
 8003ace:	61bb      	str	r3, [r7, #24]
   return(result);
 8003ad0:	69bb      	ldr	r3, [r7, #24]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d1e5      	bne.n	8003aa2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2220      	movs	r2, #32
 8003ada:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2220      	movs	r2, #32
 8003ae2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003aee:	2303      	movs	r3, #3
 8003af0:	e00f      	b.n	8003b12 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	4013      	ands	r3, r2
 8003afc:	68ba      	ldr	r2, [r7, #8]
 8003afe:	429a      	cmp	r2, r3
 8003b00:	bf0c      	ite	eq
 8003b02:	2301      	moveq	r3, #1
 8003b04:	2300      	movne	r3, #0
 8003b06:	b2db      	uxtb	r3, r3
 8003b08:	461a      	mov	r2, r3
 8003b0a:	79fb      	ldrb	r3, [r7, #7]
 8003b0c:	429a      	cmp	r2, r3
 8003b0e:	d09f      	beq.n	8003a50 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003b10:	2300      	movs	r3, #0
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	3740      	adds	r7, #64	; 0x40
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}
	...

08003b1c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b20:	b09f      	sub	sp, #124	; 0x7c
 8003b22:	af00      	add	r7, sp, #0
 8003b24:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	691b      	ldr	r3, [r3, #16]
 8003b2c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003b30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b32:	68d9      	ldr	r1, [r3, #12]
 8003b34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	ea40 0301 	orr.w	r3, r0, r1
 8003b3c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003b3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b40:	689a      	ldr	r2, [r3, #8]
 8003b42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b44:	691b      	ldr	r3, [r3, #16]
 8003b46:	431a      	orrs	r2, r3
 8003b48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b4a:	695b      	ldr	r3, [r3, #20]
 8003b4c:	431a      	orrs	r2, r3
 8003b4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b50:	69db      	ldr	r3, [r3, #28]
 8003b52:	4313      	orrs	r3, r2
 8003b54:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8003b56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	68db      	ldr	r3, [r3, #12]
 8003b5c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003b60:	f021 010c 	bic.w	r1, r1, #12
 8003b64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003b6a:	430b      	orrs	r3, r1
 8003b6c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003b6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	695b      	ldr	r3, [r3, #20]
 8003b74:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003b78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b7a:	6999      	ldr	r1, [r3, #24]
 8003b7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b7e:	681a      	ldr	r2, [r3, #0]
 8003b80:	ea40 0301 	orr.w	r3, r0, r1
 8003b84:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003b86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	4bc5      	ldr	r3, [pc, #788]	; (8003ea0 <UART_SetConfig+0x384>)
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d004      	beq.n	8003b9a <UART_SetConfig+0x7e>
 8003b90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b92:	681a      	ldr	r2, [r3, #0]
 8003b94:	4bc3      	ldr	r3, [pc, #780]	; (8003ea4 <UART_SetConfig+0x388>)
 8003b96:	429a      	cmp	r2, r3
 8003b98:	d103      	bne.n	8003ba2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003b9a:	f7ff fa15 	bl	8002fc8 <HAL_RCC_GetPCLK2Freq>
 8003b9e:	6778      	str	r0, [r7, #116]	; 0x74
 8003ba0:	e002      	b.n	8003ba8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003ba2:	f7ff f9fd 	bl	8002fa0 <HAL_RCC_GetPCLK1Freq>
 8003ba6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ba8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003baa:	69db      	ldr	r3, [r3, #28]
 8003bac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003bb0:	f040 80b6 	bne.w	8003d20 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003bb4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003bb6:	461c      	mov	r4, r3
 8003bb8:	f04f 0500 	mov.w	r5, #0
 8003bbc:	4622      	mov	r2, r4
 8003bbe:	462b      	mov	r3, r5
 8003bc0:	1891      	adds	r1, r2, r2
 8003bc2:	6439      	str	r1, [r7, #64]	; 0x40
 8003bc4:	415b      	adcs	r3, r3
 8003bc6:	647b      	str	r3, [r7, #68]	; 0x44
 8003bc8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003bcc:	1912      	adds	r2, r2, r4
 8003bce:	eb45 0303 	adc.w	r3, r5, r3
 8003bd2:	f04f 0000 	mov.w	r0, #0
 8003bd6:	f04f 0100 	mov.w	r1, #0
 8003bda:	00d9      	lsls	r1, r3, #3
 8003bdc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003be0:	00d0      	lsls	r0, r2, #3
 8003be2:	4602      	mov	r2, r0
 8003be4:	460b      	mov	r3, r1
 8003be6:	1911      	adds	r1, r2, r4
 8003be8:	6639      	str	r1, [r7, #96]	; 0x60
 8003bea:	416b      	adcs	r3, r5
 8003bec:	667b      	str	r3, [r7, #100]	; 0x64
 8003bee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	f04f 0300 	mov.w	r3, #0
 8003bf8:	1891      	adds	r1, r2, r2
 8003bfa:	63b9      	str	r1, [r7, #56]	; 0x38
 8003bfc:	415b      	adcs	r3, r3
 8003bfe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003c00:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003c04:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8003c08:	f7fd f826 	bl	8000c58 <__aeabi_uldivmod>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	460b      	mov	r3, r1
 8003c10:	4ba5      	ldr	r3, [pc, #660]	; (8003ea8 <UART_SetConfig+0x38c>)
 8003c12:	fba3 2302 	umull	r2, r3, r3, r2
 8003c16:	095b      	lsrs	r3, r3, #5
 8003c18:	011e      	lsls	r6, r3, #4
 8003c1a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003c1c:	461c      	mov	r4, r3
 8003c1e:	f04f 0500 	mov.w	r5, #0
 8003c22:	4622      	mov	r2, r4
 8003c24:	462b      	mov	r3, r5
 8003c26:	1891      	adds	r1, r2, r2
 8003c28:	6339      	str	r1, [r7, #48]	; 0x30
 8003c2a:	415b      	adcs	r3, r3
 8003c2c:	637b      	str	r3, [r7, #52]	; 0x34
 8003c2e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003c32:	1912      	adds	r2, r2, r4
 8003c34:	eb45 0303 	adc.w	r3, r5, r3
 8003c38:	f04f 0000 	mov.w	r0, #0
 8003c3c:	f04f 0100 	mov.w	r1, #0
 8003c40:	00d9      	lsls	r1, r3, #3
 8003c42:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003c46:	00d0      	lsls	r0, r2, #3
 8003c48:	4602      	mov	r2, r0
 8003c4a:	460b      	mov	r3, r1
 8003c4c:	1911      	adds	r1, r2, r4
 8003c4e:	65b9      	str	r1, [r7, #88]	; 0x58
 8003c50:	416b      	adcs	r3, r5
 8003c52:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003c54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	461a      	mov	r2, r3
 8003c5a:	f04f 0300 	mov.w	r3, #0
 8003c5e:	1891      	adds	r1, r2, r2
 8003c60:	62b9      	str	r1, [r7, #40]	; 0x28
 8003c62:	415b      	adcs	r3, r3
 8003c64:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c66:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003c6a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8003c6e:	f7fc fff3 	bl	8000c58 <__aeabi_uldivmod>
 8003c72:	4602      	mov	r2, r0
 8003c74:	460b      	mov	r3, r1
 8003c76:	4b8c      	ldr	r3, [pc, #560]	; (8003ea8 <UART_SetConfig+0x38c>)
 8003c78:	fba3 1302 	umull	r1, r3, r3, r2
 8003c7c:	095b      	lsrs	r3, r3, #5
 8003c7e:	2164      	movs	r1, #100	; 0x64
 8003c80:	fb01 f303 	mul.w	r3, r1, r3
 8003c84:	1ad3      	subs	r3, r2, r3
 8003c86:	00db      	lsls	r3, r3, #3
 8003c88:	3332      	adds	r3, #50	; 0x32
 8003c8a:	4a87      	ldr	r2, [pc, #540]	; (8003ea8 <UART_SetConfig+0x38c>)
 8003c8c:	fba2 2303 	umull	r2, r3, r2, r3
 8003c90:	095b      	lsrs	r3, r3, #5
 8003c92:	005b      	lsls	r3, r3, #1
 8003c94:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003c98:	441e      	add	r6, r3
 8003c9a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	f04f 0100 	mov.w	r1, #0
 8003ca2:	4602      	mov	r2, r0
 8003ca4:	460b      	mov	r3, r1
 8003ca6:	1894      	adds	r4, r2, r2
 8003ca8:	623c      	str	r4, [r7, #32]
 8003caa:	415b      	adcs	r3, r3
 8003cac:	627b      	str	r3, [r7, #36]	; 0x24
 8003cae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003cb2:	1812      	adds	r2, r2, r0
 8003cb4:	eb41 0303 	adc.w	r3, r1, r3
 8003cb8:	f04f 0400 	mov.w	r4, #0
 8003cbc:	f04f 0500 	mov.w	r5, #0
 8003cc0:	00dd      	lsls	r5, r3, #3
 8003cc2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003cc6:	00d4      	lsls	r4, r2, #3
 8003cc8:	4622      	mov	r2, r4
 8003cca:	462b      	mov	r3, r5
 8003ccc:	1814      	adds	r4, r2, r0
 8003cce:	653c      	str	r4, [r7, #80]	; 0x50
 8003cd0:	414b      	adcs	r3, r1
 8003cd2:	657b      	str	r3, [r7, #84]	; 0x54
 8003cd4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	461a      	mov	r2, r3
 8003cda:	f04f 0300 	mov.w	r3, #0
 8003cde:	1891      	adds	r1, r2, r2
 8003ce0:	61b9      	str	r1, [r7, #24]
 8003ce2:	415b      	adcs	r3, r3
 8003ce4:	61fb      	str	r3, [r7, #28]
 8003ce6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003cea:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8003cee:	f7fc ffb3 	bl	8000c58 <__aeabi_uldivmod>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	460b      	mov	r3, r1
 8003cf6:	4b6c      	ldr	r3, [pc, #432]	; (8003ea8 <UART_SetConfig+0x38c>)
 8003cf8:	fba3 1302 	umull	r1, r3, r3, r2
 8003cfc:	095b      	lsrs	r3, r3, #5
 8003cfe:	2164      	movs	r1, #100	; 0x64
 8003d00:	fb01 f303 	mul.w	r3, r1, r3
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	00db      	lsls	r3, r3, #3
 8003d08:	3332      	adds	r3, #50	; 0x32
 8003d0a:	4a67      	ldr	r2, [pc, #412]	; (8003ea8 <UART_SetConfig+0x38c>)
 8003d0c:	fba2 2303 	umull	r2, r3, r2, r3
 8003d10:	095b      	lsrs	r3, r3, #5
 8003d12:	f003 0207 	and.w	r2, r3, #7
 8003d16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4432      	add	r2, r6
 8003d1c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003d1e:	e0b9      	b.n	8003e94 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003d20:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003d22:	461c      	mov	r4, r3
 8003d24:	f04f 0500 	mov.w	r5, #0
 8003d28:	4622      	mov	r2, r4
 8003d2a:	462b      	mov	r3, r5
 8003d2c:	1891      	adds	r1, r2, r2
 8003d2e:	6139      	str	r1, [r7, #16]
 8003d30:	415b      	adcs	r3, r3
 8003d32:	617b      	str	r3, [r7, #20]
 8003d34:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003d38:	1912      	adds	r2, r2, r4
 8003d3a:	eb45 0303 	adc.w	r3, r5, r3
 8003d3e:	f04f 0000 	mov.w	r0, #0
 8003d42:	f04f 0100 	mov.w	r1, #0
 8003d46:	00d9      	lsls	r1, r3, #3
 8003d48:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003d4c:	00d0      	lsls	r0, r2, #3
 8003d4e:	4602      	mov	r2, r0
 8003d50:	460b      	mov	r3, r1
 8003d52:	eb12 0804 	adds.w	r8, r2, r4
 8003d56:	eb43 0905 	adc.w	r9, r3, r5
 8003d5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f04f 0100 	mov.w	r1, #0
 8003d64:	f04f 0200 	mov.w	r2, #0
 8003d68:	f04f 0300 	mov.w	r3, #0
 8003d6c:	008b      	lsls	r3, r1, #2
 8003d6e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003d72:	0082      	lsls	r2, r0, #2
 8003d74:	4640      	mov	r0, r8
 8003d76:	4649      	mov	r1, r9
 8003d78:	f7fc ff6e 	bl	8000c58 <__aeabi_uldivmod>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	460b      	mov	r3, r1
 8003d80:	4b49      	ldr	r3, [pc, #292]	; (8003ea8 <UART_SetConfig+0x38c>)
 8003d82:	fba3 2302 	umull	r2, r3, r3, r2
 8003d86:	095b      	lsrs	r3, r3, #5
 8003d88:	011e      	lsls	r6, r3, #4
 8003d8a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f04f 0100 	mov.w	r1, #0
 8003d92:	4602      	mov	r2, r0
 8003d94:	460b      	mov	r3, r1
 8003d96:	1894      	adds	r4, r2, r2
 8003d98:	60bc      	str	r4, [r7, #8]
 8003d9a:	415b      	adcs	r3, r3
 8003d9c:	60fb      	str	r3, [r7, #12]
 8003d9e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003da2:	1812      	adds	r2, r2, r0
 8003da4:	eb41 0303 	adc.w	r3, r1, r3
 8003da8:	f04f 0400 	mov.w	r4, #0
 8003dac:	f04f 0500 	mov.w	r5, #0
 8003db0:	00dd      	lsls	r5, r3, #3
 8003db2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003db6:	00d4      	lsls	r4, r2, #3
 8003db8:	4622      	mov	r2, r4
 8003dba:	462b      	mov	r3, r5
 8003dbc:	1814      	adds	r4, r2, r0
 8003dbe:	64bc      	str	r4, [r7, #72]	; 0x48
 8003dc0:	414b      	adcs	r3, r1
 8003dc2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003dc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f04f 0100 	mov.w	r1, #0
 8003dce:	f04f 0200 	mov.w	r2, #0
 8003dd2:	f04f 0300 	mov.w	r3, #0
 8003dd6:	008b      	lsls	r3, r1, #2
 8003dd8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003ddc:	0082      	lsls	r2, r0, #2
 8003dde:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8003de2:	f7fc ff39 	bl	8000c58 <__aeabi_uldivmod>
 8003de6:	4602      	mov	r2, r0
 8003de8:	460b      	mov	r3, r1
 8003dea:	4b2f      	ldr	r3, [pc, #188]	; (8003ea8 <UART_SetConfig+0x38c>)
 8003dec:	fba3 1302 	umull	r1, r3, r3, r2
 8003df0:	095b      	lsrs	r3, r3, #5
 8003df2:	2164      	movs	r1, #100	; 0x64
 8003df4:	fb01 f303 	mul.w	r3, r1, r3
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	011b      	lsls	r3, r3, #4
 8003dfc:	3332      	adds	r3, #50	; 0x32
 8003dfe:	4a2a      	ldr	r2, [pc, #168]	; (8003ea8 <UART_SetConfig+0x38c>)
 8003e00:	fba2 2303 	umull	r2, r3, r2, r3
 8003e04:	095b      	lsrs	r3, r3, #5
 8003e06:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e0a:	441e      	add	r6, r3
 8003e0c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f04f 0100 	mov.w	r1, #0
 8003e14:	4602      	mov	r2, r0
 8003e16:	460b      	mov	r3, r1
 8003e18:	1894      	adds	r4, r2, r2
 8003e1a:	603c      	str	r4, [r7, #0]
 8003e1c:	415b      	adcs	r3, r3
 8003e1e:	607b      	str	r3, [r7, #4]
 8003e20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e24:	1812      	adds	r2, r2, r0
 8003e26:	eb41 0303 	adc.w	r3, r1, r3
 8003e2a:	f04f 0400 	mov.w	r4, #0
 8003e2e:	f04f 0500 	mov.w	r5, #0
 8003e32:	00dd      	lsls	r5, r3, #3
 8003e34:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003e38:	00d4      	lsls	r4, r2, #3
 8003e3a:	4622      	mov	r2, r4
 8003e3c:	462b      	mov	r3, r5
 8003e3e:	eb12 0a00 	adds.w	sl, r2, r0
 8003e42:	eb43 0b01 	adc.w	fp, r3, r1
 8003e46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f04f 0100 	mov.w	r1, #0
 8003e50:	f04f 0200 	mov.w	r2, #0
 8003e54:	f04f 0300 	mov.w	r3, #0
 8003e58:	008b      	lsls	r3, r1, #2
 8003e5a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003e5e:	0082      	lsls	r2, r0, #2
 8003e60:	4650      	mov	r0, sl
 8003e62:	4659      	mov	r1, fp
 8003e64:	f7fc fef8 	bl	8000c58 <__aeabi_uldivmod>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	460b      	mov	r3, r1
 8003e6c:	4b0e      	ldr	r3, [pc, #56]	; (8003ea8 <UART_SetConfig+0x38c>)
 8003e6e:	fba3 1302 	umull	r1, r3, r3, r2
 8003e72:	095b      	lsrs	r3, r3, #5
 8003e74:	2164      	movs	r1, #100	; 0x64
 8003e76:	fb01 f303 	mul.w	r3, r1, r3
 8003e7a:	1ad3      	subs	r3, r2, r3
 8003e7c:	011b      	lsls	r3, r3, #4
 8003e7e:	3332      	adds	r3, #50	; 0x32
 8003e80:	4a09      	ldr	r2, [pc, #36]	; (8003ea8 <UART_SetConfig+0x38c>)
 8003e82:	fba2 2303 	umull	r2, r3, r2, r3
 8003e86:	095b      	lsrs	r3, r3, #5
 8003e88:	f003 020f 	and.w	r2, r3, #15
 8003e8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4432      	add	r2, r6
 8003e92:	609a      	str	r2, [r3, #8]
}
 8003e94:	bf00      	nop
 8003e96:	377c      	adds	r7, #124	; 0x7c
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e9e:	bf00      	nop
 8003ea0:	40011000 	.word	0x40011000
 8003ea4:	40011400 	.word	0x40011400
 8003ea8:	51eb851f 	.word	0x51eb851f

08003eac <__errno>:
 8003eac:	4b01      	ldr	r3, [pc, #4]	; (8003eb4 <__errno+0x8>)
 8003eae:	6818      	ldr	r0, [r3, #0]
 8003eb0:	4770      	bx	lr
 8003eb2:	bf00      	nop
 8003eb4:	2000000c 	.word	0x2000000c

08003eb8 <__libc_init_array>:
 8003eb8:	b570      	push	{r4, r5, r6, lr}
 8003eba:	4d0d      	ldr	r5, [pc, #52]	; (8003ef0 <__libc_init_array+0x38>)
 8003ebc:	4c0d      	ldr	r4, [pc, #52]	; (8003ef4 <__libc_init_array+0x3c>)
 8003ebe:	1b64      	subs	r4, r4, r5
 8003ec0:	10a4      	asrs	r4, r4, #2
 8003ec2:	2600      	movs	r6, #0
 8003ec4:	42a6      	cmp	r6, r4
 8003ec6:	d109      	bne.n	8003edc <__libc_init_array+0x24>
 8003ec8:	4d0b      	ldr	r5, [pc, #44]	; (8003ef8 <__libc_init_array+0x40>)
 8003eca:	4c0c      	ldr	r4, [pc, #48]	; (8003efc <__libc_init_array+0x44>)
 8003ecc:	f002 feca 	bl	8006c64 <_init>
 8003ed0:	1b64      	subs	r4, r4, r5
 8003ed2:	10a4      	asrs	r4, r4, #2
 8003ed4:	2600      	movs	r6, #0
 8003ed6:	42a6      	cmp	r6, r4
 8003ed8:	d105      	bne.n	8003ee6 <__libc_init_array+0x2e>
 8003eda:	bd70      	pop	{r4, r5, r6, pc}
 8003edc:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ee0:	4798      	blx	r3
 8003ee2:	3601      	adds	r6, #1
 8003ee4:	e7ee      	b.n	8003ec4 <__libc_init_array+0xc>
 8003ee6:	f855 3b04 	ldr.w	r3, [r5], #4
 8003eea:	4798      	blx	r3
 8003eec:	3601      	adds	r6, #1
 8003eee:	e7f2      	b.n	8003ed6 <__libc_init_array+0x1e>
 8003ef0:	0800708c 	.word	0x0800708c
 8003ef4:	0800708c 	.word	0x0800708c
 8003ef8:	0800708c 	.word	0x0800708c
 8003efc:	08007090 	.word	0x08007090

08003f00 <memset>:
 8003f00:	4402      	add	r2, r0
 8003f02:	4603      	mov	r3, r0
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d100      	bne.n	8003f0a <memset+0xa>
 8003f08:	4770      	bx	lr
 8003f0a:	f803 1b01 	strb.w	r1, [r3], #1
 8003f0e:	e7f9      	b.n	8003f04 <memset+0x4>

08003f10 <__cvt>:
 8003f10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003f14:	ec55 4b10 	vmov	r4, r5, d0
 8003f18:	2d00      	cmp	r5, #0
 8003f1a:	460e      	mov	r6, r1
 8003f1c:	4619      	mov	r1, r3
 8003f1e:	462b      	mov	r3, r5
 8003f20:	bfbb      	ittet	lt
 8003f22:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003f26:	461d      	movlt	r5, r3
 8003f28:	2300      	movge	r3, #0
 8003f2a:	232d      	movlt	r3, #45	; 0x2d
 8003f2c:	700b      	strb	r3, [r1, #0]
 8003f2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003f30:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003f34:	4691      	mov	r9, r2
 8003f36:	f023 0820 	bic.w	r8, r3, #32
 8003f3a:	bfbc      	itt	lt
 8003f3c:	4622      	movlt	r2, r4
 8003f3e:	4614      	movlt	r4, r2
 8003f40:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003f44:	d005      	beq.n	8003f52 <__cvt+0x42>
 8003f46:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003f4a:	d100      	bne.n	8003f4e <__cvt+0x3e>
 8003f4c:	3601      	adds	r6, #1
 8003f4e:	2102      	movs	r1, #2
 8003f50:	e000      	b.n	8003f54 <__cvt+0x44>
 8003f52:	2103      	movs	r1, #3
 8003f54:	ab03      	add	r3, sp, #12
 8003f56:	9301      	str	r3, [sp, #4]
 8003f58:	ab02      	add	r3, sp, #8
 8003f5a:	9300      	str	r3, [sp, #0]
 8003f5c:	ec45 4b10 	vmov	d0, r4, r5
 8003f60:	4653      	mov	r3, sl
 8003f62:	4632      	mov	r2, r6
 8003f64:	f000 fd00 	bl	8004968 <_dtoa_r>
 8003f68:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003f6c:	4607      	mov	r7, r0
 8003f6e:	d102      	bne.n	8003f76 <__cvt+0x66>
 8003f70:	f019 0f01 	tst.w	r9, #1
 8003f74:	d022      	beq.n	8003fbc <__cvt+0xac>
 8003f76:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003f7a:	eb07 0906 	add.w	r9, r7, r6
 8003f7e:	d110      	bne.n	8003fa2 <__cvt+0x92>
 8003f80:	783b      	ldrb	r3, [r7, #0]
 8003f82:	2b30      	cmp	r3, #48	; 0x30
 8003f84:	d10a      	bne.n	8003f9c <__cvt+0x8c>
 8003f86:	2200      	movs	r2, #0
 8003f88:	2300      	movs	r3, #0
 8003f8a:	4620      	mov	r0, r4
 8003f8c:	4629      	mov	r1, r5
 8003f8e:	f7fc fda3 	bl	8000ad8 <__aeabi_dcmpeq>
 8003f92:	b918      	cbnz	r0, 8003f9c <__cvt+0x8c>
 8003f94:	f1c6 0601 	rsb	r6, r6, #1
 8003f98:	f8ca 6000 	str.w	r6, [sl]
 8003f9c:	f8da 3000 	ldr.w	r3, [sl]
 8003fa0:	4499      	add	r9, r3
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	4620      	mov	r0, r4
 8003fa8:	4629      	mov	r1, r5
 8003faa:	f7fc fd95 	bl	8000ad8 <__aeabi_dcmpeq>
 8003fae:	b108      	cbz	r0, 8003fb4 <__cvt+0xa4>
 8003fb0:	f8cd 900c 	str.w	r9, [sp, #12]
 8003fb4:	2230      	movs	r2, #48	; 0x30
 8003fb6:	9b03      	ldr	r3, [sp, #12]
 8003fb8:	454b      	cmp	r3, r9
 8003fba:	d307      	bcc.n	8003fcc <__cvt+0xbc>
 8003fbc:	9b03      	ldr	r3, [sp, #12]
 8003fbe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003fc0:	1bdb      	subs	r3, r3, r7
 8003fc2:	4638      	mov	r0, r7
 8003fc4:	6013      	str	r3, [r2, #0]
 8003fc6:	b004      	add	sp, #16
 8003fc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fcc:	1c59      	adds	r1, r3, #1
 8003fce:	9103      	str	r1, [sp, #12]
 8003fd0:	701a      	strb	r2, [r3, #0]
 8003fd2:	e7f0      	b.n	8003fb6 <__cvt+0xa6>

08003fd4 <__exponent>:
 8003fd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	2900      	cmp	r1, #0
 8003fda:	bfb8      	it	lt
 8003fdc:	4249      	neglt	r1, r1
 8003fde:	f803 2b02 	strb.w	r2, [r3], #2
 8003fe2:	bfb4      	ite	lt
 8003fe4:	222d      	movlt	r2, #45	; 0x2d
 8003fe6:	222b      	movge	r2, #43	; 0x2b
 8003fe8:	2909      	cmp	r1, #9
 8003fea:	7042      	strb	r2, [r0, #1]
 8003fec:	dd2a      	ble.n	8004044 <__exponent+0x70>
 8003fee:	f10d 0407 	add.w	r4, sp, #7
 8003ff2:	46a4      	mov	ip, r4
 8003ff4:	270a      	movs	r7, #10
 8003ff6:	46a6      	mov	lr, r4
 8003ff8:	460a      	mov	r2, r1
 8003ffa:	fb91 f6f7 	sdiv	r6, r1, r7
 8003ffe:	fb07 1516 	mls	r5, r7, r6, r1
 8004002:	3530      	adds	r5, #48	; 0x30
 8004004:	2a63      	cmp	r2, #99	; 0x63
 8004006:	f104 34ff 	add.w	r4, r4, #4294967295
 800400a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800400e:	4631      	mov	r1, r6
 8004010:	dcf1      	bgt.n	8003ff6 <__exponent+0x22>
 8004012:	3130      	adds	r1, #48	; 0x30
 8004014:	f1ae 0502 	sub.w	r5, lr, #2
 8004018:	f804 1c01 	strb.w	r1, [r4, #-1]
 800401c:	1c44      	adds	r4, r0, #1
 800401e:	4629      	mov	r1, r5
 8004020:	4561      	cmp	r1, ip
 8004022:	d30a      	bcc.n	800403a <__exponent+0x66>
 8004024:	f10d 0209 	add.w	r2, sp, #9
 8004028:	eba2 020e 	sub.w	r2, r2, lr
 800402c:	4565      	cmp	r5, ip
 800402e:	bf88      	it	hi
 8004030:	2200      	movhi	r2, #0
 8004032:	4413      	add	r3, r2
 8004034:	1a18      	subs	r0, r3, r0
 8004036:	b003      	add	sp, #12
 8004038:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800403a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800403e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004042:	e7ed      	b.n	8004020 <__exponent+0x4c>
 8004044:	2330      	movs	r3, #48	; 0x30
 8004046:	3130      	adds	r1, #48	; 0x30
 8004048:	7083      	strb	r3, [r0, #2]
 800404a:	70c1      	strb	r1, [r0, #3]
 800404c:	1d03      	adds	r3, r0, #4
 800404e:	e7f1      	b.n	8004034 <__exponent+0x60>

08004050 <_printf_float>:
 8004050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004054:	ed2d 8b02 	vpush	{d8}
 8004058:	b08d      	sub	sp, #52	; 0x34
 800405a:	460c      	mov	r4, r1
 800405c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004060:	4616      	mov	r6, r2
 8004062:	461f      	mov	r7, r3
 8004064:	4605      	mov	r5, r0
 8004066:	f001 fa6b 	bl	8005540 <_localeconv_r>
 800406a:	f8d0 a000 	ldr.w	sl, [r0]
 800406e:	4650      	mov	r0, sl
 8004070:	f7fc f8b6 	bl	80001e0 <strlen>
 8004074:	2300      	movs	r3, #0
 8004076:	930a      	str	r3, [sp, #40]	; 0x28
 8004078:	6823      	ldr	r3, [r4, #0]
 800407a:	9305      	str	r3, [sp, #20]
 800407c:	f8d8 3000 	ldr.w	r3, [r8]
 8004080:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004084:	3307      	adds	r3, #7
 8004086:	f023 0307 	bic.w	r3, r3, #7
 800408a:	f103 0208 	add.w	r2, r3, #8
 800408e:	f8c8 2000 	str.w	r2, [r8]
 8004092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004096:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800409a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800409e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80040a2:	9307      	str	r3, [sp, #28]
 80040a4:	f8cd 8018 	str.w	r8, [sp, #24]
 80040a8:	ee08 0a10 	vmov	s16, r0
 80040ac:	4b9f      	ldr	r3, [pc, #636]	; (800432c <_printf_float+0x2dc>)
 80040ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80040b2:	f04f 32ff 	mov.w	r2, #4294967295
 80040b6:	f7fc fd41 	bl	8000b3c <__aeabi_dcmpun>
 80040ba:	bb88      	cbnz	r0, 8004120 <_printf_float+0xd0>
 80040bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80040c0:	4b9a      	ldr	r3, [pc, #616]	; (800432c <_printf_float+0x2dc>)
 80040c2:	f04f 32ff 	mov.w	r2, #4294967295
 80040c6:	f7fc fd1b 	bl	8000b00 <__aeabi_dcmple>
 80040ca:	bb48      	cbnz	r0, 8004120 <_printf_float+0xd0>
 80040cc:	2200      	movs	r2, #0
 80040ce:	2300      	movs	r3, #0
 80040d0:	4640      	mov	r0, r8
 80040d2:	4649      	mov	r1, r9
 80040d4:	f7fc fd0a 	bl	8000aec <__aeabi_dcmplt>
 80040d8:	b110      	cbz	r0, 80040e0 <_printf_float+0x90>
 80040da:	232d      	movs	r3, #45	; 0x2d
 80040dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80040e0:	4b93      	ldr	r3, [pc, #588]	; (8004330 <_printf_float+0x2e0>)
 80040e2:	4894      	ldr	r0, [pc, #592]	; (8004334 <_printf_float+0x2e4>)
 80040e4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80040e8:	bf94      	ite	ls
 80040ea:	4698      	movls	r8, r3
 80040ec:	4680      	movhi	r8, r0
 80040ee:	2303      	movs	r3, #3
 80040f0:	6123      	str	r3, [r4, #16]
 80040f2:	9b05      	ldr	r3, [sp, #20]
 80040f4:	f023 0204 	bic.w	r2, r3, #4
 80040f8:	6022      	str	r2, [r4, #0]
 80040fa:	f04f 0900 	mov.w	r9, #0
 80040fe:	9700      	str	r7, [sp, #0]
 8004100:	4633      	mov	r3, r6
 8004102:	aa0b      	add	r2, sp, #44	; 0x2c
 8004104:	4621      	mov	r1, r4
 8004106:	4628      	mov	r0, r5
 8004108:	f000 f9d8 	bl	80044bc <_printf_common>
 800410c:	3001      	adds	r0, #1
 800410e:	f040 8090 	bne.w	8004232 <_printf_float+0x1e2>
 8004112:	f04f 30ff 	mov.w	r0, #4294967295
 8004116:	b00d      	add	sp, #52	; 0x34
 8004118:	ecbd 8b02 	vpop	{d8}
 800411c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004120:	4642      	mov	r2, r8
 8004122:	464b      	mov	r3, r9
 8004124:	4640      	mov	r0, r8
 8004126:	4649      	mov	r1, r9
 8004128:	f7fc fd08 	bl	8000b3c <__aeabi_dcmpun>
 800412c:	b140      	cbz	r0, 8004140 <_printf_float+0xf0>
 800412e:	464b      	mov	r3, r9
 8004130:	2b00      	cmp	r3, #0
 8004132:	bfbc      	itt	lt
 8004134:	232d      	movlt	r3, #45	; 0x2d
 8004136:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800413a:	487f      	ldr	r0, [pc, #508]	; (8004338 <_printf_float+0x2e8>)
 800413c:	4b7f      	ldr	r3, [pc, #508]	; (800433c <_printf_float+0x2ec>)
 800413e:	e7d1      	b.n	80040e4 <_printf_float+0x94>
 8004140:	6863      	ldr	r3, [r4, #4]
 8004142:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004146:	9206      	str	r2, [sp, #24]
 8004148:	1c5a      	adds	r2, r3, #1
 800414a:	d13f      	bne.n	80041cc <_printf_float+0x17c>
 800414c:	2306      	movs	r3, #6
 800414e:	6063      	str	r3, [r4, #4]
 8004150:	9b05      	ldr	r3, [sp, #20]
 8004152:	6861      	ldr	r1, [r4, #4]
 8004154:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004158:	2300      	movs	r3, #0
 800415a:	9303      	str	r3, [sp, #12]
 800415c:	ab0a      	add	r3, sp, #40	; 0x28
 800415e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004162:	ab09      	add	r3, sp, #36	; 0x24
 8004164:	ec49 8b10 	vmov	d0, r8, r9
 8004168:	9300      	str	r3, [sp, #0]
 800416a:	6022      	str	r2, [r4, #0]
 800416c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004170:	4628      	mov	r0, r5
 8004172:	f7ff fecd 	bl	8003f10 <__cvt>
 8004176:	9b06      	ldr	r3, [sp, #24]
 8004178:	9909      	ldr	r1, [sp, #36]	; 0x24
 800417a:	2b47      	cmp	r3, #71	; 0x47
 800417c:	4680      	mov	r8, r0
 800417e:	d108      	bne.n	8004192 <_printf_float+0x142>
 8004180:	1cc8      	adds	r0, r1, #3
 8004182:	db02      	blt.n	800418a <_printf_float+0x13a>
 8004184:	6863      	ldr	r3, [r4, #4]
 8004186:	4299      	cmp	r1, r3
 8004188:	dd41      	ble.n	800420e <_printf_float+0x1be>
 800418a:	f1ab 0b02 	sub.w	fp, fp, #2
 800418e:	fa5f fb8b 	uxtb.w	fp, fp
 8004192:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004196:	d820      	bhi.n	80041da <_printf_float+0x18a>
 8004198:	3901      	subs	r1, #1
 800419a:	465a      	mov	r2, fp
 800419c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80041a0:	9109      	str	r1, [sp, #36]	; 0x24
 80041a2:	f7ff ff17 	bl	8003fd4 <__exponent>
 80041a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80041a8:	1813      	adds	r3, r2, r0
 80041aa:	2a01      	cmp	r2, #1
 80041ac:	4681      	mov	r9, r0
 80041ae:	6123      	str	r3, [r4, #16]
 80041b0:	dc02      	bgt.n	80041b8 <_printf_float+0x168>
 80041b2:	6822      	ldr	r2, [r4, #0]
 80041b4:	07d2      	lsls	r2, r2, #31
 80041b6:	d501      	bpl.n	80041bc <_printf_float+0x16c>
 80041b8:	3301      	adds	r3, #1
 80041ba:	6123      	str	r3, [r4, #16]
 80041bc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d09c      	beq.n	80040fe <_printf_float+0xae>
 80041c4:	232d      	movs	r3, #45	; 0x2d
 80041c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80041ca:	e798      	b.n	80040fe <_printf_float+0xae>
 80041cc:	9a06      	ldr	r2, [sp, #24]
 80041ce:	2a47      	cmp	r2, #71	; 0x47
 80041d0:	d1be      	bne.n	8004150 <_printf_float+0x100>
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d1bc      	bne.n	8004150 <_printf_float+0x100>
 80041d6:	2301      	movs	r3, #1
 80041d8:	e7b9      	b.n	800414e <_printf_float+0xfe>
 80041da:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80041de:	d118      	bne.n	8004212 <_printf_float+0x1c2>
 80041e0:	2900      	cmp	r1, #0
 80041e2:	6863      	ldr	r3, [r4, #4]
 80041e4:	dd0b      	ble.n	80041fe <_printf_float+0x1ae>
 80041e6:	6121      	str	r1, [r4, #16]
 80041e8:	b913      	cbnz	r3, 80041f0 <_printf_float+0x1a0>
 80041ea:	6822      	ldr	r2, [r4, #0]
 80041ec:	07d0      	lsls	r0, r2, #31
 80041ee:	d502      	bpl.n	80041f6 <_printf_float+0x1a6>
 80041f0:	3301      	adds	r3, #1
 80041f2:	440b      	add	r3, r1
 80041f4:	6123      	str	r3, [r4, #16]
 80041f6:	65a1      	str	r1, [r4, #88]	; 0x58
 80041f8:	f04f 0900 	mov.w	r9, #0
 80041fc:	e7de      	b.n	80041bc <_printf_float+0x16c>
 80041fe:	b913      	cbnz	r3, 8004206 <_printf_float+0x1b6>
 8004200:	6822      	ldr	r2, [r4, #0]
 8004202:	07d2      	lsls	r2, r2, #31
 8004204:	d501      	bpl.n	800420a <_printf_float+0x1ba>
 8004206:	3302      	adds	r3, #2
 8004208:	e7f4      	b.n	80041f4 <_printf_float+0x1a4>
 800420a:	2301      	movs	r3, #1
 800420c:	e7f2      	b.n	80041f4 <_printf_float+0x1a4>
 800420e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004212:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004214:	4299      	cmp	r1, r3
 8004216:	db05      	blt.n	8004224 <_printf_float+0x1d4>
 8004218:	6823      	ldr	r3, [r4, #0]
 800421a:	6121      	str	r1, [r4, #16]
 800421c:	07d8      	lsls	r0, r3, #31
 800421e:	d5ea      	bpl.n	80041f6 <_printf_float+0x1a6>
 8004220:	1c4b      	adds	r3, r1, #1
 8004222:	e7e7      	b.n	80041f4 <_printf_float+0x1a4>
 8004224:	2900      	cmp	r1, #0
 8004226:	bfd4      	ite	le
 8004228:	f1c1 0202 	rsble	r2, r1, #2
 800422c:	2201      	movgt	r2, #1
 800422e:	4413      	add	r3, r2
 8004230:	e7e0      	b.n	80041f4 <_printf_float+0x1a4>
 8004232:	6823      	ldr	r3, [r4, #0]
 8004234:	055a      	lsls	r2, r3, #21
 8004236:	d407      	bmi.n	8004248 <_printf_float+0x1f8>
 8004238:	6923      	ldr	r3, [r4, #16]
 800423a:	4642      	mov	r2, r8
 800423c:	4631      	mov	r1, r6
 800423e:	4628      	mov	r0, r5
 8004240:	47b8      	blx	r7
 8004242:	3001      	adds	r0, #1
 8004244:	d12c      	bne.n	80042a0 <_printf_float+0x250>
 8004246:	e764      	b.n	8004112 <_printf_float+0xc2>
 8004248:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800424c:	f240 80e0 	bls.w	8004410 <_printf_float+0x3c0>
 8004250:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004254:	2200      	movs	r2, #0
 8004256:	2300      	movs	r3, #0
 8004258:	f7fc fc3e 	bl	8000ad8 <__aeabi_dcmpeq>
 800425c:	2800      	cmp	r0, #0
 800425e:	d034      	beq.n	80042ca <_printf_float+0x27a>
 8004260:	4a37      	ldr	r2, [pc, #220]	; (8004340 <_printf_float+0x2f0>)
 8004262:	2301      	movs	r3, #1
 8004264:	4631      	mov	r1, r6
 8004266:	4628      	mov	r0, r5
 8004268:	47b8      	blx	r7
 800426a:	3001      	adds	r0, #1
 800426c:	f43f af51 	beq.w	8004112 <_printf_float+0xc2>
 8004270:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004274:	429a      	cmp	r2, r3
 8004276:	db02      	blt.n	800427e <_printf_float+0x22e>
 8004278:	6823      	ldr	r3, [r4, #0]
 800427a:	07d8      	lsls	r0, r3, #31
 800427c:	d510      	bpl.n	80042a0 <_printf_float+0x250>
 800427e:	ee18 3a10 	vmov	r3, s16
 8004282:	4652      	mov	r2, sl
 8004284:	4631      	mov	r1, r6
 8004286:	4628      	mov	r0, r5
 8004288:	47b8      	blx	r7
 800428a:	3001      	adds	r0, #1
 800428c:	f43f af41 	beq.w	8004112 <_printf_float+0xc2>
 8004290:	f04f 0800 	mov.w	r8, #0
 8004294:	f104 091a 	add.w	r9, r4, #26
 8004298:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800429a:	3b01      	subs	r3, #1
 800429c:	4543      	cmp	r3, r8
 800429e:	dc09      	bgt.n	80042b4 <_printf_float+0x264>
 80042a0:	6823      	ldr	r3, [r4, #0]
 80042a2:	079b      	lsls	r3, r3, #30
 80042a4:	f100 8105 	bmi.w	80044b2 <_printf_float+0x462>
 80042a8:	68e0      	ldr	r0, [r4, #12]
 80042aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80042ac:	4298      	cmp	r0, r3
 80042ae:	bfb8      	it	lt
 80042b0:	4618      	movlt	r0, r3
 80042b2:	e730      	b.n	8004116 <_printf_float+0xc6>
 80042b4:	2301      	movs	r3, #1
 80042b6:	464a      	mov	r2, r9
 80042b8:	4631      	mov	r1, r6
 80042ba:	4628      	mov	r0, r5
 80042bc:	47b8      	blx	r7
 80042be:	3001      	adds	r0, #1
 80042c0:	f43f af27 	beq.w	8004112 <_printf_float+0xc2>
 80042c4:	f108 0801 	add.w	r8, r8, #1
 80042c8:	e7e6      	b.n	8004298 <_printf_float+0x248>
 80042ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	dc39      	bgt.n	8004344 <_printf_float+0x2f4>
 80042d0:	4a1b      	ldr	r2, [pc, #108]	; (8004340 <_printf_float+0x2f0>)
 80042d2:	2301      	movs	r3, #1
 80042d4:	4631      	mov	r1, r6
 80042d6:	4628      	mov	r0, r5
 80042d8:	47b8      	blx	r7
 80042da:	3001      	adds	r0, #1
 80042dc:	f43f af19 	beq.w	8004112 <_printf_float+0xc2>
 80042e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80042e4:	4313      	orrs	r3, r2
 80042e6:	d102      	bne.n	80042ee <_printf_float+0x29e>
 80042e8:	6823      	ldr	r3, [r4, #0]
 80042ea:	07d9      	lsls	r1, r3, #31
 80042ec:	d5d8      	bpl.n	80042a0 <_printf_float+0x250>
 80042ee:	ee18 3a10 	vmov	r3, s16
 80042f2:	4652      	mov	r2, sl
 80042f4:	4631      	mov	r1, r6
 80042f6:	4628      	mov	r0, r5
 80042f8:	47b8      	blx	r7
 80042fa:	3001      	adds	r0, #1
 80042fc:	f43f af09 	beq.w	8004112 <_printf_float+0xc2>
 8004300:	f04f 0900 	mov.w	r9, #0
 8004304:	f104 0a1a 	add.w	sl, r4, #26
 8004308:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800430a:	425b      	negs	r3, r3
 800430c:	454b      	cmp	r3, r9
 800430e:	dc01      	bgt.n	8004314 <_printf_float+0x2c4>
 8004310:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004312:	e792      	b.n	800423a <_printf_float+0x1ea>
 8004314:	2301      	movs	r3, #1
 8004316:	4652      	mov	r2, sl
 8004318:	4631      	mov	r1, r6
 800431a:	4628      	mov	r0, r5
 800431c:	47b8      	blx	r7
 800431e:	3001      	adds	r0, #1
 8004320:	f43f aef7 	beq.w	8004112 <_printf_float+0xc2>
 8004324:	f109 0901 	add.w	r9, r9, #1
 8004328:	e7ee      	b.n	8004308 <_printf_float+0x2b8>
 800432a:	bf00      	nop
 800432c:	7fefffff 	.word	0x7fefffff
 8004330:	08006ca4 	.word	0x08006ca4
 8004334:	08006ca8 	.word	0x08006ca8
 8004338:	08006cb0 	.word	0x08006cb0
 800433c:	08006cac 	.word	0x08006cac
 8004340:	08006cb4 	.word	0x08006cb4
 8004344:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004346:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004348:	429a      	cmp	r2, r3
 800434a:	bfa8      	it	ge
 800434c:	461a      	movge	r2, r3
 800434e:	2a00      	cmp	r2, #0
 8004350:	4691      	mov	r9, r2
 8004352:	dc37      	bgt.n	80043c4 <_printf_float+0x374>
 8004354:	f04f 0b00 	mov.w	fp, #0
 8004358:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800435c:	f104 021a 	add.w	r2, r4, #26
 8004360:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004362:	9305      	str	r3, [sp, #20]
 8004364:	eba3 0309 	sub.w	r3, r3, r9
 8004368:	455b      	cmp	r3, fp
 800436a:	dc33      	bgt.n	80043d4 <_printf_float+0x384>
 800436c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004370:	429a      	cmp	r2, r3
 8004372:	db3b      	blt.n	80043ec <_printf_float+0x39c>
 8004374:	6823      	ldr	r3, [r4, #0]
 8004376:	07da      	lsls	r2, r3, #31
 8004378:	d438      	bmi.n	80043ec <_printf_float+0x39c>
 800437a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800437c:	9b05      	ldr	r3, [sp, #20]
 800437e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004380:	1ad3      	subs	r3, r2, r3
 8004382:	eba2 0901 	sub.w	r9, r2, r1
 8004386:	4599      	cmp	r9, r3
 8004388:	bfa8      	it	ge
 800438a:	4699      	movge	r9, r3
 800438c:	f1b9 0f00 	cmp.w	r9, #0
 8004390:	dc35      	bgt.n	80043fe <_printf_float+0x3ae>
 8004392:	f04f 0800 	mov.w	r8, #0
 8004396:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800439a:	f104 0a1a 	add.w	sl, r4, #26
 800439e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80043a2:	1a9b      	subs	r3, r3, r2
 80043a4:	eba3 0309 	sub.w	r3, r3, r9
 80043a8:	4543      	cmp	r3, r8
 80043aa:	f77f af79 	ble.w	80042a0 <_printf_float+0x250>
 80043ae:	2301      	movs	r3, #1
 80043b0:	4652      	mov	r2, sl
 80043b2:	4631      	mov	r1, r6
 80043b4:	4628      	mov	r0, r5
 80043b6:	47b8      	blx	r7
 80043b8:	3001      	adds	r0, #1
 80043ba:	f43f aeaa 	beq.w	8004112 <_printf_float+0xc2>
 80043be:	f108 0801 	add.w	r8, r8, #1
 80043c2:	e7ec      	b.n	800439e <_printf_float+0x34e>
 80043c4:	4613      	mov	r3, r2
 80043c6:	4631      	mov	r1, r6
 80043c8:	4642      	mov	r2, r8
 80043ca:	4628      	mov	r0, r5
 80043cc:	47b8      	blx	r7
 80043ce:	3001      	adds	r0, #1
 80043d0:	d1c0      	bne.n	8004354 <_printf_float+0x304>
 80043d2:	e69e      	b.n	8004112 <_printf_float+0xc2>
 80043d4:	2301      	movs	r3, #1
 80043d6:	4631      	mov	r1, r6
 80043d8:	4628      	mov	r0, r5
 80043da:	9205      	str	r2, [sp, #20]
 80043dc:	47b8      	blx	r7
 80043de:	3001      	adds	r0, #1
 80043e0:	f43f ae97 	beq.w	8004112 <_printf_float+0xc2>
 80043e4:	9a05      	ldr	r2, [sp, #20]
 80043e6:	f10b 0b01 	add.w	fp, fp, #1
 80043ea:	e7b9      	b.n	8004360 <_printf_float+0x310>
 80043ec:	ee18 3a10 	vmov	r3, s16
 80043f0:	4652      	mov	r2, sl
 80043f2:	4631      	mov	r1, r6
 80043f4:	4628      	mov	r0, r5
 80043f6:	47b8      	blx	r7
 80043f8:	3001      	adds	r0, #1
 80043fa:	d1be      	bne.n	800437a <_printf_float+0x32a>
 80043fc:	e689      	b.n	8004112 <_printf_float+0xc2>
 80043fe:	9a05      	ldr	r2, [sp, #20]
 8004400:	464b      	mov	r3, r9
 8004402:	4442      	add	r2, r8
 8004404:	4631      	mov	r1, r6
 8004406:	4628      	mov	r0, r5
 8004408:	47b8      	blx	r7
 800440a:	3001      	adds	r0, #1
 800440c:	d1c1      	bne.n	8004392 <_printf_float+0x342>
 800440e:	e680      	b.n	8004112 <_printf_float+0xc2>
 8004410:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004412:	2a01      	cmp	r2, #1
 8004414:	dc01      	bgt.n	800441a <_printf_float+0x3ca>
 8004416:	07db      	lsls	r3, r3, #31
 8004418:	d538      	bpl.n	800448c <_printf_float+0x43c>
 800441a:	2301      	movs	r3, #1
 800441c:	4642      	mov	r2, r8
 800441e:	4631      	mov	r1, r6
 8004420:	4628      	mov	r0, r5
 8004422:	47b8      	blx	r7
 8004424:	3001      	adds	r0, #1
 8004426:	f43f ae74 	beq.w	8004112 <_printf_float+0xc2>
 800442a:	ee18 3a10 	vmov	r3, s16
 800442e:	4652      	mov	r2, sl
 8004430:	4631      	mov	r1, r6
 8004432:	4628      	mov	r0, r5
 8004434:	47b8      	blx	r7
 8004436:	3001      	adds	r0, #1
 8004438:	f43f ae6b 	beq.w	8004112 <_printf_float+0xc2>
 800443c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004440:	2200      	movs	r2, #0
 8004442:	2300      	movs	r3, #0
 8004444:	f7fc fb48 	bl	8000ad8 <__aeabi_dcmpeq>
 8004448:	b9d8      	cbnz	r0, 8004482 <_printf_float+0x432>
 800444a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800444c:	f108 0201 	add.w	r2, r8, #1
 8004450:	3b01      	subs	r3, #1
 8004452:	4631      	mov	r1, r6
 8004454:	4628      	mov	r0, r5
 8004456:	47b8      	blx	r7
 8004458:	3001      	adds	r0, #1
 800445a:	d10e      	bne.n	800447a <_printf_float+0x42a>
 800445c:	e659      	b.n	8004112 <_printf_float+0xc2>
 800445e:	2301      	movs	r3, #1
 8004460:	4652      	mov	r2, sl
 8004462:	4631      	mov	r1, r6
 8004464:	4628      	mov	r0, r5
 8004466:	47b8      	blx	r7
 8004468:	3001      	adds	r0, #1
 800446a:	f43f ae52 	beq.w	8004112 <_printf_float+0xc2>
 800446e:	f108 0801 	add.w	r8, r8, #1
 8004472:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004474:	3b01      	subs	r3, #1
 8004476:	4543      	cmp	r3, r8
 8004478:	dcf1      	bgt.n	800445e <_printf_float+0x40e>
 800447a:	464b      	mov	r3, r9
 800447c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004480:	e6dc      	b.n	800423c <_printf_float+0x1ec>
 8004482:	f04f 0800 	mov.w	r8, #0
 8004486:	f104 0a1a 	add.w	sl, r4, #26
 800448a:	e7f2      	b.n	8004472 <_printf_float+0x422>
 800448c:	2301      	movs	r3, #1
 800448e:	4642      	mov	r2, r8
 8004490:	e7df      	b.n	8004452 <_printf_float+0x402>
 8004492:	2301      	movs	r3, #1
 8004494:	464a      	mov	r2, r9
 8004496:	4631      	mov	r1, r6
 8004498:	4628      	mov	r0, r5
 800449a:	47b8      	blx	r7
 800449c:	3001      	adds	r0, #1
 800449e:	f43f ae38 	beq.w	8004112 <_printf_float+0xc2>
 80044a2:	f108 0801 	add.w	r8, r8, #1
 80044a6:	68e3      	ldr	r3, [r4, #12]
 80044a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80044aa:	1a5b      	subs	r3, r3, r1
 80044ac:	4543      	cmp	r3, r8
 80044ae:	dcf0      	bgt.n	8004492 <_printf_float+0x442>
 80044b0:	e6fa      	b.n	80042a8 <_printf_float+0x258>
 80044b2:	f04f 0800 	mov.w	r8, #0
 80044b6:	f104 0919 	add.w	r9, r4, #25
 80044ba:	e7f4      	b.n	80044a6 <_printf_float+0x456>

080044bc <_printf_common>:
 80044bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80044c0:	4616      	mov	r6, r2
 80044c2:	4699      	mov	r9, r3
 80044c4:	688a      	ldr	r2, [r1, #8]
 80044c6:	690b      	ldr	r3, [r1, #16]
 80044c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80044cc:	4293      	cmp	r3, r2
 80044ce:	bfb8      	it	lt
 80044d0:	4613      	movlt	r3, r2
 80044d2:	6033      	str	r3, [r6, #0]
 80044d4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80044d8:	4607      	mov	r7, r0
 80044da:	460c      	mov	r4, r1
 80044dc:	b10a      	cbz	r2, 80044e2 <_printf_common+0x26>
 80044de:	3301      	adds	r3, #1
 80044e0:	6033      	str	r3, [r6, #0]
 80044e2:	6823      	ldr	r3, [r4, #0]
 80044e4:	0699      	lsls	r1, r3, #26
 80044e6:	bf42      	ittt	mi
 80044e8:	6833      	ldrmi	r3, [r6, #0]
 80044ea:	3302      	addmi	r3, #2
 80044ec:	6033      	strmi	r3, [r6, #0]
 80044ee:	6825      	ldr	r5, [r4, #0]
 80044f0:	f015 0506 	ands.w	r5, r5, #6
 80044f4:	d106      	bne.n	8004504 <_printf_common+0x48>
 80044f6:	f104 0a19 	add.w	sl, r4, #25
 80044fa:	68e3      	ldr	r3, [r4, #12]
 80044fc:	6832      	ldr	r2, [r6, #0]
 80044fe:	1a9b      	subs	r3, r3, r2
 8004500:	42ab      	cmp	r3, r5
 8004502:	dc26      	bgt.n	8004552 <_printf_common+0x96>
 8004504:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004508:	1e13      	subs	r3, r2, #0
 800450a:	6822      	ldr	r2, [r4, #0]
 800450c:	bf18      	it	ne
 800450e:	2301      	movne	r3, #1
 8004510:	0692      	lsls	r2, r2, #26
 8004512:	d42b      	bmi.n	800456c <_printf_common+0xb0>
 8004514:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004518:	4649      	mov	r1, r9
 800451a:	4638      	mov	r0, r7
 800451c:	47c0      	blx	r8
 800451e:	3001      	adds	r0, #1
 8004520:	d01e      	beq.n	8004560 <_printf_common+0xa4>
 8004522:	6823      	ldr	r3, [r4, #0]
 8004524:	68e5      	ldr	r5, [r4, #12]
 8004526:	6832      	ldr	r2, [r6, #0]
 8004528:	f003 0306 	and.w	r3, r3, #6
 800452c:	2b04      	cmp	r3, #4
 800452e:	bf08      	it	eq
 8004530:	1aad      	subeq	r5, r5, r2
 8004532:	68a3      	ldr	r3, [r4, #8]
 8004534:	6922      	ldr	r2, [r4, #16]
 8004536:	bf0c      	ite	eq
 8004538:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800453c:	2500      	movne	r5, #0
 800453e:	4293      	cmp	r3, r2
 8004540:	bfc4      	itt	gt
 8004542:	1a9b      	subgt	r3, r3, r2
 8004544:	18ed      	addgt	r5, r5, r3
 8004546:	2600      	movs	r6, #0
 8004548:	341a      	adds	r4, #26
 800454a:	42b5      	cmp	r5, r6
 800454c:	d11a      	bne.n	8004584 <_printf_common+0xc8>
 800454e:	2000      	movs	r0, #0
 8004550:	e008      	b.n	8004564 <_printf_common+0xa8>
 8004552:	2301      	movs	r3, #1
 8004554:	4652      	mov	r2, sl
 8004556:	4649      	mov	r1, r9
 8004558:	4638      	mov	r0, r7
 800455a:	47c0      	blx	r8
 800455c:	3001      	adds	r0, #1
 800455e:	d103      	bne.n	8004568 <_printf_common+0xac>
 8004560:	f04f 30ff 	mov.w	r0, #4294967295
 8004564:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004568:	3501      	adds	r5, #1
 800456a:	e7c6      	b.n	80044fa <_printf_common+0x3e>
 800456c:	18e1      	adds	r1, r4, r3
 800456e:	1c5a      	adds	r2, r3, #1
 8004570:	2030      	movs	r0, #48	; 0x30
 8004572:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004576:	4422      	add	r2, r4
 8004578:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800457c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004580:	3302      	adds	r3, #2
 8004582:	e7c7      	b.n	8004514 <_printf_common+0x58>
 8004584:	2301      	movs	r3, #1
 8004586:	4622      	mov	r2, r4
 8004588:	4649      	mov	r1, r9
 800458a:	4638      	mov	r0, r7
 800458c:	47c0      	blx	r8
 800458e:	3001      	adds	r0, #1
 8004590:	d0e6      	beq.n	8004560 <_printf_common+0xa4>
 8004592:	3601      	adds	r6, #1
 8004594:	e7d9      	b.n	800454a <_printf_common+0x8e>
	...

08004598 <_printf_i>:
 8004598:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800459c:	460c      	mov	r4, r1
 800459e:	4691      	mov	r9, r2
 80045a0:	7e27      	ldrb	r7, [r4, #24]
 80045a2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80045a4:	2f78      	cmp	r7, #120	; 0x78
 80045a6:	4680      	mov	r8, r0
 80045a8:	469a      	mov	sl, r3
 80045aa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80045ae:	d807      	bhi.n	80045c0 <_printf_i+0x28>
 80045b0:	2f62      	cmp	r7, #98	; 0x62
 80045b2:	d80a      	bhi.n	80045ca <_printf_i+0x32>
 80045b4:	2f00      	cmp	r7, #0
 80045b6:	f000 80d8 	beq.w	800476a <_printf_i+0x1d2>
 80045ba:	2f58      	cmp	r7, #88	; 0x58
 80045bc:	f000 80a3 	beq.w	8004706 <_printf_i+0x16e>
 80045c0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80045c4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80045c8:	e03a      	b.n	8004640 <_printf_i+0xa8>
 80045ca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80045ce:	2b15      	cmp	r3, #21
 80045d0:	d8f6      	bhi.n	80045c0 <_printf_i+0x28>
 80045d2:	a001      	add	r0, pc, #4	; (adr r0, 80045d8 <_printf_i+0x40>)
 80045d4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80045d8:	08004631 	.word	0x08004631
 80045dc:	08004645 	.word	0x08004645
 80045e0:	080045c1 	.word	0x080045c1
 80045e4:	080045c1 	.word	0x080045c1
 80045e8:	080045c1 	.word	0x080045c1
 80045ec:	080045c1 	.word	0x080045c1
 80045f0:	08004645 	.word	0x08004645
 80045f4:	080045c1 	.word	0x080045c1
 80045f8:	080045c1 	.word	0x080045c1
 80045fc:	080045c1 	.word	0x080045c1
 8004600:	080045c1 	.word	0x080045c1
 8004604:	08004751 	.word	0x08004751
 8004608:	08004675 	.word	0x08004675
 800460c:	08004733 	.word	0x08004733
 8004610:	080045c1 	.word	0x080045c1
 8004614:	080045c1 	.word	0x080045c1
 8004618:	08004773 	.word	0x08004773
 800461c:	080045c1 	.word	0x080045c1
 8004620:	08004675 	.word	0x08004675
 8004624:	080045c1 	.word	0x080045c1
 8004628:	080045c1 	.word	0x080045c1
 800462c:	0800473b 	.word	0x0800473b
 8004630:	680b      	ldr	r3, [r1, #0]
 8004632:	1d1a      	adds	r2, r3, #4
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	600a      	str	r2, [r1, #0]
 8004638:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800463c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004640:	2301      	movs	r3, #1
 8004642:	e0a3      	b.n	800478c <_printf_i+0x1f4>
 8004644:	6825      	ldr	r5, [r4, #0]
 8004646:	6808      	ldr	r0, [r1, #0]
 8004648:	062e      	lsls	r6, r5, #24
 800464a:	f100 0304 	add.w	r3, r0, #4
 800464e:	d50a      	bpl.n	8004666 <_printf_i+0xce>
 8004650:	6805      	ldr	r5, [r0, #0]
 8004652:	600b      	str	r3, [r1, #0]
 8004654:	2d00      	cmp	r5, #0
 8004656:	da03      	bge.n	8004660 <_printf_i+0xc8>
 8004658:	232d      	movs	r3, #45	; 0x2d
 800465a:	426d      	negs	r5, r5
 800465c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004660:	485e      	ldr	r0, [pc, #376]	; (80047dc <_printf_i+0x244>)
 8004662:	230a      	movs	r3, #10
 8004664:	e019      	b.n	800469a <_printf_i+0x102>
 8004666:	f015 0f40 	tst.w	r5, #64	; 0x40
 800466a:	6805      	ldr	r5, [r0, #0]
 800466c:	600b      	str	r3, [r1, #0]
 800466e:	bf18      	it	ne
 8004670:	b22d      	sxthne	r5, r5
 8004672:	e7ef      	b.n	8004654 <_printf_i+0xbc>
 8004674:	680b      	ldr	r3, [r1, #0]
 8004676:	6825      	ldr	r5, [r4, #0]
 8004678:	1d18      	adds	r0, r3, #4
 800467a:	6008      	str	r0, [r1, #0]
 800467c:	0628      	lsls	r0, r5, #24
 800467e:	d501      	bpl.n	8004684 <_printf_i+0xec>
 8004680:	681d      	ldr	r5, [r3, #0]
 8004682:	e002      	b.n	800468a <_printf_i+0xf2>
 8004684:	0669      	lsls	r1, r5, #25
 8004686:	d5fb      	bpl.n	8004680 <_printf_i+0xe8>
 8004688:	881d      	ldrh	r5, [r3, #0]
 800468a:	4854      	ldr	r0, [pc, #336]	; (80047dc <_printf_i+0x244>)
 800468c:	2f6f      	cmp	r7, #111	; 0x6f
 800468e:	bf0c      	ite	eq
 8004690:	2308      	moveq	r3, #8
 8004692:	230a      	movne	r3, #10
 8004694:	2100      	movs	r1, #0
 8004696:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800469a:	6866      	ldr	r6, [r4, #4]
 800469c:	60a6      	str	r6, [r4, #8]
 800469e:	2e00      	cmp	r6, #0
 80046a0:	bfa2      	ittt	ge
 80046a2:	6821      	ldrge	r1, [r4, #0]
 80046a4:	f021 0104 	bicge.w	r1, r1, #4
 80046a8:	6021      	strge	r1, [r4, #0]
 80046aa:	b90d      	cbnz	r5, 80046b0 <_printf_i+0x118>
 80046ac:	2e00      	cmp	r6, #0
 80046ae:	d04d      	beq.n	800474c <_printf_i+0x1b4>
 80046b0:	4616      	mov	r6, r2
 80046b2:	fbb5 f1f3 	udiv	r1, r5, r3
 80046b6:	fb03 5711 	mls	r7, r3, r1, r5
 80046ba:	5dc7      	ldrb	r7, [r0, r7]
 80046bc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80046c0:	462f      	mov	r7, r5
 80046c2:	42bb      	cmp	r3, r7
 80046c4:	460d      	mov	r5, r1
 80046c6:	d9f4      	bls.n	80046b2 <_printf_i+0x11a>
 80046c8:	2b08      	cmp	r3, #8
 80046ca:	d10b      	bne.n	80046e4 <_printf_i+0x14c>
 80046cc:	6823      	ldr	r3, [r4, #0]
 80046ce:	07df      	lsls	r7, r3, #31
 80046d0:	d508      	bpl.n	80046e4 <_printf_i+0x14c>
 80046d2:	6923      	ldr	r3, [r4, #16]
 80046d4:	6861      	ldr	r1, [r4, #4]
 80046d6:	4299      	cmp	r1, r3
 80046d8:	bfde      	ittt	le
 80046da:	2330      	movle	r3, #48	; 0x30
 80046dc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80046e0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80046e4:	1b92      	subs	r2, r2, r6
 80046e6:	6122      	str	r2, [r4, #16]
 80046e8:	f8cd a000 	str.w	sl, [sp]
 80046ec:	464b      	mov	r3, r9
 80046ee:	aa03      	add	r2, sp, #12
 80046f0:	4621      	mov	r1, r4
 80046f2:	4640      	mov	r0, r8
 80046f4:	f7ff fee2 	bl	80044bc <_printf_common>
 80046f8:	3001      	adds	r0, #1
 80046fa:	d14c      	bne.n	8004796 <_printf_i+0x1fe>
 80046fc:	f04f 30ff 	mov.w	r0, #4294967295
 8004700:	b004      	add	sp, #16
 8004702:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004706:	4835      	ldr	r0, [pc, #212]	; (80047dc <_printf_i+0x244>)
 8004708:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800470c:	6823      	ldr	r3, [r4, #0]
 800470e:	680e      	ldr	r6, [r1, #0]
 8004710:	061f      	lsls	r7, r3, #24
 8004712:	f856 5b04 	ldr.w	r5, [r6], #4
 8004716:	600e      	str	r6, [r1, #0]
 8004718:	d514      	bpl.n	8004744 <_printf_i+0x1ac>
 800471a:	07d9      	lsls	r1, r3, #31
 800471c:	bf44      	itt	mi
 800471e:	f043 0320 	orrmi.w	r3, r3, #32
 8004722:	6023      	strmi	r3, [r4, #0]
 8004724:	b91d      	cbnz	r5, 800472e <_printf_i+0x196>
 8004726:	6823      	ldr	r3, [r4, #0]
 8004728:	f023 0320 	bic.w	r3, r3, #32
 800472c:	6023      	str	r3, [r4, #0]
 800472e:	2310      	movs	r3, #16
 8004730:	e7b0      	b.n	8004694 <_printf_i+0xfc>
 8004732:	6823      	ldr	r3, [r4, #0]
 8004734:	f043 0320 	orr.w	r3, r3, #32
 8004738:	6023      	str	r3, [r4, #0]
 800473a:	2378      	movs	r3, #120	; 0x78
 800473c:	4828      	ldr	r0, [pc, #160]	; (80047e0 <_printf_i+0x248>)
 800473e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004742:	e7e3      	b.n	800470c <_printf_i+0x174>
 8004744:	065e      	lsls	r6, r3, #25
 8004746:	bf48      	it	mi
 8004748:	b2ad      	uxthmi	r5, r5
 800474a:	e7e6      	b.n	800471a <_printf_i+0x182>
 800474c:	4616      	mov	r6, r2
 800474e:	e7bb      	b.n	80046c8 <_printf_i+0x130>
 8004750:	680b      	ldr	r3, [r1, #0]
 8004752:	6826      	ldr	r6, [r4, #0]
 8004754:	6960      	ldr	r0, [r4, #20]
 8004756:	1d1d      	adds	r5, r3, #4
 8004758:	600d      	str	r5, [r1, #0]
 800475a:	0635      	lsls	r5, r6, #24
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	d501      	bpl.n	8004764 <_printf_i+0x1cc>
 8004760:	6018      	str	r0, [r3, #0]
 8004762:	e002      	b.n	800476a <_printf_i+0x1d2>
 8004764:	0671      	lsls	r1, r6, #25
 8004766:	d5fb      	bpl.n	8004760 <_printf_i+0x1c8>
 8004768:	8018      	strh	r0, [r3, #0]
 800476a:	2300      	movs	r3, #0
 800476c:	6123      	str	r3, [r4, #16]
 800476e:	4616      	mov	r6, r2
 8004770:	e7ba      	b.n	80046e8 <_printf_i+0x150>
 8004772:	680b      	ldr	r3, [r1, #0]
 8004774:	1d1a      	adds	r2, r3, #4
 8004776:	600a      	str	r2, [r1, #0]
 8004778:	681e      	ldr	r6, [r3, #0]
 800477a:	6862      	ldr	r2, [r4, #4]
 800477c:	2100      	movs	r1, #0
 800477e:	4630      	mov	r0, r6
 8004780:	f7fb fd36 	bl	80001f0 <memchr>
 8004784:	b108      	cbz	r0, 800478a <_printf_i+0x1f2>
 8004786:	1b80      	subs	r0, r0, r6
 8004788:	6060      	str	r0, [r4, #4]
 800478a:	6863      	ldr	r3, [r4, #4]
 800478c:	6123      	str	r3, [r4, #16]
 800478e:	2300      	movs	r3, #0
 8004790:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004794:	e7a8      	b.n	80046e8 <_printf_i+0x150>
 8004796:	6923      	ldr	r3, [r4, #16]
 8004798:	4632      	mov	r2, r6
 800479a:	4649      	mov	r1, r9
 800479c:	4640      	mov	r0, r8
 800479e:	47d0      	blx	sl
 80047a0:	3001      	adds	r0, #1
 80047a2:	d0ab      	beq.n	80046fc <_printf_i+0x164>
 80047a4:	6823      	ldr	r3, [r4, #0]
 80047a6:	079b      	lsls	r3, r3, #30
 80047a8:	d413      	bmi.n	80047d2 <_printf_i+0x23a>
 80047aa:	68e0      	ldr	r0, [r4, #12]
 80047ac:	9b03      	ldr	r3, [sp, #12]
 80047ae:	4298      	cmp	r0, r3
 80047b0:	bfb8      	it	lt
 80047b2:	4618      	movlt	r0, r3
 80047b4:	e7a4      	b.n	8004700 <_printf_i+0x168>
 80047b6:	2301      	movs	r3, #1
 80047b8:	4632      	mov	r2, r6
 80047ba:	4649      	mov	r1, r9
 80047bc:	4640      	mov	r0, r8
 80047be:	47d0      	blx	sl
 80047c0:	3001      	adds	r0, #1
 80047c2:	d09b      	beq.n	80046fc <_printf_i+0x164>
 80047c4:	3501      	adds	r5, #1
 80047c6:	68e3      	ldr	r3, [r4, #12]
 80047c8:	9903      	ldr	r1, [sp, #12]
 80047ca:	1a5b      	subs	r3, r3, r1
 80047cc:	42ab      	cmp	r3, r5
 80047ce:	dcf2      	bgt.n	80047b6 <_printf_i+0x21e>
 80047d0:	e7eb      	b.n	80047aa <_printf_i+0x212>
 80047d2:	2500      	movs	r5, #0
 80047d4:	f104 0619 	add.w	r6, r4, #25
 80047d8:	e7f5      	b.n	80047c6 <_printf_i+0x22e>
 80047da:	bf00      	nop
 80047dc:	08006cb6 	.word	0x08006cb6
 80047e0:	08006cc7 	.word	0x08006cc7

080047e4 <sniprintf>:
 80047e4:	b40c      	push	{r2, r3}
 80047e6:	b530      	push	{r4, r5, lr}
 80047e8:	4b17      	ldr	r3, [pc, #92]	; (8004848 <sniprintf+0x64>)
 80047ea:	1e0c      	subs	r4, r1, #0
 80047ec:	681d      	ldr	r5, [r3, #0]
 80047ee:	b09d      	sub	sp, #116	; 0x74
 80047f0:	da08      	bge.n	8004804 <sniprintf+0x20>
 80047f2:	238b      	movs	r3, #139	; 0x8b
 80047f4:	602b      	str	r3, [r5, #0]
 80047f6:	f04f 30ff 	mov.w	r0, #4294967295
 80047fa:	b01d      	add	sp, #116	; 0x74
 80047fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004800:	b002      	add	sp, #8
 8004802:	4770      	bx	lr
 8004804:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004808:	f8ad 3014 	strh.w	r3, [sp, #20]
 800480c:	bf14      	ite	ne
 800480e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004812:	4623      	moveq	r3, r4
 8004814:	9304      	str	r3, [sp, #16]
 8004816:	9307      	str	r3, [sp, #28]
 8004818:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800481c:	9002      	str	r0, [sp, #8]
 800481e:	9006      	str	r0, [sp, #24]
 8004820:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004824:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004826:	ab21      	add	r3, sp, #132	; 0x84
 8004828:	a902      	add	r1, sp, #8
 800482a:	4628      	mov	r0, r5
 800482c:	9301      	str	r3, [sp, #4]
 800482e:	f001 fb35 	bl	8005e9c <_svfiprintf_r>
 8004832:	1c43      	adds	r3, r0, #1
 8004834:	bfbc      	itt	lt
 8004836:	238b      	movlt	r3, #139	; 0x8b
 8004838:	602b      	strlt	r3, [r5, #0]
 800483a:	2c00      	cmp	r4, #0
 800483c:	d0dd      	beq.n	80047fa <sniprintf+0x16>
 800483e:	9b02      	ldr	r3, [sp, #8]
 8004840:	2200      	movs	r2, #0
 8004842:	701a      	strb	r2, [r3, #0]
 8004844:	e7d9      	b.n	80047fa <sniprintf+0x16>
 8004846:	bf00      	nop
 8004848:	2000000c 	.word	0x2000000c

0800484c <quorem>:
 800484c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004850:	6903      	ldr	r3, [r0, #16]
 8004852:	690c      	ldr	r4, [r1, #16]
 8004854:	42a3      	cmp	r3, r4
 8004856:	4607      	mov	r7, r0
 8004858:	f2c0 8081 	blt.w	800495e <quorem+0x112>
 800485c:	3c01      	subs	r4, #1
 800485e:	f101 0814 	add.w	r8, r1, #20
 8004862:	f100 0514 	add.w	r5, r0, #20
 8004866:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800486a:	9301      	str	r3, [sp, #4]
 800486c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004870:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004874:	3301      	adds	r3, #1
 8004876:	429a      	cmp	r2, r3
 8004878:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800487c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004880:	fbb2 f6f3 	udiv	r6, r2, r3
 8004884:	d331      	bcc.n	80048ea <quorem+0x9e>
 8004886:	f04f 0e00 	mov.w	lr, #0
 800488a:	4640      	mov	r0, r8
 800488c:	46ac      	mov	ip, r5
 800488e:	46f2      	mov	sl, lr
 8004890:	f850 2b04 	ldr.w	r2, [r0], #4
 8004894:	b293      	uxth	r3, r2
 8004896:	fb06 e303 	mla	r3, r6, r3, lr
 800489a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800489e:	b29b      	uxth	r3, r3
 80048a0:	ebaa 0303 	sub.w	r3, sl, r3
 80048a4:	0c12      	lsrs	r2, r2, #16
 80048a6:	f8dc a000 	ldr.w	sl, [ip]
 80048aa:	fb06 e202 	mla	r2, r6, r2, lr
 80048ae:	fa13 f38a 	uxtah	r3, r3, sl
 80048b2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80048b6:	fa1f fa82 	uxth.w	sl, r2
 80048ba:	f8dc 2000 	ldr.w	r2, [ip]
 80048be:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80048c2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80048c6:	b29b      	uxth	r3, r3
 80048c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80048cc:	4581      	cmp	r9, r0
 80048ce:	f84c 3b04 	str.w	r3, [ip], #4
 80048d2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80048d6:	d2db      	bcs.n	8004890 <quorem+0x44>
 80048d8:	f855 300b 	ldr.w	r3, [r5, fp]
 80048dc:	b92b      	cbnz	r3, 80048ea <quorem+0x9e>
 80048de:	9b01      	ldr	r3, [sp, #4]
 80048e0:	3b04      	subs	r3, #4
 80048e2:	429d      	cmp	r5, r3
 80048e4:	461a      	mov	r2, r3
 80048e6:	d32e      	bcc.n	8004946 <quorem+0xfa>
 80048e8:	613c      	str	r4, [r7, #16]
 80048ea:	4638      	mov	r0, r7
 80048ec:	f001 f8c0 	bl	8005a70 <__mcmp>
 80048f0:	2800      	cmp	r0, #0
 80048f2:	db24      	blt.n	800493e <quorem+0xf2>
 80048f4:	3601      	adds	r6, #1
 80048f6:	4628      	mov	r0, r5
 80048f8:	f04f 0c00 	mov.w	ip, #0
 80048fc:	f858 2b04 	ldr.w	r2, [r8], #4
 8004900:	f8d0 e000 	ldr.w	lr, [r0]
 8004904:	b293      	uxth	r3, r2
 8004906:	ebac 0303 	sub.w	r3, ip, r3
 800490a:	0c12      	lsrs	r2, r2, #16
 800490c:	fa13 f38e 	uxtah	r3, r3, lr
 8004910:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004914:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004918:	b29b      	uxth	r3, r3
 800491a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800491e:	45c1      	cmp	r9, r8
 8004920:	f840 3b04 	str.w	r3, [r0], #4
 8004924:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004928:	d2e8      	bcs.n	80048fc <quorem+0xb0>
 800492a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800492e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004932:	b922      	cbnz	r2, 800493e <quorem+0xf2>
 8004934:	3b04      	subs	r3, #4
 8004936:	429d      	cmp	r5, r3
 8004938:	461a      	mov	r2, r3
 800493a:	d30a      	bcc.n	8004952 <quorem+0x106>
 800493c:	613c      	str	r4, [r7, #16]
 800493e:	4630      	mov	r0, r6
 8004940:	b003      	add	sp, #12
 8004942:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004946:	6812      	ldr	r2, [r2, #0]
 8004948:	3b04      	subs	r3, #4
 800494a:	2a00      	cmp	r2, #0
 800494c:	d1cc      	bne.n	80048e8 <quorem+0x9c>
 800494e:	3c01      	subs	r4, #1
 8004950:	e7c7      	b.n	80048e2 <quorem+0x96>
 8004952:	6812      	ldr	r2, [r2, #0]
 8004954:	3b04      	subs	r3, #4
 8004956:	2a00      	cmp	r2, #0
 8004958:	d1f0      	bne.n	800493c <quorem+0xf0>
 800495a:	3c01      	subs	r4, #1
 800495c:	e7eb      	b.n	8004936 <quorem+0xea>
 800495e:	2000      	movs	r0, #0
 8004960:	e7ee      	b.n	8004940 <quorem+0xf4>
 8004962:	0000      	movs	r0, r0
 8004964:	0000      	movs	r0, r0
	...

08004968 <_dtoa_r>:
 8004968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800496c:	ed2d 8b02 	vpush	{d8}
 8004970:	ec57 6b10 	vmov	r6, r7, d0
 8004974:	b095      	sub	sp, #84	; 0x54
 8004976:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004978:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800497c:	9105      	str	r1, [sp, #20]
 800497e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8004982:	4604      	mov	r4, r0
 8004984:	9209      	str	r2, [sp, #36]	; 0x24
 8004986:	930f      	str	r3, [sp, #60]	; 0x3c
 8004988:	b975      	cbnz	r5, 80049a8 <_dtoa_r+0x40>
 800498a:	2010      	movs	r0, #16
 800498c:	f000 fddc 	bl	8005548 <malloc>
 8004990:	4602      	mov	r2, r0
 8004992:	6260      	str	r0, [r4, #36]	; 0x24
 8004994:	b920      	cbnz	r0, 80049a0 <_dtoa_r+0x38>
 8004996:	4bb2      	ldr	r3, [pc, #712]	; (8004c60 <_dtoa_r+0x2f8>)
 8004998:	21ea      	movs	r1, #234	; 0xea
 800499a:	48b2      	ldr	r0, [pc, #712]	; (8004c64 <_dtoa_r+0x2fc>)
 800499c:	f001 fb8e 	bl	80060bc <__assert_func>
 80049a0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80049a4:	6005      	str	r5, [r0, #0]
 80049a6:	60c5      	str	r5, [r0, #12]
 80049a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80049aa:	6819      	ldr	r1, [r3, #0]
 80049ac:	b151      	cbz	r1, 80049c4 <_dtoa_r+0x5c>
 80049ae:	685a      	ldr	r2, [r3, #4]
 80049b0:	604a      	str	r2, [r1, #4]
 80049b2:	2301      	movs	r3, #1
 80049b4:	4093      	lsls	r3, r2
 80049b6:	608b      	str	r3, [r1, #8]
 80049b8:	4620      	mov	r0, r4
 80049ba:	f000 fe1b 	bl	80055f4 <_Bfree>
 80049be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80049c0:	2200      	movs	r2, #0
 80049c2:	601a      	str	r2, [r3, #0]
 80049c4:	1e3b      	subs	r3, r7, #0
 80049c6:	bfb9      	ittee	lt
 80049c8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80049cc:	9303      	strlt	r3, [sp, #12]
 80049ce:	2300      	movge	r3, #0
 80049d0:	f8c8 3000 	strge.w	r3, [r8]
 80049d4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80049d8:	4ba3      	ldr	r3, [pc, #652]	; (8004c68 <_dtoa_r+0x300>)
 80049da:	bfbc      	itt	lt
 80049dc:	2201      	movlt	r2, #1
 80049de:	f8c8 2000 	strlt.w	r2, [r8]
 80049e2:	ea33 0309 	bics.w	r3, r3, r9
 80049e6:	d11b      	bne.n	8004a20 <_dtoa_r+0xb8>
 80049e8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80049ea:	f242 730f 	movw	r3, #9999	; 0x270f
 80049ee:	6013      	str	r3, [r2, #0]
 80049f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80049f4:	4333      	orrs	r3, r6
 80049f6:	f000 857a 	beq.w	80054ee <_dtoa_r+0xb86>
 80049fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80049fc:	b963      	cbnz	r3, 8004a18 <_dtoa_r+0xb0>
 80049fe:	4b9b      	ldr	r3, [pc, #620]	; (8004c6c <_dtoa_r+0x304>)
 8004a00:	e024      	b.n	8004a4c <_dtoa_r+0xe4>
 8004a02:	4b9b      	ldr	r3, [pc, #620]	; (8004c70 <_dtoa_r+0x308>)
 8004a04:	9300      	str	r3, [sp, #0]
 8004a06:	3308      	adds	r3, #8
 8004a08:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004a0a:	6013      	str	r3, [r2, #0]
 8004a0c:	9800      	ldr	r0, [sp, #0]
 8004a0e:	b015      	add	sp, #84	; 0x54
 8004a10:	ecbd 8b02 	vpop	{d8}
 8004a14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a18:	4b94      	ldr	r3, [pc, #592]	; (8004c6c <_dtoa_r+0x304>)
 8004a1a:	9300      	str	r3, [sp, #0]
 8004a1c:	3303      	adds	r3, #3
 8004a1e:	e7f3      	b.n	8004a08 <_dtoa_r+0xa0>
 8004a20:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004a24:	2200      	movs	r2, #0
 8004a26:	ec51 0b17 	vmov	r0, r1, d7
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8004a30:	f7fc f852 	bl	8000ad8 <__aeabi_dcmpeq>
 8004a34:	4680      	mov	r8, r0
 8004a36:	b158      	cbz	r0, 8004a50 <_dtoa_r+0xe8>
 8004a38:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	6013      	str	r3, [r2, #0]
 8004a3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	f000 8551 	beq.w	80054e8 <_dtoa_r+0xb80>
 8004a46:	488b      	ldr	r0, [pc, #556]	; (8004c74 <_dtoa_r+0x30c>)
 8004a48:	6018      	str	r0, [r3, #0]
 8004a4a:	1e43      	subs	r3, r0, #1
 8004a4c:	9300      	str	r3, [sp, #0]
 8004a4e:	e7dd      	b.n	8004a0c <_dtoa_r+0xa4>
 8004a50:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8004a54:	aa12      	add	r2, sp, #72	; 0x48
 8004a56:	a913      	add	r1, sp, #76	; 0x4c
 8004a58:	4620      	mov	r0, r4
 8004a5a:	f001 f8ad 	bl	8005bb8 <__d2b>
 8004a5e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8004a62:	4683      	mov	fp, r0
 8004a64:	2d00      	cmp	r5, #0
 8004a66:	d07c      	beq.n	8004b62 <_dtoa_r+0x1fa>
 8004a68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004a6a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8004a6e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004a72:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8004a76:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8004a7a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8004a7e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004a82:	4b7d      	ldr	r3, [pc, #500]	; (8004c78 <_dtoa_r+0x310>)
 8004a84:	2200      	movs	r2, #0
 8004a86:	4630      	mov	r0, r6
 8004a88:	4639      	mov	r1, r7
 8004a8a:	f7fb fc05 	bl	8000298 <__aeabi_dsub>
 8004a8e:	a36e      	add	r3, pc, #440	; (adr r3, 8004c48 <_dtoa_r+0x2e0>)
 8004a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a94:	f7fb fdb8 	bl	8000608 <__aeabi_dmul>
 8004a98:	a36d      	add	r3, pc, #436	; (adr r3, 8004c50 <_dtoa_r+0x2e8>)
 8004a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a9e:	f7fb fbfd 	bl	800029c <__adddf3>
 8004aa2:	4606      	mov	r6, r0
 8004aa4:	4628      	mov	r0, r5
 8004aa6:	460f      	mov	r7, r1
 8004aa8:	f7fb fd44 	bl	8000534 <__aeabi_i2d>
 8004aac:	a36a      	add	r3, pc, #424	; (adr r3, 8004c58 <_dtoa_r+0x2f0>)
 8004aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ab2:	f7fb fda9 	bl	8000608 <__aeabi_dmul>
 8004ab6:	4602      	mov	r2, r0
 8004ab8:	460b      	mov	r3, r1
 8004aba:	4630      	mov	r0, r6
 8004abc:	4639      	mov	r1, r7
 8004abe:	f7fb fbed 	bl	800029c <__adddf3>
 8004ac2:	4606      	mov	r6, r0
 8004ac4:	460f      	mov	r7, r1
 8004ac6:	f7fc f84f 	bl	8000b68 <__aeabi_d2iz>
 8004aca:	2200      	movs	r2, #0
 8004acc:	4682      	mov	sl, r0
 8004ace:	2300      	movs	r3, #0
 8004ad0:	4630      	mov	r0, r6
 8004ad2:	4639      	mov	r1, r7
 8004ad4:	f7fc f80a 	bl	8000aec <__aeabi_dcmplt>
 8004ad8:	b148      	cbz	r0, 8004aee <_dtoa_r+0x186>
 8004ada:	4650      	mov	r0, sl
 8004adc:	f7fb fd2a 	bl	8000534 <__aeabi_i2d>
 8004ae0:	4632      	mov	r2, r6
 8004ae2:	463b      	mov	r3, r7
 8004ae4:	f7fb fff8 	bl	8000ad8 <__aeabi_dcmpeq>
 8004ae8:	b908      	cbnz	r0, 8004aee <_dtoa_r+0x186>
 8004aea:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004aee:	f1ba 0f16 	cmp.w	sl, #22
 8004af2:	d854      	bhi.n	8004b9e <_dtoa_r+0x236>
 8004af4:	4b61      	ldr	r3, [pc, #388]	; (8004c7c <_dtoa_r+0x314>)
 8004af6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004afe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004b02:	f7fb fff3 	bl	8000aec <__aeabi_dcmplt>
 8004b06:	2800      	cmp	r0, #0
 8004b08:	d04b      	beq.n	8004ba2 <_dtoa_r+0x23a>
 8004b0a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004b0e:	2300      	movs	r3, #0
 8004b10:	930e      	str	r3, [sp, #56]	; 0x38
 8004b12:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004b14:	1b5d      	subs	r5, r3, r5
 8004b16:	1e6b      	subs	r3, r5, #1
 8004b18:	9304      	str	r3, [sp, #16]
 8004b1a:	bf43      	ittte	mi
 8004b1c:	2300      	movmi	r3, #0
 8004b1e:	f1c5 0801 	rsbmi	r8, r5, #1
 8004b22:	9304      	strmi	r3, [sp, #16]
 8004b24:	f04f 0800 	movpl.w	r8, #0
 8004b28:	f1ba 0f00 	cmp.w	sl, #0
 8004b2c:	db3b      	blt.n	8004ba6 <_dtoa_r+0x23e>
 8004b2e:	9b04      	ldr	r3, [sp, #16]
 8004b30:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8004b34:	4453      	add	r3, sl
 8004b36:	9304      	str	r3, [sp, #16]
 8004b38:	2300      	movs	r3, #0
 8004b3a:	9306      	str	r3, [sp, #24]
 8004b3c:	9b05      	ldr	r3, [sp, #20]
 8004b3e:	2b09      	cmp	r3, #9
 8004b40:	d869      	bhi.n	8004c16 <_dtoa_r+0x2ae>
 8004b42:	2b05      	cmp	r3, #5
 8004b44:	bfc4      	itt	gt
 8004b46:	3b04      	subgt	r3, #4
 8004b48:	9305      	strgt	r3, [sp, #20]
 8004b4a:	9b05      	ldr	r3, [sp, #20]
 8004b4c:	f1a3 0302 	sub.w	r3, r3, #2
 8004b50:	bfcc      	ite	gt
 8004b52:	2500      	movgt	r5, #0
 8004b54:	2501      	movle	r5, #1
 8004b56:	2b03      	cmp	r3, #3
 8004b58:	d869      	bhi.n	8004c2e <_dtoa_r+0x2c6>
 8004b5a:	e8df f003 	tbb	[pc, r3]
 8004b5e:	4e2c      	.short	0x4e2c
 8004b60:	5a4c      	.short	0x5a4c
 8004b62:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8004b66:	441d      	add	r5, r3
 8004b68:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004b6c:	2b20      	cmp	r3, #32
 8004b6e:	bfc1      	itttt	gt
 8004b70:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004b74:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8004b78:	fa09 f303 	lslgt.w	r3, r9, r3
 8004b7c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004b80:	bfda      	itte	le
 8004b82:	f1c3 0320 	rsble	r3, r3, #32
 8004b86:	fa06 f003 	lslle.w	r0, r6, r3
 8004b8a:	4318      	orrgt	r0, r3
 8004b8c:	f7fb fcc2 	bl	8000514 <__aeabi_ui2d>
 8004b90:	2301      	movs	r3, #1
 8004b92:	4606      	mov	r6, r0
 8004b94:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8004b98:	3d01      	subs	r5, #1
 8004b9a:	9310      	str	r3, [sp, #64]	; 0x40
 8004b9c:	e771      	b.n	8004a82 <_dtoa_r+0x11a>
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	e7b6      	b.n	8004b10 <_dtoa_r+0x1a8>
 8004ba2:	900e      	str	r0, [sp, #56]	; 0x38
 8004ba4:	e7b5      	b.n	8004b12 <_dtoa_r+0x1aa>
 8004ba6:	f1ca 0300 	rsb	r3, sl, #0
 8004baa:	9306      	str	r3, [sp, #24]
 8004bac:	2300      	movs	r3, #0
 8004bae:	eba8 080a 	sub.w	r8, r8, sl
 8004bb2:	930d      	str	r3, [sp, #52]	; 0x34
 8004bb4:	e7c2      	b.n	8004b3c <_dtoa_r+0x1d4>
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	9308      	str	r3, [sp, #32]
 8004bba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	dc39      	bgt.n	8004c34 <_dtoa_r+0x2cc>
 8004bc0:	f04f 0901 	mov.w	r9, #1
 8004bc4:	f8cd 9004 	str.w	r9, [sp, #4]
 8004bc8:	464b      	mov	r3, r9
 8004bca:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8004bce:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	6042      	str	r2, [r0, #4]
 8004bd4:	2204      	movs	r2, #4
 8004bd6:	f102 0614 	add.w	r6, r2, #20
 8004bda:	429e      	cmp	r6, r3
 8004bdc:	6841      	ldr	r1, [r0, #4]
 8004bde:	d92f      	bls.n	8004c40 <_dtoa_r+0x2d8>
 8004be0:	4620      	mov	r0, r4
 8004be2:	f000 fcc7 	bl	8005574 <_Balloc>
 8004be6:	9000      	str	r0, [sp, #0]
 8004be8:	2800      	cmp	r0, #0
 8004bea:	d14b      	bne.n	8004c84 <_dtoa_r+0x31c>
 8004bec:	4b24      	ldr	r3, [pc, #144]	; (8004c80 <_dtoa_r+0x318>)
 8004bee:	4602      	mov	r2, r0
 8004bf0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004bf4:	e6d1      	b.n	800499a <_dtoa_r+0x32>
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	e7de      	b.n	8004bb8 <_dtoa_r+0x250>
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	9308      	str	r3, [sp, #32]
 8004bfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c00:	eb0a 0903 	add.w	r9, sl, r3
 8004c04:	f109 0301 	add.w	r3, r9, #1
 8004c08:	2b01      	cmp	r3, #1
 8004c0a:	9301      	str	r3, [sp, #4]
 8004c0c:	bfb8      	it	lt
 8004c0e:	2301      	movlt	r3, #1
 8004c10:	e7dd      	b.n	8004bce <_dtoa_r+0x266>
 8004c12:	2301      	movs	r3, #1
 8004c14:	e7f2      	b.n	8004bfc <_dtoa_r+0x294>
 8004c16:	2501      	movs	r5, #1
 8004c18:	2300      	movs	r3, #0
 8004c1a:	9305      	str	r3, [sp, #20]
 8004c1c:	9508      	str	r5, [sp, #32]
 8004c1e:	f04f 39ff 	mov.w	r9, #4294967295
 8004c22:	2200      	movs	r2, #0
 8004c24:	f8cd 9004 	str.w	r9, [sp, #4]
 8004c28:	2312      	movs	r3, #18
 8004c2a:	9209      	str	r2, [sp, #36]	; 0x24
 8004c2c:	e7cf      	b.n	8004bce <_dtoa_r+0x266>
 8004c2e:	2301      	movs	r3, #1
 8004c30:	9308      	str	r3, [sp, #32]
 8004c32:	e7f4      	b.n	8004c1e <_dtoa_r+0x2b6>
 8004c34:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8004c38:	f8cd 9004 	str.w	r9, [sp, #4]
 8004c3c:	464b      	mov	r3, r9
 8004c3e:	e7c6      	b.n	8004bce <_dtoa_r+0x266>
 8004c40:	3101      	adds	r1, #1
 8004c42:	6041      	str	r1, [r0, #4]
 8004c44:	0052      	lsls	r2, r2, #1
 8004c46:	e7c6      	b.n	8004bd6 <_dtoa_r+0x26e>
 8004c48:	636f4361 	.word	0x636f4361
 8004c4c:	3fd287a7 	.word	0x3fd287a7
 8004c50:	8b60c8b3 	.word	0x8b60c8b3
 8004c54:	3fc68a28 	.word	0x3fc68a28
 8004c58:	509f79fb 	.word	0x509f79fb
 8004c5c:	3fd34413 	.word	0x3fd34413
 8004c60:	08006ce5 	.word	0x08006ce5
 8004c64:	08006cfc 	.word	0x08006cfc
 8004c68:	7ff00000 	.word	0x7ff00000
 8004c6c:	08006ce1 	.word	0x08006ce1
 8004c70:	08006cd8 	.word	0x08006cd8
 8004c74:	08006cb5 	.word	0x08006cb5
 8004c78:	3ff80000 	.word	0x3ff80000
 8004c7c:	08006df8 	.word	0x08006df8
 8004c80:	08006d5b 	.word	0x08006d5b
 8004c84:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004c86:	9a00      	ldr	r2, [sp, #0]
 8004c88:	601a      	str	r2, [r3, #0]
 8004c8a:	9b01      	ldr	r3, [sp, #4]
 8004c8c:	2b0e      	cmp	r3, #14
 8004c8e:	f200 80ad 	bhi.w	8004dec <_dtoa_r+0x484>
 8004c92:	2d00      	cmp	r5, #0
 8004c94:	f000 80aa 	beq.w	8004dec <_dtoa_r+0x484>
 8004c98:	f1ba 0f00 	cmp.w	sl, #0
 8004c9c:	dd36      	ble.n	8004d0c <_dtoa_r+0x3a4>
 8004c9e:	4ac3      	ldr	r2, [pc, #780]	; (8004fac <_dtoa_r+0x644>)
 8004ca0:	f00a 030f 	and.w	r3, sl, #15
 8004ca4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004ca8:	ed93 7b00 	vldr	d7, [r3]
 8004cac:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8004cb0:	ea4f 172a 	mov.w	r7, sl, asr #4
 8004cb4:	eeb0 8a47 	vmov.f32	s16, s14
 8004cb8:	eef0 8a67 	vmov.f32	s17, s15
 8004cbc:	d016      	beq.n	8004cec <_dtoa_r+0x384>
 8004cbe:	4bbc      	ldr	r3, [pc, #752]	; (8004fb0 <_dtoa_r+0x648>)
 8004cc0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004cc4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004cc8:	f7fb fdc8 	bl	800085c <__aeabi_ddiv>
 8004ccc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004cd0:	f007 070f 	and.w	r7, r7, #15
 8004cd4:	2503      	movs	r5, #3
 8004cd6:	4eb6      	ldr	r6, [pc, #728]	; (8004fb0 <_dtoa_r+0x648>)
 8004cd8:	b957      	cbnz	r7, 8004cf0 <_dtoa_r+0x388>
 8004cda:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004cde:	ec53 2b18 	vmov	r2, r3, d8
 8004ce2:	f7fb fdbb 	bl	800085c <__aeabi_ddiv>
 8004ce6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004cea:	e029      	b.n	8004d40 <_dtoa_r+0x3d8>
 8004cec:	2502      	movs	r5, #2
 8004cee:	e7f2      	b.n	8004cd6 <_dtoa_r+0x36e>
 8004cf0:	07f9      	lsls	r1, r7, #31
 8004cf2:	d508      	bpl.n	8004d06 <_dtoa_r+0x39e>
 8004cf4:	ec51 0b18 	vmov	r0, r1, d8
 8004cf8:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004cfc:	f7fb fc84 	bl	8000608 <__aeabi_dmul>
 8004d00:	ec41 0b18 	vmov	d8, r0, r1
 8004d04:	3501      	adds	r5, #1
 8004d06:	107f      	asrs	r7, r7, #1
 8004d08:	3608      	adds	r6, #8
 8004d0a:	e7e5      	b.n	8004cd8 <_dtoa_r+0x370>
 8004d0c:	f000 80a6 	beq.w	8004e5c <_dtoa_r+0x4f4>
 8004d10:	f1ca 0600 	rsb	r6, sl, #0
 8004d14:	4ba5      	ldr	r3, [pc, #660]	; (8004fac <_dtoa_r+0x644>)
 8004d16:	4fa6      	ldr	r7, [pc, #664]	; (8004fb0 <_dtoa_r+0x648>)
 8004d18:	f006 020f 	and.w	r2, r6, #15
 8004d1c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d24:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004d28:	f7fb fc6e 	bl	8000608 <__aeabi_dmul>
 8004d2c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004d30:	1136      	asrs	r6, r6, #4
 8004d32:	2300      	movs	r3, #0
 8004d34:	2502      	movs	r5, #2
 8004d36:	2e00      	cmp	r6, #0
 8004d38:	f040 8085 	bne.w	8004e46 <_dtoa_r+0x4de>
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d1d2      	bne.n	8004ce6 <_dtoa_r+0x37e>
 8004d40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	f000 808c 	beq.w	8004e60 <_dtoa_r+0x4f8>
 8004d48:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004d4c:	4b99      	ldr	r3, [pc, #612]	; (8004fb4 <_dtoa_r+0x64c>)
 8004d4e:	2200      	movs	r2, #0
 8004d50:	4630      	mov	r0, r6
 8004d52:	4639      	mov	r1, r7
 8004d54:	f7fb feca 	bl	8000aec <__aeabi_dcmplt>
 8004d58:	2800      	cmp	r0, #0
 8004d5a:	f000 8081 	beq.w	8004e60 <_dtoa_r+0x4f8>
 8004d5e:	9b01      	ldr	r3, [sp, #4]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d07d      	beq.n	8004e60 <_dtoa_r+0x4f8>
 8004d64:	f1b9 0f00 	cmp.w	r9, #0
 8004d68:	dd3c      	ble.n	8004de4 <_dtoa_r+0x47c>
 8004d6a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8004d6e:	9307      	str	r3, [sp, #28]
 8004d70:	2200      	movs	r2, #0
 8004d72:	4b91      	ldr	r3, [pc, #580]	; (8004fb8 <_dtoa_r+0x650>)
 8004d74:	4630      	mov	r0, r6
 8004d76:	4639      	mov	r1, r7
 8004d78:	f7fb fc46 	bl	8000608 <__aeabi_dmul>
 8004d7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004d80:	3501      	adds	r5, #1
 8004d82:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8004d86:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004d8a:	4628      	mov	r0, r5
 8004d8c:	f7fb fbd2 	bl	8000534 <__aeabi_i2d>
 8004d90:	4632      	mov	r2, r6
 8004d92:	463b      	mov	r3, r7
 8004d94:	f7fb fc38 	bl	8000608 <__aeabi_dmul>
 8004d98:	4b88      	ldr	r3, [pc, #544]	; (8004fbc <_dtoa_r+0x654>)
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	f7fb fa7e 	bl	800029c <__adddf3>
 8004da0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8004da4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004da8:	9303      	str	r3, [sp, #12]
 8004daa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d15c      	bne.n	8004e6a <_dtoa_r+0x502>
 8004db0:	4b83      	ldr	r3, [pc, #524]	; (8004fc0 <_dtoa_r+0x658>)
 8004db2:	2200      	movs	r2, #0
 8004db4:	4630      	mov	r0, r6
 8004db6:	4639      	mov	r1, r7
 8004db8:	f7fb fa6e 	bl	8000298 <__aeabi_dsub>
 8004dbc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004dc0:	4606      	mov	r6, r0
 8004dc2:	460f      	mov	r7, r1
 8004dc4:	f7fb feb0 	bl	8000b28 <__aeabi_dcmpgt>
 8004dc8:	2800      	cmp	r0, #0
 8004dca:	f040 8296 	bne.w	80052fa <_dtoa_r+0x992>
 8004dce:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8004dd2:	4630      	mov	r0, r6
 8004dd4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004dd8:	4639      	mov	r1, r7
 8004dda:	f7fb fe87 	bl	8000aec <__aeabi_dcmplt>
 8004dde:	2800      	cmp	r0, #0
 8004de0:	f040 8288 	bne.w	80052f4 <_dtoa_r+0x98c>
 8004de4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004de8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004dec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	f2c0 8158 	blt.w	80050a4 <_dtoa_r+0x73c>
 8004df4:	f1ba 0f0e 	cmp.w	sl, #14
 8004df8:	f300 8154 	bgt.w	80050a4 <_dtoa_r+0x73c>
 8004dfc:	4b6b      	ldr	r3, [pc, #428]	; (8004fac <_dtoa_r+0x644>)
 8004dfe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004e02:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004e06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	f280 80e3 	bge.w	8004fd4 <_dtoa_r+0x66c>
 8004e0e:	9b01      	ldr	r3, [sp, #4]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	f300 80df 	bgt.w	8004fd4 <_dtoa_r+0x66c>
 8004e16:	f040 826d 	bne.w	80052f4 <_dtoa_r+0x98c>
 8004e1a:	4b69      	ldr	r3, [pc, #420]	; (8004fc0 <_dtoa_r+0x658>)
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	4640      	mov	r0, r8
 8004e20:	4649      	mov	r1, r9
 8004e22:	f7fb fbf1 	bl	8000608 <__aeabi_dmul>
 8004e26:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004e2a:	f7fb fe73 	bl	8000b14 <__aeabi_dcmpge>
 8004e2e:	9e01      	ldr	r6, [sp, #4]
 8004e30:	4637      	mov	r7, r6
 8004e32:	2800      	cmp	r0, #0
 8004e34:	f040 8243 	bne.w	80052be <_dtoa_r+0x956>
 8004e38:	9d00      	ldr	r5, [sp, #0]
 8004e3a:	2331      	movs	r3, #49	; 0x31
 8004e3c:	f805 3b01 	strb.w	r3, [r5], #1
 8004e40:	f10a 0a01 	add.w	sl, sl, #1
 8004e44:	e23f      	b.n	80052c6 <_dtoa_r+0x95e>
 8004e46:	07f2      	lsls	r2, r6, #31
 8004e48:	d505      	bpl.n	8004e56 <_dtoa_r+0x4ee>
 8004e4a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e4e:	f7fb fbdb 	bl	8000608 <__aeabi_dmul>
 8004e52:	3501      	adds	r5, #1
 8004e54:	2301      	movs	r3, #1
 8004e56:	1076      	asrs	r6, r6, #1
 8004e58:	3708      	adds	r7, #8
 8004e5a:	e76c      	b.n	8004d36 <_dtoa_r+0x3ce>
 8004e5c:	2502      	movs	r5, #2
 8004e5e:	e76f      	b.n	8004d40 <_dtoa_r+0x3d8>
 8004e60:	9b01      	ldr	r3, [sp, #4]
 8004e62:	f8cd a01c 	str.w	sl, [sp, #28]
 8004e66:	930c      	str	r3, [sp, #48]	; 0x30
 8004e68:	e78d      	b.n	8004d86 <_dtoa_r+0x41e>
 8004e6a:	9900      	ldr	r1, [sp, #0]
 8004e6c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004e6e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004e70:	4b4e      	ldr	r3, [pc, #312]	; (8004fac <_dtoa_r+0x644>)
 8004e72:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004e76:	4401      	add	r1, r0
 8004e78:	9102      	str	r1, [sp, #8]
 8004e7a:	9908      	ldr	r1, [sp, #32]
 8004e7c:	eeb0 8a47 	vmov.f32	s16, s14
 8004e80:	eef0 8a67 	vmov.f32	s17, s15
 8004e84:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004e88:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004e8c:	2900      	cmp	r1, #0
 8004e8e:	d045      	beq.n	8004f1c <_dtoa_r+0x5b4>
 8004e90:	494c      	ldr	r1, [pc, #304]	; (8004fc4 <_dtoa_r+0x65c>)
 8004e92:	2000      	movs	r0, #0
 8004e94:	f7fb fce2 	bl	800085c <__aeabi_ddiv>
 8004e98:	ec53 2b18 	vmov	r2, r3, d8
 8004e9c:	f7fb f9fc 	bl	8000298 <__aeabi_dsub>
 8004ea0:	9d00      	ldr	r5, [sp, #0]
 8004ea2:	ec41 0b18 	vmov	d8, r0, r1
 8004ea6:	4639      	mov	r1, r7
 8004ea8:	4630      	mov	r0, r6
 8004eaa:	f7fb fe5d 	bl	8000b68 <__aeabi_d2iz>
 8004eae:	900c      	str	r0, [sp, #48]	; 0x30
 8004eb0:	f7fb fb40 	bl	8000534 <__aeabi_i2d>
 8004eb4:	4602      	mov	r2, r0
 8004eb6:	460b      	mov	r3, r1
 8004eb8:	4630      	mov	r0, r6
 8004eba:	4639      	mov	r1, r7
 8004ebc:	f7fb f9ec 	bl	8000298 <__aeabi_dsub>
 8004ec0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004ec2:	3330      	adds	r3, #48	; 0x30
 8004ec4:	f805 3b01 	strb.w	r3, [r5], #1
 8004ec8:	ec53 2b18 	vmov	r2, r3, d8
 8004ecc:	4606      	mov	r6, r0
 8004ece:	460f      	mov	r7, r1
 8004ed0:	f7fb fe0c 	bl	8000aec <__aeabi_dcmplt>
 8004ed4:	2800      	cmp	r0, #0
 8004ed6:	d165      	bne.n	8004fa4 <_dtoa_r+0x63c>
 8004ed8:	4632      	mov	r2, r6
 8004eda:	463b      	mov	r3, r7
 8004edc:	4935      	ldr	r1, [pc, #212]	; (8004fb4 <_dtoa_r+0x64c>)
 8004ede:	2000      	movs	r0, #0
 8004ee0:	f7fb f9da 	bl	8000298 <__aeabi_dsub>
 8004ee4:	ec53 2b18 	vmov	r2, r3, d8
 8004ee8:	f7fb fe00 	bl	8000aec <__aeabi_dcmplt>
 8004eec:	2800      	cmp	r0, #0
 8004eee:	f040 80b9 	bne.w	8005064 <_dtoa_r+0x6fc>
 8004ef2:	9b02      	ldr	r3, [sp, #8]
 8004ef4:	429d      	cmp	r5, r3
 8004ef6:	f43f af75 	beq.w	8004de4 <_dtoa_r+0x47c>
 8004efa:	4b2f      	ldr	r3, [pc, #188]	; (8004fb8 <_dtoa_r+0x650>)
 8004efc:	ec51 0b18 	vmov	r0, r1, d8
 8004f00:	2200      	movs	r2, #0
 8004f02:	f7fb fb81 	bl	8000608 <__aeabi_dmul>
 8004f06:	4b2c      	ldr	r3, [pc, #176]	; (8004fb8 <_dtoa_r+0x650>)
 8004f08:	ec41 0b18 	vmov	d8, r0, r1
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	4630      	mov	r0, r6
 8004f10:	4639      	mov	r1, r7
 8004f12:	f7fb fb79 	bl	8000608 <__aeabi_dmul>
 8004f16:	4606      	mov	r6, r0
 8004f18:	460f      	mov	r7, r1
 8004f1a:	e7c4      	b.n	8004ea6 <_dtoa_r+0x53e>
 8004f1c:	ec51 0b17 	vmov	r0, r1, d7
 8004f20:	f7fb fb72 	bl	8000608 <__aeabi_dmul>
 8004f24:	9b02      	ldr	r3, [sp, #8]
 8004f26:	9d00      	ldr	r5, [sp, #0]
 8004f28:	930c      	str	r3, [sp, #48]	; 0x30
 8004f2a:	ec41 0b18 	vmov	d8, r0, r1
 8004f2e:	4639      	mov	r1, r7
 8004f30:	4630      	mov	r0, r6
 8004f32:	f7fb fe19 	bl	8000b68 <__aeabi_d2iz>
 8004f36:	9011      	str	r0, [sp, #68]	; 0x44
 8004f38:	f7fb fafc 	bl	8000534 <__aeabi_i2d>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	460b      	mov	r3, r1
 8004f40:	4630      	mov	r0, r6
 8004f42:	4639      	mov	r1, r7
 8004f44:	f7fb f9a8 	bl	8000298 <__aeabi_dsub>
 8004f48:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004f4a:	3330      	adds	r3, #48	; 0x30
 8004f4c:	f805 3b01 	strb.w	r3, [r5], #1
 8004f50:	9b02      	ldr	r3, [sp, #8]
 8004f52:	429d      	cmp	r5, r3
 8004f54:	4606      	mov	r6, r0
 8004f56:	460f      	mov	r7, r1
 8004f58:	f04f 0200 	mov.w	r2, #0
 8004f5c:	d134      	bne.n	8004fc8 <_dtoa_r+0x660>
 8004f5e:	4b19      	ldr	r3, [pc, #100]	; (8004fc4 <_dtoa_r+0x65c>)
 8004f60:	ec51 0b18 	vmov	r0, r1, d8
 8004f64:	f7fb f99a 	bl	800029c <__adddf3>
 8004f68:	4602      	mov	r2, r0
 8004f6a:	460b      	mov	r3, r1
 8004f6c:	4630      	mov	r0, r6
 8004f6e:	4639      	mov	r1, r7
 8004f70:	f7fb fdda 	bl	8000b28 <__aeabi_dcmpgt>
 8004f74:	2800      	cmp	r0, #0
 8004f76:	d175      	bne.n	8005064 <_dtoa_r+0x6fc>
 8004f78:	ec53 2b18 	vmov	r2, r3, d8
 8004f7c:	4911      	ldr	r1, [pc, #68]	; (8004fc4 <_dtoa_r+0x65c>)
 8004f7e:	2000      	movs	r0, #0
 8004f80:	f7fb f98a 	bl	8000298 <__aeabi_dsub>
 8004f84:	4602      	mov	r2, r0
 8004f86:	460b      	mov	r3, r1
 8004f88:	4630      	mov	r0, r6
 8004f8a:	4639      	mov	r1, r7
 8004f8c:	f7fb fdae 	bl	8000aec <__aeabi_dcmplt>
 8004f90:	2800      	cmp	r0, #0
 8004f92:	f43f af27 	beq.w	8004de4 <_dtoa_r+0x47c>
 8004f96:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004f98:	1e6b      	subs	r3, r5, #1
 8004f9a:	930c      	str	r3, [sp, #48]	; 0x30
 8004f9c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004fa0:	2b30      	cmp	r3, #48	; 0x30
 8004fa2:	d0f8      	beq.n	8004f96 <_dtoa_r+0x62e>
 8004fa4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8004fa8:	e04a      	b.n	8005040 <_dtoa_r+0x6d8>
 8004faa:	bf00      	nop
 8004fac:	08006df8 	.word	0x08006df8
 8004fb0:	08006dd0 	.word	0x08006dd0
 8004fb4:	3ff00000 	.word	0x3ff00000
 8004fb8:	40240000 	.word	0x40240000
 8004fbc:	401c0000 	.word	0x401c0000
 8004fc0:	40140000 	.word	0x40140000
 8004fc4:	3fe00000 	.word	0x3fe00000
 8004fc8:	4baf      	ldr	r3, [pc, #700]	; (8005288 <_dtoa_r+0x920>)
 8004fca:	f7fb fb1d 	bl	8000608 <__aeabi_dmul>
 8004fce:	4606      	mov	r6, r0
 8004fd0:	460f      	mov	r7, r1
 8004fd2:	e7ac      	b.n	8004f2e <_dtoa_r+0x5c6>
 8004fd4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004fd8:	9d00      	ldr	r5, [sp, #0]
 8004fda:	4642      	mov	r2, r8
 8004fdc:	464b      	mov	r3, r9
 8004fde:	4630      	mov	r0, r6
 8004fe0:	4639      	mov	r1, r7
 8004fe2:	f7fb fc3b 	bl	800085c <__aeabi_ddiv>
 8004fe6:	f7fb fdbf 	bl	8000b68 <__aeabi_d2iz>
 8004fea:	9002      	str	r0, [sp, #8]
 8004fec:	f7fb faa2 	bl	8000534 <__aeabi_i2d>
 8004ff0:	4642      	mov	r2, r8
 8004ff2:	464b      	mov	r3, r9
 8004ff4:	f7fb fb08 	bl	8000608 <__aeabi_dmul>
 8004ff8:	4602      	mov	r2, r0
 8004ffa:	460b      	mov	r3, r1
 8004ffc:	4630      	mov	r0, r6
 8004ffe:	4639      	mov	r1, r7
 8005000:	f7fb f94a 	bl	8000298 <__aeabi_dsub>
 8005004:	9e02      	ldr	r6, [sp, #8]
 8005006:	9f01      	ldr	r7, [sp, #4]
 8005008:	3630      	adds	r6, #48	; 0x30
 800500a:	f805 6b01 	strb.w	r6, [r5], #1
 800500e:	9e00      	ldr	r6, [sp, #0]
 8005010:	1bae      	subs	r6, r5, r6
 8005012:	42b7      	cmp	r7, r6
 8005014:	4602      	mov	r2, r0
 8005016:	460b      	mov	r3, r1
 8005018:	d137      	bne.n	800508a <_dtoa_r+0x722>
 800501a:	f7fb f93f 	bl	800029c <__adddf3>
 800501e:	4642      	mov	r2, r8
 8005020:	464b      	mov	r3, r9
 8005022:	4606      	mov	r6, r0
 8005024:	460f      	mov	r7, r1
 8005026:	f7fb fd7f 	bl	8000b28 <__aeabi_dcmpgt>
 800502a:	b9c8      	cbnz	r0, 8005060 <_dtoa_r+0x6f8>
 800502c:	4642      	mov	r2, r8
 800502e:	464b      	mov	r3, r9
 8005030:	4630      	mov	r0, r6
 8005032:	4639      	mov	r1, r7
 8005034:	f7fb fd50 	bl	8000ad8 <__aeabi_dcmpeq>
 8005038:	b110      	cbz	r0, 8005040 <_dtoa_r+0x6d8>
 800503a:	9b02      	ldr	r3, [sp, #8]
 800503c:	07d9      	lsls	r1, r3, #31
 800503e:	d40f      	bmi.n	8005060 <_dtoa_r+0x6f8>
 8005040:	4620      	mov	r0, r4
 8005042:	4659      	mov	r1, fp
 8005044:	f000 fad6 	bl	80055f4 <_Bfree>
 8005048:	2300      	movs	r3, #0
 800504a:	702b      	strb	r3, [r5, #0]
 800504c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800504e:	f10a 0001 	add.w	r0, sl, #1
 8005052:	6018      	str	r0, [r3, #0]
 8005054:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005056:	2b00      	cmp	r3, #0
 8005058:	f43f acd8 	beq.w	8004a0c <_dtoa_r+0xa4>
 800505c:	601d      	str	r5, [r3, #0]
 800505e:	e4d5      	b.n	8004a0c <_dtoa_r+0xa4>
 8005060:	f8cd a01c 	str.w	sl, [sp, #28]
 8005064:	462b      	mov	r3, r5
 8005066:	461d      	mov	r5, r3
 8005068:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800506c:	2a39      	cmp	r2, #57	; 0x39
 800506e:	d108      	bne.n	8005082 <_dtoa_r+0x71a>
 8005070:	9a00      	ldr	r2, [sp, #0]
 8005072:	429a      	cmp	r2, r3
 8005074:	d1f7      	bne.n	8005066 <_dtoa_r+0x6fe>
 8005076:	9a07      	ldr	r2, [sp, #28]
 8005078:	9900      	ldr	r1, [sp, #0]
 800507a:	3201      	adds	r2, #1
 800507c:	9207      	str	r2, [sp, #28]
 800507e:	2230      	movs	r2, #48	; 0x30
 8005080:	700a      	strb	r2, [r1, #0]
 8005082:	781a      	ldrb	r2, [r3, #0]
 8005084:	3201      	adds	r2, #1
 8005086:	701a      	strb	r2, [r3, #0]
 8005088:	e78c      	b.n	8004fa4 <_dtoa_r+0x63c>
 800508a:	4b7f      	ldr	r3, [pc, #508]	; (8005288 <_dtoa_r+0x920>)
 800508c:	2200      	movs	r2, #0
 800508e:	f7fb fabb 	bl	8000608 <__aeabi_dmul>
 8005092:	2200      	movs	r2, #0
 8005094:	2300      	movs	r3, #0
 8005096:	4606      	mov	r6, r0
 8005098:	460f      	mov	r7, r1
 800509a:	f7fb fd1d 	bl	8000ad8 <__aeabi_dcmpeq>
 800509e:	2800      	cmp	r0, #0
 80050a0:	d09b      	beq.n	8004fda <_dtoa_r+0x672>
 80050a2:	e7cd      	b.n	8005040 <_dtoa_r+0x6d8>
 80050a4:	9a08      	ldr	r2, [sp, #32]
 80050a6:	2a00      	cmp	r2, #0
 80050a8:	f000 80c4 	beq.w	8005234 <_dtoa_r+0x8cc>
 80050ac:	9a05      	ldr	r2, [sp, #20]
 80050ae:	2a01      	cmp	r2, #1
 80050b0:	f300 80a8 	bgt.w	8005204 <_dtoa_r+0x89c>
 80050b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80050b6:	2a00      	cmp	r2, #0
 80050b8:	f000 80a0 	beq.w	80051fc <_dtoa_r+0x894>
 80050bc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80050c0:	9e06      	ldr	r6, [sp, #24]
 80050c2:	4645      	mov	r5, r8
 80050c4:	9a04      	ldr	r2, [sp, #16]
 80050c6:	2101      	movs	r1, #1
 80050c8:	441a      	add	r2, r3
 80050ca:	4620      	mov	r0, r4
 80050cc:	4498      	add	r8, r3
 80050ce:	9204      	str	r2, [sp, #16]
 80050d0:	f000 fb4c 	bl	800576c <__i2b>
 80050d4:	4607      	mov	r7, r0
 80050d6:	2d00      	cmp	r5, #0
 80050d8:	dd0b      	ble.n	80050f2 <_dtoa_r+0x78a>
 80050da:	9b04      	ldr	r3, [sp, #16]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	dd08      	ble.n	80050f2 <_dtoa_r+0x78a>
 80050e0:	42ab      	cmp	r3, r5
 80050e2:	9a04      	ldr	r2, [sp, #16]
 80050e4:	bfa8      	it	ge
 80050e6:	462b      	movge	r3, r5
 80050e8:	eba8 0803 	sub.w	r8, r8, r3
 80050ec:	1aed      	subs	r5, r5, r3
 80050ee:	1ad3      	subs	r3, r2, r3
 80050f0:	9304      	str	r3, [sp, #16]
 80050f2:	9b06      	ldr	r3, [sp, #24]
 80050f4:	b1fb      	cbz	r3, 8005136 <_dtoa_r+0x7ce>
 80050f6:	9b08      	ldr	r3, [sp, #32]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	f000 809f 	beq.w	800523c <_dtoa_r+0x8d4>
 80050fe:	2e00      	cmp	r6, #0
 8005100:	dd11      	ble.n	8005126 <_dtoa_r+0x7be>
 8005102:	4639      	mov	r1, r7
 8005104:	4632      	mov	r2, r6
 8005106:	4620      	mov	r0, r4
 8005108:	f000 fbec 	bl	80058e4 <__pow5mult>
 800510c:	465a      	mov	r2, fp
 800510e:	4601      	mov	r1, r0
 8005110:	4607      	mov	r7, r0
 8005112:	4620      	mov	r0, r4
 8005114:	f000 fb40 	bl	8005798 <__multiply>
 8005118:	4659      	mov	r1, fp
 800511a:	9007      	str	r0, [sp, #28]
 800511c:	4620      	mov	r0, r4
 800511e:	f000 fa69 	bl	80055f4 <_Bfree>
 8005122:	9b07      	ldr	r3, [sp, #28]
 8005124:	469b      	mov	fp, r3
 8005126:	9b06      	ldr	r3, [sp, #24]
 8005128:	1b9a      	subs	r2, r3, r6
 800512a:	d004      	beq.n	8005136 <_dtoa_r+0x7ce>
 800512c:	4659      	mov	r1, fp
 800512e:	4620      	mov	r0, r4
 8005130:	f000 fbd8 	bl	80058e4 <__pow5mult>
 8005134:	4683      	mov	fp, r0
 8005136:	2101      	movs	r1, #1
 8005138:	4620      	mov	r0, r4
 800513a:	f000 fb17 	bl	800576c <__i2b>
 800513e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005140:	2b00      	cmp	r3, #0
 8005142:	4606      	mov	r6, r0
 8005144:	dd7c      	ble.n	8005240 <_dtoa_r+0x8d8>
 8005146:	461a      	mov	r2, r3
 8005148:	4601      	mov	r1, r0
 800514a:	4620      	mov	r0, r4
 800514c:	f000 fbca 	bl	80058e4 <__pow5mult>
 8005150:	9b05      	ldr	r3, [sp, #20]
 8005152:	2b01      	cmp	r3, #1
 8005154:	4606      	mov	r6, r0
 8005156:	dd76      	ble.n	8005246 <_dtoa_r+0x8de>
 8005158:	2300      	movs	r3, #0
 800515a:	9306      	str	r3, [sp, #24]
 800515c:	6933      	ldr	r3, [r6, #16]
 800515e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005162:	6918      	ldr	r0, [r3, #16]
 8005164:	f000 fab2 	bl	80056cc <__hi0bits>
 8005168:	f1c0 0020 	rsb	r0, r0, #32
 800516c:	9b04      	ldr	r3, [sp, #16]
 800516e:	4418      	add	r0, r3
 8005170:	f010 001f 	ands.w	r0, r0, #31
 8005174:	f000 8086 	beq.w	8005284 <_dtoa_r+0x91c>
 8005178:	f1c0 0320 	rsb	r3, r0, #32
 800517c:	2b04      	cmp	r3, #4
 800517e:	dd7f      	ble.n	8005280 <_dtoa_r+0x918>
 8005180:	f1c0 001c 	rsb	r0, r0, #28
 8005184:	9b04      	ldr	r3, [sp, #16]
 8005186:	4403      	add	r3, r0
 8005188:	4480      	add	r8, r0
 800518a:	4405      	add	r5, r0
 800518c:	9304      	str	r3, [sp, #16]
 800518e:	f1b8 0f00 	cmp.w	r8, #0
 8005192:	dd05      	ble.n	80051a0 <_dtoa_r+0x838>
 8005194:	4659      	mov	r1, fp
 8005196:	4642      	mov	r2, r8
 8005198:	4620      	mov	r0, r4
 800519a:	f000 fbfd 	bl	8005998 <__lshift>
 800519e:	4683      	mov	fp, r0
 80051a0:	9b04      	ldr	r3, [sp, #16]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	dd05      	ble.n	80051b2 <_dtoa_r+0x84a>
 80051a6:	4631      	mov	r1, r6
 80051a8:	461a      	mov	r2, r3
 80051aa:	4620      	mov	r0, r4
 80051ac:	f000 fbf4 	bl	8005998 <__lshift>
 80051b0:	4606      	mov	r6, r0
 80051b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d069      	beq.n	800528c <_dtoa_r+0x924>
 80051b8:	4631      	mov	r1, r6
 80051ba:	4658      	mov	r0, fp
 80051bc:	f000 fc58 	bl	8005a70 <__mcmp>
 80051c0:	2800      	cmp	r0, #0
 80051c2:	da63      	bge.n	800528c <_dtoa_r+0x924>
 80051c4:	2300      	movs	r3, #0
 80051c6:	4659      	mov	r1, fp
 80051c8:	220a      	movs	r2, #10
 80051ca:	4620      	mov	r0, r4
 80051cc:	f000 fa34 	bl	8005638 <__multadd>
 80051d0:	9b08      	ldr	r3, [sp, #32]
 80051d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80051d6:	4683      	mov	fp, r0
 80051d8:	2b00      	cmp	r3, #0
 80051da:	f000 818f 	beq.w	80054fc <_dtoa_r+0xb94>
 80051de:	4639      	mov	r1, r7
 80051e0:	2300      	movs	r3, #0
 80051e2:	220a      	movs	r2, #10
 80051e4:	4620      	mov	r0, r4
 80051e6:	f000 fa27 	bl	8005638 <__multadd>
 80051ea:	f1b9 0f00 	cmp.w	r9, #0
 80051ee:	4607      	mov	r7, r0
 80051f0:	f300 808e 	bgt.w	8005310 <_dtoa_r+0x9a8>
 80051f4:	9b05      	ldr	r3, [sp, #20]
 80051f6:	2b02      	cmp	r3, #2
 80051f8:	dc50      	bgt.n	800529c <_dtoa_r+0x934>
 80051fa:	e089      	b.n	8005310 <_dtoa_r+0x9a8>
 80051fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80051fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005202:	e75d      	b.n	80050c0 <_dtoa_r+0x758>
 8005204:	9b01      	ldr	r3, [sp, #4]
 8005206:	1e5e      	subs	r6, r3, #1
 8005208:	9b06      	ldr	r3, [sp, #24]
 800520a:	42b3      	cmp	r3, r6
 800520c:	bfbf      	itttt	lt
 800520e:	9b06      	ldrlt	r3, [sp, #24]
 8005210:	9606      	strlt	r6, [sp, #24]
 8005212:	1af2      	sublt	r2, r6, r3
 8005214:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8005216:	bfb6      	itet	lt
 8005218:	189b      	addlt	r3, r3, r2
 800521a:	1b9e      	subge	r6, r3, r6
 800521c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800521e:	9b01      	ldr	r3, [sp, #4]
 8005220:	bfb8      	it	lt
 8005222:	2600      	movlt	r6, #0
 8005224:	2b00      	cmp	r3, #0
 8005226:	bfb5      	itete	lt
 8005228:	eba8 0503 	sublt.w	r5, r8, r3
 800522c:	9b01      	ldrge	r3, [sp, #4]
 800522e:	2300      	movlt	r3, #0
 8005230:	4645      	movge	r5, r8
 8005232:	e747      	b.n	80050c4 <_dtoa_r+0x75c>
 8005234:	9e06      	ldr	r6, [sp, #24]
 8005236:	9f08      	ldr	r7, [sp, #32]
 8005238:	4645      	mov	r5, r8
 800523a:	e74c      	b.n	80050d6 <_dtoa_r+0x76e>
 800523c:	9a06      	ldr	r2, [sp, #24]
 800523e:	e775      	b.n	800512c <_dtoa_r+0x7c4>
 8005240:	9b05      	ldr	r3, [sp, #20]
 8005242:	2b01      	cmp	r3, #1
 8005244:	dc18      	bgt.n	8005278 <_dtoa_r+0x910>
 8005246:	9b02      	ldr	r3, [sp, #8]
 8005248:	b9b3      	cbnz	r3, 8005278 <_dtoa_r+0x910>
 800524a:	9b03      	ldr	r3, [sp, #12]
 800524c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005250:	b9a3      	cbnz	r3, 800527c <_dtoa_r+0x914>
 8005252:	9b03      	ldr	r3, [sp, #12]
 8005254:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005258:	0d1b      	lsrs	r3, r3, #20
 800525a:	051b      	lsls	r3, r3, #20
 800525c:	b12b      	cbz	r3, 800526a <_dtoa_r+0x902>
 800525e:	9b04      	ldr	r3, [sp, #16]
 8005260:	3301      	adds	r3, #1
 8005262:	9304      	str	r3, [sp, #16]
 8005264:	f108 0801 	add.w	r8, r8, #1
 8005268:	2301      	movs	r3, #1
 800526a:	9306      	str	r3, [sp, #24]
 800526c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800526e:	2b00      	cmp	r3, #0
 8005270:	f47f af74 	bne.w	800515c <_dtoa_r+0x7f4>
 8005274:	2001      	movs	r0, #1
 8005276:	e779      	b.n	800516c <_dtoa_r+0x804>
 8005278:	2300      	movs	r3, #0
 800527a:	e7f6      	b.n	800526a <_dtoa_r+0x902>
 800527c:	9b02      	ldr	r3, [sp, #8]
 800527e:	e7f4      	b.n	800526a <_dtoa_r+0x902>
 8005280:	d085      	beq.n	800518e <_dtoa_r+0x826>
 8005282:	4618      	mov	r0, r3
 8005284:	301c      	adds	r0, #28
 8005286:	e77d      	b.n	8005184 <_dtoa_r+0x81c>
 8005288:	40240000 	.word	0x40240000
 800528c:	9b01      	ldr	r3, [sp, #4]
 800528e:	2b00      	cmp	r3, #0
 8005290:	dc38      	bgt.n	8005304 <_dtoa_r+0x99c>
 8005292:	9b05      	ldr	r3, [sp, #20]
 8005294:	2b02      	cmp	r3, #2
 8005296:	dd35      	ble.n	8005304 <_dtoa_r+0x99c>
 8005298:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800529c:	f1b9 0f00 	cmp.w	r9, #0
 80052a0:	d10d      	bne.n	80052be <_dtoa_r+0x956>
 80052a2:	4631      	mov	r1, r6
 80052a4:	464b      	mov	r3, r9
 80052a6:	2205      	movs	r2, #5
 80052a8:	4620      	mov	r0, r4
 80052aa:	f000 f9c5 	bl	8005638 <__multadd>
 80052ae:	4601      	mov	r1, r0
 80052b0:	4606      	mov	r6, r0
 80052b2:	4658      	mov	r0, fp
 80052b4:	f000 fbdc 	bl	8005a70 <__mcmp>
 80052b8:	2800      	cmp	r0, #0
 80052ba:	f73f adbd 	bgt.w	8004e38 <_dtoa_r+0x4d0>
 80052be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052c0:	9d00      	ldr	r5, [sp, #0]
 80052c2:	ea6f 0a03 	mvn.w	sl, r3
 80052c6:	f04f 0800 	mov.w	r8, #0
 80052ca:	4631      	mov	r1, r6
 80052cc:	4620      	mov	r0, r4
 80052ce:	f000 f991 	bl	80055f4 <_Bfree>
 80052d2:	2f00      	cmp	r7, #0
 80052d4:	f43f aeb4 	beq.w	8005040 <_dtoa_r+0x6d8>
 80052d8:	f1b8 0f00 	cmp.w	r8, #0
 80052dc:	d005      	beq.n	80052ea <_dtoa_r+0x982>
 80052de:	45b8      	cmp	r8, r7
 80052e0:	d003      	beq.n	80052ea <_dtoa_r+0x982>
 80052e2:	4641      	mov	r1, r8
 80052e4:	4620      	mov	r0, r4
 80052e6:	f000 f985 	bl	80055f4 <_Bfree>
 80052ea:	4639      	mov	r1, r7
 80052ec:	4620      	mov	r0, r4
 80052ee:	f000 f981 	bl	80055f4 <_Bfree>
 80052f2:	e6a5      	b.n	8005040 <_dtoa_r+0x6d8>
 80052f4:	2600      	movs	r6, #0
 80052f6:	4637      	mov	r7, r6
 80052f8:	e7e1      	b.n	80052be <_dtoa_r+0x956>
 80052fa:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80052fc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8005300:	4637      	mov	r7, r6
 8005302:	e599      	b.n	8004e38 <_dtoa_r+0x4d0>
 8005304:	9b08      	ldr	r3, [sp, #32]
 8005306:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800530a:	2b00      	cmp	r3, #0
 800530c:	f000 80fd 	beq.w	800550a <_dtoa_r+0xba2>
 8005310:	2d00      	cmp	r5, #0
 8005312:	dd05      	ble.n	8005320 <_dtoa_r+0x9b8>
 8005314:	4639      	mov	r1, r7
 8005316:	462a      	mov	r2, r5
 8005318:	4620      	mov	r0, r4
 800531a:	f000 fb3d 	bl	8005998 <__lshift>
 800531e:	4607      	mov	r7, r0
 8005320:	9b06      	ldr	r3, [sp, #24]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d05c      	beq.n	80053e0 <_dtoa_r+0xa78>
 8005326:	6879      	ldr	r1, [r7, #4]
 8005328:	4620      	mov	r0, r4
 800532a:	f000 f923 	bl	8005574 <_Balloc>
 800532e:	4605      	mov	r5, r0
 8005330:	b928      	cbnz	r0, 800533e <_dtoa_r+0x9d6>
 8005332:	4b80      	ldr	r3, [pc, #512]	; (8005534 <_dtoa_r+0xbcc>)
 8005334:	4602      	mov	r2, r0
 8005336:	f240 21ea 	movw	r1, #746	; 0x2ea
 800533a:	f7ff bb2e 	b.w	800499a <_dtoa_r+0x32>
 800533e:	693a      	ldr	r2, [r7, #16]
 8005340:	3202      	adds	r2, #2
 8005342:	0092      	lsls	r2, r2, #2
 8005344:	f107 010c 	add.w	r1, r7, #12
 8005348:	300c      	adds	r0, #12
 800534a:	f000 f905 	bl	8005558 <memcpy>
 800534e:	2201      	movs	r2, #1
 8005350:	4629      	mov	r1, r5
 8005352:	4620      	mov	r0, r4
 8005354:	f000 fb20 	bl	8005998 <__lshift>
 8005358:	9b00      	ldr	r3, [sp, #0]
 800535a:	3301      	adds	r3, #1
 800535c:	9301      	str	r3, [sp, #4]
 800535e:	9b00      	ldr	r3, [sp, #0]
 8005360:	444b      	add	r3, r9
 8005362:	9307      	str	r3, [sp, #28]
 8005364:	9b02      	ldr	r3, [sp, #8]
 8005366:	f003 0301 	and.w	r3, r3, #1
 800536a:	46b8      	mov	r8, r7
 800536c:	9306      	str	r3, [sp, #24]
 800536e:	4607      	mov	r7, r0
 8005370:	9b01      	ldr	r3, [sp, #4]
 8005372:	4631      	mov	r1, r6
 8005374:	3b01      	subs	r3, #1
 8005376:	4658      	mov	r0, fp
 8005378:	9302      	str	r3, [sp, #8]
 800537a:	f7ff fa67 	bl	800484c <quorem>
 800537e:	4603      	mov	r3, r0
 8005380:	3330      	adds	r3, #48	; 0x30
 8005382:	9004      	str	r0, [sp, #16]
 8005384:	4641      	mov	r1, r8
 8005386:	4658      	mov	r0, fp
 8005388:	9308      	str	r3, [sp, #32]
 800538a:	f000 fb71 	bl	8005a70 <__mcmp>
 800538e:	463a      	mov	r2, r7
 8005390:	4681      	mov	r9, r0
 8005392:	4631      	mov	r1, r6
 8005394:	4620      	mov	r0, r4
 8005396:	f000 fb87 	bl	8005aa8 <__mdiff>
 800539a:	68c2      	ldr	r2, [r0, #12]
 800539c:	9b08      	ldr	r3, [sp, #32]
 800539e:	4605      	mov	r5, r0
 80053a0:	bb02      	cbnz	r2, 80053e4 <_dtoa_r+0xa7c>
 80053a2:	4601      	mov	r1, r0
 80053a4:	4658      	mov	r0, fp
 80053a6:	f000 fb63 	bl	8005a70 <__mcmp>
 80053aa:	9b08      	ldr	r3, [sp, #32]
 80053ac:	4602      	mov	r2, r0
 80053ae:	4629      	mov	r1, r5
 80053b0:	4620      	mov	r0, r4
 80053b2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80053b6:	f000 f91d 	bl	80055f4 <_Bfree>
 80053ba:	9b05      	ldr	r3, [sp, #20]
 80053bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80053be:	9d01      	ldr	r5, [sp, #4]
 80053c0:	ea43 0102 	orr.w	r1, r3, r2
 80053c4:	9b06      	ldr	r3, [sp, #24]
 80053c6:	430b      	orrs	r3, r1
 80053c8:	9b08      	ldr	r3, [sp, #32]
 80053ca:	d10d      	bne.n	80053e8 <_dtoa_r+0xa80>
 80053cc:	2b39      	cmp	r3, #57	; 0x39
 80053ce:	d029      	beq.n	8005424 <_dtoa_r+0xabc>
 80053d0:	f1b9 0f00 	cmp.w	r9, #0
 80053d4:	dd01      	ble.n	80053da <_dtoa_r+0xa72>
 80053d6:	9b04      	ldr	r3, [sp, #16]
 80053d8:	3331      	adds	r3, #49	; 0x31
 80053da:	9a02      	ldr	r2, [sp, #8]
 80053dc:	7013      	strb	r3, [r2, #0]
 80053de:	e774      	b.n	80052ca <_dtoa_r+0x962>
 80053e0:	4638      	mov	r0, r7
 80053e2:	e7b9      	b.n	8005358 <_dtoa_r+0x9f0>
 80053e4:	2201      	movs	r2, #1
 80053e6:	e7e2      	b.n	80053ae <_dtoa_r+0xa46>
 80053e8:	f1b9 0f00 	cmp.w	r9, #0
 80053ec:	db06      	blt.n	80053fc <_dtoa_r+0xa94>
 80053ee:	9905      	ldr	r1, [sp, #20]
 80053f0:	ea41 0909 	orr.w	r9, r1, r9
 80053f4:	9906      	ldr	r1, [sp, #24]
 80053f6:	ea59 0101 	orrs.w	r1, r9, r1
 80053fa:	d120      	bne.n	800543e <_dtoa_r+0xad6>
 80053fc:	2a00      	cmp	r2, #0
 80053fe:	ddec      	ble.n	80053da <_dtoa_r+0xa72>
 8005400:	4659      	mov	r1, fp
 8005402:	2201      	movs	r2, #1
 8005404:	4620      	mov	r0, r4
 8005406:	9301      	str	r3, [sp, #4]
 8005408:	f000 fac6 	bl	8005998 <__lshift>
 800540c:	4631      	mov	r1, r6
 800540e:	4683      	mov	fp, r0
 8005410:	f000 fb2e 	bl	8005a70 <__mcmp>
 8005414:	2800      	cmp	r0, #0
 8005416:	9b01      	ldr	r3, [sp, #4]
 8005418:	dc02      	bgt.n	8005420 <_dtoa_r+0xab8>
 800541a:	d1de      	bne.n	80053da <_dtoa_r+0xa72>
 800541c:	07da      	lsls	r2, r3, #31
 800541e:	d5dc      	bpl.n	80053da <_dtoa_r+0xa72>
 8005420:	2b39      	cmp	r3, #57	; 0x39
 8005422:	d1d8      	bne.n	80053d6 <_dtoa_r+0xa6e>
 8005424:	9a02      	ldr	r2, [sp, #8]
 8005426:	2339      	movs	r3, #57	; 0x39
 8005428:	7013      	strb	r3, [r2, #0]
 800542a:	462b      	mov	r3, r5
 800542c:	461d      	mov	r5, r3
 800542e:	3b01      	subs	r3, #1
 8005430:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005434:	2a39      	cmp	r2, #57	; 0x39
 8005436:	d050      	beq.n	80054da <_dtoa_r+0xb72>
 8005438:	3201      	adds	r2, #1
 800543a:	701a      	strb	r2, [r3, #0]
 800543c:	e745      	b.n	80052ca <_dtoa_r+0x962>
 800543e:	2a00      	cmp	r2, #0
 8005440:	dd03      	ble.n	800544a <_dtoa_r+0xae2>
 8005442:	2b39      	cmp	r3, #57	; 0x39
 8005444:	d0ee      	beq.n	8005424 <_dtoa_r+0xabc>
 8005446:	3301      	adds	r3, #1
 8005448:	e7c7      	b.n	80053da <_dtoa_r+0xa72>
 800544a:	9a01      	ldr	r2, [sp, #4]
 800544c:	9907      	ldr	r1, [sp, #28]
 800544e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005452:	428a      	cmp	r2, r1
 8005454:	d02a      	beq.n	80054ac <_dtoa_r+0xb44>
 8005456:	4659      	mov	r1, fp
 8005458:	2300      	movs	r3, #0
 800545a:	220a      	movs	r2, #10
 800545c:	4620      	mov	r0, r4
 800545e:	f000 f8eb 	bl	8005638 <__multadd>
 8005462:	45b8      	cmp	r8, r7
 8005464:	4683      	mov	fp, r0
 8005466:	f04f 0300 	mov.w	r3, #0
 800546a:	f04f 020a 	mov.w	r2, #10
 800546e:	4641      	mov	r1, r8
 8005470:	4620      	mov	r0, r4
 8005472:	d107      	bne.n	8005484 <_dtoa_r+0xb1c>
 8005474:	f000 f8e0 	bl	8005638 <__multadd>
 8005478:	4680      	mov	r8, r0
 800547a:	4607      	mov	r7, r0
 800547c:	9b01      	ldr	r3, [sp, #4]
 800547e:	3301      	adds	r3, #1
 8005480:	9301      	str	r3, [sp, #4]
 8005482:	e775      	b.n	8005370 <_dtoa_r+0xa08>
 8005484:	f000 f8d8 	bl	8005638 <__multadd>
 8005488:	4639      	mov	r1, r7
 800548a:	4680      	mov	r8, r0
 800548c:	2300      	movs	r3, #0
 800548e:	220a      	movs	r2, #10
 8005490:	4620      	mov	r0, r4
 8005492:	f000 f8d1 	bl	8005638 <__multadd>
 8005496:	4607      	mov	r7, r0
 8005498:	e7f0      	b.n	800547c <_dtoa_r+0xb14>
 800549a:	f1b9 0f00 	cmp.w	r9, #0
 800549e:	9a00      	ldr	r2, [sp, #0]
 80054a0:	bfcc      	ite	gt
 80054a2:	464d      	movgt	r5, r9
 80054a4:	2501      	movle	r5, #1
 80054a6:	4415      	add	r5, r2
 80054a8:	f04f 0800 	mov.w	r8, #0
 80054ac:	4659      	mov	r1, fp
 80054ae:	2201      	movs	r2, #1
 80054b0:	4620      	mov	r0, r4
 80054b2:	9301      	str	r3, [sp, #4]
 80054b4:	f000 fa70 	bl	8005998 <__lshift>
 80054b8:	4631      	mov	r1, r6
 80054ba:	4683      	mov	fp, r0
 80054bc:	f000 fad8 	bl	8005a70 <__mcmp>
 80054c0:	2800      	cmp	r0, #0
 80054c2:	dcb2      	bgt.n	800542a <_dtoa_r+0xac2>
 80054c4:	d102      	bne.n	80054cc <_dtoa_r+0xb64>
 80054c6:	9b01      	ldr	r3, [sp, #4]
 80054c8:	07db      	lsls	r3, r3, #31
 80054ca:	d4ae      	bmi.n	800542a <_dtoa_r+0xac2>
 80054cc:	462b      	mov	r3, r5
 80054ce:	461d      	mov	r5, r3
 80054d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80054d4:	2a30      	cmp	r2, #48	; 0x30
 80054d6:	d0fa      	beq.n	80054ce <_dtoa_r+0xb66>
 80054d8:	e6f7      	b.n	80052ca <_dtoa_r+0x962>
 80054da:	9a00      	ldr	r2, [sp, #0]
 80054dc:	429a      	cmp	r2, r3
 80054de:	d1a5      	bne.n	800542c <_dtoa_r+0xac4>
 80054e0:	f10a 0a01 	add.w	sl, sl, #1
 80054e4:	2331      	movs	r3, #49	; 0x31
 80054e6:	e779      	b.n	80053dc <_dtoa_r+0xa74>
 80054e8:	4b13      	ldr	r3, [pc, #76]	; (8005538 <_dtoa_r+0xbd0>)
 80054ea:	f7ff baaf 	b.w	8004a4c <_dtoa_r+0xe4>
 80054ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	f47f aa86 	bne.w	8004a02 <_dtoa_r+0x9a>
 80054f6:	4b11      	ldr	r3, [pc, #68]	; (800553c <_dtoa_r+0xbd4>)
 80054f8:	f7ff baa8 	b.w	8004a4c <_dtoa_r+0xe4>
 80054fc:	f1b9 0f00 	cmp.w	r9, #0
 8005500:	dc03      	bgt.n	800550a <_dtoa_r+0xba2>
 8005502:	9b05      	ldr	r3, [sp, #20]
 8005504:	2b02      	cmp	r3, #2
 8005506:	f73f aec9 	bgt.w	800529c <_dtoa_r+0x934>
 800550a:	9d00      	ldr	r5, [sp, #0]
 800550c:	4631      	mov	r1, r6
 800550e:	4658      	mov	r0, fp
 8005510:	f7ff f99c 	bl	800484c <quorem>
 8005514:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005518:	f805 3b01 	strb.w	r3, [r5], #1
 800551c:	9a00      	ldr	r2, [sp, #0]
 800551e:	1aaa      	subs	r2, r5, r2
 8005520:	4591      	cmp	r9, r2
 8005522:	ddba      	ble.n	800549a <_dtoa_r+0xb32>
 8005524:	4659      	mov	r1, fp
 8005526:	2300      	movs	r3, #0
 8005528:	220a      	movs	r2, #10
 800552a:	4620      	mov	r0, r4
 800552c:	f000 f884 	bl	8005638 <__multadd>
 8005530:	4683      	mov	fp, r0
 8005532:	e7eb      	b.n	800550c <_dtoa_r+0xba4>
 8005534:	08006d5b 	.word	0x08006d5b
 8005538:	08006cb4 	.word	0x08006cb4
 800553c:	08006cd8 	.word	0x08006cd8

08005540 <_localeconv_r>:
 8005540:	4800      	ldr	r0, [pc, #0]	; (8005544 <_localeconv_r+0x4>)
 8005542:	4770      	bx	lr
 8005544:	20000160 	.word	0x20000160

08005548 <malloc>:
 8005548:	4b02      	ldr	r3, [pc, #8]	; (8005554 <malloc+0xc>)
 800554a:	4601      	mov	r1, r0
 800554c:	6818      	ldr	r0, [r3, #0]
 800554e:	f000 bbef 	b.w	8005d30 <_malloc_r>
 8005552:	bf00      	nop
 8005554:	2000000c 	.word	0x2000000c

08005558 <memcpy>:
 8005558:	440a      	add	r2, r1
 800555a:	4291      	cmp	r1, r2
 800555c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005560:	d100      	bne.n	8005564 <memcpy+0xc>
 8005562:	4770      	bx	lr
 8005564:	b510      	push	{r4, lr}
 8005566:	f811 4b01 	ldrb.w	r4, [r1], #1
 800556a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800556e:	4291      	cmp	r1, r2
 8005570:	d1f9      	bne.n	8005566 <memcpy+0xe>
 8005572:	bd10      	pop	{r4, pc}

08005574 <_Balloc>:
 8005574:	b570      	push	{r4, r5, r6, lr}
 8005576:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005578:	4604      	mov	r4, r0
 800557a:	460d      	mov	r5, r1
 800557c:	b976      	cbnz	r6, 800559c <_Balloc+0x28>
 800557e:	2010      	movs	r0, #16
 8005580:	f7ff ffe2 	bl	8005548 <malloc>
 8005584:	4602      	mov	r2, r0
 8005586:	6260      	str	r0, [r4, #36]	; 0x24
 8005588:	b920      	cbnz	r0, 8005594 <_Balloc+0x20>
 800558a:	4b18      	ldr	r3, [pc, #96]	; (80055ec <_Balloc+0x78>)
 800558c:	4818      	ldr	r0, [pc, #96]	; (80055f0 <_Balloc+0x7c>)
 800558e:	2166      	movs	r1, #102	; 0x66
 8005590:	f000 fd94 	bl	80060bc <__assert_func>
 8005594:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005598:	6006      	str	r6, [r0, #0]
 800559a:	60c6      	str	r6, [r0, #12]
 800559c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800559e:	68f3      	ldr	r3, [r6, #12]
 80055a0:	b183      	cbz	r3, 80055c4 <_Balloc+0x50>
 80055a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80055a4:	68db      	ldr	r3, [r3, #12]
 80055a6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80055aa:	b9b8      	cbnz	r0, 80055dc <_Balloc+0x68>
 80055ac:	2101      	movs	r1, #1
 80055ae:	fa01 f605 	lsl.w	r6, r1, r5
 80055b2:	1d72      	adds	r2, r6, #5
 80055b4:	0092      	lsls	r2, r2, #2
 80055b6:	4620      	mov	r0, r4
 80055b8:	f000 fb5a 	bl	8005c70 <_calloc_r>
 80055bc:	b160      	cbz	r0, 80055d8 <_Balloc+0x64>
 80055be:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80055c2:	e00e      	b.n	80055e2 <_Balloc+0x6e>
 80055c4:	2221      	movs	r2, #33	; 0x21
 80055c6:	2104      	movs	r1, #4
 80055c8:	4620      	mov	r0, r4
 80055ca:	f000 fb51 	bl	8005c70 <_calloc_r>
 80055ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80055d0:	60f0      	str	r0, [r6, #12]
 80055d2:	68db      	ldr	r3, [r3, #12]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d1e4      	bne.n	80055a2 <_Balloc+0x2e>
 80055d8:	2000      	movs	r0, #0
 80055da:	bd70      	pop	{r4, r5, r6, pc}
 80055dc:	6802      	ldr	r2, [r0, #0]
 80055de:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80055e2:	2300      	movs	r3, #0
 80055e4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80055e8:	e7f7      	b.n	80055da <_Balloc+0x66>
 80055ea:	bf00      	nop
 80055ec:	08006ce5 	.word	0x08006ce5
 80055f0:	08006d6c 	.word	0x08006d6c

080055f4 <_Bfree>:
 80055f4:	b570      	push	{r4, r5, r6, lr}
 80055f6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80055f8:	4605      	mov	r5, r0
 80055fa:	460c      	mov	r4, r1
 80055fc:	b976      	cbnz	r6, 800561c <_Bfree+0x28>
 80055fe:	2010      	movs	r0, #16
 8005600:	f7ff ffa2 	bl	8005548 <malloc>
 8005604:	4602      	mov	r2, r0
 8005606:	6268      	str	r0, [r5, #36]	; 0x24
 8005608:	b920      	cbnz	r0, 8005614 <_Bfree+0x20>
 800560a:	4b09      	ldr	r3, [pc, #36]	; (8005630 <_Bfree+0x3c>)
 800560c:	4809      	ldr	r0, [pc, #36]	; (8005634 <_Bfree+0x40>)
 800560e:	218a      	movs	r1, #138	; 0x8a
 8005610:	f000 fd54 	bl	80060bc <__assert_func>
 8005614:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005618:	6006      	str	r6, [r0, #0]
 800561a:	60c6      	str	r6, [r0, #12]
 800561c:	b13c      	cbz	r4, 800562e <_Bfree+0x3a>
 800561e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005620:	6862      	ldr	r2, [r4, #4]
 8005622:	68db      	ldr	r3, [r3, #12]
 8005624:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005628:	6021      	str	r1, [r4, #0]
 800562a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800562e:	bd70      	pop	{r4, r5, r6, pc}
 8005630:	08006ce5 	.word	0x08006ce5
 8005634:	08006d6c 	.word	0x08006d6c

08005638 <__multadd>:
 8005638:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800563c:	690e      	ldr	r6, [r1, #16]
 800563e:	4607      	mov	r7, r0
 8005640:	4698      	mov	r8, r3
 8005642:	460c      	mov	r4, r1
 8005644:	f101 0014 	add.w	r0, r1, #20
 8005648:	2300      	movs	r3, #0
 800564a:	6805      	ldr	r5, [r0, #0]
 800564c:	b2a9      	uxth	r1, r5
 800564e:	fb02 8101 	mla	r1, r2, r1, r8
 8005652:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8005656:	0c2d      	lsrs	r5, r5, #16
 8005658:	fb02 c505 	mla	r5, r2, r5, ip
 800565c:	b289      	uxth	r1, r1
 800565e:	3301      	adds	r3, #1
 8005660:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8005664:	429e      	cmp	r6, r3
 8005666:	f840 1b04 	str.w	r1, [r0], #4
 800566a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800566e:	dcec      	bgt.n	800564a <__multadd+0x12>
 8005670:	f1b8 0f00 	cmp.w	r8, #0
 8005674:	d022      	beq.n	80056bc <__multadd+0x84>
 8005676:	68a3      	ldr	r3, [r4, #8]
 8005678:	42b3      	cmp	r3, r6
 800567a:	dc19      	bgt.n	80056b0 <__multadd+0x78>
 800567c:	6861      	ldr	r1, [r4, #4]
 800567e:	4638      	mov	r0, r7
 8005680:	3101      	adds	r1, #1
 8005682:	f7ff ff77 	bl	8005574 <_Balloc>
 8005686:	4605      	mov	r5, r0
 8005688:	b928      	cbnz	r0, 8005696 <__multadd+0x5e>
 800568a:	4602      	mov	r2, r0
 800568c:	4b0d      	ldr	r3, [pc, #52]	; (80056c4 <__multadd+0x8c>)
 800568e:	480e      	ldr	r0, [pc, #56]	; (80056c8 <__multadd+0x90>)
 8005690:	21b5      	movs	r1, #181	; 0xb5
 8005692:	f000 fd13 	bl	80060bc <__assert_func>
 8005696:	6922      	ldr	r2, [r4, #16]
 8005698:	3202      	adds	r2, #2
 800569a:	f104 010c 	add.w	r1, r4, #12
 800569e:	0092      	lsls	r2, r2, #2
 80056a0:	300c      	adds	r0, #12
 80056a2:	f7ff ff59 	bl	8005558 <memcpy>
 80056a6:	4621      	mov	r1, r4
 80056a8:	4638      	mov	r0, r7
 80056aa:	f7ff ffa3 	bl	80055f4 <_Bfree>
 80056ae:	462c      	mov	r4, r5
 80056b0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80056b4:	3601      	adds	r6, #1
 80056b6:	f8c3 8014 	str.w	r8, [r3, #20]
 80056ba:	6126      	str	r6, [r4, #16]
 80056bc:	4620      	mov	r0, r4
 80056be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80056c2:	bf00      	nop
 80056c4:	08006d5b 	.word	0x08006d5b
 80056c8:	08006d6c 	.word	0x08006d6c

080056cc <__hi0bits>:
 80056cc:	0c03      	lsrs	r3, r0, #16
 80056ce:	041b      	lsls	r3, r3, #16
 80056d0:	b9d3      	cbnz	r3, 8005708 <__hi0bits+0x3c>
 80056d2:	0400      	lsls	r0, r0, #16
 80056d4:	2310      	movs	r3, #16
 80056d6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80056da:	bf04      	itt	eq
 80056dc:	0200      	lsleq	r0, r0, #8
 80056de:	3308      	addeq	r3, #8
 80056e0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80056e4:	bf04      	itt	eq
 80056e6:	0100      	lsleq	r0, r0, #4
 80056e8:	3304      	addeq	r3, #4
 80056ea:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80056ee:	bf04      	itt	eq
 80056f0:	0080      	lsleq	r0, r0, #2
 80056f2:	3302      	addeq	r3, #2
 80056f4:	2800      	cmp	r0, #0
 80056f6:	db05      	blt.n	8005704 <__hi0bits+0x38>
 80056f8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80056fc:	f103 0301 	add.w	r3, r3, #1
 8005700:	bf08      	it	eq
 8005702:	2320      	moveq	r3, #32
 8005704:	4618      	mov	r0, r3
 8005706:	4770      	bx	lr
 8005708:	2300      	movs	r3, #0
 800570a:	e7e4      	b.n	80056d6 <__hi0bits+0xa>

0800570c <__lo0bits>:
 800570c:	6803      	ldr	r3, [r0, #0]
 800570e:	f013 0207 	ands.w	r2, r3, #7
 8005712:	4601      	mov	r1, r0
 8005714:	d00b      	beq.n	800572e <__lo0bits+0x22>
 8005716:	07da      	lsls	r2, r3, #31
 8005718:	d424      	bmi.n	8005764 <__lo0bits+0x58>
 800571a:	0798      	lsls	r0, r3, #30
 800571c:	bf49      	itett	mi
 800571e:	085b      	lsrmi	r3, r3, #1
 8005720:	089b      	lsrpl	r3, r3, #2
 8005722:	2001      	movmi	r0, #1
 8005724:	600b      	strmi	r3, [r1, #0]
 8005726:	bf5c      	itt	pl
 8005728:	600b      	strpl	r3, [r1, #0]
 800572a:	2002      	movpl	r0, #2
 800572c:	4770      	bx	lr
 800572e:	b298      	uxth	r0, r3
 8005730:	b9b0      	cbnz	r0, 8005760 <__lo0bits+0x54>
 8005732:	0c1b      	lsrs	r3, r3, #16
 8005734:	2010      	movs	r0, #16
 8005736:	f013 0fff 	tst.w	r3, #255	; 0xff
 800573a:	bf04      	itt	eq
 800573c:	0a1b      	lsreq	r3, r3, #8
 800573e:	3008      	addeq	r0, #8
 8005740:	071a      	lsls	r2, r3, #28
 8005742:	bf04      	itt	eq
 8005744:	091b      	lsreq	r3, r3, #4
 8005746:	3004      	addeq	r0, #4
 8005748:	079a      	lsls	r2, r3, #30
 800574a:	bf04      	itt	eq
 800574c:	089b      	lsreq	r3, r3, #2
 800574e:	3002      	addeq	r0, #2
 8005750:	07da      	lsls	r2, r3, #31
 8005752:	d403      	bmi.n	800575c <__lo0bits+0x50>
 8005754:	085b      	lsrs	r3, r3, #1
 8005756:	f100 0001 	add.w	r0, r0, #1
 800575a:	d005      	beq.n	8005768 <__lo0bits+0x5c>
 800575c:	600b      	str	r3, [r1, #0]
 800575e:	4770      	bx	lr
 8005760:	4610      	mov	r0, r2
 8005762:	e7e8      	b.n	8005736 <__lo0bits+0x2a>
 8005764:	2000      	movs	r0, #0
 8005766:	4770      	bx	lr
 8005768:	2020      	movs	r0, #32
 800576a:	4770      	bx	lr

0800576c <__i2b>:
 800576c:	b510      	push	{r4, lr}
 800576e:	460c      	mov	r4, r1
 8005770:	2101      	movs	r1, #1
 8005772:	f7ff feff 	bl	8005574 <_Balloc>
 8005776:	4602      	mov	r2, r0
 8005778:	b928      	cbnz	r0, 8005786 <__i2b+0x1a>
 800577a:	4b05      	ldr	r3, [pc, #20]	; (8005790 <__i2b+0x24>)
 800577c:	4805      	ldr	r0, [pc, #20]	; (8005794 <__i2b+0x28>)
 800577e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005782:	f000 fc9b 	bl	80060bc <__assert_func>
 8005786:	2301      	movs	r3, #1
 8005788:	6144      	str	r4, [r0, #20]
 800578a:	6103      	str	r3, [r0, #16]
 800578c:	bd10      	pop	{r4, pc}
 800578e:	bf00      	nop
 8005790:	08006d5b 	.word	0x08006d5b
 8005794:	08006d6c 	.word	0x08006d6c

08005798 <__multiply>:
 8005798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800579c:	4614      	mov	r4, r2
 800579e:	690a      	ldr	r2, [r1, #16]
 80057a0:	6923      	ldr	r3, [r4, #16]
 80057a2:	429a      	cmp	r2, r3
 80057a4:	bfb8      	it	lt
 80057a6:	460b      	movlt	r3, r1
 80057a8:	460d      	mov	r5, r1
 80057aa:	bfbc      	itt	lt
 80057ac:	4625      	movlt	r5, r4
 80057ae:	461c      	movlt	r4, r3
 80057b0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80057b4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80057b8:	68ab      	ldr	r3, [r5, #8]
 80057ba:	6869      	ldr	r1, [r5, #4]
 80057bc:	eb0a 0709 	add.w	r7, sl, r9
 80057c0:	42bb      	cmp	r3, r7
 80057c2:	b085      	sub	sp, #20
 80057c4:	bfb8      	it	lt
 80057c6:	3101      	addlt	r1, #1
 80057c8:	f7ff fed4 	bl	8005574 <_Balloc>
 80057cc:	b930      	cbnz	r0, 80057dc <__multiply+0x44>
 80057ce:	4602      	mov	r2, r0
 80057d0:	4b42      	ldr	r3, [pc, #264]	; (80058dc <__multiply+0x144>)
 80057d2:	4843      	ldr	r0, [pc, #268]	; (80058e0 <__multiply+0x148>)
 80057d4:	f240 115d 	movw	r1, #349	; 0x15d
 80057d8:	f000 fc70 	bl	80060bc <__assert_func>
 80057dc:	f100 0614 	add.w	r6, r0, #20
 80057e0:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80057e4:	4633      	mov	r3, r6
 80057e6:	2200      	movs	r2, #0
 80057e8:	4543      	cmp	r3, r8
 80057ea:	d31e      	bcc.n	800582a <__multiply+0x92>
 80057ec:	f105 0c14 	add.w	ip, r5, #20
 80057f0:	f104 0314 	add.w	r3, r4, #20
 80057f4:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80057f8:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80057fc:	9202      	str	r2, [sp, #8]
 80057fe:	ebac 0205 	sub.w	r2, ip, r5
 8005802:	3a15      	subs	r2, #21
 8005804:	f022 0203 	bic.w	r2, r2, #3
 8005808:	3204      	adds	r2, #4
 800580a:	f105 0115 	add.w	r1, r5, #21
 800580e:	458c      	cmp	ip, r1
 8005810:	bf38      	it	cc
 8005812:	2204      	movcc	r2, #4
 8005814:	9201      	str	r2, [sp, #4]
 8005816:	9a02      	ldr	r2, [sp, #8]
 8005818:	9303      	str	r3, [sp, #12]
 800581a:	429a      	cmp	r2, r3
 800581c:	d808      	bhi.n	8005830 <__multiply+0x98>
 800581e:	2f00      	cmp	r7, #0
 8005820:	dc55      	bgt.n	80058ce <__multiply+0x136>
 8005822:	6107      	str	r7, [r0, #16]
 8005824:	b005      	add	sp, #20
 8005826:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800582a:	f843 2b04 	str.w	r2, [r3], #4
 800582e:	e7db      	b.n	80057e8 <__multiply+0x50>
 8005830:	f8b3 a000 	ldrh.w	sl, [r3]
 8005834:	f1ba 0f00 	cmp.w	sl, #0
 8005838:	d020      	beq.n	800587c <__multiply+0xe4>
 800583a:	f105 0e14 	add.w	lr, r5, #20
 800583e:	46b1      	mov	r9, r6
 8005840:	2200      	movs	r2, #0
 8005842:	f85e 4b04 	ldr.w	r4, [lr], #4
 8005846:	f8d9 b000 	ldr.w	fp, [r9]
 800584a:	b2a1      	uxth	r1, r4
 800584c:	fa1f fb8b 	uxth.w	fp, fp
 8005850:	fb0a b101 	mla	r1, sl, r1, fp
 8005854:	4411      	add	r1, r2
 8005856:	f8d9 2000 	ldr.w	r2, [r9]
 800585a:	0c24      	lsrs	r4, r4, #16
 800585c:	0c12      	lsrs	r2, r2, #16
 800585e:	fb0a 2404 	mla	r4, sl, r4, r2
 8005862:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8005866:	b289      	uxth	r1, r1
 8005868:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800586c:	45f4      	cmp	ip, lr
 800586e:	f849 1b04 	str.w	r1, [r9], #4
 8005872:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8005876:	d8e4      	bhi.n	8005842 <__multiply+0xaa>
 8005878:	9901      	ldr	r1, [sp, #4]
 800587a:	5072      	str	r2, [r6, r1]
 800587c:	9a03      	ldr	r2, [sp, #12]
 800587e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005882:	3304      	adds	r3, #4
 8005884:	f1b9 0f00 	cmp.w	r9, #0
 8005888:	d01f      	beq.n	80058ca <__multiply+0x132>
 800588a:	6834      	ldr	r4, [r6, #0]
 800588c:	f105 0114 	add.w	r1, r5, #20
 8005890:	46b6      	mov	lr, r6
 8005892:	f04f 0a00 	mov.w	sl, #0
 8005896:	880a      	ldrh	r2, [r1, #0]
 8005898:	f8be b002 	ldrh.w	fp, [lr, #2]
 800589c:	fb09 b202 	mla	r2, r9, r2, fp
 80058a0:	4492      	add	sl, r2
 80058a2:	b2a4      	uxth	r4, r4
 80058a4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80058a8:	f84e 4b04 	str.w	r4, [lr], #4
 80058ac:	f851 4b04 	ldr.w	r4, [r1], #4
 80058b0:	f8be 2000 	ldrh.w	r2, [lr]
 80058b4:	0c24      	lsrs	r4, r4, #16
 80058b6:	fb09 2404 	mla	r4, r9, r4, r2
 80058ba:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80058be:	458c      	cmp	ip, r1
 80058c0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80058c4:	d8e7      	bhi.n	8005896 <__multiply+0xfe>
 80058c6:	9a01      	ldr	r2, [sp, #4]
 80058c8:	50b4      	str	r4, [r6, r2]
 80058ca:	3604      	adds	r6, #4
 80058cc:	e7a3      	b.n	8005816 <__multiply+0x7e>
 80058ce:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d1a5      	bne.n	8005822 <__multiply+0x8a>
 80058d6:	3f01      	subs	r7, #1
 80058d8:	e7a1      	b.n	800581e <__multiply+0x86>
 80058da:	bf00      	nop
 80058dc:	08006d5b 	.word	0x08006d5b
 80058e0:	08006d6c 	.word	0x08006d6c

080058e4 <__pow5mult>:
 80058e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058e8:	4615      	mov	r5, r2
 80058ea:	f012 0203 	ands.w	r2, r2, #3
 80058ee:	4606      	mov	r6, r0
 80058f0:	460f      	mov	r7, r1
 80058f2:	d007      	beq.n	8005904 <__pow5mult+0x20>
 80058f4:	4c25      	ldr	r4, [pc, #148]	; (800598c <__pow5mult+0xa8>)
 80058f6:	3a01      	subs	r2, #1
 80058f8:	2300      	movs	r3, #0
 80058fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80058fe:	f7ff fe9b 	bl	8005638 <__multadd>
 8005902:	4607      	mov	r7, r0
 8005904:	10ad      	asrs	r5, r5, #2
 8005906:	d03d      	beq.n	8005984 <__pow5mult+0xa0>
 8005908:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800590a:	b97c      	cbnz	r4, 800592c <__pow5mult+0x48>
 800590c:	2010      	movs	r0, #16
 800590e:	f7ff fe1b 	bl	8005548 <malloc>
 8005912:	4602      	mov	r2, r0
 8005914:	6270      	str	r0, [r6, #36]	; 0x24
 8005916:	b928      	cbnz	r0, 8005924 <__pow5mult+0x40>
 8005918:	4b1d      	ldr	r3, [pc, #116]	; (8005990 <__pow5mult+0xac>)
 800591a:	481e      	ldr	r0, [pc, #120]	; (8005994 <__pow5mult+0xb0>)
 800591c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005920:	f000 fbcc 	bl	80060bc <__assert_func>
 8005924:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005928:	6004      	str	r4, [r0, #0]
 800592a:	60c4      	str	r4, [r0, #12]
 800592c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005930:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005934:	b94c      	cbnz	r4, 800594a <__pow5mult+0x66>
 8005936:	f240 2171 	movw	r1, #625	; 0x271
 800593a:	4630      	mov	r0, r6
 800593c:	f7ff ff16 	bl	800576c <__i2b>
 8005940:	2300      	movs	r3, #0
 8005942:	f8c8 0008 	str.w	r0, [r8, #8]
 8005946:	4604      	mov	r4, r0
 8005948:	6003      	str	r3, [r0, #0]
 800594a:	f04f 0900 	mov.w	r9, #0
 800594e:	07eb      	lsls	r3, r5, #31
 8005950:	d50a      	bpl.n	8005968 <__pow5mult+0x84>
 8005952:	4639      	mov	r1, r7
 8005954:	4622      	mov	r2, r4
 8005956:	4630      	mov	r0, r6
 8005958:	f7ff ff1e 	bl	8005798 <__multiply>
 800595c:	4639      	mov	r1, r7
 800595e:	4680      	mov	r8, r0
 8005960:	4630      	mov	r0, r6
 8005962:	f7ff fe47 	bl	80055f4 <_Bfree>
 8005966:	4647      	mov	r7, r8
 8005968:	106d      	asrs	r5, r5, #1
 800596a:	d00b      	beq.n	8005984 <__pow5mult+0xa0>
 800596c:	6820      	ldr	r0, [r4, #0]
 800596e:	b938      	cbnz	r0, 8005980 <__pow5mult+0x9c>
 8005970:	4622      	mov	r2, r4
 8005972:	4621      	mov	r1, r4
 8005974:	4630      	mov	r0, r6
 8005976:	f7ff ff0f 	bl	8005798 <__multiply>
 800597a:	6020      	str	r0, [r4, #0]
 800597c:	f8c0 9000 	str.w	r9, [r0]
 8005980:	4604      	mov	r4, r0
 8005982:	e7e4      	b.n	800594e <__pow5mult+0x6a>
 8005984:	4638      	mov	r0, r7
 8005986:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800598a:	bf00      	nop
 800598c:	08006ec0 	.word	0x08006ec0
 8005990:	08006ce5 	.word	0x08006ce5
 8005994:	08006d6c 	.word	0x08006d6c

08005998 <__lshift>:
 8005998:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800599c:	460c      	mov	r4, r1
 800599e:	6849      	ldr	r1, [r1, #4]
 80059a0:	6923      	ldr	r3, [r4, #16]
 80059a2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80059a6:	68a3      	ldr	r3, [r4, #8]
 80059a8:	4607      	mov	r7, r0
 80059aa:	4691      	mov	r9, r2
 80059ac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80059b0:	f108 0601 	add.w	r6, r8, #1
 80059b4:	42b3      	cmp	r3, r6
 80059b6:	db0b      	blt.n	80059d0 <__lshift+0x38>
 80059b8:	4638      	mov	r0, r7
 80059ba:	f7ff fddb 	bl	8005574 <_Balloc>
 80059be:	4605      	mov	r5, r0
 80059c0:	b948      	cbnz	r0, 80059d6 <__lshift+0x3e>
 80059c2:	4602      	mov	r2, r0
 80059c4:	4b28      	ldr	r3, [pc, #160]	; (8005a68 <__lshift+0xd0>)
 80059c6:	4829      	ldr	r0, [pc, #164]	; (8005a6c <__lshift+0xd4>)
 80059c8:	f240 11d9 	movw	r1, #473	; 0x1d9
 80059cc:	f000 fb76 	bl	80060bc <__assert_func>
 80059d0:	3101      	adds	r1, #1
 80059d2:	005b      	lsls	r3, r3, #1
 80059d4:	e7ee      	b.n	80059b4 <__lshift+0x1c>
 80059d6:	2300      	movs	r3, #0
 80059d8:	f100 0114 	add.w	r1, r0, #20
 80059dc:	f100 0210 	add.w	r2, r0, #16
 80059e0:	4618      	mov	r0, r3
 80059e2:	4553      	cmp	r3, sl
 80059e4:	db33      	blt.n	8005a4e <__lshift+0xb6>
 80059e6:	6920      	ldr	r0, [r4, #16]
 80059e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80059ec:	f104 0314 	add.w	r3, r4, #20
 80059f0:	f019 091f 	ands.w	r9, r9, #31
 80059f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80059f8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80059fc:	d02b      	beq.n	8005a56 <__lshift+0xbe>
 80059fe:	f1c9 0e20 	rsb	lr, r9, #32
 8005a02:	468a      	mov	sl, r1
 8005a04:	2200      	movs	r2, #0
 8005a06:	6818      	ldr	r0, [r3, #0]
 8005a08:	fa00 f009 	lsl.w	r0, r0, r9
 8005a0c:	4302      	orrs	r2, r0
 8005a0e:	f84a 2b04 	str.w	r2, [sl], #4
 8005a12:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a16:	459c      	cmp	ip, r3
 8005a18:	fa22 f20e 	lsr.w	r2, r2, lr
 8005a1c:	d8f3      	bhi.n	8005a06 <__lshift+0x6e>
 8005a1e:	ebac 0304 	sub.w	r3, ip, r4
 8005a22:	3b15      	subs	r3, #21
 8005a24:	f023 0303 	bic.w	r3, r3, #3
 8005a28:	3304      	adds	r3, #4
 8005a2a:	f104 0015 	add.w	r0, r4, #21
 8005a2e:	4584      	cmp	ip, r0
 8005a30:	bf38      	it	cc
 8005a32:	2304      	movcc	r3, #4
 8005a34:	50ca      	str	r2, [r1, r3]
 8005a36:	b10a      	cbz	r2, 8005a3c <__lshift+0xa4>
 8005a38:	f108 0602 	add.w	r6, r8, #2
 8005a3c:	3e01      	subs	r6, #1
 8005a3e:	4638      	mov	r0, r7
 8005a40:	612e      	str	r6, [r5, #16]
 8005a42:	4621      	mov	r1, r4
 8005a44:	f7ff fdd6 	bl	80055f4 <_Bfree>
 8005a48:	4628      	mov	r0, r5
 8005a4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a4e:	f842 0f04 	str.w	r0, [r2, #4]!
 8005a52:	3301      	adds	r3, #1
 8005a54:	e7c5      	b.n	80059e2 <__lshift+0x4a>
 8005a56:	3904      	subs	r1, #4
 8005a58:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a5c:	f841 2f04 	str.w	r2, [r1, #4]!
 8005a60:	459c      	cmp	ip, r3
 8005a62:	d8f9      	bhi.n	8005a58 <__lshift+0xc0>
 8005a64:	e7ea      	b.n	8005a3c <__lshift+0xa4>
 8005a66:	bf00      	nop
 8005a68:	08006d5b 	.word	0x08006d5b
 8005a6c:	08006d6c 	.word	0x08006d6c

08005a70 <__mcmp>:
 8005a70:	b530      	push	{r4, r5, lr}
 8005a72:	6902      	ldr	r2, [r0, #16]
 8005a74:	690c      	ldr	r4, [r1, #16]
 8005a76:	1b12      	subs	r2, r2, r4
 8005a78:	d10e      	bne.n	8005a98 <__mcmp+0x28>
 8005a7a:	f100 0314 	add.w	r3, r0, #20
 8005a7e:	3114      	adds	r1, #20
 8005a80:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8005a84:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005a88:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8005a8c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8005a90:	42a5      	cmp	r5, r4
 8005a92:	d003      	beq.n	8005a9c <__mcmp+0x2c>
 8005a94:	d305      	bcc.n	8005aa2 <__mcmp+0x32>
 8005a96:	2201      	movs	r2, #1
 8005a98:	4610      	mov	r0, r2
 8005a9a:	bd30      	pop	{r4, r5, pc}
 8005a9c:	4283      	cmp	r3, r0
 8005a9e:	d3f3      	bcc.n	8005a88 <__mcmp+0x18>
 8005aa0:	e7fa      	b.n	8005a98 <__mcmp+0x28>
 8005aa2:	f04f 32ff 	mov.w	r2, #4294967295
 8005aa6:	e7f7      	b.n	8005a98 <__mcmp+0x28>

08005aa8 <__mdiff>:
 8005aa8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005aac:	460c      	mov	r4, r1
 8005aae:	4606      	mov	r6, r0
 8005ab0:	4611      	mov	r1, r2
 8005ab2:	4620      	mov	r0, r4
 8005ab4:	4617      	mov	r7, r2
 8005ab6:	f7ff ffdb 	bl	8005a70 <__mcmp>
 8005aba:	1e05      	subs	r5, r0, #0
 8005abc:	d110      	bne.n	8005ae0 <__mdiff+0x38>
 8005abe:	4629      	mov	r1, r5
 8005ac0:	4630      	mov	r0, r6
 8005ac2:	f7ff fd57 	bl	8005574 <_Balloc>
 8005ac6:	b930      	cbnz	r0, 8005ad6 <__mdiff+0x2e>
 8005ac8:	4b39      	ldr	r3, [pc, #228]	; (8005bb0 <__mdiff+0x108>)
 8005aca:	4602      	mov	r2, r0
 8005acc:	f240 2132 	movw	r1, #562	; 0x232
 8005ad0:	4838      	ldr	r0, [pc, #224]	; (8005bb4 <__mdiff+0x10c>)
 8005ad2:	f000 faf3 	bl	80060bc <__assert_func>
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005adc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ae0:	bfa4      	itt	ge
 8005ae2:	463b      	movge	r3, r7
 8005ae4:	4627      	movge	r7, r4
 8005ae6:	4630      	mov	r0, r6
 8005ae8:	6879      	ldr	r1, [r7, #4]
 8005aea:	bfa6      	itte	ge
 8005aec:	461c      	movge	r4, r3
 8005aee:	2500      	movge	r5, #0
 8005af0:	2501      	movlt	r5, #1
 8005af2:	f7ff fd3f 	bl	8005574 <_Balloc>
 8005af6:	b920      	cbnz	r0, 8005b02 <__mdiff+0x5a>
 8005af8:	4b2d      	ldr	r3, [pc, #180]	; (8005bb0 <__mdiff+0x108>)
 8005afa:	4602      	mov	r2, r0
 8005afc:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005b00:	e7e6      	b.n	8005ad0 <__mdiff+0x28>
 8005b02:	693e      	ldr	r6, [r7, #16]
 8005b04:	60c5      	str	r5, [r0, #12]
 8005b06:	6925      	ldr	r5, [r4, #16]
 8005b08:	f107 0114 	add.w	r1, r7, #20
 8005b0c:	f104 0914 	add.w	r9, r4, #20
 8005b10:	f100 0e14 	add.w	lr, r0, #20
 8005b14:	f107 0210 	add.w	r2, r7, #16
 8005b18:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8005b1c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8005b20:	46f2      	mov	sl, lr
 8005b22:	2700      	movs	r7, #0
 8005b24:	f859 3b04 	ldr.w	r3, [r9], #4
 8005b28:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8005b2c:	fa1f f883 	uxth.w	r8, r3
 8005b30:	fa17 f78b 	uxtah	r7, r7, fp
 8005b34:	0c1b      	lsrs	r3, r3, #16
 8005b36:	eba7 0808 	sub.w	r8, r7, r8
 8005b3a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005b3e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8005b42:	fa1f f888 	uxth.w	r8, r8
 8005b46:	141f      	asrs	r7, r3, #16
 8005b48:	454d      	cmp	r5, r9
 8005b4a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8005b4e:	f84a 3b04 	str.w	r3, [sl], #4
 8005b52:	d8e7      	bhi.n	8005b24 <__mdiff+0x7c>
 8005b54:	1b2b      	subs	r3, r5, r4
 8005b56:	3b15      	subs	r3, #21
 8005b58:	f023 0303 	bic.w	r3, r3, #3
 8005b5c:	3304      	adds	r3, #4
 8005b5e:	3415      	adds	r4, #21
 8005b60:	42a5      	cmp	r5, r4
 8005b62:	bf38      	it	cc
 8005b64:	2304      	movcc	r3, #4
 8005b66:	4419      	add	r1, r3
 8005b68:	4473      	add	r3, lr
 8005b6a:	469e      	mov	lr, r3
 8005b6c:	460d      	mov	r5, r1
 8005b6e:	4565      	cmp	r5, ip
 8005b70:	d30e      	bcc.n	8005b90 <__mdiff+0xe8>
 8005b72:	f10c 0203 	add.w	r2, ip, #3
 8005b76:	1a52      	subs	r2, r2, r1
 8005b78:	f022 0203 	bic.w	r2, r2, #3
 8005b7c:	3903      	subs	r1, #3
 8005b7e:	458c      	cmp	ip, r1
 8005b80:	bf38      	it	cc
 8005b82:	2200      	movcc	r2, #0
 8005b84:	441a      	add	r2, r3
 8005b86:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8005b8a:	b17b      	cbz	r3, 8005bac <__mdiff+0x104>
 8005b8c:	6106      	str	r6, [r0, #16]
 8005b8e:	e7a5      	b.n	8005adc <__mdiff+0x34>
 8005b90:	f855 8b04 	ldr.w	r8, [r5], #4
 8005b94:	fa17 f488 	uxtah	r4, r7, r8
 8005b98:	1422      	asrs	r2, r4, #16
 8005b9a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8005b9e:	b2a4      	uxth	r4, r4
 8005ba0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8005ba4:	f84e 4b04 	str.w	r4, [lr], #4
 8005ba8:	1417      	asrs	r7, r2, #16
 8005baa:	e7e0      	b.n	8005b6e <__mdiff+0xc6>
 8005bac:	3e01      	subs	r6, #1
 8005bae:	e7ea      	b.n	8005b86 <__mdiff+0xde>
 8005bb0:	08006d5b 	.word	0x08006d5b
 8005bb4:	08006d6c 	.word	0x08006d6c

08005bb8 <__d2b>:
 8005bb8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005bbc:	4689      	mov	r9, r1
 8005bbe:	2101      	movs	r1, #1
 8005bc0:	ec57 6b10 	vmov	r6, r7, d0
 8005bc4:	4690      	mov	r8, r2
 8005bc6:	f7ff fcd5 	bl	8005574 <_Balloc>
 8005bca:	4604      	mov	r4, r0
 8005bcc:	b930      	cbnz	r0, 8005bdc <__d2b+0x24>
 8005bce:	4602      	mov	r2, r0
 8005bd0:	4b25      	ldr	r3, [pc, #148]	; (8005c68 <__d2b+0xb0>)
 8005bd2:	4826      	ldr	r0, [pc, #152]	; (8005c6c <__d2b+0xb4>)
 8005bd4:	f240 310a 	movw	r1, #778	; 0x30a
 8005bd8:	f000 fa70 	bl	80060bc <__assert_func>
 8005bdc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8005be0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005be4:	bb35      	cbnz	r5, 8005c34 <__d2b+0x7c>
 8005be6:	2e00      	cmp	r6, #0
 8005be8:	9301      	str	r3, [sp, #4]
 8005bea:	d028      	beq.n	8005c3e <__d2b+0x86>
 8005bec:	4668      	mov	r0, sp
 8005bee:	9600      	str	r6, [sp, #0]
 8005bf0:	f7ff fd8c 	bl	800570c <__lo0bits>
 8005bf4:	9900      	ldr	r1, [sp, #0]
 8005bf6:	b300      	cbz	r0, 8005c3a <__d2b+0x82>
 8005bf8:	9a01      	ldr	r2, [sp, #4]
 8005bfa:	f1c0 0320 	rsb	r3, r0, #32
 8005bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8005c02:	430b      	orrs	r3, r1
 8005c04:	40c2      	lsrs	r2, r0
 8005c06:	6163      	str	r3, [r4, #20]
 8005c08:	9201      	str	r2, [sp, #4]
 8005c0a:	9b01      	ldr	r3, [sp, #4]
 8005c0c:	61a3      	str	r3, [r4, #24]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	bf14      	ite	ne
 8005c12:	2202      	movne	r2, #2
 8005c14:	2201      	moveq	r2, #1
 8005c16:	6122      	str	r2, [r4, #16]
 8005c18:	b1d5      	cbz	r5, 8005c50 <__d2b+0x98>
 8005c1a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005c1e:	4405      	add	r5, r0
 8005c20:	f8c9 5000 	str.w	r5, [r9]
 8005c24:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005c28:	f8c8 0000 	str.w	r0, [r8]
 8005c2c:	4620      	mov	r0, r4
 8005c2e:	b003      	add	sp, #12
 8005c30:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005c34:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005c38:	e7d5      	b.n	8005be6 <__d2b+0x2e>
 8005c3a:	6161      	str	r1, [r4, #20]
 8005c3c:	e7e5      	b.n	8005c0a <__d2b+0x52>
 8005c3e:	a801      	add	r0, sp, #4
 8005c40:	f7ff fd64 	bl	800570c <__lo0bits>
 8005c44:	9b01      	ldr	r3, [sp, #4]
 8005c46:	6163      	str	r3, [r4, #20]
 8005c48:	2201      	movs	r2, #1
 8005c4a:	6122      	str	r2, [r4, #16]
 8005c4c:	3020      	adds	r0, #32
 8005c4e:	e7e3      	b.n	8005c18 <__d2b+0x60>
 8005c50:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005c54:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005c58:	f8c9 0000 	str.w	r0, [r9]
 8005c5c:	6918      	ldr	r0, [r3, #16]
 8005c5e:	f7ff fd35 	bl	80056cc <__hi0bits>
 8005c62:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005c66:	e7df      	b.n	8005c28 <__d2b+0x70>
 8005c68:	08006d5b 	.word	0x08006d5b
 8005c6c:	08006d6c 	.word	0x08006d6c

08005c70 <_calloc_r>:
 8005c70:	b513      	push	{r0, r1, r4, lr}
 8005c72:	434a      	muls	r2, r1
 8005c74:	4611      	mov	r1, r2
 8005c76:	9201      	str	r2, [sp, #4]
 8005c78:	f000 f85a 	bl	8005d30 <_malloc_r>
 8005c7c:	4604      	mov	r4, r0
 8005c7e:	b118      	cbz	r0, 8005c88 <_calloc_r+0x18>
 8005c80:	9a01      	ldr	r2, [sp, #4]
 8005c82:	2100      	movs	r1, #0
 8005c84:	f7fe f93c 	bl	8003f00 <memset>
 8005c88:	4620      	mov	r0, r4
 8005c8a:	b002      	add	sp, #8
 8005c8c:	bd10      	pop	{r4, pc}
	...

08005c90 <_free_r>:
 8005c90:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005c92:	2900      	cmp	r1, #0
 8005c94:	d048      	beq.n	8005d28 <_free_r+0x98>
 8005c96:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c9a:	9001      	str	r0, [sp, #4]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	f1a1 0404 	sub.w	r4, r1, #4
 8005ca2:	bfb8      	it	lt
 8005ca4:	18e4      	addlt	r4, r4, r3
 8005ca6:	f000 fa65 	bl	8006174 <__malloc_lock>
 8005caa:	4a20      	ldr	r2, [pc, #128]	; (8005d2c <_free_r+0x9c>)
 8005cac:	9801      	ldr	r0, [sp, #4]
 8005cae:	6813      	ldr	r3, [r2, #0]
 8005cb0:	4615      	mov	r5, r2
 8005cb2:	b933      	cbnz	r3, 8005cc2 <_free_r+0x32>
 8005cb4:	6063      	str	r3, [r4, #4]
 8005cb6:	6014      	str	r4, [r2, #0]
 8005cb8:	b003      	add	sp, #12
 8005cba:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005cbe:	f000 ba5f 	b.w	8006180 <__malloc_unlock>
 8005cc2:	42a3      	cmp	r3, r4
 8005cc4:	d90b      	bls.n	8005cde <_free_r+0x4e>
 8005cc6:	6821      	ldr	r1, [r4, #0]
 8005cc8:	1862      	adds	r2, r4, r1
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	bf04      	itt	eq
 8005cce:	681a      	ldreq	r2, [r3, #0]
 8005cd0:	685b      	ldreq	r3, [r3, #4]
 8005cd2:	6063      	str	r3, [r4, #4]
 8005cd4:	bf04      	itt	eq
 8005cd6:	1852      	addeq	r2, r2, r1
 8005cd8:	6022      	streq	r2, [r4, #0]
 8005cda:	602c      	str	r4, [r5, #0]
 8005cdc:	e7ec      	b.n	8005cb8 <_free_r+0x28>
 8005cde:	461a      	mov	r2, r3
 8005ce0:	685b      	ldr	r3, [r3, #4]
 8005ce2:	b10b      	cbz	r3, 8005ce8 <_free_r+0x58>
 8005ce4:	42a3      	cmp	r3, r4
 8005ce6:	d9fa      	bls.n	8005cde <_free_r+0x4e>
 8005ce8:	6811      	ldr	r1, [r2, #0]
 8005cea:	1855      	adds	r5, r2, r1
 8005cec:	42a5      	cmp	r5, r4
 8005cee:	d10b      	bne.n	8005d08 <_free_r+0x78>
 8005cf0:	6824      	ldr	r4, [r4, #0]
 8005cf2:	4421      	add	r1, r4
 8005cf4:	1854      	adds	r4, r2, r1
 8005cf6:	42a3      	cmp	r3, r4
 8005cf8:	6011      	str	r1, [r2, #0]
 8005cfa:	d1dd      	bne.n	8005cb8 <_free_r+0x28>
 8005cfc:	681c      	ldr	r4, [r3, #0]
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	6053      	str	r3, [r2, #4]
 8005d02:	4421      	add	r1, r4
 8005d04:	6011      	str	r1, [r2, #0]
 8005d06:	e7d7      	b.n	8005cb8 <_free_r+0x28>
 8005d08:	d902      	bls.n	8005d10 <_free_r+0x80>
 8005d0a:	230c      	movs	r3, #12
 8005d0c:	6003      	str	r3, [r0, #0]
 8005d0e:	e7d3      	b.n	8005cb8 <_free_r+0x28>
 8005d10:	6825      	ldr	r5, [r4, #0]
 8005d12:	1961      	adds	r1, r4, r5
 8005d14:	428b      	cmp	r3, r1
 8005d16:	bf04      	itt	eq
 8005d18:	6819      	ldreq	r1, [r3, #0]
 8005d1a:	685b      	ldreq	r3, [r3, #4]
 8005d1c:	6063      	str	r3, [r4, #4]
 8005d1e:	bf04      	itt	eq
 8005d20:	1949      	addeq	r1, r1, r5
 8005d22:	6021      	streq	r1, [r4, #0]
 8005d24:	6054      	str	r4, [r2, #4]
 8005d26:	e7c7      	b.n	8005cb8 <_free_r+0x28>
 8005d28:	b003      	add	sp, #12
 8005d2a:	bd30      	pop	{r4, r5, pc}
 8005d2c:	200001fc 	.word	0x200001fc

08005d30 <_malloc_r>:
 8005d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d32:	1ccd      	adds	r5, r1, #3
 8005d34:	f025 0503 	bic.w	r5, r5, #3
 8005d38:	3508      	adds	r5, #8
 8005d3a:	2d0c      	cmp	r5, #12
 8005d3c:	bf38      	it	cc
 8005d3e:	250c      	movcc	r5, #12
 8005d40:	2d00      	cmp	r5, #0
 8005d42:	4606      	mov	r6, r0
 8005d44:	db01      	blt.n	8005d4a <_malloc_r+0x1a>
 8005d46:	42a9      	cmp	r1, r5
 8005d48:	d903      	bls.n	8005d52 <_malloc_r+0x22>
 8005d4a:	230c      	movs	r3, #12
 8005d4c:	6033      	str	r3, [r6, #0]
 8005d4e:	2000      	movs	r0, #0
 8005d50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d52:	f000 fa0f 	bl	8006174 <__malloc_lock>
 8005d56:	4921      	ldr	r1, [pc, #132]	; (8005ddc <_malloc_r+0xac>)
 8005d58:	680a      	ldr	r2, [r1, #0]
 8005d5a:	4614      	mov	r4, r2
 8005d5c:	b99c      	cbnz	r4, 8005d86 <_malloc_r+0x56>
 8005d5e:	4f20      	ldr	r7, [pc, #128]	; (8005de0 <_malloc_r+0xb0>)
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	b923      	cbnz	r3, 8005d6e <_malloc_r+0x3e>
 8005d64:	4621      	mov	r1, r4
 8005d66:	4630      	mov	r0, r6
 8005d68:	f000 f998 	bl	800609c <_sbrk_r>
 8005d6c:	6038      	str	r0, [r7, #0]
 8005d6e:	4629      	mov	r1, r5
 8005d70:	4630      	mov	r0, r6
 8005d72:	f000 f993 	bl	800609c <_sbrk_r>
 8005d76:	1c43      	adds	r3, r0, #1
 8005d78:	d123      	bne.n	8005dc2 <_malloc_r+0x92>
 8005d7a:	230c      	movs	r3, #12
 8005d7c:	6033      	str	r3, [r6, #0]
 8005d7e:	4630      	mov	r0, r6
 8005d80:	f000 f9fe 	bl	8006180 <__malloc_unlock>
 8005d84:	e7e3      	b.n	8005d4e <_malloc_r+0x1e>
 8005d86:	6823      	ldr	r3, [r4, #0]
 8005d88:	1b5b      	subs	r3, r3, r5
 8005d8a:	d417      	bmi.n	8005dbc <_malloc_r+0x8c>
 8005d8c:	2b0b      	cmp	r3, #11
 8005d8e:	d903      	bls.n	8005d98 <_malloc_r+0x68>
 8005d90:	6023      	str	r3, [r4, #0]
 8005d92:	441c      	add	r4, r3
 8005d94:	6025      	str	r5, [r4, #0]
 8005d96:	e004      	b.n	8005da2 <_malloc_r+0x72>
 8005d98:	6863      	ldr	r3, [r4, #4]
 8005d9a:	42a2      	cmp	r2, r4
 8005d9c:	bf0c      	ite	eq
 8005d9e:	600b      	streq	r3, [r1, #0]
 8005da0:	6053      	strne	r3, [r2, #4]
 8005da2:	4630      	mov	r0, r6
 8005da4:	f000 f9ec 	bl	8006180 <__malloc_unlock>
 8005da8:	f104 000b 	add.w	r0, r4, #11
 8005dac:	1d23      	adds	r3, r4, #4
 8005dae:	f020 0007 	bic.w	r0, r0, #7
 8005db2:	1ac2      	subs	r2, r0, r3
 8005db4:	d0cc      	beq.n	8005d50 <_malloc_r+0x20>
 8005db6:	1a1b      	subs	r3, r3, r0
 8005db8:	50a3      	str	r3, [r4, r2]
 8005dba:	e7c9      	b.n	8005d50 <_malloc_r+0x20>
 8005dbc:	4622      	mov	r2, r4
 8005dbe:	6864      	ldr	r4, [r4, #4]
 8005dc0:	e7cc      	b.n	8005d5c <_malloc_r+0x2c>
 8005dc2:	1cc4      	adds	r4, r0, #3
 8005dc4:	f024 0403 	bic.w	r4, r4, #3
 8005dc8:	42a0      	cmp	r0, r4
 8005dca:	d0e3      	beq.n	8005d94 <_malloc_r+0x64>
 8005dcc:	1a21      	subs	r1, r4, r0
 8005dce:	4630      	mov	r0, r6
 8005dd0:	f000 f964 	bl	800609c <_sbrk_r>
 8005dd4:	3001      	adds	r0, #1
 8005dd6:	d1dd      	bne.n	8005d94 <_malloc_r+0x64>
 8005dd8:	e7cf      	b.n	8005d7a <_malloc_r+0x4a>
 8005dda:	bf00      	nop
 8005ddc:	200001fc 	.word	0x200001fc
 8005de0:	20000200 	.word	0x20000200

08005de4 <__ssputs_r>:
 8005de4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005de8:	688e      	ldr	r6, [r1, #8]
 8005dea:	429e      	cmp	r6, r3
 8005dec:	4682      	mov	sl, r0
 8005dee:	460c      	mov	r4, r1
 8005df0:	4690      	mov	r8, r2
 8005df2:	461f      	mov	r7, r3
 8005df4:	d838      	bhi.n	8005e68 <__ssputs_r+0x84>
 8005df6:	898a      	ldrh	r2, [r1, #12]
 8005df8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005dfc:	d032      	beq.n	8005e64 <__ssputs_r+0x80>
 8005dfe:	6825      	ldr	r5, [r4, #0]
 8005e00:	6909      	ldr	r1, [r1, #16]
 8005e02:	eba5 0901 	sub.w	r9, r5, r1
 8005e06:	6965      	ldr	r5, [r4, #20]
 8005e08:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005e0c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005e10:	3301      	adds	r3, #1
 8005e12:	444b      	add	r3, r9
 8005e14:	106d      	asrs	r5, r5, #1
 8005e16:	429d      	cmp	r5, r3
 8005e18:	bf38      	it	cc
 8005e1a:	461d      	movcc	r5, r3
 8005e1c:	0553      	lsls	r3, r2, #21
 8005e1e:	d531      	bpl.n	8005e84 <__ssputs_r+0xa0>
 8005e20:	4629      	mov	r1, r5
 8005e22:	f7ff ff85 	bl	8005d30 <_malloc_r>
 8005e26:	4606      	mov	r6, r0
 8005e28:	b950      	cbnz	r0, 8005e40 <__ssputs_r+0x5c>
 8005e2a:	230c      	movs	r3, #12
 8005e2c:	f8ca 3000 	str.w	r3, [sl]
 8005e30:	89a3      	ldrh	r3, [r4, #12]
 8005e32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e36:	81a3      	strh	r3, [r4, #12]
 8005e38:	f04f 30ff 	mov.w	r0, #4294967295
 8005e3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e40:	6921      	ldr	r1, [r4, #16]
 8005e42:	464a      	mov	r2, r9
 8005e44:	f7ff fb88 	bl	8005558 <memcpy>
 8005e48:	89a3      	ldrh	r3, [r4, #12]
 8005e4a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005e4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e52:	81a3      	strh	r3, [r4, #12]
 8005e54:	6126      	str	r6, [r4, #16]
 8005e56:	6165      	str	r5, [r4, #20]
 8005e58:	444e      	add	r6, r9
 8005e5a:	eba5 0509 	sub.w	r5, r5, r9
 8005e5e:	6026      	str	r6, [r4, #0]
 8005e60:	60a5      	str	r5, [r4, #8]
 8005e62:	463e      	mov	r6, r7
 8005e64:	42be      	cmp	r6, r7
 8005e66:	d900      	bls.n	8005e6a <__ssputs_r+0x86>
 8005e68:	463e      	mov	r6, r7
 8005e6a:	4632      	mov	r2, r6
 8005e6c:	6820      	ldr	r0, [r4, #0]
 8005e6e:	4641      	mov	r1, r8
 8005e70:	f000 f966 	bl	8006140 <memmove>
 8005e74:	68a3      	ldr	r3, [r4, #8]
 8005e76:	6822      	ldr	r2, [r4, #0]
 8005e78:	1b9b      	subs	r3, r3, r6
 8005e7a:	4432      	add	r2, r6
 8005e7c:	60a3      	str	r3, [r4, #8]
 8005e7e:	6022      	str	r2, [r4, #0]
 8005e80:	2000      	movs	r0, #0
 8005e82:	e7db      	b.n	8005e3c <__ssputs_r+0x58>
 8005e84:	462a      	mov	r2, r5
 8005e86:	f000 f981 	bl	800618c <_realloc_r>
 8005e8a:	4606      	mov	r6, r0
 8005e8c:	2800      	cmp	r0, #0
 8005e8e:	d1e1      	bne.n	8005e54 <__ssputs_r+0x70>
 8005e90:	6921      	ldr	r1, [r4, #16]
 8005e92:	4650      	mov	r0, sl
 8005e94:	f7ff fefc 	bl	8005c90 <_free_r>
 8005e98:	e7c7      	b.n	8005e2a <__ssputs_r+0x46>
	...

08005e9c <_svfiprintf_r>:
 8005e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ea0:	4698      	mov	r8, r3
 8005ea2:	898b      	ldrh	r3, [r1, #12]
 8005ea4:	061b      	lsls	r3, r3, #24
 8005ea6:	b09d      	sub	sp, #116	; 0x74
 8005ea8:	4607      	mov	r7, r0
 8005eaa:	460d      	mov	r5, r1
 8005eac:	4614      	mov	r4, r2
 8005eae:	d50e      	bpl.n	8005ece <_svfiprintf_r+0x32>
 8005eb0:	690b      	ldr	r3, [r1, #16]
 8005eb2:	b963      	cbnz	r3, 8005ece <_svfiprintf_r+0x32>
 8005eb4:	2140      	movs	r1, #64	; 0x40
 8005eb6:	f7ff ff3b 	bl	8005d30 <_malloc_r>
 8005eba:	6028      	str	r0, [r5, #0]
 8005ebc:	6128      	str	r0, [r5, #16]
 8005ebe:	b920      	cbnz	r0, 8005eca <_svfiprintf_r+0x2e>
 8005ec0:	230c      	movs	r3, #12
 8005ec2:	603b      	str	r3, [r7, #0]
 8005ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ec8:	e0d1      	b.n	800606e <_svfiprintf_r+0x1d2>
 8005eca:	2340      	movs	r3, #64	; 0x40
 8005ecc:	616b      	str	r3, [r5, #20]
 8005ece:	2300      	movs	r3, #0
 8005ed0:	9309      	str	r3, [sp, #36]	; 0x24
 8005ed2:	2320      	movs	r3, #32
 8005ed4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005ed8:	f8cd 800c 	str.w	r8, [sp, #12]
 8005edc:	2330      	movs	r3, #48	; 0x30
 8005ede:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006088 <_svfiprintf_r+0x1ec>
 8005ee2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005ee6:	f04f 0901 	mov.w	r9, #1
 8005eea:	4623      	mov	r3, r4
 8005eec:	469a      	mov	sl, r3
 8005eee:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005ef2:	b10a      	cbz	r2, 8005ef8 <_svfiprintf_r+0x5c>
 8005ef4:	2a25      	cmp	r2, #37	; 0x25
 8005ef6:	d1f9      	bne.n	8005eec <_svfiprintf_r+0x50>
 8005ef8:	ebba 0b04 	subs.w	fp, sl, r4
 8005efc:	d00b      	beq.n	8005f16 <_svfiprintf_r+0x7a>
 8005efe:	465b      	mov	r3, fp
 8005f00:	4622      	mov	r2, r4
 8005f02:	4629      	mov	r1, r5
 8005f04:	4638      	mov	r0, r7
 8005f06:	f7ff ff6d 	bl	8005de4 <__ssputs_r>
 8005f0a:	3001      	adds	r0, #1
 8005f0c:	f000 80aa 	beq.w	8006064 <_svfiprintf_r+0x1c8>
 8005f10:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005f12:	445a      	add	r2, fp
 8005f14:	9209      	str	r2, [sp, #36]	; 0x24
 8005f16:	f89a 3000 	ldrb.w	r3, [sl]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	f000 80a2 	beq.w	8006064 <_svfiprintf_r+0x1c8>
 8005f20:	2300      	movs	r3, #0
 8005f22:	f04f 32ff 	mov.w	r2, #4294967295
 8005f26:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005f2a:	f10a 0a01 	add.w	sl, sl, #1
 8005f2e:	9304      	str	r3, [sp, #16]
 8005f30:	9307      	str	r3, [sp, #28]
 8005f32:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005f36:	931a      	str	r3, [sp, #104]	; 0x68
 8005f38:	4654      	mov	r4, sl
 8005f3a:	2205      	movs	r2, #5
 8005f3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f40:	4851      	ldr	r0, [pc, #324]	; (8006088 <_svfiprintf_r+0x1ec>)
 8005f42:	f7fa f955 	bl	80001f0 <memchr>
 8005f46:	9a04      	ldr	r2, [sp, #16]
 8005f48:	b9d8      	cbnz	r0, 8005f82 <_svfiprintf_r+0xe6>
 8005f4a:	06d0      	lsls	r0, r2, #27
 8005f4c:	bf44      	itt	mi
 8005f4e:	2320      	movmi	r3, #32
 8005f50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005f54:	0711      	lsls	r1, r2, #28
 8005f56:	bf44      	itt	mi
 8005f58:	232b      	movmi	r3, #43	; 0x2b
 8005f5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005f5e:	f89a 3000 	ldrb.w	r3, [sl]
 8005f62:	2b2a      	cmp	r3, #42	; 0x2a
 8005f64:	d015      	beq.n	8005f92 <_svfiprintf_r+0xf6>
 8005f66:	9a07      	ldr	r2, [sp, #28]
 8005f68:	4654      	mov	r4, sl
 8005f6a:	2000      	movs	r0, #0
 8005f6c:	f04f 0c0a 	mov.w	ip, #10
 8005f70:	4621      	mov	r1, r4
 8005f72:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005f76:	3b30      	subs	r3, #48	; 0x30
 8005f78:	2b09      	cmp	r3, #9
 8005f7a:	d94e      	bls.n	800601a <_svfiprintf_r+0x17e>
 8005f7c:	b1b0      	cbz	r0, 8005fac <_svfiprintf_r+0x110>
 8005f7e:	9207      	str	r2, [sp, #28]
 8005f80:	e014      	b.n	8005fac <_svfiprintf_r+0x110>
 8005f82:	eba0 0308 	sub.w	r3, r0, r8
 8005f86:	fa09 f303 	lsl.w	r3, r9, r3
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	9304      	str	r3, [sp, #16]
 8005f8e:	46a2      	mov	sl, r4
 8005f90:	e7d2      	b.n	8005f38 <_svfiprintf_r+0x9c>
 8005f92:	9b03      	ldr	r3, [sp, #12]
 8005f94:	1d19      	adds	r1, r3, #4
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	9103      	str	r1, [sp, #12]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	bfbb      	ittet	lt
 8005f9e:	425b      	neglt	r3, r3
 8005fa0:	f042 0202 	orrlt.w	r2, r2, #2
 8005fa4:	9307      	strge	r3, [sp, #28]
 8005fa6:	9307      	strlt	r3, [sp, #28]
 8005fa8:	bfb8      	it	lt
 8005faa:	9204      	strlt	r2, [sp, #16]
 8005fac:	7823      	ldrb	r3, [r4, #0]
 8005fae:	2b2e      	cmp	r3, #46	; 0x2e
 8005fb0:	d10c      	bne.n	8005fcc <_svfiprintf_r+0x130>
 8005fb2:	7863      	ldrb	r3, [r4, #1]
 8005fb4:	2b2a      	cmp	r3, #42	; 0x2a
 8005fb6:	d135      	bne.n	8006024 <_svfiprintf_r+0x188>
 8005fb8:	9b03      	ldr	r3, [sp, #12]
 8005fba:	1d1a      	adds	r2, r3, #4
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	9203      	str	r2, [sp, #12]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	bfb8      	it	lt
 8005fc4:	f04f 33ff 	movlt.w	r3, #4294967295
 8005fc8:	3402      	adds	r4, #2
 8005fca:	9305      	str	r3, [sp, #20]
 8005fcc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006098 <_svfiprintf_r+0x1fc>
 8005fd0:	7821      	ldrb	r1, [r4, #0]
 8005fd2:	2203      	movs	r2, #3
 8005fd4:	4650      	mov	r0, sl
 8005fd6:	f7fa f90b 	bl	80001f0 <memchr>
 8005fda:	b140      	cbz	r0, 8005fee <_svfiprintf_r+0x152>
 8005fdc:	2340      	movs	r3, #64	; 0x40
 8005fde:	eba0 000a 	sub.w	r0, r0, sl
 8005fe2:	fa03 f000 	lsl.w	r0, r3, r0
 8005fe6:	9b04      	ldr	r3, [sp, #16]
 8005fe8:	4303      	orrs	r3, r0
 8005fea:	3401      	adds	r4, #1
 8005fec:	9304      	str	r3, [sp, #16]
 8005fee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ff2:	4826      	ldr	r0, [pc, #152]	; (800608c <_svfiprintf_r+0x1f0>)
 8005ff4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005ff8:	2206      	movs	r2, #6
 8005ffa:	f7fa f8f9 	bl	80001f0 <memchr>
 8005ffe:	2800      	cmp	r0, #0
 8006000:	d038      	beq.n	8006074 <_svfiprintf_r+0x1d8>
 8006002:	4b23      	ldr	r3, [pc, #140]	; (8006090 <_svfiprintf_r+0x1f4>)
 8006004:	bb1b      	cbnz	r3, 800604e <_svfiprintf_r+0x1b2>
 8006006:	9b03      	ldr	r3, [sp, #12]
 8006008:	3307      	adds	r3, #7
 800600a:	f023 0307 	bic.w	r3, r3, #7
 800600e:	3308      	adds	r3, #8
 8006010:	9303      	str	r3, [sp, #12]
 8006012:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006014:	4433      	add	r3, r6
 8006016:	9309      	str	r3, [sp, #36]	; 0x24
 8006018:	e767      	b.n	8005eea <_svfiprintf_r+0x4e>
 800601a:	fb0c 3202 	mla	r2, ip, r2, r3
 800601e:	460c      	mov	r4, r1
 8006020:	2001      	movs	r0, #1
 8006022:	e7a5      	b.n	8005f70 <_svfiprintf_r+0xd4>
 8006024:	2300      	movs	r3, #0
 8006026:	3401      	adds	r4, #1
 8006028:	9305      	str	r3, [sp, #20]
 800602a:	4619      	mov	r1, r3
 800602c:	f04f 0c0a 	mov.w	ip, #10
 8006030:	4620      	mov	r0, r4
 8006032:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006036:	3a30      	subs	r2, #48	; 0x30
 8006038:	2a09      	cmp	r2, #9
 800603a:	d903      	bls.n	8006044 <_svfiprintf_r+0x1a8>
 800603c:	2b00      	cmp	r3, #0
 800603e:	d0c5      	beq.n	8005fcc <_svfiprintf_r+0x130>
 8006040:	9105      	str	r1, [sp, #20]
 8006042:	e7c3      	b.n	8005fcc <_svfiprintf_r+0x130>
 8006044:	fb0c 2101 	mla	r1, ip, r1, r2
 8006048:	4604      	mov	r4, r0
 800604a:	2301      	movs	r3, #1
 800604c:	e7f0      	b.n	8006030 <_svfiprintf_r+0x194>
 800604e:	ab03      	add	r3, sp, #12
 8006050:	9300      	str	r3, [sp, #0]
 8006052:	462a      	mov	r2, r5
 8006054:	4b0f      	ldr	r3, [pc, #60]	; (8006094 <_svfiprintf_r+0x1f8>)
 8006056:	a904      	add	r1, sp, #16
 8006058:	4638      	mov	r0, r7
 800605a:	f7fd fff9 	bl	8004050 <_printf_float>
 800605e:	1c42      	adds	r2, r0, #1
 8006060:	4606      	mov	r6, r0
 8006062:	d1d6      	bne.n	8006012 <_svfiprintf_r+0x176>
 8006064:	89ab      	ldrh	r3, [r5, #12]
 8006066:	065b      	lsls	r3, r3, #25
 8006068:	f53f af2c 	bmi.w	8005ec4 <_svfiprintf_r+0x28>
 800606c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800606e:	b01d      	add	sp, #116	; 0x74
 8006070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006074:	ab03      	add	r3, sp, #12
 8006076:	9300      	str	r3, [sp, #0]
 8006078:	462a      	mov	r2, r5
 800607a:	4b06      	ldr	r3, [pc, #24]	; (8006094 <_svfiprintf_r+0x1f8>)
 800607c:	a904      	add	r1, sp, #16
 800607e:	4638      	mov	r0, r7
 8006080:	f7fe fa8a 	bl	8004598 <_printf_i>
 8006084:	e7eb      	b.n	800605e <_svfiprintf_r+0x1c2>
 8006086:	bf00      	nop
 8006088:	08006ecc 	.word	0x08006ecc
 800608c:	08006ed6 	.word	0x08006ed6
 8006090:	08004051 	.word	0x08004051
 8006094:	08005de5 	.word	0x08005de5
 8006098:	08006ed2 	.word	0x08006ed2

0800609c <_sbrk_r>:
 800609c:	b538      	push	{r3, r4, r5, lr}
 800609e:	4d06      	ldr	r5, [pc, #24]	; (80060b8 <_sbrk_r+0x1c>)
 80060a0:	2300      	movs	r3, #0
 80060a2:	4604      	mov	r4, r0
 80060a4:	4608      	mov	r0, r1
 80060a6:	602b      	str	r3, [r5, #0]
 80060a8:	f7fb fb0e 	bl	80016c8 <_sbrk>
 80060ac:	1c43      	adds	r3, r0, #1
 80060ae:	d102      	bne.n	80060b6 <_sbrk_r+0x1a>
 80060b0:	682b      	ldr	r3, [r5, #0]
 80060b2:	b103      	cbz	r3, 80060b6 <_sbrk_r+0x1a>
 80060b4:	6023      	str	r3, [r4, #0]
 80060b6:	bd38      	pop	{r3, r4, r5, pc}
 80060b8:	200002dc 	.word	0x200002dc

080060bc <__assert_func>:
 80060bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80060be:	4614      	mov	r4, r2
 80060c0:	461a      	mov	r2, r3
 80060c2:	4b09      	ldr	r3, [pc, #36]	; (80060e8 <__assert_func+0x2c>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	4605      	mov	r5, r0
 80060c8:	68d8      	ldr	r0, [r3, #12]
 80060ca:	b14c      	cbz	r4, 80060e0 <__assert_func+0x24>
 80060cc:	4b07      	ldr	r3, [pc, #28]	; (80060ec <__assert_func+0x30>)
 80060ce:	9100      	str	r1, [sp, #0]
 80060d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80060d4:	4906      	ldr	r1, [pc, #24]	; (80060f0 <__assert_func+0x34>)
 80060d6:	462b      	mov	r3, r5
 80060d8:	f000 f80e 	bl	80060f8 <fiprintf>
 80060dc:	f000 faa4 	bl	8006628 <abort>
 80060e0:	4b04      	ldr	r3, [pc, #16]	; (80060f4 <__assert_func+0x38>)
 80060e2:	461c      	mov	r4, r3
 80060e4:	e7f3      	b.n	80060ce <__assert_func+0x12>
 80060e6:	bf00      	nop
 80060e8:	2000000c 	.word	0x2000000c
 80060ec:	08006edd 	.word	0x08006edd
 80060f0:	08006eea 	.word	0x08006eea
 80060f4:	08006f18 	.word	0x08006f18

080060f8 <fiprintf>:
 80060f8:	b40e      	push	{r1, r2, r3}
 80060fa:	b503      	push	{r0, r1, lr}
 80060fc:	4601      	mov	r1, r0
 80060fe:	ab03      	add	r3, sp, #12
 8006100:	4805      	ldr	r0, [pc, #20]	; (8006118 <fiprintf+0x20>)
 8006102:	f853 2b04 	ldr.w	r2, [r3], #4
 8006106:	6800      	ldr	r0, [r0, #0]
 8006108:	9301      	str	r3, [sp, #4]
 800610a:	f000 f88f 	bl	800622c <_vfiprintf_r>
 800610e:	b002      	add	sp, #8
 8006110:	f85d eb04 	ldr.w	lr, [sp], #4
 8006114:	b003      	add	sp, #12
 8006116:	4770      	bx	lr
 8006118:	2000000c 	.word	0x2000000c

0800611c <__ascii_mbtowc>:
 800611c:	b082      	sub	sp, #8
 800611e:	b901      	cbnz	r1, 8006122 <__ascii_mbtowc+0x6>
 8006120:	a901      	add	r1, sp, #4
 8006122:	b142      	cbz	r2, 8006136 <__ascii_mbtowc+0x1a>
 8006124:	b14b      	cbz	r3, 800613a <__ascii_mbtowc+0x1e>
 8006126:	7813      	ldrb	r3, [r2, #0]
 8006128:	600b      	str	r3, [r1, #0]
 800612a:	7812      	ldrb	r2, [r2, #0]
 800612c:	1e10      	subs	r0, r2, #0
 800612e:	bf18      	it	ne
 8006130:	2001      	movne	r0, #1
 8006132:	b002      	add	sp, #8
 8006134:	4770      	bx	lr
 8006136:	4610      	mov	r0, r2
 8006138:	e7fb      	b.n	8006132 <__ascii_mbtowc+0x16>
 800613a:	f06f 0001 	mvn.w	r0, #1
 800613e:	e7f8      	b.n	8006132 <__ascii_mbtowc+0x16>

08006140 <memmove>:
 8006140:	4288      	cmp	r0, r1
 8006142:	b510      	push	{r4, lr}
 8006144:	eb01 0402 	add.w	r4, r1, r2
 8006148:	d902      	bls.n	8006150 <memmove+0x10>
 800614a:	4284      	cmp	r4, r0
 800614c:	4623      	mov	r3, r4
 800614e:	d807      	bhi.n	8006160 <memmove+0x20>
 8006150:	1e43      	subs	r3, r0, #1
 8006152:	42a1      	cmp	r1, r4
 8006154:	d008      	beq.n	8006168 <memmove+0x28>
 8006156:	f811 2b01 	ldrb.w	r2, [r1], #1
 800615a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800615e:	e7f8      	b.n	8006152 <memmove+0x12>
 8006160:	4402      	add	r2, r0
 8006162:	4601      	mov	r1, r0
 8006164:	428a      	cmp	r2, r1
 8006166:	d100      	bne.n	800616a <memmove+0x2a>
 8006168:	bd10      	pop	{r4, pc}
 800616a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800616e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006172:	e7f7      	b.n	8006164 <memmove+0x24>

08006174 <__malloc_lock>:
 8006174:	4801      	ldr	r0, [pc, #4]	; (800617c <__malloc_lock+0x8>)
 8006176:	f000 bc17 	b.w	80069a8 <__retarget_lock_acquire_recursive>
 800617a:	bf00      	nop
 800617c:	200002e4 	.word	0x200002e4

08006180 <__malloc_unlock>:
 8006180:	4801      	ldr	r0, [pc, #4]	; (8006188 <__malloc_unlock+0x8>)
 8006182:	f000 bc12 	b.w	80069aa <__retarget_lock_release_recursive>
 8006186:	bf00      	nop
 8006188:	200002e4 	.word	0x200002e4

0800618c <_realloc_r>:
 800618c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800618e:	4607      	mov	r7, r0
 8006190:	4614      	mov	r4, r2
 8006192:	460e      	mov	r6, r1
 8006194:	b921      	cbnz	r1, 80061a0 <_realloc_r+0x14>
 8006196:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800619a:	4611      	mov	r1, r2
 800619c:	f7ff bdc8 	b.w	8005d30 <_malloc_r>
 80061a0:	b922      	cbnz	r2, 80061ac <_realloc_r+0x20>
 80061a2:	f7ff fd75 	bl	8005c90 <_free_r>
 80061a6:	4625      	mov	r5, r4
 80061a8:	4628      	mov	r0, r5
 80061aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80061ac:	f000 fc62 	bl	8006a74 <_malloc_usable_size_r>
 80061b0:	42a0      	cmp	r0, r4
 80061b2:	d20f      	bcs.n	80061d4 <_realloc_r+0x48>
 80061b4:	4621      	mov	r1, r4
 80061b6:	4638      	mov	r0, r7
 80061b8:	f7ff fdba 	bl	8005d30 <_malloc_r>
 80061bc:	4605      	mov	r5, r0
 80061be:	2800      	cmp	r0, #0
 80061c0:	d0f2      	beq.n	80061a8 <_realloc_r+0x1c>
 80061c2:	4631      	mov	r1, r6
 80061c4:	4622      	mov	r2, r4
 80061c6:	f7ff f9c7 	bl	8005558 <memcpy>
 80061ca:	4631      	mov	r1, r6
 80061cc:	4638      	mov	r0, r7
 80061ce:	f7ff fd5f 	bl	8005c90 <_free_r>
 80061d2:	e7e9      	b.n	80061a8 <_realloc_r+0x1c>
 80061d4:	4635      	mov	r5, r6
 80061d6:	e7e7      	b.n	80061a8 <_realloc_r+0x1c>

080061d8 <__sfputc_r>:
 80061d8:	6893      	ldr	r3, [r2, #8]
 80061da:	3b01      	subs	r3, #1
 80061dc:	2b00      	cmp	r3, #0
 80061de:	b410      	push	{r4}
 80061e0:	6093      	str	r3, [r2, #8]
 80061e2:	da08      	bge.n	80061f6 <__sfputc_r+0x1e>
 80061e4:	6994      	ldr	r4, [r2, #24]
 80061e6:	42a3      	cmp	r3, r4
 80061e8:	db01      	blt.n	80061ee <__sfputc_r+0x16>
 80061ea:	290a      	cmp	r1, #10
 80061ec:	d103      	bne.n	80061f6 <__sfputc_r+0x1e>
 80061ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80061f2:	f000 b94b 	b.w	800648c <__swbuf_r>
 80061f6:	6813      	ldr	r3, [r2, #0]
 80061f8:	1c58      	adds	r0, r3, #1
 80061fa:	6010      	str	r0, [r2, #0]
 80061fc:	7019      	strb	r1, [r3, #0]
 80061fe:	4608      	mov	r0, r1
 8006200:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006204:	4770      	bx	lr

08006206 <__sfputs_r>:
 8006206:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006208:	4606      	mov	r6, r0
 800620a:	460f      	mov	r7, r1
 800620c:	4614      	mov	r4, r2
 800620e:	18d5      	adds	r5, r2, r3
 8006210:	42ac      	cmp	r4, r5
 8006212:	d101      	bne.n	8006218 <__sfputs_r+0x12>
 8006214:	2000      	movs	r0, #0
 8006216:	e007      	b.n	8006228 <__sfputs_r+0x22>
 8006218:	f814 1b01 	ldrb.w	r1, [r4], #1
 800621c:	463a      	mov	r2, r7
 800621e:	4630      	mov	r0, r6
 8006220:	f7ff ffda 	bl	80061d8 <__sfputc_r>
 8006224:	1c43      	adds	r3, r0, #1
 8006226:	d1f3      	bne.n	8006210 <__sfputs_r+0xa>
 8006228:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800622c <_vfiprintf_r>:
 800622c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006230:	460d      	mov	r5, r1
 8006232:	b09d      	sub	sp, #116	; 0x74
 8006234:	4614      	mov	r4, r2
 8006236:	4698      	mov	r8, r3
 8006238:	4606      	mov	r6, r0
 800623a:	b118      	cbz	r0, 8006244 <_vfiprintf_r+0x18>
 800623c:	6983      	ldr	r3, [r0, #24]
 800623e:	b90b      	cbnz	r3, 8006244 <_vfiprintf_r+0x18>
 8006240:	f000 fb14 	bl	800686c <__sinit>
 8006244:	4b89      	ldr	r3, [pc, #548]	; (800646c <_vfiprintf_r+0x240>)
 8006246:	429d      	cmp	r5, r3
 8006248:	d11b      	bne.n	8006282 <_vfiprintf_r+0x56>
 800624a:	6875      	ldr	r5, [r6, #4]
 800624c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800624e:	07d9      	lsls	r1, r3, #31
 8006250:	d405      	bmi.n	800625e <_vfiprintf_r+0x32>
 8006252:	89ab      	ldrh	r3, [r5, #12]
 8006254:	059a      	lsls	r2, r3, #22
 8006256:	d402      	bmi.n	800625e <_vfiprintf_r+0x32>
 8006258:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800625a:	f000 fba5 	bl	80069a8 <__retarget_lock_acquire_recursive>
 800625e:	89ab      	ldrh	r3, [r5, #12]
 8006260:	071b      	lsls	r3, r3, #28
 8006262:	d501      	bpl.n	8006268 <_vfiprintf_r+0x3c>
 8006264:	692b      	ldr	r3, [r5, #16]
 8006266:	b9eb      	cbnz	r3, 80062a4 <_vfiprintf_r+0x78>
 8006268:	4629      	mov	r1, r5
 800626a:	4630      	mov	r0, r6
 800626c:	f000 f96e 	bl	800654c <__swsetup_r>
 8006270:	b1c0      	cbz	r0, 80062a4 <_vfiprintf_r+0x78>
 8006272:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006274:	07dc      	lsls	r4, r3, #31
 8006276:	d50e      	bpl.n	8006296 <_vfiprintf_r+0x6a>
 8006278:	f04f 30ff 	mov.w	r0, #4294967295
 800627c:	b01d      	add	sp, #116	; 0x74
 800627e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006282:	4b7b      	ldr	r3, [pc, #492]	; (8006470 <_vfiprintf_r+0x244>)
 8006284:	429d      	cmp	r5, r3
 8006286:	d101      	bne.n	800628c <_vfiprintf_r+0x60>
 8006288:	68b5      	ldr	r5, [r6, #8]
 800628a:	e7df      	b.n	800624c <_vfiprintf_r+0x20>
 800628c:	4b79      	ldr	r3, [pc, #484]	; (8006474 <_vfiprintf_r+0x248>)
 800628e:	429d      	cmp	r5, r3
 8006290:	bf08      	it	eq
 8006292:	68f5      	ldreq	r5, [r6, #12]
 8006294:	e7da      	b.n	800624c <_vfiprintf_r+0x20>
 8006296:	89ab      	ldrh	r3, [r5, #12]
 8006298:	0598      	lsls	r0, r3, #22
 800629a:	d4ed      	bmi.n	8006278 <_vfiprintf_r+0x4c>
 800629c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800629e:	f000 fb84 	bl	80069aa <__retarget_lock_release_recursive>
 80062a2:	e7e9      	b.n	8006278 <_vfiprintf_r+0x4c>
 80062a4:	2300      	movs	r3, #0
 80062a6:	9309      	str	r3, [sp, #36]	; 0x24
 80062a8:	2320      	movs	r3, #32
 80062aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80062ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80062b2:	2330      	movs	r3, #48	; 0x30
 80062b4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006478 <_vfiprintf_r+0x24c>
 80062b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80062bc:	f04f 0901 	mov.w	r9, #1
 80062c0:	4623      	mov	r3, r4
 80062c2:	469a      	mov	sl, r3
 80062c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80062c8:	b10a      	cbz	r2, 80062ce <_vfiprintf_r+0xa2>
 80062ca:	2a25      	cmp	r2, #37	; 0x25
 80062cc:	d1f9      	bne.n	80062c2 <_vfiprintf_r+0x96>
 80062ce:	ebba 0b04 	subs.w	fp, sl, r4
 80062d2:	d00b      	beq.n	80062ec <_vfiprintf_r+0xc0>
 80062d4:	465b      	mov	r3, fp
 80062d6:	4622      	mov	r2, r4
 80062d8:	4629      	mov	r1, r5
 80062da:	4630      	mov	r0, r6
 80062dc:	f7ff ff93 	bl	8006206 <__sfputs_r>
 80062e0:	3001      	adds	r0, #1
 80062e2:	f000 80aa 	beq.w	800643a <_vfiprintf_r+0x20e>
 80062e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80062e8:	445a      	add	r2, fp
 80062ea:	9209      	str	r2, [sp, #36]	; 0x24
 80062ec:	f89a 3000 	ldrb.w	r3, [sl]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	f000 80a2 	beq.w	800643a <_vfiprintf_r+0x20e>
 80062f6:	2300      	movs	r3, #0
 80062f8:	f04f 32ff 	mov.w	r2, #4294967295
 80062fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006300:	f10a 0a01 	add.w	sl, sl, #1
 8006304:	9304      	str	r3, [sp, #16]
 8006306:	9307      	str	r3, [sp, #28]
 8006308:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800630c:	931a      	str	r3, [sp, #104]	; 0x68
 800630e:	4654      	mov	r4, sl
 8006310:	2205      	movs	r2, #5
 8006312:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006316:	4858      	ldr	r0, [pc, #352]	; (8006478 <_vfiprintf_r+0x24c>)
 8006318:	f7f9 ff6a 	bl	80001f0 <memchr>
 800631c:	9a04      	ldr	r2, [sp, #16]
 800631e:	b9d8      	cbnz	r0, 8006358 <_vfiprintf_r+0x12c>
 8006320:	06d1      	lsls	r1, r2, #27
 8006322:	bf44      	itt	mi
 8006324:	2320      	movmi	r3, #32
 8006326:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800632a:	0713      	lsls	r3, r2, #28
 800632c:	bf44      	itt	mi
 800632e:	232b      	movmi	r3, #43	; 0x2b
 8006330:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006334:	f89a 3000 	ldrb.w	r3, [sl]
 8006338:	2b2a      	cmp	r3, #42	; 0x2a
 800633a:	d015      	beq.n	8006368 <_vfiprintf_r+0x13c>
 800633c:	9a07      	ldr	r2, [sp, #28]
 800633e:	4654      	mov	r4, sl
 8006340:	2000      	movs	r0, #0
 8006342:	f04f 0c0a 	mov.w	ip, #10
 8006346:	4621      	mov	r1, r4
 8006348:	f811 3b01 	ldrb.w	r3, [r1], #1
 800634c:	3b30      	subs	r3, #48	; 0x30
 800634e:	2b09      	cmp	r3, #9
 8006350:	d94e      	bls.n	80063f0 <_vfiprintf_r+0x1c4>
 8006352:	b1b0      	cbz	r0, 8006382 <_vfiprintf_r+0x156>
 8006354:	9207      	str	r2, [sp, #28]
 8006356:	e014      	b.n	8006382 <_vfiprintf_r+0x156>
 8006358:	eba0 0308 	sub.w	r3, r0, r8
 800635c:	fa09 f303 	lsl.w	r3, r9, r3
 8006360:	4313      	orrs	r3, r2
 8006362:	9304      	str	r3, [sp, #16]
 8006364:	46a2      	mov	sl, r4
 8006366:	e7d2      	b.n	800630e <_vfiprintf_r+0xe2>
 8006368:	9b03      	ldr	r3, [sp, #12]
 800636a:	1d19      	adds	r1, r3, #4
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	9103      	str	r1, [sp, #12]
 8006370:	2b00      	cmp	r3, #0
 8006372:	bfbb      	ittet	lt
 8006374:	425b      	neglt	r3, r3
 8006376:	f042 0202 	orrlt.w	r2, r2, #2
 800637a:	9307      	strge	r3, [sp, #28]
 800637c:	9307      	strlt	r3, [sp, #28]
 800637e:	bfb8      	it	lt
 8006380:	9204      	strlt	r2, [sp, #16]
 8006382:	7823      	ldrb	r3, [r4, #0]
 8006384:	2b2e      	cmp	r3, #46	; 0x2e
 8006386:	d10c      	bne.n	80063a2 <_vfiprintf_r+0x176>
 8006388:	7863      	ldrb	r3, [r4, #1]
 800638a:	2b2a      	cmp	r3, #42	; 0x2a
 800638c:	d135      	bne.n	80063fa <_vfiprintf_r+0x1ce>
 800638e:	9b03      	ldr	r3, [sp, #12]
 8006390:	1d1a      	adds	r2, r3, #4
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	9203      	str	r2, [sp, #12]
 8006396:	2b00      	cmp	r3, #0
 8006398:	bfb8      	it	lt
 800639a:	f04f 33ff 	movlt.w	r3, #4294967295
 800639e:	3402      	adds	r4, #2
 80063a0:	9305      	str	r3, [sp, #20]
 80063a2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006488 <_vfiprintf_r+0x25c>
 80063a6:	7821      	ldrb	r1, [r4, #0]
 80063a8:	2203      	movs	r2, #3
 80063aa:	4650      	mov	r0, sl
 80063ac:	f7f9 ff20 	bl	80001f0 <memchr>
 80063b0:	b140      	cbz	r0, 80063c4 <_vfiprintf_r+0x198>
 80063b2:	2340      	movs	r3, #64	; 0x40
 80063b4:	eba0 000a 	sub.w	r0, r0, sl
 80063b8:	fa03 f000 	lsl.w	r0, r3, r0
 80063bc:	9b04      	ldr	r3, [sp, #16]
 80063be:	4303      	orrs	r3, r0
 80063c0:	3401      	adds	r4, #1
 80063c2:	9304      	str	r3, [sp, #16]
 80063c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063c8:	482c      	ldr	r0, [pc, #176]	; (800647c <_vfiprintf_r+0x250>)
 80063ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80063ce:	2206      	movs	r2, #6
 80063d0:	f7f9 ff0e 	bl	80001f0 <memchr>
 80063d4:	2800      	cmp	r0, #0
 80063d6:	d03f      	beq.n	8006458 <_vfiprintf_r+0x22c>
 80063d8:	4b29      	ldr	r3, [pc, #164]	; (8006480 <_vfiprintf_r+0x254>)
 80063da:	bb1b      	cbnz	r3, 8006424 <_vfiprintf_r+0x1f8>
 80063dc:	9b03      	ldr	r3, [sp, #12]
 80063de:	3307      	adds	r3, #7
 80063e0:	f023 0307 	bic.w	r3, r3, #7
 80063e4:	3308      	adds	r3, #8
 80063e6:	9303      	str	r3, [sp, #12]
 80063e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063ea:	443b      	add	r3, r7
 80063ec:	9309      	str	r3, [sp, #36]	; 0x24
 80063ee:	e767      	b.n	80062c0 <_vfiprintf_r+0x94>
 80063f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80063f4:	460c      	mov	r4, r1
 80063f6:	2001      	movs	r0, #1
 80063f8:	e7a5      	b.n	8006346 <_vfiprintf_r+0x11a>
 80063fa:	2300      	movs	r3, #0
 80063fc:	3401      	adds	r4, #1
 80063fe:	9305      	str	r3, [sp, #20]
 8006400:	4619      	mov	r1, r3
 8006402:	f04f 0c0a 	mov.w	ip, #10
 8006406:	4620      	mov	r0, r4
 8006408:	f810 2b01 	ldrb.w	r2, [r0], #1
 800640c:	3a30      	subs	r2, #48	; 0x30
 800640e:	2a09      	cmp	r2, #9
 8006410:	d903      	bls.n	800641a <_vfiprintf_r+0x1ee>
 8006412:	2b00      	cmp	r3, #0
 8006414:	d0c5      	beq.n	80063a2 <_vfiprintf_r+0x176>
 8006416:	9105      	str	r1, [sp, #20]
 8006418:	e7c3      	b.n	80063a2 <_vfiprintf_r+0x176>
 800641a:	fb0c 2101 	mla	r1, ip, r1, r2
 800641e:	4604      	mov	r4, r0
 8006420:	2301      	movs	r3, #1
 8006422:	e7f0      	b.n	8006406 <_vfiprintf_r+0x1da>
 8006424:	ab03      	add	r3, sp, #12
 8006426:	9300      	str	r3, [sp, #0]
 8006428:	462a      	mov	r2, r5
 800642a:	4b16      	ldr	r3, [pc, #88]	; (8006484 <_vfiprintf_r+0x258>)
 800642c:	a904      	add	r1, sp, #16
 800642e:	4630      	mov	r0, r6
 8006430:	f7fd fe0e 	bl	8004050 <_printf_float>
 8006434:	4607      	mov	r7, r0
 8006436:	1c78      	adds	r0, r7, #1
 8006438:	d1d6      	bne.n	80063e8 <_vfiprintf_r+0x1bc>
 800643a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800643c:	07d9      	lsls	r1, r3, #31
 800643e:	d405      	bmi.n	800644c <_vfiprintf_r+0x220>
 8006440:	89ab      	ldrh	r3, [r5, #12]
 8006442:	059a      	lsls	r2, r3, #22
 8006444:	d402      	bmi.n	800644c <_vfiprintf_r+0x220>
 8006446:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006448:	f000 faaf 	bl	80069aa <__retarget_lock_release_recursive>
 800644c:	89ab      	ldrh	r3, [r5, #12]
 800644e:	065b      	lsls	r3, r3, #25
 8006450:	f53f af12 	bmi.w	8006278 <_vfiprintf_r+0x4c>
 8006454:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006456:	e711      	b.n	800627c <_vfiprintf_r+0x50>
 8006458:	ab03      	add	r3, sp, #12
 800645a:	9300      	str	r3, [sp, #0]
 800645c:	462a      	mov	r2, r5
 800645e:	4b09      	ldr	r3, [pc, #36]	; (8006484 <_vfiprintf_r+0x258>)
 8006460:	a904      	add	r1, sp, #16
 8006462:	4630      	mov	r0, r6
 8006464:	f7fe f898 	bl	8004598 <_printf_i>
 8006468:	e7e4      	b.n	8006434 <_vfiprintf_r+0x208>
 800646a:	bf00      	nop
 800646c:	08007044 	.word	0x08007044
 8006470:	08007064 	.word	0x08007064
 8006474:	08007024 	.word	0x08007024
 8006478:	08006ecc 	.word	0x08006ecc
 800647c:	08006ed6 	.word	0x08006ed6
 8006480:	08004051 	.word	0x08004051
 8006484:	08006207 	.word	0x08006207
 8006488:	08006ed2 	.word	0x08006ed2

0800648c <__swbuf_r>:
 800648c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800648e:	460e      	mov	r6, r1
 8006490:	4614      	mov	r4, r2
 8006492:	4605      	mov	r5, r0
 8006494:	b118      	cbz	r0, 800649e <__swbuf_r+0x12>
 8006496:	6983      	ldr	r3, [r0, #24]
 8006498:	b90b      	cbnz	r3, 800649e <__swbuf_r+0x12>
 800649a:	f000 f9e7 	bl	800686c <__sinit>
 800649e:	4b21      	ldr	r3, [pc, #132]	; (8006524 <__swbuf_r+0x98>)
 80064a0:	429c      	cmp	r4, r3
 80064a2:	d12b      	bne.n	80064fc <__swbuf_r+0x70>
 80064a4:	686c      	ldr	r4, [r5, #4]
 80064a6:	69a3      	ldr	r3, [r4, #24]
 80064a8:	60a3      	str	r3, [r4, #8]
 80064aa:	89a3      	ldrh	r3, [r4, #12]
 80064ac:	071a      	lsls	r2, r3, #28
 80064ae:	d52f      	bpl.n	8006510 <__swbuf_r+0x84>
 80064b0:	6923      	ldr	r3, [r4, #16]
 80064b2:	b36b      	cbz	r3, 8006510 <__swbuf_r+0x84>
 80064b4:	6923      	ldr	r3, [r4, #16]
 80064b6:	6820      	ldr	r0, [r4, #0]
 80064b8:	1ac0      	subs	r0, r0, r3
 80064ba:	6963      	ldr	r3, [r4, #20]
 80064bc:	b2f6      	uxtb	r6, r6
 80064be:	4283      	cmp	r3, r0
 80064c0:	4637      	mov	r7, r6
 80064c2:	dc04      	bgt.n	80064ce <__swbuf_r+0x42>
 80064c4:	4621      	mov	r1, r4
 80064c6:	4628      	mov	r0, r5
 80064c8:	f000 f93c 	bl	8006744 <_fflush_r>
 80064cc:	bb30      	cbnz	r0, 800651c <__swbuf_r+0x90>
 80064ce:	68a3      	ldr	r3, [r4, #8]
 80064d0:	3b01      	subs	r3, #1
 80064d2:	60a3      	str	r3, [r4, #8]
 80064d4:	6823      	ldr	r3, [r4, #0]
 80064d6:	1c5a      	adds	r2, r3, #1
 80064d8:	6022      	str	r2, [r4, #0]
 80064da:	701e      	strb	r6, [r3, #0]
 80064dc:	6963      	ldr	r3, [r4, #20]
 80064de:	3001      	adds	r0, #1
 80064e0:	4283      	cmp	r3, r0
 80064e2:	d004      	beq.n	80064ee <__swbuf_r+0x62>
 80064e4:	89a3      	ldrh	r3, [r4, #12]
 80064e6:	07db      	lsls	r3, r3, #31
 80064e8:	d506      	bpl.n	80064f8 <__swbuf_r+0x6c>
 80064ea:	2e0a      	cmp	r6, #10
 80064ec:	d104      	bne.n	80064f8 <__swbuf_r+0x6c>
 80064ee:	4621      	mov	r1, r4
 80064f0:	4628      	mov	r0, r5
 80064f2:	f000 f927 	bl	8006744 <_fflush_r>
 80064f6:	b988      	cbnz	r0, 800651c <__swbuf_r+0x90>
 80064f8:	4638      	mov	r0, r7
 80064fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80064fc:	4b0a      	ldr	r3, [pc, #40]	; (8006528 <__swbuf_r+0x9c>)
 80064fe:	429c      	cmp	r4, r3
 8006500:	d101      	bne.n	8006506 <__swbuf_r+0x7a>
 8006502:	68ac      	ldr	r4, [r5, #8]
 8006504:	e7cf      	b.n	80064a6 <__swbuf_r+0x1a>
 8006506:	4b09      	ldr	r3, [pc, #36]	; (800652c <__swbuf_r+0xa0>)
 8006508:	429c      	cmp	r4, r3
 800650a:	bf08      	it	eq
 800650c:	68ec      	ldreq	r4, [r5, #12]
 800650e:	e7ca      	b.n	80064a6 <__swbuf_r+0x1a>
 8006510:	4621      	mov	r1, r4
 8006512:	4628      	mov	r0, r5
 8006514:	f000 f81a 	bl	800654c <__swsetup_r>
 8006518:	2800      	cmp	r0, #0
 800651a:	d0cb      	beq.n	80064b4 <__swbuf_r+0x28>
 800651c:	f04f 37ff 	mov.w	r7, #4294967295
 8006520:	e7ea      	b.n	80064f8 <__swbuf_r+0x6c>
 8006522:	bf00      	nop
 8006524:	08007044 	.word	0x08007044
 8006528:	08007064 	.word	0x08007064
 800652c:	08007024 	.word	0x08007024

08006530 <__ascii_wctomb>:
 8006530:	b149      	cbz	r1, 8006546 <__ascii_wctomb+0x16>
 8006532:	2aff      	cmp	r2, #255	; 0xff
 8006534:	bf85      	ittet	hi
 8006536:	238a      	movhi	r3, #138	; 0x8a
 8006538:	6003      	strhi	r3, [r0, #0]
 800653a:	700a      	strbls	r2, [r1, #0]
 800653c:	f04f 30ff 	movhi.w	r0, #4294967295
 8006540:	bf98      	it	ls
 8006542:	2001      	movls	r0, #1
 8006544:	4770      	bx	lr
 8006546:	4608      	mov	r0, r1
 8006548:	4770      	bx	lr
	...

0800654c <__swsetup_r>:
 800654c:	4b32      	ldr	r3, [pc, #200]	; (8006618 <__swsetup_r+0xcc>)
 800654e:	b570      	push	{r4, r5, r6, lr}
 8006550:	681d      	ldr	r5, [r3, #0]
 8006552:	4606      	mov	r6, r0
 8006554:	460c      	mov	r4, r1
 8006556:	b125      	cbz	r5, 8006562 <__swsetup_r+0x16>
 8006558:	69ab      	ldr	r3, [r5, #24]
 800655a:	b913      	cbnz	r3, 8006562 <__swsetup_r+0x16>
 800655c:	4628      	mov	r0, r5
 800655e:	f000 f985 	bl	800686c <__sinit>
 8006562:	4b2e      	ldr	r3, [pc, #184]	; (800661c <__swsetup_r+0xd0>)
 8006564:	429c      	cmp	r4, r3
 8006566:	d10f      	bne.n	8006588 <__swsetup_r+0x3c>
 8006568:	686c      	ldr	r4, [r5, #4]
 800656a:	89a3      	ldrh	r3, [r4, #12]
 800656c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006570:	0719      	lsls	r1, r3, #28
 8006572:	d42c      	bmi.n	80065ce <__swsetup_r+0x82>
 8006574:	06dd      	lsls	r5, r3, #27
 8006576:	d411      	bmi.n	800659c <__swsetup_r+0x50>
 8006578:	2309      	movs	r3, #9
 800657a:	6033      	str	r3, [r6, #0]
 800657c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006580:	81a3      	strh	r3, [r4, #12]
 8006582:	f04f 30ff 	mov.w	r0, #4294967295
 8006586:	e03e      	b.n	8006606 <__swsetup_r+0xba>
 8006588:	4b25      	ldr	r3, [pc, #148]	; (8006620 <__swsetup_r+0xd4>)
 800658a:	429c      	cmp	r4, r3
 800658c:	d101      	bne.n	8006592 <__swsetup_r+0x46>
 800658e:	68ac      	ldr	r4, [r5, #8]
 8006590:	e7eb      	b.n	800656a <__swsetup_r+0x1e>
 8006592:	4b24      	ldr	r3, [pc, #144]	; (8006624 <__swsetup_r+0xd8>)
 8006594:	429c      	cmp	r4, r3
 8006596:	bf08      	it	eq
 8006598:	68ec      	ldreq	r4, [r5, #12]
 800659a:	e7e6      	b.n	800656a <__swsetup_r+0x1e>
 800659c:	0758      	lsls	r0, r3, #29
 800659e:	d512      	bpl.n	80065c6 <__swsetup_r+0x7a>
 80065a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80065a2:	b141      	cbz	r1, 80065b6 <__swsetup_r+0x6a>
 80065a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80065a8:	4299      	cmp	r1, r3
 80065aa:	d002      	beq.n	80065b2 <__swsetup_r+0x66>
 80065ac:	4630      	mov	r0, r6
 80065ae:	f7ff fb6f 	bl	8005c90 <_free_r>
 80065b2:	2300      	movs	r3, #0
 80065b4:	6363      	str	r3, [r4, #52]	; 0x34
 80065b6:	89a3      	ldrh	r3, [r4, #12]
 80065b8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80065bc:	81a3      	strh	r3, [r4, #12]
 80065be:	2300      	movs	r3, #0
 80065c0:	6063      	str	r3, [r4, #4]
 80065c2:	6923      	ldr	r3, [r4, #16]
 80065c4:	6023      	str	r3, [r4, #0]
 80065c6:	89a3      	ldrh	r3, [r4, #12]
 80065c8:	f043 0308 	orr.w	r3, r3, #8
 80065cc:	81a3      	strh	r3, [r4, #12]
 80065ce:	6923      	ldr	r3, [r4, #16]
 80065d0:	b94b      	cbnz	r3, 80065e6 <__swsetup_r+0x9a>
 80065d2:	89a3      	ldrh	r3, [r4, #12]
 80065d4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80065d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80065dc:	d003      	beq.n	80065e6 <__swsetup_r+0x9a>
 80065de:	4621      	mov	r1, r4
 80065e0:	4630      	mov	r0, r6
 80065e2:	f000 fa07 	bl	80069f4 <__smakebuf_r>
 80065e6:	89a0      	ldrh	r0, [r4, #12]
 80065e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80065ec:	f010 0301 	ands.w	r3, r0, #1
 80065f0:	d00a      	beq.n	8006608 <__swsetup_r+0xbc>
 80065f2:	2300      	movs	r3, #0
 80065f4:	60a3      	str	r3, [r4, #8]
 80065f6:	6963      	ldr	r3, [r4, #20]
 80065f8:	425b      	negs	r3, r3
 80065fa:	61a3      	str	r3, [r4, #24]
 80065fc:	6923      	ldr	r3, [r4, #16]
 80065fe:	b943      	cbnz	r3, 8006612 <__swsetup_r+0xc6>
 8006600:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006604:	d1ba      	bne.n	800657c <__swsetup_r+0x30>
 8006606:	bd70      	pop	{r4, r5, r6, pc}
 8006608:	0781      	lsls	r1, r0, #30
 800660a:	bf58      	it	pl
 800660c:	6963      	ldrpl	r3, [r4, #20]
 800660e:	60a3      	str	r3, [r4, #8]
 8006610:	e7f4      	b.n	80065fc <__swsetup_r+0xb0>
 8006612:	2000      	movs	r0, #0
 8006614:	e7f7      	b.n	8006606 <__swsetup_r+0xba>
 8006616:	bf00      	nop
 8006618:	2000000c 	.word	0x2000000c
 800661c:	08007044 	.word	0x08007044
 8006620:	08007064 	.word	0x08007064
 8006624:	08007024 	.word	0x08007024

08006628 <abort>:
 8006628:	b508      	push	{r3, lr}
 800662a:	2006      	movs	r0, #6
 800662c:	f000 fa52 	bl	8006ad4 <raise>
 8006630:	2001      	movs	r0, #1
 8006632:	f7fa ffd1 	bl	80015d8 <_exit>
	...

08006638 <__sflush_r>:
 8006638:	898a      	ldrh	r2, [r1, #12]
 800663a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800663e:	4605      	mov	r5, r0
 8006640:	0710      	lsls	r0, r2, #28
 8006642:	460c      	mov	r4, r1
 8006644:	d458      	bmi.n	80066f8 <__sflush_r+0xc0>
 8006646:	684b      	ldr	r3, [r1, #4]
 8006648:	2b00      	cmp	r3, #0
 800664a:	dc05      	bgt.n	8006658 <__sflush_r+0x20>
 800664c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800664e:	2b00      	cmp	r3, #0
 8006650:	dc02      	bgt.n	8006658 <__sflush_r+0x20>
 8006652:	2000      	movs	r0, #0
 8006654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006658:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800665a:	2e00      	cmp	r6, #0
 800665c:	d0f9      	beq.n	8006652 <__sflush_r+0x1a>
 800665e:	2300      	movs	r3, #0
 8006660:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006664:	682f      	ldr	r7, [r5, #0]
 8006666:	602b      	str	r3, [r5, #0]
 8006668:	d032      	beq.n	80066d0 <__sflush_r+0x98>
 800666a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800666c:	89a3      	ldrh	r3, [r4, #12]
 800666e:	075a      	lsls	r2, r3, #29
 8006670:	d505      	bpl.n	800667e <__sflush_r+0x46>
 8006672:	6863      	ldr	r3, [r4, #4]
 8006674:	1ac0      	subs	r0, r0, r3
 8006676:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006678:	b10b      	cbz	r3, 800667e <__sflush_r+0x46>
 800667a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800667c:	1ac0      	subs	r0, r0, r3
 800667e:	2300      	movs	r3, #0
 8006680:	4602      	mov	r2, r0
 8006682:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006684:	6a21      	ldr	r1, [r4, #32]
 8006686:	4628      	mov	r0, r5
 8006688:	47b0      	blx	r6
 800668a:	1c43      	adds	r3, r0, #1
 800668c:	89a3      	ldrh	r3, [r4, #12]
 800668e:	d106      	bne.n	800669e <__sflush_r+0x66>
 8006690:	6829      	ldr	r1, [r5, #0]
 8006692:	291d      	cmp	r1, #29
 8006694:	d82c      	bhi.n	80066f0 <__sflush_r+0xb8>
 8006696:	4a2a      	ldr	r2, [pc, #168]	; (8006740 <__sflush_r+0x108>)
 8006698:	40ca      	lsrs	r2, r1
 800669a:	07d6      	lsls	r6, r2, #31
 800669c:	d528      	bpl.n	80066f0 <__sflush_r+0xb8>
 800669e:	2200      	movs	r2, #0
 80066a0:	6062      	str	r2, [r4, #4]
 80066a2:	04d9      	lsls	r1, r3, #19
 80066a4:	6922      	ldr	r2, [r4, #16]
 80066a6:	6022      	str	r2, [r4, #0]
 80066a8:	d504      	bpl.n	80066b4 <__sflush_r+0x7c>
 80066aa:	1c42      	adds	r2, r0, #1
 80066ac:	d101      	bne.n	80066b2 <__sflush_r+0x7a>
 80066ae:	682b      	ldr	r3, [r5, #0]
 80066b0:	b903      	cbnz	r3, 80066b4 <__sflush_r+0x7c>
 80066b2:	6560      	str	r0, [r4, #84]	; 0x54
 80066b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80066b6:	602f      	str	r7, [r5, #0]
 80066b8:	2900      	cmp	r1, #0
 80066ba:	d0ca      	beq.n	8006652 <__sflush_r+0x1a>
 80066bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80066c0:	4299      	cmp	r1, r3
 80066c2:	d002      	beq.n	80066ca <__sflush_r+0x92>
 80066c4:	4628      	mov	r0, r5
 80066c6:	f7ff fae3 	bl	8005c90 <_free_r>
 80066ca:	2000      	movs	r0, #0
 80066cc:	6360      	str	r0, [r4, #52]	; 0x34
 80066ce:	e7c1      	b.n	8006654 <__sflush_r+0x1c>
 80066d0:	6a21      	ldr	r1, [r4, #32]
 80066d2:	2301      	movs	r3, #1
 80066d4:	4628      	mov	r0, r5
 80066d6:	47b0      	blx	r6
 80066d8:	1c41      	adds	r1, r0, #1
 80066da:	d1c7      	bne.n	800666c <__sflush_r+0x34>
 80066dc:	682b      	ldr	r3, [r5, #0]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d0c4      	beq.n	800666c <__sflush_r+0x34>
 80066e2:	2b1d      	cmp	r3, #29
 80066e4:	d001      	beq.n	80066ea <__sflush_r+0xb2>
 80066e6:	2b16      	cmp	r3, #22
 80066e8:	d101      	bne.n	80066ee <__sflush_r+0xb6>
 80066ea:	602f      	str	r7, [r5, #0]
 80066ec:	e7b1      	b.n	8006652 <__sflush_r+0x1a>
 80066ee:	89a3      	ldrh	r3, [r4, #12]
 80066f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066f4:	81a3      	strh	r3, [r4, #12]
 80066f6:	e7ad      	b.n	8006654 <__sflush_r+0x1c>
 80066f8:	690f      	ldr	r7, [r1, #16]
 80066fa:	2f00      	cmp	r7, #0
 80066fc:	d0a9      	beq.n	8006652 <__sflush_r+0x1a>
 80066fe:	0793      	lsls	r3, r2, #30
 8006700:	680e      	ldr	r6, [r1, #0]
 8006702:	bf08      	it	eq
 8006704:	694b      	ldreq	r3, [r1, #20]
 8006706:	600f      	str	r7, [r1, #0]
 8006708:	bf18      	it	ne
 800670a:	2300      	movne	r3, #0
 800670c:	eba6 0807 	sub.w	r8, r6, r7
 8006710:	608b      	str	r3, [r1, #8]
 8006712:	f1b8 0f00 	cmp.w	r8, #0
 8006716:	dd9c      	ble.n	8006652 <__sflush_r+0x1a>
 8006718:	6a21      	ldr	r1, [r4, #32]
 800671a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800671c:	4643      	mov	r3, r8
 800671e:	463a      	mov	r2, r7
 8006720:	4628      	mov	r0, r5
 8006722:	47b0      	blx	r6
 8006724:	2800      	cmp	r0, #0
 8006726:	dc06      	bgt.n	8006736 <__sflush_r+0xfe>
 8006728:	89a3      	ldrh	r3, [r4, #12]
 800672a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800672e:	81a3      	strh	r3, [r4, #12]
 8006730:	f04f 30ff 	mov.w	r0, #4294967295
 8006734:	e78e      	b.n	8006654 <__sflush_r+0x1c>
 8006736:	4407      	add	r7, r0
 8006738:	eba8 0800 	sub.w	r8, r8, r0
 800673c:	e7e9      	b.n	8006712 <__sflush_r+0xda>
 800673e:	bf00      	nop
 8006740:	20400001 	.word	0x20400001

08006744 <_fflush_r>:
 8006744:	b538      	push	{r3, r4, r5, lr}
 8006746:	690b      	ldr	r3, [r1, #16]
 8006748:	4605      	mov	r5, r0
 800674a:	460c      	mov	r4, r1
 800674c:	b913      	cbnz	r3, 8006754 <_fflush_r+0x10>
 800674e:	2500      	movs	r5, #0
 8006750:	4628      	mov	r0, r5
 8006752:	bd38      	pop	{r3, r4, r5, pc}
 8006754:	b118      	cbz	r0, 800675e <_fflush_r+0x1a>
 8006756:	6983      	ldr	r3, [r0, #24]
 8006758:	b90b      	cbnz	r3, 800675e <_fflush_r+0x1a>
 800675a:	f000 f887 	bl	800686c <__sinit>
 800675e:	4b14      	ldr	r3, [pc, #80]	; (80067b0 <_fflush_r+0x6c>)
 8006760:	429c      	cmp	r4, r3
 8006762:	d11b      	bne.n	800679c <_fflush_r+0x58>
 8006764:	686c      	ldr	r4, [r5, #4]
 8006766:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d0ef      	beq.n	800674e <_fflush_r+0xa>
 800676e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006770:	07d0      	lsls	r0, r2, #31
 8006772:	d404      	bmi.n	800677e <_fflush_r+0x3a>
 8006774:	0599      	lsls	r1, r3, #22
 8006776:	d402      	bmi.n	800677e <_fflush_r+0x3a>
 8006778:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800677a:	f000 f915 	bl	80069a8 <__retarget_lock_acquire_recursive>
 800677e:	4628      	mov	r0, r5
 8006780:	4621      	mov	r1, r4
 8006782:	f7ff ff59 	bl	8006638 <__sflush_r>
 8006786:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006788:	07da      	lsls	r2, r3, #31
 800678a:	4605      	mov	r5, r0
 800678c:	d4e0      	bmi.n	8006750 <_fflush_r+0xc>
 800678e:	89a3      	ldrh	r3, [r4, #12]
 8006790:	059b      	lsls	r3, r3, #22
 8006792:	d4dd      	bmi.n	8006750 <_fflush_r+0xc>
 8006794:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006796:	f000 f908 	bl	80069aa <__retarget_lock_release_recursive>
 800679a:	e7d9      	b.n	8006750 <_fflush_r+0xc>
 800679c:	4b05      	ldr	r3, [pc, #20]	; (80067b4 <_fflush_r+0x70>)
 800679e:	429c      	cmp	r4, r3
 80067a0:	d101      	bne.n	80067a6 <_fflush_r+0x62>
 80067a2:	68ac      	ldr	r4, [r5, #8]
 80067a4:	e7df      	b.n	8006766 <_fflush_r+0x22>
 80067a6:	4b04      	ldr	r3, [pc, #16]	; (80067b8 <_fflush_r+0x74>)
 80067a8:	429c      	cmp	r4, r3
 80067aa:	bf08      	it	eq
 80067ac:	68ec      	ldreq	r4, [r5, #12]
 80067ae:	e7da      	b.n	8006766 <_fflush_r+0x22>
 80067b0:	08007044 	.word	0x08007044
 80067b4:	08007064 	.word	0x08007064
 80067b8:	08007024 	.word	0x08007024

080067bc <std>:
 80067bc:	2300      	movs	r3, #0
 80067be:	b510      	push	{r4, lr}
 80067c0:	4604      	mov	r4, r0
 80067c2:	e9c0 3300 	strd	r3, r3, [r0]
 80067c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80067ca:	6083      	str	r3, [r0, #8]
 80067cc:	8181      	strh	r1, [r0, #12]
 80067ce:	6643      	str	r3, [r0, #100]	; 0x64
 80067d0:	81c2      	strh	r2, [r0, #14]
 80067d2:	6183      	str	r3, [r0, #24]
 80067d4:	4619      	mov	r1, r3
 80067d6:	2208      	movs	r2, #8
 80067d8:	305c      	adds	r0, #92	; 0x5c
 80067da:	f7fd fb91 	bl	8003f00 <memset>
 80067de:	4b05      	ldr	r3, [pc, #20]	; (80067f4 <std+0x38>)
 80067e0:	6263      	str	r3, [r4, #36]	; 0x24
 80067e2:	4b05      	ldr	r3, [pc, #20]	; (80067f8 <std+0x3c>)
 80067e4:	62a3      	str	r3, [r4, #40]	; 0x28
 80067e6:	4b05      	ldr	r3, [pc, #20]	; (80067fc <std+0x40>)
 80067e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80067ea:	4b05      	ldr	r3, [pc, #20]	; (8006800 <std+0x44>)
 80067ec:	6224      	str	r4, [r4, #32]
 80067ee:	6323      	str	r3, [r4, #48]	; 0x30
 80067f0:	bd10      	pop	{r4, pc}
 80067f2:	bf00      	nop
 80067f4:	08006b0d 	.word	0x08006b0d
 80067f8:	08006b2f 	.word	0x08006b2f
 80067fc:	08006b67 	.word	0x08006b67
 8006800:	08006b8b 	.word	0x08006b8b

08006804 <_cleanup_r>:
 8006804:	4901      	ldr	r1, [pc, #4]	; (800680c <_cleanup_r+0x8>)
 8006806:	f000 b8af 	b.w	8006968 <_fwalk_reent>
 800680a:	bf00      	nop
 800680c:	08006745 	.word	0x08006745

08006810 <__sfmoreglue>:
 8006810:	b570      	push	{r4, r5, r6, lr}
 8006812:	1e4a      	subs	r2, r1, #1
 8006814:	2568      	movs	r5, #104	; 0x68
 8006816:	4355      	muls	r5, r2
 8006818:	460e      	mov	r6, r1
 800681a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800681e:	f7ff fa87 	bl	8005d30 <_malloc_r>
 8006822:	4604      	mov	r4, r0
 8006824:	b140      	cbz	r0, 8006838 <__sfmoreglue+0x28>
 8006826:	2100      	movs	r1, #0
 8006828:	e9c0 1600 	strd	r1, r6, [r0]
 800682c:	300c      	adds	r0, #12
 800682e:	60a0      	str	r0, [r4, #8]
 8006830:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006834:	f7fd fb64 	bl	8003f00 <memset>
 8006838:	4620      	mov	r0, r4
 800683a:	bd70      	pop	{r4, r5, r6, pc}

0800683c <__sfp_lock_acquire>:
 800683c:	4801      	ldr	r0, [pc, #4]	; (8006844 <__sfp_lock_acquire+0x8>)
 800683e:	f000 b8b3 	b.w	80069a8 <__retarget_lock_acquire_recursive>
 8006842:	bf00      	nop
 8006844:	200002e8 	.word	0x200002e8

08006848 <__sfp_lock_release>:
 8006848:	4801      	ldr	r0, [pc, #4]	; (8006850 <__sfp_lock_release+0x8>)
 800684a:	f000 b8ae 	b.w	80069aa <__retarget_lock_release_recursive>
 800684e:	bf00      	nop
 8006850:	200002e8 	.word	0x200002e8

08006854 <__sinit_lock_acquire>:
 8006854:	4801      	ldr	r0, [pc, #4]	; (800685c <__sinit_lock_acquire+0x8>)
 8006856:	f000 b8a7 	b.w	80069a8 <__retarget_lock_acquire_recursive>
 800685a:	bf00      	nop
 800685c:	200002e3 	.word	0x200002e3

08006860 <__sinit_lock_release>:
 8006860:	4801      	ldr	r0, [pc, #4]	; (8006868 <__sinit_lock_release+0x8>)
 8006862:	f000 b8a2 	b.w	80069aa <__retarget_lock_release_recursive>
 8006866:	bf00      	nop
 8006868:	200002e3 	.word	0x200002e3

0800686c <__sinit>:
 800686c:	b510      	push	{r4, lr}
 800686e:	4604      	mov	r4, r0
 8006870:	f7ff fff0 	bl	8006854 <__sinit_lock_acquire>
 8006874:	69a3      	ldr	r3, [r4, #24]
 8006876:	b11b      	cbz	r3, 8006880 <__sinit+0x14>
 8006878:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800687c:	f7ff bff0 	b.w	8006860 <__sinit_lock_release>
 8006880:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006884:	6523      	str	r3, [r4, #80]	; 0x50
 8006886:	4b13      	ldr	r3, [pc, #76]	; (80068d4 <__sinit+0x68>)
 8006888:	4a13      	ldr	r2, [pc, #76]	; (80068d8 <__sinit+0x6c>)
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	62a2      	str	r2, [r4, #40]	; 0x28
 800688e:	42a3      	cmp	r3, r4
 8006890:	bf04      	itt	eq
 8006892:	2301      	moveq	r3, #1
 8006894:	61a3      	streq	r3, [r4, #24]
 8006896:	4620      	mov	r0, r4
 8006898:	f000 f820 	bl	80068dc <__sfp>
 800689c:	6060      	str	r0, [r4, #4]
 800689e:	4620      	mov	r0, r4
 80068a0:	f000 f81c 	bl	80068dc <__sfp>
 80068a4:	60a0      	str	r0, [r4, #8]
 80068a6:	4620      	mov	r0, r4
 80068a8:	f000 f818 	bl	80068dc <__sfp>
 80068ac:	2200      	movs	r2, #0
 80068ae:	60e0      	str	r0, [r4, #12]
 80068b0:	2104      	movs	r1, #4
 80068b2:	6860      	ldr	r0, [r4, #4]
 80068b4:	f7ff ff82 	bl	80067bc <std>
 80068b8:	68a0      	ldr	r0, [r4, #8]
 80068ba:	2201      	movs	r2, #1
 80068bc:	2109      	movs	r1, #9
 80068be:	f7ff ff7d 	bl	80067bc <std>
 80068c2:	68e0      	ldr	r0, [r4, #12]
 80068c4:	2202      	movs	r2, #2
 80068c6:	2112      	movs	r1, #18
 80068c8:	f7ff ff78 	bl	80067bc <std>
 80068cc:	2301      	movs	r3, #1
 80068ce:	61a3      	str	r3, [r4, #24]
 80068d0:	e7d2      	b.n	8006878 <__sinit+0xc>
 80068d2:	bf00      	nop
 80068d4:	08006ca0 	.word	0x08006ca0
 80068d8:	08006805 	.word	0x08006805

080068dc <__sfp>:
 80068dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068de:	4607      	mov	r7, r0
 80068e0:	f7ff ffac 	bl	800683c <__sfp_lock_acquire>
 80068e4:	4b1e      	ldr	r3, [pc, #120]	; (8006960 <__sfp+0x84>)
 80068e6:	681e      	ldr	r6, [r3, #0]
 80068e8:	69b3      	ldr	r3, [r6, #24]
 80068ea:	b913      	cbnz	r3, 80068f2 <__sfp+0x16>
 80068ec:	4630      	mov	r0, r6
 80068ee:	f7ff ffbd 	bl	800686c <__sinit>
 80068f2:	3648      	adds	r6, #72	; 0x48
 80068f4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80068f8:	3b01      	subs	r3, #1
 80068fa:	d503      	bpl.n	8006904 <__sfp+0x28>
 80068fc:	6833      	ldr	r3, [r6, #0]
 80068fe:	b30b      	cbz	r3, 8006944 <__sfp+0x68>
 8006900:	6836      	ldr	r6, [r6, #0]
 8006902:	e7f7      	b.n	80068f4 <__sfp+0x18>
 8006904:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006908:	b9d5      	cbnz	r5, 8006940 <__sfp+0x64>
 800690a:	4b16      	ldr	r3, [pc, #88]	; (8006964 <__sfp+0x88>)
 800690c:	60e3      	str	r3, [r4, #12]
 800690e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006912:	6665      	str	r5, [r4, #100]	; 0x64
 8006914:	f000 f847 	bl	80069a6 <__retarget_lock_init_recursive>
 8006918:	f7ff ff96 	bl	8006848 <__sfp_lock_release>
 800691c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006920:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006924:	6025      	str	r5, [r4, #0]
 8006926:	61a5      	str	r5, [r4, #24]
 8006928:	2208      	movs	r2, #8
 800692a:	4629      	mov	r1, r5
 800692c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006930:	f7fd fae6 	bl	8003f00 <memset>
 8006934:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006938:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800693c:	4620      	mov	r0, r4
 800693e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006940:	3468      	adds	r4, #104	; 0x68
 8006942:	e7d9      	b.n	80068f8 <__sfp+0x1c>
 8006944:	2104      	movs	r1, #4
 8006946:	4638      	mov	r0, r7
 8006948:	f7ff ff62 	bl	8006810 <__sfmoreglue>
 800694c:	4604      	mov	r4, r0
 800694e:	6030      	str	r0, [r6, #0]
 8006950:	2800      	cmp	r0, #0
 8006952:	d1d5      	bne.n	8006900 <__sfp+0x24>
 8006954:	f7ff ff78 	bl	8006848 <__sfp_lock_release>
 8006958:	230c      	movs	r3, #12
 800695a:	603b      	str	r3, [r7, #0]
 800695c:	e7ee      	b.n	800693c <__sfp+0x60>
 800695e:	bf00      	nop
 8006960:	08006ca0 	.word	0x08006ca0
 8006964:	ffff0001 	.word	0xffff0001

08006968 <_fwalk_reent>:
 8006968:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800696c:	4606      	mov	r6, r0
 800696e:	4688      	mov	r8, r1
 8006970:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006974:	2700      	movs	r7, #0
 8006976:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800697a:	f1b9 0901 	subs.w	r9, r9, #1
 800697e:	d505      	bpl.n	800698c <_fwalk_reent+0x24>
 8006980:	6824      	ldr	r4, [r4, #0]
 8006982:	2c00      	cmp	r4, #0
 8006984:	d1f7      	bne.n	8006976 <_fwalk_reent+0xe>
 8006986:	4638      	mov	r0, r7
 8006988:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800698c:	89ab      	ldrh	r3, [r5, #12]
 800698e:	2b01      	cmp	r3, #1
 8006990:	d907      	bls.n	80069a2 <_fwalk_reent+0x3a>
 8006992:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006996:	3301      	adds	r3, #1
 8006998:	d003      	beq.n	80069a2 <_fwalk_reent+0x3a>
 800699a:	4629      	mov	r1, r5
 800699c:	4630      	mov	r0, r6
 800699e:	47c0      	blx	r8
 80069a0:	4307      	orrs	r7, r0
 80069a2:	3568      	adds	r5, #104	; 0x68
 80069a4:	e7e9      	b.n	800697a <_fwalk_reent+0x12>

080069a6 <__retarget_lock_init_recursive>:
 80069a6:	4770      	bx	lr

080069a8 <__retarget_lock_acquire_recursive>:
 80069a8:	4770      	bx	lr

080069aa <__retarget_lock_release_recursive>:
 80069aa:	4770      	bx	lr

080069ac <__swhatbuf_r>:
 80069ac:	b570      	push	{r4, r5, r6, lr}
 80069ae:	460e      	mov	r6, r1
 80069b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069b4:	2900      	cmp	r1, #0
 80069b6:	b096      	sub	sp, #88	; 0x58
 80069b8:	4614      	mov	r4, r2
 80069ba:	461d      	mov	r5, r3
 80069bc:	da07      	bge.n	80069ce <__swhatbuf_r+0x22>
 80069be:	2300      	movs	r3, #0
 80069c0:	602b      	str	r3, [r5, #0]
 80069c2:	89b3      	ldrh	r3, [r6, #12]
 80069c4:	061a      	lsls	r2, r3, #24
 80069c6:	d410      	bmi.n	80069ea <__swhatbuf_r+0x3e>
 80069c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80069cc:	e00e      	b.n	80069ec <__swhatbuf_r+0x40>
 80069ce:	466a      	mov	r2, sp
 80069d0:	f000 f902 	bl	8006bd8 <_fstat_r>
 80069d4:	2800      	cmp	r0, #0
 80069d6:	dbf2      	blt.n	80069be <__swhatbuf_r+0x12>
 80069d8:	9a01      	ldr	r2, [sp, #4]
 80069da:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80069de:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80069e2:	425a      	negs	r2, r3
 80069e4:	415a      	adcs	r2, r3
 80069e6:	602a      	str	r2, [r5, #0]
 80069e8:	e7ee      	b.n	80069c8 <__swhatbuf_r+0x1c>
 80069ea:	2340      	movs	r3, #64	; 0x40
 80069ec:	2000      	movs	r0, #0
 80069ee:	6023      	str	r3, [r4, #0]
 80069f0:	b016      	add	sp, #88	; 0x58
 80069f2:	bd70      	pop	{r4, r5, r6, pc}

080069f4 <__smakebuf_r>:
 80069f4:	898b      	ldrh	r3, [r1, #12]
 80069f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80069f8:	079d      	lsls	r5, r3, #30
 80069fa:	4606      	mov	r6, r0
 80069fc:	460c      	mov	r4, r1
 80069fe:	d507      	bpl.n	8006a10 <__smakebuf_r+0x1c>
 8006a00:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006a04:	6023      	str	r3, [r4, #0]
 8006a06:	6123      	str	r3, [r4, #16]
 8006a08:	2301      	movs	r3, #1
 8006a0a:	6163      	str	r3, [r4, #20]
 8006a0c:	b002      	add	sp, #8
 8006a0e:	bd70      	pop	{r4, r5, r6, pc}
 8006a10:	ab01      	add	r3, sp, #4
 8006a12:	466a      	mov	r2, sp
 8006a14:	f7ff ffca 	bl	80069ac <__swhatbuf_r>
 8006a18:	9900      	ldr	r1, [sp, #0]
 8006a1a:	4605      	mov	r5, r0
 8006a1c:	4630      	mov	r0, r6
 8006a1e:	f7ff f987 	bl	8005d30 <_malloc_r>
 8006a22:	b948      	cbnz	r0, 8006a38 <__smakebuf_r+0x44>
 8006a24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a28:	059a      	lsls	r2, r3, #22
 8006a2a:	d4ef      	bmi.n	8006a0c <__smakebuf_r+0x18>
 8006a2c:	f023 0303 	bic.w	r3, r3, #3
 8006a30:	f043 0302 	orr.w	r3, r3, #2
 8006a34:	81a3      	strh	r3, [r4, #12]
 8006a36:	e7e3      	b.n	8006a00 <__smakebuf_r+0xc>
 8006a38:	4b0d      	ldr	r3, [pc, #52]	; (8006a70 <__smakebuf_r+0x7c>)
 8006a3a:	62b3      	str	r3, [r6, #40]	; 0x28
 8006a3c:	89a3      	ldrh	r3, [r4, #12]
 8006a3e:	6020      	str	r0, [r4, #0]
 8006a40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a44:	81a3      	strh	r3, [r4, #12]
 8006a46:	9b00      	ldr	r3, [sp, #0]
 8006a48:	6163      	str	r3, [r4, #20]
 8006a4a:	9b01      	ldr	r3, [sp, #4]
 8006a4c:	6120      	str	r0, [r4, #16]
 8006a4e:	b15b      	cbz	r3, 8006a68 <__smakebuf_r+0x74>
 8006a50:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a54:	4630      	mov	r0, r6
 8006a56:	f000 f8d1 	bl	8006bfc <_isatty_r>
 8006a5a:	b128      	cbz	r0, 8006a68 <__smakebuf_r+0x74>
 8006a5c:	89a3      	ldrh	r3, [r4, #12]
 8006a5e:	f023 0303 	bic.w	r3, r3, #3
 8006a62:	f043 0301 	orr.w	r3, r3, #1
 8006a66:	81a3      	strh	r3, [r4, #12]
 8006a68:	89a0      	ldrh	r0, [r4, #12]
 8006a6a:	4305      	orrs	r5, r0
 8006a6c:	81a5      	strh	r5, [r4, #12]
 8006a6e:	e7cd      	b.n	8006a0c <__smakebuf_r+0x18>
 8006a70:	08006805 	.word	0x08006805

08006a74 <_malloc_usable_size_r>:
 8006a74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a78:	1f18      	subs	r0, r3, #4
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	bfbc      	itt	lt
 8006a7e:	580b      	ldrlt	r3, [r1, r0]
 8006a80:	18c0      	addlt	r0, r0, r3
 8006a82:	4770      	bx	lr

08006a84 <_raise_r>:
 8006a84:	291f      	cmp	r1, #31
 8006a86:	b538      	push	{r3, r4, r5, lr}
 8006a88:	4604      	mov	r4, r0
 8006a8a:	460d      	mov	r5, r1
 8006a8c:	d904      	bls.n	8006a98 <_raise_r+0x14>
 8006a8e:	2316      	movs	r3, #22
 8006a90:	6003      	str	r3, [r0, #0]
 8006a92:	f04f 30ff 	mov.w	r0, #4294967295
 8006a96:	bd38      	pop	{r3, r4, r5, pc}
 8006a98:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006a9a:	b112      	cbz	r2, 8006aa2 <_raise_r+0x1e>
 8006a9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006aa0:	b94b      	cbnz	r3, 8006ab6 <_raise_r+0x32>
 8006aa2:	4620      	mov	r0, r4
 8006aa4:	f000 f830 	bl	8006b08 <_getpid_r>
 8006aa8:	462a      	mov	r2, r5
 8006aaa:	4601      	mov	r1, r0
 8006aac:	4620      	mov	r0, r4
 8006aae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ab2:	f000 b817 	b.w	8006ae4 <_kill_r>
 8006ab6:	2b01      	cmp	r3, #1
 8006ab8:	d00a      	beq.n	8006ad0 <_raise_r+0x4c>
 8006aba:	1c59      	adds	r1, r3, #1
 8006abc:	d103      	bne.n	8006ac6 <_raise_r+0x42>
 8006abe:	2316      	movs	r3, #22
 8006ac0:	6003      	str	r3, [r0, #0]
 8006ac2:	2001      	movs	r0, #1
 8006ac4:	e7e7      	b.n	8006a96 <_raise_r+0x12>
 8006ac6:	2400      	movs	r4, #0
 8006ac8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006acc:	4628      	mov	r0, r5
 8006ace:	4798      	blx	r3
 8006ad0:	2000      	movs	r0, #0
 8006ad2:	e7e0      	b.n	8006a96 <_raise_r+0x12>

08006ad4 <raise>:
 8006ad4:	4b02      	ldr	r3, [pc, #8]	; (8006ae0 <raise+0xc>)
 8006ad6:	4601      	mov	r1, r0
 8006ad8:	6818      	ldr	r0, [r3, #0]
 8006ada:	f7ff bfd3 	b.w	8006a84 <_raise_r>
 8006ade:	bf00      	nop
 8006ae0:	2000000c 	.word	0x2000000c

08006ae4 <_kill_r>:
 8006ae4:	b538      	push	{r3, r4, r5, lr}
 8006ae6:	4d07      	ldr	r5, [pc, #28]	; (8006b04 <_kill_r+0x20>)
 8006ae8:	2300      	movs	r3, #0
 8006aea:	4604      	mov	r4, r0
 8006aec:	4608      	mov	r0, r1
 8006aee:	4611      	mov	r1, r2
 8006af0:	602b      	str	r3, [r5, #0]
 8006af2:	f7fa fd61 	bl	80015b8 <_kill>
 8006af6:	1c43      	adds	r3, r0, #1
 8006af8:	d102      	bne.n	8006b00 <_kill_r+0x1c>
 8006afa:	682b      	ldr	r3, [r5, #0]
 8006afc:	b103      	cbz	r3, 8006b00 <_kill_r+0x1c>
 8006afe:	6023      	str	r3, [r4, #0]
 8006b00:	bd38      	pop	{r3, r4, r5, pc}
 8006b02:	bf00      	nop
 8006b04:	200002dc 	.word	0x200002dc

08006b08 <_getpid_r>:
 8006b08:	f7fa bd4e 	b.w	80015a8 <_getpid>

08006b0c <__sread>:
 8006b0c:	b510      	push	{r4, lr}
 8006b0e:	460c      	mov	r4, r1
 8006b10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b14:	f000 f894 	bl	8006c40 <_read_r>
 8006b18:	2800      	cmp	r0, #0
 8006b1a:	bfab      	itete	ge
 8006b1c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006b1e:	89a3      	ldrhlt	r3, [r4, #12]
 8006b20:	181b      	addge	r3, r3, r0
 8006b22:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006b26:	bfac      	ite	ge
 8006b28:	6563      	strge	r3, [r4, #84]	; 0x54
 8006b2a:	81a3      	strhlt	r3, [r4, #12]
 8006b2c:	bd10      	pop	{r4, pc}

08006b2e <__swrite>:
 8006b2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b32:	461f      	mov	r7, r3
 8006b34:	898b      	ldrh	r3, [r1, #12]
 8006b36:	05db      	lsls	r3, r3, #23
 8006b38:	4605      	mov	r5, r0
 8006b3a:	460c      	mov	r4, r1
 8006b3c:	4616      	mov	r6, r2
 8006b3e:	d505      	bpl.n	8006b4c <__swrite+0x1e>
 8006b40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b44:	2302      	movs	r3, #2
 8006b46:	2200      	movs	r2, #0
 8006b48:	f000 f868 	bl	8006c1c <_lseek_r>
 8006b4c:	89a3      	ldrh	r3, [r4, #12]
 8006b4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b52:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006b56:	81a3      	strh	r3, [r4, #12]
 8006b58:	4632      	mov	r2, r6
 8006b5a:	463b      	mov	r3, r7
 8006b5c:	4628      	mov	r0, r5
 8006b5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b62:	f000 b817 	b.w	8006b94 <_write_r>

08006b66 <__sseek>:
 8006b66:	b510      	push	{r4, lr}
 8006b68:	460c      	mov	r4, r1
 8006b6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b6e:	f000 f855 	bl	8006c1c <_lseek_r>
 8006b72:	1c43      	adds	r3, r0, #1
 8006b74:	89a3      	ldrh	r3, [r4, #12]
 8006b76:	bf15      	itete	ne
 8006b78:	6560      	strne	r0, [r4, #84]	; 0x54
 8006b7a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006b7e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006b82:	81a3      	strheq	r3, [r4, #12]
 8006b84:	bf18      	it	ne
 8006b86:	81a3      	strhne	r3, [r4, #12]
 8006b88:	bd10      	pop	{r4, pc}

08006b8a <__sclose>:
 8006b8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b8e:	f000 b813 	b.w	8006bb8 <_close_r>
	...

08006b94 <_write_r>:
 8006b94:	b538      	push	{r3, r4, r5, lr}
 8006b96:	4d07      	ldr	r5, [pc, #28]	; (8006bb4 <_write_r+0x20>)
 8006b98:	4604      	mov	r4, r0
 8006b9a:	4608      	mov	r0, r1
 8006b9c:	4611      	mov	r1, r2
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	602a      	str	r2, [r5, #0]
 8006ba2:	461a      	mov	r2, r3
 8006ba4:	f7fa fd3f 	bl	8001626 <_write>
 8006ba8:	1c43      	adds	r3, r0, #1
 8006baa:	d102      	bne.n	8006bb2 <_write_r+0x1e>
 8006bac:	682b      	ldr	r3, [r5, #0]
 8006bae:	b103      	cbz	r3, 8006bb2 <_write_r+0x1e>
 8006bb0:	6023      	str	r3, [r4, #0]
 8006bb2:	bd38      	pop	{r3, r4, r5, pc}
 8006bb4:	200002dc 	.word	0x200002dc

08006bb8 <_close_r>:
 8006bb8:	b538      	push	{r3, r4, r5, lr}
 8006bba:	4d06      	ldr	r5, [pc, #24]	; (8006bd4 <_close_r+0x1c>)
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	4604      	mov	r4, r0
 8006bc0:	4608      	mov	r0, r1
 8006bc2:	602b      	str	r3, [r5, #0]
 8006bc4:	f7fa fd4b 	bl	800165e <_close>
 8006bc8:	1c43      	adds	r3, r0, #1
 8006bca:	d102      	bne.n	8006bd2 <_close_r+0x1a>
 8006bcc:	682b      	ldr	r3, [r5, #0]
 8006bce:	b103      	cbz	r3, 8006bd2 <_close_r+0x1a>
 8006bd0:	6023      	str	r3, [r4, #0]
 8006bd2:	bd38      	pop	{r3, r4, r5, pc}
 8006bd4:	200002dc 	.word	0x200002dc

08006bd8 <_fstat_r>:
 8006bd8:	b538      	push	{r3, r4, r5, lr}
 8006bda:	4d07      	ldr	r5, [pc, #28]	; (8006bf8 <_fstat_r+0x20>)
 8006bdc:	2300      	movs	r3, #0
 8006bde:	4604      	mov	r4, r0
 8006be0:	4608      	mov	r0, r1
 8006be2:	4611      	mov	r1, r2
 8006be4:	602b      	str	r3, [r5, #0]
 8006be6:	f7fa fd46 	bl	8001676 <_fstat>
 8006bea:	1c43      	adds	r3, r0, #1
 8006bec:	d102      	bne.n	8006bf4 <_fstat_r+0x1c>
 8006bee:	682b      	ldr	r3, [r5, #0]
 8006bf0:	b103      	cbz	r3, 8006bf4 <_fstat_r+0x1c>
 8006bf2:	6023      	str	r3, [r4, #0]
 8006bf4:	bd38      	pop	{r3, r4, r5, pc}
 8006bf6:	bf00      	nop
 8006bf8:	200002dc 	.word	0x200002dc

08006bfc <_isatty_r>:
 8006bfc:	b538      	push	{r3, r4, r5, lr}
 8006bfe:	4d06      	ldr	r5, [pc, #24]	; (8006c18 <_isatty_r+0x1c>)
 8006c00:	2300      	movs	r3, #0
 8006c02:	4604      	mov	r4, r0
 8006c04:	4608      	mov	r0, r1
 8006c06:	602b      	str	r3, [r5, #0]
 8006c08:	f7fa fd45 	bl	8001696 <_isatty>
 8006c0c:	1c43      	adds	r3, r0, #1
 8006c0e:	d102      	bne.n	8006c16 <_isatty_r+0x1a>
 8006c10:	682b      	ldr	r3, [r5, #0]
 8006c12:	b103      	cbz	r3, 8006c16 <_isatty_r+0x1a>
 8006c14:	6023      	str	r3, [r4, #0]
 8006c16:	bd38      	pop	{r3, r4, r5, pc}
 8006c18:	200002dc 	.word	0x200002dc

08006c1c <_lseek_r>:
 8006c1c:	b538      	push	{r3, r4, r5, lr}
 8006c1e:	4d07      	ldr	r5, [pc, #28]	; (8006c3c <_lseek_r+0x20>)
 8006c20:	4604      	mov	r4, r0
 8006c22:	4608      	mov	r0, r1
 8006c24:	4611      	mov	r1, r2
 8006c26:	2200      	movs	r2, #0
 8006c28:	602a      	str	r2, [r5, #0]
 8006c2a:	461a      	mov	r2, r3
 8006c2c:	f7fa fd3e 	bl	80016ac <_lseek>
 8006c30:	1c43      	adds	r3, r0, #1
 8006c32:	d102      	bne.n	8006c3a <_lseek_r+0x1e>
 8006c34:	682b      	ldr	r3, [r5, #0]
 8006c36:	b103      	cbz	r3, 8006c3a <_lseek_r+0x1e>
 8006c38:	6023      	str	r3, [r4, #0]
 8006c3a:	bd38      	pop	{r3, r4, r5, pc}
 8006c3c:	200002dc 	.word	0x200002dc

08006c40 <_read_r>:
 8006c40:	b538      	push	{r3, r4, r5, lr}
 8006c42:	4d07      	ldr	r5, [pc, #28]	; (8006c60 <_read_r+0x20>)
 8006c44:	4604      	mov	r4, r0
 8006c46:	4608      	mov	r0, r1
 8006c48:	4611      	mov	r1, r2
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	602a      	str	r2, [r5, #0]
 8006c4e:	461a      	mov	r2, r3
 8006c50:	f7fa fccc 	bl	80015ec <_read>
 8006c54:	1c43      	adds	r3, r0, #1
 8006c56:	d102      	bne.n	8006c5e <_read_r+0x1e>
 8006c58:	682b      	ldr	r3, [r5, #0]
 8006c5a:	b103      	cbz	r3, 8006c5e <_read_r+0x1e>
 8006c5c:	6023      	str	r3, [r4, #0]
 8006c5e:	bd38      	pop	{r3, r4, r5, pc}
 8006c60:	200002dc 	.word	0x200002dc

08006c64 <_init>:
 8006c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c66:	bf00      	nop
 8006c68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c6a:	bc08      	pop	{r3}
 8006c6c:	469e      	mov	lr, r3
 8006c6e:	4770      	bx	lr

08006c70 <_fini>:
 8006c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c72:	bf00      	nop
 8006c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c76:	bc08      	pop	{r3}
 8006c78:	469e      	mov	lr, r3
 8006c7a:	4770      	bx	lr
