<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<VHDL_LIBRARY NAME="altera_mf.altera_mf_components" />
		<HAS_SIM_LIB VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="PIPELINE" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="Q_PORT_WIDTH" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="R_PORT_WIDTH" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="WIDTH" TYPE="INTEGER" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="altsqrt" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="aclr" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="clk" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="ena" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="radical" TYPE="INPUT" WIDTH="WIDTH" />
		<PORT NAME="q" TYPE="OUTPUT" WIDTH="Q_PORT_WIDTH" />
		<PORT NAME="remainder" TYPE="OUTPUT" WIDTH="R_PORT_WIDTH" />
	</PORTS>
</ROOT>
