<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="VGA_KYBD_LAB.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="VGA_KYBD_LAB.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="VGA_KYBD_LAB.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="VGA_KYBD_LAB.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="VGA_KYBD_LAB.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="VGA_KYBD_LAB.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="VGA_KYBD_LAB.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="VGA_KYBD_LAB.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="VGA_KYBD_LAB.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="VGA_KYBD_LAB.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="VGA_KYBD_LAB.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGA_KYBD_LAB.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="VGA_KYBD_LAB.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="VGA_KYBD_LAB.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="VGA_KYBD_LAB.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="VGA_KYBD_LAB.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="VGA_KYBD_LAB.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="VGA_KYBD_LAB.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="VGA_KYBD_LAB.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="VGA_KYBD_LAB.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="VGA_KYBD_LAB.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VGA_KYBD_LAB_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="VGA_KYBD_LAB_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="VGA_KYBD_LAB_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="VGA_KYBD_LAB_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="VGA_KYBD_LAB_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="VGA_KYBD_LAB_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VGA_KYBD_LAB_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VGA_KYBD_LAB_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="VGA_KYBD_LAB_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="VGA_KYBD_LAB_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VGA_KYBD_LAB_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VGA_KYBD_LAB_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="VGA_KYBD_LAB_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="VGA_KYBD_LAB_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGA_KYBD_LAB_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VGA_KYBD_LAB_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_kbd.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="test_kbd.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="test_kbd.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vga_kybd_lab.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="vga_kybd_lab.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="vga_kybd_lab.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vgatest.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="vgatest.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="vgatest.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1392693276" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1392693276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1392693276" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3992274307996978928" xil_pn:start_ts="1392693276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1392693276" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4189609764973608695" xil_pn:start_ts="1392693276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1392693276" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1392693276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1392693276" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8566548148192669608" xil_pn:start_ts="1392693276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1392693276" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-7493580321282947067" xil_pn:start_ts="1392693276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1392693276" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1254660736790064831" xil_pn:start_ts="1392693276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399166172" xil_pn:in_ck="8042307746505689674" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="3079579861462820385" xil_pn:start_ts="1399166160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="VGA_KYBD_LAB.lso"/>
      <outfile xil_pn:name="VGA_KYBD_LAB.ngc"/>
      <outfile xil_pn:name="VGA_KYBD_LAB.ngr"/>
      <outfile xil_pn:name="VGA_KYBD_LAB.prj"/>
      <outfile xil_pn:name="VGA_KYBD_LAB.stx"/>
      <outfile xil_pn:name="VGA_KYBD_LAB.syr"/>
      <outfile xil_pn:name="VGA_KYBD_LAB.xst"/>
      <outfile xil_pn:name="VGA_KYBD_LAB_vhdl.prj"/>
      <outfile xil_pn:name="VGA_KYBD_LAB_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1399166185" xil_pn:in_ck="3270874442291020769" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6324520403592606323" xil_pn:start_ts="1399166185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399166192" xil_pn:in_ck="5870608408537317500" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1188929307692950785" xil_pn:start_ts="1399166185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_KYBD_LAB.bld"/>
      <outfile xil_pn:name="VGA_KYBD_LAB.ngd"/>
      <outfile xil_pn:name="VGA_KYBD_LAB_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1399166198" xil_pn:in_ck="2045279313324122749" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-3037193059779134713" xil_pn:start_ts="1399166192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_KYBD_LAB.pcf"/>
      <outfile xil_pn:name="VGA_KYBD_LAB_map.map"/>
      <outfile xil_pn:name="VGA_KYBD_LAB_map.mrp"/>
      <outfile xil_pn:name="VGA_KYBD_LAB_map.ncd"/>
      <outfile xil_pn:name="VGA_KYBD_LAB_map.ngm"/>
      <outfile xil_pn:name="VGA_KYBD_LAB_map.xrpt"/>
      <outfile xil_pn:name="VGA_KYBD_LAB_summary.xml"/>
      <outfile xil_pn:name="VGA_KYBD_LAB_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1399166218" xil_pn:in_ck="1514087264857641494" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="5592077876867041805" xil_pn:start_ts="1399166198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_KYBD_LAB.ncd"/>
      <outfile xil_pn:name="VGA_KYBD_LAB.pad"/>
      <outfile xil_pn:name="VGA_KYBD_LAB.par"/>
      <outfile xil_pn:name="VGA_KYBD_LAB.ptwx"/>
      <outfile xil_pn:name="VGA_KYBD_LAB.unroutes"/>
      <outfile xil_pn:name="VGA_KYBD_LAB.xpi"/>
      <outfile xil_pn:name="VGA_KYBD_LAB_pad.csv"/>
      <outfile xil_pn:name="VGA_KYBD_LAB_pad.txt"/>
      <outfile xil_pn:name="VGA_KYBD_LAB_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1399166240" xil_pn:in_ck="3270874442291013144" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="7073351447606994685" xil_pn:start_ts="1399166224">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_KYBD_LAB.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="vga_kybd_lab.bgn"/>
      <outfile xil_pn:name="vga_kybd_lab.bit"/>
      <outfile xil_pn:name="vga_kybd_lab.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1399166218" xil_pn:in_ck="8926629891307936249" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1399166214">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_KYBD_LAB.twr"/>
      <outfile xil_pn:name="VGA_KYBD_LAB.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
