tst r0, #15 
mvnne r1, r2 
mvneq r1, r2 
add r2, r1, r2 
bic r0, r3, r2 
mov r2, r0, lsr #9 
