\documentclass [xcolor=svgnames, t] {beamer} 
\usepackage[utf8]{inputenc}
\usepackage[T1]{fontenc}
\usepackage{booktabs, comment} 
\usepackage[absolute, overlay]{textpos} 
\useoutertheme{infolines} 
\setbeamercolor{title in head/foot}{bg=internationalorange}
\setbeamercolor{author in head/foot}{bg=dodgerblue}
\usepackage{csquotes}
\usepackage[style=verbose-ibid,backend=bibtex]{biblatex}
\bibliography{bibfile}
\usepackage{amsmath}
\usepackage[makeroom]{cancel}
\usepackage{textpos}
\usepackage{tikz}
\usepackage{listings}
\graphicspath{ {./figures/} }
\usepackage{hyperref}
\hypersetup{
    colorlinks=true,
    linkcolor=blue,
    filecolor=magenta,      
    urlcolor=cyan,
}

\usetheme{Madrid}
\definecolor{myuniversity}{RGB}{0, 60, 113}
\definecolor{internationalorange}{RGB}{231, 93,  42}
 	\definecolor{dodgerblue}{RGB}{0, 119,202}
\usecolortheme[named=myuniversity]{structure}

\graphicspath{ {./figures/} }

\title[IOB-SoC Presentation]{IOB-SoC}
\subtitle{A RISC-V-based System on Chip}
\institute[IObundle Lda]{IObundle Lda.\\The Architecture for an Agile World}
\titlegraphic{\includegraphics[height=2.5cm]{Logo.png}}
%\author[Jos√© T. de Sousa]{Jos\'e T. de Sousa}
\institute[IObundle Lda]{IObundle Lda}
\date{\today}


\addtobeamertemplate{navigation symbols}{}{%
    \usebeamerfont{footline}%
    \usebeamercolor[fg]{footline}%
    \hspace{1em}%
    \insertframenumber/\inserttotalframenumber
}

\begin{document}

\begin{frame}
 \titlepage   
\end{frame}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\logo{\includegraphics[scale=0.2]{Logo.png}~%
}
%%%%%%%%%%%%%%%%%%%%%%%%%%

\begin{frame}{Outline}
\begin{center}
   \begin{itemize}
     \item Introduction
     \item Project setup
     \item Create an IP core to instantiate in your SoC
     \item Edit the ./system.mk configuration file to declare a new peripheral
     \item Edit file {\tt firmware.c} to drive the new peripheral
     \item Run the firmware in internal SRAM
     \item Run the firmware in external DDR
     \item Simulate and implement the system
     \item Implement in FPGA
     \item Implement in ASIC (WIP)
     \item Implement in RTL simulation
     \item Conclusions and future work
 \end{itemize}
\end{center}
\end{frame}


\begin{frame}{Introduction}
\begin{center}
    \begin{itemize}
      \item Building processor-based systems from scratch is challenging
      \item The IOB-SoC template eases this task
      \item Provides a base Verilog SoC equipped with
        \begin{itemize}
        \item a RISC-V CPU
        \item a memory system including boot ROM, RAM and AXI4 interface to DDR
        \item a UART communications module
        \end{itemize}
      \item Users can add IP cores and software to build more complex SoCs
      \item Here, the addition of a timer IP and its software driver is exemplified
    \end{itemize}
\end{center}
\end{frame}

\begin{frame}{Project setup}
\begin{center}
  \begin{itemize}
    \item Use a Linux machine or VM
    \item Install the latest stable version of the open source Icarus Verilog simulator (\url{iverilog.icarus.com})
    \item Make sure you can access \url{github.com} using an ssh key
    \item Clone the repository \url{github.com/IObundle/iob-soc}
    \item Follow the instructions in its the README file
  \end{itemize}
\end{center}
\end{frame}


\begin{frame}{Create an IP core to instantiate in your SoC}
  \begin{itemize}
  \item Create a timer IP core repository or, alternatively, use the one at \url{www.github.com/IObundle/iob-timer.git}
  \item An IP core can be integrated in an IOb-SoC if it provides the following X files: 
    \begin{enumerate}
    \item hardware/hardware.mk
    \item software/embedded/embedded.mk
      \item JTS: many more files are needed. Can you figure this out from the build (makefiles)
    \end{enumerate}
  \item Add the IP core repository as a git submodule of your IOb-SoC repository:\\
    {\tiny \tt git submodule add https://github.com/IObundle/iob-timer.git submodules/TIMER}
  \item To configure the system to host the IP core, edit the {\tt ./system.mk} file as in the next slide
  \end{itemize}
\end{frame}

% Following line allows for a more copy-paste-able code
\lstset{basicstyle=\ttfamily,columns=fullflexible}

\begin{frame}[fragile]{Edit the {\tt ./system.mk} configuration file to configure the system with a new peripheral}
\begin{tiny}
\begin{lstlisting}
#FIRMWARE
FIRM_ADDR_W:=13

#SRAM
SRAM_ADDR_W=13

#DDR
USE_DDR:=0
RUN_DDR:=0
DDR_ADDR_W:=30
CACHE_ADDR_W:=24

#ROM
BOOTROM_ADDR_W:=12

#Init memory (only works in simulation or FPGA running from internal RAM memory)
INIT_MEM:=1

#Peripheral list (must match respective submodule or folder name in the submodules directory)
PERIPHERALS:=UART TIMER

...
\end{lstlisting}
\end{tiny}
\end{frame}


%\begin{frame}{Add the timer IP software}
%\end{frame}

\begin{frame}[fragile]{Edit the {\tt firmware.c} file to drive the new peripheral}
  {\tt ./software/firmware/firmware.c}
  \begin{tiny}
    \begin{lstlisting}
#include "system.h"
#include "periphs.h"
#include "iob-uart.h"
#include "iob_timer.h"

int main()
{
  unsigned long long elapsed;
  unsigned int elapsedu;

  //read current timer count, compute elapsed time
  elapsed  = timer_get_count(TIMER_BASE);
  elapsedu = timer_time_us(TIMER_BASE);

  //init uart 
  uart_init(UART_BASE, FREQ/BAUD);

  uart_printf("\nHello world!\n");
  
  uart_txwait();

  uart_printf("\nExecution time: %d clocks in %dus @%dMHz", 
              (unsigned int)elapsed, elapsedu, FREQ/1000000);
JTS: baud rate is not printed anymore, please remove from timer and PR me
  uart_txwait();
  return 0;
}
\end{lstlisting}
\end{tiny}
\end{frame}


\begin{frame}{Run the firmware in internal SRAM}
\begin{enumerate}
\item Initialize the internal RAM with the firmware
  \begin{itemize}
  \item Define {\tt USE\_DDR=0} and {\tt INIT\_MEM=1}
  \item Works in simulation and FPGA
  \item Loading programs after the FPGA is programmed is enabled: if the firmware is modified it is automatically recompiled
  \end{itemize}
\item Do not initialize the internal RAM with the firmware
  \begin{itemize}
  \item Assign {\tt USE\_DDR=0} {\tt INIT\_MEM=0}
  \item Works in simulation, FPGA and ASIC
  \item The firmware is (re)compiled and (re)loaded via UART
  \end{itemize}
\end{enumerate}
\end{frame}

\begin{frame}{Run the firmware in external DDR}
\begin{enumerate}
\item Initialize the DDR with the firmware
  \begin{itemize}
  \item Define {\tt USE\_DDR=1} and {\tt INIT\_MEM=1}
  \item Works in simulation only
  \item In FPGA or ASIC the external DDR cannot be initialized
  \end{itemize}
\item Do not initialize the DDR with the firmware
  \begin{itemize}
  \item Define {\tt USE\_DDR=1} {\tt INIT\_MEM=0}
  \item This option is valid for simulation, FPGA and ASIC
  \item The firmware is (re)compiled and (re)loaded via UART
  \item In FPGA or ASIC a third party DDR controller IP core is required
  \end{itemize}
\end{enumerate}
\end{frame}

\begin{frame}[fragile]{Simulate IOb-SoC}
\begin{itemize}
  \item Add your simulation folder in {\tt ./hardware/simulation} using the other folders in there as examples
  \item In  file {\tt ./system.mk}:
  \begin{enumerate}
    \item Define {\tt SIMULATOR} with the name of your simulation folder
    \item Define {\tt SIM\_SERVER} with the URL or IP address of the computer where the RTL simulator runs.
    \item Define {\tt SIM\_ROOT\_DIR} with the name of the remote root directory for the repository files
    \item To run locally do not define {\tt SIM\_SERVER} and {\tt SIM\_ROOT\_DIR}
    \item To run the simulator, type {\tt make} or {\tt make USER=your\_user\_name} if you have a different username on the remote simulation server
    \item The firmware, bootloader and system verilog description are compiled as you can see from the printed messages
    \item During simulation the following is printed
  \end{itemize}

\begin{tiny}
\begin{lstlisting}

IOb-SoC Bootloader:

Reboot CPU and run program...

Hello world!

Execution time: 6583 clocks in 66us @100MHz

\end{lstlisting}
\end{tiny}
\end{frame}


\begin{frame}{Implement in FPGA}
\begin{itemize}
  \item Add your FPGA folder in {\tt ./hardware/fpga} using the other folders in there as examples
  \item In file {\tt ./system.mk}:
  \begin{enumerate}
    \item Define {\tt FPGA\_BOARD} with the name of your FPGA folder
    \item Define {\tt FPGA\_BOARD\_SERVER} with the URL or IP address of the computer connected to the board
    \item Define ...
  \end{enumerate}
  \item To compile and load the hardware design in the FPGA, type {\tt make fpga-load}
  \item To load and run your firmware in the FPGA, type {\tt make run-firmware}
\end{itemize}
\end{frame}


\begin{frame}{Implement in ASIC (WIP)}
\begin{itemize}
  \item Add your ASIC folder in {\tt ./hardware/asic} using the other folders in there as examples
  \item In the file {\tt ./system.mk}:
  \begin{enumerate}
    \item JTS: fill me
    \item 
  \end{enumerate}
  \item To compile the ASIC, type {\tt make asic}
\end{itemize}
\end{frame}


\begin{frame}{Conclusions and future work}

\begin{itemize}
  \item Conclusions
    \begin{itemize}
    \item A tutorial on SoC creation using IOb-SoC is presented
    \item The addition of a peripheral IP core (timer) is illustrated
    \item A simple software driver for the IP core is exemplified
    \item How to compile and run the system is explained 
    \item Options for implementing the main memory are presented
    \item Implementation of FPGA and ASIC is explained
    \end{itemize}
  \item Future work
    \begin{itemize}
    \item Non-volatile (flash) external memory support
    \item Real Time Operating System (RTOS) 
    \end{itemize}
\end{itemize}

\end{frame}

% for including figures in slides:
%\begin{frame}{Introduction}
%\begin{center}
%  \begin{columns}[onlytextwidth]
%    \column{0.5\textwidth}
%    bla
%    \column{0.5\textwidth}
%    \begin{figure}
%      \centering
%       \includegraphics[width=0.9\textwidth]{turb.jpg}
%      \caption{1. Flow visualisation (source: www.bronkhorst.com).}
%      \label{fig:my_label}
%    \end{figure}
%  \end{columns}
%\end{center}
%\end{frame}

\end{document}
