 1 
 
行政院國家科學委員會補助專題研究計畫 ■ 成 果 報 告   
□期中進度報告 
 
   
基底偏壓技術降低功耗之超寬頻低雜訊放大器 
 
計畫類別：■個別型計畫   □整合型計畫 
計畫編號：NSC   100－2221－E－224－072－ 
執行期間：   100 年  08 月   01 日至   101 年  07 月   31 日 
 
執行機構及系所：國立雲林科技大學 電子與光電工程研究所 
 
計畫主持人：許孟庭 老師 
共同主持人： 
計畫參與人員：吳坤隆、張益誠、韓宗翰 
 
 
成果報告類型(依經費核定清單規定繳交)：■精簡報告  □完整報告 
 
本計畫除繳交成果報告外，另須繳交以下出國心得報告： 
□赴國外出差或研習心得報告 
□赴大陸地區出差或研習心得報告 
■出席國際學術會議心得報告 
□國際合作研究計畫國外研究報告 
 
處理方式：除列管計畫及下列情形者外，得立即公開查詢 
            □涉及專利或其他智慧財產權，□一年□二年後可公開查詢 
 
中   華   民   國    101 年   10 月   03 日 
 
附件一 
 3 
n np
P
DDV DDVbodyV dV
gV
sV
 
Fig.2 Cross sectional view of the NMOS device with deep-N 
well structure. 
 
B. Input matching stage 
The input matching circuit design, mainly as a starting 
point to reduce the number of inductor, not because the 
number reduction of inductors to sacrifice noise figure.  
Therefore, we must avoid to use resistors directly. Due to 
transistor、 inductor、 capacitor、Transmission line have  
parasitic resistance, this design uses the parasitic resistance 
to achieve 50-Ω input impedance matching. Then, T-model 
of proposed circuit by the parasitic inductance is obtained to 
eliminate the imaginary part. 
The T-model of input matching network was shown in 
Fig.3, It takes the parasitic input impedance of the MOSFET 
inM inM inMZ R jX   and converts it to 50-Ω with a 
simple LC network. Applying Thevenin’s theorem to this 
circuit, can be derived (4)、(5) [5]. 
(1+ 1 )p p
= +inM g11 2 2( / + 1 ) + ( )gg gd1 p gs1 p
R gm R
R R
C C gm R C R
 (4) 
2 2( / + 1 ) +gg gd1 p gs1 gd1 p
=inM1 2 2[( / + 1 ) + ( ) ]gg gd1 p gs1 p gd1
C C gm R C C R
X
C C gm R C R C

 
  (5) 
Where = [ / /( + )]P ds D LR r R R , = 40 , = 50 -g mS Rm P  , 
and / = 2.5C Cgg gd , 2 2(C /C +g R ) 10 ( ) , C Rgg gd m P gs P    
= 3.1 ~ 10.6f GHz . Therefore, (4) and (5) can be simplified 
as[6]： 
(1 1 )
11 2( / 1 )1
R gm Rp p
R RinM g
C C gm Rgg gd p

 

 
(6) 
1
=1XinM Cgg
 
(7) 
Finally, the total input impedance is derived an equation 
(8). Form equation (8), the input impedance matching to a 
50-Ω system can be achieved. 
1
121
1
]//)[()(
sC
sLsLZsZ inMin   (8) 
 
Fig. 3  T-model schematic. 
 
C. Current reused with body bias  stage 
The second stage is a current-reused topology, the 
common-source gain stages are stacked for minimum power 
dissipation while achieving high small-signal gain. By using 
current-reused cascaded stages, the LNA is designed for high 
gain with low power consumption , low supply voltage and 
low noise figure simultaneously. In Fig. 4, transistor M1 and 
M2 sharing the same bias current, the total power 
consumption of the current-reused amplifier is minimized. 
To achieve higher gain than a conventional cascade LNA, 
both M1 and M2 are in common-source configurations. The 
design considerations of the current-reused LNA are similar 
to those of a cascaded amplifier. The gate width and the bias 
current of the transistors are chosen to maximize the 
transconductance while maintaining low-power requirement. 
Finally, the current reused structure with body bias 
technique can reduce power consumption as 4.6mW. 
D. Output matching stage 
The achievable maximum power gain also depends on the 
output impedance matching. In the proposed circuit, a 
common-source amplifier provides a 50-Ω match over the 
entire bandwidth. The output buffer is a simple source 
follower, that is 












out
m
out
G
out
Rg
R
V
V
5
5
1
 
(9) 
where Rout is the output resistance. In order to reduce the 
parasitic capacitance arisen from a large device, this buffer 
must be reduced despite the larger loss occurs.  
  
Fig. 4 Proposed UWB LNA with body bias technique. 
III. CIRCUIT DESIGN OF THE PROPOSED LNA  
The schematic of the proposed UWB LNA with body bias 
technique is shown in Fig. 4, which consists of the input 
matching network that is implemented by T-model. The gain 
compensation stage is a current reused topology which 
 5 
 
-40 -30 -20 -10
-90
-80
-70
-60
-50
-40
-30
-20
-10
0
10
 
P
ou
t(
d
B
m
)
Pin(dBm)
-14dBm
 
Fig. 10. Measured IIP3 of the proposed LNA 
V. CONCLUSION 
In this paper, a UWB low noise amplifier with body bias 
technique has been presented. The proposed body bias 
technique is employed to achieve low power consumption.     
The power consumption is 4.6mW with 1V supply voltage. 
From 3.1 to 10.6GHz, the maximum power gain is 13dB and 
the minimum noise figure is 4dB. 
 ACKNOWLEDGMENT 
The authors wish to thank the Chip Implementation 
Center (CIC) of the Nation Science Council, Taiwan, ROC, 
for supporting the TSMC CMOS process and further 
fabrication. 
REFERENCES 
[1] K. Siwiak and D. McKeown, "Ultra-wideband Radio 
Technology," 2004. 
[2] G. R. Aiello and G. D. Rogerson, "Ultra-wideband 
wireless systems," IEEE. Microwave Mag., vol. 4, pp. 36-
47, Feb. 2003. 
[3] 
T. Thierry, et al., "RF CMOS body-effect circuits," 
Microelectronics Journal, vol. 37, pp. 1251-1260, 2006. 
[4] W. Dake, et al., "A 0.4-V Low Noise Amplifier Using 
Forward Body Bias Technology for 5 GHz Application," 
Microwave and Wireless Components Letters, IEEE, vol. 
17, pp. 543-545, 2007. 
[5] S. Asgaran, et al., "Design of the Input Matching Network 
of RF CMOS LNAs for Low-Power Operation," Circuits 
and Systems I: Regular Papers, IEEE Transactions on, 
vol. 54, pp. 544-554, 2007. 
[6] L. Chen-Ming, et al., "A Low-Power Self-Forward-Body-
Bias CMOS LNA for 3-6.5-GHz UWB Receivers," 
Microwave and Wireless Components Letters, IEEE, vol. 
20, pp. 100-102, 2010. 
[7] C.-T. Fu and C.-N. Kuo, "3-11-GHz UWB LNA using 
dual feedback for broadband matching," IEEE Radio 
Frequency Integrated Circuits Symposium Dig., pp. 67–
70, 2006. 
[8] Meng-Ting Hsu; Shih-Yu Hsu; , "A low power CMOS 
LNA for 1–10GHz application," Microwave Conference, 
2009. APMC 2009. Asia Pacific , vol., no., pp.1132-1135, 
7-10 Dec. 2009. 
[9] C. Yen-Chin, Y. Wen-Kuan, W. Ruey-Lue and Y. Hsuan-
Der, "2-10GHz UWB Low Noise Amplifier Using a 
Cascode Structure with Resistive Shunt Feedback," IEEE 
Asia-Pacific Microwave Conference, 2007. APMC 2007., 
pp. 1-3, 11-14 Dec. 2007. 
[10] Chang, Y.C.; Kao, H.L.; Kao, C.H.; Yang, C.H.; Fu, J.S.; 
Karmakar, N.C.; Chang, L.C.; , "0.18 µm CMOS UWB 
LNA with new feedback configuration for optimization 
low noise, high gain and small area," Design and 
Diagnostics of Electronic Circuits & Systems, 2009. 
DDECS '09. 12th International Symposium on , vol., no., 
pp.194-197, 15-17 April 2009. 
 
 
 
 
TABLE 2. 
Measured Comparison of the Proposed UWB  LNA with Other Reported LNA    
Reference [6] [7] [8] [9] [10] This work 
Technology (CMOS) 0.18-μm  0.18-μm 0.18-μm 0.18-μm 0.18-μm 0.18-μm 
Frequency (GHz) 3-6.5 3-11 1-10 2-9 3.1-10.6 3.1-10.6 
S11 (dB) < -12 < -11.24 < -8 < -10 < -10.9 < -12 
S22 (dB) NA < -18.5 < -10.8 < -8 < -7 < -14 
S21max. (dB) 16 12.02 10.5 10.2 13.1 13 
NFmin. (dB) 2 4.7 4.2 3 2.87 4 
IIP3 (dBm) -13 -12 1 NA -3 -14 
PDC (mW) 4.5 10.57 12.65 22 15.01 4.6 
Area (mm2) 0.62 0.665 0.68 1.219 0.54 0.928 
FOM 6.5 2.65 1.77 1.23 2.28 5.3 
 
 
國科會補助專題研究計畫項下出席國際學術會議心得報告 
                                    日期：101 年 10月 03 日 
一、參加會議經過 
(1) 許孟庭教授帶著兩位碩士班學生(許碩彰、韓宗翰)於 12/4 晚上 8點搭乘泰航班飛機前往泰國轉機
至澳洲墨爾本(當地 12/5 下午 13:30)，旅途時間約 12小時。於當天下午到達 APMC 墨爾本會場報
到與註冊，參加接待宴會，欣賞(無尾熊、蟒蛇、小鱷魚)等異常有趣。 
(2) 12/6 早上參與放大器設計研討會，下午參加微波 S-band 到 G-band 無線通訊射頻模組技術；下午
準備 4篇海報論文張貼發表並接受各國與會代表學者的詢問與答辯，場面浩大精彩。 
(3) 12/7 早上參加 CMOS 放大器設計之研討會，振盪器與頻率混合器研討會，下午參加 60GHz 以上主動
元件電路技術與新式振盪器設計研討會。 
(4) 12/8 早上參加 60GHz PLL 研討會，下午參加 CMOS 振盪器研討會。 
 
 
 
 
 
計畫編號 NSC  100－2221－E－224－072－ 
計畫名稱 基底偏壓技術降低功耗之超寬頻低雜訊放大器 
出國人員
姓名 許朔彰、韓宗翰 
服務機構
及職稱 
國立雲林科技大學  
電子與光電工程研究所 
會議時間 
100年 12 月 05 日
至 100年 12月 08
日 
會議地點 
澳洲墨爾本 
會議名稱 
(中文)2011 年度亞太微波工程研討會 
(英文)Asia Pacific Microwave Conference 2011 
發表論文
題目 
(中文)低功耗 5GHz 之壓控振盪器使用負阻抗提升技術 
(英文)Low Power 5GHz Voltage-Controlled Oscillator Using Negative 
Resistance Enhancement 
(中文)應用於 802.11a 低功耗 5GHz 之 CMOS LC 壓控振盪器 
(英文)5GHz Low power CMOS LC VCO for IEEE 802.11a Application 
(中文)基底偏壓技術降低功耗之超寬頻低雜訊放大器 
(英文) Design of UWB Low Power Low Noise Amplifier with Body Bias Technique 
(中文)低功耗且高增益 CMOS 低雜訊放大器之超寬頻接收器 
(英文)A Low Power High Gain CMOS LNA for UWB Receivers 
附件四 
Page 1 of 1Mai12000 Message System 
To: Prof Hsu Meng-Ting 
Subject: Electronic Receipt from Asia Pacific Microwave Conference 2011 
Our Reference: APMC-7S9-8 
Thank you for your successful transaction. Our Payment Gateway has 
returned the status of this transaction as : TRAl\JSACTION APPROVED. 
you have any queries with this transaction, please contact the 

merchant at 

A copy of your receipt is attached below. Please retain this to assist 

us if you have any queries. 

Sep 24,2011 6:14:58 PM 

MASTERCARD 

52432....... 103 

Prof Hsu Meng-Ting 

AUTHORIZATIOK NUMBER: 8 

TOTAL: 750.00 

REFERENCE NlfMBER: APMC-759 

MERCHANT KAME: WALDROKSMITH Management APMC 

PLEASE RETAIN AS RECORD OF PURCHASE 
http://webmail.yuntech.edu.tw/cgi-binlmsg_read?cmd=mail_body&m=1200302710&... 201119/26 
Mai12000 Message System Page 1 0[2 
IPlease: Do not reply to this 
Please: See below points contact and their e-mail addresses! 

Prof. Meng Ting Hsu submitted an update to the paper, entitled 

"A Low Power High Gain CMOS LNA for lJWB Receivers", 

to APMC2011 on Friday, 30,2011 at 04:29:41. 

The Submission Number is : 11 

The Registration Key is : 

Thank you for 
 your to 11. 
If lhe ,>lY\CTr'An, please contact theor at 
hsumt@yuntech.edu.tw. 
If the Author(s) or problems please contact the Program Committee a: 

kamran.ghorbani@rmit.edu.au. 

CORRESPONDENT: . . . . . 

ORGANIZATION: 

Ting Hsu 
..... National Yunlin University of Science and Technology 
DEPARTMENT: ...... . 

ADDRESS: ........ 1 Road, Section 3, Douliou. Yunlin 64002, Taiwan. 
CITY, STATE ZIP: .... Douliou, Yunlin 64002 
COUt\TRY: ....... . 

TELEPHOKE: ....... 886 1 Ext.4322 

E-\lAIL: ........ . 

PAPER TITLE: ..... . CMOS LNA for UWB Receivers" 
Authors & . M.T. y. Yunlin University of Science 
Douliou, Taiwan 
FILE TYPE UPLOADED: ... 
PAPER NUMBER: ...... 11 
REGISTRATION KEY: ... . 
URL OF PDF FILE: ... . ~~~~==~~~~==~~~~~~~~~~~~~ 
I"FfvKJugSaFtXg-2.pdf 
STATEMENT OF CLEARANCE APPROY AL: .. I certify that (1) the information contained in any 

materials submitted to the in connection with this Work is not subject to any restriction 

to its disclosure, because it is not classified, or subject to any other disclosure 

http://webmail.yuntech.cdu.tw/cgi-binlmsg_read?cmd=mail_a1I&m=86668456&mbo... 2011/11116 
restricions by any government, . United States government, :r.at ~as 
tte dissemination all necessary authorization(s) from 
co-author or any person 
AP\lC20l1, MTT-S, 
the information discussed in the Work 
Work, edited by me, an 
responsible for any costs' 
are disapproved at any 
Mail2000 Message System Page 1 of2 
Please: Do not reply to this message! 

See below points of contact and their e-mail addresses! 

Hs~~ submitted an update to the paper, 

"5GHz LC VCO IEEE II a App~ication", 

to APMC20' 1 on Friday, September 30,2011 at 09:06:42. 

The Submission Number is : 1158. 
Registration Key is : LFMH27HuE1Dv. 
Thank you for submitting your pape1" to APMC2011. 
If Program Committee has any questions or problems please contact the Corresponding Author at 

hsumt@yuntech.edu.tw. 

If the Author(s) any questions or problems contact Program 

kamran.ghorbani@rmiLedu.au. 

CORRESPONDE\JT: ..... Dr. Meng Hsu 

ORGANIZATIO;\l: ..... National Yun:in Science and 

DEPARTMENT: ....... Electronic Engineering 

ADDRESS: ........ 1 University Road, Section 3, DoulioLl, Yunlin 64002, 

CITY, STATE .... Douliou, Yunlin 64002 

COUNTRY: ....... . 

TELEPHOKE: . . . . . . . +886-5-534-2601 Ext.4322 

......... hsumt@yuntech.edu.tw 

PAPER TITLE: ...... "5GHz Power CMOS LC VCO IEEE 802.11a /\pplication" 
.. M. 1. Hsu, p, H, Chen, National Yunlin of Science 

Technology, Douhou, 

FILE TYPE UPLOADED: .. , .pdf 

NUMBER:, , .... 1158 

REGISTRATIO;\l KEY: ... , LFMH27HuElDv 

URL OF PDF FILE: .... =""-,-_~"---==,-,-,~~~=---=-c ..c:,;;"";;,,,,,-=,;:;,,,;;~c..::.:.~~~...~-,,-
LF~lH27HuElJ)v-2.pdf 
STATEMENT OF CLEARAKCE APPROVAL: .. I certify that 0) 
submitted to in connection this Work is not 

to its disclosure, because it is not defense-related, classified, or to any other 

restrictions by any government, including the United States government, that 

the of sllch information; (2) any and all necessary authorization(s) from the 

undersigned's employer(s) for the disclosure of the information discussed in the Work have 

ob:ained; and (3) the foregoing applies to all versions of the Work, edited by me, an aSS1:-;tant. 

or any person \vorking with me; (L1) I agree to be for any costs by 

APMC20l j, MTT-S, and their if Clearances are disapproved at a:1Y lime for any

• 
http://webmail.yuntech.edu.tw/cgi-binlmsg_read?cmd=mail_a1l&m=8433418&mbox... 2011111116 
n np
P
DDV DDVbodyV dV
gV
sV
 
Fig.2 Cross sectional view of the NMOS device with deep-N 
well structure. 
 
B. Input matching stage 
The input matching circuit design, mainly as a starting 
point to reduce the number of inductor, not because the 
number reduction of inductors to sacrifice noise figure.  
Therefore, we must avoid to use resistors directly. Due to 
transistor、 inductor、 capacitor、Transmission line have  
parasitic resistance, this design uses the parasitic resistance 
to achieve 50-Ω input impedance matching. Then, T-model 
of proposed circuit by the parasitic inductance is obtained to 
eliminate the imaginary part. 
The T-model of input matching network was shown in 
Fig.3, It takes the parasitic input impedance of the MOSFET 
inM inM inMZ R jX   and converts it to 50-Ω with a 
simple LC network. Applying Thevenin’s theorem to this 
circuit, can be derived (4)、(5) [5]. 
(1+ 1 )p p
= +inM g11 2 2( / + 1 ) + ( )gg gd1 p gs1 p
R gm R
R R
C C gm R C R
 (4) 
2 2( / + 1 ) +gg gd1 p gs1 gd1 p
=inM1 2 2[( / + 1 ) + ( ) ]gg gd1 p gs1 p gd1
C C gm R C C R
X
C C gm R C R C

 
  (5) 
Where = [ / /( + )]P ds D LR r R R , = 40 , = 50 -g mS Rm P  , 
and / = 2.5C Cgg gd , 2 2(C /C +g R ) 10 ( ) , C Rgg gd m P gs P    
= 3.1 ~ 10.6f GHz . Therefore, (4) and (5) can be simplified 
as[6]： 
(1 1 )
11 2( / 1 )1
R gm Rp p
R RinM g
C C gm Rgg gd p

 

 
(6) 
1
=1XinM Cgg
 
(7) 
Finally, the total input impedance is derived an equation 
(8). Form equation (8), the input impedance matching to a 
50-Ω system can be achieved. 
1
121
1
]//)[()(
sC
sLsLZsZ inMin   (8) 
 
Fig. 3  T-model schematic. 
 
C. Current reused with body bias  stage 
The second stage is a current-reused topology, the 
common-source gain stages are stacked for minimum power 
dissipation while achieving high small-signal gain. By using 
current-reused cascaded stages, the LNA is designed for high 
gain with low power consumption , low supply voltage and 
low noise figure simultaneously. In Fig. 4, transistor M1 and 
M2 sharing the same bias current, the total power 
consumption of the current-reused amplifier is minimized. 
To achieve higher gain than a conventional cascade LNA, 
both M1 and M2 are in common-source configurations. The 
design considerations of the current-reused LNA are similar 
to those of a cascaded amplifier. The gate width and the bias 
current of the transistors are chosen to maximize the 
transconductance while maintaining low-power requirement. 
Finally, the current reused structure with body bias 
technique can reduce power consumption as 4.6mW. 
D. Output matching stage 
The achievable maximum power gain also depends on the 
output impedance matching. In the proposed circuit, a 
common-source amplifier provides a 50-Ω match over the 
entire bandwidth. The output buffer is a simple source 
follower, that is 












out
m
out
G
out
Rg
R
V
V
5
5
1
 
(9) 
where Rout is the output resistance. In order to reduce the 
parasitic capacitance arisen from a large device, this buffer 
must be reduced despite the larger loss occurs.  
  
Fig. 4 Proposed UWB LNA with body bias technique. 
III. CIRCUIT DESIGN OF THE PROPOSED LNA  
The schematic of the proposed UWB LNA with body bias 
technique is shown in Fig. 4, which consists of the input 
matching network that is implemented by T-model. The gain 
compensation stage is a current reused topology which 
 -40 -30 -20 -10
-90
-80
-70
-60
-50
-40
-30
-20
-10
0
10
 
P
ou
t(
d
B
m
)
Pin(dBm)
-14dBm
 
Fig. 10. Measured IIP3 of the proposed LNA 
V. CONCLUSION 
In this paper, a UWB low noise amplifier with body bias 
technique has been presented. The proposed body bias 
technique is employed to achieve low power consumption.     
The power consumption is 4.6mW with 1V supply voltage. 
From 3.1 to 10.6GHz, the maximum power gain is 13dB and 
the minimum noise figure is 4dB. 
 ACKNOWLEDGMENT 
The authors wish to thank the Chip Implementation 
Center (CIC) of the Nation Science Council, Taiwan, ROC, 
for supporting the TSMC CMOS process and further 
fabrication. 
REFERENCES 
[1] K. Siwiak and D. McKeown, "Ultra-wideband Radio 
Technology," 2004. 
[2] G. R. Aiello and G. D. Rogerson, "Ultra-wideband 
wireless systems," IEEE. Microwave Mag., vol. 4, pp. 36-
47, Feb. 2003. 
[3] 
T. Thierry, et al., "RF CMOS body-effect circuits," 
Microelectronics Journal, vol. 37, pp. 1251-1260, 2006. 
[4] W. Dake, et al., "A 0.4-V Low Noise Amplifier Using 
Forward Body Bias Technology for 5 GHz Application," 
Microwave and Wireless Components Letters, IEEE, vol. 
17, pp. 543-545, 2007. 
[5] S. Asgaran, et al., "Design of the Input Matching Network 
of RF CMOS LNAs for Low-Power Operation," Circuits 
and Systems I: Regular Papers, IEEE Transactions on, 
vol. 54, pp. 544-554, 2007. 
[6] L. Chen-Ming, et al., "A Low-Power Self-Forward-Body-
Bias CMOS LNA for 3-6.5-GHz UWB Receivers," 
Microwave and Wireless Components Letters, IEEE, vol. 
20, pp. 100-102, 2010. 
[7] C.-T. Fu and C.-N. Kuo, "3-11-GHz UWB LNA using 
dual feedback for broadband matching," IEEE Radio 
Frequency Integrated Circuits Symposium Dig., pp. 67–
70, 2006. 
[8] Meng-Ting Hsu; Shih-Yu Hsu; , "A low power CMOS 
LNA for 1–10GHz application," Microwave Conference, 
2009. APMC 2009. Asia Pacific , vol., no., pp.1132-1135, 
7-10 Dec. 2009. 
[9] C. Yen-Chin, Y. Wen-Kuan, W. Ruey-Lue and Y. Hsuan-
Der, "2-10GHz UWB Low Noise Amplifier Using a 
Cascode Structure with Resistive Shunt Feedback," IEEE 
Asia-Pacific Microwave Conference, 2007. APMC 2007., 
pp. 1-3, 11-14 Dec. 2007. 
[10] Chang, Y.C.; Kao, H.L.; Kao, C.H.; Yang, C.H.; Fu, J.S.; 
Karmakar, N.C.; Chang, L.C.; , "0.18 µm CMOS UWB 
LNA with new feedback configuration for optimization 
low noise, high gain and small area," Design and 
Diagnostics of Electronic Circuits & Systems, 2009. 
DDECS '09. 12th International Symposium on , vol., no., 
pp.194-197, 15-17 April 2009. 
 
 
 
 
TABLE 2. 
Measured Comparison of the Proposed UWB  LNA with Other Reported LNA    
Reference [6] [7] [8] [9] [10] This work 
Technology (CMOS) 0.18-μm  0.18-μm 0.18-μm 0.18-μm 0.18-μm 0.18-μm 
Frequency (GHz) 3-6.5 3-11 1-10 2-9 3.1-10.6 3.1-10.6 
S11 (dB) < -12 < -11.24 < -8 < -10 < -10.9 < -12 
S22 (dB) NA < -18.5 < -10.8 < -8 < -7 < -14 
S21max. (dB) 16 12.02 10.5 10.2 13.1 13 
NFmin. (dB) 2 4.7 4.2 3 2.87 4 
IIP3 (dBm) -13 -12 1 NA -3 -14 
PDC (mW) 4.5 10.57 12.65 22 15.01 4.6 
Area (mm2) 0.62 0.665 0.68 1.219 0.54 0.928 
FOM 6.5 2.65 1.77 1.23 2.28 5.3 
 
100 年度專題研究計畫研究成果彙整表 
計畫主持人：許孟庭 計畫編號：100-2221-E-224-072- 
計畫名稱：基底偏壓技術降低功耗之超寬頻低雜訊放大器 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 4 4 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
