$date
	Mon Apr 27 17:18:52 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mux4 $end
$var wire 1 ! out $end
$var reg 1 " data0 $end
$var reg 1 # data1 $end
$var reg 1 $ data2 $end
$var reg 1 % data3 $end
$var reg 1 & sel0 $end
$var reg 1 ' sel1 $end
$scope module uut $end
$var wire 1 " data0 $end
$var wire 1 # data1 $end
$var wire 1 $ data2 $end
$var wire 1 % data3 $end
$var wire 1 & sel0 $end
$var wire 1 ' sel1 $end
$var reg 1 ( mid1 $end
$var reg 1 ) mid2 $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
1(
1'
0&
1%
0$
1#
0"
1!
$end
#100000
0(
0'
1&
0%
1$
0#
#110000
0!
0)
1(
1%
0$
1"
#120000
