// Seed: 2256936494
module module_0;
  assign id_1 = 1;
  wire id_2;
  tri  id_3 = id_1 == 1;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output wor   id_0,
    output uwire id_1
);
  id_3 :
  assert property (@(posedge 1) 1) if (id_3);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    input wire id_1,
    input uwire id_2,
    input supply0 id_3,
    input wire id_4,
    input wand id_5,
    input tri0 id_6,
    output supply1 id_7,
    input tri0 id_8,
    input wor id_9
    , id_14,
    input supply0 id_10,
    input tri id_11,
    output tri id_12
);
  assign id_14 = id_14;
  module_0 modCall_1 ();
  assign id_12 = id_4;
  wire id_15;
endmodule
