<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AXI4Stream XUS VirtualTDL: Behavioral Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AXI4Stream XUS VirtualTDL
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html">AXI4Stream_XUS_VirtualTDLWrapper</a></li><li class="navelem"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html">Behavioral</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Constants">Constants</a> &#124;
<a href="#Types">Types</a> &#124;
<a href="#Components">Components</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Procedures">Procedures</a> &#124;
<a href="#Instantiations">Instantiations</a>  </div>
  <div class="headertitle">
<div class="title">Behavioral Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This module first imports the value of <em>CO_DELAY_MATRIX</em> and <em>O_DELAY_MATRIX</em> from a .txt file by means of the <em>CO_O_ExtractDelayFromFile</em> function. Then it instantiates the <em><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html" title="In this module the structure of the overall TDL in both cases of SIM_VS_IMP = &quot;IMP&quot; and SIM_VS_IMP = ...">XUS_TappedDelayLine_CARRY8</a></em> and the <em><a class="el" href="class_sampler___t_d_l.html" title="Given in input all the Taps of the TDL AsyncTaps_TDL the module samples just a BIT_SMP_TDL + BIT_SMP_...">Sampler_TDL</a></em>. After that, the module generates as many <em><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html" title="In this module the structure of the overall TDL in both cases of SIM_VS_IMP = &quot;IMP&quot; and SIM_VS_IMP = ...">XUS_TappedDelayLine_CARRY8</a></em> and <em><a class="el" href="class_sampler___t_d_l.html" title="Given in input all the Taps of the TDL AsyncTaps_TDL the module samples just a BIT_SMP_TDL + BIT_SMP_...">Sampler_TDL</a></em> as <em>NUMBER_OF_TDL</em>, and thanks to the function <em>From_TimeMatrix_To_TimeArray</em> for each TDL created, the function associates the corresponding delay, written in the <em>CO_DELAY_MATRIX</em> matrix or in the <em>O_DELAY_MATRIX</em> depending on the taps we have chosen (O or CO). In this way we obtain <em>NUMBER_OF_TDL</em> TDLs in parallel. Thanks to the procedure <em>XUS_Choose_AsyncTaps_TDL</em>, we decide whether we want to read the CO taps, or the O taps of the buffer chain. At the end, the module selects the desired Valid (<em>m00_axis_undeco_tvalid</em>) from one of the possible TDLs, by means of <em>ValidNumberOfTdl</em> in case of <em>DEBUG MODE = TRUE</em> or by means of <em>VALID_NUMBER_OF_TDL_INIT</em> in case of <em>DEBUG_MODE = FALSE</em>. Then the module brings in output the sampled data (<em>m00_axis_undeco_tdata</em>) by means of the <em>From_SampledTaps_to_Undeco</em> procedure.  
 <a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Procedures"></a>
Procedures</h2></td></tr>
 <tr class="memitem:a3985bc34032eae7d492b2faa709eb6c7"><td class="memItemLeft" align="right" valign="top"><b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a3985bc34032eae7d492b2faa709eb6c7">From_SampledTaps_to_Undeco</a>( <br />
<b><span class="keywordflow">constant </span><span class="vhdlchar">bit_smp_tdl: </span><span class="stringliteral"></span> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span><span class="keywordtype">POSITIVE</span><span class="vhdlchar"> </span></b></b><br />
  <b><span class="keywordflow">signal </span><span class="vhdlchar">SampledTaps_TDL: </span><span class="stringliteral"></span> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#afc2a8c2ad457cdf7e1b9e5b1b92d105e">SMP_TDL_ARRAY_TYPE</a></b> <span class="vhdlchar"> </span></b></b><br />
  <b><span class="keywordflow">signal </span><span class="vhdlchar">undeco_tdata: </span><span class="stringliteral"></span> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span></b></b><br />
   )</td></tr>
<tr class="memdesc:a3985bc34032eae7d492b2faa709eb6c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This procedure extracts the value stored in the Flip Flops of the TDLs and brings it as it is to the output. It takes in input:  <a href="#a3985bc34032eae7d492b2faa709eb6c7"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Components"></a>
Components</h2></td></tr>
 <tr class="memitem:a841970d2fcb272dd2aab4ad6656764b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a841970d2fcb272dd2aab4ad6656764b5">XUS_TappedDelayLine_CARRY8</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html">&lt;Entity XUS_TappedDelayLine_CARRY8&gt; </a></em></td></tr>
<tr class="memdesc:a841970d2fcb272dd2aab4ad6656764b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">This module creates the chain containing <em>NUM_TAP_TDL</em> buffers, starting from the basic block <em>CARRY8</em>, which contains 8 buffers, in the case of <em>SIM_VS_IMP = "IMP"</em>. Instead in the case of <em>SIM_VS_IMP = "SIM"</em>, it generates <em>NUM_TAP_TDL</em> dummy buffers in order to simulate the delay of the real buffer, but without implementing it.  <a href="#a841970d2fcb272dd2aab4ad6656764b5"></a><br /></td></tr>
<tr class="memitem:aba54a24dfc322313d14f16278166c1b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#aba54a24dfc322313d14f16278166c1b7">Sampler_TDL</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="class_sampler___t_d_l.html">&lt;Entity Sampler_TDL&gt; </a></em></td></tr>
<tr class="memdesc:aba54a24dfc322313d14f16278166c1b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This module is responsible for selecting where to put the Flip flops along the chain to sample the input data, and for determining the valid in each single TDL. Furthermore, if <em>BUFFERING_STAGE = TRUE</em>, the module synchronizes the sampled data and the corresponing valid at the same clock pulse.  <a href="#aba54a24dfc322313d14f16278166c1b7"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:addbfeeda3d67dc971b14947ffa288016"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#addbfeeda3d67dc971b14947ffa288016">CO_DELAY_MATRIX</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_local_package___t_d_l.html#a00e6891becae40c8cdc842e7599dd553">TIME_MATRIX_TYPE</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">CO_O_ExtractDelayFromFile</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#abeca324ac52b2aed2974629d8f581cad">SIM_VS_IMP</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#aa505a47ee0405d658697dcfedae897aa">FILE_PATH_NAME_CO_DELAY</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a60b6bf1440ec6b5ea4d3b1936c29491c">NUM_TAP_TDL</a></b> <span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a102a2f146afcdd187cde02b2c746fadf">NUM_TAP_PRE_TDL</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#ac20a5049de4d013c8ca39fde4f5dd9ec">NUMBER_OF_TDL</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:addbfeeda3d67dc971b14947ffa288016"><td class="mdescLeft">&#160;</td><td class="mdescRight">CO Delays for simulated TDL.  <a href="#addbfeeda3d67dc971b14947ffa288016"></a><br /></td></tr>
<tr class="memitem:aea5163f078d6c6e8f2bf5a6e9d5b4af2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#aea5163f078d6c6e8f2bf5a6e9d5b4af2">O_DELAY_MATRIX</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_local_package___t_d_l.html#a00e6891becae40c8cdc842e7599dd553">TIME_MATRIX_TYPE</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">CO_O_ExtractDelayFromFile</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#abeca324ac52b2aed2974629d8f581cad">SIM_VS_IMP</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a6621924d5d8412713fe5afe373cd9781">FILE_PATH_NAME_O_DELAY</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a60b6bf1440ec6b5ea4d3b1936c29491c">NUM_TAP_TDL</a></b> <span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a102a2f146afcdd187cde02b2c746fadf">NUM_TAP_PRE_TDL</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#ac20a5049de4d013c8ca39fde4f5dd9ec">NUMBER_OF_TDL</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aea5163f078d6c6e8f2bf5a6e9d5b4af2"><td class="mdescLeft">&#160;</td><td class="mdescRight">O Delays for simulated TDL.  <a href="#aea5163f078d6c6e8f2bf5a6e9d5b4af2"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Types"></a>
Types</h2></td></tr>
 <tr class="memitem:a4b477e8f83ecf57e4f800856fc1bba5b"><td class="memItemLeft" align="right" valign="top"><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a4b477e8f83ecf57e4f800856fc1bba5b">TDL_ARRAY_TYPE</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#ac20a5049de4d013c8ca39fde4f5dd9ec">NUMBER_OF_TDL</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a60b6bf1440ec6b5ea4d3b1936c29491c">NUM_TAP_TDL</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a4b477e8f83ecf57e4f800856fc1bba5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array of the CO and O Taps TDL, used to contain all the Taps of all the TDLs.  <a href="#a4b477e8f83ecf57e4f800856fc1bba5b"></a><br /></td></tr>
<tr class="memitem:af8d110bb110470de47b6643be7c35efa"><td class="memItemLeft" align="right" valign="top"><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#af8d110bb110470de47b6643be7c35efa">PRE_TDL_ARRAY_TYPE</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#ac20a5049de4d013c8ca39fde4f5dd9ec">NUMBER_OF_TDL</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a102a2f146afcdd187cde02b2c746fadf">NUM_TAP_PRE_TDL</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:af8d110bb110470de47b6643be7c35efa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array of the CO and O Taps TDL, used to contain all the Taps of all the PRE-TDLs.  <a href="#af8d110bb110470de47b6643be7c35efa"></a><br /></td></tr>
<tr class="memitem:afc2a8c2ad457cdf7e1b9e5b1b92d105e"><td class="memItemLeft" align="right" valign="top"><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#afc2a8c2ad457cdf7e1b9e5b1b92d105e">SMP_TDL_ARRAY_TYPE</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#ac20a5049de4d013c8ca39fde4f5dd9ec">NUMBER_OF_TDL</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a2ac9897da5b494d6b45e9debf671060f">BIT_SMP_TDL</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:afc2a8c2ad457cdf7e1b9e5b1b92d105e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array of the Sampled Taps TDL, used to contain all the *SampledTaps* of all the TDLs.  <a href="#afc2a8c2ad457cdf7e1b9e5b1b92d105e"></a><br /></td></tr>
<tr class="memitem:ae6649aa8337e2c5b904837c6d2ddb914"><td class="memItemLeft" align="right" valign="top"><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#ae6649aa8337e2c5b904837c6d2ddb914">VALID_POS_INTEGER_ARRAY_TYPE</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#ac20a5049de4d013c8ca39fde4f5dd9ec">NUMBER_OF_TDL</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">INTEGER</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:ae6649aa8337e2c5b904837c6d2ddb914"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array of Integers for the position of the Valid, used to contain the position from which we want to choose the valid of each TDL.  <a href="#ae6649aa8337e2c5b904837c6d2ddb914"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:ae4c98cba9648e85e9cbb46b2f01acf87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#ae4c98cba9648e85e9cbb46b2f01acf87">CO_Taps_TDL</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a4b477e8f83ecf57e4f800856fc1bba5b">TDL_ARRAY_TYPE</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae4c98cba9648e85e9cbb46b2f01acf87"><td class="mdescLeft">&#160;</td><td class="mdescRight">NUMBER_OF_TDL of CO Taps in output, selectable as AsyncInput delayed not inverted.  <a href="#ae4c98cba9648e85e9cbb46b2f01acf87"></a><br /></td></tr>
<tr class="memitem:aef7487bb61f18d1a73d89f10d80ef741"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#aef7487bb61f18d1a73d89f10d80ef741">O_Taps_TDL</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a4b477e8f83ecf57e4f800856fc1bba5b">TDL_ARRAY_TYPE</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aef7487bb61f18d1a73d89f10d80ef741"><td class="mdescLeft">&#160;</td><td class="mdescRight">NUMBER_OF_TDL of O Taps in output, selectable as AsyncInput delayed and inverted.  <a href="#aef7487bb61f18d1a73d89f10d80ef741"></a><br /></td></tr>
<tr class="memitem:a28a5e7cad764e684489ea0c6d683318f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a28a5e7cad764e684489ea0c6d683318f">CO_Taps_preTDL</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#af8d110bb110470de47b6643be7c35efa">PRE_TDL_ARRAY_TYPE</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a28a5e7cad764e684489ea0c6d683318f"><td class="mdescLeft">&#160;</td><td class="mdescRight">NUMBER_OF_TDL of CO Taps PRE-TDL in output, selectable as AsyncInput delayed not inverted.  <a href="#a28a5e7cad764e684489ea0c6d683318f"></a><br /></td></tr>
<tr class="memitem:a2f55c019b403c03f35b94f293daf15fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a2f55c019b403c03f35b94f293daf15fd">O_Taps_preTDL</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#af8d110bb110470de47b6643be7c35efa">PRE_TDL_ARRAY_TYPE</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2f55c019b403c03f35b94f293daf15fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">NUMBER_OF_TDL of O Taps PRE-TDL in output, selectable as AsyncInput delayed and inverted.  <a href="#a2f55c019b403c03f35b94f293daf15fd"></a><br /></td></tr>
<tr class="memitem:aaacfa73f9b9e55246857a7906916f0f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#aaacfa73f9b9e55246857a7906916f0f0">AsyncTaps_TDL</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a4b477e8f83ecf57e4f800856fc1bba5b">TDL_ARRAY_TYPE</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aaacfa73f9b9e55246857a7906916f0f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">NUMBER_OF_TDL of Async input Taps. Basically it is the overall number of taps (*NUMBER_OF_TDL* * *NUM_TAP_TDL*)  <a href="#aaacfa73f9b9e55246857a7906916f0f0"></a><br /></td></tr>
<tr class="memitem:ae7ff02d413632ef4f03a2e4e44018b0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#ae7ff02d413632ef4f03a2e4e44018b0b">AsyncTaps_preTDL</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#af8d110bb110470de47b6643be7c35efa">PRE_TDL_ARRAY_TYPE</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae7ff02d413632ef4f03a2e4e44018b0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">NUMBER_OF_TDL of Async input Taps. Basically it is the overall number of taps of the PRE_TDL (*NUMBER_OF_TDL* * *NUM_TAP_PRE_TDL*)  <a href="#ae7ff02d413632ef4f03a2e4e44018b0b"></a><br /></td></tr>
<tr class="memitem:a2e1a8b8df1eb32845e41a6df9a80f4f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a2e1a8b8df1eb32845e41a6df9a80f4f8">Valid_SampledTaps_TDL</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#ac20a5049de4d013c8ca39fde4f5dd9ec">NUMBER_OF_TDL</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2e1a8b8df1eb32845e41a6df9a80f4f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">NUMBER_OF_TDL Valids of the SampledTaps_TDL. Basically it is a vector that contains the *NUMBER_OF_TDL* number of valids, coming from each TDL.  <a href="#a2e1a8b8df1eb32845e41a6df9a80f4f8"></a><br /></td></tr>
<tr class="memitem:a3c7e0941dfcd0ceeca414e44c7f20573"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a3c7e0941dfcd0ceeca414e44c7f20573">SampledTaps_TDL</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#afc2a8c2ad457cdf7e1b9e5b1b92d105e">SMP_TDL_ARRAY_TYPE</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3c7e0941dfcd0ceeca414e44c7f20573"><td class="mdescLeft">&#160;</td><td class="mdescRight">NUMBER_OF_TDL of Sampled Taps from the NUMBER_OF_TDL AsyncTaps_TDL, Synchronized to clk output Taps. Basically it is the overall number of Sampled taps (*NUMBER_OF_TDL* * *BIT_SMP_TDL*)  <a href="#a3c7e0941dfcd0ceeca414e44c7f20573"></a><br /></td></tr>
<tr class="memitem:a25afadf36712866db6e63fed7ca53189"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a25afadf36712866db6e63fed7ca53189">ValidNumberOfTdl_int</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">INTEGER</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a2e1a8b8df1eb32845e41a6df9a80f4f8">Valid_SampledTaps_TDL</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlkeyword">HIGH</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a3ba7d4673ce63997c41d9b5d2e852977">VALID_NUMBER_OF_TDL_INIT</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a25afadf36712866db6e63fed7ca53189"><td class="mdescLeft">&#160;</td><td class="mdescRight">Valid chosen between the NUMBER_OF_TDL possible TDLs, initialized at *VALID_NUMBER_OF_TDL_INIT*. It is equal to *VALID_NUMBER_OF_TDL_INIT* in case of *DEBUG_MODE = FALSE*, instead if *DEBUG_MODE = TRUE* it is equal to *ValidNumberOfTdl*.  <a href="#a25afadf36712866db6e63fed7ca53189"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:af95420b81d102a1152f7ec48b4219ad6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#af95420b81d102a1152f7ec48b4219ad6">inst_tdl</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>XUS_TappedDelayLine_CARRY8</b>  <em><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html">&lt;Entity XUS_TappedDelayLine_CARRY8&gt;</a></em></td></tr>
<tr class="memdesc:af95420b81d102a1152f7ec48b4219ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <em><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html" title="This module basically manages the creation of a NUMBER_OF_TDL TDLs in parallel, with a NUM_TAP_TDL nu...">AXI4Stream_XUS_VirtualTDLWrapper</a></em> generates as many <em><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html" title="In this module the structure of the overall TDL in both cases of SIM_VS_IMP = &quot;IMP&quot; and SIM_VS_IMP = ...">XUS_TappedDelayLine_CARRY8</a></em> as <em>NUMBER_OF_TDL</em>.  <a href="#af95420b81d102a1152f7ec48b4219ad6"></a><br /></td></tr>
<tr class="memitem:a29fdf86aa3bf93cec0af719701bc5c37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a29fdf86aa3bf93cec0af719701bc5c37">inst_sampler_tdl</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>Sampler_TDL</b>  <em><a class="el" href="class_sampler___t_d_l.html">&lt;Entity Sampler_TDL&gt;</a></em></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This module first imports the value of <em>CO_DELAY_MATRIX</em> and <em>O_DELAY_MATRIX</em> from a .txt file by means of the <em>CO_O_ExtractDelayFromFile</em> function. Then it instantiates the <em><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html" title="In this module the structure of the overall TDL in both cases of SIM_VS_IMP = &quot;IMP&quot; and SIM_VS_IMP = ...">XUS_TappedDelayLine_CARRY8</a></em> and the <em><a class="el" href="class_sampler___t_d_l.html" title="Given in input all the Taps of the TDL AsyncTaps_TDL the module samples just a BIT_SMP_TDL + BIT_SMP_...">Sampler_TDL</a></em>. After that, the module generates as many <em><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html" title="In this module the structure of the overall TDL in both cases of SIM_VS_IMP = &quot;IMP&quot; and SIM_VS_IMP = ...">XUS_TappedDelayLine_CARRY8</a></em> and <em><a class="el" href="class_sampler___t_d_l.html" title="Given in input all the Taps of the TDL AsyncTaps_TDL the module samples just a BIT_SMP_TDL + BIT_SMP_...">Sampler_TDL</a></em> as <em>NUMBER_OF_TDL</em>, and thanks to the function <em>From_TimeMatrix_To_TimeArray</em> for each TDL created, the function associates the corresponding delay, written in the <em>CO_DELAY_MATRIX</em> matrix or in the <em>O_DELAY_MATRIX</em> depending on the taps we have chosen (O or CO). In this way we obtain <em>NUMBER_OF_TDL</em> TDLs in parallel. Thanks to the procedure <em>XUS_Choose_AsyncTaps_TDL</em>, we decide whether we want to read the CO taps, or the O taps of the buffer chain. At the end, the module selects the desired Valid (<em>m00_axis_undeco_tvalid</em>) from one of the possible TDLs, by means of <em>ValidNumberOfTdl</em> in case of <em>DEBUG MODE = TRUE</em> or by means of <em>VALID_NUMBER_OF_TDL_INIT</em> in case of <em>DEBUG_MODE = FALSE</em>. Then the module brings in output the sampled data (<em>m00_axis_undeco_tdata</em>) by means of the <em>From_SampledTaps_to_Undeco</em> procedure. </p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="a3985bc34032eae7d492b2faa709eb6c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3985bc34032eae7d492b2faa709eb6c7">&#9670;&nbsp;</a></span>From_SampledTaps_to_Undeco()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> From_SampledTaps_to_Undeco</td>
          <td>(</td>
          <td class="paramtype"><span class="keywordtype">constant</span> &#160;</td>
          <td class="paramname"><b><span class="vhdlchar">bit_smp_tdl</span><span class="vhdlchar"> </span></b><span class="stringliteral"></span> <em><b><span class="keywordflow">in</span><span class="vhdlchar"> </span><span class="keywordtype">POSITIVE</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><span class="keywordtype">signal</span> &#160;</td>
          <td class="paramname"><b><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a3c7e0941dfcd0ceeca414e44c7f20573">SampledTaps_TDL</a></b> <span class="vhdlchar"> </span></b><span class="stringliteral"></span> <em><b><span class="keywordflow">in</span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#afc2a8c2ad457cdf7e1b9e5b1b92d105e">SMP_TDL_ARRAY_TYPE</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><span class="keywordtype">signal</span> &#160;</td>
          <td class="paramname"><b><span class="vhdlchar">undeco_tdata</span><span class="vhdlchar"> </span></b><span class="stringliteral"></span> <em><b><span class="keywordflow">out</span><span class="vhdlchar"> </span><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Procedure</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This procedure extracts the value stored in the Flip Flops of the TDLs and brings it as it is to the output. It takes in input: </p>
<ul>
<li><em>BIT_SMP_TDL</em>, that is the number of taps of the TDL that we sample</li>
<li><em>SampledTaps_TDL</em>, that is an array of <em>NUMBER_OF_TDL</em> length of vectors of <em>NUM_TAP_TDL</em> length. Basically it is a matrix of dimensions <em>NUMBER_OF_TDL</em> * <em>NUM_TAP_TDL</em>. This matrix contains the value stored in the flip flops. This procedure simply brings to the output (<em>undeco_tdata</em>) the values stored in the matrix. </li>
</ul>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ae7ff02d413632ef4f03a2e4e44018b0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7ff02d413632ef4f03a2e4e44018b0b">&#9670;&nbsp;</a></span>AsyncTaps_preTDL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#ae7ff02d413632ef4f03a2e4e44018b0b">AsyncTaps_preTDL</a> <b><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#af8d110bb110470de47b6643be7c35efa">PRE_TDL_ARRAY_TYPE</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>NUMBER_OF_TDL of Async input Taps. Basically it is the overall number of taps of the PRE_TDL (*NUMBER_OF_TDL* * *NUM_TAP_PRE_TDL*) </p>

</div>
</div>
<a id="aaacfa73f9b9e55246857a7906916f0f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaacfa73f9b9e55246857a7906916f0f0">&#9670;&nbsp;</a></span>AsyncTaps_TDL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#aaacfa73f9b9e55246857a7906916f0f0">AsyncTaps_TDL</a> <b><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a4b477e8f83ecf57e4f800856fc1bba5b">TDL_ARRAY_TYPE</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>NUMBER_OF_TDL of Async input Taps. Basically it is the overall number of taps (*NUMBER_OF_TDL* * *NUM_TAP_TDL*) </p>

</div>
</div>
<a id="addbfeeda3d67dc971b14947ffa288016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addbfeeda3d67dc971b14947ffa288016">&#9670;&nbsp;</a></span>CO_DELAY_MATRIX</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#addbfeeda3d67dc971b14947ffa288016">CO_DELAY_MATRIX</a> <b><b><a class="el" href="class_local_package___t_d_l.html#a00e6891becae40c8cdc842e7599dd553">TIME_MATRIX_TYPE</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">CO_O_ExtractDelayFromFile</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#abeca324ac52b2aed2974629d8f581cad">SIM_VS_IMP</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#aa505a47ee0405d658697dcfedae897aa">FILE_PATH_NAME_CO_DELAY</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a60b6bf1440ec6b5ea4d3b1936c29491c">NUM_TAP_TDL</a></b> <span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a102a2f146afcdd187cde02b2c746fadf">NUM_TAP_PRE_TDL</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#ac20a5049de4d013c8ca39fde4f5dd9ec">NUMBER_OF_TDL</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CO Delays for simulated TDL. </p>

</div>
</div>
<a id="a28a5e7cad764e684489ea0c6d683318f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28a5e7cad764e684489ea0c6d683318f">&#9670;&nbsp;</a></span>CO_Taps_preTDL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a28a5e7cad764e684489ea0c6d683318f">CO_Taps_preTDL</a> <b><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#af8d110bb110470de47b6643be7c35efa">PRE_TDL_ARRAY_TYPE</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>NUMBER_OF_TDL of CO Taps PRE-TDL in output, selectable as AsyncInput delayed not inverted. </p>

</div>
</div>
<a id="ae4c98cba9648e85e9cbb46b2f01acf87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4c98cba9648e85e9cbb46b2f01acf87">&#9670;&nbsp;</a></span>CO_Taps_TDL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#ae4c98cba9648e85e9cbb46b2f01acf87">CO_Taps_TDL</a> <b><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a4b477e8f83ecf57e4f800856fc1bba5b">TDL_ARRAY_TYPE</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>NUMBER_OF_TDL of CO Taps in output, selectable as AsyncInput delayed not inverted. </p>

</div>
</div>
<a id="a29fdf86aa3bf93cec0af719701bc5c37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29fdf86aa3bf93cec0af719701bc5c37">&#9670;&nbsp;</a></span>inst_sampler_tdl</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a29fdf86aa3bf93cec0af719701bc5c37">inst_sampler_tdl</a> <b><span class="vhdlchar">Sampler_TDL</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af95420b81d102a1152f7ec48b4219ad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af95420b81d102a1152f7ec48b4219ad6">&#9670;&nbsp;</a></span>inst_tdl</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#af95420b81d102a1152f7ec48b4219ad6">inst_tdl</a> <b><span class="vhdlchar">XUS_TappedDelayLine_CARRY8</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The <em><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html" title="This module basically manages the creation of a NUMBER_OF_TDL TDLs in parallel, with a NUM_TAP_TDL nu...">AXI4Stream_XUS_VirtualTDLWrapper</a></em> generates as many <em><a class="el" href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html" title="In this module the structure of the overall TDL in both cases of SIM_VS_IMP = &quot;IMP&quot; and SIM_VS_IMP = ...">XUS_TappedDelayLine_CARRY8</a></em> as <em>NUMBER_OF_TDL</em>. </p>
<p>The <em><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html" title="This module basically manages the creation of a NUMBER_OF_TDL TDLs in parallel, with a NUM_TAP_TDL nu...">AXI4Stream_XUS_VirtualTDLWrapper</a></em> generates as many <em><a class="el" href="class_sampler___t_d_l.html" title="Given in input all the Taps of the TDL AsyncTaps_TDL the module samples just a BIT_SMP_TDL + BIT_SMP_...">Sampler_TDL</a></em> as <em>NUMBER_OF_TDL</em> </p>

</div>
</div>
<a id="aea5163f078d6c6e8f2bf5a6e9d5b4af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea5163f078d6c6e8f2bf5a6e9d5b4af2">&#9670;&nbsp;</a></span>O_DELAY_MATRIX</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#aea5163f078d6c6e8f2bf5a6e9d5b4af2">O_DELAY_MATRIX</a> <b><b><a class="el" href="class_local_package___t_d_l.html#a00e6891becae40c8cdc842e7599dd553">TIME_MATRIX_TYPE</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">CO_O_ExtractDelayFromFile</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#abeca324ac52b2aed2974629d8f581cad">SIM_VS_IMP</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a6621924d5d8412713fe5afe373cd9781">FILE_PATH_NAME_O_DELAY</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a60b6bf1440ec6b5ea4d3b1936c29491c">NUM_TAP_TDL</a></b> <span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a102a2f146afcdd187cde02b2c746fadf">NUM_TAP_PRE_TDL</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#ac20a5049de4d013c8ca39fde4f5dd9ec">NUMBER_OF_TDL</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>O Delays for simulated TDL. </p>

</div>
</div>
<a id="a2f55c019b403c03f35b94f293daf15fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f55c019b403c03f35b94f293daf15fd">&#9670;&nbsp;</a></span>O_Taps_preTDL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a2f55c019b403c03f35b94f293daf15fd">O_Taps_preTDL</a> <b><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#af8d110bb110470de47b6643be7c35efa">PRE_TDL_ARRAY_TYPE</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>NUMBER_OF_TDL of O Taps PRE-TDL in output, selectable as AsyncInput delayed and inverted. </p>

</div>
</div>
<a id="aef7487bb61f18d1a73d89f10d80ef741"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef7487bb61f18d1a73d89f10d80ef741">&#9670;&nbsp;</a></span>O_Taps_TDL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#aef7487bb61f18d1a73d89f10d80ef741">O_Taps_TDL</a> <b><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a4b477e8f83ecf57e4f800856fc1bba5b">TDL_ARRAY_TYPE</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>NUMBER_OF_TDL of O Taps in output, selectable as AsyncInput delayed and inverted. </p>

</div>
</div>
<a id="af8d110bb110470de47b6643be7c35efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8d110bb110470de47b6643be7c35efa">&#9670;&nbsp;</a></span>PRE_TDL_ARRAY_TYPE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#af8d110bb110470de47b6643be7c35efa">PRE_TDL_ARRAY_TYPE</a> <b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#ac20a5049de4d013c8ca39fde4f5dd9ec">NUMBER_OF_TDL</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a102a2f146afcdd187cde02b2c746fadf">NUM_TAP_PRE_TDL</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Type</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Array of the CO and O Taps TDL, used to contain all the Taps of all the PRE-TDLs. </p>

</div>
</div>
<a id="a3c7e0941dfcd0ceeca414e44c7f20573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c7e0941dfcd0ceeca414e44c7f20573">&#9670;&nbsp;</a></span>SampledTaps_TDL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a3c7e0941dfcd0ceeca414e44c7f20573">SampledTaps_TDL</a> <b><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#afc2a8c2ad457cdf7e1b9e5b1b92d105e">SMP_TDL_ARRAY_TYPE</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>NUMBER_OF_TDL of Sampled Taps from the NUMBER_OF_TDL AsyncTaps_TDL, Synchronized to clk output Taps. Basically it is the overall number of Sampled taps (*NUMBER_OF_TDL* * *BIT_SMP_TDL*) </p>

</div>
</div>
<a id="aba54a24dfc322313d14f16278166c1b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba54a24dfc322313d14f16278166c1b7">&#9670;&nbsp;</a></span>Sampler_TDL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#aba54a24dfc322313d14f16278166c1b7">Sampler_TDL</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This module is responsible for selecting where to put the Flip flops along the chain to sample the input data, and for determining the valid in each single TDL. Furthermore, if <em>BUFFERING_STAGE = TRUE</em>, the module synchronizes the sampled data and the corresponing valid at the same clock pulse. </p>

</div>
</div>
<a id="afc2a8c2ad457cdf7e1b9e5b1b92d105e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc2a8c2ad457cdf7e1b9e5b1b92d105e">&#9670;&nbsp;</a></span>SMP_TDL_ARRAY_TYPE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#afc2a8c2ad457cdf7e1b9e5b1b92d105e">SMP_TDL_ARRAY_TYPE</a> <b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#ac20a5049de4d013c8ca39fde4f5dd9ec">NUMBER_OF_TDL</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a2ac9897da5b494d6b45e9debf671060f">BIT_SMP_TDL</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Type</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Array of the Sampled Taps TDL, used to contain all the *SampledTaps* of all the TDLs. </p>

</div>
</div>
<a id="a4b477e8f83ecf57e4f800856fc1bba5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b477e8f83ecf57e4f800856fc1bba5b">&#9670;&nbsp;</a></span>TDL_ARRAY_TYPE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a4b477e8f83ecf57e4f800856fc1bba5b">TDL_ARRAY_TYPE</a> <b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#ac20a5049de4d013c8ca39fde4f5dd9ec">NUMBER_OF_TDL</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a60b6bf1440ec6b5ea4d3b1936c29491c">NUM_TAP_TDL</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Type</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Array of the CO and O Taps TDL, used to contain all the Taps of all the TDLs. </p>

</div>
</div>
<a id="ae6649aa8337e2c5b904837c6d2ddb914"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6649aa8337e2c5b904837c6d2ddb914">&#9670;&nbsp;</a></span>VALID_POS_INTEGER_ARRAY_TYPE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#ae6649aa8337e2c5b904837c6d2ddb914">VALID_POS_INTEGER_ARRAY_TYPE</a> <b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#ac20a5049de4d013c8ca39fde4f5dd9ec">NUMBER_OF_TDL</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">INTEGER</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Type</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Array of Integers for the position of the Valid, used to contain the position from which we want to choose the valid of each TDL. </p>

</div>
</div>
<a id="a2e1a8b8df1eb32845e41a6df9a80f4f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e1a8b8df1eb32845e41a6df9a80f4f8">&#9670;&nbsp;</a></span>Valid_SampledTaps_TDL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a2e1a8b8df1eb32845e41a6df9a80f4f8">Valid_SampledTaps_TDL</a> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#ac20a5049de4d013c8ca39fde4f5dd9ec">NUMBER_OF_TDL</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>NUMBER_OF_TDL Valids of the SampledTaps_TDL. Basically it is a vector that contains the *NUMBER_OF_TDL* number of valids, coming from each TDL. </p>

</div>
</div>
<a id="a25afadf36712866db6e63fed7ca53189"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25afadf36712866db6e63fed7ca53189">&#9670;&nbsp;</a></span>ValidNumberOfTdl_int</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a25afadf36712866db6e63fed7ca53189">ValidNumberOfTdl_int</a> <b><span class="keywordtype">INTEGER</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a2e1a8b8df1eb32845e41a6df9a80f4f8">Valid_SampledTaps_TDL</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlkeyword">HIGH</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a3ba7d4673ce63997c41d9b5d2e852977">VALID_NUMBER_OF_TDL_INIT</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Valid chosen between the NUMBER_OF_TDL possible TDLs, initialized at *VALID_NUMBER_OF_TDL_INIT*. It is equal to *VALID_NUMBER_OF_TDL_INIT* in case of *DEBUG_MODE = FALSE*, instead if *DEBUG_MODE = TRUE* it is equal to *ValidNumberOfTdl*. </p>

</div>
</div>
<a id="a841970d2fcb272dd2aab4ad6656764b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a841970d2fcb272dd2aab4ad6656764b5">&#9670;&nbsp;</a></span>XUS_TappedDelayLine_CARRY8</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a841970d2fcb272dd2aab4ad6656764b5">XUS_TappedDelayLine_CARRY8</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This module creates the chain containing <em>NUM_TAP_TDL</em> buffers, starting from the basic block <em>CARRY8</em>, which contains 8 buffers, in the case of <em>SIM_VS_IMP = "IMP"</em>. Instead in the case of <em>SIM_VS_IMP = "SIM"</em>, it generates <em>NUM_TAP_TDL</em> dummy buffers in order to simulate the delay of the real buffer, but without implementing it. </p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4stream_xus_virtualtdl/hdl/<a class="el" href="_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_8vhd.html">AXI4Stream_XUS_VirtualTDLWrapper.vhd</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
