#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Apr 17 18:56:50 2025
# Process ID: 22096
# Current directory: C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29440 C:\Users\huawei\Documents\GitHub\CPU_Learning\myCPU\rv32icpu.xpr
# Log file: C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/vivado.log
# Journal file: C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU\vivado.jou
# Running On: DESKTOP-082C81I, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16893 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.xpr
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name IROM
set_property -dict [list \
  CONFIG.data_width {32} \
  CONFIG.depth {16384} \
  CONFIG.input_options {non_registered} \
  CONFIG.memory_type {rom} \
] [get_ips IROM]
generate_target {instantiation_template} [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/IROM/IROM.xci]
generate_target all [get_files  c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/IROM/IROM.xci]
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/IROM/IROM.xci]
launch_runs IROM_synth_1 -jobs 10
wait_on_run IROM_synth_1
export_simulation -of_objects [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/IROM/IROM.xci] -directory C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files -ipstatic_source_dir C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/modelsim} {questa=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/questa} {riviera=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/riviera} {activehdl=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.coefficient_file {C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/program.coe} [get_ips IROM]
generate_target all [get_files  c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/IROM/IROM.xci]
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
reset_run IROM_synth_1
launch_runs IROM_synth_1 -jobs 10
wait_on_run IROM_synth_1
export_simulation -of_objects [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/IROM/IROM.xci] -directory C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files -ipstatic_source_dir C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/modelsim} {questa=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/questa} {riviera=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/riviera} {activehdl=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name DRAM
set_property -dict [list \
  CONFIG.data_width {32} \
  CONFIG.depth {16384} \
  CONFIG.input_clock_enable {false} \
  CONFIG.input_options {non_registered} \
  CONFIG.output_options {non_registered} \
] [get_ips DRAM]
generate_target {instantiation_template} [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/DRAM_1/DRAM.xci]
generate_target all [get_files  c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/DRAM_1/DRAM.xci]
catch { config_ip_cache -export [get_ips -all DRAM] }
export_ip_user_files -of_objects [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/DRAM_1/DRAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/DRAM_1/DRAM.xci]
launch_runs DRAM_synth_1 -jobs 10
wait_on_run DRAM_synth_1
export_simulation -of_objects [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/DRAM_1/DRAM.xci] -directory C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files -ipstatic_source_dir C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/modelsim} {questa=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/questa} {riviera=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/riviera} {activehdl=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name PLL
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {50.0} \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {198.242} \
  CONFIG.CLKOUT1_PHASE_ERROR {155.540} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {17} \
  CONFIG.MMCM_CLKIN1_PERIOD {5.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {17} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.MMCM_DIVCLK_DIVIDE {4} \
  CONFIG.PLL_CLKIN_PERIOD {5.000} \
  CONFIG.PRIMITIVE {PLL} \
  CONFIG.PRIM_IN_FREQ {200} \
  CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} \
  CONFIG.USE_LOCKED {true} \
  CONFIG.USE_RESET {false} \
] [get_ips PLL]
generate_target {instantiation_template} [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/PLL/PLL.xci]
generate_target all [get_files  c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/PLL/PLL.xci]
catch { config_ip_cache -export [get_ips -all PLL] }
export_ip_user_files -of_objects [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/PLL/PLL.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/PLL/PLL.xci]
launch_runs PLL_synth_1 -jobs 10
wait_on_run PLL_synth_1
export_simulation -of_objects [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/PLL/PLL.xci] -directory C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files -ipstatic_source_dir C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/modelsim} {questa=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/questa} {riviera=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/riviera} {activehdl=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
