$comment
	File created using the following command:
		vcd file practica2_vhdl.msim.vcd -direction
$end
$date
	Wed Aug 21 12:31:40 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module practica2_vhdl_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " E $end
$var wire 1 # S $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var wire 1 ' devoe $end
$var wire 1 ( devclrn $end
$var wire 1 ) devpor $end
$var wire 1 * ww_devoe $end
$var wire 1 + ww_devclrn $end
$var wire 1 , ww_devpor $end
$var wire 1 - ww_clk $end
$var wire 1 . ww_E $end
$var wire 1 / ww_S $end
$var wire 1 0 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 1 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 2 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 3 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 4 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 5 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 6 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 7 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 8 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 9 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 : \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 ; \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 < \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 = \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 > \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 ? \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 @ \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 A \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 B \S~output_o\ $end
$var wire 1 C \clk~input_o\ $end
$var wire 1 D \clk~inputclkctrl_outclk\ $end
$var wire 1 E \E~input_o\ $end
$var wire 1 F \presente.S0~feeder_combout\ $end
$var wire 1 G \presente.S0~q\ $end
$var wire 1 H \presente~9_combout\ $end
$var wire 1 I \presente.S1~q\ $end
$var wire 1 J \presente~8_combout\ $end
$var wire 1 K \presente.S3~q\ $end
$var wire 1 L \S~reg0feeder_combout\ $end
$var wire 1 M \S~reg0_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0$
1%
x&
1'
1(
1)
1*
1+
1,
0-
1.
0/
0>
z?
z@
zA
0B
0C
0D
1E
1F
0G
1H
0I
0J
0K
0L
0M
1:
1;
1<
0=
00
01
02
03
04
05
06
07
08
09
$end
#25000
1!
1-
1C
1=
1D
1G
1I
0H
#50000
0!
0-
0C
0=
0D
#75000
1!
1-
1C
1=
1D
0I
1J
#100000
0!
0-
0C
0=
0D
#125000
1!
1-
1C
1=
1D
1K
1L
#150000
0!
0-
0C
0=
0D
#175000
1!
1-
1C
1=
1D
1M
1B
1/
1#
#200000
0!
0-
0C
0=
0D
#225000
1!
1-
1C
1=
1D
#250000
0!
0-
0C
0=
0D
#275000
1!
1-
1C
1=
1D
#300000
0!
0-
0C
0=
0D
#325000
1!
1-
1C
1=
1D
#350000
0!
0-
0C
0=
0D
#375000
1!
1-
1C
1=
1D
#400000
0!
0-
0C
0=
0D
#425000
1!
1-
1C
1=
1D
#450000
0!
0-
0C
0=
0D
#475000
1!
1-
1C
1=
1D
#500000
0!
0-
0C
0=
0D
#525000
1!
1-
1C
1=
1D
#550000
0!
0-
0C
0=
0D
#575000
1!
1-
1C
1=
1D
#600000
0!
0-
0C
0=
0D
#625000
1!
1-
1C
1=
1D
#650000
0!
0-
0C
0=
0D
#675000
1!
1-
1C
1=
1D
#700000
0!
0-
0C
0=
0D
#725000
1!
1-
1C
1=
1D
#750000
0!
0-
0C
0=
0D
#775000
1!
1-
1C
1=
1D
#800000
0!
0-
0C
0=
0D
#825000
1!
1-
1C
1=
1D
#850000
0!
0-
0C
0=
0D
#875000
1!
1-
1C
1=
1D
#900000
0!
0-
0C
0=
0D
#925000
1!
1-
1C
1=
1D
#950000
0!
0-
0C
0=
0D
#975000
1!
1-
1C
1=
1D
#1000000
