// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2.1 (64-bit)
// Version: 2021.2.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_11_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        zext_ln7_1,
        minfo_src_V_address0,
        minfo_src_V_ce0,
        minfo_src_V_we0,
        minfo_src_V_d0,
        select_ln6_3,
        select_ln6_4,
        llr_src_load
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] zext_ln7_1;
output  [18:0] minfo_src_V_address0;
output   minfo_src_V_ce0;
output   minfo_src_V_we0;
output  [5:0] minfo_src_V_d0;
input  [7:0] select_ln6_3;
input  [7:0] select_ln6_4;
input  [5:0] llr_src_load;

reg ap_idle;
reg minfo_src_V_ce0;
reg minfo_src_V_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln11_fu_112_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [63:0] zext_ln14_1_fu_156_p1;
reg   [8:0] k_fu_50;
wire   [8:0] add_ln11_fu_118_p2;
wire    ap_loop_init;
reg   [8:0] ap_sig_allocacmp_k_1;
wire   [0:0] and_ln13_fu_179_p2;
wire   [14:0] tmp_184_fu_132_p3;
wire   [18:0] tmp_s_fu_124_p3;
wire   [18:0] zext_ln14_fu_140_p1;
wire   [18:0] sub_ln14_fu_144_p2;
wire   [18:0] zext_ln7_1_cast_fu_100_p1;
wire   [18:0] add_ln14_fu_150_p2;
wire   [8:0] select_ln6_3_cast_fu_96_p1;
wire   [0:0] icmp_ln13_fu_161_p2;
wire   [8:0] select_ln6_4_cast_fu_92_p1;
wire   [0:0] xor_ln13_fu_167_p2;
wire   [0:0] icmp_ln1072_fu_173_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_done_reg = 1'b0;
end

ldpcDec_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        if ((icmp_ln11_fu_112_p2 == 1'd0)) begin
            k_fu_50 <= add_ln11_fu_118_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            k_fu_50 <= 9'd0;
        end
    end
end

always @ (*) begin
    if ((ap_start_int == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln11_fu_112_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_k_1 = 9'd0;
    end else begin
        ap_sig_allocacmp_k_1 = k_fu_50;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        minfo_src_V_ce0 = 1'b1;
    end else begin
        minfo_src_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln13_fu_179_p2) & (icmp_ln11_fu_112_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        minfo_src_V_we0 = 1'b1;
    end else begin
        minfo_src_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln11_fu_118_p2 = (ap_sig_allocacmp_k_1 + 9'd1);

assign add_ln14_fu_150_p2 = (sub_ln14_fu_144_p2 + zext_ln7_1_cast_fu_100_p1);

assign and_ln13_fu_179_p2 = (xor_ln13_fu_167_p2 & icmp_ln1072_fu_173_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln1072_fu_173_p2 = ((ap_sig_allocacmp_k_1 < select_ln6_4_cast_fu_92_p1) ? 1'b1 : 1'b0);

assign icmp_ln11_fu_112_p2 = ((ap_sig_allocacmp_k_1 == 9'd285) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_161_p2 = ((ap_sig_allocacmp_k_1 < select_ln6_3_cast_fu_96_p1) ? 1'b1 : 1'b0);

assign minfo_src_V_address0 = zext_ln14_1_fu_156_p1;

assign minfo_src_V_d0 = llr_src_load;

assign select_ln6_3_cast_fu_96_p1 = select_ln6_3;

assign select_ln6_4_cast_fu_92_p1 = select_ln6_4;

assign sub_ln14_fu_144_p2 = (tmp_s_fu_124_p3 - zext_ln14_fu_140_p1);

assign tmp_184_fu_132_p3 = {{ap_sig_allocacmp_k_1}, {6'd0}};

assign tmp_s_fu_124_p3 = {{ap_sig_allocacmp_k_1}, {10'd0}};

assign xor_ln13_fu_167_p2 = (icmp_ln13_fu_161_p2 ^ 1'd1);

assign zext_ln14_1_fu_156_p1 = add_ln14_fu_150_p2;

assign zext_ln14_fu_140_p1 = tmp_184_fu_132_p3;

assign zext_ln7_1_cast_fu_100_p1 = zext_ln7_1;

endmodule //ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_11_3
