{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729740029021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729740029037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 10:20:28 2024 " "Processing started: Thu Oct 24 10:20:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729740029037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740029037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdCardControl -c sdCardControl " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdCardControl -c sdCardControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740029037 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729740029459 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729740029459 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "SDCard.qsys " "Elaborating Platform Designer system entity \"SDCard.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740038191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.10:20:41 Progress: Loading SDcard/SDCard.qsys " "2024.10.24.10:20:41 Progress: Loading SDcard/SDCard.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740041611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.10:20:42 Progress: Reading input file " "2024.10.24.10:20:42 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740042160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.10:20:42 Progress: Adding SDCard \[Altera_UP_SD_Card_Avalon_Interface 17.1\] " "2024.10.24.10:20:42 Progress: Adding SDCard \[Altera_UP_SD_Card_Avalon_Interface 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740042229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.10:20:45 Progress: Parameterizing module SDCard " "2024.10.24.10:20:45 Progress: Parameterizing module SDCard" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740045749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.10:20:45 Progress: Adding clk_0 \[clock_source 17.1\] " "2024.10.24.10:20:45 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740045751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.10:20:45 Progress: Parameterizing module clk_0 " "2024.10.24.10:20:45 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740045844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.10:20:45 Progress: Adding cpu \[altera_nios2_gen2 17.1\] " "2024.10.24.10:20:45 Progress: Adding cpu \[altera_nios2_gen2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740045848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.10:20:45 Progress: Parameterizing module cpu " "2024.10.24.10:20:45 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740045995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.10:20:45 Progress: Adding debug \[altera_avalon_jtag_uart 17.1\] " "2024.10.24.10:20:45 Progress: Adding debug \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740045999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.10:20:46 Progress: Parameterizing module debug " "2024.10.24.10:20:46 Progress: Parameterizing module debug" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740046021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.10:20:46 Progress: Adding ram \[altera_avalon_onchip_memory2 17.1\] " "2024.10.24.10:20:46 Progress: Adding ram \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740046027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.10:20:46 Progress: Parameterizing module ram " "2024.10.24.10:20:46 Progress: Parameterizing module ram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740046049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.10:20:46 Progress: Building connections " "2024.10.24.10:20:46 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740046049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.10:20:46 Progress: Parameterizing connections " "2024.10.24.10:20:46 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740046089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.10:20:46 Progress: Validating " "2024.10.24.10:20:46 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740046091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.10:20:46 Progress: Done reading input file " "2024.10.24.10:20:46 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740046784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDCard.debug: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "SDCard.debug: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740047685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDCard: Generating SDCard \"SDCard\" for QUARTUS_SYNTH " "SDCard: Generating SDCard \"SDCard\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740048131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDCard: \"SDCard\" instantiated Altera_UP_SD_Card_Avalon_Interface \"SDCard\" " "SDCard: \"SDCard\" instantiated Altera_UP_SD_Card_Avalon_Interface \"SDCard\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740051984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"SDCard\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"SDCard\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740052629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug: Starting RTL generation for module 'SDCard_debug' " "Debug: Starting RTL generation for module 'SDCard_debug'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740052641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug:   Generation command is \[exec D:/fpga/quartus/bin64/perl/bin/perl.exe -I D:/fpga/quartus/bin64/perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SDCard_debug --dir=C:/Users/DELL/AppData/Local/Temp/alt0020_4401361582871395761.dir/0004_debug_gen/ --quartus_dir=D:/fpga/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt0020_4401361582871395761.dir/0004_debug_gen//SDCard_debug_component_configuration.pl  --do_build_sim=0  \] " "Debug:   Generation command is \[exec D:/fpga/quartus/bin64/perl/bin/perl.exe -I D:/fpga/quartus/bin64/perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SDCard_debug --dir=C:/Users/DELL/AppData/Local/Temp/alt0020_4401361582871395761.dir/0004_debug_gen/ --quartus_dir=D:/fpga/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt0020_4401361582871395761.dir/0004_debug_gen//SDCard_debug_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740052641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug: Done RTL generation for module 'SDCard_debug' " "Debug: Done RTL generation for module 'SDCard_debug'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740052939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug: \"SDCard\" instantiated altera_avalon_jtag_uart \"debug\" " "Debug: \"SDCard\" instantiated altera_avalon_jtag_uart \"debug\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740052955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram: Starting RTL generation for module 'SDCard_ram' " "Ram: Starting RTL generation for module 'SDCard_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740052961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram:   Generation command is \[exec D:/fpga/quartus/bin64/perl/bin/perl.exe -I D:/fpga/quartus/bin64/perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SDCard_ram --dir=C:/Users/DELL/AppData/Local/Temp/alt0020_4401361582871395761.dir/0005_ram_gen/ --quartus_dir=D:/fpga/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt0020_4401361582871395761.dir/0005_ram_gen//SDCard_ram_component_configuration.pl  --do_build_sim=0  \] " "Ram:   Generation command is \[exec D:/fpga/quartus/bin64/perl/bin/perl.exe -I D:/fpga/quartus/bin64/perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SDCard_ram --dir=C:/Users/DELL/AppData/Local/Temp/alt0020_4401361582871395761.dir/0005_ram_gen/ --quartus_dir=D:/fpga/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt0020_4401361582871395761.dir/0005_ram_gen//SDCard_ram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740052961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram: Done RTL generation for module 'SDCard_ram' " "Ram: Done RTL generation for module 'SDCard_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740053685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram: \"SDCard\" instantiated altera_avalon_onchip_memory2 \"ram\" " "Ram: \"SDCard\" instantiated altera_avalon_onchip_memory2 \"ram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740053701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740056378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740056709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740057051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740057394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"SDCard\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"SDCard\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740059109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"SDCard\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"SDCard\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740059109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"SDCard\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"SDCard\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740059121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'SDCard_cpu_cpu' " "Cpu: Starting RTL generation for module 'SDCard_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740059141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec D:/FPGA/quartus/bin64//eperlcmd.exe -I D:/FPGA/quartus/bin64//perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SDCard_cpu_cpu --dir=C:/Users/DELL/AppData/Local/Temp/alt0020_4401361582871395761.dir/0008_cpu_gen/ --quartus_bindir=D:/FPGA/quartus/bin64/ --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt0020_4401361582871395761.dir/0008_cpu_gen//SDCard_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec D:/FPGA/quartus/bin64//eperlcmd.exe -I D:/FPGA/quartus/bin64//perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SDCard_cpu_cpu --dir=C:/Users/DELL/AppData/Local/Temp/alt0020_4401361582871395761.dir/0008_cpu_gen/ --quartus_bindir=D:/FPGA/quartus/bin64/ --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt0020_4401361582871395761.dir/0008_cpu_gen//SDCard_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740059153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.24 10:20:59 (*) Starting Nios II generation " "Cpu: # 2024.10.24 10:20:59 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740061356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.24 10:20:59 (*)   Checking for plaintext license. " "Cpu: # 2024.10.24 10:20:59 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740061356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.24 10:21:00 (*)   Plaintext license not found. " "Cpu: # 2024.10.24 10:21:00 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740061356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.24 10:21:00 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2024.10.24 10:21:00 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740061356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.24 10:21:00 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.10.24 10:21:00 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740061356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.24 10:21:00 (*)   Creating all objects for CPU " "Cpu: # 2024.10.24 10:21:00 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740061356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.24 10:21:00 (*)   Generating RTL from CPU objects " "Cpu: # 2024.10.24 10:21:00 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740061356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.24 10:21:00 (*)   Creating plain-text RTL " "Cpu: # 2024.10.24 10:21:00 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740061359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.10.24 10:21:01 (*) Done Nios II generation " "Cpu: # 2024.10.24 10:21:01 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740061359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'SDCard_cpu_cpu' " "Cpu: Done RTL generation for module 'SDCard_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740061359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740061380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740061380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"debug_avalon_jtag_slave_translator\" " "Debug_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"debug_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740061389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740061389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"debug_avalon_jtag_slave_agent\" " "Debug_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"debug_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740061389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"debug_avalon_jtag_slave_agent_rsp_fifo\" " "Debug_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"debug_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740061397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740061420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740061449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740061452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740061471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740061471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740061491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/2024/FPGA-TEST/SDcard/db/ip/SDCard/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/2024/FPGA-TEST/SDcard/db/ip/SDCard/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740061503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740062119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740062119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDCard: Done \"SDCard\" with 22 modules, 45 files " "SDCard: Done \"SDCard\" with 22 modules, 45 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740062119 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "SDCard.qsys " "Finished elaborating Platform Designer system entity \"SDCard.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740062953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/sdcard.v 1 1 " "Found 1 design units, including 1 entities, in source file sdcard/synthesis/sdcard.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDCard " "Found entity 1: SDCard" {  } { { "SDCard/synthesis/SDCard.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/SDCard.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdcard/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SDCard/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sdcard/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SDCard/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/sdcard_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdcard/synthesis/submodules/sdcard_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDCard_irq_mapper " "Found entity 1: SDCard_irq_mapper" {  } { { "SDCard/synthesis/submodules/SDCard_irq_mapper.sv" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/sdcard_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sdcard/synthesis/submodules/sdcard_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDCard_mm_interconnect_0 " "Found entity 1: SDCard_mm_interconnect_0" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/sdcard_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sdcard/synthesis/submodules/sdcard_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDCard_mm_interconnect_0_avalon_st_adapter " "Found entity 1: SDCard_mm_interconnect_0_avalon_st_adapter" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/sdcard_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdcard/synthesis/submodules/sdcard_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDCard_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: SDCard_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/sdcard_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdcard/synthesis/submodules/sdcard_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDCard_mm_interconnect_0_rsp_mux " "Found entity 1: SDCard_mm_interconnect_0_rsp_mux" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdcard/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SDCard/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063099 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SDCard/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/sdcard_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdcard/synthesis/submodules/sdcard_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDCard_mm_interconnect_0_rsp_demux " "Found entity 1: SDCard_mm_interconnect_0_rsp_demux" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/sdcard_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdcard/synthesis/submodules/sdcard_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDCard_mm_interconnect_0_cmd_mux " "Found entity 1: SDCard_mm_interconnect_0_cmd_mux" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/sdcard_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdcard/synthesis/submodules/sdcard_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDCard_mm_interconnect_0_cmd_demux " "Found entity 1: SDCard_mm_interconnect_0_cmd_demux" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDCard_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at SDCard_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0_router_002.sv" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729740063110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDCard_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at SDCard_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0_router_002.sv" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729740063110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/sdcard_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdcard/synthesis/submodules/sdcard_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDCard_mm_interconnect_0_router_002_default_decode " "Found entity 1: SDCard_mm_interconnect_0_router_002_default_decode" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0_router_002.sv" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063110 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDCard_mm_interconnect_0_router_002 " "Found entity 2: SDCard_mm_interconnect_0_router_002" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0_router_002.sv" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDCard_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at SDCard_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0_router.sv" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729740063110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDCard_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at SDCard_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0_router.sv" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729740063110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/sdcard_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdcard/synthesis/submodules/sdcard_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDCard_mm_interconnect_0_router_default_decode " "Found entity 1: SDCard_mm_interconnect_0_router_default_decode" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0_router.sv" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063110 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDCard_mm_interconnect_0_router " "Found entity 2: SDCard_mm_interconnect_0_router" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0_router.sv" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdcard/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SDCard/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdcard/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SDCard/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdcard/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SDCard/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdcard/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SDCard/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdcard/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SDCard/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdcard/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SDCard/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/sdcard_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file sdcard/synthesis/submodules/sdcard_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDCard_ram " "Found entity 1: SDCard_ram" {  } { { "SDCard/synthesis/submodules/SDCard_ram.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/sdcard_debug.v 5 5 " "Found 5 design units, including 5 entities, in source file sdcard/synthesis/submodules/sdcard_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDCard_debug_sim_scfifo_w " "Found entity 1: SDCard_debug_sim_scfifo_w" {  } { { "SDCard/synthesis/submodules/SDCard_debug.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_debug.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063139 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDCard_debug_scfifo_w " "Found entity 2: SDCard_debug_scfifo_w" {  } { { "SDCard/synthesis/submodules/SDCard_debug.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_debug.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063139 ""} { "Info" "ISGN_ENTITY_NAME" "3 SDCard_debug_sim_scfifo_r " "Found entity 3: SDCard_debug_sim_scfifo_r" {  } { { "SDCard/synthesis/submodules/SDCard_debug.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_debug.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063139 ""} { "Info" "ISGN_ENTITY_NAME" "4 SDCard_debug_scfifo_r " "Found entity 4: SDCard_debug_scfifo_r" {  } { { "SDCard/synthesis/submodules/SDCard_debug.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_debug.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063139 ""} { "Info" "ISGN_ENTITY_NAME" "5 SDCard_debug " "Found entity 5: SDCard_debug" {  } { { "SDCard/synthesis/submodules/SDCard_debug.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_debug.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/sdcard_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file sdcard/synthesis/submodules/sdcard_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDCard_cpu " "Found entity 1: SDCard_cpu" {  } { { "SDCard/synthesis/submodules/SDCard_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/sdcard_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file sdcard/synthesis/submodules/sdcard_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDCard_cpu_cpu_register_bank_a_module " "Found entity 1: SDCard_cpu_cpu_register_bank_a_module" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063159 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDCard_cpu_cpu_register_bank_b_module " "Found entity 2: SDCard_cpu_cpu_register_bank_b_module" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063159 ""} { "Info" "ISGN_ENTITY_NAME" "3 SDCard_cpu_cpu_nios2_oci_debug " "Found entity 3: SDCard_cpu_cpu_nios2_oci_debug" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063159 ""} { "Info" "ISGN_ENTITY_NAME" "4 SDCard_cpu_cpu_nios2_oci_break " "Found entity 4: SDCard_cpu_cpu_nios2_oci_break" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063159 ""} { "Info" "ISGN_ENTITY_NAME" "5 SDCard_cpu_cpu_nios2_oci_xbrk " "Found entity 5: SDCard_cpu_cpu_nios2_oci_xbrk" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063159 ""} { "Info" "ISGN_ENTITY_NAME" "6 SDCard_cpu_cpu_nios2_oci_dbrk " "Found entity 6: SDCard_cpu_cpu_nios2_oci_dbrk" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063159 ""} { "Info" "ISGN_ENTITY_NAME" "7 SDCard_cpu_cpu_nios2_oci_itrace " "Found entity 7: SDCard_cpu_cpu_nios2_oci_itrace" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063159 ""} { "Info" "ISGN_ENTITY_NAME" "8 SDCard_cpu_cpu_nios2_oci_td_mode " "Found entity 8: SDCard_cpu_cpu_nios2_oci_td_mode" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063159 ""} { "Info" "ISGN_ENTITY_NAME" "9 SDCard_cpu_cpu_nios2_oci_dtrace " "Found entity 9: SDCard_cpu_cpu_nios2_oci_dtrace" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063159 ""} { "Info" "ISGN_ENTITY_NAME" "10 SDCard_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: SDCard_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063159 ""} { "Info" "ISGN_ENTITY_NAME" "11 SDCard_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: SDCard_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063159 ""} { "Info" "ISGN_ENTITY_NAME" "12 SDCard_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: SDCard_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063159 ""} { "Info" "ISGN_ENTITY_NAME" "13 SDCard_cpu_cpu_nios2_oci_fifo " "Found entity 13: SDCard_cpu_cpu_nios2_oci_fifo" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063159 ""} { "Info" "ISGN_ENTITY_NAME" "14 SDCard_cpu_cpu_nios2_oci_pib " "Found entity 14: SDCard_cpu_cpu_nios2_oci_pib" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063159 ""} { "Info" "ISGN_ENTITY_NAME" "15 SDCard_cpu_cpu_nios2_oci_im " "Found entity 15: SDCard_cpu_cpu_nios2_oci_im" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063159 ""} { "Info" "ISGN_ENTITY_NAME" "16 SDCard_cpu_cpu_nios2_performance_monitors " "Found entity 16: SDCard_cpu_cpu_nios2_performance_monitors" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063159 ""} { "Info" "ISGN_ENTITY_NAME" "17 SDCard_cpu_cpu_nios2_avalon_reg " "Found entity 17: SDCard_cpu_cpu_nios2_avalon_reg" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063159 ""} { "Info" "ISGN_ENTITY_NAME" "18 SDCard_cpu_cpu_ociram_sp_ram_module " "Found entity 18: SDCard_cpu_cpu_ociram_sp_ram_module" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063159 ""} { "Info" "ISGN_ENTITY_NAME" "19 SDCard_cpu_cpu_nios2_ocimem " "Found entity 19: SDCard_cpu_cpu_nios2_ocimem" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063159 ""} { "Info" "ISGN_ENTITY_NAME" "20 SDCard_cpu_cpu_nios2_oci " "Found entity 20: SDCard_cpu_cpu_nios2_oci" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063159 ""} { "Info" "ISGN_ENTITY_NAME" "21 SDCard_cpu_cpu " "Found entity 21: SDCard_cpu_cpu" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/sdcard_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sdcard/synthesis/submodules/sdcard_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDCard_cpu_cpu_debug_slave_sysclk " "Found entity 1: SDCard_cpu_cpu_debug_slave_sysclk" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/sdcard_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sdcard/synthesis/submodules/sdcard_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDCard_cpu_cpu_debug_slave_tck " "Found entity 1: SDCard_cpu_cpu_debug_slave_tck" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu_debug_slave_tck.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/sdcard_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sdcard/synthesis/submodules/sdcard_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDCard_cpu_cpu_debug_slave_wrapper " "Found entity 1: SDCard_cpu_cpu_debug_slave_wrapper" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/sdcard_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sdcard/synthesis/submodules/sdcard_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDCard_cpu_cpu_test_bench " "Found entity 1: SDCard_cpu_cpu_test_bench" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu_test_bench.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdcard/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Avalon_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Avalon_Interface-rtl" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063509 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Avalon_Interface " "Found entity 1: Altera_UP_SD_Card_Avalon_Interface" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdcard/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator-rtl " "Found design unit 1: Altera_UP_SD_Card_48_bit_Command_Generator-rtl" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063509 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator " "Found entity 1: Altera_UP_SD_Card_48_bit_Command_Generator" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/altera_up_sd_card_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdcard/synthesis/submodules/altera_up_sd_card_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Buffer-rtl " "Found design unit 1: Altera_UP_SD_Card_Buffer-rtl" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063521 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Buffer " "Found entity 1: Altera_UP_SD_Card_Buffer" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/altera_up_sd_card_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdcard/synthesis/submodules/altera_up_sd_card_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Clock-rtl " "Found design unit 1: Altera_UP_SD_Card_Clock-rtl" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063521 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Clock " "Found entity 1: Altera_UP_SD_Card_Clock" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/altera_up_sd_card_control_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdcard/synthesis/submodules/altera_up_sd_card_control_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Control_FSM-rtl " "Found design unit 1: Altera_UP_SD_Card_Control_FSM-rtl" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063529 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Control_FSM " "Found entity 1: Altera_UP_SD_Card_Control_FSM" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/altera_up_sd_card_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdcard/synthesis/submodules/altera_up_sd_card_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Interface-rtl" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063529 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Interface " "Found entity 1: Altera_UP_SD_Card_Interface" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/altera_up_sd_card_response_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdcard/synthesis/submodules/altera_up_sd_card_response_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Response_Receiver-rtl " "Found design unit 1: Altera_UP_SD_Card_Response_Receiver-rtl" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063535 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Response_Receiver " "Found entity 1: Altera_UP_SD_Card_Response_Receiver" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/altera_up_sd_crc16_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdcard/synthesis/submodules/altera_up_sd_crc16_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC16_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC16_Generator-rtl" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063539 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC16_Generator " "Found entity 1: Altera_UP_SD_CRC16_Generator" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/altera_up_sd_crc7_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdcard/synthesis/submodules/altera_up_sd_crc7_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC7_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC7_Generator-rtl" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063540 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC7_Generator " "Found entity 1: Altera_UP_SD_CRC7_Generator" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/altera_up_sd_signal_trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdcard/synthesis/submodules/altera_up_sd_signal_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Signal_Trigger-rtl " "Found design unit 1: Altera_UP_SD_Signal_Trigger-rtl" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063540 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Signal_Trigger " "Found entity 1: Altera_UP_SD_Signal_Trigger" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard/synthesis/submodules/altera_up_sd_card_memory_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdcard/synthesis/submodules/altera_up_sd_card_memory_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_up_sd_card_memory_block-SYN " "Found design unit 1: altera_up_sd_card_memory_block-SYN" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063540 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Memory_Block " "Found entity 1: Altera_UP_SD_Card_Memory_Block" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcardcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file sdcardcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdCardControl " "Found entity 1: sdCardControl" {  } { { "sdCardControl.v" "" { Text "D:/2024/FPGA-TEST/SDcard/sdCardControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740063548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063548 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/sdcard.v D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/SDCard.v " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/sdcard.v\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/SDCard.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/sdcard.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/sdcard.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063561 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_up_sd_crc16_generator.vhd D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_up_sd_crc16_generator.vhd\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/altera_up_sd_crc16_generator.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/altera_up_sd_crc16_generator.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063569 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_up_sd_crc7_generator.vhd D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_up_sd_crc7_generator.vhd\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/altera_up_sd_crc7_generator.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/altera_up_sd_crc7_generator.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063578 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_up_sd_card_48_bit_command_generator.vhd D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_up_sd_card_48_bit_command_generator.vhd\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/altera_up_sd_card_48_bit_command_generator.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/altera_up_sd_card_48_bit_command_generator.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063589 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_up_sd_card_avalon_interface.vhd D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_up_sd_card_avalon_interface.vhd\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/altera_up_sd_card_avalon_interface.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/altera_up_sd_card_avalon_interface.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063601 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_up_sd_card_buffer.vhd D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_up_sd_card_buffer.vhd\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/altera_up_sd_card_buffer.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/altera_up_sd_card_buffer.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063622 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_up_sd_card_clock.vhd D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_up_sd_card_clock.vhd\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/altera_up_sd_card_clock.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/altera_up_sd_card_clock.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063629 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_up_sd_card_control_fsm.vhd D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_up_sd_card_control_fsm.vhd\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/altera_up_sd_card_control_fsm.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/altera_up_sd_card_control_fsm.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063649 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_up_sd_card_interface.vhd D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_up_sd_card_interface.vhd\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/altera_up_sd_card_interface.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/altera_up_sd_card_interface.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063661 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_up_sd_card_memory_block.vhd D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_up_sd_card_memory_block.vhd\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/altera_up_sd_card_memory_block.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/altera_up_sd_card_memory_block.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063678 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_up_sd_card_response_receiver.vhd D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_up_sd_card_response_receiver.vhd\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/altera_up_sd_card_response_receiver.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/altera_up_sd_card_response_receiver.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063689 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_up_sd_signal_trigger.vhd D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_up_sd_signal_trigger.vhd\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/altera_up_sd_signal_trigger.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/altera_up_sd_signal_trigger.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063711 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_cpu.v D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu.v " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_cpu.v\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/sdcard_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/sdcard_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063711 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_cpu_cpu.v D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_cpu_cpu.v\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/sdcard_cpu_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/sdcard_cpu_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063739 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_cpu_cpu_debug_slave_sysclk.v D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu_debug_slave_sysclk.v " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_cpu_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/sdcard_cpu_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/sdcard_cpu_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063751 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_cpu_cpu_debug_slave_tck.v D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu_debug_slave_tck.v " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_cpu_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/sdcard_cpu_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/sdcard_cpu_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063755 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_cpu_cpu_debug_slave_wrapper.v D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu_debug_slave_wrapper.v " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_cpu_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/sdcard_cpu_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/sdcard_cpu_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063769 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_cpu_cpu_test_bench.v D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu_test_bench.v " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_cpu_cpu_test_bench.v\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/sdcard_cpu_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/sdcard_cpu_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063779 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_debug.v D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_debug.v " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_debug.v\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_debug.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/sdcard_debug.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/sdcard_debug.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063791 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_irq_mapper.sv D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_irq_mapper.sv " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_irq_mapper.sv\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/sdcard_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/sdcard_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063810 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_mm_interconnect_0.v D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_mm_interconnect_0.v\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/sdcard_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/sdcard_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063819 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_mm_interconnect_0_avalon_st_adapter.v D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_avalon_st_adapter.v " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/sdcard_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/sdcard_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063839 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/sdcard_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/sdcard_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063849 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_mm_interconnect_0_cmd_demux.sv D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_cmd_demux.sv " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/sdcard_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/sdcard_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063859 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_mm_interconnect_0_cmd_mux.sv D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_cmd_mux.sv " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/sdcard_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/sdcard_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063879 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_mm_interconnect_0_router.sv D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_router.sv " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/sdcard_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/sdcard_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063889 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_mm_interconnect_0_router_002.sv D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_router_002.sv " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/sdcard_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/sdcard_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063897 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_mm_interconnect_0_rsp_demux.sv D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_rsp_demux.sv " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/sdcard_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/sdcard_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063900 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_mm_interconnect_0_rsp_mux.sv D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_rsp_mux.sv " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/sdcard_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/sdcard_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063912 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_ram.v D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_ram.v " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/sdcard_ram.v\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_ram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/sdcard_ram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/sdcard_ram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063919 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_avalon_sc_fifo.v D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063929 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_merlin_arbitrator.sv D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063938 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_merlin_burst_uncompressor.sv D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063949 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_merlin_master_agent.sv D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_merlin_master_agent.sv " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063961 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_merlin_master_translator.sv D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_merlin_master_translator.sv " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063979 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_merlin_slave_agent.sv D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063991 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_merlin_slave_translator.sv D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740063999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740063999 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_reset_controller.v D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_reset_controller.v " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740064019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740064019 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_reset_synchronizer.v D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_reset_synchronizer.v " "File \"d:/2024/fpga-test/sdcard/db/ip/sdcard/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1729740064031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdcard/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdcard/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740064031 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdCardControl " "Elaborating entity \"sdCardControl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729740064139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard SDCard:u0 " "Elaborating entity \"SDCard\" for hierarchy \"SDCard:u0\"" {  } { { "sdCardControl.v" "u0" { Text "D:/2024/FPGA-TEST/SDcard/sdCardControl.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Avalon_Interface SDCard:u0\|Altera_UP_SD_Card_Avalon_Interface:sdcard " "Elaborating entity \"Altera_UP_SD_Card_Avalon_Interface\" for hierarchy \"SDCard:u0\|Altera_UP_SD_Card_Avalon_Interface:sdcard\"" {  } { { "SDCard/synthesis/SDCard.v" "sdcard" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/SDCard.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Interface SDCard:u0\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port " "Elaborating entity \"Altera_UP_SD_Card_Interface\" for hierarchy \"SDCard:u0\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\"" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "SD_Card_Port" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_48_bit_Command_Generator SDCard:u0\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator " "Elaborating entity \"Altera_UP_SD_Card_48_bit_Command_Generator\" for hierarchy \"SDCard:u0\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\"" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "command_generator" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_CRC7_Generator SDCard:u0\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|Altera_UP_SD_CRC7_Generator:CRC7_Gen " "Elaborating entity \"Altera_UP_SD_CRC7_Generator\" for hierarchy \"SDCard:u0\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|Altera_UP_SD_CRC7_Generator:CRC7_Gen\"" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "CRC7_Gen" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Response_Receiver SDCard:u0\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver " "Elaborating entity \"Altera_UP_SD_Card_Response_Receiver\" for hierarchy \"SDCard:u0\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\"" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "response_receiver" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Control_FSM SDCard:u0\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Control_FSM:control_FSM " "Elaborating entity \"Altera_UP_SD_Card_Control_FSM\" for hierarchy \"SDCard:u0\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Control_FSM:control_FSM\"" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "control_FSM" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Clock SDCard:u0\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator " "Elaborating entity \"Altera_UP_SD_Card_Clock\" for hierarchy \"SDCard:u0\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator\"" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "clock_generator" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Signal_Trigger SDCard:u0\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger " "Elaborating entity \"Altera_UP_SD_Signal_Trigger\" for hierarchy \"SDCard:u0\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger\"" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "SD_clock_pulse_trigger" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Buffer SDCard:u0\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line " "Elaborating entity \"Altera_UP_SD_Card_Buffer\" for hierarchy \"SDCard:u0\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\"" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "data_line" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_CRC16_Generator SDCard:u0\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_CRC16_Generator:crc16_checker " "Elaborating entity \"Altera_UP_SD_CRC16_Generator\" for hierarchy \"SDCard:u0\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_CRC16_Generator:crc16_checker\"" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "crc16_checker" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Memory_Block SDCard:u0\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory " "Elaborating entity \"Altera_UP_SD_Card_Memory_Block\" for hierarchy \"SDCard:u0\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\"" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "packet_memory" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SDCard:u0\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SDCard:u0\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\"" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "altsyncram_component" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDCard:u0\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SDCard:u0\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\"" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDCard:u0\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"SDCard:u0\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file initial_data.mif " "Parameter \"init_file\" = \"initial_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064422 ""}  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729740064422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pr92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pr92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pr92 " "Found entity 1: altsyncram_pr92" {  } { { "db/altsyncram_pr92.tdf" "" { Text "D:/2024/FPGA-TEST/SDcard/db/altsyncram_pr92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740064460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740064460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pr92 SDCard:u0\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\|altsyncram_pr92:auto_generated " "Elaborating entity \"altsyncram_pr92\" for hierarchy \"SDCard:u0\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\|altsyncram_pr92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064460 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "D:/2024/FPGA-TEST/SDcard/initial_data.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/2024/FPGA-TEST/SDcard/initial_data.mif -- setting all initial values to 0" {  } { { "SDCard/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1729740064460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_cpu SDCard:u0\|SDCard_cpu:cpu " "Elaborating entity \"SDCard_cpu\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\"" {  } { { "SDCard/synthesis/SDCard.v" "cpu" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/SDCard.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_cpu_cpu SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu " "Elaborating entity \"SDCard_cpu_cpu\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu.v" "cpu" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_cpu_cpu_test_bench SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_test_bench:the_SDCard_cpu_cpu_test_bench " "Elaborating entity \"SDCard_cpu_cpu_test_bench\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_test_bench:the_SDCard_cpu_cpu_test_bench\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "the_SDCard_cpu_cpu_test_bench" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_cpu_cpu_register_bank_a_module SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_register_bank_a_module:SDCard_cpu_cpu_register_bank_a " "Elaborating entity \"SDCard_cpu_cpu_register_bank_a_module\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_register_bank_a_module:SDCard_cpu_cpu_register_bank_a\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "SDCard_cpu_cpu_register_bank_a" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_register_bank_a_module:SDCard_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_register_bank_a_module:SDCard_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "the_altsyncram" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_register_bank_a_module:SDCard_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_register_bank_a_module:SDCard_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_register_bank_a_module:SDCard_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_register_bank_a_module:SDCard_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064619 ""}  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729740064619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/2024/FPGA-TEST/SDcard/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740064659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740064659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_register_bank_a_module:SDCard_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_register_bank_a_module:SDCard_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_cpu_cpu_register_bank_b_module SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_register_bank_b_module:SDCard_cpu_cpu_register_bank_b " "Elaborating entity \"SDCard_cpu_cpu_register_bank_b_module\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_register_bank_b_module:SDCard_cpu_cpu_register_bank_b\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "SDCard_cpu_cpu_register_bank_b" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_cpu_cpu_nios2_oci SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci " "Elaborating entity \"SDCard_cpu_cpu_nios2_oci\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "the_SDCard_cpu_cpu_nios2_oci" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_cpu_cpu_nios2_oci_debug SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_debug:the_SDCard_cpu_cpu_nios2_oci_debug " "Elaborating entity \"SDCard_cpu_cpu_nios2_oci_debug\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_debug:the_SDCard_cpu_cpu_nios2_oci_debug\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "the_SDCard_cpu_cpu_nios2_oci_debug" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_debug:the_SDCard_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_debug:the_SDCard_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "the_altera_std_synchronizer" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_debug:the_SDCard_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_debug:the_SDCard_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_debug:the_SDCard_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_debug:the_SDCard_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064749 ""}  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729740064749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_cpu_cpu_nios2_oci_break SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_break:the_SDCard_cpu_cpu_nios2_oci_break " "Elaborating entity \"SDCard_cpu_cpu_nios2_oci_break\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_break:the_SDCard_cpu_cpu_nios2_oci_break\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "the_SDCard_cpu_cpu_nios2_oci_break" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_cpu_cpu_nios2_oci_xbrk SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_xbrk:the_SDCard_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"SDCard_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_xbrk:the_SDCard_cpu_cpu_nios2_oci_xbrk\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "the_SDCard_cpu_cpu_nios2_oci_xbrk" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_cpu_cpu_nios2_oci_dbrk SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_dbrk:the_SDCard_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"SDCard_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_dbrk:the_SDCard_cpu_cpu_nios2_oci_dbrk\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "the_SDCard_cpu_cpu_nios2_oci_dbrk" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_cpu_cpu_nios2_oci_itrace SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_itrace:the_SDCard_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"SDCard_cpu_cpu_nios2_oci_itrace\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_itrace:the_SDCard_cpu_cpu_nios2_oci_itrace\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "the_SDCard_cpu_cpu_nios2_oci_itrace" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_cpu_cpu_nios2_oci_dtrace SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_dtrace:the_SDCard_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"SDCard_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_dtrace:the_SDCard_cpu_cpu_nios2_oci_dtrace\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "the_SDCard_cpu_cpu_nios2_oci_dtrace" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_cpu_cpu_nios2_oci_td_mode SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_dtrace:the_SDCard_cpu_cpu_nios2_oci_dtrace\|SDCard_cpu_cpu_nios2_oci_td_mode:SDCard_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SDCard_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_dtrace:the_SDCard_cpu_cpu_nios2_oci_dtrace\|SDCard_cpu_cpu_nios2_oci_td_mode:SDCard_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "SDCard_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_cpu_cpu_nios2_oci_fifo SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_fifo:the_SDCard_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"SDCard_cpu_cpu_nios2_oci_fifo\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_fifo:the_SDCard_cpu_cpu_nios2_oci_fifo\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "the_SDCard_cpu_cpu_nios2_oci_fifo" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_cpu_cpu_nios2_oci_compute_input_tm_cnt SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_fifo:the_SDCard_cpu_cpu_nios2_oci_fifo\|SDCard_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_SDCard_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SDCard_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_fifo:the_SDCard_cpu_cpu_nios2_oci_fifo\|SDCard_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_SDCard_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "the_SDCard_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_cpu_cpu_nios2_oci_fifo_wrptr_inc SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_fifo:the_SDCard_cpu_cpu_nios2_oci_fifo\|SDCard_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_SDCard_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SDCard_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_fifo:the_SDCard_cpu_cpu_nios2_oci_fifo\|SDCard_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_SDCard_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "the_SDCard_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_cpu_cpu_nios2_oci_fifo_cnt_inc SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_fifo:the_SDCard_cpu_cpu_nios2_oci_fifo\|SDCard_cpu_cpu_nios2_oci_fifo_cnt_inc:the_SDCard_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SDCard_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_fifo:the_SDCard_cpu_cpu_nios2_oci_fifo\|SDCard_cpu_cpu_nios2_oci_fifo_cnt_inc:the_SDCard_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "the_SDCard_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_cpu_cpu_nios2_oci_pib SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_pib:the_SDCard_cpu_cpu_nios2_oci_pib " "Elaborating entity \"SDCard_cpu_cpu_nios2_oci_pib\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_pib:the_SDCard_cpu_cpu_nios2_oci_pib\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "the_SDCard_cpu_cpu_nios2_oci_pib" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_cpu_cpu_nios2_oci_im SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_im:the_SDCard_cpu_cpu_nios2_oci_im " "Elaborating entity \"SDCard_cpu_cpu_nios2_oci_im\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_oci_im:the_SDCard_cpu_cpu_nios2_oci_im\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "the_SDCard_cpu_cpu_nios2_oci_im" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_cpu_cpu_nios2_avalon_reg SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_avalon_reg:the_SDCard_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"SDCard_cpu_cpu_nios2_avalon_reg\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_avalon_reg:the_SDCard_cpu_cpu_nios2_avalon_reg\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "the_SDCard_cpu_cpu_nios2_avalon_reg" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_cpu_cpu_nios2_ocimem SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_ocimem:the_SDCard_cpu_cpu_nios2_ocimem " "Elaborating entity \"SDCard_cpu_cpu_nios2_ocimem\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_ocimem:the_SDCard_cpu_cpu_nios2_ocimem\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "the_SDCard_cpu_cpu_nios2_ocimem" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_cpu_cpu_ociram_sp_ram_module SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_ocimem:the_SDCard_cpu_cpu_nios2_ocimem\|SDCard_cpu_cpu_ociram_sp_ram_module:SDCard_cpu_cpu_ociram_sp_ram " "Elaborating entity \"SDCard_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_ocimem:the_SDCard_cpu_cpu_nios2_ocimem\|SDCard_cpu_cpu_ociram_sp_ram_module:SDCard_cpu_cpu_ociram_sp_ram\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "SDCard_cpu_cpu_ociram_sp_ram" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_ocimem:the_SDCard_cpu_cpu_nios2_ocimem\|SDCard_cpu_cpu_ociram_sp_ram_module:SDCard_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_ocimem:the_SDCard_cpu_cpu_nios2_ocimem\|SDCard_cpu_cpu_ociram_sp_ram_module:SDCard_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "the_altsyncram" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_ocimem:the_SDCard_cpu_cpu_nios2_ocimem\|SDCard_cpu_cpu_ociram_sp_ram_module:SDCard_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_ocimem:the_SDCard_cpu_cpu_nios2_ocimem\|SDCard_cpu_cpu_ociram_sp_ram_module:SDCard_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740064991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_ocimem:the_SDCard_cpu_cpu_nios2_ocimem\|SDCard_cpu_cpu_ociram_sp_ram_module:SDCard_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_ocimem:the_SDCard_cpu_cpu_nios2_ocimem\|SDCard_cpu_cpu_ociram_sp_ram_module:SDCard_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740064991 ""}  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729740064991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/2024/FPGA-TEST/SDcard/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740065031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740065031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_ocimem:the_SDCard_cpu_cpu_nios2_ocimem\|SDCard_cpu_cpu_ociram_sp_ram_module:SDCard_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_nios2_ocimem:the_SDCard_cpu_cpu_nios2_ocimem\|SDCard_cpu_cpu_ociram_sp_ram_module:SDCard_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740065031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_cpu_cpu_debug_slave_wrapper SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_debug_slave_wrapper:the_SDCard_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"SDCard_cpu_cpu_debug_slave_wrapper\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_debug_slave_wrapper:the_SDCard_cpu_cpu_debug_slave_wrapper\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "the_SDCard_cpu_cpu_debug_slave_wrapper" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740065051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_cpu_cpu_debug_slave_tck SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_debug_slave_wrapper:the_SDCard_cpu_cpu_debug_slave_wrapper\|SDCard_cpu_cpu_debug_slave_tck:the_SDCard_cpu_cpu_debug_slave_tck " "Elaborating entity \"SDCard_cpu_cpu_debug_slave_tck\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_debug_slave_wrapper:the_SDCard_cpu_cpu_debug_slave_wrapper\|SDCard_cpu_cpu_debug_slave_tck:the_SDCard_cpu_cpu_debug_slave_tck\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu_debug_slave_wrapper.v" "the_SDCard_cpu_cpu_debug_slave_tck" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740065060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_cpu_cpu_debug_slave_sysclk SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_debug_slave_wrapper:the_SDCard_cpu_cpu_debug_slave_wrapper\|SDCard_cpu_cpu_debug_slave_sysclk:the_SDCard_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"SDCard_cpu_cpu_debug_slave_sysclk\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_debug_slave_wrapper:the_SDCard_cpu_cpu_debug_slave_wrapper\|SDCard_cpu_cpu_debug_slave_sysclk:the_SDCard_cpu_cpu_debug_slave_sysclk\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu_debug_slave_wrapper.v" "the_SDCard_cpu_cpu_debug_slave_sysclk" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740065100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_debug_slave_wrapper:the_SDCard_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDCard_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_debug_slave_wrapper:the_SDCard_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDCard_cpu_cpu_debug_slave_phy\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu_debug_slave_wrapper.v" "SDCard_cpu_cpu_debug_slave_phy" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740065149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_debug_slave_wrapper:the_SDCard_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDCard_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_debug_slave_wrapper:the_SDCard_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDCard_cpu_cpu_debug_slave_phy\"" {  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740065158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_debug_slave_wrapper:the_SDCard_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDCard_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_debug_slave_wrapper:the_SDCard_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDCard_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740065158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740065158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740065158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740065158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740065158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740065158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740065158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740065158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740065158 ""}  } { { "SDCard/synthesis/submodules/SDCard_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729740065158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_debug_slave_wrapper:the_SDCard_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDCard_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_debug_slave_wrapper:the_SDCard_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDCard_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740065161 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_debug_slave_wrapper:the_SDCard_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDCard_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_debug_slave_wrapper:the_SDCard_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDCard_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_debug_slave_wrapper:the_SDCard_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDCard_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_debug_slave_wrapper:the_SDCard_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDCard_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "SDCard/synthesis/submodules/SDCard_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740065161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_debug_slave_wrapper:the_SDCard_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDCard_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_debug_slave_wrapper:the_SDCard_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDCard_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740065241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_debug_slave_wrapper:the_SDCard_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDCard_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SDCard:u0\|SDCard_cpu:cpu\|SDCard_cpu_cpu:cpu\|SDCard_cpu_cpu_nios2_oci:the_SDCard_cpu_cpu_nios2_oci\|SDCard_cpu_cpu_debug_slave_wrapper:the_SDCard_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDCard_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/fpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740065401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_debug SDCard:u0\|SDCard_debug:debug " "Elaborating entity \"SDCard_debug\" for hierarchy \"SDCard:u0\|SDCard_debug:debug\"" {  } { { "SDCard/synthesis/SDCard.v" "debug" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/SDCard.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740065449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_debug_scfifo_w SDCard:u0\|SDCard_debug:debug\|SDCard_debug_scfifo_w:the_SDCard_debug_scfifo_w " "Elaborating entity \"SDCard_debug_scfifo_w\" for hierarchy \"SDCard:u0\|SDCard_debug:debug\|SDCard_debug_scfifo_w:the_SDCard_debug_scfifo_w\"" {  } { { "SDCard/synthesis/submodules/SDCard_debug.v" "the_SDCard_debug_scfifo_w" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_debug.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740065461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SDCard:u0\|SDCard_debug:debug\|SDCard_debug_scfifo_w:the_SDCard_debug_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SDCard:u0\|SDCard_debug:debug\|SDCard_debug_scfifo_w:the_SDCard_debug_scfifo_w\|scfifo:wfifo\"" {  } { { "SDCard/synthesis/submodules/SDCard_debug.v" "wfifo" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_debug.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740065611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDCard:u0\|SDCard_debug:debug\|SDCard_debug_scfifo_w:the_SDCard_debug_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SDCard:u0\|SDCard_debug:debug\|SDCard_debug_scfifo_w:the_SDCard_debug_scfifo_w\|scfifo:wfifo\"" {  } { { "SDCard/synthesis/submodules/SDCard_debug.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_debug.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740065617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDCard:u0\|SDCard_debug:debug\|SDCard_debug_scfifo_w:the_SDCard_debug_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SDCard:u0\|SDCard_debug:debug\|SDCard_debug_scfifo_w:the_SDCard_debug_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740065617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740065617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740065617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740065617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740065617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740065617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740065617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740065617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740065617 ""}  } { { "SDCard/synthesis/submodules/SDCard_debug.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_debug.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729740065617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/2024/FPGA-TEST/SDcard/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740065651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740065651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 SDCard:u0\|SDCard_debug:debug\|SDCard_debug_scfifo_w:the_SDCard_debug_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"SDCard:u0\|SDCard_debug:debug\|SDCard_debug_scfifo_w:the_SDCard_debug_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740065651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/2024/FPGA-TEST/SDcard/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740065669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740065669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 SDCard:u0\|SDCard_debug:debug\|SDCard_debug_scfifo_w:the_SDCard_debug_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"SDCard:u0\|SDCard_debug:debug\|SDCard_debug_scfifo_w:the_SDCard_debug_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/2024/FPGA-TEST/SDcard/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740065670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/2024/FPGA-TEST/SDcard/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740065681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740065681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SDCard:u0\|SDCard_debug:debug\|SDCard_debug_scfifo_w:the_SDCard_debug_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SDCard:u0\|SDCard_debug:debug\|SDCard_debug_scfifo_w:the_SDCard_debug_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/2024/FPGA-TEST/SDcard/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740065689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/2024/FPGA-TEST/SDcard/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740065731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740065731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 SDCard:u0\|SDCard_debug:debug\|SDCard_debug_scfifo_w:the_SDCard_debug_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"SDCard:u0\|SDCard_debug:debug\|SDCard_debug_scfifo_w:the_SDCard_debug_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/2024/FPGA-TEST/SDcard/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740065731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/2024/FPGA-TEST/SDcard/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740065769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740065769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 SDCard:u0\|SDCard_debug:debug\|SDCard_debug_scfifo_w:the_SDCard_debug_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"SDCard:u0\|SDCard_debug:debug\|SDCard_debug_scfifo_w:the_SDCard_debug_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/2024/FPGA-TEST/SDcard/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740065769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/2024/FPGA-TEST/SDcard/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740065814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740065814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob SDCard:u0\|SDCard_debug:debug\|SDCard_debug_scfifo_w:the_SDCard_debug_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"SDCard:u0\|SDCard_debug:debug\|SDCard_debug_scfifo_w:the_SDCard_debug_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/2024/FPGA-TEST/SDcard/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740065814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_debug_scfifo_r SDCard:u0\|SDCard_debug:debug\|SDCard_debug_scfifo_r:the_SDCard_debug_scfifo_r " "Elaborating entity \"SDCard_debug_scfifo_r\" for hierarchy \"SDCard:u0\|SDCard_debug:debug\|SDCard_debug_scfifo_r:the_SDCard_debug_scfifo_r\"" {  } { { "SDCard/synthesis/submodules/SDCard_debug.v" "the_SDCard_debug_scfifo_r" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_debug.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740065832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SDCard:u0\|SDCard_debug:debug\|alt_jtag_atlantic:SDCard_debug_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SDCard:u0\|SDCard_debug:debug\|alt_jtag_atlantic:SDCard_debug_alt_jtag_atlantic\"" {  } { { "SDCard/synthesis/submodules/SDCard_debug.v" "SDCard_debug_alt_jtag_atlantic" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_debug.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740066063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDCard:u0\|SDCard_debug:debug\|alt_jtag_atlantic:SDCard_debug_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SDCard:u0\|SDCard_debug:debug\|alt_jtag_atlantic:SDCard_debug_alt_jtag_atlantic\"" {  } { { "SDCard/synthesis/submodules/SDCard_debug.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_debug.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740066081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDCard:u0\|SDCard_debug:debug\|alt_jtag_atlantic:SDCard_debug_alt_jtag_atlantic " "Instantiated megafunction \"SDCard:u0\|SDCard_debug:debug\|alt_jtag_atlantic:SDCard_debug_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740066081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740066081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740066081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740066081 ""}  } { { "SDCard/synthesis/submodules/SDCard_debug.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_debug.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729740066081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint SDCard:u0\|SDCard_debug:debug\|alt_jtag_atlantic:SDCard_debug_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"SDCard:u0\|SDCard_debug:debug\|alt_jtag_atlantic:SDCard_debug_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740066121 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SDCard:u0\|SDCard_debug:debug\|alt_jtag_atlantic:SDCard_debug_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst SDCard:u0\|SDCard_debug:debug\|alt_jtag_atlantic:SDCard_debug_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SDCard:u0\|SDCard_debug:debug\|alt_jtag_atlantic:SDCard_debug_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"SDCard:u0\|SDCard_debug:debug\|alt_jtag_atlantic:SDCard_debug_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "SDCard/synthesis/submodules/SDCard_debug.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_debug.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740066126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint SDCard:u0\|SDCard_debug:debug\|alt_jtag_atlantic:SDCard_debug_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"SDCard:u0\|SDCard_debug:debug\|alt_jtag_atlantic:SDCard_debug_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "d:/fpga/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740066142 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SDCard:u0\|SDCard_debug:debug\|alt_jtag_atlantic:SDCard_debug_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep SDCard:u0\|SDCard_debug:debug\|alt_jtag_atlantic:SDCard_debug_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SDCard:u0\|SDCard_debug:debug\|alt_jtag_atlantic:SDCard_debug_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"SDCard:u0\|SDCard_debug:debug\|alt_jtag_atlantic:SDCard_debug_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "d:/fpga/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "SDCard/synthesis/submodules/SDCard_debug.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_debug.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740066149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_ram SDCard:u0\|SDCard_ram:ram " "Elaborating entity \"SDCard_ram\" for hierarchy \"SDCard:u0\|SDCard_ram:ram\"" {  } { { "SDCard/synthesis/SDCard.v" "ram" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/SDCard.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740066159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SDCard:u0\|SDCard_ram:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SDCard:u0\|SDCard_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "SDCard/synthesis/submodules/SDCard_ram.v" "the_altsyncram" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740066169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDCard:u0\|SDCard_ram:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SDCard:u0\|SDCard_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "SDCard/synthesis/submodules/SDCard_ram.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740066181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDCard:u0\|SDCard_ram:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SDCard:u0\|SDCard_ram:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740066181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SDCard_ram.hex " "Parameter \"init_file\" = \"SDCard_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740066181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740066181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 51200 " "Parameter \"maximum_depth\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740066181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 51200 " "Parameter \"numwords_a\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740066181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740066181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740066181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740066181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740066181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740066181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740066181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740066181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729740066181 ""}  } { { "SDCard/synthesis/submodules/SDCard_ram.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729740066181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5sf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5sf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5sf1 " "Found entity 1: altsyncram_5sf1" {  } { { "db/altsyncram_5sf1.tdf" "" { Text "D:/2024/FPGA-TEST/SDcard/db/altsyncram_5sf1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740066239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740066239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5sf1 SDCard:u0\|SDCard_ram:ram\|altsyncram:the_altsyncram\|altsyncram_5sf1:auto_generated " "Elaborating entity \"altsyncram_5sf1\" for hierarchy \"SDCard:u0\|SDCard_ram:ram\|altsyncram:the_altsyncram\|altsyncram_5sf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740066239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_qsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_qsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_qsa " "Found entity 1: decode_qsa" {  } { { "db/decode_qsa.tdf" "" { Text "D:/2024/FPGA-TEST/SDcard/db/decode_qsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740067003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740067003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_qsa SDCard:u0\|SDCard_ram:ram\|altsyncram:the_altsyncram\|altsyncram_5sf1:auto_generated\|decode_qsa:decode3 " "Elaborating entity \"decode_qsa\" for hierarchy \"SDCard:u0\|SDCard_ram:ram\|altsyncram:the_altsyncram\|altsyncram_5sf1:auto_generated\|decode_qsa:decode3\"" {  } { { "db/altsyncram_5sf1.tdf" "decode3" { Text "D:/2024/FPGA-TEST/SDcard/db/altsyncram_5sf1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740067008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nob " "Found entity 1: mux_nob" {  } { { "db/mux_nob.tdf" "" { Text "D:/2024/FPGA-TEST/SDcard/db/mux_nob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740067049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740067049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nob SDCard:u0\|SDCard_ram:ram\|altsyncram:the_altsyncram\|altsyncram_5sf1:auto_generated\|mux_nob:mux2 " "Elaborating entity \"mux_nob\" for hierarchy \"SDCard:u0\|SDCard_ram:ram\|altsyncram:the_altsyncram\|altsyncram_5sf1:auto_generated\|mux_nob:mux2\"" {  } { { "db/altsyncram_5sf1.tdf" "mux2" { Text "D:/2024/FPGA-TEST/SDcard/db/altsyncram_5sf1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740067058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_mm_interconnect_0 SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SDCard_mm_interconnect_0\" for hierarchy \"SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SDCard/synthesis/SDCard.v" "mm_interconnect_0" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/SDCard.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740067599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740067701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740067711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator\"" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" "debug_avalon_jtag_slave_translator" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740067721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdcard_avalon_sdcard_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdcard_avalon_sdcard_slave_translator\"" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" "sdcard_avalon_sdcard_slave_translator" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740067741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740067759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" "ram_s1_translator" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" 763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740067769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740067782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740067804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\"" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" "debug_avalon_jtag_slave_agent" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" 1009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740067815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SDCard/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740067831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" "debug_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" 1050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740067851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_mm_interconnect_0_router SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|SDCard_mm_interconnect_0_router:router " "Elaborating entity \"SDCard_mm_interconnect_0_router\" for hierarchy \"SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|SDCard_mm_interconnect_0_router:router\"" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" "router" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" 1441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740067889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_mm_interconnect_0_router_default_decode SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|SDCard_mm_interconnect_0_router:router\|SDCard_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"SDCard_mm_interconnect_0_router_default_decode\" for hierarchy \"SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|SDCard_mm_interconnect_0_router:router\|SDCard_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740067905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_mm_interconnect_0_router_002 SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|SDCard_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"SDCard_mm_interconnect_0_router_002\" for hierarchy \"SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|SDCard_mm_interconnect_0_router_002:router_002\"" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" "router_002" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740067919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_mm_interconnect_0_router_002_default_decode SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|SDCard_mm_interconnect_0_router_002:router_002\|SDCard_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"SDCard_mm_interconnect_0_router_002_default_decode\" for hierarchy \"SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|SDCard_mm_interconnect_0_router_002:router_002\|SDCard_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740067931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_mm_interconnect_0_cmd_demux SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|SDCard_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"SDCard_mm_interconnect_0_cmd_demux\" for hierarchy \"SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|SDCard_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" "cmd_demux" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" 1556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740067939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_mm_interconnect_0_cmd_mux SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|SDCard_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"SDCard_mm_interconnect_0_cmd_mux\" for hierarchy \"SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|SDCard_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" "cmd_mux" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" 1614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740067959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|SDCard_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|SDCard_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740067971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|SDCard_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|SDCard_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SDCard/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740067979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_mm_interconnect_0_rsp_demux SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|SDCard_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"SDCard_mm_interconnect_0_rsp_demux\" for hierarchy \"SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|SDCard_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" "rsp_demux" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" 1706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740068004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_mm_interconnect_0_rsp_mux SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|SDCard_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"SDCard_mm_interconnect_0_rsp_mux\" for hierarchy \"SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|SDCard_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" "rsp_mux" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" 1810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740068019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|SDCard_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|SDCard_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740068039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|SDCard_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|SDCard_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SDCard/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740068044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_mm_interconnect_0_avalon_st_adapter SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|SDCard_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"SDCard_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|SDCard_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0.v" 1874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740068049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_mm_interconnect_0_avalon_st_adapter_error_adapter_0 SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|SDCard_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SDCard_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"SDCard_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"SDCard:u0\|SDCard_mm_interconnect_0:mm_interconnect_0\|SDCard_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SDCard_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "SDCard/synthesis/submodules/SDCard_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740068064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard_irq_mapper SDCard:u0\|SDCard_irq_mapper:irq_mapper " "Elaborating entity \"SDCard_irq_mapper\" for hierarchy \"SDCard:u0\|SDCard_irq_mapper:irq_mapper\"" {  } { { "SDCard/synthesis/SDCard.v" "irq_mapper" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/SDCard.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740068081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SDCard:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SDCard:u0\|altera_reset_controller:rst_controller\"" {  } { { "SDCard/synthesis/SDCard.v" "rst_controller" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/SDCard.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740068089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SDCard:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SDCard:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SDCard/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740068101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SDCard:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SDCard:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SDCard/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740068112 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1729740068839 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.10.24.10:21:12 Progress: Loading slddb059ef9/alt_sld_fab_wrapper_hw.tcl " "2024.10.24.10:21:12 Progress: Loading slddb059ef9/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740072328 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740074559 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740074699 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740077131 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740077219 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740077314 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740077419 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740077424 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740077424 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1729740078119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddb059ef9/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddb059ef9/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slddb059ef9/alt_sld_fab.v" "" { Text "D:/2024/FPGA-TEST/SDcard/db/ip/slddb059ef9/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740078309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740078309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddb059ef9/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddb059ef9/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slddb059ef9/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/2024/FPGA-TEST/SDcard/db/ip/slddb059ef9/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740078391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740078391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddb059ef9/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddb059ef9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slddb059ef9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/2024/FPGA-TEST/SDcard/db/ip/slddb059ef9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740078409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740078409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddb059ef9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddb059ef9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slddb059ef9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/2024/FPGA-TEST/SDcard/db/ip/slddb059ef9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740078461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740078461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddb059ef9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slddb059ef9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slddb059ef9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/db/ip/slddb059ef9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740078544 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slddb059ef9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/db/ip/slddb059ef9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740078544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740078544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddb059ef9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddb059ef9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slddb059ef9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/2024/FPGA-TEST/SDcard/db/ip/slddb059ef9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729740078603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740078603 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1729740081979 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "SDCard/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 398 -1 0 } } { "SDCard/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 274 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 2878 -1 0 } } { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 3500 -1 0 } } { "SDCard/synthesis/submodules/SDCard_debug.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_debug.v" 398 -1 0 } } { "SDCard/synthesis/submodules/SDCard_debug.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_debug.v" 352 -1 0 } } { "SDCard/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "SDCard/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 90 -1 0 } } { "SDCard/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "SDCard/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 333 -1 0 } } { "SDCard/synthesis/submodules/SDCard_cpu_cpu.v" "" { Text "D:/2024/FPGA-TEST/SDcard/SDCard/synthesis/submodules/SDCard_cpu_cpu.v" 2099 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1729740082081 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1729740082081 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740083461 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1729740085945 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/2024/FPGA-TEST/SDcard/output_files/sdCardControl.map.smsg " "Generated suppressed messages file D:/2024/FPGA-TEST/SDcard/output_files/sdCardControl.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740086292 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729740087230 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729740087230 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4102 " "Implemented 4102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729740087509 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729740087509 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "3 " "Implemented 3 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1729740087509 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3754 " "Implemented 3754 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729740087509 ""} { "Info" "ICUT_CUT_TM_RAMS" "337 " "Implemented 337 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1729740087509 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729740087509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4914 " "Peak virtual memory: 4914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729740087562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 10:21:27 2024 " "Processing ended: Thu Oct 24 10:21:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729740087562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729740087562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729740087562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729740087562 ""}
