INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lucas/Desktop/fpga/lab2/4-bit-adder/4-bit-adder.srcs/sources_1/new/adder_4_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4_bit
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/lucas/Desktop/fpga/lab2/4-bit-adder/4-bit-adder.srcs/sources_1/new/adder_4_bit.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lucas/Desktop/fpga/lab2/4-bit-adder/4-bit-adder.srcs/sources_1/new/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/lucas/Desktop/fpga/lab2/4-bit-adder/4-bit-adder.srcs/sources_1/new/full_adder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lucas/Desktop/fpga/lab2/4-bit-adder/4-bit-adder.srcs/sources_1/new/adder_4_bit_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4_bit_tb
