<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="posit_hls" solutionName="solution1" date="2024-08-21T03:04:35.455+0200" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-77] The top function 'add' (posit_hls/add.c:5) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops." projectName="posit_hls" solutionName="solution1" date="2024-08-21T03:04:35.146+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 4120.426 ; gain = 1479.980 ; free physical = 792 ; free virtual = 8321" projectName="posit_hls" solutionName="solution1" date="2024-08-21T03:08:45.401+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-493] Port ap_clk has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin." projectName="posit_hls" solutionName="solution1" date="2024-08-21T03:08:45.103+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-7080] Parallel synthesis criteria is not met&#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2719.129 ; gain = 444.445 ; free physical = 893 ; free virtual = 8423&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 3207.195 ; gain = 932.512 ; free physical = 465 ; free virtual = 7994&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 3207.195 ; gain = 932.512 ; free physical = 465 ; free virtual = 7994&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 3216.211 ; gain = 941.527 ; free physical = 456 ; free virtual = 7986&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3231.086 ; gain = 956.402 ; free physical = 456 ; free virtual = 7986&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3231.086 ; gain = 956.402 ; free physical = 456 ; free virtual = 7986&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3231.086 ; gain = 956.402 ; free physical = 456 ; free virtual = 7985&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3231.086 ; gain = 956.402 ; free physical = 456 ; free virtual = 7985&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3231.086 ; gain = 956.402 ; free physical = 456 ; free virtual = 7985&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3231.086 ; gain = 956.402 ; free physical = 456 ; free virtual = 7985&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+--------------+------+&#xA;|      |Cell          |Count |&#xA;+------+--------------+------+&#xA;|1     |bd_0_hls_inst |     1|&#xA;+------+--------------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3231.086 ; gain = 956.402 ; free physical = 456 ; free virtual = 7985&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3231.086 ; gain = 884.703 ; free physical = 455 ; free virtual = 7984&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3231.094 ; gain = 956.402 ; free physical = 455 ; free virtual = 7984" projectName="posit_hls" solutionName="solution1" date="2024-08-21T03:08:00.197+0200" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xA;[Wed Aug 21 03:05:39 2024] Launched bd_0_hls_inst_0_synth_1...&#xA;Run output will be captured here: /home/emg2-abtics/posit_hls/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log&#xA;[Wed Aug 21 03:05:39 2024] Launched synth_1...&#xA;Run output will be captured here: /home/emg2-abtics/posit_hls/solution1/impl/verilog/project.runs/synth_1/runme.log&#xA;[Wed Aug 21 03:05:39 2024] Waiting for synth_1 to finish...&#xA;&#xA;&#xA;*** Running vivado&#xA;    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl&#xA;&#xA;&#xA;****** Vivado v2023.2 (64-bit)&#xA;  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023&#xA;  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023&#xA;  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source bd_0_wrapper.tcl -notrace&#xA;create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1310.988 ; gain = 0.023 ; free physical = 2518 ; free virtual = 10046" projectName="posit_hls" solutionName="solution1" date="2024-08-21T03:07:15.024+0200" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xA;launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1698.871 ; gain = 72.035 ; free physical = 2974 ; free virtual = 10501&#xA;# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {&#xA;#   reset_run [get_runs $run]&#xA;# }&#xA;# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]&#xA;# hls_vivado_reports_setup $report_options&#xA;TIMESTAMP: HLS-REPORT: initialize report directories: 2024-08-21 03:05:39 CEST&#xA;# if { $has_synth || $has_impl } {&#xA;#   # synth properties setting&#xA;#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]&#xA;#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]&#xA;#   if { ![llength $ip_inst] } {&#xA;#       error &quot;Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*&quot;&#xA;#   }&#xA;#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]&#xA;#   if { ![llength $synth_run] } {&#xA;#       error &quot;Cannot find synth run for HLS IP: ${ip_inst}*&quot;&#xA;#   }&#xA;# &#xA;#   if { [llength $synth_design_args] } {&#xA;#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run&#xA;#   }&#xA;# &#xA;#   if { [llength $synth_props] } {&#xA;#     set_property -dict $synth_props $synth_run&#xA;#   }&#xA;# &#xA;#   # launch run synth&#xA;#   launch_runs synth_1&#xA;#   wait_on_run synth_1&#xA;#   # synth reports&#xA;#   hls_vivado_reports_synth synth_1 $report_options&#xA;#   if { $synth_dcp ne &quot;&quot; } {&#xA;#     file mkdir [file dirname $synth_dcp]&#xA;#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]&#xA;#     if { [llength $run_dcp] != 1 } { error &quot;Cannot find single dcp file for run $synth_run&quot; }&#xA;#     file copy -force $run_dcp $synth_dcp&#xA;#   }&#xA;# }" projectName="posit_hls" solutionName="solution1" date="2024-08-21T03:05:39.623+0200" type="Warning"/>
        <logs message="WARNING: [IMPL 213-201] IO timing constraints are not applied without adding IO buffers.&#xA;&#xA;&#xA;****** Vivado v2023.2 (64-bit)&#xA;  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023&#xA;  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023&#xA;  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source run_vivadosyn.tcl&#xA;# source ./settings.tcl&#xA;## set top_module add&#xA;## set language verilog&#xA;## set family zynquplus&#xA;## set device xck26&#xA;## set package -sfvc784&#xA;## set speed -2LV-c&#xA;## set clock ap_clk&#xA;## set fsm_ext &quot;off&quot;&#xA;## set add_io_buffers false ;&#xA;# source -notrace ./extraction.tcl&#xA;# set vivado_proj_name project&#xA;# set vivado_proj_dir .&#xA;# set target_device &quot;${device}${package}${speed}&quot;&#xA;# set target_clk_period_ns &quot;5&quot;&#xA;# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]&#xA;# set ip_vlnv xilinx.com:hls:add:1.0&#xA;# set ip_repo_path ../ip&#xA;# set bd_design_name bd_0&#xA;# set bd_inst_name hls_inst&#xA;# set bd_props {}&#xA;# set has_synth true&#xA;# set synth_design_args {-directive sdx_optimization_effort_high}&#xA;# set synth_dcp &quot;&quot;&#xA;# set synth_props {}&#xA;# set has_impl false&#xA;# set impl_props {}&#xA;# set report_options [dict create]&#xA;# dict set report_options report_level 2&#xA;# dict set report_options report_max_paths 10&#xA;# dict set report_options stdout_hls_reports 1&#xA;# dict set report_options stdout_vivado_reports 0&#xA;# dict set report_options hls_project posit_hls&#xA;# dict set report_options hls_solution solution1&#xA;# dict set report_options has_synth $has_synth&#xA;# dict set report_options has_impl $has_impl&#xA;# dict set report_options vivado_reportbasename $top_module&#xA;# dict set report_options vivado_reportdir ./report&#xA;# dict set report_options hls_impl_dir ..&#xA;# dict set report_options hls_reportdir ../report/$language&#xA;# dict set report_options target_clk_period $target_clk_period_ns&#xA;# dict set report_options target_device $target_device&#xA;# dict set report_options language $language&#xA;# dict set report_options clock_name $clock&#xA;# dict set report_options error_if_impl_timing_fails false&#xA;# dict set report_options bindmodules add_control_s_axi&#xA;# dict set report_options max_module_depth 5&#xA;# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force&#xA;create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1311.426 ; gain = 0.023 ; free physical = 3216 ; free virtual = 10743&#xA;# set_property target_language $language [current_project]&#xA;# if { ![file exists $ip_repo_path] } {&#xA;#   error &quot;Cannot find packaged HLS IP&quot;&#xA;# }&#xA;# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]&#xA;# update_ip_catalog" projectName="posit_hls" solutionName="solution1" date="2024-08-21T03:05:26.840+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
