// Seed: 916088974
module module_0 ();
  tri0 id_1 = id_1;
  assign id_2 = id_1 == id_1 ? -1 : 1;
  tri0 id_3;
  parameter id_4 = 1'b0 & id_4;
  uwire id_5 = -1;
  supply1 id_6, id_7;
  tri0 id_8, id_9, id_10, id_11, id_12, id_13;
  localparam id_14 = 1;
  always_ff id_13 = id_6;
  assign id_7  = id_3;
  assign id_13 = id_5;
  wire id_15;
  wire id_16;
endmodule
module module_1 (
    input logic id_0
);
  always id_2 <= 1;
  reg id_3 = 1;
  assign id_2 = id_0;
  logic id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_13 = 0;
  assign id_2 = -1;
  wire id_5;
  always id_4 = id_4;
  assign id_4 = id_0;
  id_6 :
  assert property (@(posedge id_6) -1'd0) if ((id_3) * id_4) id_2 <= 1;
  wire id_7, id_8, id_9, id_10, id_11, id_12;
  wire id_13;
  always id_3 <= -1'b0;
endmodule
