<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: dacc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7dbb3f8d9b3c7f1bbfe241818c433d10.html">utils</a></li><li class="navelem"><a class="el" href="dir_903ea45345aa10adf0347c1f0518c9d5.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ce31852ed2135ff3a989ef6e2cbff7f5.html">same70</a></li><li class="navelem"><a class="el" href="dir_aa47084d0f13b69a05b7aeca4035fbf6.html">include</a></li><li class="navelem"><a class="el" href="dir_4f3393c793fa0c7bbb111015866fc9aa.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">component/dacc.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2015-2018 Microchip Technology Inc.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="component_2dacc_8h__dep__incl.gif" border="0" usemap="#adacc_8hdep" alt=""/></div>
</div>
</div>
<p><a href="component_2dacc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.html">Dacc</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a> hardware registers.  <a href="struct_dacc.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:acd5aafd573d2340fc0526306ae41a85b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#acd5aafd573d2340fc0526306ae41a85b">DACC_ACR_IBCTLCH0</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2dacc_8h.html#ac0141f6aecaf89513c65406a80d7508e">DACC_ACR_IBCTLCH0_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2dacc_8h.html#a15244e96a409f2e3236db301829c846c">DACC_ACR_IBCTLCH0_Pos</a>)))</td></tr>
<tr class="separator:acd5aafd573d2340fc0526306ae41a85b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0141f6aecaf89513c65406a80d7508e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#ac0141f6aecaf89513c65406a80d7508e">DACC_ACR_IBCTLCH0_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2dacc_8h.html#a15244e96a409f2e3236db301829c846c">DACC_ACR_IBCTLCH0_Pos</a>)</td></tr>
<tr class="memdesc:ac0141f6aecaf89513c65406a80d7508e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_ACR) Analog Output Current Control  <br /></td></tr>
<tr class="separator:ac0141f6aecaf89513c65406a80d7508e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15244e96a409f2e3236db301829c846c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a15244e96a409f2e3236db301829c846c">DACC_ACR_IBCTLCH0_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a15244e96a409f2e3236db301829c846c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5974c767ffaaddbc8bfcaf88778b150a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a5974c767ffaaddbc8bfcaf88778b150a">DACC_ACR_IBCTLCH1</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2dacc_8h.html#a00133890f47c9a405b760dcbf5890770">DACC_ACR_IBCTLCH1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2dacc_8h.html#a9b0cbe8f1d207666b3b5cd6237862fff">DACC_ACR_IBCTLCH1_Pos</a>)))</td></tr>
<tr class="separator:a5974c767ffaaddbc8bfcaf88778b150a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00133890f47c9a405b760dcbf5890770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a00133890f47c9a405b760dcbf5890770">DACC_ACR_IBCTLCH1_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2dacc_8h.html#a9b0cbe8f1d207666b3b5cd6237862fff">DACC_ACR_IBCTLCH1_Pos</a>)</td></tr>
<tr class="memdesc:a00133890f47c9a405b760dcbf5890770"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_ACR) Analog Output Current Control  <br /></td></tr>
<tr class="separator:a00133890f47c9a405b760dcbf5890770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b0cbe8f1d207666b3b5cd6237862fff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a9b0cbe8f1d207666b3b5cd6237862fff">DACC_ACR_IBCTLCH1_Pos</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a9b0cbe8f1d207666b3b5cd6237862fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afae3a707b206afe164645285f3997ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#afae3a707b206afe164645285f3997ab6">DACC_CDR_DATA0</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2dacc_8h.html#a6acbacc00d4d5356b572f9da4c6c302d">DACC_CDR_DATA0_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2dacc_8h.html#a49c4f334e85dbb7487721bf133f0ff3a">DACC_CDR_DATA0_Pos</a>)))</td></tr>
<tr class="separator:afae3a707b206afe164645285f3997ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6acbacc00d4d5356b572f9da4c6c302d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a6acbacc00d4d5356b572f9da4c6c302d">DACC_CDR_DATA0_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="component_2dacc_8h.html#a49c4f334e85dbb7487721bf133f0ff3a">DACC_CDR_DATA0_Pos</a>)</td></tr>
<tr class="memdesc:a6acbacc00d4d5356b572f9da4c6c302d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_CDR[2]) Data to Convert for channel 0  <br /></td></tr>
<tr class="separator:a6acbacc00d4d5356b572f9da4c6c302d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49c4f334e85dbb7487721bf133f0ff3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a49c4f334e85dbb7487721bf133f0ff3a">DACC_CDR_DATA0_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a49c4f334e85dbb7487721bf133f0ff3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a350bd86b38fd9a7d71e7ffc221cb8d98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a350bd86b38fd9a7d71e7ffc221cb8d98">DACC_CDR_DATA1</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2dacc_8h.html#a1bab1ab6c2b9e5612a5df6688a2eb562">DACC_CDR_DATA1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2dacc_8h.html#a54ea5e00e4aa198112f56ae5bfdaf197">DACC_CDR_DATA1_Pos</a>)))</td></tr>
<tr class="separator:a350bd86b38fd9a7d71e7ffc221cb8d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bab1ab6c2b9e5612a5df6688a2eb562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a1bab1ab6c2b9e5612a5df6688a2eb562">DACC_CDR_DATA1_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="component_2dacc_8h.html#a54ea5e00e4aa198112f56ae5bfdaf197">DACC_CDR_DATA1_Pos</a>)</td></tr>
<tr class="memdesc:a1bab1ab6c2b9e5612a5df6688a2eb562"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_CDR[2]) Data to Convert for channel 1  <br /></td></tr>
<tr class="separator:a1bab1ab6c2b9e5612a5df6688a2eb562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54ea5e00e4aa198112f56ae5bfdaf197"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a54ea5e00e4aa198112f56ae5bfdaf197">DACC_CDR_DATA1_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a54ea5e00e4aa198112f56ae5bfdaf197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77429d91a0aeb4be5583e5fa77397390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a77429d91a0aeb4be5583e5fa77397390">DACC_CHDR_CH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a77429d91a0aeb4be5583e5fa77397390"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_CHDR) Channel 0 Disable  <br /></td></tr>
<tr class="separator:a77429d91a0aeb4be5583e5fa77397390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4462a62f59410e234273f245528978c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#ad4462a62f59410e234273f245528978c">DACC_CHDR_CH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ad4462a62f59410e234273f245528978c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_CHDR) Channel 1 Disable  <br /></td></tr>
<tr class="separator:ad4462a62f59410e234273f245528978c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8b3985c81918d521e2583f52b68e3ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#ac8b3985c81918d521e2583f52b68e3ef">DACC_CHER_CH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ac8b3985c81918d521e2583f52b68e3ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_CHER) Channel 0 Enable  <br /></td></tr>
<tr class="separator:ac8b3985c81918d521e2583f52b68e3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9f00c5d99a192fecaaadc2f446f72cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#ac9f00c5d99a192fecaaadc2f446f72cf">DACC_CHER_CH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ac9f00c5d99a192fecaaadc2f446f72cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_CHER) Channel 1 Enable  <br /></td></tr>
<tr class="separator:ac9f00c5d99a192fecaaadc2f446f72cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af295ca5d00d52f32a4d5f1eb2cde392a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#af295ca5d00d52f32a4d5f1eb2cde392a">DACC_CHSR_CH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:af295ca5d00d52f32a4d5f1eb2cde392a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_CHSR) Channel 0 Status  <br /></td></tr>
<tr class="separator:af295ca5d00d52f32a4d5f1eb2cde392a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c8c9e1b6d902f81b2d5e671bd35dd1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a8c8c9e1b6d902f81b2d5e671bd35dd1a">DACC_CHSR_CH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a8c8c9e1b6d902f81b2d5e671bd35dd1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_CHSR) Channel 1 Status  <br /></td></tr>
<tr class="separator:a8c8c9e1b6d902f81b2d5e671bd35dd1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae61689d9ba2c0254853d4065b3aa0cd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#ae61689d9ba2c0254853d4065b3aa0cd5">DACC_CHSR_DACRDY0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ae61689d9ba2c0254853d4065b3aa0cd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_CHSR) DAC ready flag  <br /></td></tr>
<tr class="separator:ae61689d9ba2c0254853d4065b3aa0cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b1ab7b9cc5f5cb249259e605feb1669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a4b1ab7b9cc5f5cb249259e605feb1669">DACC_CHSR_DACRDY1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a4b1ab7b9cc5f5cb249259e605feb1669"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_CHSR) DAC ready flag  <br /></td></tr>
<tr class="separator:a4b1ab7b9cc5f5cb249259e605feb1669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8176bc1ae37b9ba55f9033d46d79fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#aa8176bc1ae37b9ba55f9033d46d79fa5">DACC_CR_SWRST</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:aa8176bc1ae37b9ba55f9033d46d79fa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_CR) Software Reset  <br /></td></tr>
<tr class="separator:aa8176bc1ae37b9ba55f9033d46d79fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b90f362654dcdfc26cbb9010ad16fb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a2b90f362654dcdfc26cbb9010ad16fb8">DACC_IDR_ENDTX0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a2b90f362654dcdfc26cbb9010ad16fb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IDR) End of Transmit Buffer Interrupt Disable of channel 0  <br /></td></tr>
<tr class="separator:a2b90f362654dcdfc26cbb9010ad16fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31001bb5fb02c177e963e6ffcec353f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a31001bb5fb02c177e963e6ffcec353f9">DACC_IDR_ENDTX1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a31001bb5fb02c177e963e6ffcec353f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IDR) End of Transmit Buffer Interrupt Disable of channel 1  <br /></td></tr>
<tr class="separator:a31001bb5fb02c177e963e6ffcec353f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57a90df130dbd8eafc2b82ba7df20f60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a57a90df130dbd8eafc2b82ba7df20f60">DACC_IDR_EOC0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a57a90df130dbd8eafc2b82ba7df20f60"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IDR) End of Conversion Interrupt Disable of channel 0  <br /></td></tr>
<tr class="separator:a57a90df130dbd8eafc2b82ba7df20f60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ef86fbe14c8d33916818b752312b3da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a9ef86fbe14c8d33916818b752312b3da">DACC_IDR_EOC1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a9ef86fbe14c8d33916818b752312b3da"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IDR) End of Conversion Interrupt Disable of channel 1  <br /></td></tr>
<tr class="separator:a9ef86fbe14c8d33916818b752312b3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff2bca276e61ab641ed2221768fb6fd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#aff2bca276e61ab641ed2221768fb6fd1">DACC_IDR_TXBUFE0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:aff2bca276e61ab641ed2221768fb6fd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IDR) Transmit Buffer Empty Interrupt Disable of channel 0  <br /></td></tr>
<tr class="separator:aff2bca276e61ab641ed2221768fb6fd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeb052b12b55a21c1a3676e13749cac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#abeb052b12b55a21c1a3676e13749cac3">DACC_IDR_TXBUFE1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:abeb052b12b55a21c1a3676e13749cac3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IDR) Transmit Buffer Empty Interrupt Disable of channel 1  <br /></td></tr>
<tr class="separator:abeb052b12b55a21c1a3676e13749cac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a8a67f0f11e9829efde8e5863945e9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a1a8a67f0f11e9829efde8e5863945e9a">DACC_IDR_TXRDY0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a1a8a67f0f11e9829efde8e5863945e9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IDR) Transmit Ready Interrupt Disable of channel 0  <br /></td></tr>
<tr class="separator:a1a8a67f0f11e9829efde8e5863945e9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaba419443c6e6a0c043cb138e95e642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#afaba419443c6e6a0c043cb138e95e642">DACC_IDR_TXRDY1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:afaba419443c6e6a0c043cb138e95e642"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IDR) Transmit Ready Interrupt Disable of channel 1  <br /></td></tr>
<tr class="separator:afaba419443c6e6a0c043cb138e95e642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae03f9d976cd2f7e3eeeb1439bd4ad72c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#ae03f9d976cd2f7e3eeeb1439bd4ad72c">DACC_IER_ENDTX0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ae03f9d976cd2f7e3eeeb1439bd4ad72c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IER) End of Transmit Buffer Interrupt Enable of channel 0  <br /></td></tr>
<tr class="separator:ae03f9d976cd2f7e3eeeb1439bd4ad72c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76517b27db72a14a69d7ca2dc5f01fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a76517b27db72a14a69d7ca2dc5f01fb1">DACC_IER_ENDTX1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a76517b27db72a14a69d7ca2dc5f01fb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IER) End of Transmit Buffer Interrupt Enable of channel 1  <br /></td></tr>
<tr class="separator:a76517b27db72a14a69d7ca2dc5f01fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38938fa16b5c772eb19e018fd951e197"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a38938fa16b5c772eb19e018fd951e197">DACC_IER_EOC0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a38938fa16b5c772eb19e018fd951e197"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IER) End of Conversion Interrupt Enable of channel 0  <br /></td></tr>
<tr class="separator:a38938fa16b5c772eb19e018fd951e197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87d5c817b6057244a87d9a5d45e7238b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a87d5c817b6057244a87d9a5d45e7238b">DACC_IER_EOC1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a87d5c817b6057244a87d9a5d45e7238b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IER) End of Conversion Interrupt Enable of channel 1  <br /></td></tr>
<tr class="separator:a87d5c817b6057244a87d9a5d45e7238b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedbb8aac7553cf591d7119f6dc2cb144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#aedbb8aac7553cf591d7119f6dc2cb144">DACC_IER_TXBUFE0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:aedbb8aac7553cf591d7119f6dc2cb144"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IER) Transmit Buffer Empty Interrupt Enable of channel 0  <br /></td></tr>
<tr class="separator:aedbb8aac7553cf591d7119f6dc2cb144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e65872b20966771edbdeb0809e0889e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a5e65872b20966771edbdeb0809e0889e">DACC_IER_TXBUFE1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a5e65872b20966771edbdeb0809e0889e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IER) Transmit Buffer Empty Interrupt Enable of channel 1  <br /></td></tr>
<tr class="separator:a5e65872b20966771edbdeb0809e0889e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a489d6cc8d1ff6e937994af44316c22b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a489d6cc8d1ff6e937994af44316c22b7">DACC_IER_TXRDY0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a489d6cc8d1ff6e937994af44316c22b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IER) Transmit Ready Interrupt Enable of channel 0  <br /></td></tr>
<tr class="separator:a489d6cc8d1ff6e937994af44316c22b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac31d31dfc3e3589383030bea306fc828"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#ac31d31dfc3e3589383030bea306fc828">DACC_IER_TXRDY1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ac31d31dfc3e3589383030bea306fc828"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IER) Transmit Ready Interrupt Enable of channel 1  <br /></td></tr>
<tr class="separator:ac31d31dfc3e3589383030bea306fc828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae27689bb6d7b2b628a26b2a28795a3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#aae27689bb6d7b2b628a26b2a28795a3e">DACC_IMR_ENDTX0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:aae27689bb6d7b2b628a26b2a28795a3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IMR) End of Transmit Buffer Interrupt Mask of channel 0  <br /></td></tr>
<tr class="separator:aae27689bb6d7b2b628a26b2a28795a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6039ada3e17b4c50d768c7b73cbff830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a6039ada3e17b4c50d768c7b73cbff830">DACC_IMR_ENDTX1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a6039ada3e17b4c50d768c7b73cbff830"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IMR) End of Transmit Buffer Interrupt Mask of channel 1  <br /></td></tr>
<tr class="separator:a6039ada3e17b4c50d768c7b73cbff830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad020f8bb8b179ef316c4570f3d9095d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#ad020f8bb8b179ef316c4570f3d9095d8">DACC_IMR_EOC0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ad020f8bb8b179ef316c4570f3d9095d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IMR) End of Conversion Interrupt Mask of channel 0  <br /></td></tr>
<tr class="separator:ad020f8bb8b179ef316c4570f3d9095d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41100b531d6ec298c52cd3d88e9e477e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a41100b531d6ec298c52cd3d88e9e477e">DACC_IMR_EOC1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a41100b531d6ec298c52cd3d88e9e477e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IMR) End of Conversion Interrupt Mask of channel 1  <br /></td></tr>
<tr class="separator:a41100b531d6ec298c52cd3d88e9e477e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71e452fef84dfb760e35fdbfb86c40eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a71e452fef84dfb760e35fdbfb86c40eb">DACC_IMR_TXBUFE0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a71e452fef84dfb760e35fdbfb86c40eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IMR) Transmit Buffer Empty Interrupt Mask of channel 0  <br /></td></tr>
<tr class="separator:a71e452fef84dfb760e35fdbfb86c40eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37af415f560a3943773c499d04c3a2bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a37af415f560a3943773c499d04c3a2bc">DACC_IMR_TXBUFE1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a37af415f560a3943773c499d04c3a2bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IMR) Transmit Buffer Empty Interrupt Mask of channel 1  <br /></td></tr>
<tr class="separator:a37af415f560a3943773c499d04c3a2bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ffdcd7043e838f493bc71fc9ea94284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a7ffdcd7043e838f493bc71fc9ea94284">DACC_IMR_TXRDY0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a7ffdcd7043e838f493bc71fc9ea94284"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IMR) Transmit Ready Interrupt Mask of channel 0  <br /></td></tr>
<tr class="separator:a7ffdcd7043e838f493bc71fc9ea94284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93aa8db846aa0f193e2dccbbf8bd02a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a93aa8db846aa0f193e2dccbbf8bd02a8">DACC_IMR_TXRDY1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a93aa8db846aa0f193e2dccbbf8bd02a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IMR) Transmit Ready Interrupt Mask of channel 1  <br /></td></tr>
<tr class="separator:a93aa8db846aa0f193e2dccbbf8bd02a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94f717aa9ae3d4dd569a88e676937bc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a94f717aa9ae3d4dd569a88e676937bc6">DACC_ISR_ENDTX0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a94f717aa9ae3d4dd569a88e676937bc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_ISR) End of DMA Interrupt Flag of channel 0  <br /></td></tr>
<tr class="separator:a94f717aa9ae3d4dd569a88e676937bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8db46bf8569c9d4d18731d64e59dda58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a8db46bf8569c9d4d18731d64e59dda58">DACC_ISR_ENDTX1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a8db46bf8569c9d4d18731d64e59dda58"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_ISR) End of DMA Interrupt Flag of channel 1  <br /></td></tr>
<tr class="separator:a8db46bf8569c9d4d18731d64e59dda58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a472045e786f9773b4d0ab594984eae8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a472045e786f9773b4d0ab594984eae8a">DACC_ISR_EOC0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a472045e786f9773b4d0ab594984eae8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_ISR) End of Conversion Interrupt Flag of channel 0  <br /></td></tr>
<tr class="separator:a472045e786f9773b4d0ab594984eae8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95e6abde3c8f55549c9479a1e6c325e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a95e6abde3c8f55549c9479a1e6c325e6">DACC_ISR_EOC1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a95e6abde3c8f55549c9479a1e6c325e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_ISR) End of Conversion Interrupt Flag of channel 1  <br /></td></tr>
<tr class="separator:a95e6abde3c8f55549c9479a1e6c325e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada5639307a463d4cdc8179cd3326a4fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#ada5639307a463d4cdc8179cd3326a4fe">DACC_ISR_TXBUFE0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ada5639307a463d4cdc8179cd3326a4fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_ISR) Transmit Buffer Empty of channel 0  <br /></td></tr>
<tr class="separator:ada5639307a463d4cdc8179cd3326a4fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a466af4cabeb0e20caf96f79b717120f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a466af4cabeb0e20caf96f79b717120f5">DACC_ISR_TXBUFE1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a466af4cabeb0e20caf96f79b717120f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_ISR) Transmit Buffer Empty of channel 1  <br /></td></tr>
<tr class="separator:a466af4cabeb0e20caf96f79b717120f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a225e20ca565a57a55017d44cb0cfba64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a225e20ca565a57a55017d44cb0cfba64">DACC_ISR_TXRDY0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a225e20ca565a57a55017d44cb0cfba64"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_ISR) Transmit Ready Interrupt Flag of channel 0  <br /></td></tr>
<tr class="separator:a225e20ca565a57a55017d44cb0cfba64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdcc771d83c743c6e1b4e7190f3c7bd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#acdcc771d83c743c6e1b4e7190f3c7bd9">DACC_ISR_TXRDY1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:acdcc771d83c743c6e1b4e7190f3c7bd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_ISR) Transmit Ready Interrupt Flag of channel 1  <br /></td></tr>
<tr class="separator:acdcc771d83c743c6e1b4e7190f3c7bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30577d02692cf4ae0dab9f92ba3fdabd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a30577d02692cf4ae0dab9f92ba3fdabd">DACC_MR_DIFF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:a30577d02692cf4ae0dab9f92ba3fdabd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_MR) Differential Mode  <br /></td></tr>
<tr class="separator:a30577d02692cf4ae0dab9f92ba3fdabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa1fa4715ef606a2521fac0a4dbee870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#aaa1fa4715ef606a2521fac0a4dbee870">DACC_MR_DIFF_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 23)</td></tr>
<tr class="memdesc:aaa1fa4715ef606a2521fac0a4dbee870"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_MR) DAC0 and DAC1 outputs can be separately configured  <br /></td></tr>
<tr class="separator:aaa1fa4715ef606a2521fac0a4dbee870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d3853c9fbd7e70d4b809e639dfa5bf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a6d3853c9fbd7e70d4b809e639dfa5bf0">DACC_MR_DIFF_ENABLED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:a6d3853c9fbd7e70d4b809e639dfa5bf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_MR) DACP and DACN outputs are configured by the channel 0 value.  <br /></td></tr>
<tr class="separator:a6d3853c9fbd7e70d4b809e639dfa5bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29e0dc592ac888f4abe448adf2722c98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a29e0dc592ac888f4abe448adf2722c98">DACC_MR_MAXS0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a29e0dc592ac888f4abe448adf2722c98"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_MR) Max Speed Mode for Channel 0  <br /></td></tr>
<tr class="separator:a29e0dc592ac888f4abe448adf2722c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67994dbe57e33a2389edaf96e304df4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a67994dbe57e33a2389edaf96e304df4d">DACC_MR_MAXS0_MAXIMUM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a67994dbe57e33a2389edaf96e304df4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_MR) Max Speed Mode enabled  <br /></td></tr>
<tr class="separator:a67994dbe57e33a2389edaf96e304df4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6547b6ad84ec78fce2c1d4b67899c833"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a6547b6ad84ec78fce2c1d4b67899c833">DACC_MR_MAXS0_TRIG_EVENT</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a6547b6ad84ec78fce2c1d4b67899c833"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_MR) Triggered by selected event  <br /></td></tr>
<tr class="separator:a6547b6ad84ec78fce2c1d4b67899c833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0989c8a554aacac0763f13927f55eb32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a0989c8a554aacac0763f13927f55eb32">DACC_MR_MAXS1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a0989c8a554aacac0763f13927f55eb32"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_MR) Max Speed Mode for Channel 1  <br /></td></tr>
<tr class="separator:a0989c8a554aacac0763f13927f55eb32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f8f03d32cd8f4d2a03f641f0dce1270"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a5f8f03d32cd8f4d2a03f641f0dce1270">DACC_MR_MAXS1_MAXIMUM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a5f8f03d32cd8f4d2a03f641f0dce1270"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_MR) Max Speed Mode enabled  <br /></td></tr>
<tr class="separator:a5f8f03d32cd8f4d2a03f641f0dce1270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb927c4acd659bb4acde789366f0e025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#acb927c4acd659bb4acde789366f0e025">DACC_MR_MAXS1_TRIG_EVENT</a>&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td></tr>
<tr class="memdesc:acb927c4acd659bb4acde789366f0e025"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_MR) Triggered by selected event  <br /></td></tr>
<tr class="separator:acb927c4acd659bb4acde789366f0e025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97ffaa0fb2ccea457d0a368b114d6c5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a97ffaa0fb2ccea457d0a368b114d6c5a">DACC_MR_PRESCALER</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2dacc_8h.html#a523fbe5f7c7c46fad299fc2cfa3d4fed">DACC_MR_PRESCALER_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2dacc_8h.html#a8d00257a3de59e0833c290e86a32bb14">DACC_MR_PRESCALER_Pos</a>)))</td></tr>
<tr class="separator:a97ffaa0fb2ccea457d0a368b114d6c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a523fbe5f7c7c46fad299fc2cfa3d4fed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a523fbe5f7c7c46fad299fc2cfa3d4fed">DACC_MR_PRESCALER_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2dacc_8h.html#a8d00257a3de59e0833c290e86a32bb14">DACC_MR_PRESCALER_Pos</a>)</td></tr>
<tr class="memdesc:a523fbe5f7c7c46fad299fc2cfa3d4fed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_MR) Peripheral Clock to DAC Clock Ratio  <br /></td></tr>
<tr class="separator:a523fbe5f7c7c46fad299fc2cfa3d4fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d00257a3de59e0833c290e86a32bb14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a8d00257a3de59e0833c290e86a32bb14">DACC_MR_PRESCALER_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a8d00257a3de59e0833c290e86a32bb14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7bbf7bb5b55c4d4c6d59fe5f5f5378f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#af7bbf7bb5b55c4d4c6d59fe5f5f5378f">DACC_MR_REFRESH</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2dacc_8h.html#aef6512477c6a187f7f2a620721014a38">DACC_MR_REFRESH_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2dacc_8h.html#a5f1b4f41b21936df31f783674ee31402">DACC_MR_REFRESH_Pos</a>)))</td></tr>
<tr class="separator:af7bbf7bb5b55c4d4c6d59fe5f5f5378f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef6512477c6a187f7f2a620721014a38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#aef6512477c6a187f7f2a620721014a38">DACC_MR_REFRESH_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="component_2dacc_8h.html#a5f1b4f41b21936df31f783674ee31402">DACC_MR_REFRESH_Pos</a>)</td></tr>
<tr class="memdesc:aef6512477c6a187f7f2a620721014a38"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_MR) Refresh Period  <br /></td></tr>
<tr class="separator:aef6512477c6a187f7f2a620721014a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f1b4f41b21936df31f783674ee31402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a5f1b4f41b21936df31f783674ee31402">DACC_MR_REFRESH_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a5f1b4f41b21936df31f783674ee31402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ede753603ae1989dc7a498acb3edb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#ae6ede753603ae1989dc7a498acb3edb7">DACC_MR_WORD</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ae6ede753603ae1989dc7a498acb3edb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_MR) Word Transfer Mode  <br /></td></tr>
<tr class="separator:ae6ede753603ae1989dc7a498acb3edb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5107a7f4c65f4c0c2ad77f01b029e4fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a5107a7f4c65f4c0c2ad77f01b029e4fe">DACC_MR_WORD_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a5107a7f4c65f4c0c2ad77f01b029e4fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_MR) One data to convert is written to the FIFO per access to DACC  <br /></td></tr>
<tr class="separator:a5107a7f4c65f4c0c2ad77f01b029e4fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a416fcd77d77d340014b65077170639bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a416fcd77d77d340014b65077170639bc">DACC_MR_WORD_ENABLED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a416fcd77d77d340014b65077170639bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_MR) Two data to convert are written to the FIFO per access to DACC (reduces number of requests to DMA and the number of system bus accesses)  <br /></td></tr>
<tr class="separator:a416fcd77d77d340014b65077170639bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed5aefb254ed11244cc75f207b5f85c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#aed5aefb254ed11244cc75f207b5f85c0">DACC_MR_ZERO</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:aed5aefb254ed11244cc75f207b5f85c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_MR) Must always be written to 0.  <br /></td></tr>
<tr class="separator:aed5aefb254ed11244cc75f207b5f85c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadece747b7f2565d790542d6007ae899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#aadece747b7f2565d790542d6007ae899">DACC_TRIGR_OSR0</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2dacc_8h.html#a78e1a872c12bb5f465383f8cf25cb1b9">DACC_TRIGR_OSR0_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2dacc_8h.html#aae5dfbbcbaa0296b25da85d705c5a76c">DACC_TRIGR_OSR0_Pos</a>)))</td></tr>
<tr class="separator:aadece747b7f2565d790542d6007ae899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e1a872c12bb5f465383f8cf25cb1b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a78e1a872c12bb5f465383f8cf25cb1b9">DACC_TRIGR_OSR0_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2dacc_8h.html#aae5dfbbcbaa0296b25da85d705c5a76c">DACC_TRIGR_OSR0_Pos</a>)</td></tr>
<tr class="memdesc:a78e1a872c12bb5f465383f8cf25cb1b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) Over Sampling Ratio of Channel 0  <br /></td></tr>
<tr class="separator:a78e1a872c12bb5f465383f8cf25cb1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a297975ae5e5cfbca2744210c7e13d4a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a297975ae5e5cfbca2744210c7e13d4a9">DACC_TRIGR_OSR0_OSR_1</a>&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a297975ae5e5cfbca2744210c7e13d4a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) OSR = 1  <br /></td></tr>
<tr class="separator:a297975ae5e5cfbca2744210c7e13d4a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb95b834b918f9b402304186aa4784d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#aeb95b834b918f9b402304186aa4784d4">DACC_TRIGR_OSR0_OSR_16</a>&#160;&#160;&#160;(0x4u &lt;&lt; 16)</td></tr>
<tr class="memdesc:aeb95b834b918f9b402304186aa4784d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) OSR = 16  <br /></td></tr>
<tr class="separator:aeb95b834b918f9b402304186aa4784d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb7f6e00468a1226c93b1fad86f20b96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#afb7f6e00468a1226c93b1fad86f20b96">DACC_TRIGR_OSR0_OSR_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:afb7f6e00468a1226c93b1fad86f20b96"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) OSR = 2  <br /></td></tr>
<tr class="separator:afb7f6e00468a1226c93b1fad86f20b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02d71159fb787296396f6554a6ecd6e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a02d71159fb787296396f6554a6ecd6e4">DACC_TRIGR_OSR0_OSR_32</a>&#160;&#160;&#160;(0x5u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a02d71159fb787296396f6554a6ecd6e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) OSR = 32  <br /></td></tr>
<tr class="separator:a02d71159fb787296396f6554a6ecd6e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd48fbecca40768f20e2ebd74890d269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#afd48fbecca40768f20e2ebd74890d269">DACC_TRIGR_OSR0_OSR_4</a>&#160;&#160;&#160;(0x2u &lt;&lt; 16)</td></tr>
<tr class="memdesc:afd48fbecca40768f20e2ebd74890d269"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) OSR = 4  <br /></td></tr>
<tr class="separator:afd48fbecca40768f20e2ebd74890d269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa86ab4cac4679abe9d428323258ffca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#aa86ab4cac4679abe9d428323258ffca3">DACC_TRIGR_OSR0_OSR_8</a>&#160;&#160;&#160;(0x3u &lt;&lt; 16)</td></tr>
<tr class="memdesc:aa86ab4cac4679abe9d428323258ffca3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) OSR = 8  <br /></td></tr>
<tr class="separator:aa86ab4cac4679abe9d428323258ffca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae5dfbbcbaa0296b25da85d705c5a76c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#aae5dfbbcbaa0296b25da85d705c5a76c">DACC_TRIGR_OSR0_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:aae5dfbbcbaa0296b25da85d705c5a76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57c6269eb910acd15bf0ea5a6db69fcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a57c6269eb910acd15bf0ea5a6db69fcf">DACC_TRIGR_OSR1</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2dacc_8h.html#af21a132f2cfb19c0c3dc63f4dee3b822">DACC_TRIGR_OSR1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2dacc_8h.html#a44b23f16fd84a14b3d2c4cc740d3f73e">DACC_TRIGR_OSR1_Pos</a>)))</td></tr>
<tr class="separator:a57c6269eb910acd15bf0ea5a6db69fcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af21a132f2cfb19c0c3dc63f4dee3b822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#af21a132f2cfb19c0c3dc63f4dee3b822">DACC_TRIGR_OSR1_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2dacc_8h.html#a44b23f16fd84a14b3d2c4cc740d3f73e">DACC_TRIGR_OSR1_Pos</a>)</td></tr>
<tr class="memdesc:af21a132f2cfb19c0c3dc63f4dee3b822"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) Over Sampling Ratio of Channel 1  <br /></td></tr>
<tr class="separator:af21a132f2cfb19c0c3dc63f4dee3b822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a216203466a5c930231b9775c0ea9ecca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a216203466a5c930231b9775c0ea9ecca">DACC_TRIGR_OSR1_OSR_1</a>&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a216203466a5c930231b9775c0ea9ecca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) OSR = 1  <br /></td></tr>
<tr class="separator:a216203466a5c930231b9775c0ea9ecca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ba754609718180ed6295007f27b2c78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a1ba754609718180ed6295007f27b2c78">DACC_TRIGR_OSR1_OSR_16</a>&#160;&#160;&#160;(0x4u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a1ba754609718180ed6295007f27b2c78"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) OSR = 16  <br /></td></tr>
<tr class="separator:a1ba754609718180ed6295007f27b2c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9df1ca57ea3b312d852f427e4323439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#ae9df1ca57ea3b312d852f427e4323439">DACC_TRIGR_OSR1_OSR_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ae9df1ca57ea3b312d852f427e4323439"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) OSR = 2  <br /></td></tr>
<tr class="separator:ae9df1ca57ea3b312d852f427e4323439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafc5f4d81ff0fbd172437334aa59421d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#aafc5f4d81ff0fbd172437334aa59421d">DACC_TRIGR_OSR1_OSR_32</a>&#160;&#160;&#160;(0x5u &lt;&lt; 20)</td></tr>
<tr class="memdesc:aafc5f4d81ff0fbd172437334aa59421d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) OSR = 32  <br /></td></tr>
<tr class="separator:aafc5f4d81ff0fbd172437334aa59421d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af37b32a599d7034b7c95bba85e9ea06d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#af37b32a599d7034b7c95bba85e9ea06d">DACC_TRIGR_OSR1_OSR_4</a>&#160;&#160;&#160;(0x2u &lt;&lt; 20)</td></tr>
<tr class="memdesc:af37b32a599d7034b7c95bba85e9ea06d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) OSR = 4  <br /></td></tr>
<tr class="separator:af37b32a599d7034b7c95bba85e9ea06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5fd772559468a983d4522a0501f7d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#ac5fd772559468a983d4522a0501f7d55">DACC_TRIGR_OSR1_OSR_8</a>&#160;&#160;&#160;(0x3u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ac5fd772559468a983d4522a0501f7d55"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) OSR = 8  <br /></td></tr>
<tr class="separator:ac5fd772559468a983d4522a0501f7d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44b23f16fd84a14b3d2c4cc740d3f73e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a44b23f16fd84a14b3d2c4cc740d3f73e">DACC_TRIGR_OSR1_Pos</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a44b23f16fd84a14b3d2c4cc740d3f73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa79895370f44865a7afc726e44e6e14d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#aa79895370f44865a7afc726e44e6e14d">DACC_TRIGR_TRGEN0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:aa79895370f44865a7afc726e44e6e14d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) Trigger Enable of Channel 0  <br /></td></tr>
<tr class="separator:aa79895370f44865a7afc726e44e6e14d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3874eed634ccda2d837c06c53abcb8f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a3874eed634ccda2d837c06c53abcb8f1">DACC_TRIGR_TRGEN0_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a3874eed634ccda2d837c06c53abcb8f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) External trigger mode disabled.  <br /></td></tr>
<tr class="separator:a3874eed634ccda2d837c06c53abcb8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affe993f252c53ea5e322bb60b71da1b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#affe993f252c53ea5e322bb60b71da1b4">DACC_TRIGR_TRGEN0_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:affe993f252c53ea5e322bb60b71da1b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) External trigger mode enabled.  <br /></td></tr>
<tr class="separator:affe993f252c53ea5e322bb60b71da1b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93446d83d08d50a7c935cc72dc65f0b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a93446d83d08d50a7c935cc72dc65f0b5">DACC_TRIGR_TRGEN1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a93446d83d08d50a7c935cc72dc65f0b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) Trigger Enable of Channel 1  <br /></td></tr>
<tr class="separator:a93446d83d08d50a7c935cc72dc65f0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b63b712cfe1f4b10b351d86b62541ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a0b63b712cfe1f4b10b351d86b62541ec">DACC_TRIGR_TRGEN1_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a0b63b712cfe1f4b10b351d86b62541ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) External trigger mode disabled.  <br /></td></tr>
<tr class="separator:a0b63b712cfe1f4b10b351d86b62541ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af68d3abaf933a0ebb5a92a6aed86d75d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#af68d3abaf933a0ebb5a92a6aed86d75d">DACC_TRIGR_TRGEN1_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:af68d3abaf933a0ebb5a92a6aed86d75d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) External trigger mode enabled.  <br /></td></tr>
<tr class="separator:af68d3abaf933a0ebb5a92a6aed86d75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b0962b70802bb163e45c6264610b233"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a5b0962b70802bb163e45c6264610b233">DACC_TRIGR_TRGSEL0</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2dacc_8h.html#a7f7c4181078b0adc1bb6aad1d7230558">DACC_TRIGR_TRGSEL0_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2dacc_8h.html#a84d20bea0e90280f19d750c962f5d604">DACC_TRIGR_TRGSEL0_Pos</a>)))</td></tr>
<tr class="separator:a5b0962b70802bb163e45c6264610b233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f7c4181078b0adc1bb6aad1d7230558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a7f7c4181078b0adc1bb6aad1d7230558">DACC_TRIGR_TRGSEL0_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2dacc_8h.html#a84d20bea0e90280f19d750c962f5d604">DACC_TRIGR_TRGSEL0_Pos</a>)</td></tr>
<tr class="memdesc:a7f7c4181078b0adc1bb6aad1d7230558"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) Trigger Selection of Channel 0  <br /></td></tr>
<tr class="separator:a7f7c4181078b0adc1bb6aad1d7230558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84d20bea0e90280f19d750c962f5d604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a84d20bea0e90280f19d750c962f5d604">DACC_TRIGR_TRGSEL0_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a84d20bea0e90280f19d750c962f5d604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2efb8a501fd81fee1171579b04a96a4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a2efb8a501fd81fee1171579b04a96a4a">DACC_TRIGR_TRGSEL0_TRGSEL0</a>&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a2efb8a501fd81fee1171579b04a96a4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) DATRG  <br /></td></tr>
<tr class="separator:a2efb8a501fd81fee1171579b04a96a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55bbde54d19f2204fe8b9f984226b784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a55bbde54d19f2204fe8b9f984226b784">DACC_TRIGR_TRGSEL0_TRGSEL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a55bbde54d19f2204fe8b9f984226b784"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) TC0 output  <br /></td></tr>
<tr class="separator:a55bbde54d19f2204fe8b9f984226b784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6559428590109974fc4fb7d4fbeeffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#ab6559428590109974fc4fb7d4fbeeffc">DACC_TRIGR_TRGSEL0_TRGSEL2</a>&#160;&#160;&#160;(0x2u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ab6559428590109974fc4fb7d4fbeeffc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) TC1 output  <br /></td></tr>
<tr class="separator:ab6559428590109974fc4fb7d4fbeeffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0294c89fa2d2696e306854254ee6607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#ad0294c89fa2d2696e306854254ee6607">DACC_TRIGR_TRGSEL0_TRGSEL3</a>&#160;&#160;&#160;(0x3u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ad0294c89fa2d2696e306854254ee6607"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) TC2 output  <br /></td></tr>
<tr class="separator:ad0294c89fa2d2696e306854254ee6607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4de29e722a6090d1edc4f3d0a076d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#af4de29e722a6090d1edc4f3d0a076d74">DACC_TRIGR_TRGSEL0_TRGSEL4</a>&#160;&#160;&#160;(0x4u &lt;&lt; 4)</td></tr>
<tr class="memdesc:af4de29e722a6090d1edc4f3d0a076d74"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) PWM0 event 0  <br /></td></tr>
<tr class="separator:af4de29e722a6090d1edc4f3d0a076d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2a1e70f6a4c33057e99ed6f8f815d09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#aa2a1e70f6a4c33057e99ed6f8f815d09">DACC_TRIGR_TRGSEL0_TRGSEL5</a>&#160;&#160;&#160;(0x5u &lt;&lt; 4)</td></tr>
<tr class="memdesc:aa2a1e70f6a4c33057e99ed6f8f815d09"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) PWM0 event 1  <br /></td></tr>
<tr class="separator:aa2a1e70f6a4c33057e99ed6f8f815d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12e3a8862ce80f4acfc810740c680986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a12e3a8862ce80f4acfc810740c680986">DACC_TRIGR_TRGSEL0_TRGSEL6</a>&#160;&#160;&#160;(0x6u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a12e3a8862ce80f4acfc810740c680986"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) PWM1 event 0  <br /></td></tr>
<tr class="separator:a12e3a8862ce80f4acfc810740c680986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31c50c98479ecbe3753c47dda58c8ce4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a31c50c98479ecbe3753c47dda58c8ce4">DACC_TRIGR_TRGSEL0_TRGSEL7</a>&#160;&#160;&#160;(0x7u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a31c50c98479ecbe3753c47dda58c8ce4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) PWM1 event 1  <br /></td></tr>
<tr class="separator:a31c50c98479ecbe3753c47dda58c8ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24a5e57a586938ccba18dbe2b6e8f783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a24a5e57a586938ccba18dbe2b6e8f783">DACC_TRIGR_TRGSEL1</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2dacc_8h.html#a01e2d4d98cefc826211334d24cbe7e85">DACC_TRIGR_TRGSEL1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2dacc_8h.html#ad6ec0ba23e54244b06a8916d71d395aa">DACC_TRIGR_TRGSEL1_Pos</a>)))</td></tr>
<tr class="separator:a24a5e57a586938ccba18dbe2b6e8f783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01e2d4d98cefc826211334d24cbe7e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a01e2d4d98cefc826211334d24cbe7e85">DACC_TRIGR_TRGSEL1_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2dacc_8h.html#ad6ec0ba23e54244b06a8916d71d395aa">DACC_TRIGR_TRGSEL1_Pos</a>)</td></tr>
<tr class="memdesc:a01e2d4d98cefc826211334d24cbe7e85"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) Trigger Selection of Channel 1  <br /></td></tr>
<tr class="separator:a01e2d4d98cefc826211334d24cbe7e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6ec0ba23e54244b06a8916d71d395aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#ad6ec0ba23e54244b06a8916d71d395aa">DACC_TRIGR_TRGSEL1_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ad6ec0ba23e54244b06a8916d71d395aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87b5af4bfaf0f112fe41c6d64e3c1c47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a87b5af4bfaf0f112fe41c6d64e3c1c47">DACC_TRIGR_TRGSEL1_TRGSEL0</a>&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a87b5af4bfaf0f112fe41c6d64e3c1c47"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) DATRG  <br /></td></tr>
<tr class="separator:a87b5af4bfaf0f112fe41c6d64e3c1c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefff45f11b89390b32bd1c4126727ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#aefff45f11b89390b32bd1c4126727ed0">DACC_TRIGR_TRGSEL1_TRGSEL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:aefff45f11b89390b32bd1c4126727ed0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) TC0 output  <br /></td></tr>
<tr class="separator:aefff45f11b89390b32bd1c4126727ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85f645003294af7b03bfbc2a00ea8d34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a85f645003294af7b03bfbc2a00ea8d34">DACC_TRIGR_TRGSEL1_TRGSEL2</a>&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a85f645003294af7b03bfbc2a00ea8d34"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) TC1 output  <br /></td></tr>
<tr class="separator:a85f645003294af7b03bfbc2a00ea8d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a073b607d5c7b21c7dc9141f688252648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a073b607d5c7b21c7dc9141f688252648">DACC_TRIGR_TRGSEL1_TRGSEL3</a>&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a073b607d5c7b21c7dc9141f688252648"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) TC2 output  <br /></td></tr>
<tr class="separator:a073b607d5c7b21c7dc9141f688252648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94ed4cd3f7eb672caedf1e3350ed9503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a94ed4cd3f7eb672caedf1e3350ed9503">DACC_TRIGR_TRGSEL1_TRGSEL4</a>&#160;&#160;&#160;(0x4u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a94ed4cd3f7eb672caedf1e3350ed9503"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) PWM0 event 0  <br /></td></tr>
<tr class="separator:a94ed4cd3f7eb672caedf1e3350ed9503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17777281fec926766b1cb82c38e9ee66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a17777281fec926766b1cb82c38e9ee66">DACC_TRIGR_TRGSEL1_TRGSEL5</a>&#160;&#160;&#160;(0x5u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a17777281fec926766b1cb82c38e9ee66"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) PWM0 event 1  <br /></td></tr>
<tr class="separator:a17777281fec926766b1cb82c38e9ee66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52ab49c99643b988c99db880b89d04e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a52ab49c99643b988c99db880b89d04e7">DACC_TRIGR_TRGSEL1_TRGSEL6</a>&#160;&#160;&#160;(0x6u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a52ab49c99643b988c99db880b89d04e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) PWM1 event 0  <br /></td></tr>
<tr class="separator:a52ab49c99643b988c99db880b89d04e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21f8b5094711cf21b38ad546a85e910f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a21f8b5094711cf21b38ad546a85e910f">DACC_TRIGR_TRGSEL1_TRGSEL7</a>&#160;&#160;&#160;(0x7u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a21f8b5094711cf21b38ad546a85e910f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) PWM1 event 1  <br /></td></tr>
<tr class="separator:a21f8b5094711cf21b38ad546a85e910f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bedaa3af35ed7d557e4d0a78ba0ca79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a4bedaa3af35ed7d557e4d0a78ba0ca79">DACC_VERSION_MFN_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2dacc_8h.html#a1e81a8747bf38a36c36d7e63f5ced4fa">DACC_VERSION_MFN_Pos</a>)</td></tr>
<tr class="memdesc:a4bedaa3af35ed7d557e4d0a78ba0ca79"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_VERSION) Metal Fix Number  <br /></td></tr>
<tr class="separator:a4bedaa3af35ed7d557e4d0a78ba0ca79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e81a8747bf38a36c36d7e63f5ced4fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a1e81a8747bf38a36c36d7e63f5ced4fa">DACC_VERSION_MFN_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a1e81a8747bf38a36c36d7e63f5ced4fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad409d4010123c06293defd2f64b6a851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#ad409d4010123c06293defd2f64b6a851">DACC_VERSION_VERSION_Msk</a>&#160;&#160;&#160;(0xfffu &lt;&lt; <a class="el" href="component_2dacc_8h.html#a14d65fa1c7096453741335b5937dbaae">DACC_VERSION_VERSION_Pos</a>)</td></tr>
<tr class="memdesc:ad409d4010123c06293defd2f64b6a851"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_VERSION) Version  <br /></td></tr>
<tr class="separator:ad409d4010123c06293defd2f64b6a851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14d65fa1c7096453741335b5937dbaae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a14d65fa1c7096453741335b5937dbaae">DACC_VERSION_VERSION_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a14d65fa1c7096453741335b5937dbaae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0c6e53d0e18a3eb85089900bcdb5858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#ad0c6e53d0e18a3eb85089900bcdb5858">DACC_WPMR_WPEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ad0c6e53d0e18a3eb85089900bcdb5858"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_WPMR) Write Protection Enable  <br /></td></tr>
<tr class="separator:ad0c6e53d0e18a3eb85089900bcdb5858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8974c1eff32dc170d9f428fce8b4141b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a8974c1eff32dc170d9f428fce8b4141b">DACC_WPMR_WPKEY</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2dacc_8h.html#a2fc886a375d5f556ca61dc734837691d">DACC_WPMR_WPKEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2dacc_8h.html#ab2a6bcb14b54d6e9bf4cda35534df062">DACC_WPMR_WPKEY_Pos</a>)))</td></tr>
<tr class="separator:a8974c1eff32dc170d9f428fce8b4141b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fc886a375d5f556ca61dc734837691d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a2fc886a375d5f556ca61dc734837691d">DACC_WPMR_WPKEY_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="component_2dacc_8h.html#ab2a6bcb14b54d6e9bf4cda35534df062">DACC_WPMR_WPKEY_Pos</a>)</td></tr>
<tr class="memdesc:a2fc886a375d5f556ca61dc734837691d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_WPMR) Write Protect Key  <br /></td></tr>
<tr class="separator:a2fc886a375d5f556ca61dc734837691d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9641d65dcf5bd61f91298b1079c07ab3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a9641d65dcf5bd61f91298b1079c07ab3">DACC_WPMR_WPKEY_PASSWD</a>&#160;&#160;&#160;(0x444143u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a9641d65dcf5bd61f91298b1079c07ab3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_WPMR) Writing any other value in this field aborts the write operation of bit WPEN.Always reads as 0.  <br /></td></tr>
<tr class="separator:a9641d65dcf5bd61f91298b1079c07ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2a6bcb14b54d6e9bf4cda35534df062"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#ab2a6bcb14b54d6e9bf4cda35534df062">DACC_WPMR_WPKEY_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ab2a6bcb14b54d6e9bf4cda35534df062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ae2d17379a2528900c8084440ee66a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a5ae2d17379a2528900c8084440ee66a3">DACC_WPSR_WPVS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a5ae2d17379a2528900c8084440ee66a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_WPSR) Write Protection Violation Status  <br /></td></tr>
<tr class="separator:a5ae2d17379a2528900c8084440ee66a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec9589b916ff63d79b578e7b3d8f2af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#aec9589b916ff63d79b578e7b3d8f2af9">DACC_WPSR_WPVSRC_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="component_2dacc_8h.html#a4ef4dcc3bf2e023b9638d70b2c13e727">DACC_WPSR_WPVSRC_Pos</a>)</td></tr>
<tr class="memdesc:aec9589b916ff63d79b578e7b3d8f2af9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_WPSR) Write Protection Violation Source  <br /></td></tr>
<tr class="separator:aec9589b916ff63d79b578e7b3d8f2af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ef4dcc3bf2e023b9638d70b2c13e727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2dacc_8h.html#a4ef4dcc3bf2e023b9638d70b2c13e727">DACC_WPSR_WPVSRC_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a4ef4dcc3bf2e023b9638d70b2c13e727"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2015-2018 Microchip Technology Inc. </p>
<p>and its subsidiaries. </p>

<p class="definition">Definition in file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="acd5aafd573d2340fc0526306ae41a85b" name="acd5aafd573d2340fc0526306ae41a85b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd5aafd573d2340fc0526306ae41a85b">&#9670;&#160;</a></span>DACC_ACR_IBCTLCH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_ACR_IBCTLCH0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2dacc_8h.html#ac0141f6aecaf89513c65406a80d7508e">DACC_ACR_IBCTLCH0_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2dacc_8h.html#a15244e96a409f2e3236db301829c846c">DACC_ACR_IBCTLCH0_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00194">194</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="ac0141f6aecaf89513c65406a80d7508e" name="ac0141f6aecaf89513c65406a80d7508e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0141f6aecaf89513c65406a80d7508e">&#9670;&#160;</a></span>DACC_ACR_IBCTLCH0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_ACR_IBCTLCH0_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2dacc_8h.html#a15244e96a409f2e3236db301829c846c">DACC_ACR_IBCTLCH0_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_ACR) Analog Output Current Control </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00193">193</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a15244e96a409f2e3236db301829c846c" name="a15244e96a409f2e3236db301829c846c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15244e96a409f2e3236db301829c846c">&#9670;&#160;</a></span>DACC_ACR_IBCTLCH0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_ACR_IBCTLCH0_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00192">192</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a5974c767ffaaddbc8bfcaf88778b150a" name="a5974c767ffaaddbc8bfcaf88778b150a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5974c767ffaaddbc8bfcaf88778b150a">&#9670;&#160;</a></span>DACC_ACR_IBCTLCH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_ACR_IBCTLCH1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2dacc_8h.html#a00133890f47c9a405b760dcbf5890770">DACC_ACR_IBCTLCH1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2dacc_8h.html#a9b0cbe8f1d207666b3b5cd6237862fff">DACC_ACR_IBCTLCH1_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00197">197</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a00133890f47c9a405b760dcbf5890770" name="a00133890f47c9a405b760dcbf5890770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00133890f47c9a405b760dcbf5890770">&#9670;&#160;</a></span>DACC_ACR_IBCTLCH1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_ACR_IBCTLCH1_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2dacc_8h.html#a9b0cbe8f1d207666b3b5cd6237862fff">DACC_ACR_IBCTLCH1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_ACR) Analog Output Current Control </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00196">196</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a9b0cbe8f1d207666b3b5cd6237862fff" name="a9b0cbe8f1d207666b3b5cd6237862fff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b0cbe8f1d207666b3b5cd6237862fff">&#9670;&#160;</a></span>DACC_ACR_IBCTLCH1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_ACR_IBCTLCH1_Pos&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00195">195</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="afae3a707b206afe164645285f3997ab6" name="afae3a707b206afe164645285f3997ab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afae3a707b206afe164645285f3997ab6">&#9670;&#160;</a></span>DACC_CDR_DATA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CDR_DATA0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2dacc_8h.html#a6acbacc00d4d5356b572f9da4c6c302d">DACC_CDR_DATA0_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2dacc_8h.html#a49c4f334e85dbb7487721bf133f0ff3a">DACC_CDR_DATA0_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00151">151</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a6acbacc00d4d5356b572f9da4c6c302d" name="a6acbacc00d4d5356b572f9da4c6c302d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6acbacc00d4d5356b572f9da4c6c302d">&#9670;&#160;</a></span>DACC_CDR_DATA0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CDR_DATA0_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="component_2dacc_8h.html#a49c4f334e85dbb7487721bf133f0ff3a">DACC_CDR_DATA0_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_CDR[2]) Data to Convert for channel 0 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00150">150</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a49c4f334e85dbb7487721bf133f0ff3a" name="a49c4f334e85dbb7487721bf133f0ff3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49c4f334e85dbb7487721bf133f0ff3a">&#9670;&#160;</a></span>DACC_CDR_DATA0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CDR_DATA0_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00149">149</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a350bd86b38fd9a7d71e7ffc221cb8d98" name="a350bd86b38fd9a7d71e7ffc221cb8d98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a350bd86b38fd9a7d71e7ffc221cb8d98">&#9670;&#160;</a></span>DACC_CDR_DATA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CDR_DATA1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2dacc_8h.html#a1bab1ab6c2b9e5612a5df6688a2eb562">DACC_CDR_DATA1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2dacc_8h.html#a54ea5e00e4aa198112f56ae5bfdaf197">DACC_CDR_DATA1_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00154">154</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a1bab1ab6c2b9e5612a5df6688a2eb562" name="a1bab1ab6c2b9e5612a5df6688a2eb562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bab1ab6c2b9e5612a5df6688a2eb562">&#9670;&#160;</a></span>DACC_CDR_DATA1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CDR_DATA1_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="component_2dacc_8h.html#a54ea5e00e4aa198112f56ae5bfdaf197">DACC_CDR_DATA1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_CDR[2]) Data to Convert for channel 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00153">153</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a54ea5e00e4aa198112f56ae5bfdaf197" name="a54ea5e00e4aa198112f56ae5bfdaf197"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54ea5e00e4aa198112f56ae5bfdaf197">&#9670;&#160;</a></span>DACC_CDR_DATA1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CDR_DATA1_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00152">152</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a77429d91a0aeb4be5583e5fa77397390" name="a77429d91a0aeb4be5583e5fa77397390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77429d91a0aeb4be5583e5fa77397390">&#9670;&#160;</a></span>DACC_CHDR_CH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CHDR_CH0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_CHDR) Channel 0 Disable </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00141">141</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="ad4462a62f59410e234273f245528978c" name="ad4462a62f59410e234273f245528978c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4462a62f59410e234273f245528978c">&#9670;&#160;</a></span>DACC_CHDR_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CHDR_CH1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_CHDR) Channel 1 Disable </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00142">142</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="ac8b3985c81918d521e2583f52b68e3ef" name="ac8b3985c81918d521e2583f52b68e3ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8b3985c81918d521e2583f52b68e3ef">&#9670;&#160;</a></span>DACC_CHER_CH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CHER_CH0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_CHER) Channel 0 Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00138">138</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="ac9f00c5d99a192fecaaadc2f446f72cf" name="ac9f00c5d99a192fecaaadc2f446f72cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9f00c5d99a192fecaaadc2f446f72cf">&#9670;&#160;</a></span>DACC_CHER_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CHER_CH1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_CHER) Channel 1 Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00139">139</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="af295ca5d00d52f32a4d5f1eb2cde392a" name="af295ca5d00d52f32a4d5f1eb2cde392a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af295ca5d00d52f32a4d5f1eb2cde392a">&#9670;&#160;</a></span>DACC_CHSR_CH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CHSR_CH0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_CHSR) Channel 0 Status </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00144">144</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a8c8c9e1b6d902f81b2d5e671bd35dd1a" name="a8c8c9e1b6d902f81b2d5e671bd35dd1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c8c9e1b6d902f81b2d5e671bd35dd1a">&#9670;&#160;</a></span>DACC_CHSR_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CHSR_CH1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_CHSR) Channel 1 Status </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00145">145</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="ae61689d9ba2c0254853d4065b3aa0cd5" name="ae61689d9ba2c0254853d4065b3aa0cd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae61689d9ba2c0254853d4065b3aa0cd5">&#9670;&#160;</a></span>DACC_CHSR_DACRDY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CHSR_DACRDY0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_CHSR) DAC ready flag </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00146">146</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a4b1ab7b9cc5f5cb249259e605feb1669" name="a4b1ab7b9cc5f5cb249259e605feb1669"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b1ab7b9cc5f5cb249259e605feb1669">&#9670;&#160;</a></span>DACC_CHSR_DACRDY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CHSR_DACRDY1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_CHSR) DAC ready flag </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00147">147</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="aa8176bc1ae37b9ba55f9033d46d79fa5" name="aa8176bc1ae37b9ba55f9033d46d79fa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8176bc1ae37b9ba55f9033d46d79fa5">&#9670;&#160;</a></span>DACC_CR_SWRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CR_SWRST&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_CR) Software Reset </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00069">69</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a2b90f362654dcdfc26cbb9010ad16fb8" name="a2b90f362654dcdfc26cbb9010ad16fb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b90f362654dcdfc26cbb9010ad16fb8">&#9670;&#160;</a></span>DACC_IDR_ENDTX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IDR_ENDTX0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IDR) End of Transmit Buffer Interrupt Disable of channel 0 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00169">169</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a31001bb5fb02c177e963e6ffcec353f9" name="a31001bb5fb02c177e963e6ffcec353f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31001bb5fb02c177e963e6ffcec353f9">&#9670;&#160;</a></span>DACC_IDR_ENDTX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IDR_ENDTX1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IDR) End of Transmit Buffer Interrupt Disable of channel 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00170">170</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a57a90df130dbd8eafc2b82ba7df20f60" name="a57a90df130dbd8eafc2b82ba7df20f60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57a90df130dbd8eafc2b82ba7df20f60">&#9670;&#160;</a></span>DACC_IDR_EOC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IDR_EOC0&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IDR) End of Conversion Interrupt Disable of channel 0 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00167">167</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a9ef86fbe14c8d33916818b752312b3da" name="a9ef86fbe14c8d33916818b752312b3da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ef86fbe14c8d33916818b752312b3da">&#9670;&#160;</a></span>DACC_IDR_EOC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IDR_EOC1&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IDR) End of Conversion Interrupt Disable of channel 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00168">168</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="aff2bca276e61ab641ed2221768fb6fd1" name="aff2bca276e61ab641ed2221768fb6fd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff2bca276e61ab641ed2221768fb6fd1">&#9670;&#160;</a></span>DACC_IDR_TXBUFE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IDR_TXBUFE0&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IDR) Transmit Buffer Empty Interrupt Disable of channel 0 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00171">171</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="abeb052b12b55a21c1a3676e13749cac3" name="abeb052b12b55a21c1a3676e13749cac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeb052b12b55a21c1a3676e13749cac3">&#9670;&#160;</a></span>DACC_IDR_TXBUFE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IDR_TXBUFE1&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IDR) Transmit Buffer Empty Interrupt Disable of channel 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00172">172</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a1a8a67f0f11e9829efde8e5863945e9a" name="a1a8a67f0f11e9829efde8e5863945e9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a8a67f0f11e9829efde8e5863945e9a">&#9670;&#160;</a></span>DACC_IDR_TXRDY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IDR_TXRDY0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IDR) Transmit Ready Interrupt Disable of channel 0 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00165">165</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="afaba419443c6e6a0c043cb138e95e642" name="afaba419443c6e6a0c043cb138e95e642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaba419443c6e6a0c043cb138e95e642">&#9670;&#160;</a></span>DACC_IDR_TXRDY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IDR_TXRDY1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IDR) Transmit Ready Interrupt Disable of channel 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00166">166</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="ae03f9d976cd2f7e3eeeb1439bd4ad72c" name="ae03f9d976cd2f7e3eeeb1439bd4ad72c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae03f9d976cd2f7e3eeeb1439bd4ad72c">&#9670;&#160;</a></span>DACC_IER_ENDTX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IER_ENDTX0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IER) End of Transmit Buffer Interrupt Enable of channel 0 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00160">160</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a76517b27db72a14a69d7ca2dc5f01fb1" name="a76517b27db72a14a69d7ca2dc5f01fb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76517b27db72a14a69d7ca2dc5f01fb1">&#9670;&#160;</a></span>DACC_IER_ENDTX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IER_ENDTX1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IER) End of Transmit Buffer Interrupt Enable of channel 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00161">161</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a38938fa16b5c772eb19e018fd951e197" name="a38938fa16b5c772eb19e018fd951e197"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38938fa16b5c772eb19e018fd951e197">&#9670;&#160;</a></span>DACC_IER_EOC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IER_EOC0&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IER) End of Conversion Interrupt Enable of channel 0 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00158">158</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a87d5c817b6057244a87d9a5d45e7238b" name="a87d5c817b6057244a87d9a5d45e7238b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87d5c817b6057244a87d9a5d45e7238b">&#9670;&#160;</a></span>DACC_IER_EOC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IER_EOC1&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IER) End of Conversion Interrupt Enable of channel 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00159">159</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="aedbb8aac7553cf591d7119f6dc2cb144" name="aedbb8aac7553cf591d7119f6dc2cb144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedbb8aac7553cf591d7119f6dc2cb144">&#9670;&#160;</a></span>DACC_IER_TXBUFE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IER_TXBUFE0&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IER) Transmit Buffer Empty Interrupt Enable of channel 0 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00162">162</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a5e65872b20966771edbdeb0809e0889e" name="a5e65872b20966771edbdeb0809e0889e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e65872b20966771edbdeb0809e0889e">&#9670;&#160;</a></span>DACC_IER_TXBUFE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IER_TXBUFE1&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IER) Transmit Buffer Empty Interrupt Enable of channel 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00163">163</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a489d6cc8d1ff6e937994af44316c22b7" name="a489d6cc8d1ff6e937994af44316c22b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a489d6cc8d1ff6e937994af44316c22b7">&#9670;&#160;</a></span>DACC_IER_TXRDY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IER_TXRDY0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IER) Transmit Ready Interrupt Enable of channel 0 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00156">156</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="ac31d31dfc3e3589383030bea306fc828" name="ac31d31dfc3e3589383030bea306fc828"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac31d31dfc3e3589383030bea306fc828">&#9670;&#160;</a></span>DACC_IER_TXRDY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IER_TXRDY1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IER) Transmit Ready Interrupt Enable of channel 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00157">157</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="aae27689bb6d7b2b628a26b2a28795a3e" name="aae27689bb6d7b2b628a26b2a28795a3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae27689bb6d7b2b628a26b2a28795a3e">&#9670;&#160;</a></span>DACC_IMR_ENDTX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IMR_ENDTX0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IMR) End of Transmit Buffer Interrupt Mask of channel 0 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00178">178</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a6039ada3e17b4c50d768c7b73cbff830" name="a6039ada3e17b4c50d768c7b73cbff830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6039ada3e17b4c50d768c7b73cbff830">&#9670;&#160;</a></span>DACC_IMR_ENDTX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IMR_ENDTX1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IMR) End of Transmit Buffer Interrupt Mask of channel 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00179">179</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="ad020f8bb8b179ef316c4570f3d9095d8" name="ad020f8bb8b179ef316c4570f3d9095d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad020f8bb8b179ef316c4570f3d9095d8">&#9670;&#160;</a></span>DACC_IMR_EOC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IMR_EOC0&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IMR) End of Conversion Interrupt Mask of channel 0 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00176">176</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a41100b531d6ec298c52cd3d88e9e477e" name="a41100b531d6ec298c52cd3d88e9e477e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41100b531d6ec298c52cd3d88e9e477e">&#9670;&#160;</a></span>DACC_IMR_EOC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IMR_EOC1&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IMR) End of Conversion Interrupt Mask of channel 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00177">177</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a71e452fef84dfb760e35fdbfb86c40eb" name="a71e452fef84dfb760e35fdbfb86c40eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71e452fef84dfb760e35fdbfb86c40eb">&#9670;&#160;</a></span>DACC_IMR_TXBUFE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IMR_TXBUFE0&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IMR) Transmit Buffer Empty Interrupt Mask of channel 0 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00180">180</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a37af415f560a3943773c499d04c3a2bc" name="a37af415f560a3943773c499d04c3a2bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37af415f560a3943773c499d04c3a2bc">&#9670;&#160;</a></span>DACC_IMR_TXBUFE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IMR_TXBUFE1&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IMR) Transmit Buffer Empty Interrupt Mask of channel 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00181">181</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a7ffdcd7043e838f493bc71fc9ea94284" name="a7ffdcd7043e838f493bc71fc9ea94284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ffdcd7043e838f493bc71fc9ea94284">&#9670;&#160;</a></span>DACC_IMR_TXRDY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IMR_TXRDY0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IMR) Transmit Ready Interrupt Mask of channel 0 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00174">174</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a93aa8db846aa0f193e2dccbbf8bd02a8" name="a93aa8db846aa0f193e2dccbbf8bd02a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93aa8db846aa0f193e2dccbbf8bd02a8">&#9670;&#160;</a></span>DACC_IMR_TXRDY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IMR_TXRDY1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IMR) Transmit Ready Interrupt Mask of channel 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00175">175</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a94f717aa9ae3d4dd569a88e676937bc6" name="a94f717aa9ae3d4dd569a88e676937bc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94f717aa9ae3d4dd569a88e676937bc6">&#9670;&#160;</a></span>DACC_ISR_ENDTX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_ISR_ENDTX0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_ISR) End of DMA Interrupt Flag of channel 0 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00187">187</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a8db46bf8569c9d4d18731d64e59dda58" name="a8db46bf8569c9d4d18731d64e59dda58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8db46bf8569c9d4d18731d64e59dda58">&#9670;&#160;</a></span>DACC_ISR_ENDTX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_ISR_ENDTX1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_ISR) End of DMA Interrupt Flag of channel 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00188">188</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a472045e786f9773b4d0ab594984eae8a" name="a472045e786f9773b4d0ab594984eae8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a472045e786f9773b4d0ab594984eae8a">&#9670;&#160;</a></span>DACC_ISR_EOC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_ISR_EOC0&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_ISR) End of Conversion Interrupt Flag of channel 0 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00185">185</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a95e6abde3c8f55549c9479a1e6c325e6" name="a95e6abde3c8f55549c9479a1e6c325e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95e6abde3c8f55549c9479a1e6c325e6">&#9670;&#160;</a></span>DACC_ISR_EOC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_ISR_EOC1&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_ISR) End of Conversion Interrupt Flag of channel 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00186">186</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="ada5639307a463d4cdc8179cd3326a4fe" name="ada5639307a463d4cdc8179cd3326a4fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada5639307a463d4cdc8179cd3326a4fe">&#9670;&#160;</a></span>DACC_ISR_TXBUFE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_ISR_TXBUFE0&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_ISR) Transmit Buffer Empty of channel 0 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00189">189</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a466af4cabeb0e20caf96f79b717120f5" name="a466af4cabeb0e20caf96f79b717120f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a466af4cabeb0e20caf96f79b717120f5">&#9670;&#160;</a></span>DACC_ISR_TXBUFE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_ISR_TXBUFE1&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_ISR) Transmit Buffer Empty of channel 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00190">190</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a225e20ca565a57a55017d44cb0cfba64" name="a225e20ca565a57a55017d44cb0cfba64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a225e20ca565a57a55017d44cb0cfba64">&#9670;&#160;</a></span>DACC_ISR_TXRDY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_ISR_TXRDY0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_ISR) Transmit Ready Interrupt Flag of channel 0 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00183">183</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="acdcc771d83c743c6e1b4e7190f3c7bd9" name="acdcc771d83c743c6e1b4e7190f3c7bd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdcc771d83c743c6e1b4e7190f3c7bd9">&#9670;&#160;</a></span>DACC_ISR_TXRDY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_ISR_TXRDY1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_ISR) Transmit Ready Interrupt Flag of channel 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00184">184</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a30577d02692cf4ae0dab9f92ba3fdabd" name="a30577d02692cf4ae0dab9f92ba3fdabd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30577d02692cf4ae0dab9f92ba3fdabd">&#9670;&#160;</a></span>DACC_MR_DIFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_DIFF&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_MR) Differential Mode </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00084">84</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="aaa1fa4715ef606a2521fac0a4dbee870" name="aaa1fa4715ef606a2521fac0a4dbee870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa1fa4715ef606a2521fac0a4dbee870">&#9670;&#160;</a></span>DACC_MR_DIFF_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_DIFF_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_MR) DAC0 and DAC1 outputs can be separately configured </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00085">85</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a6d3853c9fbd7e70d4b809e639dfa5bf0" name="a6d3853c9fbd7e70d4b809e639dfa5bf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d3853c9fbd7e70d4b809e639dfa5bf0">&#9670;&#160;</a></span>DACC_MR_DIFF_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_DIFF_ENABLED&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_MR) DACP and DACN outputs are configured by the channel 0 value. </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00086">86</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a29e0dc592ac888f4abe448adf2722c98" name="a29e0dc592ac888f4abe448adf2722c98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29e0dc592ac888f4abe448adf2722c98">&#9670;&#160;</a></span>DACC_MR_MAXS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_MAXS0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_MR) Max Speed Mode for Channel 0 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00071">71</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a67994dbe57e33a2389edaf96e304df4d" name="a67994dbe57e33a2389edaf96e304df4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67994dbe57e33a2389edaf96e304df4d">&#9670;&#160;</a></span>DACC_MR_MAXS0_MAXIMUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_MAXS0_MAXIMUM&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_MR) Max Speed Mode enabled </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00073">73</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a6547b6ad84ec78fce2c1d4b67899c833" name="a6547b6ad84ec78fce2c1d4b67899c833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6547b6ad84ec78fce2c1d4b67899c833">&#9670;&#160;</a></span>DACC_MR_MAXS0_TRIG_EVENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_MAXS0_TRIG_EVENT&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_MR) Triggered by selected event </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00072">72</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a0989c8a554aacac0763f13927f55eb32" name="a0989c8a554aacac0763f13927f55eb32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0989c8a554aacac0763f13927f55eb32">&#9670;&#160;</a></span>DACC_MR_MAXS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_MAXS1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_MR) Max Speed Mode for Channel 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00074">74</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a5f8f03d32cd8f4d2a03f641f0dce1270" name="a5f8f03d32cd8f4d2a03f641f0dce1270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f8f03d32cd8f4d2a03f641f0dce1270">&#9670;&#160;</a></span>DACC_MR_MAXS1_MAXIMUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_MAXS1_MAXIMUM&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_MR) Max Speed Mode enabled </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00076">76</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="acb927c4acd659bb4acde789366f0e025" name="acb927c4acd659bb4acde789366f0e025"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb927c4acd659bb4acde789366f0e025">&#9670;&#160;</a></span>DACC_MR_MAXS1_TRIG_EVENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_MAXS1_TRIG_EVENT&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_MR) Triggered by selected event </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00075">75</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a97ffaa0fb2ccea457d0a368b114d6c5a" name="a97ffaa0fb2ccea457d0a368b114d6c5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97ffaa0fb2ccea457d0a368b114d6c5a">&#9670;&#160;</a></span>DACC_MR_PRESCALER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_PRESCALER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2dacc_8h.html#a523fbe5f7c7c46fad299fc2cfa3d4fed">DACC_MR_PRESCALER_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2dacc_8h.html#a8d00257a3de59e0833c290e86a32bb14">DACC_MR_PRESCALER_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00089">89</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a523fbe5f7c7c46fad299fc2cfa3d4fed" name="a523fbe5f7c7c46fad299fc2cfa3d4fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a523fbe5f7c7c46fad299fc2cfa3d4fed">&#9670;&#160;</a></span>DACC_MR_PRESCALER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_PRESCALER_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2dacc_8h.html#a8d00257a3de59e0833c290e86a32bb14">DACC_MR_PRESCALER_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_MR) Peripheral Clock to DAC Clock Ratio </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00088">88</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a8d00257a3de59e0833c290e86a32bb14" name="a8d00257a3de59e0833c290e86a32bb14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d00257a3de59e0833c290e86a32bb14">&#9670;&#160;</a></span>DACC_MR_PRESCALER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_PRESCALER_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00087">87</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="af7bbf7bb5b55c4d4c6d59fe5f5f5378f" name="af7bbf7bb5b55c4d4c6d59fe5f5f5378f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7bbf7bb5b55c4d4c6d59fe5f5f5378f">&#9670;&#160;</a></span>DACC_MR_REFRESH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_REFRESH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2dacc_8h.html#aef6512477c6a187f7f2a620721014a38">DACC_MR_REFRESH_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2dacc_8h.html#a5f1b4f41b21936df31f783674ee31402">DACC_MR_REFRESH_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00083">83</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="aef6512477c6a187f7f2a620721014a38" name="aef6512477c6a187f7f2a620721014a38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef6512477c6a187f7f2a620721014a38">&#9670;&#160;</a></span>DACC_MR_REFRESH_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_REFRESH_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="component_2dacc_8h.html#a5f1b4f41b21936df31f783674ee31402">DACC_MR_REFRESH_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_MR) Refresh Period </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00082">82</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a5f1b4f41b21936df31f783674ee31402" name="a5f1b4f41b21936df31f783674ee31402"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f1b4f41b21936df31f783674ee31402">&#9670;&#160;</a></span>DACC_MR_REFRESH_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_REFRESH_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00081">81</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="ae6ede753603ae1989dc7a498acb3edb7" name="ae6ede753603ae1989dc7a498acb3edb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6ede753603ae1989dc7a498acb3edb7">&#9670;&#160;</a></span>DACC_MR_WORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_WORD&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_MR) Word Transfer Mode </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00077">77</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a5107a7f4c65f4c0c2ad77f01b029e4fe" name="a5107a7f4c65f4c0c2ad77f01b029e4fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5107a7f4c65f4c0c2ad77f01b029e4fe">&#9670;&#160;</a></span>DACC_MR_WORD_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_WORD_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_MR) One data to convert is written to the FIFO per access to DACC </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00078">78</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a416fcd77d77d340014b65077170639bc" name="a416fcd77d77d340014b65077170639bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a416fcd77d77d340014b65077170639bc">&#9670;&#160;</a></span>DACC_MR_WORD_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_WORD_ENABLED&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_MR) Two data to convert are written to the FIFO per access to DACC (reduces number of requests to DMA and the number of system bus accesses) </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00079">79</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="aed5aefb254ed11244cc75f207b5f85c0" name="aed5aefb254ed11244cc75f207b5f85c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed5aefb254ed11244cc75f207b5f85c0">&#9670;&#160;</a></span>DACC_MR_ZERO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_ZERO&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_MR) Must always be written to 0. </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00080">80</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="aadece747b7f2565d790542d6007ae899" name="aadece747b7f2565d790542d6007ae899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadece747b7f2565d790542d6007ae899">&#9670;&#160;</a></span>DACC_TRIGR_OSR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2dacc_8h.html#a78e1a872c12bb5f465383f8cf25cb1b9">DACC_TRIGR_OSR0_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2dacc_8h.html#aae5dfbbcbaa0296b25da85d705c5a76c">DACC_TRIGR_OSR0_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00121">121</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a78e1a872c12bb5f465383f8cf25cb1b9" name="a78e1a872c12bb5f465383f8cf25cb1b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78e1a872c12bb5f465383f8cf25cb1b9">&#9670;&#160;</a></span>DACC_TRIGR_OSR0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR0_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2dacc_8h.html#aae5dfbbcbaa0296b25da85d705c5a76c">DACC_TRIGR_OSR0_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) Over Sampling Ratio of Channel 0 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00120">120</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a297975ae5e5cfbca2744210c7e13d4a9" name="a297975ae5e5cfbca2744210c7e13d4a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a297975ae5e5cfbca2744210c7e13d4a9">&#9670;&#160;</a></span>DACC_TRIGR_OSR0_OSR_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR0_OSR_1&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) OSR = 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00122">122</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="aeb95b834b918f9b402304186aa4784d4" name="aeb95b834b918f9b402304186aa4784d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb95b834b918f9b402304186aa4784d4">&#9670;&#160;</a></span>DACC_TRIGR_OSR0_OSR_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR0_OSR_16&#160;&#160;&#160;(0x4u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) OSR = 16 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00126">126</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="afb7f6e00468a1226c93b1fad86f20b96" name="afb7f6e00468a1226c93b1fad86f20b96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb7f6e00468a1226c93b1fad86f20b96">&#9670;&#160;</a></span>DACC_TRIGR_OSR0_OSR_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR0_OSR_2&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) OSR = 2 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00123">123</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a02d71159fb787296396f6554a6ecd6e4" name="a02d71159fb787296396f6554a6ecd6e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02d71159fb787296396f6554a6ecd6e4">&#9670;&#160;</a></span>DACC_TRIGR_OSR0_OSR_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR0_OSR_32&#160;&#160;&#160;(0x5u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) OSR = 32 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00127">127</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="afd48fbecca40768f20e2ebd74890d269" name="afd48fbecca40768f20e2ebd74890d269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd48fbecca40768f20e2ebd74890d269">&#9670;&#160;</a></span>DACC_TRIGR_OSR0_OSR_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR0_OSR_4&#160;&#160;&#160;(0x2u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) OSR = 4 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00124">124</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="aa86ab4cac4679abe9d428323258ffca3" name="aa86ab4cac4679abe9d428323258ffca3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa86ab4cac4679abe9d428323258ffca3">&#9670;&#160;</a></span>DACC_TRIGR_OSR0_OSR_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR0_OSR_8&#160;&#160;&#160;(0x3u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) OSR = 8 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00125">125</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="aae5dfbbcbaa0296b25da85d705c5a76c" name="aae5dfbbcbaa0296b25da85d705c5a76c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae5dfbbcbaa0296b25da85d705c5a76c">&#9670;&#160;</a></span>DACC_TRIGR_OSR0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR0_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00119">119</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a57c6269eb910acd15bf0ea5a6db69fcf" name="a57c6269eb910acd15bf0ea5a6db69fcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57c6269eb910acd15bf0ea5a6db69fcf">&#9670;&#160;</a></span>DACC_TRIGR_OSR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2dacc_8h.html#af21a132f2cfb19c0c3dc63f4dee3b822">DACC_TRIGR_OSR1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2dacc_8h.html#a44b23f16fd84a14b3d2c4cc740d3f73e">DACC_TRIGR_OSR1_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00130">130</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="af21a132f2cfb19c0c3dc63f4dee3b822" name="af21a132f2cfb19c0c3dc63f4dee3b822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af21a132f2cfb19c0c3dc63f4dee3b822">&#9670;&#160;</a></span>DACC_TRIGR_OSR1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR1_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2dacc_8h.html#a44b23f16fd84a14b3d2c4cc740d3f73e">DACC_TRIGR_OSR1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) Over Sampling Ratio of Channel 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00129">129</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a216203466a5c930231b9775c0ea9ecca" name="a216203466a5c930231b9775c0ea9ecca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a216203466a5c930231b9775c0ea9ecca">&#9670;&#160;</a></span>DACC_TRIGR_OSR1_OSR_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR1_OSR_1&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) OSR = 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00131">131</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a1ba754609718180ed6295007f27b2c78" name="a1ba754609718180ed6295007f27b2c78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ba754609718180ed6295007f27b2c78">&#9670;&#160;</a></span>DACC_TRIGR_OSR1_OSR_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR1_OSR_16&#160;&#160;&#160;(0x4u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) OSR = 16 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00135">135</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="ae9df1ca57ea3b312d852f427e4323439" name="ae9df1ca57ea3b312d852f427e4323439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9df1ca57ea3b312d852f427e4323439">&#9670;&#160;</a></span>DACC_TRIGR_OSR1_OSR_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR1_OSR_2&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) OSR = 2 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00132">132</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="aafc5f4d81ff0fbd172437334aa59421d" name="aafc5f4d81ff0fbd172437334aa59421d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafc5f4d81ff0fbd172437334aa59421d">&#9670;&#160;</a></span>DACC_TRIGR_OSR1_OSR_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR1_OSR_32&#160;&#160;&#160;(0x5u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) OSR = 32 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00136">136</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="af37b32a599d7034b7c95bba85e9ea06d" name="af37b32a599d7034b7c95bba85e9ea06d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af37b32a599d7034b7c95bba85e9ea06d">&#9670;&#160;</a></span>DACC_TRIGR_OSR1_OSR_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR1_OSR_4&#160;&#160;&#160;(0x2u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) OSR = 4 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00133">133</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="ac5fd772559468a983d4522a0501f7d55" name="ac5fd772559468a983d4522a0501f7d55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5fd772559468a983d4522a0501f7d55">&#9670;&#160;</a></span>DACC_TRIGR_OSR1_OSR_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR1_OSR_8&#160;&#160;&#160;(0x3u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) OSR = 8 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00134">134</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a44b23f16fd84a14b3d2c4cc740d3f73e" name="a44b23f16fd84a14b3d2c4cc740d3f73e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44b23f16fd84a14b3d2c4cc740d3f73e">&#9670;&#160;</a></span>DACC_TRIGR_OSR1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR1_Pos&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00128">128</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="aa79895370f44865a7afc726e44e6e14d" name="aa79895370f44865a7afc726e44e6e14d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa79895370f44865a7afc726e44e6e14d">&#9670;&#160;</a></span>DACC_TRIGR_TRGEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGEN0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) Trigger Enable of Channel 0 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00091">91</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a3874eed634ccda2d837c06c53abcb8f1" name="a3874eed634ccda2d837c06c53abcb8f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3874eed634ccda2d837c06c53abcb8f1">&#9670;&#160;</a></span>DACC_TRIGR_TRGEN0_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGEN0_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) External trigger mode disabled. </p>
<p>DAC is in free running mode. </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00092">92</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="affe993f252c53ea5e322bb60b71da1b4" name="affe993f252c53ea5e322bb60b71da1b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affe993f252c53ea5e322bb60b71da1b4">&#9670;&#160;</a></span>DACC_TRIGR_TRGEN0_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGEN0_EN&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) External trigger mode enabled. </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00093">93</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a93446d83d08d50a7c935cc72dc65f0b5" name="a93446d83d08d50a7c935cc72dc65f0b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93446d83d08d50a7c935cc72dc65f0b5">&#9670;&#160;</a></span>DACC_TRIGR_TRGEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGEN1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) Trigger Enable of Channel 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00094">94</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a0b63b712cfe1f4b10b351d86b62541ec" name="a0b63b712cfe1f4b10b351d86b62541ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b63b712cfe1f4b10b351d86b62541ec">&#9670;&#160;</a></span>DACC_TRIGR_TRGEN1_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGEN1_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) External trigger mode disabled. </p>
<p>DAC is in free running mode. </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00095">95</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="af68d3abaf933a0ebb5a92a6aed86d75d" name="af68d3abaf933a0ebb5a92a6aed86d75d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af68d3abaf933a0ebb5a92a6aed86d75d">&#9670;&#160;</a></span>DACC_TRIGR_TRGEN1_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGEN1_EN&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) External trigger mode enabled. </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00096">96</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a5b0962b70802bb163e45c6264610b233" name="a5b0962b70802bb163e45c6264610b233"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b0962b70802bb163e45c6264610b233">&#9670;&#160;</a></span>DACC_TRIGR_TRGSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2dacc_8h.html#a7f7c4181078b0adc1bb6aad1d7230558">DACC_TRIGR_TRGSEL0_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2dacc_8h.html#a84d20bea0e90280f19d750c962f5d604">DACC_TRIGR_TRGSEL0_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00099">99</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a7f7c4181078b0adc1bb6aad1d7230558" name="a7f7c4181078b0adc1bb6aad1d7230558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f7c4181078b0adc1bb6aad1d7230558">&#9670;&#160;</a></span>DACC_TRIGR_TRGSEL0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL0_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2dacc_8h.html#a84d20bea0e90280f19d750c962f5d604">DACC_TRIGR_TRGSEL0_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) Trigger Selection of Channel 0 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00098">98</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a84d20bea0e90280f19d750c962f5d604" name="a84d20bea0e90280f19d750c962f5d604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84d20bea0e90280f19d750c962f5d604">&#9670;&#160;</a></span>DACC_TRIGR_TRGSEL0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL0_Pos&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00097">97</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a2efb8a501fd81fee1171579b04a96a4a" name="a2efb8a501fd81fee1171579b04a96a4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2efb8a501fd81fee1171579b04a96a4a">&#9670;&#160;</a></span>DACC_TRIGR_TRGSEL0_TRGSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL0_TRGSEL0&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) DATRG </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00100">100</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a55bbde54d19f2204fe8b9f984226b784" name="a55bbde54d19f2204fe8b9f984226b784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55bbde54d19f2204fe8b9f984226b784">&#9670;&#160;</a></span>DACC_TRIGR_TRGSEL0_TRGSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL0_TRGSEL1&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) TC0 output </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00101">101</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="ab6559428590109974fc4fb7d4fbeeffc" name="ab6559428590109974fc4fb7d4fbeeffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6559428590109974fc4fb7d4fbeeffc">&#9670;&#160;</a></span>DACC_TRIGR_TRGSEL0_TRGSEL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL0_TRGSEL2&#160;&#160;&#160;(0x2u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) TC1 output </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00102">102</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="ad0294c89fa2d2696e306854254ee6607" name="ad0294c89fa2d2696e306854254ee6607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0294c89fa2d2696e306854254ee6607">&#9670;&#160;</a></span>DACC_TRIGR_TRGSEL0_TRGSEL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL0_TRGSEL3&#160;&#160;&#160;(0x3u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) TC2 output </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00103">103</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="af4de29e722a6090d1edc4f3d0a076d74" name="af4de29e722a6090d1edc4f3d0a076d74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4de29e722a6090d1edc4f3d0a076d74">&#9670;&#160;</a></span>DACC_TRIGR_TRGSEL0_TRGSEL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL0_TRGSEL4&#160;&#160;&#160;(0x4u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) PWM0 event 0 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00104">104</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="aa2a1e70f6a4c33057e99ed6f8f815d09" name="aa2a1e70f6a4c33057e99ed6f8f815d09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2a1e70f6a4c33057e99ed6f8f815d09">&#9670;&#160;</a></span>DACC_TRIGR_TRGSEL0_TRGSEL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL0_TRGSEL5&#160;&#160;&#160;(0x5u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) PWM0 event 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00105">105</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a12e3a8862ce80f4acfc810740c680986" name="a12e3a8862ce80f4acfc810740c680986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12e3a8862ce80f4acfc810740c680986">&#9670;&#160;</a></span>DACC_TRIGR_TRGSEL0_TRGSEL6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL0_TRGSEL6&#160;&#160;&#160;(0x6u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) PWM1 event 0 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00106">106</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a31c50c98479ecbe3753c47dda58c8ce4" name="a31c50c98479ecbe3753c47dda58c8ce4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31c50c98479ecbe3753c47dda58c8ce4">&#9670;&#160;</a></span>DACC_TRIGR_TRGSEL0_TRGSEL7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL0_TRGSEL7&#160;&#160;&#160;(0x7u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) PWM1 event 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00107">107</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a24a5e57a586938ccba18dbe2b6e8f783" name="a24a5e57a586938ccba18dbe2b6e8f783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24a5e57a586938ccba18dbe2b6e8f783">&#9670;&#160;</a></span>DACC_TRIGR_TRGSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2dacc_8h.html#a01e2d4d98cefc826211334d24cbe7e85">DACC_TRIGR_TRGSEL1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2dacc_8h.html#ad6ec0ba23e54244b06a8916d71d395aa">DACC_TRIGR_TRGSEL1_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00110">110</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a01e2d4d98cefc826211334d24cbe7e85" name="a01e2d4d98cefc826211334d24cbe7e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01e2d4d98cefc826211334d24cbe7e85">&#9670;&#160;</a></span>DACC_TRIGR_TRGSEL1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL1_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2dacc_8h.html#ad6ec0ba23e54244b06a8916d71d395aa">DACC_TRIGR_TRGSEL1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) Trigger Selection of Channel 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00109">109</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="ad6ec0ba23e54244b06a8916d71d395aa" name="ad6ec0ba23e54244b06a8916d71d395aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6ec0ba23e54244b06a8916d71d395aa">&#9670;&#160;</a></span>DACC_TRIGR_TRGSEL1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL1_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00108">108</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a87b5af4bfaf0f112fe41c6d64e3c1c47" name="a87b5af4bfaf0f112fe41c6d64e3c1c47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87b5af4bfaf0f112fe41c6d64e3c1c47">&#9670;&#160;</a></span>DACC_TRIGR_TRGSEL1_TRGSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL1_TRGSEL0&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) DATRG </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00111">111</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="aefff45f11b89390b32bd1c4126727ed0" name="aefff45f11b89390b32bd1c4126727ed0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefff45f11b89390b32bd1c4126727ed0">&#9670;&#160;</a></span>DACC_TRIGR_TRGSEL1_TRGSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL1_TRGSEL1&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) TC0 output </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00112">112</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a85f645003294af7b03bfbc2a00ea8d34" name="a85f645003294af7b03bfbc2a00ea8d34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85f645003294af7b03bfbc2a00ea8d34">&#9670;&#160;</a></span>DACC_TRIGR_TRGSEL1_TRGSEL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL1_TRGSEL2&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) TC1 output </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00113">113</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a073b607d5c7b21c7dc9141f688252648" name="a073b607d5c7b21c7dc9141f688252648"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a073b607d5c7b21c7dc9141f688252648">&#9670;&#160;</a></span>DACC_TRIGR_TRGSEL1_TRGSEL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL1_TRGSEL3&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) TC2 output </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00114">114</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a94ed4cd3f7eb672caedf1e3350ed9503" name="a94ed4cd3f7eb672caedf1e3350ed9503"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94ed4cd3f7eb672caedf1e3350ed9503">&#9670;&#160;</a></span>DACC_TRIGR_TRGSEL1_TRGSEL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL1_TRGSEL4&#160;&#160;&#160;(0x4u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) PWM0 event 0 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00115">115</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a17777281fec926766b1cb82c38e9ee66" name="a17777281fec926766b1cb82c38e9ee66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17777281fec926766b1cb82c38e9ee66">&#9670;&#160;</a></span>DACC_TRIGR_TRGSEL1_TRGSEL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL1_TRGSEL5&#160;&#160;&#160;(0x5u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) PWM0 event 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00116">116</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a52ab49c99643b988c99db880b89d04e7" name="a52ab49c99643b988c99db880b89d04e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52ab49c99643b988c99db880b89d04e7">&#9670;&#160;</a></span>DACC_TRIGR_TRGSEL1_TRGSEL6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL1_TRGSEL6&#160;&#160;&#160;(0x6u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) PWM1 event 0 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00117">117</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a21f8b5094711cf21b38ad546a85e910f" name="a21f8b5094711cf21b38ad546a85e910f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21f8b5094711cf21b38ad546a85e910f">&#9670;&#160;</a></span>DACC_TRIGR_TRGSEL1_TRGSEL7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL1_TRGSEL7&#160;&#160;&#160;(0x7u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) PWM1 event 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00118">118</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a4bedaa3af35ed7d557e4d0a78ba0ca79" name="a4bedaa3af35ed7d557e4d0a78ba0ca79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bedaa3af35ed7d557e4d0a78ba0ca79">&#9670;&#160;</a></span>DACC_VERSION_MFN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_VERSION_MFN_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2dacc_8h.html#a1e81a8747bf38a36c36d7e63f5ced4fa">DACC_VERSION_MFN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_VERSION) Metal Fix Number </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00212">212</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a1e81a8747bf38a36c36d7e63f5ced4fa" name="a1e81a8747bf38a36c36d7e63f5ced4fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e81a8747bf38a36c36d7e63f5ced4fa">&#9670;&#160;</a></span>DACC_VERSION_MFN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_VERSION_MFN_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00211">211</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="ad409d4010123c06293defd2f64b6a851" name="ad409d4010123c06293defd2f64b6a851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad409d4010123c06293defd2f64b6a851">&#9670;&#160;</a></span>DACC_VERSION_VERSION_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_VERSION_VERSION_Msk&#160;&#160;&#160;(0xfffu &lt;&lt; <a class="el" href="component_2dacc_8h.html#a14d65fa1c7096453741335b5937dbaae">DACC_VERSION_VERSION_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_VERSION) Version </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00210">210</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a14d65fa1c7096453741335b5937dbaae" name="a14d65fa1c7096453741335b5937dbaae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14d65fa1c7096453741335b5937dbaae">&#9670;&#160;</a></span>DACC_VERSION_VERSION_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_VERSION_VERSION_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00209">209</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="ad0c6e53d0e18a3eb85089900bcdb5858" name="ad0c6e53d0e18a3eb85089900bcdb5858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0c6e53d0e18a3eb85089900bcdb5858">&#9670;&#160;</a></span>DACC_WPMR_WPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_WPMR_WPEN&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_WPMR) Write Protection Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00199">199</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a8974c1eff32dc170d9f428fce8b4141b" name="a8974c1eff32dc170d9f428fce8b4141b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8974c1eff32dc170d9f428fce8b4141b">&#9670;&#160;</a></span>DACC_WPMR_WPKEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_WPMR_WPKEY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2dacc_8h.html#a2fc886a375d5f556ca61dc734837691d">DACC_WPMR_WPKEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2dacc_8h.html#ab2a6bcb14b54d6e9bf4cda35534df062">DACC_WPMR_WPKEY_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00202">202</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a2fc886a375d5f556ca61dc734837691d" name="a2fc886a375d5f556ca61dc734837691d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fc886a375d5f556ca61dc734837691d">&#9670;&#160;</a></span>DACC_WPMR_WPKEY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_WPMR_WPKEY_Msk&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="component_2dacc_8h.html#ab2a6bcb14b54d6e9bf4cda35534df062">DACC_WPMR_WPKEY_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_WPMR) Write Protect Key </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00201">201</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a9641d65dcf5bd61f91298b1079c07ab3" name="a9641d65dcf5bd61f91298b1079c07ab3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9641d65dcf5bd61f91298b1079c07ab3">&#9670;&#160;</a></span>DACC_WPMR_WPKEY_PASSWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_WPMR_WPKEY_PASSWD&#160;&#160;&#160;(0x444143u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_WPMR) Writing any other value in this field aborts the write operation of bit WPEN.Always reads as 0. </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00203">203</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="ab2a6bcb14b54d6e9bf4cda35534df062" name="ab2a6bcb14b54d6e9bf4cda35534df062"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2a6bcb14b54d6e9bf4cda35534df062">&#9670;&#160;</a></span>DACC_WPMR_WPKEY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_WPMR_WPKEY_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00200">200</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a5ae2d17379a2528900c8084440ee66a3" name="a5ae2d17379a2528900c8084440ee66a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ae2d17379a2528900c8084440ee66a3">&#9670;&#160;</a></span>DACC_WPSR_WPVS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_WPSR_WPVS&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_WPSR) Write Protection Violation Status </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00205">205</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="aec9589b916ff63d79b578e7b3d8f2af9" name="aec9589b916ff63d79b578e7b3d8f2af9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec9589b916ff63d79b578e7b3d8f2af9">&#9670;&#160;</a></span>DACC_WPSR_WPVSRC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_WPSR_WPVSRC_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="component_2dacc_8h.html#a4ef4dcc3bf2e023b9638d70b2c13e727">DACC_WPSR_WPVSRC_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_WPSR) Write Protection Violation Source </p>

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00207">207</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
<a id="a4ef4dcc3bf2e023b9638d70b2c13e727" name="a4ef4dcc3bf2e023b9638d70b2c13e727"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ef4dcc3bf2e023b9638d70b2c13e727">&#9670;&#160;</a></span>DACC_WPSR_WPVSRC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_WPSR_WPVSRC_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2dacc_8h_source.html#l00206">206</a> of file <a class="el" href="component_2dacc_8h_source.html">component/dacc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:37 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
