# RAM_Class_Based_environment

A SystemVerilog Class-Based Testing Environment to test a Parametrized Memory Design



