set moduleName correlator_Pipeline_Outer_Loop
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {correlator_Pipeline_Outer_Loop}
set C_modelType { void 0 }
set C_modelArgList {
	{ acc_V_32_1_reload int 30 regular  }
	{ acc_V_31_1_reload int 30 regular  }
	{ acc_V_30_1_reload int 30 regular  }
	{ acc_V_29_1_reload int 30 regular  }
	{ acc_V_28_1_reload int 30 regular  }
	{ acc_V_27_1_reload int 30 regular  }
	{ acc_V_26_1_reload int 30 regular  }
	{ acc_V_25_1_reload int 30 regular  }
	{ acc_V_24_1_reload int 30 regular  }
	{ acc_V_23_1_reload int 30 regular  }
	{ acc_V_22_1_reload int 30 regular  }
	{ acc_V_21_1_reload int 30 regular  }
	{ acc_V_20_1_reload int 30 regular  }
	{ acc_V_19_1_reload int 30 regular  }
	{ acc_V_18_1_reload int 30 regular  }
	{ acc_V_17_1_reload int 30 regular  }
	{ acc_V_16_1_reload int 30 regular  }
	{ acc_V_15_1_reload int 30 regular  }
	{ acc_V_14_1_reload int 30 regular  }
	{ acc_V_13_1_reload int 30 regular  }
	{ acc_V_12_1_reload int 30 regular  }
	{ acc_V_11_1_reload int 30 regular  }
	{ acc_V_10_1_reload int 30 regular  }
	{ acc_V_9_1_reload int 30 regular  }
	{ acc_V_8_1_reload int 30 regular  }
	{ acc_V_7_1_reload int 30 regular  }
	{ acc_V_6_1_reload int 30 regular  }
	{ acc_V_5_1_reload int 30 regular  }
	{ acc_V_4_1_reload int 30 regular  }
	{ acc_V_3_1_reload int 30 regular  }
	{ acc_V_2_1_reload int 30 regular  }
	{ acc_V_1_1_reload int 30 regular  }
	{ acc_V_0_1_reload int 30 regular  }
	{ select_ln580 int 30 regular  }
	{ temp_input_V_1_0 int 30 regular  }
	{ temp_input_V_2_0 int 30 regular  }
	{ temp_input_V_3_0 int 30 regular  }
	{ temp_input_V_4_0 int 30 regular  }
	{ temp_input_V_5_0 int 30 regular  }
	{ temp_input_V_6_0 int 30 regular  }
	{ temp_input_V_7_0 int 30 regular  }
	{ temp_input_V_8_0 int 30 regular  }
	{ temp_input_V_9_0 int 30 regular  }
	{ temp_input_V_10_0 int 30 regular  }
	{ temp_input_V_11_0 int 30 regular  }
	{ temp_input_V_12_0 int 30 regular  }
	{ temp_input_V_13_0 int 30 regular  }
	{ temp_input_V_14_0 int 30 regular  }
	{ temp_input_V_15_0 int 30 regular  }
	{ temp_input_V_16_0 int 30 regular  }
	{ temp_input_V_17_0 int 30 regular  }
	{ temp_input_V_18_0 int 30 regular  }
	{ temp_input_V_19_0 int 30 regular  }
	{ temp_input_V_20_0 int 30 regular  }
	{ temp_input_V_21_0 int 30 regular  }
	{ temp_input_V_22_0 int 30 regular  }
	{ temp_input_V_23_0 int 30 regular  }
	{ temp_input_V_24_0 int 30 regular  }
	{ temp_input_V_25_0 int 30 regular  }
	{ temp_input_V_26_0 int 30 regular  }
	{ temp_input_V_27_0 int 30 regular  }
	{ temp_input_V_28_0 int 30 regular  }
	{ temp_input_V_29_0 int 30 regular  }
	{ temp_input_V_30_0 int 30 regular  }
	{ acc_V_32_3_out int 30 regular {pointer 1}  }
	{ acc_V_31_3_out int 30 regular {pointer 1}  }
	{ acc_V_30_3_out int 30 regular {pointer 1}  }
	{ acc_V_29_3_out int 30 regular {pointer 1}  }
	{ acc_V_28_3_out int 30 regular {pointer 1}  }
	{ acc_V_27_3_out int 30 regular {pointer 1}  }
	{ acc_V_26_3_out int 30 regular {pointer 1}  }
	{ acc_V_25_3_out int 30 regular {pointer 1}  }
	{ acc_V_24_3_out int 30 regular {pointer 1}  }
	{ acc_V_23_3_out int 30 regular {pointer 1}  }
	{ acc_V_22_3_out int 30 regular {pointer 1}  }
	{ acc_V_21_3_out int 30 regular {pointer 1}  }
	{ acc_V_20_3_out int 30 regular {pointer 1}  }
	{ acc_V_19_3_out int 30 regular {pointer 1}  }
	{ acc_V_18_3_out int 30 regular {pointer 1}  }
	{ acc_V_17_3_out int 30 regular {pointer 1}  }
	{ acc_V_16_3_out int 30 regular {pointer 1}  }
	{ acc_V_15_3_out int 30 regular {pointer 1}  }
	{ acc_V_14_3_out int 30 regular {pointer 1}  }
	{ acc_V_13_3_out int 30 regular {pointer 1}  }
	{ acc_V_12_3_out int 30 regular {pointer 1}  }
	{ acc_V_11_3_out int 30 regular {pointer 1}  }
	{ acc_V_10_3_out int 30 regular {pointer 1}  }
	{ acc_V_9_3_out int 30 regular {pointer 1}  }
	{ acc_V_8_3_out int 30 regular {pointer 1}  }
	{ acc_V_7_3_out int 30 regular {pointer 1}  }
	{ acc_V_6_3_out int 30 regular {pointer 1}  }
	{ acc_V_5_3_out int 30 regular {pointer 1}  }
	{ acc_V_4_3_out int 30 regular {pointer 1}  }
	{ acc_V_3_3_out int 30 regular {pointer 1}  }
	{ acc_V_2_3_out int 30 regular {pointer 1}  }
	{ acc_V_1_3_out int 30 regular {pointer 1}  }
	{ acc_V_0_3_out int 30 regular {pointer 1}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "acc_V_32_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_31_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_30_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_29_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_28_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_27_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_26_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_25_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_24_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_23_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_22_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_21_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_20_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_19_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_18_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_17_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_16_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_15_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_14_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_13_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_12_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_11_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_10_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_9_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_8_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_7_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_6_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_5_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_4_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_3_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_2_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_1_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_0_1_reload", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "select_ln580", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "temp_input_V_1_0", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "temp_input_V_2_0", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "temp_input_V_3_0", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "temp_input_V_4_0", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "temp_input_V_5_0", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "temp_input_V_6_0", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "temp_input_V_7_0", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "temp_input_V_8_0", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "temp_input_V_9_0", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "temp_input_V_10_0", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "temp_input_V_11_0", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "temp_input_V_12_0", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "temp_input_V_13_0", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "temp_input_V_14_0", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "temp_input_V_15_0", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "temp_input_V_16_0", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "temp_input_V_17_0", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "temp_input_V_18_0", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "temp_input_V_19_0", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "temp_input_V_20_0", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "temp_input_V_21_0", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "temp_input_V_22_0", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "temp_input_V_23_0", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "temp_input_V_24_0", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "temp_input_V_25_0", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "temp_input_V_26_0", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "temp_input_V_27_0", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "temp_input_V_28_0", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "temp_input_V_29_0", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "temp_input_V_30_0", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "acc_V_32_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_31_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_30_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_29_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_28_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_27_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_26_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_25_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_24_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_23_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_22_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_21_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_20_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_19_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_18_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_17_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_16_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_15_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_14_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_13_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_12_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_11_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_10_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_9_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_8_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_7_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_6_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_5_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_4_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_3_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_2_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_1_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} , 
 	{ "Name" : "acc_V_0_3_out", "interface" : "wire", "bitwidth" : 30, "direction" : "WRITEONLY"} ]}
# RTL Port declarations: 
set portNum 136
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ acc_V_32_1_reload sc_in sc_lv 30 signal 0 } 
	{ acc_V_31_1_reload sc_in sc_lv 30 signal 1 } 
	{ acc_V_30_1_reload sc_in sc_lv 30 signal 2 } 
	{ acc_V_29_1_reload sc_in sc_lv 30 signal 3 } 
	{ acc_V_28_1_reload sc_in sc_lv 30 signal 4 } 
	{ acc_V_27_1_reload sc_in sc_lv 30 signal 5 } 
	{ acc_V_26_1_reload sc_in sc_lv 30 signal 6 } 
	{ acc_V_25_1_reload sc_in sc_lv 30 signal 7 } 
	{ acc_V_24_1_reload sc_in sc_lv 30 signal 8 } 
	{ acc_V_23_1_reload sc_in sc_lv 30 signal 9 } 
	{ acc_V_22_1_reload sc_in sc_lv 30 signal 10 } 
	{ acc_V_21_1_reload sc_in sc_lv 30 signal 11 } 
	{ acc_V_20_1_reload sc_in sc_lv 30 signal 12 } 
	{ acc_V_19_1_reload sc_in sc_lv 30 signal 13 } 
	{ acc_V_18_1_reload sc_in sc_lv 30 signal 14 } 
	{ acc_V_17_1_reload sc_in sc_lv 30 signal 15 } 
	{ acc_V_16_1_reload sc_in sc_lv 30 signal 16 } 
	{ acc_V_15_1_reload sc_in sc_lv 30 signal 17 } 
	{ acc_V_14_1_reload sc_in sc_lv 30 signal 18 } 
	{ acc_V_13_1_reload sc_in sc_lv 30 signal 19 } 
	{ acc_V_12_1_reload sc_in sc_lv 30 signal 20 } 
	{ acc_V_11_1_reload sc_in sc_lv 30 signal 21 } 
	{ acc_V_10_1_reload sc_in sc_lv 30 signal 22 } 
	{ acc_V_9_1_reload sc_in sc_lv 30 signal 23 } 
	{ acc_V_8_1_reload sc_in sc_lv 30 signal 24 } 
	{ acc_V_7_1_reload sc_in sc_lv 30 signal 25 } 
	{ acc_V_6_1_reload sc_in sc_lv 30 signal 26 } 
	{ acc_V_5_1_reload sc_in sc_lv 30 signal 27 } 
	{ acc_V_4_1_reload sc_in sc_lv 30 signal 28 } 
	{ acc_V_3_1_reload sc_in sc_lv 30 signal 29 } 
	{ acc_V_2_1_reload sc_in sc_lv 30 signal 30 } 
	{ acc_V_1_1_reload sc_in sc_lv 30 signal 31 } 
	{ acc_V_0_1_reload sc_in sc_lv 30 signal 32 } 
	{ select_ln580 sc_in sc_lv 30 signal 33 } 
	{ temp_input_V_1_0 sc_in sc_lv 30 signal 34 } 
	{ temp_input_V_2_0 sc_in sc_lv 30 signal 35 } 
	{ temp_input_V_3_0 sc_in sc_lv 30 signal 36 } 
	{ temp_input_V_4_0 sc_in sc_lv 30 signal 37 } 
	{ temp_input_V_5_0 sc_in sc_lv 30 signal 38 } 
	{ temp_input_V_6_0 sc_in sc_lv 30 signal 39 } 
	{ temp_input_V_7_0 sc_in sc_lv 30 signal 40 } 
	{ temp_input_V_8_0 sc_in sc_lv 30 signal 41 } 
	{ temp_input_V_9_0 sc_in sc_lv 30 signal 42 } 
	{ temp_input_V_10_0 sc_in sc_lv 30 signal 43 } 
	{ temp_input_V_11_0 sc_in sc_lv 30 signal 44 } 
	{ temp_input_V_12_0 sc_in sc_lv 30 signal 45 } 
	{ temp_input_V_13_0 sc_in sc_lv 30 signal 46 } 
	{ temp_input_V_14_0 sc_in sc_lv 30 signal 47 } 
	{ temp_input_V_15_0 sc_in sc_lv 30 signal 48 } 
	{ temp_input_V_16_0 sc_in sc_lv 30 signal 49 } 
	{ temp_input_V_17_0 sc_in sc_lv 30 signal 50 } 
	{ temp_input_V_18_0 sc_in sc_lv 30 signal 51 } 
	{ temp_input_V_19_0 sc_in sc_lv 30 signal 52 } 
	{ temp_input_V_20_0 sc_in sc_lv 30 signal 53 } 
	{ temp_input_V_21_0 sc_in sc_lv 30 signal 54 } 
	{ temp_input_V_22_0 sc_in sc_lv 30 signal 55 } 
	{ temp_input_V_23_0 sc_in sc_lv 30 signal 56 } 
	{ temp_input_V_24_0 sc_in sc_lv 30 signal 57 } 
	{ temp_input_V_25_0 sc_in sc_lv 30 signal 58 } 
	{ temp_input_V_26_0 sc_in sc_lv 30 signal 59 } 
	{ temp_input_V_27_0 sc_in sc_lv 30 signal 60 } 
	{ temp_input_V_28_0 sc_in sc_lv 30 signal 61 } 
	{ temp_input_V_29_0 sc_in sc_lv 30 signal 62 } 
	{ temp_input_V_30_0 sc_in sc_lv 30 signal 63 } 
	{ acc_V_32_3_out sc_out sc_lv 30 signal 64 } 
	{ acc_V_32_3_out_ap_vld sc_out sc_logic 1 outvld 64 } 
	{ acc_V_31_3_out sc_out sc_lv 30 signal 65 } 
	{ acc_V_31_3_out_ap_vld sc_out sc_logic 1 outvld 65 } 
	{ acc_V_30_3_out sc_out sc_lv 30 signal 66 } 
	{ acc_V_30_3_out_ap_vld sc_out sc_logic 1 outvld 66 } 
	{ acc_V_29_3_out sc_out sc_lv 30 signal 67 } 
	{ acc_V_29_3_out_ap_vld sc_out sc_logic 1 outvld 67 } 
	{ acc_V_28_3_out sc_out sc_lv 30 signal 68 } 
	{ acc_V_28_3_out_ap_vld sc_out sc_logic 1 outvld 68 } 
	{ acc_V_27_3_out sc_out sc_lv 30 signal 69 } 
	{ acc_V_27_3_out_ap_vld sc_out sc_logic 1 outvld 69 } 
	{ acc_V_26_3_out sc_out sc_lv 30 signal 70 } 
	{ acc_V_26_3_out_ap_vld sc_out sc_logic 1 outvld 70 } 
	{ acc_V_25_3_out sc_out sc_lv 30 signal 71 } 
	{ acc_V_25_3_out_ap_vld sc_out sc_logic 1 outvld 71 } 
	{ acc_V_24_3_out sc_out sc_lv 30 signal 72 } 
	{ acc_V_24_3_out_ap_vld sc_out sc_logic 1 outvld 72 } 
	{ acc_V_23_3_out sc_out sc_lv 30 signal 73 } 
	{ acc_V_23_3_out_ap_vld sc_out sc_logic 1 outvld 73 } 
	{ acc_V_22_3_out sc_out sc_lv 30 signal 74 } 
	{ acc_V_22_3_out_ap_vld sc_out sc_logic 1 outvld 74 } 
	{ acc_V_21_3_out sc_out sc_lv 30 signal 75 } 
	{ acc_V_21_3_out_ap_vld sc_out sc_logic 1 outvld 75 } 
	{ acc_V_20_3_out sc_out sc_lv 30 signal 76 } 
	{ acc_V_20_3_out_ap_vld sc_out sc_logic 1 outvld 76 } 
	{ acc_V_19_3_out sc_out sc_lv 30 signal 77 } 
	{ acc_V_19_3_out_ap_vld sc_out sc_logic 1 outvld 77 } 
	{ acc_V_18_3_out sc_out sc_lv 30 signal 78 } 
	{ acc_V_18_3_out_ap_vld sc_out sc_logic 1 outvld 78 } 
	{ acc_V_17_3_out sc_out sc_lv 30 signal 79 } 
	{ acc_V_17_3_out_ap_vld sc_out sc_logic 1 outvld 79 } 
	{ acc_V_16_3_out sc_out sc_lv 30 signal 80 } 
	{ acc_V_16_3_out_ap_vld sc_out sc_logic 1 outvld 80 } 
	{ acc_V_15_3_out sc_out sc_lv 30 signal 81 } 
	{ acc_V_15_3_out_ap_vld sc_out sc_logic 1 outvld 81 } 
	{ acc_V_14_3_out sc_out sc_lv 30 signal 82 } 
	{ acc_V_14_3_out_ap_vld sc_out sc_logic 1 outvld 82 } 
	{ acc_V_13_3_out sc_out sc_lv 30 signal 83 } 
	{ acc_V_13_3_out_ap_vld sc_out sc_logic 1 outvld 83 } 
	{ acc_V_12_3_out sc_out sc_lv 30 signal 84 } 
	{ acc_V_12_3_out_ap_vld sc_out sc_logic 1 outvld 84 } 
	{ acc_V_11_3_out sc_out sc_lv 30 signal 85 } 
	{ acc_V_11_3_out_ap_vld sc_out sc_logic 1 outvld 85 } 
	{ acc_V_10_3_out sc_out sc_lv 30 signal 86 } 
	{ acc_V_10_3_out_ap_vld sc_out sc_logic 1 outvld 86 } 
	{ acc_V_9_3_out sc_out sc_lv 30 signal 87 } 
	{ acc_V_9_3_out_ap_vld sc_out sc_logic 1 outvld 87 } 
	{ acc_V_8_3_out sc_out sc_lv 30 signal 88 } 
	{ acc_V_8_3_out_ap_vld sc_out sc_logic 1 outvld 88 } 
	{ acc_V_7_3_out sc_out sc_lv 30 signal 89 } 
	{ acc_V_7_3_out_ap_vld sc_out sc_logic 1 outvld 89 } 
	{ acc_V_6_3_out sc_out sc_lv 30 signal 90 } 
	{ acc_V_6_3_out_ap_vld sc_out sc_logic 1 outvld 90 } 
	{ acc_V_5_3_out sc_out sc_lv 30 signal 91 } 
	{ acc_V_5_3_out_ap_vld sc_out sc_logic 1 outvld 91 } 
	{ acc_V_4_3_out sc_out sc_lv 30 signal 92 } 
	{ acc_V_4_3_out_ap_vld sc_out sc_logic 1 outvld 92 } 
	{ acc_V_3_3_out sc_out sc_lv 30 signal 93 } 
	{ acc_V_3_3_out_ap_vld sc_out sc_logic 1 outvld 93 } 
	{ acc_V_2_3_out sc_out sc_lv 30 signal 94 } 
	{ acc_V_2_3_out_ap_vld sc_out sc_logic 1 outvld 94 } 
	{ acc_V_1_3_out sc_out sc_lv 30 signal 95 } 
	{ acc_V_1_3_out_ap_vld sc_out sc_logic 1 outvld 95 } 
	{ acc_V_0_3_out sc_out sc_lv 30 signal 96 } 
	{ acc_V_0_3_out_ap_vld sc_out sc_logic 1 outvld 96 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "acc_V_32_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_32_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_31_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_31_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_30_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_30_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_29_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_29_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_28_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_28_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_27_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_27_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_26_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_26_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_25_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_25_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_24_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_24_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_23_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_23_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_22_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_22_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_21_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_21_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_20_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_20_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_19_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_19_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_18_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_18_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_17_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_17_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_16_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_16_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_15_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_15_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_14_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_14_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_13_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_13_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_12_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_12_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_11_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_11_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_10_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_10_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_9_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_9_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_8_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_8_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_7_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_7_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_6_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_6_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_5_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_5_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_4_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_4_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_3_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_3_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_2_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_2_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_1_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_1_1_reload", "role": "default" }} , 
 	{ "name": "acc_V_0_1_reload", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_0_1_reload", "role": "default" }} , 
 	{ "name": "select_ln580", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "select_ln580", "role": "default" }} , 
 	{ "name": "temp_input_V_1_0", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "temp_input_V_1_0", "role": "default" }} , 
 	{ "name": "temp_input_V_2_0", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "temp_input_V_2_0", "role": "default" }} , 
 	{ "name": "temp_input_V_3_0", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "temp_input_V_3_0", "role": "default" }} , 
 	{ "name": "temp_input_V_4_0", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "temp_input_V_4_0", "role": "default" }} , 
 	{ "name": "temp_input_V_5_0", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "temp_input_V_5_0", "role": "default" }} , 
 	{ "name": "temp_input_V_6_0", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "temp_input_V_6_0", "role": "default" }} , 
 	{ "name": "temp_input_V_7_0", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "temp_input_V_7_0", "role": "default" }} , 
 	{ "name": "temp_input_V_8_0", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "temp_input_V_8_0", "role": "default" }} , 
 	{ "name": "temp_input_V_9_0", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "temp_input_V_9_0", "role": "default" }} , 
 	{ "name": "temp_input_V_10_0", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "temp_input_V_10_0", "role": "default" }} , 
 	{ "name": "temp_input_V_11_0", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "temp_input_V_11_0", "role": "default" }} , 
 	{ "name": "temp_input_V_12_0", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "temp_input_V_12_0", "role": "default" }} , 
 	{ "name": "temp_input_V_13_0", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "temp_input_V_13_0", "role": "default" }} , 
 	{ "name": "temp_input_V_14_0", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "temp_input_V_14_0", "role": "default" }} , 
 	{ "name": "temp_input_V_15_0", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "temp_input_V_15_0", "role": "default" }} , 
 	{ "name": "temp_input_V_16_0", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "temp_input_V_16_0", "role": "default" }} , 
 	{ "name": "temp_input_V_17_0", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "temp_input_V_17_0", "role": "default" }} , 
 	{ "name": "temp_input_V_18_0", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "temp_input_V_18_0", "role": "default" }} , 
 	{ "name": "temp_input_V_19_0", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "temp_input_V_19_0", "role": "default" }} , 
 	{ "name": "temp_input_V_20_0", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "temp_input_V_20_0", "role": "default" }} , 
 	{ "name": "temp_input_V_21_0", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "temp_input_V_21_0", "role": "default" }} , 
 	{ "name": "temp_input_V_22_0", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "temp_input_V_22_0", "role": "default" }} , 
 	{ "name": "temp_input_V_23_0", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "temp_input_V_23_0", "role": "default" }} , 
 	{ "name": "temp_input_V_24_0", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "temp_input_V_24_0", "role": "default" }} , 
 	{ "name": "temp_input_V_25_0", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "temp_input_V_25_0", "role": "default" }} , 
 	{ "name": "temp_input_V_26_0", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "temp_input_V_26_0", "role": "default" }} , 
 	{ "name": "temp_input_V_27_0", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "temp_input_V_27_0", "role": "default" }} , 
 	{ "name": "temp_input_V_28_0", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "temp_input_V_28_0", "role": "default" }} , 
 	{ "name": "temp_input_V_29_0", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "temp_input_V_29_0", "role": "default" }} , 
 	{ "name": "temp_input_V_30_0", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "temp_input_V_30_0", "role": "default" }} , 
 	{ "name": "acc_V_32_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_32_3_out", "role": "default" }} , 
 	{ "name": "acc_V_32_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_32_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_31_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_31_3_out", "role": "default" }} , 
 	{ "name": "acc_V_31_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_31_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_30_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_30_3_out", "role": "default" }} , 
 	{ "name": "acc_V_30_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_30_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_29_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_29_3_out", "role": "default" }} , 
 	{ "name": "acc_V_29_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_29_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_28_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_28_3_out", "role": "default" }} , 
 	{ "name": "acc_V_28_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_28_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_27_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_27_3_out", "role": "default" }} , 
 	{ "name": "acc_V_27_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_27_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_26_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_26_3_out", "role": "default" }} , 
 	{ "name": "acc_V_26_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_26_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_25_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_25_3_out", "role": "default" }} , 
 	{ "name": "acc_V_25_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_25_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_24_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_24_3_out", "role": "default" }} , 
 	{ "name": "acc_V_24_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_24_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_23_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_23_3_out", "role": "default" }} , 
 	{ "name": "acc_V_23_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_23_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_22_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_22_3_out", "role": "default" }} , 
 	{ "name": "acc_V_22_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_22_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_21_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_21_3_out", "role": "default" }} , 
 	{ "name": "acc_V_21_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_21_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_20_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_20_3_out", "role": "default" }} , 
 	{ "name": "acc_V_20_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_20_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_19_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_19_3_out", "role": "default" }} , 
 	{ "name": "acc_V_19_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_19_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_18_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_18_3_out", "role": "default" }} , 
 	{ "name": "acc_V_18_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_18_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_17_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_17_3_out", "role": "default" }} , 
 	{ "name": "acc_V_17_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_17_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_16_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_16_3_out", "role": "default" }} , 
 	{ "name": "acc_V_16_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_16_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_15_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_15_3_out", "role": "default" }} , 
 	{ "name": "acc_V_15_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_15_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_14_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_14_3_out", "role": "default" }} , 
 	{ "name": "acc_V_14_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_14_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_13_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_13_3_out", "role": "default" }} , 
 	{ "name": "acc_V_13_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_13_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_12_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_12_3_out", "role": "default" }} , 
 	{ "name": "acc_V_12_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_12_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_11_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_11_3_out", "role": "default" }} , 
 	{ "name": "acc_V_11_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_11_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_10_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_10_3_out", "role": "default" }} , 
 	{ "name": "acc_V_10_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_10_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_9_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_9_3_out", "role": "default" }} , 
 	{ "name": "acc_V_9_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_9_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_8_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_8_3_out", "role": "default" }} , 
 	{ "name": "acc_V_8_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_8_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_7_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_7_3_out", "role": "default" }} , 
 	{ "name": "acc_V_7_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_7_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_6_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_6_3_out", "role": "default" }} , 
 	{ "name": "acc_V_6_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_6_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_5_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_5_3_out", "role": "default" }} , 
 	{ "name": "acc_V_5_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_5_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_4_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_4_3_out", "role": "default" }} , 
 	{ "name": "acc_V_4_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_4_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_3_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_3_3_out", "role": "default" }} , 
 	{ "name": "acc_V_3_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_3_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_2_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_2_3_out", "role": "default" }} , 
 	{ "name": "acc_V_2_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_2_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_1_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_1_3_out", "role": "default" }} , 
 	{ "name": "acc_V_1_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_1_3_out", "role": "ap_vld" }} , 
 	{ "name": "acc_V_0_3_out", "direction": "out", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "acc_V_0_3_out", "role": "default" }} , 
 	{ "name": "acc_V_0_3_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "acc_V_0_3_out", "role": "ap_vld" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4", "5", "6", "7", "8", "9", "10", "11", "12", "13", "14", "15", "16", "17", "18", "19", "20", "21", "22", "23", "24", "25", "26", "27", "28", "29", "30", "31", "32", "33", "34", "35", "36", "37", "38", "39", "40", "41", "42", "43", "44", "45", "46", "47", "48", "49", "50", "51", "52", "53", "54", "55", "56", "57", "58", "59", "60", "61", "62", "63", "64", "65", "66", "67", "68"],
		"CDFG" : "correlator_Pipeline_Outer_Loop",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "36", "EstimateLatencyMax" : "36",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "acc_V_32_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_31_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_30_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_29_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_28_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_27_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_26_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_25_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_24_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_23_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_22_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_21_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_20_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_19_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_18_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_17_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_16_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_15_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_14_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_13_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_12_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_11_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_10_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_9_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_8_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_7_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_6_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_5_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_4_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_3_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_2_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_1_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_0_1_reload", "Type" : "None", "Direction" : "I"},
			{"Name" : "select_ln580", "Type" : "None", "Direction" : "I"},
			{"Name" : "temp_input_V_1_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "temp_input_V_2_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "temp_input_V_3_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "temp_input_V_4_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "temp_input_V_5_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "temp_input_V_6_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "temp_input_V_7_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "temp_input_V_8_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "temp_input_V_9_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "temp_input_V_10_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "temp_input_V_11_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "temp_input_V_12_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "temp_input_V_13_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "temp_input_V_14_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "temp_input_V_15_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "temp_input_V_16_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "temp_input_V_17_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "temp_input_V_18_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "temp_input_V_19_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "temp_input_V_20_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "temp_input_V_21_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "temp_input_V_22_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "temp_input_V_23_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "temp_input_V_24_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "temp_input_V_25_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "temp_input_V_26_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "temp_input_V_27_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "temp_input_V_28_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "temp_input_V_29_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "temp_input_V_30_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "acc_V_32_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_31_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_30_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_29_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_28_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_27_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_26_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_25_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_24_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_23_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_22_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_21_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_20_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_19_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_18_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_17_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_16_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_15_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_14_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_13_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_12_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_11_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_10_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_9_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_8_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_7_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_6_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_5_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_4_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_3_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_2_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_1_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "acc_V_0_3_out", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "codebook_V_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_7", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_8", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_9", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_10", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_11", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_12", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_13", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_14", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_15", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_16", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_17", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_18", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_19", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_20", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_21", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_22", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_23", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_24", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_25", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_26", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_27", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_28", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_29", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_30", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_31", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "codebook_V_32", "Type" : "Memory", "Direction" : "I"}],
		"Loop" : [
			{"Name" : "Outer_Loop", "PipelineType" : "UPC",
				"LoopDec" : {"FSMBitwidth" : "1", "FirstState" : "ap_ST_fsm_pp0_stage0", "FirstStateIter" : "ap_enable_reg_pp0_iter0", "FirstStateBlock" : "ap_block_pp0_stage0_subdone", "LastState" : "ap_ST_fsm_pp0_stage0", "LastStateIter" : "ap_enable_reg_pp0_iter4", "LastStateBlock" : "ap_block_pp0_stage0_subdone", "QuitState" : "ap_ST_fsm_pp0_stage0", "QuitStateIter" : "ap_enable_reg_pp0_iter4", "QuitStateBlock" : "ap_block_pp0_stage0_subdone", "OneDepthLoop" : "0", "has_ap_ctrl" : "1", "has_continue" : "0"}}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_0_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_1_U", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_2_U", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_3_U", "Parent" : "0"},
	{"ID" : "5", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_4_U", "Parent" : "0"},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_5_U", "Parent" : "0"},
	{"ID" : "7", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_6_U", "Parent" : "0"},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_7_U", "Parent" : "0"},
	{"ID" : "9", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_8_U", "Parent" : "0"},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_9_U", "Parent" : "0"},
	{"ID" : "11", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_10_U", "Parent" : "0"},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_11_U", "Parent" : "0"},
	{"ID" : "13", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_12_U", "Parent" : "0"},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_13_U", "Parent" : "0"},
	{"ID" : "15", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_14_U", "Parent" : "0"},
	{"ID" : "16", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_15_U", "Parent" : "0"},
	{"ID" : "17", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_16_U", "Parent" : "0"},
	{"ID" : "18", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_17_U", "Parent" : "0"},
	{"ID" : "19", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_18_U", "Parent" : "0"},
	{"ID" : "20", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_19_U", "Parent" : "0"},
	{"ID" : "21", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_20_U", "Parent" : "0"},
	{"ID" : "22", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_21_U", "Parent" : "0"},
	{"ID" : "23", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_22_U", "Parent" : "0"},
	{"ID" : "24", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_23_U", "Parent" : "0"},
	{"ID" : "25", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_24_U", "Parent" : "0"},
	{"ID" : "26", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_25_U", "Parent" : "0"},
	{"ID" : "27", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_26_U", "Parent" : "0"},
	{"ID" : "28", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_27_U", "Parent" : "0"},
	{"ID" : "29", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_28_U", "Parent" : "0"},
	{"ID" : "30", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_29_U", "Parent" : "0"},
	{"ID" : "31", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_30_U", "Parent" : "0"},
	{"ID" : "32", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_31_U", "Parent" : "0"},
	{"ID" : "33", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.codebook_V_32_U", "Parent" : "0"},
	{"ID" : "34", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_315_30_1_1_U101", "Parent" : "0"},
	{"ID" : "35", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U102", "Parent" : "0"},
	{"ID" : "36", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U103", "Parent" : "0"},
	{"ID" : "37", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U104", "Parent" : "0"},
	{"ID" : "38", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U105", "Parent" : "0"},
	{"ID" : "39", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U106", "Parent" : "0"},
	{"ID" : "40", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U107", "Parent" : "0"},
	{"ID" : "41", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U108", "Parent" : "0"},
	{"ID" : "42", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U109", "Parent" : "0"},
	{"ID" : "43", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U110", "Parent" : "0"},
	{"ID" : "44", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U111", "Parent" : "0"},
	{"ID" : "45", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U112", "Parent" : "0"},
	{"ID" : "46", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U113", "Parent" : "0"},
	{"ID" : "47", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U114", "Parent" : "0"},
	{"ID" : "48", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U115", "Parent" : "0"},
	{"ID" : "49", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U116", "Parent" : "0"},
	{"ID" : "50", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U117", "Parent" : "0"},
	{"ID" : "51", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U118", "Parent" : "0"},
	{"ID" : "52", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U119", "Parent" : "0"},
	{"ID" : "53", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U120", "Parent" : "0"},
	{"ID" : "54", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U121", "Parent" : "0"},
	{"ID" : "55", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U122", "Parent" : "0"},
	{"ID" : "56", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U123", "Parent" : "0"},
	{"ID" : "57", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U124", "Parent" : "0"},
	{"ID" : "58", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U125", "Parent" : "0"},
	{"ID" : "59", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U126", "Parent" : "0"},
	{"ID" : "60", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U127", "Parent" : "0"},
	{"ID" : "61", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U128", "Parent" : "0"},
	{"ID" : "62", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U129", "Parent" : "0"},
	{"ID" : "63", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U130", "Parent" : "0"},
	{"ID" : "64", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U131", "Parent" : "0"},
	{"ID" : "65", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U132", "Parent" : "0"},
	{"ID" : "66", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U133", "Parent" : "0"},
	{"ID" : "67", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_30s_2s_32_2_1_U134", "Parent" : "0"},
	{"ID" : "68", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.flow_control_loop_pipe_sequential_init_U", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	correlator_Pipeline_Outer_Loop {
		acc_V_32_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_31_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_30_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_29_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_28_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_27_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_26_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_25_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_24_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_23_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_22_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_21_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_20_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_19_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_18_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_17_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_16_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_15_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_14_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_13_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_12_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_11_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_10_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_9_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_8_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_7_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_6_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_5_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_4_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_3_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_2_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_1_1_reload {Type I LastRead 0 FirstWrite -1}
		acc_V_0_1_reload {Type I LastRead 0 FirstWrite -1}
		select_ln580 {Type I LastRead 0 FirstWrite -1}
		temp_input_V_1_0 {Type I LastRead 0 FirstWrite -1}
		temp_input_V_2_0 {Type I LastRead 0 FirstWrite -1}
		temp_input_V_3_0 {Type I LastRead 0 FirstWrite -1}
		temp_input_V_4_0 {Type I LastRead 0 FirstWrite -1}
		temp_input_V_5_0 {Type I LastRead 0 FirstWrite -1}
		temp_input_V_6_0 {Type I LastRead 0 FirstWrite -1}
		temp_input_V_7_0 {Type I LastRead 0 FirstWrite -1}
		temp_input_V_8_0 {Type I LastRead 0 FirstWrite -1}
		temp_input_V_9_0 {Type I LastRead 0 FirstWrite -1}
		temp_input_V_10_0 {Type I LastRead 0 FirstWrite -1}
		temp_input_V_11_0 {Type I LastRead 0 FirstWrite -1}
		temp_input_V_12_0 {Type I LastRead 0 FirstWrite -1}
		temp_input_V_13_0 {Type I LastRead 0 FirstWrite -1}
		temp_input_V_14_0 {Type I LastRead 0 FirstWrite -1}
		temp_input_V_15_0 {Type I LastRead 0 FirstWrite -1}
		temp_input_V_16_0 {Type I LastRead 0 FirstWrite -1}
		temp_input_V_17_0 {Type I LastRead 0 FirstWrite -1}
		temp_input_V_18_0 {Type I LastRead 0 FirstWrite -1}
		temp_input_V_19_0 {Type I LastRead 0 FirstWrite -1}
		temp_input_V_20_0 {Type I LastRead 0 FirstWrite -1}
		temp_input_V_21_0 {Type I LastRead 0 FirstWrite -1}
		temp_input_V_22_0 {Type I LastRead 0 FirstWrite -1}
		temp_input_V_23_0 {Type I LastRead 0 FirstWrite -1}
		temp_input_V_24_0 {Type I LastRead 0 FirstWrite -1}
		temp_input_V_25_0 {Type I LastRead 0 FirstWrite -1}
		temp_input_V_26_0 {Type I LastRead 0 FirstWrite -1}
		temp_input_V_27_0 {Type I LastRead 0 FirstWrite -1}
		temp_input_V_28_0 {Type I LastRead 0 FirstWrite -1}
		temp_input_V_29_0 {Type I LastRead 0 FirstWrite -1}
		temp_input_V_30_0 {Type I LastRead 0 FirstWrite -1}
		acc_V_32_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_31_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_30_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_29_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_28_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_27_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_26_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_25_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_24_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_23_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_22_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_21_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_20_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_19_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_18_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_17_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_16_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_15_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_14_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_13_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_12_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_11_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_10_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_9_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_8_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_7_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_6_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_5_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_4_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_3_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_2_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_1_3_out {Type O LastRead -1 FirstWrite 3}
		acc_V_0_3_out {Type O LastRead -1 FirstWrite 3}
		codebook_V_0 {Type I LastRead -1 FirstWrite -1}
		codebook_V_1 {Type I LastRead -1 FirstWrite -1}
		codebook_V_2 {Type I LastRead -1 FirstWrite -1}
		codebook_V_3 {Type I LastRead -1 FirstWrite -1}
		codebook_V_4 {Type I LastRead -1 FirstWrite -1}
		codebook_V_5 {Type I LastRead -1 FirstWrite -1}
		codebook_V_6 {Type I LastRead -1 FirstWrite -1}
		codebook_V_7 {Type I LastRead -1 FirstWrite -1}
		codebook_V_8 {Type I LastRead -1 FirstWrite -1}
		codebook_V_9 {Type I LastRead -1 FirstWrite -1}
		codebook_V_10 {Type I LastRead -1 FirstWrite -1}
		codebook_V_11 {Type I LastRead -1 FirstWrite -1}
		codebook_V_12 {Type I LastRead -1 FirstWrite -1}
		codebook_V_13 {Type I LastRead -1 FirstWrite -1}
		codebook_V_14 {Type I LastRead -1 FirstWrite -1}
		codebook_V_15 {Type I LastRead -1 FirstWrite -1}
		codebook_V_16 {Type I LastRead -1 FirstWrite -1}
		codebook_V_17 {Type I LastRead -1 FirstWrite -1}
		codebook_V_18 {Type I LastRead -1 FirstWrite -1}
		codebook_V_19 {Type I LastRead -1 FirstWrite -1}
		codebook_V_20 {Type I LastRead -1 FirstWrite -1}
		codebook_V_21 {Type I LastRead -1 FirstWrite -1}
		codebook_V_22 {Type I LastRead -1 FirstWrite -1}
		codebook_V_23 {Type I LastRead -1 FirstWrite -1}
		codebook_V_24 {Type I LastRead -1 FirstWrite -1}
		codebook_V_25 {Type I LastRead -1 FirstWrite -1}
		codebook_V_26 {Type I LastRead -1 FirstWrite -1}
		codebook_V_27 {Type I LastRead -1 FirstWrite -1}
		codebook_V_28 {Type I LastRead -1 FirstWrite -1}
		codebook_V_29 {Type I LastRead -1 FirstWrite -1}
		codebook_V_30 {Type I LastRead -1 FirstWrite -1}
		codebook_V_31 {Type I LastRead -1 FirstWrite -1}
		codebook_V_32 {Type I LastRead -1 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "36", "Max" : "36"}
	, {"Name" : "Interval", "Min" : "36", "Max" : "36"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	acc_V_32_1_reload { ap_none {  { acc_V_32_1_reload in_data 0 30 } } }
	acc_V_31_1_reload { ap_none {  { acc_V_31_1_reload in_data 0 30 } } }
	acc_V_30_1_reload { ap_none {  { acc_V_30_1_reload in_data 0 30 } } }
	acc_V_29_1_reload { ap_none {  { acc_V_29_1_reload in_data 0 30 } } }
	acc_V_28_1_reload { ap_none {  { acc_V_28_1_reload in_data 0 30 } } }
	acc_V_27_1_reload { ap_none {  { acc_V_27_1_reload in_data 0 30 } } }
	acc_V_26_1_reload { ap_none {  { acc_V_26_1_reload in_data 0 30 } } }
	acc_V_25_1_reload { ap_none {  { acc_V_25_1_reload in_data 0 30 } } }
	acc_V_24_1_reload { ap_none {  { acc_V_24_1_reload in_data 0 30 } } }
	acc_V_23_1_reload { ap_none {  { acc_V_23_1_reload in_data 0 30 } } }
	acc_V_22_1_reload { ap_none {  { acc_V_22_1_reload in_data 0 30 } } }
	acc_V_21_1_reload { ap_none {  { acc_V_21_1_reload in_data 0 30 } } }
	acc_V_20_1_reload { ap_none {  { acc_V_20_1_reload in_data 0 30 } } }
	acc_V_19_1_reload { ap_none {  { acc_V_19_1_reload in_data 0 30 } } }
	acc_V_18_1_reload { ap_none {  { acc_V_18_1_reload in_data 0 30 } } }
	acc_V_17_1_reload { ap_none {  { acc_V_17_1_reload in_data 0 30 } } }
	acc_V_16_1_reload { ap_none {  { acc_V_16_1_reload in_data 0 30 } } }
	acc_V_15_1_reload { ap_none {  { acc_V_15_1_reload in_data 0 30 } } }
	acc_V_14_1_reload { ap_none {  { acc_V_14_1_reload in_data 0 30 } } }
	acc_V_13_1_reload { ap_none {  { acc_V_13_1_reload in_data 0 30 } } }
	acc_V_12_1_reload { ap_none {  { acc_V_12_1_reload in_data 0 30 } } }
	acc_V_11_1_reload { ap_none {  { acc_V_11_1_reload in_data 0 30 } } }
	acc_V_10_1_reload { ap_none {  { acc_V_10_1_reload in_data 0 30 } } }
	acc_V_9_1_reload { ap_none {  { acc_V_9_1_reload in_data 0 30 } } }
	acc_V_8_1_reload { ap_none {  { acc_V_8_1_reload in_data 0 30 } } }
	acc_V_7_1_reload { ap_none {  { acc_V_7_1_reload in_data 0 30 } } }
	acc_V_6_1_reload { ap_none {  { acc_V_6_1_reload in_data 0 30 } } }
	acc_V_5_1_reload { ap_none {  { acc_V_5_1_reload in_data 0 30 } } }
	acc_V_4_1_reload { ap_none {  { acc_V_4_1_reload in_data 0 30 } } }
	acc_V_3_1_reload { ap_none {  { acc_V_3_1_reload in_data 0 30 } } }
	acc_V_2_1_reload { ap_none {  { acc_V_2_1_reload in_data 0 30 } } }
	acc_V_1_1_reload { ap_none {  { acc_V_1_1_reload in_data 0 30 } } }
	acc_V_0_1_reload { ap_none {  { acc_V_0_1_reload in_data 0 30 } } }
	select_ln580 { ap_none {  { select_ln580 in_data 0 30 } } }
	temp_input_V_1_0 { ap_none {  { temp_input_V_1_0 in_data 0 30 } } }
	temp_input_V_2_0 { ap_none {  { temp_input_V_2_0 in_data 0 30 } } }
	temp_input_V_3_0 { ap_none {  { temp_input_V_3_0 in_data 0 30 } } }
	temp_input_V_4_0 { ap_none {  { temp_input_V_4_0 in_data 0 30 } } }
	temp_input_V_5_0 { ap_none {  { temp_input_V_5_0 in_data 0 30 } } }
	temp_input_V_6_0 { ap_none {  { temp_input_V_6_0 in_data 0 30 } } }
	temp_input_V_7_0 { ap_none {  { temp_input_V_7_0 in_data 0 30 } } }
	temp_input_V_8_0 { ap_none {  { temp_input_V_8_0 in_data 0 30 } } }
	temp_input_V_9_0 { ap_none {  { temp_input_V_9_0 in_data 0 30 } } }
	temp_input_V_10_0 { ap_none {  { temp_input_V_10_0 in_data 0 30 } } }
	temp_input_V_11_0 { ap_none {  { temp_input_V_11_0 in_data 0 30 } } }
	temp_input_V_12_0 { ap_none {  { temp_input_V_12_0 in_data 0 30 } } }
	temp_input_V_13_0 { ap_none {  { temp_input_V_13_0 in_data 0 30 } } }
	temp_input_V_14_0 { ap_none {  { temp_input_V_14_0 in_data 0 30 } } }
	temp_input_V_15_0 { ap_none {  { temp_input_V_15_0 in_data 0 30 } } }
	temp_input_V_16_0 { ap_none {  { temp_input_V_16_0 in_data 0 30 } } }
	temp_input_V_17_0 { ap_none {  { temp_input_V_17_0 in_data 0 30 } } }
	temp_input_V_18_0 { ap_none {  { temp_input_V_18_0 in_data 0 30 } } }
	temp_input_V_19_0 { ap_none {  { temp_input_V_19_0 in_data 0 30 } } }
	temp_input_V_20_0 { ap_none {  { temp_input_V_20_0 in_data 0 30 } } }
	temp_input_V_21_0 { ap_none {  { temp_input_V_21_0 in_data 0 30 } } }
	temp_input_V_22_0 { ap_none {  { temp_input_V_22_0 in_data 0 30 } } }
	temp_input_V_23_0 { ap_none {  { temp_input_V_23_0 in_data 0 30 } } }
	temp_input_V_24_0 { ap_none {  { temp_input_V_24_0 in_data 0 30 } } }
	temp_input_V_25_0 { ap_none {  { temp_input_V_25_0 in_data 0 30 } } }
	temp_input_V_26_0 { ap_none {  { temp_input_V_26_0 in_data 0 30 } } }
	temp_input_V_27_0 { ap_none {  { temp_input_V_27_0 in_data 0 30 } } }
	temp_input_V_28_0 { ap_none {  { temp_input_V_28_0 in_data 0 30 } } }
	temp_input_V_29_0 { ap_none {  { temp_input_V_29_0 in_data 0 30 } } }
	temp_input_V_30_0 { ap_none {  { temp_input_V_30_0 in_data 0 30 } } }
	acc_V_32_3_out { ap_vld {  { acc_V_32_3_out out_data 1 30 }  { acc_V_32_3_out_ap_vld out_vld 1 1 } } }
	acc_V_31_3_out { ap_vld {  { acc_V_31_3_out out_data 1 30 }  { acc_V_31_3_out_ap_vld out_vld 1 1 } } }
	acc_V_30_3_out { ap_vld {  { acc_V_30_3_out out_data 1 30 }  { acc_V_30_3_out_ap_vld out_vld 1 1 } } }
	acc_V_29_3_out { ap_vld {  { acc_V_29_3_out out_data 1 30 }  { acc_V_29_3_out_ap_vld out_vld 1 1 } } }
	acc_V_28_3_out { ap_vld {  { acc_V_28_3_out out_data 1 30 }  { acc_V_28_3_out_ap_vld out_vld 1 1 } } }
	acc_V_27_3_out { ap_vld {  { acc_V_27_3_out out_data 1 30 }  { acc_V_27_3_out_ap_vld out_vld 1 1 } } }
	acc_V_26_3_out { ap_vld {  { acc_V_26_3_out out_data 1 30 }  { acc_V_26_3_out_ap_vld out_vld 1 1 } } }
	acc_V_25_3_out { ap_vld {  { acc_V_25_3_out out_data 1 30 }  { acc_V_25_3_out_ap_vld out_vld 1 1 } } }
	acc_V_24_3_out { ap_vld {  { acc_V_24_3_out out_data 1 30 }  { acc_V_24_3_out_ap_vld out_vld 1 1 } } }
	acc_V_23_3_out { ap_vld {  { acc_V_23_3_out out_data 1 30 }  { acc_V_23_3_out_ap_vld out_vld 1 1 } } }
	acc_V_22_3_out { ap_vld {  { acc_V_22_3_out out_data 1 30 }  { acc_V_22_3_out_ap_vld out_vld 1 1 } } }
	acc_V_21_3_out { ap_vld {  { acc_V_21_3_out out_data 1 30 }  { acc_V_21_3_out_ap_vld out_vld 1 1 } } }
	acc_V_20_3_out { ap_vld {  { acc_V_20_3_out out_data 1 30 }  { acc_V_20_3_out_ap_vld out_vld 1 1 } } }
	acc_V_19_3_out { ap_vld {  { acc_V_19_3_out out_data 1 30 }  { acc_V_19_3_out_ap_vld out_vld 1 1 } } }
	acc_V_18_3_out { ap_vld {  { acc_V_18_3_out out_data 1 30 }  { acc_V_18_3_out_ap_vld out_vld 1 1 } } }
	acc_V_17_3_out { ap_vld {  { acc_V_17_3_out out_data 1 30 }  { acc_V_17_3_out_ap_vld out_vld 1 1 } } }
	acc_V_16_3_out { ap_vld {  { acc_V_16_3_out out_data 1 30 }  { acc_V_16_3_out_ap_vld out_vld 1 1 } } }
	acc_V_15_3_out { ap_vld {  { acc_V_15_3_out out_data 1 30 }  { acc_V_15_3_out_ap_vld out_vld 1 1 } } }
	acc_V_14_3_out { ap_vld {  { acc_V_14_3_out out_data 1 30 }  { acc_V_14_3_out_ap_vld out_vld 1 1 } } }
	acc_V_13_3_out { ap_vld {  { acc_V_13_3_out out_data 1 30 }  { acc_V_13_3_out_ap_vld out_vld 1 1 } } }
	acc_V_12_3_out { ap_vld {  { acc_V_12_3_out out_data 1 30 }  { acc_V_12_3_out_ap_vld out_vld 1 1 } } }
	acc_V_11_3_out { ap_vld {  { acc_V_11_3_out out_data 1 30 }  { acc_V_11_3_out_ap_vld out_vld 1 1 } } }
	acc_V_10_3_out { ap_vld {  { acc_V_10_3_out out_data 1 30 }  { acc_V_10_3_out_ap_vld out_vld 1 1 } } }
	acc_V_9_3_out { ap_vld {  { acc_V_9_3_out out_data 1 30 }  { acc_V_9_3_out_ap_vld out_vld 1 1 } } }
	acc_V_8_3_out { ap_vld {  { acc_V_8_3_out out_data 1 30 }  { acc_V_8_3_out_ap_vld out_vld 1 1 } } }
	acc_V_7_3_out { ap_vld {  { acc_V_7_3_out out_data 1 30 }  { acc_V_7_3_out_ap_vld out_vld 1 1 } } }
	acc_V_6_3_out { ap_vld {  { acc_V_6_3_out out_data 1 30 }  { acc_V_6_3_out_ap_vld out_vld 1 1 } } }
	acc_V_5_3_out { ap_vld {  { acc_V_5_3_out out_data 1 30 }  { acc_V_5_3_out_ap_vld out_vld 1 1 } } }
	acc_V_4_3_out { ap_vld {  { acc_V_4_3_out out_data 1 30 }  { acc_V_4_3_out_ap_vld out_vld 1 1 } } }
	acc_V_3_3_out { ap_vld {  { acc_V_3_3_out out_data 1 30 }  { acc_V_3_3_out_ap_vld out_vld 1 1 } } }
	acc_V_2_3_out { ap_vld {  { acc_V_2_3_out out_data 1 30 }  { acc_V_2_3_out_ap_vld out_vld 1 1 } } }
	acc_V_1_3_out { ap_vld {  { acc_V_1_3_out out_data 1 30 }  { acc_V_1_3_out_ap_vld out_vld 1 1 } } }
	acc_V_0_3_out { ap_vld {  { acc_V_0_3_out out_data 1 30 }  { acc_V_0_3_out_ap_vld out_vld 1 1 } } }
}
