Classic Timing Analyzer report for lab3-athristis
Sat May 04 15:58:34 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 9.515 ns    ; M    ; s[4] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 9.515 ns        ; M    ; s[4] ;
; N/A   ; None              ; 9.419 ns        ; B[1] ; s[4] ;
; N/A   ; None              ; 8.856 ns        ; M    ; s[3] ;
; N/A   ; None              ; 8.760 ns        ; B[1] ; s[3] ;
; N/A   ; None              ; 8.571 ns        ; A[1] ; s[4] ;
; N/A   ; None              ; 8.214 ns        ; M    ; s[2] ;
; N/A   ; None              ; 8.111 ns        ; B[2] ; s[4] ;
; N/A   ; None              ; 7.976 ns        ; B[1] ; s[2] ;
; N/A   ; None              ; 7.912 ns        ; A[1] ; s[3] ;
; N/A   ; None              ; 7.808 ns        ; A[2] ; s[4] ;
; N/A   ; None              ; 7.472 ns        ; A[3] ; s[4] ;
; N/A   ; None              ; 7.449 ns        ; B[2] ; s[3] ;
; N/A   ; None              ; 7.363 ns        ; B[3] ; s[4] ;
; N/A   ; None              ; 7.330 ns        ; B[1] ; s[1] ;
; N/A   ; None              ; 7.237 ns        ; B[2] ; s[2] ;
; N/A   ; None              ; 7.149 ns        ; A[2] ; s[3] ;
; N/A   ; None              ; 7.129 ns        ; A[1] ; s[2] ;
; N/A   ; None              ; 6.839 ns        ; B[4] ; s[4] ;
; N/A   ; None              ; 6.806 ns        ; A[3] ; s[3] ;
; N/A   ; None              ; 6.701 ns        ; B[3] ; s[3] ;
; N/A   ; None              ; 6.541 ns        ; A[4] ; s[4] ;
; N/A   ; None              ; 6.482 ns        ; A[1] ; s[1] ;
; N/A   ; None              ; 6.412 ns        ; A[2] ; s[2] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat May 04 15:58:33 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3-athristis -c lab3-athristis --timing_analysis_only
Info: Longest tpd from source pin "M" to destination pin "s[4]" is 9.515 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_B13; Fanout = 5; PIN Node = 'M'
    Info: 2: + IC(2.474 ns) + CELL(0.275 ns) = 3.748 ns; Loc. = LCCOMB_X60_Y4_N16; Fanout = 2; COMB Node = '7483:inst16|51~0'
    Info: 3: + IC(0.269 ns) + CELL(0.437 ns) = 4.454 ns; Loc. = LCCOMB_X60_Y4_N12; Fanout = 1; COMB Node = '7483:inst16|45~4'
    Info: 4: + IC(0.264 ns) + CELL(0.438 ns) = 5.156 ns; Loc. = LCCOMB_X60_Y4_N2; Fanout = 1; COMB Node = '7483:inst16|45~2'
    Info: 5: + IC(0.243 ns) + CELL(0.420 ns) = 5.819 ns; Loc. = LCCOMB_X60_Y4_N4; Fanout = 1; COMB Node = '7483:inst16|45~3'
    Info: 6: + IC(0.878 ns) + CELL(2.818 ns) = 9.515 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 's[4]'
    Info: Total cell delay = 5.387 ns ( 56.62 % )
    Info: Total interconnect delay = 4.128 ns ( 43.38 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 213 megabytes
    Info: Processing ended: Sat May 04 15:58:34 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


