
TimersUnderstanding.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000689c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000015c  08006a4c  08006a4c  00016a4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ba8  08006ba8  00020024  2**0
                  CONTENTS
  4 .ARM          00000008  08006ba8  08006ba8  00016ba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006bb0  08006bb0  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006bb0  08006bb0  00016bb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006bb4  08006bb4  00016bb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  08006bb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020024  2**0
                  CONTENTS
 10 .bss          0001448c  20000024  20000024  00020024  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200144b0  200144b0  00020024  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 13 .debug_info   000147b1  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002f2b  00000000  00000000  00034805  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001338  00000000  00000000  00037730  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000011b0  00000000  00000000  00038a68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025d22  00000000  00000000  00039c18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000154de  00000000  00000000  0005f93a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e6a27  00000000  00000000  00074e18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0015b83f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004ffc  00000000  00000000  0015b890  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000024 	.word	0x20000024
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08006a34 	.word	0x08006a34

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000028 	.word	0x20000028
 80001ec:	08006a34 	.word	0x08006a34

080001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001f2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001f6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000280 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001fa:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001fe:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000202:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000204:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000206:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000208:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800020a:	d332      	bcc.n	8000272 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800020c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800020e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000210:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000212:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000214:	d314      	bcc.n	8000240 <_CheckCase2>

08000216 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000216:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000218:	19d0      	adds	r0, r2, r7
 800021a:	bf00      	nop

0800021c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800021c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000220:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000224:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000226:	d005      	beq.n	8000234 <_CSDone>
        LDRB     R3,[R1], #+1
 8000228:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800022c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000230:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000232:	d1f3      	bne.n	800021c <_LoopCopyStraight>

08000234 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000234:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000238:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800023a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800023c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800023e:	4770      	bx	lr

08000240 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000240:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000242:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000244:	d319      	bcc.n	800027a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000246:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000248:	1b12      	subs	r2, r2, r4

0800024a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800024a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800024e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000252:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000254:	d1f9      	bne.n	800024a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000256:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000258:	d005      	beq.n	8000266 <_No2ChunkNeeded>

0800025a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800025a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800025e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000262:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000264:	d1f9      	bne.n	800025a <_LoopCopyAfterWrapAround>

08000266 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000266:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800026a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800026c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800026e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000270:	4770      	bx	lr

08000272 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000272:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000274:	3801      	subs	r0, #1
        CMP      R0,R2
 8000276:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000278:	d2cd      	bcs.n	8000216 <_Case4>

0800027a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800027a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800027c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800027e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000280:	20012e38 	.word	0x20012e38

08000284 <__aeabi_uldivmod>:
 8000284:	b953      	cbnz	r3, 800029c <__aeabi_uldivmod+0x18>
 8000286:	b94a      	cbnz	r2, 800029c <__aeabi_uldivmod+0x18>
 8000288:	2900      	cmp	r1, #0
 800028a:	bf08      	it	eq
 800028c:	2800      	cmpeq	r0, #0
 800028e:	bf1c      	itt	ne
 8000290:	f04f 31ff 	movne.w	r1, #4294967295
 8000294:	f04f 30ff 	movne.w	r0, #4294967295
 8000298:	f000 b974 	b.w	8000584 <__aeabi_idiv0>
 800029c:	f1ad 0c08 	sub.w	ip, sp, #8
 80002a0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a4:	f000 f806 	bl	80002b4 <__udivmoddi4>
 80002a8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002b0:	b004      	add	sp, #16
 80002b2:	4770      	bx	lr

080002b4 <__udivmoddi4>:
 80002b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b8:	9d08      	ldr	r5, [sp, #32]
 80002ba:	4604      	mov	r4, r0
 80002bc:	468e      	mov	lr, r1
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d14d      	bne.n	800035e <__udivmoddi4+0xaa>
 80002c2:	428a      	cmp	r2, r1
 80002c4:	4694      	mov	ip, r2
 80002c6:	d969      	bls.n	800039c <__udivmoddi4+0xe8>
 80002c8:	fab2 f282 	clz	r2, r2
 80002cc:	b152      	cbz	r2, 80002e4 <__udivmoddi4+0x30>
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	f1c2 0120 	rsb	r1, r2, #32
 80002d6:	fa20 f101 	lsr.w	r1, r0, r1
 80002da:	fa0c fc02 	lsl.w	ip, ip, r2
 80002de:	ea41 0e03 	orr.w	lr, r1, r3
 80002e2:	4094      	lsls	r4, r2
 80002e4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e8:	0c21      	lsrs	r1, r4, #16
 80002ea:	fbbe f6f8 	udiv	r6, lr, r8
 80002ee:	fa1f f78c 	uxth.w	r7, ip
 80002f2:	fb08 e316 	mls	r3, r8, r6, lr
 80002f6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002fa:	fb06 f107 	mul.w	r1, r6, r7
 80002fe:	4299      	cmp	r1, r3
 8000300:	d90a      	bls.n	8000318 <__udivmoddi4+0x64>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 30ff 	add.w	r0, r6, #4294967295
 800030a:	f080 811f 	bcs.w	800054c <__udivmoddi4+0x298>
 800030e:	4299      	cmp	r1, r3
 8000310:	f240 811c 	bls.w	800054c <__udivmoddi4+0x298>
 8000314:	3e02      	subs	r6, #2
 8000316:	4463      	add	r3, ip
 8000318:	1a5b      	subs	r3, r3, r1
 800031a:	b2a4      	uxth	r4, r4
 800031c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000320:	fb08 3310 	mls	r3, r8, r0, r3
 8000324:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000328:	fb00 f707 	mul.w	r7, r0, r7
 800032c:	42a7      	cmp	r7, r4
 800032e:	d90a      	bls.n	8000346 <__udivmoddi4+0x92>
 8000330:	eb1c 0404 	adds.w	r4, ip, r4
 8000334:	f100 33ff 	add.w	r3, r0, #4294967295
 8000338:	f080 810a 	bcs.w	8000550 <__udivmoddi4+0x29c>
 800033c:	42a7      	cmp	r7, r4
 800033e:	f240 8107 	bls.w	8000550 <__udivmoddi4+0x29c>
 8000342:	4464      	add	r4, ip
 8000344:	3802      	subs	r0, #2
 8000346:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800034a:	1be4      	subs	r4, r4, r7
 800034c:	2600      	movs	r6, #0
 800034e:	b11d      	cbz	r5, 8000358 <__udivmoddi4+0xa4>
 8000350:	40d4      	lsrs	r4, r2
 8000352:	2300      	movs	r3, #0
 8000354:	e9c5 4300 	strd	r4, r3, [r5]
 8000358:	4631      	mov	r1, r6
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	428b      	cmp	r3, r1
 8000360:	d909      	bls.n	8000376 <__udivmoddi4+0xc2>
 8000362:	2d00      	cmp	r5, #0
 8000364:	f000 80ef 	beq.w	8000546 <__udivmoddi4+0x292>
 8000368:	2600      	movs	r6, #0
 800036a:	e9c5 0100 	strd	r0, r1, [r5]
 800036e:	4630      	mov	r0, r6
 8000370:	4631      	mov	r1, r6
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	fab3 f683 	clz	r6, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d14a      	bne.n	8000414 <__udivmoddi4+0x160>
 800037e:	428b      	cmp	r3, r1
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xd4>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 80f9 	bhi.w	800057a <__udivmoddi4+0x2c6>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb61 0303 	sbc.w	r3, r1, r3
 800038e:	2001      	movs	r0, #1
 8000390:	469e      	mov	lr, r3
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e0      	beq.n	8000358 <__udivmoddi4+0xa4>
 8000396:	e9c5 4e00 	strd	r4, lr, [r5]
 800039a:	e7dd      	b.n	8000358 <__udivmoddi4+0xa4>
 800039c:	b902      	cbnz	r2, 80003a0 <__udivmoddi4+0xec>
 800039e:	deff      	udf	#255	; 0xff
 80003a0:	fab2 f282 	clz	r2, r2
 80003a4:	2a00      	cmp	r2, #0
 80003a6:	f040 8092 	bne.w	80004ce <__udivmoddi4+0x21a>
 80003aa:	eba1 010c 	sub.w	r1, r1, ip
 80003ae:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b2:	fa1f fe8c 	uxth.w	lr, ip
 80003b6:	2601      	movs	r6, #1
 80003b8:	0c20      	lsrs	r0, r4, #16
 80003ba:	fbb1 f3f7 	udiv	r3, r1, r7
 80003be:	fb07 1113 	mls	r1, r7, r3, r1
 80003c2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c6:	fb0e f003 	mul.w	r0, lr, r3
 80003ca:	4288      	cmp	r0, r1
 80003cc:	d908      	bls.n	80003e0 <__udivmoddi4+0x12c>
 80003ce:	eb1c 0101 	adds.w	r1, ip, r1
 80003d2:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d6:	d202      	bcs.n	80003de <__udivmoddi4+0x12a>
 80003d8:	4288      	cmp	r0, r1
 80003da:	f200 80cb 	bhi.w	8000574 <__udivmoddi4+0x2c0>
 80003de:	4643      	mov	r3, r8
 80003e0:	1a09      	subs	r1, r1, r0
 80003e2:	b2a4      	uxth	r4, r4
 80003e4:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e8:	fb07 1110 	mls	r1, r7, r0, r1
 80003ec:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003f0:	fb0e fe00 	mul.w	lr, lr, r0
 80003f4:	45a6      	cmp	lr, r4
 80003f6:	d908      	bls.n	800040a <__udivmoddi4+0x156>
 80003f8:	eb1c 0404 	adds.w	r4, ip, r4
 80003fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000400:	d202      	bcs.n	8000408 <__udivmoddi4+0x154>
 8000402:	45a6      	cmp	lr, r4
 8000404:	f200 80bb 	bhi.w	800057e <__udivmoddi4+0x2ca>
 8000408:	4608      	mov	r0, r1
 800040a:	eba4 040e 	sub.w	r4, r4, lr
 800040e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000412:	e79c      	b.n	800034e <__udivmoddi4+0x9a>
 8000414:	f1c6 0720 	rsb	r7, r6, #32
 8000418:	40b3      	lsls	r3, r6
 800041a:	fa22 fc07 	lsr.w	ip, r2, r7
 800041e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000422:	fa20 f407 	lsr.w	r4, r0, r7
 8000426:	fa01 f306 	lsl.w	r3, r1, r6
 800042a:	431c      	orrs	r4, r3
 800042c:	40f9      	lsrs	r1, r7
 800042e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000432:	fa00 f306 	lsl.w	r3, r0, r6
 8000436:	fbb1 f8f9 	udiv	r8, r1, r9
 800043a:	0c20      	lsrs	r0, r4, #16
 800043c:	fa1f fe8c 	uxth.w	lr, ip
 8000440:	fb09 1118 	mls	r1, r9, r8, r1
 8000444:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000448:	fb08 f00e 	mul.w	r0, r8, lr
 800044c:	4288      	cmp	r0, r1
 800044e:	fa02 f206 	lsl.w	r2, r2, r6
 8000452:	d90b      	bls.n	800046c <__udivmoddi4+0x1b8>
 8000454:	eb1c 0101 	adds.w	r1, ip, r1
 8000458:	f108 3aff 	add.w	sl, r8, #4294967295
 800045c:	f080 8088 	bcs.w	8000570 <__udivmoddi4+0x2bc>
 8000460:	4288      	cmp	r0, r1
 8000462:	f240 8085 	bls.w	8000570 <__udivmoddi4+0x2bc>
 8000466:	f1a8 0802 	sub.w	r8, r8, #2
 800046a:	4461      	add	r1, ip
 800046c:	1a09      	subs	r1, r1, r0
 800046e:	b2a4      	uxth	r4, r4
 8000470:	fbb1 f0f9 	udiv	r0, r1, r9
 8000474:	fb09 1110 	mls	r1, r9, r0, r1
 8000478:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 800047c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000480:	458e      	cmp	lr, r1
 8000482:	d908      	bls.n	8000496 <__udivmoddi4+0x1e2>
 8000484:	eb1c 0101 	adds.w	r1, ip, r1
 8000488:	f100 34ff 	add.w	r4, r0, #4294967295
 800048c:	d26c      	bcs.n	8000568 <__udivmoddi4+0x2b4>
 800048e:	458e      	cmp	lr, r1
 8000490:	d96a      	bls.n	8000568 <__udivmoddi4+0x2b4>
 8000492:	3802      	subs	r0, #2
 8000494:	4461      	add	r1, ip
 8000496:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800049a:	fba0 9402 	umull	r9, r4, r0, r2
 800049e:	eba1 010e 	sub.w	r1, r1, lr
 80004a2:	42a1      	cmp	r1, r4
 80004a4:	46c8      	mov	r8, r9
 80004a6:	46a6      	mov	lr, r4
 80004a8:	d356      	bcc.n	8000558 <__udivmoddi4+0x2a4>
 80004aa:	d053      	beq.n	8000554 <__udivmoddi4+0x2a0>
 80004ac:	b15d      	cbz	r5, 80004c6 <__udivmoddi4+0x212>
 80004ae:	ebb3 0208 	subs.w	r2, r3, r8
 80004b2:	eb61 010e 	sbc.w	r1, r1, lr
 80004b6:	fa01 f707 	lsl.w	r7, r1, r7
 80004ba:	fa22 f306 	lsr.w	r3, r2, r6
 80004be:	40f1      	lsrs	r1, r6
 80004c0:	431f      	orrs	r7, r3
 80004c2:	e9c5 7100 	strd	r7, r1, [r5]
 80004c6:	2600      	movs	r6, #0
 80004c8:	4631      	mov	r1, r6
 80004ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	40d8      	lsrs	r0, r3
 80004d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d8:	fa21 f303 	lsr.w	r3, r1, r3
 80004dc:	4091      	lsls	r1, r2
 80004de:	4301      	orrs	r1, r0
 80004e0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e4:	fa1f fe8c 	uxth.w	lr, ip
 80004e8:	fbb3 f0f7 	udiv	r0, r3, r7
 80004ec:	fb07 3610 	mls	r6, r7, r0, r3
 80004f0:	0c0b      	lsrs	r3, r1, #16
 80004f2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f6:	fb00 f60e 	mul.w	r6, r0, lr
 80004fa:	429e      	cmp	r6, r3
 80004fc:	fa04 f402 	lsl.w	r4, r4, r2
 8000500:	d908      	bls.n	8000514 <__udivmoddi4+0x260>
 8000502:	eb1c 0303 	adds.w	r3, ip, r3
 8000506:	f100 38ff 	add.w	r8, r0, #4294967295
 800050a:	d22f      	bcs.n	800056c <__udivmoddi4+0x2b8>
 800050c:	429e      	cmp	r6, r3
 800050e:	d92d      	bls.n	800056c <__udivmoddi4+0x2b8>
 8000510:	3802      	subs	r0, #2
 8000512:	4463      	add	r3, ip
 8000514:	1b9b      	subs	r3, r3, r6
 8000516:	b289      	uxth	r1, r1
 8000518:	fbb3 f6f7 	udiv	r6, r3, r7
 800051c:	fb07 3316 	mls	r3, r7, r6, r3
 8000520:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000524:	fb06 f30e 	mul.w	r3, r6, lr
 8000528:	428b      	cmp	r3, r1
 800052a:	d908      	bls.n	800053e <__udivmoddi4+0x28a>
 800052c:	eb1c 0101 	adds.w	r1, ip, r1
 8000530:	f106 38ff 	add.w	r8, r6, #4294967295
 8000534:	d216      	bcs.n	8000564 <__udivmoddi4+0x2b0>
 8000536:	428b      	cmp	r3, r1
 8000538:	d914      	bls.n	8000564 <__udivmoddi4+0x2b0>
 800053a:	3e02      	subs	r6, #2
 800053c:	4461      	add	r1, ip
 800053e:	1ac9      	subs	r1, r1, r3
 8000540:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000544:	e738      	b.n	80003b8 <__udivmoddi4+0x104>
 8000546:	462e      	mov	r6, r5
 8000548:	4628      	mov	r0, r5
 800054a:	e705      	b.n	8000358 <__udivmoddi4+0xa4>
 800054c:	4606      	mov	r6, r0
 800054e:	e6e3      	b.n	8000318 <__udivmoddi4+0x64>
 8000550:	4618      	mov	r0, r3
 8000552:	e6f8      	b.n	8000346 <__udivmoddi4+0x92>
 8000554:	454b      	cmp	r3, r9
 8000556:	d2a9      	bcs.n	80004ac <__udivmoddi4+0x1f8>
 8000558:	ebb9 0802 	subs.w	r8, r9, r2
 800055c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000560:	3801      	subs	r0, #1
 8000562:	e7a3      	b.n	80004ac <__udivmoddi4+0x1f8>
 8000564:	4646      	mov	r6, r8
 8000566:	e7ea      	b.n	800053e <__udivmoddi4+0x28a>
 8000568:	4620      	mov	r0, r4
 800056a:	e794      	b.n	8000496 <__udivmoddi4+0x1e2>
 800056c:	4640      	mov	r0, r8
 800056e:	e7d1      	b.n	8000514 <__udivmoddi4+0x260>
 8000570:	46d0      	mov	r8, sl
 8000572:	e77b      	b.n	800046c <__udivmoddi4+0x1b8>
 8000574:	3b02      	subs	r3, #2
 8000576:	4461      	add	r1, ip
 8000578:	e732      	b.n	80003e0 <__udivmoddi4+0x12c>
 800057a:	4630      	mov	r0, r6
 800057c:	e709      	b.n	8000392 <__udivmoddi4+0xde>
 800057e:	4464      	add	r4, ip
 8000580:	3802      	subs	r0, #2
 8000582:	e742      	b.n	800040a <__udivmoddi4+0x156>

08000584 <__aeabi_idiv0>:
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop

08000588 <GreenOn>:
#include "STM32_Disc1_Gpio.h"
#include "main.h"



void GreenOn ( void ) { HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_SET);}
 8000588:	b580      	push	{r7, lr}
 800058a:	af00      	add	r7, sp, #0
 800058c:	2201      	movs	r2, #1
 800058e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000592:	4802      	ldr	r0, [pc, #8]	; (800059c <GreenOn+0x14>)
 8000594:	f000 ffa8 	bl	80014e8 <HAL_GPIO_WritePin>
 8000598:	bf00      	nop
 800059a:	bd80      	pop	{r7, pc}
 800059c:	40021800 	.word	0x40021800

080005a0 <GreenOff>:
void GreenOff ( void ) { HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_RESET);}
 80005a0:	b580      	push	{r7, lr}
 80005a2:	af00      	add	r7, sp, #0
 80005a4:	2200      	movs	r2, #0
 80005a6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005aa:	4802      	ldr	r0, [pc, #8]	; (80005b4 <GreenOff+0x14>)
 80005ac:	f000 ff9c 	bl	80014e8 <HAL_GPIO_WritePin>
 80005b0:	bf00      	nop
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	40021800 	.word	0x40021800

080005b8 <BlueOn>:
LED GreenLed = { GreenOn, GreenOff };   // initialize the GreenLed struct




void BlueOn ( void ) { HAL_GPIO_WritePin(GPIOG, GPIO_PIN_12, GPIO_PIN_SET);}
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
 80005bc:	2201      	movs	r2, #1
 80005be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005c2:	4802      	ldr	r0, [pc, #8]	; (80005cc <BlueOn+0x14>)
 80005c4:	f000 ff90 	bl	80014e8 <HAL_GPIO_WritePin>
 80005c8:	bf00      	nop
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	40021800 	.word	0x40021800

080005d0 <BlueOff>:
void BlueOff ( void ) { HAL_GPIO_WritePin(GPIOG, GPIO_PIN_12, GPIO_PIN_RESET);}
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
 80005d4:	2200      	movs	r2, #0
 80005d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005da:	4802      	ldr	r0, [pc, #8]	; (80005e4 <BlueOff+0x14>)
 80005dc:	f000 ff84 	bl	80014e8 <HAL_GPIO_WritePin>
 80005e0:	bf00      	nop
 80005e2:	bd80      	pop	{r7, pc}
 80005e4:	40021800 	.word	0x40021800

080005e8 <ReadPushButton>:

void RedOn ( void ) { HAL_GPIO_WritePin(GPIOG, GPIO_PIN_14, GPIO_PIN_SET);}
void RedOff ( void ) { HAL_GPIO_WritePin(GPIOG, GPIO_PIN_14, GPIO_PIN_RESET);}
LED RedLed = { RedOn, RedOff };// initialize the RedLed struct

uint8_t ReadPushButton( void ){ return HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);}
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
 80005ec:	2101      	movs	r1, #1
 80005ee:	4803      	ldr	r0, [pc, #12]	; (80005fc <ReadPushButton+0x14>)
 80005f0:	f000 ff62 	bl	80014b8 <HAL_GPIO_ReadPin>
 80005f4:	4603      	mov	r3, r0
 80005f6:	4618      	mov	r0, r3
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	bf00      	nop
 80005fc:	40020000 	.word	0x40020000

08000600 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b086      	sub	sp, #24
 8000604:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000606:	f000 fc87 	bl	8000f18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800060a:	f000 f861 	bl	80006d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800060e:	f000 f8cb 	bl	80007a8 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  SEGGER_SYSVIEW_Conf();
 8000612:	f006 f899 	bl	8006748 <SEGGER_SYSVIEW_Conf>
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);	//ensure proper priority grouping for freeRTOS
 8000616:	2003      	movs	r0, #3
 8000618:	f000 fd6d 	bl	80010f6 <HAL_NVIC_SetPriorityGrouping>


  TimerHandle_t repeatHandle =                       // You can also create this handle in before main and initialize it to NULL before using it
  		xTimerCreate(	"myRepeatTimer",			//name for timer
 800061c:	4b27      	ldr	r3, [pc, #156]	; (80006bc <main+0xbc>)
 800061e:	9300      	str	r3, [sp, #0]
 8000620:	2300      	movs	r3, #0
 8000622:	2201      	movs	r2, #1
 8000624:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000628:	4825      	ldr	r0, [pc, #148]	; (80006c0 <main+0xc0>)
 800062a:	f003 fbdf 	bl	8003dec <xTimerCreate>
 800062e:	60f8      	str	r0, [r7, #12]
  						500 /portTICK_PERIOD_MS,	//period of timer in ticks
  						pdTRUE,						//auto-reload flag
  						NULL,						//unique ID for timer
  						repeatCallBack);

  configASSERT(repeatHandle != NULL);      // test if the timer is succesfully created
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	2b00      	cmp	r3, #0
 8000634:	d10a      	bne.n	800064c <main+0x4c>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000636:	f04f 0350 	mov.w	r3, #80	; 0x50
 800063a:	f383 8811 	msr	BASEPRI, r3
 800063e:	f3bf 8f6f 	isb	sy
 8000642:	f3bf 8f4f 	dsb	sy
 8000646:	607b      	str	r3, [r7, #4]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000648:	bf00      	nop
 800064a:	e7fe      	b.n	800064a <main+0x4a>
  //start the scheduler - shouldn't return unless there's a problem

  xTimerStart(repeatHandle, 0);				// start the handle
 800064c:	f002 ff4c 	bl	80034e8 <xTaskGetTickCount>
 8000650:	4602      	mov	r2, r0
 8000652:	2300      	movs	r3, #0
 8000654:	9300      	str	r3, [sp, #0]
 8000656:	2300      	movs	r3, #0
 8000658:	2101      	movs	r1, #1
 800065a:	68f8      	ldr	r0, [r7, #12]
 800065c:	f003 fc22 	bl	8003ea4 <xTimerGenericCommand>

  //start with Blue LED on - it will be turned off after one-shot fires
  BlueLed.On();
 8000660:	4b18      	ldr	r3, [pc, #96]	; (80006c4 <main+0xc4>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	4798      	blx	r3




  TimerHandle_t oneShotHandle =
  		xTimerCreate(	"myOneShotTimer",			//name for timer
 8000666:	4b18      	ldr	r3, [pc, #96]	; (80006c8 <main+0xc8>)
 8000668:	9300      	str	r3, [sp, #0]
 800066a:	2300      	movs	r3, #0
 800066c:	2200      	movs	r2, #0
 800066e:	f640 0198 	movw	r1, #2200	; 0x898
 8000672:	4816      	ldr	r0, [pc, #88]	; (80006cc <main+0xcc>)
 8000674:	f003 fbba 	bl	8003dec <xTimerCreate>
 8000678:	60b8      	str	r0, [r7, #8]
  						2200 /portTICK_PERIOD_MS,	//period of timer in ticks
  						pdFALSE,					//auto-reload flag
  						NULL,						//unique ID for timer
  						oneShotCallBack);			//callback function

  configASSERT(oneShotHandle != NULL);
 800067a:	68bb      	ldr	r3, [r7, #8]
 800067c:	2b00      	cmp	r3, #0
 800067e:	d10a      	bne.n	8000696 <main+0x96>
        __asm volatile
 8000680:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000684:	f383 8811 	msr	BASEPRI, r3
 8000688:	f3bf 8f6f 	isb	sy
 800068c:	f3bf 8f4f 	dsb	sy
 8000690:	603b      	str	r3, [r7, #0]
    }
 8000692:	bf00      	nop
 8000694:	e7fe      	b.n	8000694 <main+0x94>

  xTimerStart(oneShotHandle, 0);        // start the timer
 8000696:	f002 ff27 	bl	80034e8 <xTaskGetTickCount>
 800069a:	4602      	mov	r2, r0
 800069c:	2300      	movs	r3, #0
 800069e:	9300      	str	r3, [sp, #0]
 80006a0:	2300      	movs	r3, #0
 80006a2:	2101      	movs	r1, #1
 80006a4:	68b8      	ldr	r0, [r7, #8]
 80006a6:	f003 fbfd 	bl	8003ea4 <xTimerGenericCommand>


  //wait for the push but
  while(!ReadPushButton());             // wait for the push button
 80006aa:	bf00      	nop
 80006ac:	f7ff ff9c 	bl	80005e8 <ReadPushButton>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d0fa      	beq.n	80006ac <main+0xac>


  //start the scheduler - shouldn't return unless there's a problem
  vTaskStartScheduler();
 80006b6:	f002 fe07 	bl	80032c8 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006ba:	e7fe      	b.n	80006ba <main+0xba>
 80006bc:	08000ca5 	.word	0x08000ca5
 80006c0:	08006a4c 	.word	0x08006a4c
 80006c4:	20000008 	.word	0x20000008
 80006c8:	08000c81 	.word	0x08000c81
 80006cc:	08006a5c 	.word	0x08006a5c

080006d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b094      	sub	sp, #80	; 0x50
 80006d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006d6:	f107 0320 	add.w	r3, r7, #32
 80006da:	2230      	movs	r2, #48	; 0x30
 80006dc:	2100      	movs	r1, #0
 80006de:	4618      	mov	r0, r3
 80006e0:	f006 f9a0 	bl	8006a24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006e4:	f107 030c 	add.w	r3, r7, #12
 80006e8:	2200      	movs	r2, #0
 80006ea:	601a      	str	r2, [r3, #0]
 80006ec:	605a      	str	r2, [r3, #4]
 80006ee:	609a      	str	r2, [r3, #8]
 80006f0:	60da      	str	r2, [r3, #12]
 80006f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006f4:	2300      	movs	r3, #0
 80006f6:	60bb      	str	r3, [r7, #8]
 80006f8:	4b29      	ldr	r3, [pc, #164]	; (80007a0 <SystemClock_Config+0xd0>)
 80006fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006fc:	4a28      	ldr	r2, [pc, #160]	; (80007a0 <SystemClock_Config+0xd0>)
 80006fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000702:	6413      	str	r3, [r2, #64]	; 0x40
 8000704:	4b26      	ldr	r3, [pc, #152]	; (80007a0 <SystemClock_Config+0xd0>)
 8000706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000708:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800070c:	60bb      	str	r3, [r7, #8]
 800070e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000710:	2300      	movs	r3, #0
 8000712:	607b      	str	r3, [r7, #4]
 8000714:	4b23      	ldr	r3, [pc, #140]	; (80007a4 <SystemClock_Config+0xd4>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800071c:	4a21      	ldr	r2, [pc, #132]	; (80007a4 <SystemClock_Config+0xd4>)
 800071e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000722:	6013      	str	r3, [r2, #0]
 8000724:	4b1f      	ldr	r3, [pc, #124]	; (80007a4 <SystemClock_Config+0xd4>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800072c:	607b      	str	r3, [r7, #4]
 800072e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000730:	2302      	movs	r3, #2
 8000732:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000734:	2301      	movs	r3, #1
 8000736:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000738:	2310      	movs	r3, #16
 800073a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800073c:	2302      	movs	r3, #2
 800073e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000740:	2300      	movs	r3, #0
 8000742:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000744:	2308      	movs	r3, #8
 8000746:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000748:	2332      	movs	r3, #50	; 0x32
 800074a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800074c:	2304      	movs	r3, #4
 800074e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000750:	2307      	movs	r3, #7
 8000752:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000754:	f107 0320 	add.w	r3, r7, #32
 8000758:	4618      	mov	r0, r3
 800075a:	f000 fedf 	bl	800151c <HAL_RCC_OscConfig>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d001      	beq.n	8000768 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000764:	f000 fad2 	bl	8000d0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000768:	230f      	movs	r3, #15
 800076a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800076c:	2302      	movs	r3, #2
 800076e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000770:	2300      	movs	r3, #0
 8000772:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8000774:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000778:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800077a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800077e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000780:	f107 030c 	add.w	r3, r7, #12
 8000784:	2100      	movs	r1, #0
 8000786:	4618      	mov	r0, r3
 8000788:	f001 f940 	bl	8001a0c <HAL_RCC_ClockConfig>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d001      	beq.n	8000796 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000792:	f000 fabb 	bl	8000d0c <Error_Handler>
  }
}
 8000796:	bf00      	nop
 8000798:	3750      	adds	r7, #80	; 0x50
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	40023800 	.word	0x40023800
 80007a4:	40007000 	.word	0x40007000

080007a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b08e      	sub	sp, #56	; 0x38
 80007ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007b2:	2200      	movs	r2, #0
 80007b4:	601a      	str	r2, [r3, #0]
 80007b6:	605a      	str	r2, [r3, #4]
 80007b8:	609a      	str	r2, [r3, #8]
 80007ba:	60da      	str	r2, [r3, #12]
 80007bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007be:	2300      	movs	r3, #0
 80007c0:	623b      	str	r3, [r7, #32]
 80007c2:	4bb2      	ldr	r3, [pc, #712]	; (8000a8c <MX_GPIO_Init+0x2e4>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c6:	4ab1      	ldr	r2, [pc, #708]	; (8000a8c <MX_GPIO_Init+0x2e4>)
 80007c8:	f043 0304 	orr.w	r3, r3, #4
 80007cc:	6313      	str	r3, [r2, #48]	; 0x30
 80007ce:	4baf      	ldr	r3, [pc, #700]	; (8000a8c <MX_GPIO_Init+0x2e4>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d2:	f003 0304 	and.w	r3, r3, #4
 80007d6:	623b      	str	r3, [r7, #32]
 80007d8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007da:	2300      	movs	r3, #0
 80007dc:	61fb      	str	r3, [r7, #28]
 80007de:	4bab      	ldr	r3, [pc, #684]	; (8000a8c <MX_GPIO_Init+0x2e4>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e2:	4aaa      	ldr	r2, [pc, #680]	; (8000a8c <MX_GPIO_Init+0x2e4>)
 80007e4:	f043 0320 	orr.w	r3, r3, #32
 80007e8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ea:	4ba8      	ldr	r3, [pc, #672]	; (8000a8c <MX_GPIO_Init+0x2e4>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ee:	f003 0320 	and.w	r3, r3, #32
 80007f2:	61fb      	str	r3, [r7, #28]
 80007f4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007f6:	2300      	movs	r3, #0
 80007f8:	61bb      	str	r3, [r7, #24]
 80007fa:	4ba4      	ldr	r3, [pc, #656]	; (8000a8c <MX_GPIO_Init+0x2e4>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fe:	4aa3      	ldr	r2, [pc, #652]	; (8000a8c <MX_GPIO_Init+0x2e4>)
 8000800:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000804:	6313      	str	r3, [r2, #48]	; 0x30
 8000806:	4ba1      	ldr	r3, [pc, #644]	; (8000a8c <MX_GPIO_Init+0x2e4>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800080e:	61bb      	str	r3, [r7, #24]
 8000810:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000812:	2300      	movs	r3, #0
 8000814:	617b      	str	r3, [r7, #20]
 8000816:	4b9d      	ldr	r3, [pc, #628]	; (8000a8c <MX_GPIO_Init+0x2e4>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081a:	4a9c      	ldr	r2, [pc, #624]	; (8000a8c <MX_GPIO_Init+0x2e4>)
 800081c:	f043 0301 	orr.w	r3, r3, #1
 8000820:	6313      	str	r3, [r2, #48]	; 0x30
 8000822:	4b9a      	ldr	r3, [pc, #616]	; (8000a8c <MX_GPIO_Init+0x2e4>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000826:	f003 0301 	and.w	r3, r3, #1
 800082a:	617b      	str	r3, [r7, #20]
 800082c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800082e:	2300      	movs	r3, #0
 8000830:	613b      	str	r3, [r7, #16]
 8000832:	4b96      	ldr	r3, [pc, #600]	; (8000a8c <MX_GPIO_Init+0x2e4>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000836:	4a95      	ldr	r2, [pc, #596]	; (8000a8c <MX_GPIO_Init+0x2e4>)
 8000838:	f043 0302 	orr.w	r3, r3, #2
 800083c:	6313      	str	r3, [r2, #48]	; 0x30
 800083e:	4b93      	ldr	r3, [pc, #588]	; (8000a8c <MX_GPIO_Init+0x2e4>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000842:	f003 0302 	and.w	r3, r3, #2
 8000846:	613b      	str	r3, [r7, #16]
 8000848:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800084a:	2300      	movs	r3, #0
 800084c:	60fb      	str	r3, [r7, #12]
 800084e:	4b8f      	ldr	r3, [pc, #572]	; (8000a8c <MX_GPIO_Init+0x2e4>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000852:	4a8e      	ldr	r2, [pc, #568]	; (8000a8c <MX_GPIO_Init+0x2e4>)
 8000854:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000858:	6313      	str	r3, [r2, #48]	; 0x30
 800085a:	4b8c      	ldr	r3, [pc, #560]	; (8000a8c <MX_GPIO_Init+0x2e4>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000862:	60fb      	str	r3, [r7, #12]
 8000864:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000866:	2300      	movs	r3, #0
 8000868:	60bb      	str	r3, [r7, #8]
 800086a:	4b88      	ldr	r3, [pc, #544]	; (8000a8c <MX_GPIO_Init+0x2e4>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086e:	4a87      	ldr	r2, [pc, #540]	; (8000a8c <MX_GPIO_Init+0x2e4>)
 8000870:	f043 0310 	orr.w	r3, r3, #16
 8000874:	6313      	str	r3, [r2, #48]	; 0x30
 8000876:	4b85      	ldr	r3, [pc, #532]	; (8000a8c <MX_GPIO_Init+0x2e4>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087a:	f003 0310 	and.w	r3, r3, #16
 800087e:	60bb      	str	r3, [r7, #8]
 8000880:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000882:	2300      	movs	r3, #0
 8000884:	607b      	str	r3, [r7, #4]
 8000886:	4b81      	ldr	r3, [pc, #516]	; (8000a8c <MX_GPIO_Init+0x2e4>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088a:	4a80      	ldr	r2, [pc, #512]	; (8000a8c <MX_GPIO_Init+0x2e4>)
 800088c:	f043 0308 	orr.w	r3, r3, #8
 8000890:	6313      	str	r3, [r2, #48]	; 0x30
 8000892:	4b7e      	ldr	r3, [pc, #504]	; (8000a8c <MX_GPIO_Init+0x2e4>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000896:	f003 0308 	and.w	r3, r3, #8
 800089a:	607b      	str	r3, [r7, #4]
 800089c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 800089e:	2200      	movs	r2, #0
 80008a0:	2116      	movs	r1, #22
 80008a2:	487b      	ldr	r0, [pc, #492]	; (8000a90 <MX_GPIO_Init+0x2e8>)
 80008a4:	f000 fe20 	bl	80014e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 80008a8:	2200      	movs	r2, #0
 80008aa:	2180      	movs	r1, #128	; 0x80
 80008ac:	4879      	ldr	r0, [pc, #484]	; (8000a94 <MX_GPIO_Init+0x2ec>)
 80008ae:	f000 fe1b 	bl	80014e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 80008b2:	2200      	movs	r2, #0
 80008b4:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80008b8:	4877      	ldr	r0, [pc, #476]	; (8000a98 <MX_GPIO_Init+0x2f0>)
 80008ba:	f000 fe15 	bl	80014e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD2_Pin|LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 80008be:	2200      	movs	r2, #0
 80008c0:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 80008c4:	4875      	ldr	r0, [pc, #468]	; (8000a9c <MX_GPIO_Init+0x2f4>)
 80008c6:	f000 fe0f 	bl	80014e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           A4_Pin A5_Pin SDNRAS_Pin A6_Pin
                           A7_Pin A8_Pin A9_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 80008ca:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80008ce:	627b      	str	r3, [r7, #36]	; 0x24
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008d0:	2302      	movs	r3, #2
 80008d2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d4:	2300      	movs	r3, #0
 80008d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008d8:	2303      	movs	r3, #3
 80008da:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80008dc:	230c      	movs	r3, #12
 80008de:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80008e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008e4:	4619      	mov	r1, r3
 80008e6:	486e      	ldr	r0, [pc, #440]	; (8000aa0 <MX_GPIO_Init+0x2f8>)
 80008e8:	f000 fc3a 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI5_SCK_Pin SPI5_MISO_Pin SPI5_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 80008ec:	f44f 7360 	mov.w	r3, #896	; 0x380
 80008f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f2:	2302      	movs	r3, #2
 80008f4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f6:	2300      	movs	r3, #0
 80008f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fa:	2300      	movs	r3, #0
 80008fc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80008fe:	2305      	movs	r3, #5
 8000900:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000902:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000906:	4619      	mov	r1, r3
 8000908:	4865      	ldr	r0, [pc, #404]	; (8000aa0 <MX_GPIO_Init+0x2f8>)
 800090a:	f000 fc29 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENABLE_Pin */
  GPIO_InitStruct.Pin = ENABLE_Pin;
 800090e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000912:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000914:	2302      	movs	r3, #2
 8000916:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000918:	2300      	movs	r3, #0
 800091a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800091c:	2300      	movs	r3, #0
 800091e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000920:	230e      	movs	r3, #14
 8000922:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8000924:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000928:	4619      	mov	r1, r3
 800092a:	485d      	ldr	r0, [pc, #372]	; (8000aa0 <MX_GPIO_Init+0x2f8>)
 800092c:	f000 fc18 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDNWE_Pin */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 8000930:	2301      	movs	r3, #1
 8000932:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000934:	2302      	movs	r3, #2
 8000936:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000938:	2300      	movs	r3, #0
 800093a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800093c:	2303      	movs	r3, #3
 800093e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000940:	230c      	movs	r3, #12
 8000942:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8000944:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000948:	4619      	mov	r1, r3
 800094a:	4851      	ldr	r0, [pc, #324]	; (8000a90 <MX_GPIO_Init+0x2e8>)
 800094c:	f000 fc08 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8000950:	2316      	movs	r3, #22
 8000952:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000954:	2301      	movs	r3, #1
 8000956:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000958:	2300      	movs	r3, #0
 800095a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800095c:	2300      	movs	r3, #0
 800095e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000960:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000964:	4619      	mov	r1, r3
 8000966:	484a      	ldr	r0, [pc, #296]	; (8000a90 <MX_GPIO_Init+0x2e8>)
 8000968:	f000 fbfa 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 800096c:	f248 0307 	movw	r3, #32775	; 0x8007
 8000970:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000972:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000976:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000978:	2300      	movs	r3, #0
 800097a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800097c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000980:	4619      	mov	r1, r3
 8000982:	4844      	ldr	r0, [pc, #272]	; (8000a94 <MX_GPIO_Init+0x2ec>)
 8000984:	f000 fbec 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pins : B5_Pin VSYNC_Pin G2_Pin R4_Pin
                           R5_Pin */
  GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8000988:	f641 0358 	movw	r3, #6232	; 0x1858
 800098c:	627b      	str	r3, [r7, #36]	; 0x24
                          |R5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800098e:	2302      	movs	r3, #2
 8000990:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000992:	2300      	movs	r3, #0
 8000994:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000996:	2300      	movs	r3, #0
 8000998:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800099a:	230e      	movs	r3, #14
 800099c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800099e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009a2:	4619      	mov	r1, r3
 80009a4:	483b      	ldr	r0, [pc, #236]	; (8000a94 <MX_GPIO_Init+0x2ec>)
 80009a6:	f000 fbdb 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 80009aa:	2380      	movs	r3, #128	; 0x80
 80009ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ae:	2301      	movs	r3, #1
 80009b0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b2:	2300      	movs	r3, #0
 80009b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b6:	2300      	movs	r3, #0
 80009b8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 80009ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009be:	4619      	mov	r1, r3
 80009c0:	4834      	ldr	r0, [pc, #208]	; (8000a94 <MX_GPIO_Init+0x2ec>)
 80009c2:	f000 fbcd 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 80009c6:	2320      	movs	r3, #32
 80009c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009ca:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80009ce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d0:	2300      	movs	r3, #0
 80009d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 80009d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009d8:	4619      	mov	r1, r3
 80009da:	482d      	ldr	r0, [pc, #180]	; (8000a90 <MX_GPIO_Init+0x2e8>)
 80009dc:	f000 fbc0 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pins : R3_Pin R6_Pin */
  GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 80009e0:	2303      	movs	r3, #3
 80009e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e4:	2302      	movs	r3, #2
 80009e6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e8:	2300      	movs	r3, #0
 80009ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ec:	2300      	movs	r3, #0
 80009ee:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80009f0:	2309      	movs	r3, #9
 80009f2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009f8:	4619      	mov	r1, r3
 80009fa:	482a      	ldr	r0, [pc, #168]	; (8000aa4 <MX_GPIO_Init+0x2fc>)
 80009fc:	f000 fbb0 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000a00:	2304      	movs	r3, #4
 8000a02:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a04:	2300      	movs	r3, #0
 8000a06:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000a0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a10:	4619      	mov	r1, r3
 8000a12:	4824      	ldr	r0, [pc, #144]	; (8000aa4 <MX_GPIO_Init+0x2fc>)
 8000a14:	f000 fba4 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pins : A10_Pin A11_Pin BA0_Pin BA1_Pin
                           SDCLK_Pin SDNCAS_Pin */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8000a18:	f248 1333 	movw	r3, #33075	; 0x8133
 8000a1c:	627b      	str	r3, [r7, #36]	; 0x24
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a1e:	2302      	movs	r3, #2
 8000a20:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a22:	2300      	movs	r3, #0
 8000a24:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a26:	2303      	movs	r3, #3
 8000a28:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000a2a:	230c      	movs	r3, #12
 8000a2c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000a2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a32:	4619      	mov	r1, r3
 8000a34:	4819      	ldr	r0, [pc, #100]	; (8000a9c <MX_GPIO_Init+0x2f4>)
 8000a36:	f000 fb93 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           D8_Pin D9_Pin D10_Pin D11_Pin
                           D12_Pin NBL0_Pin NBL1_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8000a3a:	f64f 7383 	movw	r3, #65411	; 0xff83
 8000a3e:	627b      	str	r3, [r7, #36]	; 0x24
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a40:	2302      	movs	r3, #2
 8000a42:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a44:	2300      	movs	r3, #0
 8000a46:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a48:	2303      	movs	r3, #3
 8000a4a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000a4c:	230c      	movs	r3, #12
 8000a4e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a54:	4619      	mov	r1, r3
 8000a56:	4814      	ldr	r0, [pc, #80]	; (8000aa8 <MX_GPIO_Init+0x300>)
 8000a58:	f000 fb82 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pins : G4_Pin G5_Pin B6_Pin B7_Pin */
  GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8000a5c:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8000a60:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a62:	2302      	movs	r3, #2
 8000a64:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a66:	2300      	movs	r3, #0
 8000a68:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000a6e:	230e      	movs	r3, #14
 8000a70:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a76:	4619      	mov	r1, r3
 8000a78:	480a      	ldr	r0, [pc, #40]	; (8000aa4 <MX_GPIO_Init+0x2fc>)
 8000a7a:	f000 fb71 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8000a7e:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 8000a82:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a84:	2302      	movs	r3, #2
 8000a86:	62bb      	str	r3, [r7, #40]	; 0x28
 8000a88:	e010      	b.n	8000aac <MX_GPIO_Init+0x304>
 8000a8a:	bf00      	nop
 8000a8c:	40023800 	.word	0x40023800
 8000a90:	40020800 	.word	0x40020800
 8000a94:	40020000 	.word	0x40020000
 8000a98:	40020c00 	.word	0x40020c00
 8000a9c:	40021800 	.word	0x40021800
 8000aa0:	40021400 	.word	0x40021400
 8000aa4:	40020400 	.word	0x40020400
 8000aa8:	40021000 	.word	0x40021000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aac:	2300      	movs	r3, #0
 8000aae:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8000ab4:	230c      	movs	r3, #12
 8000ab6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ab8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000abc:	4619      	mov	r1, r3
 8000abe:	486b      	ldr	r0, [pc, #428]	; (8000c6c <MX_GPIO_Init+0x4c4>)
 8000ac0:	f000 fb4e 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_HS_Pin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8000ac4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ac8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aca:	2300      	movs	r3, #0
 8000acc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 8000ad2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	4864      	ldr	r0, [pc, #400]	; (8000c6c <MX_GPIO_Init+0x4c4>)
 8000ada:	f000 fb41 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pins : D13_Pin D14_Pin D15_Pin D0_Pin
                           D1_Pin D2_Pin D3_Pin */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8000ade:	f24c 7303 	movw	r3, #50947	; 0xc703
 8000ae2:	627b      	str	r3, [r7, #36]	; 0x24
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae4:	2302      	movs	r3, #2
 8000ae6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aec:	2303      	movs	r3, #3
 8000aee:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000af0:	230c      	movs	r3, #12
 8000af2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000af4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000af8:	4619      	mov	r1, r3
 8000afa:	485d      	ldr	r0, [pc, #372]	; (8000c70 <MX_GPIO_Init+0x4c8>)
 8000afc:	f000 fb30 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8000b00:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000b04:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b06:	2300      	movs	r3, #0
 8000b08:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8000b0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b12:	4619      	mov	r1, r3
 8000b14:	4856      	ldr	r0, [pc, #344]	; (8000c70 <MX_GPIO_Init+0x4c8>)
 8000b16:	f000 fb23 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8000b1a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000b1e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b20:	2301      	movs	r3, #1
 8000b22:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b24:	2300      	movs	r3, #0
 8000b26:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b30:	4619      	mov	r1, r3
 8000b32:	484f      	ldr	r0, [pc, #316]	; (8000c70 <MX_GPIO_Init+0x4c8>)
 8000b34:	f000 fb14 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pins : R7_Pin DOTCLK_Pin B3_Pin */
  GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8000b38:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8000b3c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b3e:	2302      	movs	r3, #2
 8000b40:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b42:	2300      	movs	r3, #0
 8000b44:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b46:	2300      	movs	r3, #0
 8000b48:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000b4a:	230e      	movs	r3, #14
 8000b4c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b52:	4619      	mov	r1, r3
 8000b54:	4847      	ldr	r0, [pc, #284]	; (8000c74 <MX_GPIO_Init+0x4cc>)
 8000b56:	f000 fb03 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pins : HSYNC_Pin G6_Pin R2_Pin */
  GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8000b5a:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8000b5e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b60:	2302      	movs	r3, #2
 8000b62:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b64:	2300      	movs	r3, #0
 8000b66:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000b6c:	230e      	movs	r3, #14
 8000b6e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b74:	4619      	mov	r1, r3
 8000b76:	4840      	ldr	r0, [pc, #256]	; (8000c78 <MX_GPIO_Init+0x4d0>)
 8000b78:	f000 faf2 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C3_SDA_Pin */
  GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8000b7c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b80:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b82:	2312      	movs	r3, #18
 8000b84:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b86:	2300      	movs	r3, #0
 8000b88:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000b8e:	2304      	movs	r3, #4
 8000b90:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8000b92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b96:	4619      	mov	r1, r3
 8000b98:	4837      	ldr	r0, [pc, #220]	; (8000c78 <MX_GPIO_Init+0x4d0>)
 8000b9a:	f000 fae1 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C3_SCL_Pin */
  GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8000b9e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ba2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ba4:	2312      	movs	r3, #18
 8000ba6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bac:	2300      	movs	r3, #0
 8000bae:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000bb0:	2304      	movs	r3, #4
 8000bb2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8000bb4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bb8:	4619      	mov	r1, r3
 8000bba:	4830      	ldr	r0, [pc, #192]	; (8000c7c <MX_GPIO_Init+0x4d4>)
 8000bbc:	f000 fad0 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pins : STLINK_RX_Pin STLINK_TX_Pin */
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000bc0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000bc4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc6:	2302      	movs	r3, #2
 8000bc8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bce:	2303      	movs	r3, #3
 8000bd0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000bd2:	2307      	movs	r3, #7
 8000bd4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bd6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bda:	4619      	mov	r1, r3
 8000bdc:	4827      	ldr	r0, [pc, #156]	; (8000c7c <MX_GPIO_Init+0x4d4>)
 8000bde:	f000 fabf 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pins : G7_Pin B2_Pin */
  GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8000be2:	2348      	movs	r3, #72	; 0x48
 8000be4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be6:	2302      	movs	r3, #2
 8000be8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bea:	2300      	movs	r3, #0
 8000bec:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000bf2:	230e      	movs	r3, #14
 8000bf4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000bf6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	481c      	ldr	r0, [pc, #112]	; (8000c70 <MX_GPIO_Init+0x4c8>)
 8000bfe:	f000 faaf 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pin : G3_Pin */
  GPIO_InitStruct.Pin = G3_Pin;
 8000c02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c06:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c08:	2302      	movs	r3, #2
 8000c0a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c10:	2300      	movs	r3, #0
 8000c12:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8000c14:	2309      	movs	r3, #9
 8000c16:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(G3_GPIO_Port, &GPIO_InitStruct);
 8000c18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	4815      	ldr	r0, [pc, #84]	; (8000c74 <MX_GPIO_Init+0x4cc>)
 8000c20:	f000 fa9e 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|LD4_Pin;
 8000c24:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8000c28:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c32:	2300      	movs	r3, #0
 8000c34:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	480d      	ldr	r0, [pc, #52]	; (8000c74 <MX_GPIO_Init+0x4cc>)
 8000c3e:	f000 fa8f 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDCKE1_Pin SDNE1_Pin */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8000c42:	2360      	movs	r3, #96	; 0x60
 8000c44:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c46:	2302      	movs	r3, #2
 8000c48:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c4e:	2303      	movs	r3, #3
 8000c50:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000c52:	230c      	movs	r3, #12
 8000c54:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	4803      	ldr	r0, [pc, #12]	; (8000c6c <MX_GPIO_Init+0x4c4>)
 8000c5e:	f000 fa7f 	bl	8001160 <HAL_GPIO_Init>

}
 8000c62:	bf00      	nop
 8000c64:	3738      	adds	r7, #56	; 0x38
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	40020400 	.word	0x40020400
 8000c70:	40020c00 	.word	0x40020c00
 8000c74:	40021800 	.word	0x40021800
 8000c78:	40020800 	.word	0x40020800
 8000c7c:	40020000 	.word	0x40020000

08000c80 <oneShotCallBack>:
/**
 * This is for one shot timer after executing once, the timer will go to hibernating mode
 */

void oneShotCallBack( TimerHandle_t xTimer )
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
	SEGGER_SYSVIEW_PrintfHost("blue LED off");
 8000c88:	4804      	ldr	r0, [pc, #16]	; (8000c9c <oneShotCallBack+0x1c>)
 8000c8a:	f005 fcdf 	bl	800664c <SEGGER_SYSVIEW_PrintfHost>
	BlueLed.Off();
 8000c8e:	4b04      	ldr	r3, [pc, #16]	; (8000ca0 <oneShotCallBack+0x20>)
 8000c90:	685b      	ldr	r3, [r3, #4]
 8000c92:	4798      	blx	r3
}
 8000c94:	bf00      	nop
 8000c96:	3708      	adds	r7, #8
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	08006a6c 	.word	0x08006a6c
 8000ca0:	20000008 	.word	0x20000008

08000ca4 <repeatCallBack>:

/**
 * This is for repeated software timer
 */
void repeatCallBack( TimerHandle_t xTimer )
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
	static uint32_t counter = 0;

	SEGGER_SYSVIEW_PrintfHost("toggle Green LED");
 8000cac:	480b      	ldr	r0, [pc, #44]	; (8000cdc <repeatCallBack+0x38>)
 8000cae:	f005 fccd 	bl	800664c <SEGGER_SYSVIEW_PrintfHost>
	//toggle the green LED
	if(counter++ % 2)
 8000cb2:	4b0b      	ldr	r3, [pc, #44]	; (8000ce0 <repeatCallBack+0x3c>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	1c5a      	adds	r2, r3, #1
 8000cb8:	4909      	ldr	r1, [pc, #36]	; (8000ce0 <repeatCallBack+0x3c>)
 8000cba:	600a      	str	r2, [r1, #0]
 8000cbc:	f003 0301 	and.w	r3, r3, #1
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d003      	beq.n	8000ccc <repeatCallBack+0x28>
	{
		GreenLed.On();
 8000cc4:	4b07      	ldr	r3, [pc, #28]	; (8000ce4 <repeatCallBack+0x40>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4798      	blx	r3
	}
	else
	{
		GreenLed.Off();
	}
}
 8000cca:	e002      	b.n	8000cd2 <repeatCallBack+0x2e>
		GreenLed.Off();
 8000ccc:	4b05      	ldr	r3, [pc, #20]	; (8000ce4 <repeatCallBack+0x40>)
 8000cce:	685b      	ldr	r3, [r3, #4]
 8000cd0:	4798      	blx	r3
}
 8000cd2:	bf00      	nop
 8000cd4:	3708      	adds	r7, #8
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	08006a7c 	.word	0x08006a7c
 8000ce0:	20000040 	.word	0x20000040
 8000ce4:	20000000 	.word	0x20000000

08000ce8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	4a04      	ldr	r2, [pc, #16]	; (8000d08 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000cf6:	4293      	cmp	r3, r2
 8000cf8:	d101      	bne.n	8000cfe <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000cfa:	f000 f92f 	bl	8000f5c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000cfe:	bf00      	nop
 8000d00:	3708      	adds	r7, #8
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	40001000 	.word	0x40001000

08000d0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d10:	b672      	cpsid	i
}
 8000d12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d14:	e7fe      	b.n	8000d14 <Error_Handler+0x8>
	...

08000d18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d1e:	2300      	movs	r3, #0
 8000d20:	607b      	str	r3, [r7, #4]
 8000d22:	4b10      	ldr	r3, [pc, #64]	; (8000d64 <HAL_MspInit+0x4c>)
 8000d24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d26:	4a0f      	ldr	r2, [pc, #60]	; (8000d64 <HAL_MspInit+0x4c>)
 8000d28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d2c:	6453      	str	r3, [r2, #68]	; 0x44
 8000d2e:	4b0d      	ldr	r3, [pc, #52]	; (8000d64 <HAL_MspInit+0x4c>)
 8000d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d36:	607b      	str	r3, [r7, #4]
 8000d38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	603b      	str	r3, [r7, #0]
 8000d3e:	4b09      	ldr	r3, [pc, #36]	; (8000d64 <HAL_MspInit+0x4c>)
 8000d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d42:	4a08      	ldr	r2, [pc, #32]	; (8000d64 <HAL_MspInit+0x4c>)
 8000d44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d48:	6413      	str	r3, [r2, #64]	; 0x40
 8000d4a:	4b06      	ldr	r3, [pc, #24]	; (8000d64 <HAL_MspInit+0x4c>)
 8000d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d52:	603b      	str	r3, [r7, #0]
 8000d54:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000d56:	2007      	movs	r0, #7
 8000d58:	f000 f9cd 	bl	80010f6 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d5c:	bf00      	nop
 8000d5e:	3708      	adds	r7, #8
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	40023800 	.word	0x40023800

08000d68 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b08e      	sub	sp, #56	; 0x38
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000d70:	2300      	movs	r3, #0
 8000d72:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000d74:	2300      	movs	r3, #0
 8000d76:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000d78:	2300      	movs	r3, #0
 8000d7a:	60fb      	str	r3, [r7, #12]
 8000d7c:	4b33      	ldr	r3, [pc, #204]	; (8000e4c <HAL_InitTick+0xe4>)
 8000d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d80:	4a32      	ldr	r2, [pc, #200]	; (8000e4c <HAL_InitTick+0xe4>)
 8000d82:	f043 0310 	orr.w	r3, r3, #16
 8000d86:	6413      	str	r3, [r2, #64]	; 0x40
 8000d88:	4b30      	ldr	r3, [pc, #192]	; (8000e4c <HAL_InitTick+0xe4>)
 8000d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d8c:	f003 0310 	and.w	r3, r3, #16
 8000d90:	60fb      	str	r3, [r7, #12]
 8000d92:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d94:	f107 0210 	add.w	r2, r7, #16
 8000d98:	f107 0314 	add.w	r3, r7, #20
 8000d9c:	4611      	mov	r1, r2
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f001 f840 	bl	8001e24 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000da4:	6a3b      	ldr	r3, [r7, #32]
 8000da6:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000da8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d103      	bne.n	8000db6 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000dae:	f001 f825 	bl	8001dfc <HAL_RCC_GetPCLK1Freq>
 8000db2:	6378      	str	r0, [r7, #52]	; 0x34
 8000db4:	e004      	b.n	8000dc0 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000db6:	f001 f821 	bl	8001dfc <HAL_RCC_GetPCLK1Freq>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	005b      	lsls	r3, r3, #1
 8000dbe:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000dc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000dc2:	4a23      	ldr	r2, [pc, #140]	; (8000e50 <HAL_InitTick+0xe8>)
 8000dc4:	fba2 2303 	umull	r2, r3, r2, r3
 8000dc8:	0c9b      	lsrs	r3, r3, #18
 8000dca:	3b01      	subs	r3, #1
 8000dcc:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000dce:	4b21      	ldr	r3, [pc, #132]	; (8000e54 <HAL_InitTick+0xec>)
 8000dd0:	4a21      	ldr	r2, [pc, #132]	; (8000e58 <HAL_InitTick+0xf0>)
 8000dd2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000dd4:	4b1f      	ldr	r3, [pc, #124]	; (8000e54 <HAL_InitTick+0xec>)
 8000dd6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000dda:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000ddc:	4a1d      	ldr	r2, [pc, #116]	; (8000e54 <HAL_InitTick+0xec>)
 8000dde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000de0:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000de2:	4b1c      	ldr	r3, [pc, #112]	; (8000e54 <HAL_InitTick+0xec>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000de8:	4b1a      	ldr	r3, [pc, #104]	; (8000e54 <HAL_InitTick+0xec>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dee:	4b19      	ldr	r3, [pc, #100]	; (8000e54 <HAL_InitTick+0xec>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000df4:	4817      	ldr	r0, [pc, #92]	; (8000e54 <HAL_InitTick+0xec>)
 8000df6:	f001 f847 	bl	8001e88 <HAL_TIM_Base_Init>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000e00:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d11b      	bne.n	8000e40 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000e08:	4812      	ldr	r0, [pc, #72]	; (8000e54 <HAL_InitTick+0xec>)
 8000e0a:	f001 f897 	bl	8001f3c <HAL_TIM_Base_Start_IT>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000e14:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d111      	bne.n	8000e40 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000e1c:	2036      	movs	r0, #54	; 0x36
 8000e1e:	f000 f991 	bl	8001144 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	2b0f      	cmp	r3, #15
 8000e26:	d808      	bhi.n	8000e3a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000e28:	2200      	movs	r2, #0
 8000e2a:	6879      	ldr	r1, [r7, #4]
 8000e2c:	2036      	movs	r0, #54	; 0x36
 8000e2e:	f000 f96d 	bl	800110c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e32:	4a0a      	ldr	r2, [pc, #40]	; (8000e5c <HAL_InitTick+0xf4>)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	6013      	str	r3, [r2, #0]
 8000e38:	e002      	b.n	8000e40 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000e40:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000e44:	4618      	mov	r0, r3
 8000e46:	3738      	adds	r7, #56	; 0x38
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	40023800 	.word	0x40023800
 8000e50:	431bde83 	.word	0x431bde83
 8000e54:	20000044 	.word	0x20000044
 8000e58:	40001000 	.word	0x40001000
 8000e5c:	20000014 	.word	0x20000014

08000e60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e64:	e7fe      	b.n	8000e64 <NMI_Handler+0x4>

08000e66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e66:	b480      	push	{r7}
 8000e68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e6a:	e7fe      	b.n	8000e6a <HardFault_Handler+0x4>

08000e6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e70:	e7fe      	b.n	8000e70 <MemManage_Handler+0x4>

08000e72 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e72:	b480      	push	{r7}
 8000e74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e76:	e7fe      	b.n	8000e76 <BusFault_Handler+0x4>

08000e78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e7c:	e7fe      	b.n	8000e7c <UsageFault_Handler+0x4>

08000e7e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e7e:	b480      	push	{r7}
 8000e80:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e82:	bf00      	nop
 8000e84:	46bd      	mov	sp, r7
 8000e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8a:	4770      	bx	lr

08000e8c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000e90:	4802      	ldr	r0, [pc, #8]	; (8000e9c <TIM6_DAC_IRQHandler+0x10>)
 8000e92:	f001 f8c3 	bl	800201c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000e96:	bf00      	nop
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	20000044 	.word	0x20000044

08000ea0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ea4:	4b06      	ldr	r3, [pc, #24]	; (8000ec0 <SystemInit+0x20>)
 8000ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000eaa:	4a05      	ldr	r2, [pc, #20]	; (8000ec0 <SystemInit+0x20>)
 8000eac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000eb0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000eb4:	bf00      	nop
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	e000ed00 	.word	0xe000ed00

08000ec4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8000ec4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000efc <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ec8:	480d      	ldr	r0, [pc, #52]	; (8000f00 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000eca:	490e      	ldr	r1, [pc, #56]	; (8000f04 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000ecc:	4a0e      	ldr	r2, [pc, #56]	; (8000f08 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ece:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ed0:	e002      	b.n	8000ed8 <LoopCopyDataInit>

08000ed2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ed2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ed4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ed6:	3304      	adds	r3, #4

08000ed8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ed8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000eda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000edc:	d3f9      	bcc.n	8000ed2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ede:	4a0b      	ldr	r2, [pc, #44]	; (8000f0c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000ee0:	4c0b      	ldr	r4, [pc, #44]	; (8000f10 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000ee2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ee4:	e001      	b.n	8000eea <LoopFillZerobss>

08000ee6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ee6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ee8:	3204      	adds	r2, #4

08000eea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000eea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000eec:	d3fb      	bcc.n	8000ee6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000eee:	f7ff ffd7 	bl	8000ea0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ef2:	f005 fd55 	bl	80069a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ef6:	f7ff fb83 	bl	8000600 <main>
  bx  lr    
 8000efa:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000efc:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000f00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f04:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8000f08:	08006bb8 	.word	0x08006bb8
  ldr r2, =_sbss
 8000f0c:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 8000f10:	200144b0 	.word	0x200144b0

08000f14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f14:	e7fe      	b.n	8000f14 <ADC_IRQHandler>
	...

08000f18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f1c:	4b0e      	ldr	r3, [pc, #56]	; (8000f58 <HAL_Init+0x40>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4a0d      	ldr	r2, [pc, #52]	; (8000f58 <HAL_Init+0x40>)
 8000f22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f26:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f28:	4b0b      	ldr	r3, [pc, #44]	; (8000f58 <HAL_Init+0x40>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4a0a      	ldr	r2, [pc, #40]	; (8000f58 <HAL_Init+0x40>)
 8000f2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f32:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f34:	4b08      	ldr	r3, [pc, #32]	; (8000f58 <HAL_Init+0x40>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4a07      	ldr	r2, [pc, #28]	; (8000f58 <HAL_Init+0x40>)
 8000f3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f40:	2003      	movs	r0, #3
 8000f42:	f000 f8d8 	bl	80010f6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f46:	2000      	movs	r0, #0
 8000f48:	f7ff ff0e 	bl	8000d68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f4c:	f7ff fee4 	bl	8000d18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f50:	2300      	movs	r3, #0
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	40023c00 	.word	0x40023c00

08000f5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f60:	4b06      	ldr	r3, [pc, #24]	; (8000f7c <HAL_IncTick+0x20>)
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	461a      	mov	r2, r3
 8000f66:	4b06      	ldr	r3, [pc, #24]	; (8000f80 <HAL_IncTick+0x24>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	4413      	add	r3, r2
 8000f6c:	4a04      	ldr	r2, [pc, #16]	; (8000f80 <HAL_IncTick+0x24>)
 8000f6e:	6013      	str	r3, [r2, #0]
}
 8000f70:	bf00      	nop
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	20000018 	.word	0x20000018
 8000f80:	2000008c 	.word	0x2000008c

08000f84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  return uwTick;
 8000f88:	4b03      	ldr	r3, [pc, #12]	; (8000f98 <HAL_GetTick+0x14>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
}
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	2000008c 	.word	0x2000008c

08000f9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b085      	sub	sp, #20
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	f003 0307 	and.w	r3, r3, #7
 8000faa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fac:	4b0c      	ldr	r3, [pc, #48]	; (8000fe0 <__NVIC_SetPriorityGrouping+0x44>)
 8000fae:	68db      	ldr	r3, [r3, #12]
 8000fb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fb2:	68ba      	ldr	r2, [r7, #8]
 8000fb4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000fb8:	4013      	ands	r3, r2
 8000fba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fc4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000fc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fcc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fce:	4a04      	ldr	r2, [pc, #16]	; (8000fe0 <__NVIC_SetPriorityGrouping+0x44>)
 8000fd0:	68bb      	ldr	r3, [r7, #8]
 8000fd2:	60d3      	str	r3, [r2, #12]
}
 8000fd4:	bf00      	nop
 8000fd6:	3714      	adds	r7, #20
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr
 8000fe0:	e000ed00 	.word	0xe000ed00

08000fe4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fe8:	4b04      	ldr	r3, [pc, #16]	; (8000ffc <__NVIC_GetPriorityGrouping+0x18>)
 8000fea:	68db      	ldr	r3, [r3, #12]
 8000fec:	0a1b      	lsrs	r3, r3, #8
 8000fee:	f003 0307 	and.w	r3, r3, #7
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffa:	4770      	bx	lr
 8000ffc:	e000ed00 	.word	0xe000ed00

08001000 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	4603      	mov	r3, r0
 8001008:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800100a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800100e:	2b00      	cmp	r3, #0
 8001010:	db0b      	blt.n	800102a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001012:	79fb      	ldrb	r3, [r7, #7]
 8001014:	f003 021f 	and.w	r2, r3, #31
 8001018:	4907      	ldr	r1, [pc, #28]	; (8001038 <__NVIC_EnableIRQ+0x38>)
 800101a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800101e:	095b      	lsrs	r3, r3, #5
 8001020:	2001      	movs	r0, #1
 8001022:	fa00 f202 	lsl.w	r2, r0, r2
 8001026:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800102a:	bf00      	nop
 800102c:	370c      	adds	r7, #12
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	e000e100 	.word	0xe000e100

0800103c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	6039      	str	r1, [r7, #0]
 8001046:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001048:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800104c:	2b00      	cmp	r3, #0
 800104e:	db0a      	blt.n	8001066 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	b2da      	uxtb	r2, r3
 8001054:	490c      	ldr	r1, [pc, #48]	; (8001088 <__NVIC_SetPriority+0x4c>)
 8001056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800105a:	0112      	lsls	r2, r2, #4
 800105c:	b2d2      	uxtb	r2, r2
 800105e:	440b      	add	r3, r1
 8001060:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001064:	e00a      	b.n	800107c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	b2da      	uxtb	r2, r3
 800106a:	4908      	ldr	r1, [pc, #32]	; (800108c <__NVIC_SetPriority+0x50>)
 800106c:	79fb      	ldrb	r3, [r7, #7]
 800106e:	f003 030f 	and.w	r3, r3, #15
 8001072:	3b04      	subs	r3, #4
 8001074:	0112      	lsls	r2, r2, #4
 8001076:	b2d2      	uxtb	r2, r2
 8001078:	440b      	add	r3, r1
 800107a:	761a      	strb	r2, [r3, #24]
}
 800107c:	bf00      	nop
 800107e:	370c      	adds	r7, #12
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr
 8001088:	e000e100 	.word	0xe000e100
 800108c:	e000ed00 	.word	0xe000ed00

08001090 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001090:	b480      	push	{r7}
 8001092:	b089      	sub	sp, #36	; 0x24
 8001094:	af00      	add	r7, sp, #0
 8001096:	60f8      	str	r0, [r7, #12]
 8001098:	60b9      	str	r1, [r7, #8]
 800109a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	f003 0307 	and.w	r3, r3, #7
 80010a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010a4:	69fb      	ldr	r3, [r7, #28]
 80010a6:	f1c3 0307 	rsb	r3, r3, #7
 80010aa:	2b04      	cmp	r3, #4
 80010ac:	bf28      	it	cs
 80010ae:	2304      	movcs	r3, #4
 80010b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010b2:	69fb      	ldr	r3, [r7, #28]
 80010b4:	3304      	adds	r3, #4
 80010b6:	2b06      	cmp	r3, #6
 80010b8:	d902      	bls.n	80010c0 <NVIC_EncodePriority+0x30>
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	3b03      	subs	r3, #3
 80010be:	e000      	b.n	80010c2 <NVIC_EncodePriority+0x32>
 80010c0:	2300      	movs	r3, #0
 80010c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010c4:	f04f 32ff 	mov.w	r2, #4294967295
 80010c8:	69bb      	ldr	r3, [r7, #24]
 80010ca:	fa02 f303 	lsl.w	r3, r2, r3
 80010ce:	43da      	mvns	r2, r3
 80010d0:	68bb      	ldr	r3, [r7, #8]
 80010d2:	401a      	ands	r2, r3
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010d8:	f04f 31ff 	mov.w	r1, #4294967295
 80010dc:	697b      	ldr	r3, [r7, #20]
 80010de:	fa01 f303 	lsl.w	r3, r1, r3
 80010e2:	43d9      	mvns	r1, r3
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010e8:	4313      	orrs	r3, r2
         );
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3724      	adds	r7, #36	; 0x24
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr

080010f6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010f6:	b580      	push	{r7, lr}
 80010f8:	b082      	sub	sp, #8
 80010fa:	af00      	add	r7, sp, #0
 80010fc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010fe:	6878      	ldr	r0, [r7, #4]
 8001100:	f7ff ff4c 	bl	8000f9c <__NVIC_SetPriorityGrouping>
}
 8001104:	bf00      	nop
 8001106:	3708      	adds	r7, #8
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}

0800110c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800110c:	b580      	push	{r7, lr}
 800110e:	b086      	sub	sp, #24
 8001110:	af00      	add	r7, sp, #0
 8001112:	4603      	mov	r3, r0
 8001114:	60b9      	str	r1, [r7, #8]
 8001116:	607a      	str	r2, [r7, #4]
 8001118:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800111a:	2300      	movs	r3, #0
 800111c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800111e:	f7ff ff61 	bl	8000fe4 <__NVIC_GetPriorityGrouping>
 8001122:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001124:	687a      	ldr	r2, [r7, #4]
 8001126:	68b9      	ldr	r1, [r7, #8]
 8001128:	6978      	ldr	r0, [r7, #20]
 800112a:	f7ff ffb1 	bl	8001090 <NVIC_EncodePriority>
 800112e:	4602      	mov	r2, r0
 8001130:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001134:	4611      	mov	r1, r2
 8001136:	4618      	mov	r0, r3
 8001138:	f7ff ff80 	bl	800103c <__NVIC_SetPriority>
}
 800113c:	bf00      	nop
 800113e:	3718      	adds	r7, #24
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}

08001144 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
 800114a:	4603      	mov	r3, r0
 800114c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800114e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff ff54 	bl	8001000 <__NVIC_EnableIRQ>
}
 8001158:	bf00      	nop
 800115a:	3708      	adds	r7, #8
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}

08001160 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001160:	b480      	push	{r7}
 8001162:	b089      	sub	sp, #36	; 0x24
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800116a:	2300      	movs	r3, #0
 800116c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800116e:	2300      	movs	r3, #0
 8001170:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001172:	2300      	movs	r3, #0
 8001174:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001176:	2300      	movs	r3, #0
 8001178:	61fb      	str	r3, [r7, #28]
 800117a:	e177      	b.n	800146c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800117c:	2201      	movs	r2, #1
 800117e:	69fb      	ldr	r3, [r7, #28]
 8001180:	fa02 f303 	lsl.w	r3, r2, r3
 8001184:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	697a      	ldr	r2, [r7, #20]
 800118c:	4013      	ands	r3, r2
 800118e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001190:	693a      	ldr	r2, [r7, #16]
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	429a      	cmp	r2, r3
 8001196:	f040 8166 	bne.w	8001466 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	f003 0303 	and.w	r3, r3, #3
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	d005      	beq.n	80011b2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011ae:	2b02      	cmp	r3, #2
 80011b0:	d130      	bne.n	8001214 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011b8:	69fb      	ldr	r3, [r7, #28]
 80011ba:	005b      	lsls	r3, r3, #1
 80011bc:	2203      	movs	r2, #3
 80011be:	fa02 f303 	lsl.w	r3, r2, r3
 80011c2:	43db      	mvns	r3, r3
 80011c4:	69ba      	ldr	r2, [r7, #24]
 80011c6:	4013      	ands	r3, r2
 80011c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	68da      	ldr	r2, [r3, #12]
 80011ce:	69fb      	ldr	r3, [r7, #28]
 80011d0:	005b      	lsls	r3, r3, #1
 80011d2:	fa02 f303 	lsl.w	r3, r2, r3
 80011d6:	69ba      	ldr	r2, [r7, #24]
 80011d8:	4313      	orrs	r3, r2
 80011da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	69ba      	ldr	r2, [r7, #24]
 80011e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011e8:	2201      	movs	r2, #1
 80011ea:	69fb      	ldr	r3, [r7, #28]
 80011ec:	fa02 f303 	lsl.w	r3, r2, r3
 80011f0:	43db      	mvns	r3, r3
 80011f2:	69ba      	ldr	r2, [r7, #24]
 80011f4:	4013      	ands	r3, r2
 80011f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	091b      	lsrs	r3, r3, #4
 80011fe:	f003 0201 	and.w	r2, r3, #1
 8001202:	69fb      	ldr	r3, [r7, #28]
 8001204:	fa02 f303 	lsl.w	r3, r2, r3
 8001208:	69ba      	ldr	r2, [r7, #24]
 800120a:	4313      	orrs	r3, r2
 800120c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	69ba      	ldr	r2, [r7, #24]
 8001212:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f003 0303 	and.w	r3, r3, #3
 800121c:	2b03      	cmp	r3, #3
 800121e:	d017      	beq.n	8001250 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	68db      	ldr	r3, [r3, #12]
 8001224:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001226:	69fb      	ldr	r3, [r7, #28]
 8001228:	005b      	lsls	r3, r3, #1
 800122a:	2203      	movs	r2, #3
 800122c:	fa02 f303 	lsl.w	r3, r2, r3
 8001230:	43db      	mvns	r3, r3
 8001232:	69ba      	ldr	r2, [r7, #24]
 8001234:	4013      	ands	r3, r2
 8001236:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	689a      	ldr	r2, [r3, #8]
 800123c:	69fb      	ldr	r3, [r7, #28]
 800123e:	005b      	lsls	r3, r3, #1
 8001240:	fa02 f303 	lsl.w	r3, r2, r3
 8001244:	69ba      	ldr	r2, [r7, #24]
 8001246:	4313      	orrs	r3, r2
 8001248:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	69ba      	ldr	r2, [r7, #24]
 800124e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f003 0303 	and.w	r3, r3, #3
 8001258:	2b02      	cmp	r3, #2
 800125a:	d123      	bne.n	80012a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800125c:	69fb      	ldr	r3, [r7, #28]
 800125e:	08da      	lsrs	r2, r3, #3
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	3208      	adds	r2, #8
 8001264:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001268:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800126a:	69fb      	ldr	r3, [r7, #28]
 800126c:	f003 0307 	and.w	r3, r3, #7
 8001270:	009b      	lsls	r3, r3, #2
 8001272:	220f      	movs	r2, #15
 8001274:	fa02 f303 	lsl.w	r3, r2, r3
 8001278:	43db      	mvns	r3, r3
 800127a:	69ba      	ldr	r2, [r7, #24]
 800127c:	4013      	ands	r3, r2
 800127e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	691a      	ldr	r2, [r3, #16]
 8001284:	69fb      	ldr	r3, [r7, #28]
 8001286:	f003 0307 	and.w	r3, r3, #7
 800128a:	009b      	lsls	r3, r3, #2
 800128c:	fa02 f303 	lsl.w	r3, r2, r3
 8001290:	69ba      	ldr	r2, [r7, #24]
 8001292:	4313      	orrs	r3, r2
 8001294:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	08da      	lsrs	r2, r3, #3
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	3208      	adds	r2, #8
 800129e:	69b9      	ldr	r1, [r7, #24]
 80012a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80012aa:	69fb      	ldr	r3, [r7, #28]
 80012ac:	005b      	lsls	r3, r3, #1
 80012ae:	2203      	movs	r2, #3
 80012b0:	fa02 f303 	lsl.w	r3, r2, r3
 80012b4:	43db      	mvns	r3, r3
 80012b6:	69ba      	ldr	r2, [r7, #24]
 80012b8:	4013      	ands	r3, r2
 80012ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	f003 0203 	and.w	r2, r3, #3
 80012c4:	69fb      	ldr	r3, [r7, #28]
 80012c6:	005b      	lsls	r3, r3, #1
 80012c8:	fa02 f303 	lsl.w	r3, r2, r3
 80012cc:	69ba      	ldr	r2, [r7, #24]
 80012ce:	4313      	orrs	r3, r2
 80012d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	69ba      	ldr	r2, [r7, #24]
 80012d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	f000 80c0 	beq.w	8001466 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012e6:	2300      	movs	r3, #0
 80012e8:	60fb      	str	r3, [r7, #12]
 80012ea:	4b66      	ldr	r3, [pc, #408]	; (8001484 <HAL_GPIO_Init+0x324>)
 80012ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012ee:	4a65      	ldr	r2, [pc, #404]	; (8001484 <HAL_GPIO_Init+0x324>)
 80012f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012f4:	6453      	str	r3, [r2, #68]	; 0x44
 80012f6:	4b63      	ldr	r3, [pc, #396]	; (8001484 <HAL_GPIO_Init+0x324>)
 80012f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012fe:	60fb      	str	r3, [r7, #12]
 8001300:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001302:	4a61      	ldr	r2, [pc, #388]	; (8001488 <HAL_GPIO_Init+0x328>)
 8001304:	69fb      	ldr	r3, [r7, #28]
 8001306:	089b      	lsrs	r3, r3, #2
 8001308:	3302      	adds	r3, #2
 800130a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800130e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001310:	69fb      	ldr	r3, [r7, #28]
 8001312:	f003 0303 	and.w	r3, r3, #3
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	220f      	movs	r2, #15
 800131a:	fa02 f303 	lsl.w	r3, r2, r3
 800131e:	43db      	mvns	r3, r3
 8001320:	69ba      	ldr	r2, [r7, #24]
 8001322:	4013      	ands	r3, r2
 8001324:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	4a58      	ldr	r2, [pc, #352]	; (800148c <HAL_GPIO_Init+0x32c>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d037      	beq.n	800139e <HAL_GPIO_Init+0x23e>
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4a57      	ldr	r2, [pc, #348]	; (8001490 <HAL_GPIO_Init+0x330>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d031      	beq.n	800139a <HAL_GPIO_Init+0x23a>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	4a56      	ldr	r2, [pc, #344]	; (8001494 <HAL_GPIO_Init+0x334>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d02b      	beq.n	8001396 <HAL_GPIO_Init+0x236>
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	4a55      	ldr	r2, [pc, #340]	; (8001498 <HAL_GPIO_Init+0x338>)
 8001342:	4293      	cmp	r3, r2
 8001344:	d025      	beq.n	8001392 <HAL_GPIO_Init+0x232>
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	4a54      	ldr	r2, [pc, #336]	; (800149c <HAL_GPIO_Init+0x33c>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d01f      	beq.n	800138e <HAL_GPIO_Init+0x22e>
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	4a53      	ldr	r2, [pc, #332]	; (80014a0 <HAL_GPIO_Init+0x340>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d019      	beq.n	800138a <HAL_GPIO_Init+0x22a>
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	4a52      	ldr	r2, [pc, #328]	; (80014a4 <HAL_GPIO_Init+0x344>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d013      	beq.n	8001386 <HAL_GPIO_Init+0x226>
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	4a51      	ldr	r2, [pc, #324]	; (80014a8 <HAL_GPIO_Init+0x348>)
 8001362:	4293      	cmp	r3, r2
 8001364:	d00d      	beq.n	8001382 <HAL_GPIO_Init+0x222>
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	4a50      	ldr	r2, [pc, #320]	; (80014ac <HAL_GPIO_Init+0x34c>)
 800136a:	4293      	cmp	r3, r2
 800136c:	d007      	beq.n	800137e <HAL_GPIO_Init+0x21e>
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	4a4f      	ldr	r2, [pc, #316]	; (80014b0 <HAL_GPIO_Init+0x350>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d101      	bne.n	800137a <HAL_GPIO_Init+0x21a>
 8001376:	2309      	movs	r3, #9
 8001378:	e012      	b.n	80013a0 <HAL_GPIO_Init+0x240>
 800137a:	230a      	movs	r3, #10
 800137c:	e010      	b.n	80013a0 <HAL_GPIO_Init+0x240>
 800137e:	2308      	movs	r3, #8
 8001380:	e00e      	b.n	80013a0 <HAL_GPIO_Init+0x240>
 8001382:	2307      	movs	r3, #7
 8001384:	e00c      	b.n	80013a0 <HAL_GPIO_Init+0x240>
 8001386:	2306      	movs	r3, #6
 8001388:	e00a      	b.n	80013a0 <HAL_GPIO_Init+0x240>
 800138a:	2305      	movs	r3, #5
 800138c:	e008      	b.n	80013a0 <HAL_GPIO_Init+0x240>
 800138e:	2304      	movs	r3, #4
 8001390:	e006      	b.n	80013a0 <HAL_GPIO_Init+0x240>
 8001392:	2303      	movs	r3, #3
 8001394:	e004      	b.n	80013a0 <HAL_GPIO_Init+0x240>
 8001396:	2302      	movs	r3, #2
 8001398:	e002      	b.n	80013a0 <HAL_GPIO_Init+0x240>
 800139a:	2301      	movs	r3, #1
 800139c:	e000      	b.n	80013a0 <HAL_GPIO_Init+0x240>
 800139e:	2300      	movs	r3, #0
 80013a0:	69fa      	ldr	r2, [r7, #28]
 80013a2:	f002 0203 	and.w	r2, r2, #3
 80013a6:	0092      	lsls	r2, r2, #2
 80013a8:	4093      	lsls	r3, r2
 80013aa:	69ba      	ldr	r2, [r7, #24]
 80013ac:	4313      	orrs	r3, r2
 80013ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80013b0:	4935      	ldr	r1, [pc, #212]	; (8001488 <HAL_GPIO_Init+0x328>)
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	089b      	lsrs	r3, r3, #2
 80013b6:	3302      	adds	r3, #2
 80013b8:	69ba      	ldr	r2, [r7, #24]
 80013ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013be:	4b3d      	ldr	r3, [pc, #244]	; (80014b4 <HAL_GPIO_Init+0x354>)
 80013c0:	689b      	ldr	r3, [r3, #8]
 80013c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013c4:	693b      	ldr	r3, [r7, #16]
 80013c6:	43db      	mvns	r3, r3
 80013c8:	69ba      	ldr	r2, [r7, #24]
 80013ca:	4013      	ands	r3, r2
 80013cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d003      	beq.n	80013e2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80013da:	69ba      	ldr	r2, [r7, #24]
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	4313      	orrs	r3, r2
 80013e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013e2:	4a34      	ldr	r2, [pc, #208]	; (80014b4 <HAL_GPIO_Init+0x354>)
 80013e4:	69bb      	ldr	r3, [r7, #24]
 80013e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013e8:	4b32      	ldr	r3, [pc, #200]	; (80014b4 <HAL_GPIO_Init+0x354>)
 80013ea:	68db      	ldr	r3, [r3, #12]
 80013ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013ee:	693b      	ldr	r3, [r7, #16]
 80013f0:	43db      	mvns	r3, r3
 80013f2:	69ba      	ldr	r2, [r7, #24]
 80013f4:	4013      	ands	r3, r2
 80013f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	685b      	ldr	r3, [r3, #4]
 80013fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001400:	2b00      	cmp	r3, #0
 8001402:	d003      	beq.n	800140c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001404:	69ba      	ldr	r2, [r7, #24]
 8001406:	693b      	ldr	r3, [r7, #16]
 8001408:	4313      	orrs	r3, r2
 800140a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800140c:	4a29      	ldr	r2, [pc, #164]	; (80014b4 <HAL_GPIO_Init+0x354>)
 800140e:	69bb      	ldr	r3, [r7, #24]
 8001410:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001412:	4b28      	ldr	r3, [pc, #160]	; (80014b4 <HAL_GPIO_Init+0x354>)
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001418:	693b      	ldr	r3, [r7, #16]
 800141a:	43db      	mvns	r3, r3
 800141c:	69ba      	ldr	r2, [r7, #24]
 800141e:	4013      	ands	r3, r2
 8001420:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800142a:	2b00      	cmp	r3, #0
 800142c:	d003      	beq.n	8001436 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800142e:	69ba      	ldr	r2, [r7, #24]
 8001430:	693b      	ldr	r3, [r7, #16]
 8001432:	4313      	orrs	r3, r2
 8001434:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001436:	4a1f      	ldr	r2, [pc, #124]	; (80014b4 <HAL_GPIO_Init+0x354>)
 8001438:	69bb      	ldr	r3, [r7, #24]
 800143a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800143c:	4b1d      	ldr	r3, [pc, #116]	; (80014b4 <HAL_GPIO_Init+0x354>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	43db      	mvns	r3, r3
 8001446:	69ba      	ldr	r2, [r7, #24]
 8001448:	4013      	ands	r3, r2
 800144a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001454:	2b00      	cmp	r3, #0
 8001456:	d003      	beq.n	8001460 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001458:	69ba      	ldr	r2, [r7, #24]
 800145a:	693b      	ldr	r3, [r7, #16]
 800145c:	4313      	orrs	r3, r2
 800145e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001460:	4a14      	ldr	r2, [pc, #80]	; (80014b4 <HAL_GPIO_Init+0x354>)
 8001462:	69bb      	ldr	r3, [r7, #24]
 8001464:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001466:	69fb      	ldr	r3, [r7, #28]
 8001468:	3301      	adds	r3, #1
 800146a:	61fb      	str	r3, [r7, #28]
 800146c:	69fb      	ldr	r3, [r7, #28]
 800146e:	2b0f      	cmp	r3, #15
 8001470:	f67f ae84 	bls.w	800117c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001474:	bf00      	nop
 8001476:	bf00      	nop
 8001478:	3724      	adds	r7, #36	; 0x24
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr
 8001482:	bf00      	nop
 8001484:	40023800 	.word	0x40023800
 8001488:	40013800 	.word	0x40013800
 800148c:	40020000 	.word	0x40020000
 8001490:	40020400 	.word	0x40020400
 8001494:	40020800 	.word	0x40020800
 8001498:	40020c00 	.word	0x40020c00
 800149c:	40021000 	.word	0x40021000
 80014a0:	40021400 	.word	0x40021400
 80014a4:	40021800 	.word	0x40021800
 80014a8:	40021c00 	.word	0x40021c00
 80014ac:	40022000 	.word	0x40022000
 80014b0:	40022400 	.word	0x40022400
 80014b4:	40013c00 	.word	0x40013c00

080014b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b085      	sub	sp, #20
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
 80014c0:	460b      	mov	r3, r1
 80014c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	691a      	ldr	r2, [r3, #16]
 80014c8:	887b      	ldrh	r3, [r7, #2]
 80014ca:	4013      	ands	r3, r2
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d002      	beq.n	80014d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80014d0:	2301      	movs	r3, #1
 80014d2:	73fb      	strb	r3, [r7, #15]
 80014d4:	e001      	b.n	80014da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80014d6:	2300      	movs	r3, #0
 80014d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80014da:	7bfb      	ldrb	r3, [r7, #15]
}
 80014dc:	4618      	mov	r0, r3
 80014de:	3714      	adds	r7, #20
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr

080014e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b083      	sub	sp, #12
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	460b      	mov	r3, r1
 80014f2:	807b      	strh	r3, [r7, #2]
 80014f4:	4613      	mov	r3, r2
 80014f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80014f8:	787b      	ldrb	r3, [r7, #1]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d003      	beq.n	8001506 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014fe:	887a      	ldrh	r2, [r7, #2]
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001504:	e003      	b.n	800150e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001506:	887b      	ldrh	r3, [r7, #2]
 8001508:	041a      	lsls	r2, r3, #16
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	619a      	str	r2, [r3, #24]
}
 800150e:	bf00      	nop
 8001510:	370c      	adds	r7, #12
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
	...

0800151c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b086      	sub	sp, #24
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d101      	bne.n	800152e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800152a:	2301      	movs	r3, #1
 800152c:	e267      	b.n	80019fe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f003 0301 	and.w	r3, r3, #1
 8001536:	2b00      	cmp	r3, #0
 8001538:	d075      	beq.n	8001626 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800153a:	4b88      	ldr	r3, [pc, #544]	; (800175c <HAL_RCC_OscConfig+0x240>)
 800153c:	689b      	ldr	r3, [r3, #8]
 800153e:	f003 030c 	and.w	r3, r3, #12
 8001542:	2b04      	cmp	r3, #4
 8001544:	d00c      	beq.n	8001560 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001546:	4b85      	ldr	r3, [pc, #532]	; (800175c <HAL_RCC_OscConfig+0x240>)
 8001548:	689b      	ldr	r3, [r3, #8]
 800154a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800154e:	2b08      	cmp	r3, #8
 8001550:	d112      	bne.n	8001578 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001552:	4b82      	ldr	r3, [pc, #520]	; (800175c <HAL_RCC_OscConfig+0x240>)
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800155a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800155e:	d10b      	bne.n	8001578 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001560:	4b7e      	ldr	r3, [pc, #504]	; (800175c <HAL_RCC_OscConfig+0x240>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001568:	2b00      	cmp	r3, #0
 800156a:	d05b      	beq.n	8001624 <HAL_RCC_OscConfig+0x108>
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d157      	bne.n	8001624 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001574:	2301      	movs	r3, #1
 8001576:	e242      	b.n	80019fe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001580:	d106      	bne.n	8001590 <HAL_RCC_OscConfig+0x74>
 8001582:	4b76      	ldr	r3, [pc, #472]	; (800175c <HAL_RCC_OscConfig+0x240>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4a75      	ldr	r2, [pc, #468]	; (800175c <HAL_RCC_OscConfig+0x240>)
 8001588:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800158c:	6013      	str	r3, [r2, #0]
 800158e:	e01d      	b.n	80015cc <HAL_RCC_OscConfig+0xb0>
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001598:	d10c      	bne.n	80015b4 <HAL_RCC_OscConfig+0x98>
 800159a:	4b70      	ldr	r3, [pc, #448]	; (800175c <HAL_RCC_OscConfig+0x240>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4a6f      	ldr	r2, [pc, #444]	; (800175c <HAL_RCC_OscConfig+0x240>)
 80015a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015a4:	6013      	str	r3, [r2, #0]
 80015a6:	4b6d      	ldr	r3, [pc, #436]	; (800175c <HAL_RCC_OscConfig+0x240>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a6c      	ldr	r2, [pc, #432]	; (800175c <HAL_RCC_OscConfig+0x240>)
 80015ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015b0:	6013      	str	r3, [r2, #0]
 80015b2:	e00b      	b.n	80015cc <HAL_RCC_OscConfig+0xb0>
 80015b4:	4b69      	ldr	r3, [pc, #420]	; (800175c <HAL_RCC_OscConfig+0x240>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a68      	ldr	r2, [pc, #416]	; (800175c <HAL_RCC_OscConfig+0x240>)
 80015ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015be:	6013      	str	r3, [r2, #0]
 80015c0:	4b66      	ldr	r3, [pc, #408]	; (800175c <HAL_RCC_OscConfig+0x240>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a65      	ldr	r2, [pc, #404]	; (800175c <HAL_RCC_OscConfig+0x240>)
 80015c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d013      	beq.n	80015fc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015d4:	f7ff fcd6 	bl	8000f84 <HAL_GetTick>
 80015d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015da:	e008      	b.n	80015ee <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015dc:	f7ff fcd2 	bl	8000f84 <HAL_GetTick>
 80015e0:	4602      	mov	r2, r0
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	1ad3      	subs	r3, r2, r3
 80015e6:	2b64      	cmp	r3, #100	; 0x64
 80015e8:	d901      	bls.n	80015ee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80015ea:	2303      	movs	r3, #3
 80015ec:	e207      	b.n	80019fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015ee:	4b5b      	ldr	r3, [pc, #364]	; (800175c <HAL_RCC_OscConfig+0x240>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d0f0      	beq.n	80015dc <HAL_RCC_OscConfig+0xc0>
 80015fa:	e014      	b.n	8001626 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015fc:	f7ff fcc2 	bl	8000f84 <HAL_GetTick>
 8001600:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001602:	e008      	b.n	8001616 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001604:	f7ff fcbe 	bl	8000f84 <HAL_GetTick>
 8001608:	4602      	mov	r2, r0
 800160a:	693b      	ldr	r3, [r7, #16]
 800160c:	1ad3      	subs	r3, r2, r3
 800160e:	2b64      	cmp	r3, #100	; 0x64
 8001610:	d901      	bls.n	8001616 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001612:	2303      	movs	r3, #3
 8001614:	e1f3      	b.n	80019fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001616:	4b51      	ldr	r3, [pc, #324]	; (800175c <HAL_RCC_OscConfig+0x240>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800161e:	2b00      	cmp	r3, #0
 8001620:	d1f0      	bne.n	8001604 <HAL_RCC_OscConfig+0xe8>
 8001622:	e000      	b.n	8001626 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001624:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f003 0302 	and.w	r3, r3, #2
 800162e:	2b00      	cmp	r3, #0
 8001630:	d063      	beq.n	80016fa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001632:	4b4a      	ldr	r3, [pc, #296]	; (800175c <HAL_RCC_OscConfig+0x240>)
 8001634:	689b      	ldr	r3, [r3, #8]
 8001636:	f003 030c 	and.w	r3, r3, #12
 800163a:	2b00      	cmp	r3, #0
 800163c:	d00b      	beq.n	8001656 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800163e:	4b47      	ldr	r3, [pc, #284]	; (800175c <HAL_RCC_OscConfig+0x240>)
 8001640:	689b      	ldr	r3, [r3, #8]
 8001642:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001646:	2b08      	cmp	r3, #8
 8001648:	d11c      	bne.n	8001684 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800164a:	4b44      	ldr	r3, [pc, #272]	; (800175c <HAL_RCC_OscConfig+0x240>)
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001652:	2b00      	cmp	r3, #0
 8001654:	d116      	bne.n	8001684 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001656:	4b41      	ldr	r3, [pc, #260]	; (800175c <HAL_RCC_OscConfig+0x240>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f003 0302 	and.w	r3, r3, #2
 800165e:	2b00      	cmp	r3, #0
 8001660:	d005      	beq.n	800166e <HAL_RCC_OscConfig+0x152>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	68db      	ldr	r3, [r3, #12]
 8001666:	2b01      	cmp	r3, #1
 8001668:	d001      	beq.n	800166e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800166a:	2301      	movs	r3, #1
 800166c:	e1c7      	b.n	80019fe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800166e:	4b3b      	ldr	r3, [pc, #236]	; (800175c <HAL_RCC_OscConfig+0x240>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	691b      	ldr	r3, [r3, #16]
 800167a:	00db      	lsls	r3, r3, #3
 800167c:	4937      	ldr	r1, [pc, #220]	; (800175c <HAL_RCC_OscConfig+0x240>)
 800167e:	4313      	orrs	r3, r2
 8001680:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001682:	e03a      	b.n	80016fa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	68db      	ldr	r3, [r3, #12]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d020      	beq.n	80016ce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800168c:	4b34      	ldr	r3, [pc, #208]	; (8001760 <HAL_RCC_OscConfig+0x244>)
 800168e:	2201      	movs	r2, #1
 8001690:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001692:	f7ff fc77 	bl	8000f84 <HAL_GetTick>
 8001696:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001698:	e008      	b.n	80016ac <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800169a:	f7ff fc73 	bl	8000f84 <HAL_GetTick>
 800169e:	4602      	mov	r2, r0
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	2b02      	cmp	r3, #2
 80016a6:	d901      	bls.n	80016ac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80016a8:	2303      	movs	r3, #3
 80016aa:	e1a8      	b.n	80019fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016ac:	4b2b      	ldr	r3, [pc, #172]	; (800175c <HAL_RCC_OscConfig+0x240>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f003 0302 	and.w	r3, r3, #2
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d0f0      	beq.n	800169a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016b8:	4b28      	ldr	r3, [pc, #160]	; (800175c <HAL_RCC_OscConfig+0x240>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	691b      	ldr	r3, [r3, #16]
 80016c4:	00db      	lsls	r3, r3, #3
 80016c6:	4925      	ldr	r1, [pc, #148]	; (800175c <HAL_RCC_OscConfig+0x240>)
 80016c8:	4313      	orrs	r3, r2
 80016ca:	600b      	str	r3, [r1, #0]
 80016cc:	e015      	b.n	80016fa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016ce:	4b24      	ldr	r3, [pc, #144]	; (8001760 <HAL_RCC_OscConfig+0x244>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016d4:	f7ff fc56 	bl	8000f84 <HAL_GetTick>
 80016d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016da:	e008      	b.n	80016ee <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016dc:	f7ff fc52 	bl	8000f84 <HAL_GetTick>
 80016e0:	4602      	mov	r2, r0
 80016e2:	693b      	ldr	r3, [r7, #16]
 80016e4:	1ad3      	subs	r3, r2, r3
 80016e6:	2b02      	cmp	r3, #2
 80016e8:	d901      	bls.n	80016ee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80016ea:	2303      	movs	r3, #3
 80016ec:	e187      	b.n	80019fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016ee:	4b1b      	ldr	r3, [pc, #108]	; (800175c <HAL_RCC_OscConfig+0x240>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f003 0302 	and.w	r3, r3, #2
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d1f0      	bne.n	80016dc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f003 0308 	and.w	r3, r3, #8
 8001702:	2b00      	cmp	r3, #0
 8001704:	d036      	beq.n	8001774 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	695b      	ldr	r3, [r3, #20]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d016      	beq.n	800173c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800170e:	4b15      	ldr	r3, [pc, #84]	; (8001764 <HAL_RCC_OscConfig+0x248>)
 8001710:	2201      	movs	r2, #1
 8001712:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001714:	f7ff fc36 	bl	8000f84 <HAL_GetTick>
 8001718:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800171a:	e008      	b.n	800172e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800171c:	f7ff fc32 	bl	8000f84 <HAL_GetTick>
 8001720:	4602      	mov	r2, r0
 8001722:	693b      	ldr	r3, [r7, #16]
 8001724:	1ad3      	subs	r3, r2, r3
 8001726:	2b02      	cmp	r3, #2
 8001728:	d901      	bls.n	800172e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800172a:	2303      	movs	r3, #3
 800172c:	e167      	b.n	80019fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800172e:	4b0b      	ldr	r3, [pc, #44]	; (800175c <HAL_RCC_OscConfig+0x240>)
 8001730:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001732:	f003 0302 	and.w	r3, r3, #2
 8001736:	2b00      	cmp	r3, #0
 8001738:	d0f0      	beq.n	800171c <HAL_RCC_OscConfig+0x200>
 800173a:	e01b      	b.n	8001774 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800173c:	4b09      	ldr	r3, [pc, #36]	; (8001764 <HAL_RCC_OscConfig+0x248>)
 800173e:	2200      	movs	r2, #0
 8001740:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001742:	f7ff fc1f 	bl	8000f84 <HAL_GetTick>
 8001746:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001748:	e00e      	b.n	8001768 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800174a:	f7ff fc1b 	bl	8000f84 <HAL_GetTick>
 800174e:	4602      	mov	r2, r0
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	1ad3      	subs	r3, r2, r3
 8001754:	2b02      	cmp	r3, #2
 8001756:	d907      	bls.n	8001768 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001758:	2303      	movs	r3, #3
 800175a:	e150      	b.n	80019fe <HAL_RCC_OscConfig+0x4e2>
 800175c:	40023800 	.word	0x40023800
 8001760:	42470000 	.word	0x42470000
 8001764:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001768:	4b88      	ldr	r3, [pc, #544]	; (800198c <HAL_RCC_OscConfig+0x470>)
 800176a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800176c:	f003 0302 	and.w	r3, r3, #2
 8001770:	2b00      	cmp	r3, #0
 8001772:	d1ea      	bne.n	800174a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f003 0304 	and.w	r3, r3, #4
 800177c:	2b00      	cmp	r3, #0
 800177e:	f000 8097 	beq.w	80018b0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001782:	2300      	movs	r3, #0
 8001784:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001786:	4b81      	ldr	r3, [pc, #516]	; (800198c <HAL_RCC_OscConfig+0x470>)
 8001788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800178a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800178e:	2b00      	cmp	r3, #0
 8001790:	d10f      	bne.n	80017b2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001792:	2300      	movs	r3, #0
 8001794:	60bb      	str	r3, [r7, #8]
 8001796:	4b7d      	ldr	r3, [pc, #500]	; (800198c <HAL_RCC_OscConfig+0x470>)
 8001798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800179a:	4a7c      	ldr	r2, [pc, #496]	; (800198c <HAL_RCC_OscConfig+0x470>)
 800179c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017a0:	6413      	str	r3, [r2, #64]	; 0x40
 80017a2:	4b7a      	ldr	r3, [pc, #488]	; (800198c <HAL_RCC_OscConfig+0x470>)
 80017a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017aa:	60bb      	str	r3, [r7, #8]
 80017ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80017ae:	2301      	movs	r3, #1
 80017b0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017b2:	4b77      	ldr	r3, [pc, #476]	; (8001990 <HAL_RCC_OscConfig+0x474>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d118      	bne.n	80017f0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017be:	4b74      	ldr	r3, [pc, #464]	; (8001990 <HAL_RCC_OscConfig+0x474>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a73      	ldr	r2, [pc, #460]	; (8001990 <HAL_RCC_OscConfig+0x474>)
 80017c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017ca:	f7ff fbdb 	bl	8000f84 <HAL_GetTick>
 80017ce:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017d0:	e008      	b.n	80017e4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017d2:	f7ff fbd7 	bl	8000f84 <HAL_GetTick>
 80017d6:	4602      	mov	r2, r0
 80017d8:	693b      	ldr	r3, [r7, #16]
 80017da:	1ad3      	subs	r3, r2, r3
 80017dc:	2b02      	cmp	r3, #2
 80017de:	d901      	bls.n	80017e4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80017e0:	2303      	movs	r3, #3
 80017e2:	e10c      	b.n	80019fe <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017e4:	4b6a      	ldr	r3, [pc, #424]	; (8001990 <HAL_RCC_OscConfig+0x474>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d0f0      	beq.n	80017d2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	689b      	ldr	r3, [r3, #8]
 80017f4:	2b01      	cmp	r3, #1
 80017f6:	d106      	bne.n	8001806 <HAL_RCC_OscConfig+0x2ea>
 80017f8:	4b64      	ldr	r3, [pc, #400]	; (800198c <HAL_RCC_OscConfig+0x470>)
 80017fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017fc:	4a63      	ldr	r2, [pc, #396]	; (800198c <HAL_RCC_OscConfig+0x470>)
 80017fe:	f043 0301 	orr.w	r3, r3, #1
 8001802:	6713      	str	r3, [r2, #112]	; 0x70
 8001804:	e01c      	b.n	8001840 <HAL_RCC_OscConfig+0x324>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	689b      	ldr	r3, [r3, #8]
 800180a:	2b05      	cmp	r3, #5
 800180c:	d10c      	bne.n	8001828 <HAL_RCC_OscConfig+0x30c>
 800180e:	4b5f      	ldr	r3, [pc, #380]	; (800198c <HAL_RCC_OscConfig+0x470>)
 8001810:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001812:	4a5e      	ldr	r2, [pc, #376]	; (800198c <HAL_RCC_OscConfig+0x470>)
 8001814:	f043 0304 	orr.w	r3, r3, #4
 8001818:	6713      	str	r3, [r2, #112]	; 0x70
 800181a:	4b5c      	ldr	r3, [pc, #368]	; (800198c <HAL_RCC_OscConfig+0x470>)
 800181c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800181e:	4a5b      	ldr	r2, [pc, #364]	; (800198c <HAL_RCC_OscConfig+0x470>)
 8001820:	f043 0301 	orr.w	r3, r3, #1
 8001824:	6713      	str	r3, [r2, #112]	; 0x70
 8001826:	e00b      	b.n	8001840 <HAL_RCC_OscConfig+0x324>
 8001828:	4b58      	ldr	r3, [pc, #352]	; (800198c <HAL_RCC_OscConfig+0x470>)
 800182a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800182c:	4a57      	ldr	r2, [pc, #348]	; (800198c <HAL_RCC_OscConfig+0x470>)
 800182e:	f023 0301 	bic.w	r3, r3, #1
 8001832:	6713      	str	r3, [r2, #112]	; 0x70
 8001834:	4b55      	ldr	r3, [pc, #340]	; (800198c <HAL_RCC_OscConfig+0x470>)
 8001836:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001838:	4a54      	ldr	r2, [pc, #336]	; (800198c <HAL_RCC_OscConfig+0x470>)
 800183a:	f023 0304 	bic.w	r3, r3, #4
 800183e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	689b      	ldr	r3, [r3, #8]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d015      	beq.n	8001874 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001848:	f7ff fb9c 	bl	8000f84 <HAL_GetTick>
 800184c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800184e:	e00a      	b.n	8001866 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001850:	f7ff fb98 	bl	8000f84 <HAL_GetTick>
 8001854:	4602      	mov	r2, r0
 8001856:	693b      	ldr	r3, [r7, #16]
 8001858:	1ad3      	subs	r3, r2, r3
 800185a:	f241 3288 	movw	r2, #5000	; 0x1388
 800185e:	4293      	cmp	r3, r2
 8001860:	d901      	bls.n	8001866 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001862:	2303      	movs	r3, #3
 8001864:	e0cb      	b.n	80019fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001866:	4b49      	ldr	r3, [pc, #292]	; (800198c <HAL_RCC_OscConfig+0x470>)
 8001868:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800186a:	f003 0302 	and.w	r3, r3, #2
 800186e:	2b00      	cmp	r3, #0
 8001870:	d0ee      	beq.n	8001850 <HAL_RCC_OscConfig+0x334>
 8001872:	e014      	b.n	800189e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001874:	f7ff fb86 	bl	8000f84 <HAL_GetTick>
 8001878:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800187a:	e00a      	b.n	8001892 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800187c:	f7ff fb82 	bl	8000f84 <HAL_GetTick>
 8001880:	4602      	mov	r2, r0
 8001882:	693b      	ldr	r3, [r7, #16]
 8001884:	1ad3      	subs	r3, r2, r3
 8001886:	f241 3288 	movw	r2, #5000	; 0x1388
 800188a:	4293      	cmp	r3, r2
 800188c:	d901      	bls.n	8001892 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800188e:	2303      	movs	r3, #3
 8001890:	e0b5      	b.n	80019fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001892:	4b3e      	ldr	r3, [pc, #248]	; (800198c <HAL_RCC_OscConfig+0x470>)
 8001894:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001896:	f003 0302 	and.w	r3, r3, #2
 800189a:	2b00      	cmp	r3, #0
 800189c:	d1ee      	bne.n	800187c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800189e:	7dfb      	ldrb	r3, [r7, #23]
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	d105      	bne.n	80018b0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018a4:	4b39      	ldr	r3, [pc, #228]	; (800198c <HAL_RCC_OscConfig+0x470>)
 80018a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a8:	4a38      	ldr	r2, [pc, #224]	; (800198c <HAL_RCC_OscConfig+0x470>)
 80018aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018ae:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	699b      	ldr	r3, [r3, #24]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	f000 80a1 	beq.w	80019fc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80018ba:	4b34      	ldr	r3, [pc, #208]	; (800198c <HAL_RCC_OscConfig+0x470>)
 80018bc:	689b      	ldr	r3, [r3, #8]
 80018be:	f003 030c 	and.w	r3, r3, #12
 80018c2:	2b08      	cmp	r3, #8
 80018c4:	d05c      	beq.n	8001980 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	699b      	ldr	r3, [r3, #24]
 80018ca:	2b02      	cmp	r3, #2
 80018cc:	d141      	bne.n	8001952 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018ce:	4b31      	ldr	r3, [pc, #196]	; (8001994 <HAL_RCC_OscConfig+0x478>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d4:	f7ff fb56 	bl	8000f84 <HAL_GetTick>
 80018d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018da:	e008      	b.n	80018ee <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018dc:	f7ff fb52 	bl	8000f84 <HAL_GetTick>
 80018e0:	4602      	mov	r2, r0
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	1ad3      	subs	r3, r2, r3
 80018e6:	2b02      	cmp	r3, #2
 80018e8:	d901      	bls.n	80018ee <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80018ea:	2303      	movs	r3, #3
 80018ec:	e087      	b.n	80019fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018ee:	4b27      	ldr	r3, [pc, #156]	; (800198c <HAL_RCC_OscConfig+0x470>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d1f0      	bne.n	80018dc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	69da      	ldr	r2, [r3, #28]
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6a1b      	ldr	r3, [r3, #32]
 8001902:	431a      	orrs	r2, r3
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001908:	019b      	lsls	r3, r3, #6
 800190a:	431a      	orrs	r2, r3
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001910:	085b      	lsrs	r3, r3, #1
 8001912:	3b01      	subs	r3, #1
 8001914:	041b      	lsls	r3, r3, #16
 8001916:	431a      	orrs	r2, r3
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800191c:	061b      	lsls	r3, r3, #24
 800191e:	491b      	ldr	r1, [pc, #108]	; (800198c <HAL_RCC_OscConfig+0x470>)
 8001920:	4313      	orrs	r3, r2
 8001922:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001924:	4b1b      	ldr	r3, [pc, #108]	; (8001994 <HAL_RCC_OscConfig+0x478>)
 8001926:	2201      	movs	r2, #1
 8001928:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800192a:	f7ff fb2b 	bl	8000f84 <HAL_GetTick>
 800192e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001930:	e008      	b.n	8001944 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001932:	f7ff fb27 	bl	8000f84 <HAL_GetTick>
 8001936:	4602      	mov	r2, r0
 8001938:	693b      	ldr	r3, [r7, #16]
 800193a:	1ad3      	subs	r3, r2, r3
 800193c:	2b02      	cmp	r3, #2
 800193e:	d901      	bls.n	8001944 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001940:	2303      	movs	r3, #3
 8001942:	e05c      	b.n	80019fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001944:	4b11      	ldr	r3, [pc, #68]	; (800198c <HAL_RCC_OscConfig+0x470>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800194c:	2b00      	cmp	r3, #0
 800194e:	d0f0      	beq.n	8001932 <HAL_RCC_OscConfig+0x416>
 8001950:	e054      	b.n	80019fc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001952:	4b10      	ldr	r3, [pc, #64]	; (8001994 <HAL_RCC_OscConfig+0x478>)
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001958:	f7ff fb14 	bl	8000f84 <HAL_GetTick>
 800195c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800195e:	e008      	b.n	8001972 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001960:	f7ff fb10 	bl	8000f84 <HAL_GetTick>
 8001964:	4602      	mov	r2, r0
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	1ad3      	subs	r3, r2, r3
 800196a:	2b02      	cmp	r3, #2
 800196c:	d901      	bls.n	8001972 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800196e:	2303      	movs	r3, #3
 8001970:	e045      	b.n	80019fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001972:	4b06      	ldr	r3, [pc, #24]	; (800198c <HAL_RCC_OscConfig+0x470>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800197a:	2b00      	cmp	r3, #0
 800197c:	d1f0      	bne.n	8001960 <HAL_RCC_OscConfig+0x444>
 800197e:	e03d      	b.n	80019fc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	699b      	ldr	r3, [r3, #24]
 8001984:	2b01      	cmp	r3, #1
 8001986:	d107      	bne.n	8001998 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001988:	2301      	movs	r3, #1
 800198a:	e038      	b.n	80019fe <HAL_RCC_OscConfig+0x4e2>
 800198c:	40023800 	.word	0x40023800
 8001990:	40007000 	.word	0x40007000
 8001994:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001998:	4b1b      	ldr	r3, [pc, #108]	; (8001a08 <HAL_RCC_OscConfig+0x4ec>)
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	699b      	ldr	r3, [r3, #24]
 80019a2:	2b01      	cmp	r3, #1
 80019a4:	d028      	beq.n	80019f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80019b0:	429a      	cmp	r2, r3
 80019b2:	d121      	bne.n	80019f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019be:	429a      	cmp	r2, r3
 80019c0:	d11a      	bne.n	80019f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80019c2:	68fa      	ldr	r2, [r7, #12]
 80019c4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80019c8:	4013      	ands	r3, r2
 80019ca:	687a      	ldr	r2, [r7, #4]
 80019cc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80019ce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d111      	bne.n	80019f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019de:	085b      	lsrs	r3, r3, #1
 80019e0:	3b01      	subs	r3, #1
 80019e2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80019e4:	429a      	cmp	r2, r3
 80019e6:	d107      	bne.n	80019f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019f2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80019f4:	429a      	cmp	r2, r3
 80019f6:	d001      	beq.n	80019fc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
 80019fa:	e000      	b.n	80019fe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80019fc:	2300      	movs	r3, #0
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	3718      	adds	r7, #24
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	40023800 	.word	0x40023800

08001a0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b084      	sub	sp, #16
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
 8001a14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d101      	bne.n	8001a20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	e0cc      	b.n	8001bba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a20:	4b68      	ldr	r3, [pc, #416]	; (8001bc4 <HAL_RCC_ClockConfig+0x1b8>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f003 030f 	and.w	r3, r3, #15
 8001a28:	683a      	ldr	r2, [r7, #0]
 8001a2a:	429a      	cmp	r2, r3
 8001a2c:	d90c      	bls.n	8001a48 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a2e:	4b65      	ldr	r3, [pc, #404]	; (8001bc4 <HAL_RCC_ClockConfig+0x1b8>)
 8001a30:	683a      	ldr	r2, [r7, #0]
 8001a32:	b2d2      	uxtb	r2, r2
 8001a34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a36:	4b63      	ldr	r3, [pc, #396]	; (8001bc4 <HAL_RCC_ClockConfig+0x1b8>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 030f 	and.w	r3, r3, #15
 8001a3e:	683a      	ldr	r2, [r7, #0]
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d001      	beq.n	8001a48 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001a44:	2301      	movs	r3, #1
 8001a46:	e0b8      	b.n	8001bba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f003 0302 	and.w	r3, r3, #2
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d020      	beq.n	8001a96 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f003 0304 	and.w	r3, r3, #4
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d005      	beq.n	8001a6c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a60:	4b59      	ldr	r3, [pc, #356]	; (8001bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a62:	689b      	ldr	r3, [r3, #8]
 8001a64:	4a58      	ldr	r2, [pc, #352]	; (8001bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a66:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001a6a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f003 0308 	and.w	r3, r3, #8
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d005      	beq.n	8001a84 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a78:	4b53      	ldr	r3, [pc, #332]	; (8001bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	4a52      	ldr	r2, [pc, #328]	; (8001bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a7e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001a82:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a84:	4b50      	ldr	r3, [pc, #320]	; (8001bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	494d      	ldr	r1, [pc, #308]	; (8001bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a92:	4313      	orrs	r3, r2
 8001a94:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f003 0301 	and.w	r3, r3, #1
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d044      	beq.n	8001b2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	2b01      	cmp	r3, #1
 8001aa8:	d107      	bne.n	8001aba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aaa:	4b47      	ldr	r3, [pc, #284]	; (8001bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d119      	bne.n	8001aea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e07f      	b.n	8001bba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	d003      	beq.n	8001aca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ac6:	2b03      	cmp	r3, #3
 8001ac8:	d107      	bne.n	8001ada <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001aca:	4b3f      	ldr	r3, [pc, #252]	; (8001bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d109      	bne.n	8001aea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	e06f      	b.n	8001bba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ada:	4b3b      	ldr	r3, [pc, #236]	; (8001bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f003 0302 	and.w	r3, r3, #2
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d101      	bne.n	8001aea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e067      	b.n	8001bba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001aea:	4b37      	ldr	r3, [pc, #220]	; (8001bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8001aec:	689b      	ldr	r3, [r3, #8]
 8001aee:	f023 0203 	bic.w	r2, r3, #3
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	4934      	ldr	r1, [pc, #208]	; (8001bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8001af8:	4313      	orrs	r3, r2
 8001afa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001afc:	f7ff fa42 	bl	8000f84 <HAL_GetTick>
 8001b00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b02:	e00a      	b.n	8001b1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b04:	f7ff fa3e 	bl	8000f84 <HAL_GetTick>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	1ad3      	subs	r3, r2, r3
 8001b0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d901      	bls.n	8001b1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b16:	2303      	movs	r3, #3
 8001b18:	e04f      	b.n	8001bba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b1a:	4b2b      	ldr	r3, [pc, #172]	; (8001bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	f003 020c 	and.w	r2, r3, #12
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	009b      	lsls	r3, r3, #2
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d1eb      	bne.n	8001b04 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b2c:	4b25      	ldr	r3, [pc, #148]	; (8001bc4 <HAL_RCC_ClockConfig+0x1b8>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f003 030f 	and.w	r3, r3, #15
 8001b34:	683a      	ldr	r2, [r7, #0]
 8001b36:	429a      	cmp	r2, r3
 8001b38:	d20c      	bcs.n	8001b54 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b3a:	4b22      	ldr	r3, [pc, #136]	; (8001bc4 <HAL_RCC_ClockConfig+0x1b8>)
 8001b3c:	683a      	ldr	r2, [r7, #0]
 8001b3e:	b2d2      	uxtb	r2, r2
 8001b40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b42:	4b20      	ldr	r3, [pc, #128]	; (8001bc4 <HAL_RCC_ClockConfig+0x1b8>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f003 030f 	and.w	r3, r3, #15
 8001b4a:	683a      	ldr	r2, [r7, #0]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d001      	beq.n	8001b54 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001b50:	2301      	movs	r3, #1
 8001b52:	e032      	b.n	8001bba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f003 0304 	and.w	r3, r3, #4
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d008      	beq.n	8001b72 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b60:	4b19      	ldr	r3, [pc, #100]	; (8001bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	68db      	ldr	r3, [r3, #12]
 8001b6c:	4916      	ldr	r1, [pc, #88]	; (8001bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f003 0308 	and.w	r3, r3, #8
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d009      	beq.n	8001b92 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b7e:	4b12      	ldr	r3, [pc, #72]	; (8001bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	691b      	ldr	r3, [r3, #16]
 8001b8a:	00db      	lsls	r3, r3, #3
 8001b8c:	490e      	ldr	r1, [pc, #56]	; (8001bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b92:	f000 f821 	bl	8001bd8 <HAL_RCC_GetSysClockFreq>
 8001b96:	4602      	mov	r2, r0
 8001b98:	4b0b      	ldr	r3, [pc, #44]	; (8001bc8 <HAL_RCC_ClockConfig+0x1bc>)
 8001b9a:	689b      	ldr	r3, [r3, #8]
 8001b9c:	091b      	lsrs	r3, r3, #4
 8001b9e:	f003 030f 	and.w	r3, r3, #15
 8001ba2:	490a      	ldr	r1, [pc, #40]	; (8001bcc <HAL_RCC_ClockConfig+0x1c0>)
 8001ba4:	5ccb      	ldrb	r3, [r1, r3]
 8001ba6:	fa22 f303 	lsr.w	r3, r2, r3
 8001baa:	4a09      	ldr	r2, [pc, #36]	; (8001bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8001bac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001bae:	4b09      	ldr	r3, [pc, #36]	; (8001bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f7ff f8d8 	bl	8000d68 <HAL_InitTick>

  return HAL_OK;
 8001bb8:	2300      	movs	r3, #0
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3710      	adds	r7, #16
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	40023c00 	.word	0x40023c00
 8001bc8:	40023800 	.word	0x40023800
 8001bcc:	08006b68 	.word	0x08006b68
 8001bd0:	20000010 	.word	0x20000010
 8001bd4:	20000014 	.word	0x20000014

08001bd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001bdc:	b094      	sub	sp, #80	; 0x50
 8001bde:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001be0:	2300      	movs	r3, #0
 8001be2:	647b      	str	r3, [r7, #68]	; 0x44
 8001be4:	2300      	movs	r3, #0
 8001be6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001be8:	2300      	movs	r3, #0
 8001bea:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001bec:	2300      	movs	r3, #0
 8001bee:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001bf0:	4b79      	ldr	r3, [pc, #484]	; (8001dd8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	f003 030c 	and.w	r3, r3, #12
 8001bf8:	2b08      	cmp	r3, #8
 8001bfa:	d00d      	beq.n	8001c18 <HAL_RCC_GetSysClockFreq+0x40>
 8001bfc:	2b08      	cmp	r3, #8
 8001bfe:	f200 80e1 	bhi.w	8001dc4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d002      	beq.n	8001c0c <HAL_RCC_GetSysClockFreq+0x34>
 8001c06:	2b04      	cmp	r3, #4
 8001c08:	d003      	beq.n	8001c12 <HAL_RCC_GetSysClockFreq+0x3a>
 8001c0a:	e0db      	b.n	8001dc4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001c0c:	4b73      	ldr	r3, [pc, #460]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x204>)
 8001c0e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001c10:	e0db      	b.n	8001dca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001c12:	4b73      	ldr	r3, [pc, #460]	; (8001de0 <HAL_RCC_GetSysClockFreq+0x208>)
 8001c14:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001c16:	e0d8      	b.n	8001dca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c18:	4b6f      	ldr	r3, [pc, #444]	; (8001dd8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001c20:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c22:	4b6d      	ldr	r3, [pc, #436]	; (8001dd8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d063      	beq.n	8001cf6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c2e:	4b6a      	ldr	r3, [pc, #424]	; (8001dd8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	099b      	lsrs	r3, r3, #6
 8001c34:	2200      	movs	r2, #0
 8001c36:	63bb      	str	r3, [r7, #56]	; 0x38
 8001c38:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001c3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c40:	633b      	str	r3, [r7, #48]	; 0x30
 8001c42:	2300      	movs	r3, #0
 8001c44:	637b      	str	r3, [r7, #52]	; 0x34
 8001c46:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001c4a:	4622      	mov	r2, r4
 8001c4c:	462b      	mov	r3, r5
 8001c4e:	f04f 0000 	mov.w	r0, #0
 8001c52:	f04f 0100 	mov.w	r1, #0
 8001c56:	0159      	lsls	r1, r3, #5
 8001c58:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c5c:	0150      	lsls	r0, r2, #5
 8001c5e:	4602      	mov	r2, r0
 8001c60:	460b      	mov	r3, r1
 8001c62:	4621      	mov	r1, r4
 8001c64:	1a51      	subs	r1, r2, r1
 8001c66:	6139      	str	r1, [r7, #16]
 8001c68:	4629      	mov	r1, r5
 8001c6a:	eb63 0301 	sbc.w	r3, r3, r1
 8001c6e:	617b      	str	r3, [r7, #20]
 8001c70:	f04f 0200 	mov.w	r2, #0
 8001c74:	f04f 0300 	mov.w	r3, #0
 8001c78:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001c7c:	4659      	mov	r1, fp
 8001c7e:	018b      	lsls	r3, r1, #6
 8001c80:	4651      	mov	r1, sl
 8001c82:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001c86:	4651      	mov	r1, sl
 8001c88:	018a      	lsls	r2, r1, #6
 8001c8a:	4651      	mov	r1, sl
 8001c8c:	ebb2 0801 	subs.w	r8, r2, r1
 8001c90:	4659      	mov	r1, fp
 8001c92:	eb63 0901 	sbc.w	r9, r3, r1
 8001c96:	f04f 0200 	mov.w	r2, #0
 8001c9a:	f04f 0300 	mov.w	r3, #0
 8001c9e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001ca2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001ca6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001caa:	4690      	mov	r8, r2
 8001cac:	4699      	mov	r9, r3
 8001cae:	4623      	mov	r3, r4
 8001cb0:	eb18 0303 	adds.w	r3, r8, r3
 8001cb4:	60bb      	str	r3, [r7, #8]
 8001cb6:	462b      	mov	r3, r5
 8001cb8:	eb49 0303 	adc.w	r3, r9, r3
 8001cbc:	60fb      	str	r3, [r7, #12]
 8001cbe:	f04f 0200 	mov.w	r2, #0
 8001cc2:	f04f 0300 	mov.w	r3, #0
 8001cc6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001cca:	4629      	mov	r1, r5
 8001ccc:	024b      	lsls	r3, r1, #9
 8001cce:	4621      	mov	r1, r4
 8001cd0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001cd4:	4621      	mov	r1, r4
 8001cd6:	024a      	lsls	r2, r1, #9
 8001cd8:	4610      	mov	r0, r2
 8001cda:	4619      	mov	r1, r3
 8001cdc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001cde:	2200      	movs	r2, #0
 8001ce0:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ce2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001ce4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001ce8:	f7fe facc 	bl	8000284 <__aeabi_uldivmod>
 8001cec:	4602      	mov	r2, r0
 8001cee:	460b      	mov	r3, r1
 8001cf0:	4613      	mov	r3, r2
 8001cf2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001cf4:	e058      	b.n	8001da8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cf6:	4b38      	ldr	r3, [pc, #224]	; (8001dd8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	099b      	lsrs	r3, r3, #6
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	4618      	mov	r0, r3
 8001d00:	4611      	mov	r1, r2
 8001d02:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001d06:	623b      	str	r3, [r7, #32]
 8001d08:	2300      	movs	r3, #0
 8001d0a:	627b      	str	r3, [r7, #36]	; 0x24
 8001d0c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001d10:	4642      	mov	r2, r8
 8001d12:	464b      	mov	r3, r9
 8001d14:	f04f 0000 	mov.w	r0, #0
 8001d18:	f04f 0100 	mov.w	r1, #0
 8001d1c:	0159      	lsls	r1, r3, #5
 8001d1e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d22:	0150      	lsls	r0, r2, #5
 8001d24:	4602      	mov	r2, r0
 8001d26:	460b      	mov	r3, r1
 8001d28:	4641      	mov	r1, r8
 8001d2a:	ebb2 0a01 	subs.w	sl, r2, r1
 8001d2e:	4649      	mov	r1, r9
 8001d30:	eb63 0b01 	sbc.w	fp, r3, r1
 8001d34:	f04f 0200 	mov.w	r2, #0
 8001d38:	f04f 0300 	mov.w	r3, #0
 8001d3c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001d40:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001d44:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001d48:	ebb2 040a 	subs.w	r4, r2, sl
 8001d4c:	eb63 050b 	sbc.w	r5, r3, fp
 8001d50:	f04f 0200 	mov.w	r2, #0
 8001d54:	f04f 0300 	mov.w	r3, #0
 8001d58:	00eb      	lsls	r3, r5, #3
 8001d5a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d5e:	00e2      	lsls	r2, r4, #3
 8001d60:	4614      	mov	r4, r2
 8001d62:	461d      	mov	r5, r3
 8001d64:	4643      	mov	r3, r8
 8001d66:	18e3      	adds	r3, r4, r3
 8001d68:	603b      	str	r3, [r7, #0]
 8001d6a:	464b      	mov	r3, r9
 8001d6c:	eb45 0303 	adc.w	r3, r5, r3
 8001d70:	607b      	str	r3, [r7, #4]
 8001d72:	f04f 0200 	mov.w	r2, #0
 8001d76:	f04f 0300 	mov.w	r3, #0
 8001d7a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001d7e:	4629      	mov	r1, r5
 8001d80:	028b      	lsls	r3, r1, #10
 8001d82:	4621      	mov	r1, r4
 8001d84:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001d88:	4621      	mov	r1, r4
 8001d8a:	028a      	lsls	r2, r1, #10
 8001d8c:	4610      	mov	r0, r2
 8001d8e:	4619      	mov	r1, r3
 8001d90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d92:	2200      	movs	r2, #0
 8001d94:	61bb      	str	r3, [r7, #24]
 8001d96:	61fa      	str	r2, [r7, #28]
 8001d98:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d9c:	f7fe fa72 	bl	8000284 <__aeabi_uldivmod>
 8001da0:	4602      	mov	r2, r0
 8001da2:	460b      	mov	r3, r1
 8001da4:	4613      	mov	r3, r2
 8001da6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001da8:	4b0b      	ldr	r3, [pc, #44]	; (8001dd8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	0c1b      	lsrs	r3, r3, #16
 8001dae:	f003 0303 	and.w	r3, r3, #3
 8001db2:	3301      	adds	r3, #1
 8001db4:	005b      	lsls	r3, r3, #1
 8001db6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001db8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001dba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001dbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dc0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001dc2:	e002      	b.n	8001dca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001dc4:	4b05      	ldr	r3, [pc, #20]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x204>)
 8001dc6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001dc8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001dca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	3750      	adds	r7, #80	; 0x50
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001dd6:	bf00      	nop
 8001dd8:	40023800 	.word	0x40023800
 8001ddc:	00f42400 	.word	0x00f42400
 8001de0:	007a1200 	.word	0x007a1200

08001de4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001de8:	4b03      	ldr	r3, [pc, #12]	; (8001df8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001dea:	681b      	ldr	r3, [r3, #0]
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr
 8001df6:	bf00      	nop
 8001df8:	20000010 	.word	0x20000010

08001dfc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001e00:	f7ff fff0 	bl	8001de4 <HAL_RCC_GetHCLKFreq>
 8001e04:	4602      	mov	r2, r0
 8001e06:	4b05      	ldr	r3, [pc, #20]	; (8001e1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e08:	689b      	ldr	r3, [r3, #8]
 8001e0a:	0a9b      	lsrs	r3, r3, #10
 8001e0c:	f003 0307 	and.w	r3, r3, #7
 8001e10:	4903      	ldr	r1, [pc, #12]	; (8001e20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e12:	5ccb      	ldrb	r3, [r1, r3]
 8001e14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	40023800 	.word	0x40023800
 8001e20:	08006b78 	.word	0x08006b78

08001e24 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
 8001e2c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	220f      	movs	r2, #15
 8001e32:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001e34:	4b12      	ldr	r3, [pc, #72]	; (8001e80 <HAL_RCC_GetClockConfig+0x5c>)
 8001e36:	689b      	ldr	r3, [r3, #8]
 8001e38:	f003 0203 	and.w	r2, r3, #3
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001e40:	4b0f      	ldr	r3, [pc, #60]	; (8001e80 <HAL_RCC_GetClockConfig+0x5c>)
 8001e42:	689b      	ldr	r3, [r3, #8]
 8001e44:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001e4c:	4b0c      	ldr	r3, [pc, #48]	; (8001e80 <HAL_RCC_GetClockConfig+0x5c>)
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001e58:	4b09      	ldr	r3, [pc, #36]	; (8001e80 <HAL_RCC_GetClockConfig+0x5c>)
 8001e5a:	689b      	ldr	r3, [r3, #8]
 8001e5c:	08db      	lsrs	r3, r3, #3
 8001e5e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001e66:	4b07      	ldr	r3, [pc, #28]	; (8001e84 <HAL_RCC_GetClockConfig+0x60>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f003 020f 	and.w	r2, r3, #15
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	601a      	str	r2, [r3, #0]
}
 8001e72:	bf00      	nop
 8001e74:	370c      	adds	r7, #12
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	40023800 	.word	0x40023800
 8001e84:	40023c00 	.word	0x40023c00

08001e88 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d101      	bne.n	8001e9a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	e041      	b.n	8001f1e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ea0:	b2db      	uxtb	r3, r3
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d106      	bne.n	8001eb4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001eae:	6878      	ldr	r0, [r7, #4]
 8001eb0:	f000 f839 	bl	8001f26 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2202      	movs	r2, #2
 8001eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	3304      	adds	r3, #4
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	4610      	mov	r0, r2
 8001ec8:	f000 f9d8 	bl	800227c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2201      	movs	r2, #1
 8001ed0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2201      	movs	r2, #1
 8001ee0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2201      	movs	r2, #1
 8001ef0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2201      	movs	r2, #1
 8001f00:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2201      	movs	r2, #1
 8001f08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2201      	movs	r2, #1
 8001f10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2201      	movs	r2, #1
 8001f18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001f1c:	2300      	movs	r3, #0
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3708      	adds	r7, #8
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}

08001f26 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001f26:	b480      	push	{r7}
 8001f28:	b083      	sub	sp, #12
 8001f2a:	af00      	add	r7, sp, #0
 8001f2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001f2e:	bf00      	nop
 8001f30:	370c      	adds	r7, #12
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr
	...

08001f3c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b085      	sub	sp, #20
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	2b01      	cmp	r3, #1
 8001f4e:	d001      	beq.n	8001f54 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	e04e      	b.n	8001ff2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2202      	movs	r2, #2
 8001f58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	68da      	ldr	r2, [r3, #12]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f042 0201 	orr.w	r2, r2, #1
 8001f6a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a23      	ldr	r2, [pc, #140]	; (8002000 <HAL_TIM_Base_Start_IT+0xc4>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d022      	beq.n	8001fbc <HAL_TIM_Base_Start_IT+0x80>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f7e:	d01d      	beq.n	8001fbc <HAL_TIM_Base_Start_IT+0x80>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a1f      	ldr	r2, [pc, #124]	; (8002004 <HAL_TIM_Base_Start_IT+0xc8>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d018      	beq.n	8001fbc <HAL_TIM_Base_Start_IT+0x80>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a1e      	ldr	r2, [pc, #120]	; (8002008 <HAL_TIM_Base_Start_IT+0xcc>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d013      	beq.n	8001fbc <HAL_TIM_Base_Start_IT+0x80>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a1c      	ldr	r2, [pc, #112]	; (800200c <HAL_TIM_Base_Start_IT+0xd0>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d00e      	beq.n	8001fbc <HAL_TIM_Base_Start_IT+0x80>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a1b      	ldr	r2, [pc, #108]	; (8002010 <HAL_TIM_Base_Start_IT+0xd4>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d009      	beq.n	8001fbc <HAL_TIM_Base_Start_IT+0x80>
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a19      	ldr	r2, [pc, #100]	; (8002014 <HAL_TIM_Base_Start_IT+0xd8>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d004      	beq.n	8001fbc <HAL_TIM_Base_Start_IT+0x80>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a18      	ldr	r2, [pc, #96]	; (8002018 <HAL_TIM_Base_Start_IT+0xdc>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d111      	bne.n	8001fe0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	f003 0307 	and.w	r3, r3, #7
 8001fc6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	2b06      	cmp	r3, #6
 8001fcc:	d010      	beq.n	8001ff0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f042 0201 	orr.w	r2, r2, #1
 8001fdc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fde:	e007      	b.n	8001ff0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f042 0201 	orr.w	r2, r2, #1
 8001fee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001ff0:	2300      	movs	r3, #0
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3714      	adds	r7, #20
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr
 8001ffe:	bf00      	nop
 8002000:	40010000 	.word	0x40010000
 8002004:	40000400 	.word	0x40000400
 8002008:	40000800 	.word	0x40000800
 800200c:	40000c00 	.word	0x40000c00
 8002010:	40010400 	.word	0x40010400
 8002014:	40014000 	.word	0x40014000
 8002018:	40001800 	.word	0x40001800

0800201c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b082      	sub	sp, #8
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	691b      	ldr	r3, [r3, #16]
 800202a:	f003 0302 	and.w	r3, r3, #2
 800202e:	2b02      	cmp	r3, #2
 8002030:	d122      	bne.n	8002078 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	f003 0302 	and.w	r3, r3, #2
 800203c:	2b02      	cmp	r3, #2
 800203e:	d11b      	bne.n	8002078 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f06f 0202 	mvn.w	r2, #2
 8002048:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2201      	movs	r2, #1
 800204e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	699b      	ldr	r3, [r3, #24]
 8002056:	f003 0303 	and.w	r3, r3, #3
 800205a:	2b00      	cmp	r3, #0
 800205c:	d003      	beq.n	8002066 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	f000 f8ee 	bl	8002240 <HAL_TIM_IC_CaptureCallback>
 8002064:	e005      	b.n	8002072 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002066:	6878      	ldr	r0, [r7, #4]
 8002068:	f000 f8e0 	bl	800222c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800206c:	6878      	ldr	r0, [r7, #4]
 800206e:	f000 f8f1 	bl	8002254 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2200      	movs	r2, #0
 8002076:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	691b      	ldr	r3, [r3, #16]
 800207e:	f003 0304 	and.w	r3, r3, #4
 8002082:	2b04      	cmp	r3, #4
 8002084:	d122      	bne.n	80020cc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	f003 0304 	and.w	r3, r3, #4
 8002090:	2b04      	cmp	r3, #4
 8002092:	d11b      	bne.n	80020cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f06f 0204 	mvn.w	r2, #4
 800209c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2202      	movs	r2, #2
 80020a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	699b      	ldr	r3, [r3, #24]
 80020aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d003      	beq.n	80020ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020b2:	6878      	ldr	r0, [r7, #4]
 80020b4:	f000 f8c4 	bl	8002240 <HAL_TIM_IC_CaptureCallback>
 80020b8:	e005      	b.n	80020c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f000 f8b6 	bl	800222c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020c0:	6878      	ldr	r0, [r7, #4]
 80020c2:	f000 f8c7 	bl	8002254 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2200      	movs	r2, #0
 80020ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	691b      	ldr	r3, [r3, #16]
 80020d2:	f003 0308 	and.w	r3, r3, #8
 80020d6:	2b08      	cmp	r3, #8
 80020d8:	d122      	bne.n	8002120 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	f003 0308 	and.w	r3, r3, #8
 80020e4:	2b08      	cmp	r3, #8
 80020e6:	d11b      	bne.n	8002120 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f06f 0208 	mvn.w	r2, #8
 80020f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2204      	movs	r2, #4
 80020f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	69db      	ldr	r3, [r3, #28]
 80020fe:	f003 0303 	and.w	r3, r3, #3
 8002102:	2b00      	cmp	r3, #0
 8002104:	d003      	beq.n	800210e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	f000 f89a 	bl	8002240 <HAL_TIM_IC_CaptureCallback>
 800210c:	e005      	b.n	800211a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f000 f88c 	bl	800222c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002114:	6878      	ldr	r0, [r7, #4]
 8002116:	f000 f89d 	bl	8002254 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2200      	movs	r2, #0
 800211e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	691b      	ldr	r3, [r3, #16]
 8002126:	f003 0310 	and.w	r3, r3, #16
 800212a:	2b10      	cmp	r3, #16
 800212c:	d122      	bne.n	8002174 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	f003 0310 	and.w	r3, r3, #16
 8002138:	2b10      	cmp	r3, #16
 800213a:	d11b      	bne.n	8002174 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f06f 0210 	mvn.w	r2, #16
 8002144:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2208      	movs	r2, #8
 800214a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	69db      	ldr	r3, [r3, #28]
 8002152:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002156:	2b00      	cmp	r3, #0
 8002158:	d003      	beq.n	8002162 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800215a:	6878      	ldr	r0, [r7, #4]
 800215c:	f000 f870 	bl	8002240 <HAL_TIM_IC_CaptureCallback>
 8002160:	e005      	b.n	800216e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f000 f862 	bl	800222c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002168:	6878      	ldr	r0, [r7, #4]
 800216a:	f000 f873 	bl	8002254 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2200      	movs	r2, #0
 8002172:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	691b      	ldr	r3, [r3, #16]
 800217a:	f003 0301 	and.w	r3, r3, #1
 800217e:	2b01      	cmp	r3, #1
 8002180:	d10e      	bne.n	80021a0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	68db      	ldr	r3, [r3, #12]
 8002188:	f003 0301 	and.w	r3, r3, #1
 800218c:	2b01      	cmp	r3, #1
 800218e:	d107      	bne.n	80021a0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f06f 0201 	mvn.w	r2, #1
 8002198:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800219a:	6878      	ldr	r0, [r7, #4]
 800219c:	f7fe fda4 	bl	8000ce8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	691b      	ldr	r3, [r3, #16]
 80021a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021aa:	2b80      	cmp	r3, #128	; 0x80
 80021ac:	d10e      	bne.n	80021cc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	68db      	ldr	r3, [r3, #12]
 80021b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021b8:	2b80      	cmp	r3, #128	; 0x80
 80021ba:	d107      	bne.n	80021cc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80021c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	f000 f902 	bl	80023d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	691b      	ldr	r3, [r3, #16]
 80021d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021d6:	2b40      	cmp	r3, #64	; 0x40
 80021d8:	d10e      	bne.n	80021f8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	68db      	ldr	r3, [r3, #12]
 80021e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021e4:	2b40      	cmp	r3, #64	; 0x40
 80021e6:	d107      	bne.n	80021f8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80021f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80021f2:	6878      	ldr	r0, [r7, #4]
 80021f4:	f000 f838 	bl	8002268 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	691b      	ldr	r3, [r3, #16]
 80021fe:	f003 0320 	and.w	r3, r3, #32
 8002202:	2b20      	cmp	r3, #32
 8002204:	d10e      	bne.n	8002224 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	f003 0320 	and.w	r3, r3, #32
 8002210:	2b20      	cmp	r3, #32
 8002212:	d107      	bne.n	8002224 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f06f 0220 	mvn.w	r2, #32
 800221c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f000 f8cc 	bl	80023bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002224:	bf00      	nop
 8002226:	3708      	adds	r7, #8
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}

0800222c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002234:	bf00      	nop
 8002236:	370c      	adds	r7, #12
 8002238:	46bd      	mov	sp, r7
 800223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223e:	4770      	bx	lr

08002240 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002240:	b480      	push	{r7}
 8002242:	b083      	sub	sp, #12
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002248:	bf00      	nop
 800224a:	370c      	adds	r7, #12
 800224c:	46bd      	mov	sp, r7
 800224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002252:	4770      	bx	lr

08002254 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800225c:	bf00      	nop
 800225e:	370c      	adds	r7, #12
 8002260:	46bd      	mov	sp, r7
 8002262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002266:	4770      	bx	lr

08002268 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002270:	bf00      	nop
 8002272:	370c      	adds	r7, #12
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr

0800227c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800227c:	b480      	push	{r7}
 800227e:	b085      	sub	sp, #20
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
 8002284:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	4a40      	ldr	r2, [pc, #256]	; (8002390 <TIM_Base_SetConfig+0x114>)
 8002290:	4293      	cmp	r3, r2
 8002292:	d013      	beq.n	80022bc <TIM_Base_SetConfig+0x40>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800229a:	d00f      	beq.n	80022bc <TIM_Base_SetConfig+0x40>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	4a3d      	ldr	r2, [pc, #244]	; (8002394 <TIM_Base_SetConfig+0x118>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d00b      	beq.n	80022bc <TIM_Base_SetConfig+0x40>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	4a3c      	ldr	r2, [pc, #240]	; (8002398 <TIM_Base_SetConfig+0x11c>)
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d007      	beq.n	80022bc <TIM_Base_SetConfig+0x40>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	4a3b      	ldr	r2, [pc, #236]	; (800239c <TIM_Base_SetConfig+0x120>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d003      	beq.n	80022bc <TIM_Base_SetConfig+0x40>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	4a3a      	ldr	r2, [pc, #232]	; (80023a0 <TIM_Base_SetConfig+0x124>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d108      	bne.n	80022ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	68fa      	ldr	r2, [r7, #12]
 80022ca:	4313      	orrs	r3, r2
 80022cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4a2f      	ldr	r2, [pc, #188]	; (8002390 <TIM_Base_SetConfig+0x114>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d02b      	beq.n	800232e <TIM_Base_SetConfig+0xb2>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022dc:	d027      	beq.n	800232e <TIM_Base_SetConfig+0xb2>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	4a2c      	ldr	r2, [pc, #176]	; (8002394 <TIM_Base_SetConfig+0x118>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d023      	beq.n	800232e <TIM_Base_SetConfig+0xb2>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4a2b      	ldr	r2, [pc, #172]	; (8002398 <TIM_Base_SetConfig+0x11c>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d01f      	beq.n	800232e <TIM_Base_SetConfig+0xb2>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	4a2a      	ldr	r2, [pc, #168]	; (800239c <TIM_Base_SetConfig+0x120>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d01b      	beq.n	800232e <TIM_Base_SetConfig+0xb2>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	4a29      	ldr	r2, [pc, #164]	; (80023a0 <TIM_Base_SetConfig+0x124>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d017      	beq.n	800232e <TIM_Base_SetConfig+0xb2>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a28      	ldr	r2, [pc, #160]	; (80023a4 <TIM_Base_SetConfig+0x128>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d013      	beq.n	800232e <TIM_Base_SetConfig+0xb2>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4a27      	ldr	r2, [pc, #156]	; (80023a8 <TIM_Base_SetConfig+0x12c>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d00f      	beq.n	800232e <TIM_Base_SetConfig+0xb2>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4a26      	ldr	r2, [pc, #152]	; (80023ac <TIM_Base_SetConfig+0x130>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d00b      	beq.n	800232e <TIM_Base_SetConfig+0xb2>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4a25      	ldr	r2, [pc, #148]	; (80023b0 <TIM_Base_SetConfig+0x134>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d007      	beq.n	800232e <TIM_Base_SetConfig+0xb2>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4a24      	ldr	r2, [pc, #144]	; (80023b4 <TIM_Base_SetConfig+0x138>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d003      	beq.n	800232e <TIM_Base_SetConfig+0xb2>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	4a23      	ldr	r2, [pc, #140]	; (80023b8 <TIM_Base_SetConfig+0x13c>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d108      	bne.n	8002340 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002334:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	68db      	ldr	r3, [r3, #12]
 800233a:	68fa      	ldr	r2, [r7, #12]
 800233c:	4313      	orrs	r3, r2
 800233e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	695b      	ldr	r3, [r3, #20]
 800234a:	4313      	orrs	r3, r2
 800234c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	68fa      	ldr	r2, [r7, #12]
 8002352:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	689a      	ldr	r2, [r3, #8]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	4a0a      	ldr	r2, [pc, #40]	; (8002390 <TIM_Base_SetConfig+0x114>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d003      	beq.n	8002374 <TIM_Base_SetConfig+0xf8>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	4a0c      	ldr	r2, [pc, #48]	; (80023a0 <TIM_Base_SetConfig+0x124>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d103      	bne.n	800237c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	691a      	ldr	r2, [r3, #16]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2201      	movs	r2, #1
 8002380:	615a      	str	r2, [r3, #20]
}
 8002382:	bf00      	nop
 8002384:	3714      	adds	r7, #20
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop
 8002390:	40010000 	.word	0x40010000
 8002394:	40000400 	.word	0x40000400
 8002398:	40000800 	.word	0x40000800
 800239c:	40000c00 	.word	0x40000c00
 80023a0:	40010400 	.word	0x40010400
 80023a4:	40014000 	.word	0x40014000
 80023a8:	40014400 	.word	0x40014400
 80023ac:	40014800 	.word	0x40014800
 80023b0:	40001800 	.word	0x40001800
 80023b4:	40001c00 	.word	0x40001c00
 80023b8:	40002000 	.word	0x40002000

080023bc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80023c4:	bf00      	nop
 80023c6:	370c      	adds	r7, #12
 80023c8:	46bd      	mov	sp, r7
 80023ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ce:	4770      	bx	lr

080023d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b083      	sub	sp, #12
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80023d8:	bf00      	nop
 80023da:	370c      	adds	r7, #12
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr

080023e4 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80023e4:	b480      	push	{r7}
 80023e6:	b083      	sub	sp, #12
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	f103 0208 	add.w	r2, r3, #8
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	f04f 32ff 	mov.w	r2, #4294967295
 80023fc:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	f103 0208 	add.w	r2, r3, #8
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	f103 0208 	add.w	r2, r3, #8
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2200      	movs	r2, #0
 8002416:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002418:	bf00      	nop
 800241a:	370c      	adds	r7, #12
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr

08002424 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2200      	movs	r2, #0
 8002430:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002432:	bf00      	nop
 8002434:	370c      	adds	r7, #12
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr

0800243e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 800243e:	b480      	push	{r7}
 8002440:	b085      	sub	sp, #20
 8002442:	af00      	add	r7, sp, #0
 8002444:	6078      	str	r0, [r7, #4]
 8002446:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	68fa      	ldr	r2, [r7, #12]
 8002452:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	689a      	ldr	r2, [r3, #8]
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	689b      	ldr	r3, [r3, #8]
 8002460:	683a      	ldr	r2, [r7, #0]
 8002462:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	683a      	ldr	r2, [r7, #0]
 8002468:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	687a      	ldr	r2, [r7, #4]
 800246e:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	1c5a      	adds	r2, r3, #1
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	601a      	str	r2, [r3, #0]
}
 800247a:	bf00      	nop
 800247c:	3714      	adds	r7, #20
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr

08002486 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8002486:	b480      	push	{r7}
 8002488:	b085      	sub	sp, #20
 800248a:	af00      	add	r7, sp, #0
 800248c:	6078      	str	r0, [r7, #4]
 800248e:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	f1b3 3fff 	cmp.w	r3, #4294967295
 800249c:	d103      	bne.n	80024a6 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	691b      	ldr	r3, [r3, #16]
 80024a2:	60fb      	str	r3, [r7, #12]
 80024a4:	e00c      	b.n	80024c0 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	3308      	adds	r3, #8
 80024aa:	60fb      	str	r3, [r7, #12]
 80024ac:	e002      	b.n	80024b4 <vListInsert+0x2e>
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	60fb      	str	r3, [r7, #12]
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	68ba      	ldr	r2, [r7, #8]
 80024bc:	429a      	cmp	r2, r3
 80024be:	d2f6      	bcs.n	80024ae <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	685a      	ldr	r2, [r3, #4]
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	683a      	ldr	r2, [r7, #0]
 80024ce:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	68fa      	ldr	r2, [r7, #12]
 80024d4:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	683a      	ldr	r2, [r7, #0]
 80024da:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	687a      	ldr	r2, [r7, #4]
 80024e0:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	1c5a      	adds	r2, r3, #1
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	601a      	str	r2, [r3, #0]
}
 80024ec:	bf00      	nop
 80024ee:	3714      	adds	r7, #20
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr

080024f8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80024f8:	b480      	push	{r7}
 80024fa:	b085      	sub	sp, #20
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	691b      	ldr	r3, [r3, #16]
 8002504:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	687a      	ldr	r2, [r7, #4]
 800250c:	6892      	ldr	r2, [r2, #8]
 800250e:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	6852      	ldr	r2, [r2, #4]
 8002518:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	687a      	ldr	r2, [r7, #4]
 8002520:	429a      	cmp	r2, r3
 8002522:	d103      	bne.n	800252c <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	689a      	ldr	r2, [r3, #8]
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2200      	movs	r2, #0
 8002530:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	1e5a      	subs	r2, r3, #1
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
}
 8002540:	4618      	mov	r0, r3
 8002542:	3714      	adds	r7, #20
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b084      	sub	sp, #16
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
 8002554:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d10a      	bne.n	8002576 <xQueueGenericReset+0x2a>
        __asm volatile
 8002560:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002564:	f383 8811 	msr	BASEPRI, r3
 8002568:	f3bf 8f6f 	isb	sy
 800256c:	f3bf 8f4f 	dsb	sy
 8002570:	60bb      	str	r3, [r7, #8]
    }
 8002572:	bf00      	nop
 8002574:	e7fe      	b.n	8002574 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 8002576:	f002 f8a7 	bl	80046c8 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002582:	68f9      	ldr	r1, [r7, #12]
 8002584:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002586:	fb01 f303 	mul.w	r3, r1, r3
 800258a:	441a      	add	r2, r3
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	2200      	movs	r2, #0
 8002594:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025a6:	3b01      	subs	r3, #1
 80025a8:	68f9      	ldr	r1, [r7, #12]
 80025aa:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80025ac:	fb01 f303 	mul.w	r3, r1, r3
 80025b0:	441a      	add	r2, r3
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	22ff      	movs	r2, #255	; 0xff
 80025ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	22ff      	movs	r2, #255	; 0xff
 80025c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d114      	bne.n	80025f6 <xQueueGenericReset+0xaa>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	691b      	ldr	r3, [r3, #16]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d01a      	beq.n	800260a <xQueueGenericReset+0xbe>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	3310      	adds	r3, #16
 80025d8:	4618      	mov	r0, r3
 80025da:	f001 f91f 	bl	800381c <xTaskRemoveFromEventList>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d012      	beq.n	800260a <xQueueGenericReset+0xbe>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 80025e4:	4b0c      	ldr	r3, [pc, #48]	; (8002618 <xQueueGenericReset+0xcc>)
 80025e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80025ea:	601a      	str	r2, [r3, #0]
 80025ec:	f3bf 8f4f 	dsb	sy
 80025f0:	f3bf 8f6f 	isb	sy
 80025f4:	e009      	b.n	800260a <xQueueGenericReset+0xbe>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	3310      	adds	r3, #16
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7ff fef2 	bl	80023e4 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	3324      	adds	r3, #36	; 0x24
 8002604:	4618      	mov	r0, r3
 8002606:	f7ff feed 	bl	80023e4 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 800260a:	f002 f88d 	bl	8004728 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 800260e:	2301      	movs	r3, #1
}
 8002610:	4618      	mov	r0, r3
 8002612:	3710      	adds	r7, #16
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}
 8002618:	e000ed04 	.word	0xe000ed04

0800261c <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 800261c:	b580      	push	{r7, lr}
 800261e:	b08c      	sub	sp, #48	; 0x30
 8002620:	af02      	add	r7, sp, #8
 8002622:	60f8      	str	r0, [r7, #12]
 8002624:	60b9      	str	r1, [r7, #8]
 8002626:	4613      	mov	r3, r2
 8002628:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d10a      	bne.n	8002646 <xQueueGenericCreate+0x2a>
        __asm volatile
 8002630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002634:	f383 8811 	msr	BASEPRI, r3
 8002638:	f3bf 8f6f 	isb	sy
 800263c:	f3bf 8f4f 	dsb	sy
 8002640:	61bb      	str	r3, [r7, #24]
    }
 8002642:	bf00      	nop
 8002644:	e7fe      	b.n	8002644 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	68ba      	ldr	r2, [r7, #8]
 800264a:	fb02 f303 	mul.w	r3, r2, r3
 800264e:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d006      	beq.n	8002664 <xQueueGenericCreate+0x48>
 8002656:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	fbb2 f3f3 	udiv	r3, r2, r3
 800265e:	68fa      	ldr	r2, [r7, #12]
 8002660:	429a      	cmp	r2, r3
 8002662:	d101      	bne.n	8002668 <xQueueGenericCreate+0x4c>
 8002664:	2301      	movs	r3, #1
 8002666:	e000      	b.n	800266a <xQueueGenericCreate+0x4e>
 8002668:	2300      	movs	r3, #0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d10a      	bne.n	8002684 <xQueueGenericCreate+0x68>
        __asm volatile
 800266e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002672:	f383 8811 	msr	BASEPRI, r3
 8002676:	f3bf 8f6f 	isb	sy
 800267a:	f3bf 8f4f 	dsb	sy
 800267e:	617b      	str	r3, [r7, #20]
    }
 8002680:	bf00      	nop
 8002682:	e7fe      	b.n	8002682 <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 8002684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002686:	f113 0f51 	cmn.w	r3, #81	; 0x51
 800268a:	d90a      	bls.n	80026a2 <xQueueGenericCreate+0x86>
        __asm volatile
 800268c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002690:	f383 8811 	msr	BASEPRI, r3
 8002694:	f3bf 8f6f 	isb	sy
 8002698:	f3bf 8f4f 	dsb	sy
 800269c:	613b      	str	r3, [r7, #16]
    }
 800269e:	bf00      	nop
 80026a0:	e7fe      	b.n	80026a0 <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80026a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a4:	3350      	adds	r3, #80	; 0x50
 80026a6:	4618      	mov	r0, r3
 80026a8:	f002 f938 	bl	800491c <pvPortMalloc>
 80026ac:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 80026ae:	6a3b      	ldr	r3, [r7, #32]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d00d      	beq.n	80026d0 <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80026b4:	6a3b      	ldr	r3, [r7, #32]
 80026b6:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	3350      	adds	r3, #80	; 0x50
 80026bc:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80026be:	79fa      	ldrb	r2, [r7, #7]
 80026c0:	6a3b      	ldr	r3, [r7, #32]
 80026c2:	9300      	str	r3, [sp, #0]
 80026c4:	4613      	mov	r3, r2
 80026c6:	69fa      	ldr	r2, [r7, #28]
 80026c8:	68b9      	ldr	r1, [r7, #8]
 80026ca:	68f8      	ldr	r0, [r7, #12]
 80026cc:	f000 f805 	bl	80026da <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80026d0:	6a3b      	ldr	r3, [r7, #32]
    }
 80026d2:	4618      	mov	r0, r3
 80026d4:	3728      	adds	r7, #40	; 0x28
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}

080026da <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80026da:	b580      	push	{r7, lr}
 80026dc:	b084      	sub	sp, #16
 80026de:	af00      	add	r7, sp, #0
 80026e0:	60f8      	str	r0, [r7, #12]
 80026e2:	60b9      	str	r1, [r7, #8]
 80026e4:	607a      	str	r2, [r7, #4]
 80026e6:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d103      	bne.n	80026f6 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80026ee:	69bb      	ldr	r3, [r7, #24]
 80026f0:	69ba      	ldr	r2, [r7, #24]
 80026f2:	601a      	str	r2, [r3, #0]
 80026f4:	e002      	b.n	80026fc <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80026f6:	69bb      	ldr	r3, [r7, #24]
 80026f8:	687a      	ldr	r2, [r7, #4]
 80026fa:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80026fc:	69bb      	ldr	r3, [r7, #24]
 80026fe:	68fa      	ldr	r2, [r7, #12]
 8002700:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8002702:	69bb      	ldr	r3, [r7, #24]
 8002704:	68ba      	ldr	r2, [r7, #8]
 8002706:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002708:	2101      	movs	r1, #1
 800270a:	69b8      	ldr	r0, [r7, #24]
 800270c:	f7ff ff1e 	bl	800254c <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 8002710:	69bb      	ldr	r3, [r7, #24]
 8002712:	78fa      	ldrb	r2, [r7, #3]
 8002714:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        {
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 8002718:	78fb      	ldrb	r3, [r7, #3]
 800271a:	68ba      	ldr	r2, [r7, #8]
 800271c:	68f9      	ldr	r1, [r7, #12]
 800271e:	2073      	movs	r0, #115	; 0x73
 8002720:	f003 f91c 	bl	800595c <SEGGER_SYSVIEW_RecordU32x3>
}
 8002724:	bf00      	nop
 8002726:	3710      	adds	r7, #16
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}

0800272c <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b090      	sub	sp, #64	; 0x40
 8002730:	af02      	add	r7, sp, #8
 8002732:	60f8      	str	r0, [r7, #12]
 8002734:	60b9      	str	r1, [r7, #8]
 8002736:	607a      	str	r2, [r7, #4]
 8002738:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800273a:	2300      	movs	r3, #0
 800273c:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 8002742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002744:	2b00      	cmp	r3, #0
 8002746:	d10a      	bne.n	800275e <xQueueGenericSend+0x32>
        __asm volatile
 8002748:	f04f 0350 	mov.w	r3, #80	; 0x50
 800274c:	f383 8811 	msr	BASEPRI, r3
 8002750:	f3bf 8f6f 	isb	sy
 8002754:	f3bf 8f4f 	dsb	sy
 8002758:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 800275a:	bf00      	nop
 800275c:	e7fe      	b.n	800275c <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800275e:	68bb      	ldr	r3, [r7, #8]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d103      	bne.n	800276c <xQueueGenericSend+0x40>
 8002764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002768:	2b00      	cmp	r3, #0
 800276a:	d101      	bne.n	8002770 <xQueueGenericSend+0x44>
 800276c:	2301      	movs	r3, #1
 800276e:	e000      	b.n	8002772 <xQueueGenericSend+0x46>
 8002770:	2300      	movs	r3, #0
 8002772:	2b00      	cmp	r3, #0
 8002774:	d10a      	bne.n	800278c <xQueueGenericSend+0x60>
        __asm volatile
 8002776:	f04f 0350 	mov.w	r3, #80	; 0x50
 800277a:	f383 8811 	msr	BASEPRI, r3
 800277e:	f3bf 8f6f 	isb	sy
 8002782:	f3bf 8f4f 	dsb	sy
 8002786:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8002788:	bf00      	nop
 800278a:	e7fe      	b.n	800278a <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	2b02      	cmp	r3, #2
 8002790:	d103      	bne.n	800279a <xQueueGenericSend+0x6e>
 8002792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002794:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002796:	2b01      	cmp	r3, #1
 8002798:	d101      	bne.n	800279e <xQueueGenericSend+0x72>
 800279a:	2301      	movs	r3, #1
 800279c:	e000      	b.n	80027a0 <xQueueGenericSend+0x74>
 800279e:	2300      	movs	r3, #0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d10a      	bne.n	80027ba <xQueueGenericSend+0x8e>
        __asm volatile
 80027a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027a8:	f383 8811 	msr	BASEPRI, r3
 80027ac:	f3bf 8f6f 	isb	sy
 80027b0:	f3bf 8f4f 	dsb	sy
 80027b4:	623b      	str	r3, [r7, #32]
    }
 80027b6:	bf00      	nop
 80027b8:	e7fe      	b.n	80027b8 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80027ba:	f001 f9cf 	bl	8003b5c <xTaskGetSchedulerState>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d102      	bne.n	80027ca <xQueueGenericSend+0x9e>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d101      	bne.n	80027ce <xQueueGenericSend+0xa2>
 80027ca:	2301      	movs	r3, #1
 80027cc:	e000      	b.n	80027d0 <xQueueGenericSend+0xa4>
 80027ce:	2300      	movs	r3, #0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d10a      	bne.n	80027ea <xQueueGenericSend+0xbe>
        __asm volatile
 80027d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027d8:	f383 8811 	msr	BASEPRI, r3
 80027dc:	f3bf 8f6f 	isb	sy
 80027e0:	f3bf 8f4f 	dsb	sy
 80027e4:	61fb      	str	r3, [r7, #28]
    }
 80027e6:	bf00      	nop
 80027e8:	e7fe      	b.n	80027e8 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80027ea:	f001 ff6d 	bl	80046c8 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80027ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80027f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027f6:	429a      	cmp	r2, r3
 80027f8:	d302      	bcc.n	8002800 <xQueueGenericSend+0xd4>
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	2b02      	cmp	r3, #2
 80027fe:	d136      	bne.n	800286e <xQueueGenericSend+0x142>
            {
                traceQUEUE_SEND( pxQueue );
 8002800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002802:	4618      	mov	r0, r3
 8002804:	f003 fe36 	bl	8006474 <SEGGER_SYSVIEW_ShrinkId>
 8002808:	68ba      	ldr	r2, [r7, #8]
 800280a:	6879      	ldr	r1, [r7, #4]
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	9300      	str	r3, [sp, #0]
 8002810:	460b      	mov	r3, r1
 8002812:	4601      	mov	r1, r0
 8002814:	205a      	movs	r0, #90	; 0x5a
 8002816:	f003 f917 	bl	8005a48 <SEGGER_SYSVIEW_RecordU32x4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800281a:	683a      	ldr	r2, [r7, #0]
 800281c:	68b9      	ldr	r1, [r7, #8]
 800281e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002820:	f000 fa78 	bl	8002d14 <prvCopyDataToQueue>
 8002824:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800282a:	2b00      	cmp	r3, #0
 800282c:	d010      	beq.n	8002850 <xQueueGenericSend+0x124>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800282e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002830:	3324      	adds	r3, #36	; 0x24
 8002832:	4618      	mov	r0, r3
 8002834:	f000 fff2 	bl	800381c <xTaskRemoveFromEventList>
 8002838:	4603      	mov	r3, r0
 800283a:	2b00      	cmp	r3, #0
 800283c:	d013      	beq.n	8002866 <xQueueGenericSend+0x13a>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 800283e:	4b4d      	ldr	r3, [pc, #308]	; (8002974 <xQueueGenericSend+0x248>)
 8002840:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002844:	601a      	str	r2, [r3, #0]
 8002846:	f3bf 8f4f 	dsb	sy
 800284a:	f3bf 8f6f 	isb	sy
 800284e:	e00a      	b.n	8002866 <xQueueGenericSend+0x13a>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8002850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002852:	2b00      	cmp	r3, #0
 8002854:	d007      	beq.n	8002866 <xQueueGenericSend+0x13a>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8002856:	4b47      	ldr	r3, [pc, #284]	; (8002974 <xQueueGenericSend+0x248>)
 8002858:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800285c:	601a      	str	r2, [r3, #0]
 800285e:	f3bf 8f4f 	dsb	sy
 8002862:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8002866:	f001 ff5f 	bl	8004728 <vPortExitCritical>
                return pdPASS;
 800286a:	2301      	movs	r3, #1
 800286c:	e07d      	b.n	800296a <xQueueGenericSend+0x23e>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d110      	bne.n	8002896 <xQueueGenericSend+0x16a>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002874:	f001 ff58 	bl	8004728 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
 8002878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800287a:	4618      	mov	r0, r3
 800287c:	f003 fdfa 	bl	8006474 <SEGGER_SYSVIEW_ShrinkId>
 8002880:	68ba      	ldr	r2, [r7, #8]
 8002882:	6879      	ldr	r1, [r7, #4]
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	9300      	str	r3, [sp, #0]
 8002888:	460b      	mov	r3, r1
 800288a:	4601      	mov	r1, r0
 800288c:	205a      	movs	r0, #90	; 0x5a
 800288e:	f003 f8db 	bl	8005a48 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_FULL;
 8002892:	2300      	movs	r3, #0
 8002894:	e069      	b.n	800296a <xQueueGenericSend+0x23e>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002896:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002898:	2b00      	cmp	r3, #0
 800289a:	d106      	bne.n	80028aa <xQueueGenericSend+0x17e>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800289c:	f107 0314 	add.w	r3, r7, #20
 80028a0:	4618      	mov	r0, r3
 80028a2:	f001 f821 	bl	80038e8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80028a6:	2301      	movs	r3, #1
 80028a8:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80028aa:	f001 ff3d 	bl	8004728 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80028ae:	f000 fd6d 	bl	800338c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80028b2:	f001 ff09 	bl	80046c8 <vPortEnterCritical>
 80028b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028b8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80028bc:	b25b      	sxtb	r3, r3
 80028be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028c2:	d103      	bne.n	80028cc <xQueueGenericSend+0x1a0>
 80028c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028c6:	2200      	movs	r2, #0
 80028c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80028cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80028d2:	b25b      	sxtb	r3, r3
 80028d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028d8:	d103      	bne.n	80028e2 <xQueueGenericSend+0x1b6>
 80028da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028dc:	2200      	movs	r2, #0
 80028de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80028e2:	f001 ff21 	bl	8004728 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80028e6:	1d3a      	adds	r2, r7, #4
 80028e8:	f107 0314 	add.w	r3, r7, #20
 80028ec:	4611      	mov	r1, r2
 80028ee:	4618      	mov	r0, r3
 80028f0:	f001 f810 	bl	8003914 <xTaskCheckForTimeOut>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d124      	bne.n	8002944 <xQueueGenericSend+0x218>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80028fa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80028fc:	f000 fb02 	bl	8002f04 <prvIsQueueFull>
 8002900:	4603      	mov	r3, r0
 8002902:	2b00      	cmp	r3, #0
 8002904:	d018      	beq.n	8002938 <xQueueGenericSend+0x20c>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002908:	3310      	adds	r3, #16
 800290a:	687a      	ldr	r2, [r7, #4]
 800290c:	4611      	mov	r1, r2
 800290e:	4618      	mov	r0, r3
 8002910:	f000 ff32 	bl	8003778 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8002914:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002916:	f000 fa8d 	bl	8002e34 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 800291a:	f000 fd45 	bl	80033a8 <xTaskResumeAll>
 800291e:	4603      	mov	r3, r0
 8002920:	2b00      	cmp	r3, #0
 8002922:	f47f af62 	bne.w	80027ea <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 8002926:	4b13      	ldr	r3, [pc, #76]	; (8002974 <xQueueGenericSend+0x248>)
 8002928:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800292c:	601a      	str	r2, [r3, #0]
 800292e:	f3bf 8f4f 	dsb	sy
 8002932:	f3bf 8f6f 	isb	sy
 8002936:	e758      	b.n	80027ea <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8002938:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800293a:	f000 fa7b 	bl	8002e34 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800293e:	f000 fd33 	bl	80033a8 <xTaskResumeAll>
 8002942:	e752      	b.n	80027ea <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8002944:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002946:	f000 fa75 	bl	8002e34 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800294a:	f000 fd2d 	bl	80033a8 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
 800294e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002950:	4618      	mov	r0, r3
 8002952:	f003 fd8f 	bl	8006474 <SEGGER_SYSVIEW_ShrinkId>
 8002956:	68ba      	ldr	r2, [r7, #8]
 8002958:	6879      	ldr	r1, [r7, #4]
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	9300      	str	r3, [sp, #0]
 800295e:	460b      	mov	r3, r1
 8002960:	4601      	mov	r1, r0
 8002962:	205a      	movs	r0, #90	; 0x5a
 8002964:	f003 f870 	bl	8005a48 <SEGGER_SYSVIEW_RecordU32x4>
            return errQUEUE_FULL;
 8002968:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 800296a:	4618      	mov	r0, r3
 800296c:	3738      	adds	r7, #56	; 0x38
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	e000ed04 	.word	0xe000ed04

08002978 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b090      	sub	sp, #64	; 0x40
 800297c:	af00      	add	r7, sp, #0
 800297e:	60f8      	str	r0, [r7, #12]
 8002980:	60b9      	str	r1, [r7, #8]
 8002982:	607a      	str	r2, [r7, #4]
 8002984:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 800298a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800298c:	2b00      	cmp	r3, #0
 800298e:	d10a      	bne.n	80029a6 <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 8002990:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002994:	f383 8811 	msr	BASEPRI, r3
 8002998:	f3bf 8f6f 	isb	sy
 800299c:	f3bf 8f4f 	dsb	sy
 80029a0:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 80029a2:	bf00      	nop
 80029a4:	e7fe      	b.n	80029a4 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d103      	bne.n	80029b4 <xQueueGenericSendFromISR+0x3c>
 80029ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d101      	bne.n	80029b8 <xQueueGenericSendFromISR+0x40>
 80029b4:	2301      	movs	r3, #1
 80029b6:	e000      	b.n	80029ba <xQueueGenericSendFromISR+0x42>
 80029b8:	2300      	movs	r3, #0
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d10a      	bne.n	80029d4 <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 80029be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029c2:	f383 8811 	msr	BASEPRI, r3
 80029c6:	f3bf 8f6f 	isb	sy
 80029ca:	f3bf 8f4f 	dsb	sy
 80029ce:	627b      	str	r3, [r7, #36]	; 0x24
    }
 80029d0:	bf00      	nop
 80029d2:	e7fe      	b.n	80029d2 <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	2b02      	cmp	r3, #2
 80029d8:	d103      	bne.n	80029e2 <xQueueGenericSendFromISR+0x6a>
 80029da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029de:	2b01      	cmp	r3, #1
 80029e0:	d101      	bne.n	80029e6 <xQueueGenericSendFromISR+0x6e>
 80029e2:	2301      	movs	r3, #1
 80029e4:	e000      	b.n	80029e8 <xQueueGenericSendFromISR+0x70>
 80029e6:	2300      	movs	r3, #0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d10a      	bne.n	8002a02 <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 80029ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029f0:	f383 8811 	msr	BASEPRI, r3
 80029f4:	f3bf 8f6f 	isb	sy
 80029f8:	f3bf 8f4f 	dsb	sy
 80029fc:	623b      	str	r3, [r7, #32]
    }
 80029fe:	bf00      	nop
 8002a00:	e7fe      	b.n	8002a00 <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002a02:	f001 ff4b 	bl	800489c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8002a06:	f3ef 8211 	mrs	r2, BASEPRI
 8002a0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a0e:	f383 8811 	msr	BASEPRI, r3
 8002a12:	f3bf 8f6f 	isb	sy
 8002a16:	f3bf 8f4f 	dsb	sy
 8002a1a:	61fa      	str	r2, [r7, #28]
 8002a1c:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8002a1e:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002a20:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002a22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a2a:	429a      	cmp	r2, r3
 8002a2c:	d302      	bcc.n	8002a34 <xQueueGenericSendFromISR+0xbc>
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	2b02      	cmp	r3, #2
 8002a32:	d148      	bne.n	8002ac6 <xQueueGenericSendFromISR+0x14e>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8002a34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a36:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002a3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002a3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a42:	62fb      	str	r3, [r7, #44]	; 0x2c

            traceQUEUE_SEND_FROM_ISR( pxQueue );
 8002a44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a46:	4618      	mov	r0, r3
 8002a48:	f003 fd14 	bl	8006474 <SEGGER_SYSVIEW_ShrinkId>
 8002a4c:	4601      	mov	r1, r0
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	461a      	mov	r2, r3
 8002a52:	2060      	movs	r0, #96	; 0x60
 8002a54:	f002 ff28 	bl	80058a8 <SEGGER_SYSVIEW_RecordU32x2>
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002a58:	683a      	ldr	r2, [r7, #0]
 8002a5a:	68b9      	ldr	r1, [r7, #8]
 8002a5c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002a5e:	f000 f959 	bl	8002d14 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8002a62:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002a66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a6a:	d112      	bne.n	8002a92 <xQueueGenericSendFromISR+0x11a>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002a6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d025      	beq.n	8002ac0 <xQueueGenericSendFromISR+0x148>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002a74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a76:	3324      	adds	r3, #36	; 0x24
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f000 fecf 	bl	800381c <xTaskRemoveFromEventList>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d01d      	beq.n	8002ac0 <xQueueGenericSendFromISR+0x148>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d01a      	beq.n	8002ac0 <xQueueGenericSendFromISR+0x148>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	601a      	str	r2, [r3, #0]
 8002a90:	e016      	b.n	8002ac0 <xQueueGenericSendFromISR+0x148>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8002a92:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002a96:	2b7f      	cmp	r3, #127	; 0x7f
 8002a98:	d10a      	bne.n	8002ab0 <xQueueGenericSendFromISR+0x138>
        __asm volatile
 8002a9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a9e:	f383 8811 	msr	BASEPRI, r3
 8002aa2:	f3bf 8f6f 	isb	sy
 8002aa6:	f3bf 8f4f 	dsb	sy
 8002aaa:	617b      	str	r3, [r7, #20]
    }
 8002aac:	bf00      	nop
 8002aae:	e7fe      	b.n	8002aae <xQueueGenericSendFromISR+0x136>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002ab0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002ab4:	3301      	adds	r3, #1
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	b25a      	sxtb	r2, r3
 8002aba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002abc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 8002ac4:	e00b      	b.n	8002ade <xQueueGenericSendFromISR+0x166>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8002ac6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f003 fcd3 	bl	8006474 <SEGGER_SYSVIEW_ShrinkId>
 8002ace:	4601      	mov	r1, r0
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	461a      	mov	r2, r3
 8002ad4:	2060      	movs	r0, #96	; 0x60
 8002ad6:	f002 fee7 	bl	80058a8 <SEGGER_SYSVIEW_RecordU32x2>
            xReturn = errQUEUE_FULL;
 8002ada:	2300      	movs	r3, #0
 8002adc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ade:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ae0:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8002ae8:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002aea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	3740      	adds	r7, #64	; 0x40
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}

08002af4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8002af4:	b590      	push	{r4, r7, lr}
 8002af6:	b08f      	sub	sp, #60	; 0x3c
 8002af8:	af02      	add	r7, sp, #8
 8002afa:	60f8      	str	r0, [r7, #12]
 8002afc:	60b9      	str	r1, [r7, #8]
 8002afe:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002b00:	2300      	movs	r3, #0
 8002b02:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d10a      	bne.n	8002b24 <xQueueReceive+0x30>
        __asm volatile
 8002b0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b12:	f383 8811 	msr	BASEPRI, r3
 8002b16:	f3bf 8f6f 	isb	sy
 8002b1a:	f3bf 8f4f 	dsb	sy
 8002b1e:	623b      	str	r3, [r7, #32]
    }
 8002b20:	bf00      	nop
 8002b22:	e7fe      	b.n	8002b22 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d103      	bne.n	8002b32 <xQueueReceive+0x3e>
 8002b2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d101      	bne.n	8002b36 <xQueueReceive+0x42>
 8002b32:	2301      	movs	r3, #1
 8002b34:	e000      	b.n	8002b38 <xQueueReceive+0x44>
 8002b36:	2300      	movs	r3, #0
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d10a      	bne.n	8002b52 <xQueueReceive+0x5e>
        __asm volatile
 8002b3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b40:	f383 8811 	msr	BASEPRI, r3
 8002b44:	f3bf 8f6f 	isb	sy
 8002b48:	f3bf 8f4f 	dsb	sy
 8002b4c:	61fb      	str	r3, [r7, #28]
    }
 8002b4e:	bf00      	nop
 8002b50:	e7fe      	b.n	8002b50 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002b52:	f001 f803 	bl	8003b5c <xTaskGetSchedulerState>
 8002b56:	4603      	mov	r3, r0
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d102      	bne.n	8002b62 <xQueueReceive+0x6e>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d101      	bne.n	8002b66 <xQueueReceive+0x72>
 8002b62:	2301      	movs	r3, #1
 8002b64:	e000      	b.n	8002b68 <xQueueReceive+0x74>
 8002b66:	2300      	movs	r3, #0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d10a      	bne.n	8002b82 <xQueueReceive+0x8e>
        __asm volatile
 8002b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b70:	f383 8811 	msr	BASEPRI, r3
 8002b74:	f3bf 8f6f 	isb	sy
 8002b78:	f3bf 8f4f 	dsb	sy
 8002b7c:	61bb      	str	r3, [r7, #24]
    }
 8002b7e:	bf00      	nop
 8002b80:	e7fe      	b.n	8002b80 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002b82:	f001 fda1 	bl	80046c8 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002b86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b8a:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d02f      	beq.n	8002bf2 <xQueueReceive+0xfe>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002b92:	68b9      	ldr	r1, [r7, #8]
 8002b94:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b96:	f000 f927 	bl	8002de8 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 8002b9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f003 fc69 	bl	8006474 <SEGGER_SYSVIEW_ShrinkId>
 8002ba2:	4604      	mov	r4, r0
 8002ba4:	2000      	movs	r0, #0
 8002ba6:	f003 fc65 	bl	8006474 <SEGGER_SYSVIEW_ShrinkId>
 8002baa:	4602      	mov	r2, r0
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2101      	movs	r1, #1
 8002bb0:	9100      	str	r1, [sp, #0]
 8002bb2:	4621      	mov	r1, r4
 8002bb4:	205c      	movs	r0, #92	; 0x5c
 8002bb6:	f002 ff47 	bl	8005a48 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bbc:	1e5a      	subs	r2, r3, #1
 8002bbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bc0:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bc4:	691b      	ldr	r3, [r3, #16]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d00f      	beq.n	8002bea <xQueueReceive+0xf6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bcc:	3310      	adds	r3, #16
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f000 fe24 	bl	800381c <xTaskRemoveFromEventList>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d007      	beq.n	8002bea <xQueueReceive+0xf6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002bda:	4b4d      	ldr	r3, [pc, #308]	; (8002d10 <xQueueReceive+0x21c>)
 8002bdc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002be0:	601a      	str	r2, [r3, #0]
 8002be2:	f3bf 8f4f 	dsb	sy
 8002be6:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8002bea:	f001 fd9d 	bl	8004728 <vPortExitCritical>
                return pdPASS;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e08a      	b.n	8002d08 <xQueueReceive+0x214>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d113      	bne.n	8002c20 <xQueueReceive+0x12c>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002bf8:	f001 fd96 	bl	8004728 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002bfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f003 fc38 	bl	8006474 <SEGGER_SYSVIEW_ShrinkId>
 8002c04:	4604      	mov	r4, r0
 8002c06:	2000      	movs	r0, #0
 8002c08:	f003 fc34 	bl	8006474 <SEGGER_SYSVIEW_ShrinkId>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2101      	movs	r1, #1
 8002c12:	9100      	str	r1, [sp, #0]
 8002c14:	4621      	mov	r1, r4
 8002c16:	205c      	movs	r0, #92	; 0x5c
 8002c18:	f002 ff16 	bl	8005a48 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	e073      	b.n	8002d08 <xQueueReceive+0x214>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002c20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d106      	bne.n	8002c34 <xQueueReceive+0x140>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002c26:	f107 0310 	add.w	r3, r7, #16
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f000 fe5c 	bl	80038e8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002c30:	2301      	movs	r3, #1
 8002c32:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002c34:	f001 fd78 	bl	8004728 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002c38:	f000 fba8 	bl	800338c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002c3c:	f001 fd44 	bl	80046c8 <vPortEnterCritical>
 8002c40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c42:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002c46:	b25b      	sxtb	r3, r3
 8002c48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c4c:	d103      	bne.n	8002c56 <xQueueReceive+0x162>
 8002c4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c50:	2200      	movs	r2, #0
 8002c52:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c58:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002c5c:	b25b      	sxtb	r3, r3
 8002c5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c62:	d103      	bne.n	8002c6c <xQueueReceive+0x178>
 8002c64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c66:	2200      	movs	r2, #0
 8002c68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002c6c:	f001 fd5c 	bl	8004728 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002c70:	1d3a      	adds	r2, r7, #4
 8002c72:	f107 0310 	add.w	r3, r7, #16
 8002c76:	4611      	mov	r1, r2
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f000 fe4b 	bl	8003914 <xTaskCheckForTimeOut>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d124      	bne.n	8002cce <xQueueReceive+0x1da>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002c84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002c86:	f000 f927 	bl	8002ed8 <prvIsQueueEmpty>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d018      	beq.n	8002cc2 <xQueueReceive+0x1ce>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002c90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c92:	3324      	adds	r3, #36	; 0x24
 8002c94:	687a      	ldr	r2, [r7, #4]
 8002c96:	4611      	mov	r1, r2
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f000 fd6d 	bl	8003778 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002c9e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002ca0:	f000 f8c8 	bl	8002e34 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8002ca4:	f000 fb80 	bl	80033a8 <xTaskResumeAll>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	f47f af69 	bne.w	8002b82 <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 8002cb0:	4b17      	ldr	r3, [pc, #92]	; (8002d10 <xQueueReceive+0x21c>)
 8002cb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002cb6:	601a      	str	r2, [r3, #0]
 8002cb8:	f3bf 8f4f 	dsb	sy
 8002cbc:	f3bf 8f6f 	isb	sy
 8002cc0:	e75f      	b.n	8002b82 <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8002cc2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002cc4:	f000 f8b6 	bl	8002e34 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002cc8:	f000 fb6e 	bl	80033a8 <xTaskResumeAll>
 8002ccc:	e759      	b.n	8002b82 <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8002cce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002cd0:	f000 f8b0 	bl	8002e34 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002cd4:	f000 fb68 	bl	80033a8 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002cd8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002cda:	f000 f8fd 	bl	8002ed8 <prvIsQueueEmpty>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	f43f af4e 	beq.w	8002b82 <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002ce6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f003 fbc3 	bl	8006474 <SEGGER_SYSVIEW_ShrinkId>
 8002cee:	4604      	mov	r4, r0
 8002cf0:	2000      	movs	r0, #0
 8002cf2:	f003 fbbf 	bl	8006474 <SEGGER_SYSVIEW_ShrinkId>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2101      	movs	r1, #1
 8002cfc:	9100      	str	r1, [sp, #0]
 8002cfe:	4621      	mov	r1, r4
 8002d00:	205c      	movs	r0, #92	; 0x5c
 8002d02:	f002 fea1 	bl	8005a48 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 8002d06:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3734      	adds	r7, #52	; 0x34
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd90      	pop	{r4, r7, pc}
 8002d10:	e000ed04 	.word	0xe000ed04

08002d14 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b086      	sub	sp, #24
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	60f8      	str	r0, [r7, #12]
 8002d1c:	60b9      	str	r1, [r7, #8]
 8002d1e:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8002d20:	2300      	movs	r3, #0
 8002d22:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d28:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d10d      	bne.n	8002d4e <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d14d      	bne.n	8002dd6 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	689b      	ldr	r3, [r3, #8]
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f000 ff2a 	bl	8003b98 <xTaskPriorityDisinherit>
 8002d44:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	609a      	str	r2, [r3, #8]
 8002d4c:	e043      	b.n	8002dd6 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d119      	bne.n	8002d88 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	6858      	ldr	r0, [r3, #4]
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	68b9      	ldr	r1, [r7, #8]
 8002d60:	f003 fe52 	bl	8006a08 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	685a      	ldr	r2, [r3, #4]
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6c:	441a      	add	r2, r3
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	685a      	ldr	r2, [r3, #4]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	d32b      	bcc.n	8002dd6 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681a      	ldr	r2, [r3, #0]
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	605a      	str	r2, [r3, #4]
 8002d86:	e026      	b.n	8002dd6 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	68d8      	ldr	r0, [r3, #12]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d90:	461a      	mov	r2, r3
 8002d92:	68b9      	ldr	r1, [r7, #8]
 8002d94:	f003 fe38 	bl	8006a08 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	68da      	ldr	r2, [r3, #12]
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da0:	425b      	negs	r3, r3
 8002da2:	441a      	add	r2, r3
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	68da      	ldr	r2, [r3, #12]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d207      	bcs.n	8002dc4 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	689a      	ldr	r2, [r3, #8]
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dbc:	425b      	negs	r3, r3
 8002dbe:	441a      	add	r2, r3
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2b02      	cmp	r3, #2
 8002dc8:	d105      	bne.n	8002dd6 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d002      	beq.n	8002dd6 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	3b01      	subs	r3, #1
 8002dd4:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	1c5a      	adds	r2, r3, #1
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8002dde:	697b      	ldr	r3, [r7, #20]
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	3718      	adds	r7, #24
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd80      	pop	{r7, pc}

08002de8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b082      	sub	sp, #8
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
 8002df0:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d018      	beq.n	8002e2c <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	68da      	ldr	r2, [r3, #12]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e02:	441a      	add	r2, r3
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	68da      	ldr	r2, [r3, #12]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d303      	bcc.n	8002e1c <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	68d9      	ldr	r1, [r3, #12]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e24:	461a      	mov	r2, r3
 8002e26:	6838      	ldr	r0, [r7, #0]
 8002e28:	f003 fdee 	bl	8006a08 <memcpy>
    }
}
 8002e2c:	bf00      	nop
 8002e2e:	3708      	adds	r7, #8
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}

08002e34 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b084      	sub	sp, #16
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002e3c:	f001 fc44 	bl	80046c8 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002e46:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002e48:	e011      	b.n	8002e6e <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d012      	beq.n	8002e78 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	3324      	adds	r3, #36	; 0x24
 8002e56:	4618      	mov	r0, r3
 8002e58:	f000 fce0 	bl	800381c <xTaskRemoveFromEventList>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d001      	beq.n	8002e66 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8002e62:	f000 fdbd 	bl	80039e0 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002e66:	7bfb      	ldrb	r3, [r7, #15]
 8002e68:	3b01      	subs	r3, #1
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002e6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	dce9      	bgt.n	8002e4a <prvUnlockQueue+0x16>
 8002e76:	e000      	b.n	8002e7a <prvUnlockQueue+0x46>
                        break;
 8002e78:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	22ff      	movs	r2, #255	; 0xff
 8002e7e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8002e82:	f001 fc51 	bl	8004728 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002e86:	f001 fc1f 	bl	80046c8 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002e90:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002e92:	e011      	b.n	8002eb8 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	691b      	ldr	r3, [r3, #16]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d012      	beq.n	8002ec2 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	3310      	adds	r3, #16
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f000 fcbb 	bl	800381c <xTaskRemoveFromEventList>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d001      	beq.n	8002eb0 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002eac:	f000 fd98 	bl	80039e0 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002eb0:	7bbb      	ldrb	r3, [r7, #14]
 8002eb2:	3b01      	subs	r3, #1
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002eb8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	dce9      	bgt.n	8002e94 <prvUnlockQueue+0x60>
 8002ec0:	e000      	b.n	8002ec4 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8002ec2:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	22ff      	movs	r2, #255	; 0xff
 8002ec8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8002ecc:	f001 fc2c 	bl	8004728 <vPortExitCritical>
}
 8002ed0:	bf00      	nop
 8002ed2:	3710      	adds	r7, #16
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b084      	sub	sp, #16
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002ee0:	f001 fbf2 	bl	80046c8 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d102      	bne.n	8002ef2 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002eec:	2301      	movs	r3, #1
 8002eee:	60fb      	str	r3, [r7, #12]
 8002ef0:	e001      	b.n	8002ef6 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002ef6:	f001 fc17 	bl	8004728 <vPortExitCritical>

    return xReturn;
 8002efa:	68fb      	ldr	r3, [r7, #12]
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	3710      	adds	r7, #16
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}

08002f04 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b084      	sub	sp, #16
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002f0c:	f001 fbdc 	bl	80046c8 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	d102      	bne.n	8002f22 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	60fb      	str	r3, [r7, #12]
 8002f20:	e001      	b.n	8002f26 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8002f22:	2300      	movs	r3, #0
 8002f24:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002f26:	f001 fbff 	bl	8004728 <vPortExitCritical>

    return xReturn;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	3710      	adds	r7, #16
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}

08002f34 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b084      	sub	sp, #16
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
 8002f3c:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002f3e:	2300      	movs	r3, #0
 8002f40:	60fb      	str	r3, [r7, #12]
 8002f42:	e01e      	b.n	8002f82 <vQueueAddToRegistry+0x4e>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002f44:	4a13      	ldr	r2, [pc, #76]	; (8002f94 <vQueueAddToRegistry+0x60>)
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d115      	bne.n	8002f7c <vQueueAddToRegistry+0x48>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002f50:	4910      	ldr	r1, [pc, #64]	; (8002f94 <vQueueAddToRegistry+0x60>)
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	683a      	ldr	r2, [r7, #0]
 8002f56:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8002f5a:	4a0e      	ldr	r2, [pc, #56]	; (8002f94 <vQueueAddToRegistry+0x60>)
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	00db      	lsls	r3, r3, #3
 8002f60:	4413      	add	r3, r2
 8002f62:	687a      	ldr	r2, [r7, #4]
 8002f64:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f003 fa83 	bl	8006474 <SEGGER_SYSVIEW_ShrinkId>
 8002f6e:	4601      	mov	r1, r0
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	461a      	mov	r2, r3
 8002f74:	2071      	movs	r0, #113	; 0x71
 8002f76:	f002 fc97 	bl	80058a8 <SEGGER_SYSVIEW_RecordU32x2>
                break;
 8002f7a:	e006      	b.n	8002f8a <vQueueAddToRegistry+0x56>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	3301      	adds	r3, #1
 8002f80:	60fb      	str	r3, [r7, #12]
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2b07      	cmp	r3, #7
 8002f86:	d9dd      	bls.n	8002f44 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8002f88:	bf00      	nop
 8002f8a:	bf00      	nop
 8002f8c:	3710      	adds	r7, #16
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	20000090 	.word	0x20000090

08002f98 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b086      	sub	sp, #24
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	60f8      	str	r0, [r7, #12]
 8002fa0:	60b9      	str	r1, [r7, #8]
 8002fa2:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8002fa8:	f001 fb8e 	bl	80046c8 <vPortEnterCritical>
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002fb2:	b25b      	sxtb	r3, r3
 8002fb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fb8:	d103      	bne.n	8002fc2 <vQueueWaitForMessageRestricted+0x2a>
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002fc8:	b25b      	sxtb	r3, r3
 8002fca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fce:	d103      	bne.n	8002fd8 <vQueueWaitForMessageRestricted+0x40>
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002fd8:	f001 fba6 	bl	8004728 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d106      	bne.n	8002ff2 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	3324      	adds	r3, #36	; 0x24
 8002fe8:	687a      	ldr	r2, [r7, #4]
 8002fea:	68b9      	ldr	r1, [r7, #8]
 8002fec:	4618      	mov	r0, r3
 8002fee:	f000 fbe7 	bl	80037c0 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8002ff2:	6978      	ldr	r0, [r7, #20]
 8002ff4:	f7ff ff1e 	bl	8002e34 <prvUnlockQueue>
    }
 8002ff8:	bf00      	nop
 8002ffa:	3718      	adds	r7, #24
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}

08003000 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8003000:	b580      	push	{r7, lr}
 8003002:	b08c      	sub	sp, #48	; 0x30
 8003004:	af04      	add	r7, sp, #16
 8003006:	60f8      	str	r0, [r7, #12]
 8003008:	60b9      	str	r1, [r7, #8]
 800300a:	603b      	str	r3, [r7, #0]
 800300c:	4613      	mov	r3, r2
 800300e:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003010:	88fb      	ldrh	r3, [r7, #6]
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	4618      	mov	r0, r3
 8003016:	f001 fc81 	bl	800491c <pvPortMalloc>
 800301a:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d00e      	beq.n	8003040 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003022:	2058      	movs	r0, #88	; 0x58
 8003024:	f001 fc7a 	bl	800491c <pvPortMalloc>
 8003028:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d003      	beq.n	8003038 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8003030:	69fb      	ldr	r3, [r7, #28]
 8003032:	697a      	ldr	r2, [r7, #20]
 8003034:	631a      	str	r2, [r3, #48]	; 0x30
 8003036:	e005      	b.n	8003044 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8003038:	6978      	ldr	r0, [r7, #20]
 800303a:	f001 fd4f 	bl	8004adc <vPortFree>
 800303e:	e001      	b.n	8003044 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8003040:	2300      	movs	r3, #0
 8003042:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8003044:	69fb      	ldr	r3, [r7, #28]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d013      	beq.n	8003072 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800304a:	88fa      	ldrh	r2, [r7, #6]
 800304c:	2300      	movs	r3, #0
 800304e:	9303      	str	r3, [sp, #12]
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	9302      	str	r3, [sp, #8]
 8003054:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003056:	9301      	str	r3, [sp, #4]
 8003058:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800305a:	9300      	str	r3, [sp, #0]
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	68b9      	ldr	r1, [r7, #8]
 8003060:	68f8      	ldr	r0, [r7, #12]
 8003062:	f000 f80e 	bl	8003082 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8003066:	69f8      	ldr	r0, [r7, #28]
 8003068:	f000 f8a2 	bl	80031b0 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800306c:	2301      	movs	r3, #1
 800306e:	61bb      	str	r3, [r7, #24]
 8003070:	e002      	b.n	8003078 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003072:	f04f 33ff 	mov.w	r3, #4294967295
 8003076:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8003078:	69bb      	ldr	r3, [r7, #24]
    }
 800307a:	4618      	mov	r0, r3
 800307c:	3720      	adds	r7, #32
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}

08003082 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8003082:	b580      	push	{r7, lr}
 8003084:	b088      	sub	sp, #32
 8003086:	af00      	add	r7, sp, #0
 8003088:	60f8      	str	r0, [r7, #12]
 800308a:	60b9      	str	r1, [r7, #8]
 800308c:	607a      	str	r2, [r7, #4]
 800308e:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003092:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	009b      	lsls	r3, r3, #2
 8003098:	461a      	mov	r2, r3
 800309a:	21a5      	movs	r1, #165	; 0xa5
 800309c:	f003 fcc2 	bl	8006a24 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80030a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80030aa:	3b01      	subs	r3, #1
 80030ac:	009b      	lsls	r3, r3, #2
 80030ae:	4413      	add	r3, r2
 80030b0:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80030b2:	69bb      	ldr	r3, [r7, #24]
 80030b4:	f023 0307 	bic.w	r3, r3, #7
 80030b8:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80030ba:	69bb      	ldr	r3, [r7, #24]
 80030bc:	f003 0307 	and.w	r3, r3, #7
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d00a      	beq.n	80030da <prvInitialiseNewTask+0x58>
        __asm volatile
 80030c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030c8:	f383 8811 	msr	BASEPRI, r3
 80030cc:	f3bf 8f6f 	isb	sy
 80030d0:	f3bf 8f4f 	dsb	sy
 80030d4:	617b      	str	r3, [r7, #20]
    }
 80030d6:	bf00      	nop
 80030d8:	e7fe      	b.n	80030d8 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d01f      	beq.n	8003120 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80030e0:	2300      	movs	r3, #0
 80030e2:	61fb      	str	r3, [r7, #28]
 80030e4:	e012      	b.n	800310c <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80030e6:	68ba      	ldr	r2, [r7, #8]
 80030e8:	69fb      	ldr	r3, [r7, #28]
 80030ea:	4413      	add	r3, r2
 80030ec:	7819      	ldrb	r1, [r3, #0]
 80030ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80030f0:	69fb      	ldr	r3, [r7, #28]
 80030f2:	4413      	add	r3, r2
 80030f4:	3334      	adds	r3, #52	; 0x34
 80030f6:	460a      	mov	r2, r1
 80030f8:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80030fa:	68ba      	ldr	r2, [r7, #8]
 80030fc:	69fb      	ldr	r3, [r7, #28]
 80030fe:	4413      	add	r3, r2
 8003100:	781b      	ldrb	r3, [r3, #0]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d006      	beq.n	8003114 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003106:	69fb      	ldr	r3, [r7, #28]
 8003108:	3301      	adds	r3, #1
 800310a:	61fb      	str	r3, [r7, #28]
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	2b09      	cmp	r3, #9
 8003110:	d9e9      	bls.n	80030e6 <prvInitialiseNewTask+0x64>
 8003112:	e000      	b.n	8003116 <prvInitialiseNewTask+0x94>
            {
                break;
 8003114:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003118:	2200      	movs	r2, #0
 800311a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800311e:	e003      	b.n	8003128 <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003120:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003122:	2200      	movs	r2, #0
 8003124:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800312a:	2b04      	cmp	r3, #4
 800312c:	d901      	bls.n	8003132 <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800312e:	2304      	movs	r3, #4
 8003130:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8003132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003134:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003136:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8003138:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800313a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800313c:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 800313e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003140:	2200      	movs	r2, #0
 8003142:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003146:	3304      	adds	r3, #4
 8003148:	4618      	mov	r0, r3
 800314a:	f7ff f96b 	bl	8002424 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800314e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003150:	3318      	adds	r3, #24
 8003152:	4618      	mov	r0, r3
 8003154:	f7ff f966 	bl	8002424 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800315a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800315c:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800315e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003160:	f1c3 0205 	rsb	r2, r3, #5
 8003164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003166:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800316a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800316c:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 800316e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003170:	3350      	adds	r3, #80	; 0x50
 8003172:	2204      	movs	r2, #4
 8003174:	2100      	movs	r1, #0
 8003176:	4618      	mov	r0, r3
 8003178:	f003 fc54 	bl	8006a24 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 800317c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800317e:	3354      	adds	r3, #84	; 0x54
 8003180:	2201      	movs	r2, #1
 8003182:	2100      	movs	r1, #0
 8003184:	4618      	mov	r0, r3
 8003186:	f003 fc4d 	bl	8006a24 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800318a:	683a      	ldr	r2, [r7, #0]
 800318c:	68f9      	ldr	r1, [r7, #12]
 800318e:	69b8      	ldr	r0, [r7, #24]
 8003190:	f001 f968 	bl	8004464 <pxPortInitialiseStack>
 8003194:	4602      	mov	r2, r0
 8003196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003198:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 800319a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800319c:	2b00      	cmp	r3, #0
 800319e:	d002      	beq.n	80031a6 <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80031a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80031a4:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80031a6:	bf00      	nop
 80031a8:	3720      	adds	r7, #32
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}
	...

080031b0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80031b0:	b5b0      	push	{r4, r5, r7, lr}
 80031b2:	b084      	sub	sp, #16
 80031b4:	af02      	add	r7, sp, #8
 80031b6:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80031b8:	f001 fa86 	bl	80046c8 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80031bc:	4b3b      	ldr	r3, [pc, #236]	; (80032ac <prvAddNewTaskToReadyList+0xfc>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	3301      	adds	r3, #1
 80031c2:	4a3a      	ldr	r2, [pc, #232]	; (80032ac <prvAddNewTaskToReadyList+0xfc>)
 80031c4:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80031c6:	4b3a      	ldr	r3, [pc, #232]	; (80032b0 <prvAddNewTaskToReadyList+0x100>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d109      	bne.n	80031e2 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80031ce:	4a38      	ldr	r2, [pc, #224]	; (80032b0 <prvAddNewTaskToReadyList+0x100>)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80031d4:	4b35      	ldr	r3, [pc, #212]	; (80032ac <prvAddNewTaskToReadyList+0xfc>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	2b01      	cmp	r3, #1
 80031da:	d110      	bne.n	80031fe <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80031dc:	f000 fc24 	bl	8003a28 <prvInitialiseTaskLists>
 80031e0:	e00d      	b.n	80031fe <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80031e2:	4b34      	ldr	r3, [pc, #208]	; (80032b4 <prvAddNewTaskToReadyList+0x104>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d109      	bne.n	80031fe <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80031ea:	4b31      	ldr	r3, [pc, #196]	; (80032b0 <prvAddNewTaskToReadyList+0x100>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031f4:	429a      	cmp	r2, r3
 80031f6:	d802      	bhi.n	80031fe <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80031f8:	4a2d      	ldr	r2, [pc, #180]	; (80032b0 <prvAddNewTaskToReadyList+0x100>)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80031fe:	4b2e      	ldr	r3, [pc, #184]	; (80032b8 <prvAddNewTaskToReadyList+0x108>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	3301      	adds	r3, #1
 8003204:	4a2c      	ldr	r2, [pc, #176]	; (80032b8 <prvAddNewTaskToReadyList+0x108>)
 8003206:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003208:	4b2b      	ldr	r3, [pc, #172]	; (80032b8 <prvAddNewTaskToReadyList+0x108>)
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d016      	beq.n	8003244 <prvAddNewTaskToReadyList+0x94>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	4618      	mov	r0, r3
 800321a:	f003 f805 	bl	8006228 <SEGGER_SYSVIEW_OnTaskCreate>
 800321e:	6878      	ldr	r0, [r7, #4]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800322e:	461d      	mov	r5, r3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	461c      	mov	r4, r3
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800323a:	1ae3      	subs	r3, r4, r3
 800323c:	9300      	str	r3, [sp, #0]
 800323e:	462b      	mov	r3, r5
 8003240:	f003 fb24 	bl	800688c <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	4618      	mov	r0, r3
 8003248:	f003 f872 	bl	8006330 <SEGGER_SYSVIEW_OnTaskStartReady>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003250:	2201      	movs	r2, #1
 8003252:	409a      	lsls	r2, r3
 8003254:	4b19      	ldr	r3, [pc, #100]	; (80032bc <prvAddNewTaskToReadyList+0x10c>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4313      	orrs	r3, r2
 800325a:	4a18      	ldr	r2, [pc, #96]	; (80032bc <prvAddNewTaskToReadyList+0x10c>)
 800325c:	6013      	str	r3, [r2, #0]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003262:	4613      	mov	r3, r2
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	4413      	add	r3, r2
 8003268:	009b      	lsls	r3, r3, #2
 800326a:	4a15      	ldr	r2, [pc, #84]	; (80032c0 <prvAddNewTaskToReadyList+0x110>)
 800326c:	441a      	add	r2, r3
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	3304      	adds	r3, #4
 8003272:	4619      	mov	r1, r3
 8003274:	4610      	mov	r0, r2
 8003276:	f7ff f8e2 	bl	800243e <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 800327a:	f001 fa55 	bl	8004728 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 800327e:	4b0d      	ldr	r3, [pc, #52]	; (80032b4 <prvAddNewTaskToReadyList+0x104>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d00e      	beq.n	80032a4 <prvAddNewTaskToReadyList+0xf4>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003286:	4b0a      	ldr	r3, [pc, #40]	; (80032b0 <prvAddNewTaskToReadyList+0x100>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003290:	429a      	cmp	r2, r3
 8003292:	d207      	bcs.n	80032a4 <prvAddNewTaskToReadyList+0xf4>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8003294:	4b0b      	ldr	r3, [pc, #44]	; (80032c4 <prvAddNewTaskToReadyList+0x114>)
 8003296:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800329a:	601a      	str	r2, [r3, #0]
 800329c:	f3bf 8f4f 	dsb	sy
 80032a0:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80032a4:	bf00      	nop
 80032a6:	3708      	adds	r7, #8
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bdb0      	pop	{r4, r5, r7, pc}
 80032ac:	200001a8 	.word	0x200001a8
 80032b0:	200000d0 	.word	0x200000d0
 80032b4:	200001b4 	.word	0x200001b4
 80032b8:	200001c4 	.word	0x200001c4
 80032bc:	200001b0 	.word	0x200001b0
 80032c0:	200000d4 	.word	0x200000d4
 80032c4:	e000ed04 	.word	0xe000ed04

080032c8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b086      	sub	sp, #24
 80032cc:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 80032ce:	4b27      	ldr	r3, [pc, #156]	; (800336c <vTaskStartScheduler+0xa4>)
 80032d0:	9301      	str	r3, [sp, #4]
 80032d2:	2300      	movs	r3, #0
 80032d4:	9300      	str	r3, [sp, #0]
 80032d6:	2300      	movs	r3, #0
 80032d8:	2282      	movs	r2, #130	; 0x82
 80032da:	4925      	ldr	r1, [pc, #148]	; (8003370 <vTaskStartScheduler+0xa8>)
 80032dc:	4825      	ldr	r0, [pc, #148]	; (8003374 <vTaskStartScheduler+0xac>)
 80032de:	f7ff fe8f 	bl	8003000 <xTaskCreate>
 80032e2:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d102      	bne.n	80032f0 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 80032ea:	f000 fd4d 	bl	8003d88 <xTimerCreateTimerTask>
 80032ee:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2b01      	cmp	r3, #1
 80032f4:	d124      	bne.n	8003340 <vTaskStartScheduler+0x78>
        __asm volatile
 80032f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032fa:	f383 8811 	msr	BASEPRI, r3
 80032fe:	f3bf 8f6f 	isb	sy
 8003302:	f3bf 8f4f 	dsb	sy
 8003306:	60bb      	str	r3, [r7, #8]
    }
 8003308:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 800330a:	4b1b      	ldr	r3, [pc, #108]	; (8003378 <vTaskStartScheduler+0xb0>)
 800330c:	f04f 32ff 	mov.w	r2, #4294967295
 8003310:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8003312:	4b1a      	ldr	r3, [pc, #104]	; (800337c <vTaskStartScheduler+0xb4>)
 8003314:	2201      	movs	r2, #1
 8003316:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003318:	4b19      	ldr	r3, [pc, #100]	; (8003380 <vTaskStartScheduler+0xb8>)
 800331a:	2200      	movs	r2, #0
 800331c:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 800331e:	4b19      	ldr	r3, [pc, #100]	; (8003384 <vTaskStartScheduler+0xbc>)
 8003320:	681a      	ldr	r2, [r3, #0]
 8003322:	4b12      	ldr	r3, [pc, #72]	; (800336c <vTaskStartScheduler+0xa4>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	429a      	cmp	r2, r3
 8003328:	d102      	bne.n	8003330 <vTaskStartScheduler+0x68>
 800332a:	f002 ff61 	bl	80061f0 <SEGGER_SYSVIEW_OnIdle>
 800332e:	e004      	b.n	800333a <vTaskStartScheduler+0x72>
 8003330:	4b14      	ldr	r3, [pc, #80]	; (8003384 <vTaskStartScheduler+0xbc>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4618      	mov	r0, r3
 8003336:	f002 ffb9 	bl	80062ac <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 800333a:	f001 f923 	bl	8004584 <xPortStartScheduler>
 800333e:	e00e      	b.n	800335e <vTaskStartScheduler+0x96>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003346:	d10a      	bne.n	800335e <vTaskStartScheduler+0x96>
        __asm volatile
 8003348:	f04f 0350 	mov.w	r3, #80	; 0x50
 800334c:	f383 8811 	msr	BASEPRI, r3
 8003350:	f3bf 8f6f 	isb	sy
 8003354:	f3bf 8f4f 	dsb	sy
 8003358:	607b      	str	r3, [r7, #4]
    }
 800335a:	bf00      	nop
 800335c:	e7fe      	b.n	800335c <vTaskStartScheduler+0x94>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800335e:	4b0a      	ldr	r3, [pc, #40]	; (8003388 <vTaskStartScheduler+0xc0>)
 8003360:	681b      	ldr	r3, [r3, #0]
}
 8003362:	bf00      	nop
 8003364:	3710      	adds	r7, #16
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}
 800336a:	bf00      	nop
 800336c:	200001cc 	.word	0x200001cc
 8003370:	08006a90 	.word	0x08006a90
 8003374:	080039f9 	.word	0x080039f9
 8003378:	200001c8 	.word	0x200001c8
 800337c:	200001b4 	.word	0x200001b4
 8003380:	200001ac 	.word	0x200001ac
 8003384:	200000d0 	.word	0x200000d0
 8003388:	2000001c 	.word	0x2000001c

0800338c <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800338c:	b480      	push	{r7}
 800338e:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8003390:	4b04      	ldr	r3, [pc, #16]	; (80033a4 <vTaskSuspendAll+0x18>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	3301      	adds	r3, #1
 8003396:	4a03      	ldr	r2, [pc, #12]	; (80033a4 <vTaskSuspendAll+0x18>)
 8003398:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800339a:	bf00      	nop
 800339c:	46bd      	mov	sp, r7
 800339e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a2:	4770      	bx	lr
 80033a4:	200001d0 	.word	0x200001d0

080033a8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b084      	sub	sp, #16
 80033ac:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80033ae:	2300      	movs	r3, #0
 80033b0:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 80033b2:	2300      	movs	r3, #0
 80033b4:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80033b6:	4b43      	ldr	r3, [pc, #268]	; (80034c4 <xTaskResumeAll+0x11c>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d10a      	bne.n	80033d4 <xTaskResumeAll+0x2c>
        __asm volatile
 80033be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033c2:	f383 8811 	msr	BASEPRI, r3
 80033c6:	f3bf 8f6f 	isb	sy
 80033ca:	f3bf 8f4f 	dsb	sy
 80033ce:	603b      	str	r3, [r7, #0]
    }
 80033d0:	bf00      	nop
 80033d2:	e7fe      	b.n	80033d2 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80033d4:	f001 f978 	bl	80046c8 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80033d8:	4b3a      	ldr	r3, [pc, #232]	; (80034c4 <xTaskResumeAll+0x11c>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	3b01      	subs	r3, #1
 80033de:	4a39      	ldr	r2, [pc, #228]	; (80034c4 <xTaskResumeAll+0x11c>)
 80033e0:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80033e2:	4b38      	ldr	r3, [pc, #224]	; (80034c4 <xTaskResumeAll+0x11c>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d165      	bne.n	80034b6 <xTaskResumeAll+0x10e>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80033ea:	4b37      	ldr	r3, [pc, #220]	; (80034c8 <xTaskResumeAll+0x120>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d061      	beq.n	80034b6 <xTaskResumeAll+0x10e>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80033f2:	e032      	b.n	800345a <xTaskResumeAll+0xb2>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80033f4:	4b35      	ldr	r3, [pc, #212]	; (80034cc <xTaskResumeAll+0x124>)
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	68db      	ldr	r3, [r3, #12]
 80033fa:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	3318      	adds	r3, #24
 8003400:	4618      	mov	r0, r3
 8003402:	f7ff f879 	bl	80024f8 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	3304      	adds	r3, #4
 800340a:	4618      	mov	r0, r3
 800340c:	f7ff f874 	bl	80024f8 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	4618      	mov	r0, r3
 8003414:	f002 ff8c 	bl	8006330 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800341c:	2201      	movs	r2, #1
 800341e:	409a      	lsls	r2, r3
 8003420:	4b2b      	ldr	r3, [pc, #172]	; (80034d0 <xTaskResumeAll+0x128>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4313      	orrs	r3, r2
 8003426:	4a2a      	ldr	r2, [pc, #168]	; (80034d0 <xTaskResumeAll+0x128>)
 8003428:	6013      	str	r3, [r2, #0]
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800342e:	4613      	mov	r3, r2
 8003430:	009b      	lsls	r3, r3, #2
 8003432:	4413      	add	r3, r2
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	4a27      	ldr	r2, [pc, #156]	; (80034d4 <xTaskResumeAll+0x12c>)
 8003438:	441a      	add	r2, r3
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	3304      	adds	r3, #4
 800343e:	4619      	mov	r1, r3
 8003440:	4610      	mov	r0, r2
 8003442:	f7fe fffc 	bl	800243e <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800344a:	4b23      	ldr	r3, [pc, #140]	; (80034d8 <xTaskResumeAll+0x130>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003450:	429a      	cmp	r2, r3
 8003452:	d302      	bcc.n	800345a <xTaskResumeAll+0xb2>
                    {
                        xYieldPending = pdTRUE;
 8003454:	4b21      	ldr	r3, [pc, #132]	; (80034dc <xTaskResumeAll+0x134>)
 8003456:	2201      	movs	r2, #1
 8003458:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800345a:	4b1c      	ldr	r3, [pc, #112]	; (80034cc <xTaskResumeAll+0x124>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d1c8      	bne.n	80033f4 <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d001      	beq.n	800346c <xTaskResumeAll+0xc4>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8003468:	f000 fb5c 	bl	8003b24 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800346c:	4b1c      	ldr	r3, [pc, #112]	; (80034e0 <xTaskResumeAll+0x138>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d010      	beq.n	800349a <xTaskResumeAll+0xf2>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8003478:	f000 f858 	bl	800352c <xTaskIncrementTick>
 800347c:	4603      	mov	r3, r0
 800347e:	2b00      	cmp	r3, #0
 8003480:	d002      	beq.n	8003488 <xTaskResumeAll+0xe0>
                            {
                                xYieldPending = pdTRUE;
 8003482:	4b16      	ldr	r3, [pc, #88]	; (80034dc <xTaskResumeAll+0x134>)
 8003484:	2201      	movs	r2, #1
 8003486:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	3b01      	subs	r3, #1
 800348c:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d1f1      	bne.n	8003478 <xTaskResumeAll+0xd0>

                        xPendedTicks = 0;
 8003494:	4b12      	ldr	r3, [pc, #72]	; (80034e0 <xTaskResumeAll+0x138>)
 8003496:	2200      	movs	r2, #0
 8003498:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 800349a:	4b10      	ldr	r3, [pc, #64]	; (80034dc <xTaskResumeAll+0x134>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d009      	beq.n	80034b6 <xTaskResumeAll+0x10e>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 80034a2:	2301      	movs	r3, #1
 80034a4:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 80034a6:	4b0f      	ldr	r3, [pc, #60]	; (80034e4 <xTaskResumeAll+0x13c>)
 80034a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034ac:	601a      	str	r2, [r3, #0]
 80034ae:	f3bf 8f4f 	dsb	sy
 80034b2:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 80034b6:	f001 f937 	bl	8004728 <vPortExitCritical>

    return xAlreadyYielded;
 80034ba:	68bb      	ldr	r3, [r7, #8]
}
 80034bc:	4618      	mov	r0, r3
 80034be:	3710      	adds	r7, #16
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}
 80034c4:	200001d0 	.word	0x200001d0
 80034c8:	200001a8 	.word	0x200001a8
 80034cc:	20000168 	.word	0x20000168
 80034d0:	200001b0 	.word	0x200001b0
 80034d4:	200000d4 	.word	0x200000d4
 80034d8:	200000d0 	.word	0x200000d0
 80034dc:	200001bc 	.word	0x200001bc
 80034e0:	200001b8 	.word	0x200001b8
 80034e4:	e000ed04 	.word	0xe000ed04

080034e8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80034e8:	b480      	push	{r7}
 80034ea:	b083      	sub	sp, #12
 80034ec:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80034ee:	4b05      	ldr	r3, [pc, #20]	; (8003504 <xTaskGetTickCount+0x1c>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 80034f4:	687b      	ldr	r3, [r7, #4]
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	370c      	adds	r7, #12
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr
 8003502:	bf00      	nop
 8003504:	200001ac 	.word	0x200001ac

08003508 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b082      	sub	sp, #8
 800350c:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800350e:	f001 f9c5 	bl	800489c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8003512:	2300      	movs	r3, #0
 8003514:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8003516:	4b04      	ldr	r3, [pc, #16]	; (8003528 <xTaskGetTickCountFromISR+0x20>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 800351c:	683b      	ldr	r3, [r7, #0]
}
 800351e:	4618      	mov	r0, r3
 8003520:	3708      	adds	r7, #8
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	200001ac 	.word	0x200001ac

0800352c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b086      	sub	sp, #24
 8003530:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8003532:	2300      	movs	r3, #0
 8003534:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003536:	4b50      	ldr	r3, [pc, #320]	; (8003678 <xTaskIncrementTick+0x14c>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	2b00      	cmp	r3, #0
 800353c:	f040 8092 	bne.w	8003664 <xTaskIncrementTick+0x138>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003540:	4b4e      	ldr	r3, [pc, #312]	; (800367c <xTaskIncrementTick+0x150>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	3301      	adds	r3, #1
 8003546:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8003548:	4a4c      	ldr	r2, [pc, #304]	; (800367c <xTaskIncrementTick+0x150>)
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d120      	bne.n	8003596 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8003554:	4b4a      	ldr	r3, [pc, #296]	; (8003680 <xTaskIncrementTick+0x154>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d00a      	beq.n	8003574 <xTaskIncrementTick+0x48>
        __asm volatile
 800355e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003562:	f383 8811 	msr	BASEPRI, r3
 8003566:	f3bf 8f6f 	isb	sy
 800356a:	f3bf 8f4f 	dsb	sy
 800356e:	603b      	str	r3, [r7, #0]
    }
 8003570:	bf00      	nop
 8003572:	e7fe      	b.n	8003572 <xTaskIncrementTick+0x46>
 8003574:	4b42      	ldr	r3, [pc, #264]	; (8003680 <xTaskIncrementTick+0x154>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	60fb      	str	r3, [r7, #12]
 800357a:	4b42      	ldr	r3, [pc, #264]	; (8003684 <xTaskIncrementTick+0x158>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a40      	ldr	r2, [pc, #256]	; (8003680 <xTaskIncrementTick+0x154>)
 8003580:	6013      	str	r3, [r2, #0]
 8003582:	4a40      	ldr	r2, [pc, #256]	; (8003684 <xTaskIncrementTick+0x158>)
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	6013      	str	r3, [r2, #0]
 8003588:	4b3f      	ldr	r3, [pc, #252]	; (8003688 <xTaskIncrementTick+0x15c>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	3301      	adds	r3, #1
 800358e:	4a3e      	ldr	r2, [pc, #248]	; (8003688 <xTaskIncrementTick+0x15c>)
 8003590:	6013      	str	r3, [r2, #0]
 8003592:	f000 fac7 	bl	8003b24 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8003596:	4b3d      	ldr	r3, [pc, #244]	; (800368c <xTaskIncrementTick+0x160>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	693a      	ldr	r2, [r7, #16]
 800359c:	429a      	cmp	r2, r3
 800359e:	d34c      	bcc.n	800363a <xTaskIncrementTick+0x10e>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80035a0:	4b37      	ldr	r3, [pc, #220]	; (8003680 <xTaskIncrementTick+0x154>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d104      	bne.n	80035b4 <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80035aa:	4b38      	ldr	r3, [pc, #224]	; (800368c <xTaskIncrementTick+0x160>)
 80035ac:	f04f 32ff 	mov.w	r2, #4294967295
 80035b0:	601a      	str	r2, [r3, #0]
                    break;
 80035b2:	e042      	b.n	800363a <xTaskIncrementTick+0x10e>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80035b4:	4b32      	ldr	r3, [pc, #200]	; (8003680 <xTaskIncrementTick+0x154>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	68db      	ldr	r3, [r3, #12]
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 80035c4:	693a      	ldr	r2, [r7, #16]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d203      	bcs.n	80035d4 <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80035cc:	4a2f      	ldr	r2, [pc, #188]	; (800368c <xTaskIncrementTick+0x160>)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80035d2:	e032      	b.n	800363a <xTaskIncrementTick+0x10e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	3304      	adds	r3, #4
 80035d8:	4618      	mov	r0, r3
 80035da:	f7fe ff8d 	bl	80024f8 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d004      	beq.n	80035f0 <xTaskIncrementTick+0xc4>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	3318      	adds	r3, #24
 80035ea:	4618      	mov	r0, r3
 80035ec:	f7fe ff84 	bl	80024f8 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	4618      	mov	r0, r3
 80035f4:	f002 fe9c 	bl	8006330 <SEGGER_SYSVIEW_OnTaskStartReady>
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035fc:	2201      	movs	r2, #1
 80035fe:	409a      	lsls	r2, r3
 8003600:	4b23      	ldr	r3, [pc, #140]	; (8003690 <xTaskIncrementTick+0x164>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4313      	orrs	r3, r2
 8003606:	4a22      	ldr	r2, [pc, #136]	; (8003690 <xTaskIncrementTick+0x164>)
 8003608:	6013      	str	r3, [r2, #0]
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800360e:	4613      	mov	r3, r2
 8003610:	009b      	lsls	r3, r3, #2
 8003612:	4413      	add	r3, r2
 8003614:	009b      	lsls	r3, r3, #2
 8003616:	4a1f      	ldr	r2, [pc, #124]	; (8003694 <xTaskIncrementTick+0x168>)
 8003618:	441a      	add	r2, r3
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	3304      	adds	r3, #4
 800361e:	4619      	mov	r1, r3
 8003620:	4610      	mov	r0, r2
 8003622:	f7fe ff0c 	bl	800243e <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003626:	68bb      	ldr	r3, [r7, #8]
 8003628:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800362a:	4b1b      	ldr	r3, [pc, #108]	; (8003698 <xTaskIncrementTick+0x16c>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003630:	429a      	cmp	r2, r3
 8003632:	d3b5      	bcc.n	80035a0 <xTaskIncrementTick+0x74>
                            {
                                xSwitchRequired = pdTRUE;
 8003634:	2301      	movs	r3, #1
 8003636:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003638:	e7b2      	b.n	80035a0 <xTaskIncrementTick+0x74>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800363a:	4b17      	ldr	r3, [pc, #92]	; (8003698 <xTaskIncrementTick+0x16c>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003640:	4914      	ldr	r1, [pc, #80]	; (8003694 <xTaskIncrementTick+0x168>)
 8003642:	4613      	mov	r3, r2
 8003644:	009b      	lsls	r3, r3, #2
 8003646:	4413      	add	r3, r2
 8003648:	009b      	lsls	r3, r3, #2
 800364a:	440b      	add	r3, r1
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	2b01      	cmp	r3, #1
 8003650:	d901      	bls.n	8003656 <xTaskIncrementTick+0x12a>
                {
                    xSwitchRequired = pdTRUE;
 8003652:	2301      	movs	r3, #1
 8003654:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8003656:	4b11      	ldr	r3, [pc, #68]	; (800369c <xTaskIncrementTick+0x170>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d007      	beq.n	800366e <xTaskIncrementTick+0x142>
                {
                    xSwitchRequired = pdTRUE;
 800365e:	2301      	movs	r3, #1
 8003660:	617b      	str	r3, [r7, #20]
 8003662:	e004      	b.n	800366e <xTaskIncrementTick+0x142>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8003664:	4b0e      	ldr	r3, [pc, #56]	; (80036a0 <xTaskIncrementTick+0x174>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	3301      	adds	r3, #1
 800366a:	4a0d      	ldr	r2, [pc, #52]	; (80036a0 <xTaskIncrementTick+0x174>)
 800366c:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 800366e:	697b      	ldr	r3, [r7, #20]
}
 8003670:	4618      	mov	r0, r3
 8003672:	3718      	adds	r7, #24
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}
 8003678:	200001d0 	.word	0x200001d0
 800367c:	200001ac 	.word	0x200001ac
 8003680:	20000160 	.word	0x20000160
 8003684:	20000164 	.word	0x20000164
 8003688:	200001c0 	.word	0x200001c0
 800368c:	200001c8 	.word	0x200001c8
 8003690:	200001b0 	.word	0x200001b0
 8003694:	200000d4 	.word	0x200000d4
 8003698:	200000d0 	.word	0x200000d0
 800369c:	200001bc 	.word	0x200001bc
 80036a0:	200001b8 	.word	0x200001b8

080036a4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b086      	sub	sp, #24
 80036a8:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80036aa:	4b2d      	ldr	r3, [pc, #180]	; (8003760 <vTaskSwitchContext+0xbc>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d003      	beq.n	80036ba <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80036b2:	4b2c      	ldr	r3, [pc, #176]	; (8003764 <vTaskSwitchContext+0xc0>)
 80036b4:	2201      	movs	r2, #1
 80036b6:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 80036b8:	e04d      	b.n	8003756 <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 80036ba:	4b2a      	ldr	r3, [pc, #168]	; (8003764 <vTaskSwitchContext+0xc0>)
 80036bc:	2200      	movs	r2, #0
 80036be:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80036c0:	4b29      	ldr	r3, [pc, #164]	; (8003768 <vTaskSwitchContext+0xc4>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	fab3 f383 	clz	r3, r3
 80036cc:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80036ce:	7afb      	ldrb	r3, [r7, #11]
 80036d0:	f1c3 031f 	rsb	r3, r3, #31
 80036d4:	617b      	str	r3, [r7, #20]
 80036d6:	4925      	ldr	r1, [pc, #148]	; (800376c <vTaskSwitchContext+0xc8>)
 80036d8:	697a      	ldr	r2, [r7, #20]
 80036da:	4613      	mov	r3, r2
 80036dc:	009b      	lsls	r3, r3, #2
 80036de:	4413      	add	r3, r2
 80036e0:	009b      	lsls	r3, r3, #2
 80036e2:	440b      	add	r3, r1
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d10a      	bne.n	8003700 <vTaskSwitchContext+0x5c>
        __asm volatile
 80036ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036ee:	f383 8811 	msr	BASEPRI, r3
 80036f2:	f3bf 8f6f 	isb	sy
 80036f6:	f3bf 8f4f 	dsb	sy
 80036fa:	607b      	str	r3, [r7, #4]
    }
 80036fc:	bf00      	nop
 80036fe:	e7fe      	b.n	80036fe <vTaskSwitchContext+0x5a>
 8003700:	697a      	ldr	r2, [r7, #20]
 8003702:	4613      	mov	r3, r2
 8003704:	009b      	lsls	r3, r3, #2
 8003706:	4413      	add	r3, r2
 8003708:	009b      	lsls	r3, r3, #2
 800370a:	4a18      	ldr	r2, [pc, #96]	; (800376c <vTaskSwitchContext+0xc8>)
 800370c:	4413      	add	r3, r2
 800370e:	613b      	str	r3, [r7, #16]
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	685a      	ldr	r2, [r3, #4]
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	605a      	str	r2, [r3, #4]
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	685a      	ldr	r2, [r3, #4]
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	3308      	adds	r3, #8
 8003722:	429a      	cmp	r2, r3
 8003724:	d104      	bne.n	8003730 <vTaskSwitchContext+0x8c>
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	685a      	ldr	r2, [r3, #4]
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	605a      	str	r2, [r3, #4]
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	4a0e      	ldr	r2, [pc, #56]	; (8003770 <vTaskSwitchContext+0xcc>)
 8003738:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 800373a:	4b0d      	ldr	r3, [pc, #52]	; (8003770 <vTaskSwitchContext+0xcc>)
 800373c:	681a      	ldr	r2, [r3, #0]
 800373e:	4b0d      	ldr	r3, [pc, #52]	; (8003774 <vTaskSwitchContext+0xd0>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	429a      	cmp	r2, r3
 8003744:	d102      	bne.n	800374c <vTaskSwitchContext+0xa8>
 8003746:	f002 fd53 	bl	80061f0 <SEGGER_SYSVIEW_OnIdle>
}
 800374a:	e004      	b.n	8003756 <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 800374c:	4b08      	ldr	r3, [pc, #32]	; (8003770 <vTaskSwitchContext+0xcc>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4618      	mov	r0, r3
 8003752:	f002 fdab 	bl	80062ac <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8003756:	bf00      	nop
 8003758:	3718      	adds	r7, #24
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
 800375e:	bf00      	nop
 8003760:	200001d0 	.word	0x200001d0
 8003764:	200001bc 	.word	0x200001bc
 8003768:	200001b0 	.word	0x200001b0
 800376c:	200000d4 	.word	0x200000d4
 8003770:	200000d0 	.word	0x200000d0
 8003774:	200001cc 	.word	0x200001cc

08003778 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b084      	sub	sp, #16
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
 8003780:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d10a      	bne.n	800379e <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8003788:	f04f 0350 	mov.w	r3, #80	; 0x50
 800378c:	f383 8811 	msr	BASEPRI, r3
 8003790:	f3bf 8f6f 	isb	sy
 8003794:	f3bf 8f4f 	dsb	sy
 8003798:	60fb      	str	r3, [r7, #12]
    }
 800379a:	bf00      	nop
 800379c:	e7fe      	b.n	800379c <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800379e:	4b07      	ldr	r3, [pc, #28]	; (80037bc <vTaskPlaceOnEventList+0x44>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	3318      	adds	r3, #24
 80037a4:	4619      	mov	r1, r3
 80037a6:	6878      	ldr	r0, [r7, #4]
 80037a8:	f7fe fe6d 	bl	8002486 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80037ac:	2101      	movs	r1, #1
 80037ae:	6838      	ldr	r0, [r7, #0]
 80037b0:	f000 fa72 	bl	8003c98 <prvAddCurrentTaskToDelayedList>
}
 80037b4:	bf00      	nop
 80037b6:	3710      	adds	r7, #16
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	200000d0 	.word	0x200000d0

080037c0 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b086      	sub	sp, #24
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	60f8      	str	r0, [r7, #12]
 80037c8:	60b9      	str	r1, [r7, #8]
 80037ca:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d10a      	bne.n	80037e8 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 80037d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037d6:	f383 8811 	msr	BASEPRI, r3
 80037da:	f3bf 8f6f 	isb	sy
 80037de:	f3bf 8f4f 	dsb	sy
 80037e2:	617b      	str	r3, [r7, #20]
    }
 80037e4:	bf00      	nop
 80037e6:	e7fe      	b.n	80037e6 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80037e8:	4b0b      	ldr	r3, [pc, #44]	; (8003818 <vTaskPlaceOnEventListRestricted+0x58>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	3318      	adds	r3, #24
 80037ee:	4619      	mov	r1, r3
 80037f0:	68f8      	ldr	r0, [r7, #12]
 80037f2:	f7fe fe24 	bl	800243e <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d002      	beq.n	8003802 <vTaskPlaceOnEventListRestricted+0x42>
        {
            xTicksToWait = portMAX_DELAY;
 80037fc:	f04f 33ff 	mov.w	r3, #4294967295
 8003800:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8003802:	2024      	movs	r0, #36	; 0x24
 8003804:	f001 fff6 	bl	80057f4 <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003808:	6879      	ldr	r1, [r7, #4]
 800380a:	68b8      	ldr	r0, [r7, #8]
 800380c:	f000 fa44 	bl	8003c98 <prvAddCurrentTaskToDelayedList>
    }
 8003810:	bf00      	nop
 8003812:	3718      	adds	r7, #24
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}
 8003818:	200000d0 	.word	0x200000d0

0800381c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b086      	sub	sp, #24
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	68db      	ldr	r3, [r3, #12]
 8003828:	68db      	ldr	r3, [r3, #12]
 800382a:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 800382c:	693b      	ldr	r3, [r7, #16]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d10a      	bne.n	8003848 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 8003832:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003836:	f383 8811 	msr	BASEPRI, r3
 800383a:	f3bf 8f6f 	isb	sy
 800383e:	f3bf 8f4f 	dsb	sy
 8003842:	60fb      	str	r3, [r7, #12]
    }
 8003844:	bf00      	nop
 8003846:	e7fe      	b.n	8003846 <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	3318      	adds	r3, #24
 800384c:	4618      	mov	r0, r3
 800384e:	f7fe fe53 	bl	80024f8 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003852:	4b1f      	ldr	r3, [pc, #124]	; (80038d0 <xTaskRemoveFromEventList+0xb4>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d120      	bne.n	800389c <xTaskRemoveFromEventList+0x80>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	3304      	adds	r3, #4
 800385e:	4618      	mov	r0, r3
 8003860:	f7fe fe4a 	bl	80024f8 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	4618      	mov	r0, r3
 8003868:	f002 fd62 	bl	8006330 <SEGGER_SYSVIEW_OnTaskStartReady>
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003870:	2201      	movs	r2, #1
 8003872:	409a      	lsls	r2, r3
 8003874:	4b17      	ldr	r3, [pc, #92]	; (80038d4 <xTaskRemoveFromEventList+0xb8>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4313      	orrs	r3, r2
 800387a:	4a16      	ldr	r2, [pc, #88]	; (80038d4 <xTaskRemoveFromEventList+0xb8>)
 800387c:	6013      	str	r3, [r2, #0]
 800387e:	693b      	ldr	r3, [r7, #16]
 8003880:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003882:	4613      	mov	r3, r2
 8003884:	009b      	lsls	r3, r3, #2
 8003886:	4413      	add	r3, r2
 8003888:	009b      	lsls	r3, r3, #2
 800388a:	4a13      	ldr	r2, [pc, #76]	; (80038d8 <xTaskRemoveFromEventList+0xbc>)
 800388c:	441a      	add	r2, r3
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	3304      	adds	r3, #4
 8003892:	4619      	mov	r1, r3
 8003894:	4610      	mov	r0, r2
 8003896:	f7fe fdd2 	bl	800243e <vListInsertEnd>
 800389a:	e005      	b.n	80038a8 <xTaskRemoveFromEventList+0x8c>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	3318      	adds	r3, #24
 80038a0:	4619      	mov	r1, r3
 80038a2:	480e      	ldr	r0, [pc, #56]	; (80038dc <xTaskRemoveFromEventList+0xc0>)
 80038a4:	f7fe fdcb 	bl	800243e <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038ac:	4b0c      	ldr	r3, [pc, #48]	; (80038e0 <xTaskRemoveFromEventList+0xc4>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038b2:	429a      	cmp	r2, r3
 80038b4:	d905      	bls.n	80038c2 <xTaskRemoveFromEventList+0xa6>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 80038b6:	2301      	movs	r3, #1
 80038b8:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 80038ba:	4b0a      	ldr	r3, [pc, #40]	; (80038e4 <xTaskRemoveFromEventList+0xc8>)
 80038bc:	2201      	movs	r2, #1
 80038be:	601a      	str	r2, [r3, #0]
 80038c0:	e001      	b.n	80038c6 <xTaskRemoveFromEventList+0xaa>
    }
    else
    {
        xReturn = pdFALSE;
 80038c2:	2300      	movs	r3, #0
 80038c4:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 80038c6:	697b      	ldr	r3, [r7, #20]
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	3718      	adds	r7, #24
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd80      	pop	{r7, pc}
 80038d0:	200001d0 	.word	0x200001d0
 80038d4:	200001b0 	.word	0x200001b0
 80038d8:	200000d4 	.word	0x200000d4
 80038dc:	20000168 	.word	0x20000168
 80038e0:	200000d0 	.word	0x200000d0
 80038e4:	200001bc 	.word	0x200001bc

080038e8 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80038e8:	b480      	push	{r7}
 80038ea:	b083      	sub	sp, #12
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80038f0:	4b06      	ldr	r3, [pc, #24]	; (800390c <vTaskInternalSetTimeOutState+0x24>)
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80038f8:	4b05      	ldr	r3, [pc, #20]	; (8003910 <vTaskInternalSetTimeOutState+0x28>)
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	605a      	str	r2, [r3, #4]
}
 8003900:	bf00      	nop
 8003902:	370c      	adds	r7, #12
 8003904:	46bd      	mov	sp, r7
 8003906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390a:	4770      	bx	lr
 800390c:	200001c0 	.word	0x200001c0
 8003910:	200001ac 	.word	0x200001ac

08003914 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b088      	sub	sp, #32
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
 800391c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d10a      	bne.n	800393a <xTaskCheckForTimeOut+0x26>
        __asm volatile
 8003924:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003928:	f383 8811 	msr	BASEPRI, r3
 800392c:	f3bf 8f6f 	isb	sy
 8003930:	f3bf 8f4f 	dsb	sy
 8003934:	613b      	str	r3, [r7, #16]
    }
 8003936:	bf00      	nop
 8003938:	e7fe      	b.n	8003938 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d10a      	bne.n	8003956 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8003940:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003944:	f383 8811 	msr	BASEPRI, r3
 8003948:	f3bf 8f6f 	isb	sy
 800394c:	f3bf 8f4f 	dsb	sy
 8003950:	60fb      	str	r3, [r7, #12]
    }
 8003952:	bf00      	nop
 8003954:	e7fe      	b.n	8003954 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 8003956:	f000 feb7 	bl	80046c8 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800395a:	4b1f      	ldr	r3, [pc, #124]	; (80039d8 <xTaskCheckForTimeOut+0xc4>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	69ba      	ldr	r2, [r7, #24]
 8003966:	1ad3      	subs	r3, r2, r3
 8003968:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003972:	d102      	bne.n	800397a <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8003974:	2300      	movs	r3, #0
 8003976:	61fb      	str	r3, [r7, #28]
 8003978:	e026      	b.n	80039c8 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	4b17      	ldr	r3, [pc, #92]	; (80039dc <xTaskCheckForTimeOut+0xc8>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	429a      	cmp	r2, r3
 8003984:	d00a      	beq.n	800399c <xTaskCheckForTimeOut+0x88>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	69ba      	ldr	r2, [r7, #24]
 800398c:	429a      	cmp	r2, r3
 800398e:	d305      	bcc.n	800399c <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8003990:	2301      	movs	r3, #1
 8003992:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	2200      	movs	r2, #0
 8003998:	601a      	str	r2, [r3, #0]
 800399a:	e015      	b.n	80039c8 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	697a      	ldr	r2, [r7, #20]
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d20b      	bcs.n	80039be <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	1ad2      	subs	r2, r2, r3
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80039b2:	6878      	ldr	r0, [r7, #4]
 80039b4:	f7ff ff98 	bl	80038e8 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80039b8:	2300      	movs	r3, #0
 80039ba:	61fb      	str	r3, [r7, #28]
 80039bc:	e004      	b.n	80039c8 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	2200      	movs	r2, #0
 80039c2:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80039c4:	2301      	movs	r3, #1
 80039c6:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 80039c8:	f000 feae 	bl	8004728 <vPortExitCritical>

    return xReturn;
 80039cc:	69fb      	ldr	r3, [r7, #28]
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3720      	adds	r7, #32
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
 80039d6:	bf00      	nop
 80039d8:	200001ac 	.word	0x200001ac
 80039dc:	200001c0 	.word	0x200001c0

080039e0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80039e0:	b480      	push	{r7}
 80039e2:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 80039e4:	4b03      	ldr	r3, [pc, #12]	; (80039f4 <vTaskMissedYield+0x14>)
 80039e6:	2201      	movs	r2, #1
 80039e8:	601a      	str	r2, [r3, #0]
}
 80039ea:	bf00      	nop
 80039ec:	46bd      	mov	sp, r7
 80039ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f2:	4770      	bx	lr
 80039f4:	200001bc 	.word	0x200001bc

080039f8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8003a00:	f000 f852 	bl	8003aa8 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003a04:	4b06      	ldr	r3, [pc, #24]	; (8003a20 <prvIdleTask+0x28>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d9f9      	bls.n	8003a00 <prvIdleTask+0x8>
                {
                    taskYIELD();
 8003a0c:	4b05      	ldr	r3, [pc, #20]	; (8003a24 <prvIdleTask+0x2c>)
 8003a0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a12:	601a      	str	r2, [r3, #0]
 8003a14:	f3bf 8f4f 	dsb	sy
 8003a18:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8003a1c:	e7f0      	b.n	8003a00 <prvIdleTask+0x8>
 8003a1e:	bf00      	nop
 8003a20:	200000d4 	.word	0x200000d4
 8003a24:	e000ed04 	.word	0xe000ed04

08003a28 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b082      	sub	sp, #8
 8003a2c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003a2e:	2300      	movs	r3, #0
 8003a30:	607b      	str	r3, [r7, #4]
 8003a32:	e00c      	b.n	8003a4e <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003a34:	687a      	ldr	r2, [r7, #4]
 8003a36:	4613      	mov	r3, r2
 8003a38:	009b      	lsls	r3, r3, #2
 8003a3a:	4413      	add	r3, r2
 8003a3c:	009b      	lsls	r3, r3, #2
 8003a3e:	4a12      	ldr	r2, [pc, #72]	; (8003a88 <prvInitialiseTaskLists+0x60>)
 8003a40:	4413      	add	r3, r2
 8003a42:	4618      	mov	r0, r3
 8003a44:	f7fe fcce 	bl	80023e4 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	3301      	adds	r3, #1
 8003a4c:	607b      	str	r3, [r7, #4]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2b04      	cmp	r3, #4
 8003a52:	d9ef      	bls.n	8003a34 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8003a54:	480d      	ldr	r0, [pc, #52]	; (8003a8c <prvInitialiseTaskLists+0x64>)
 8003a56:	f7fe fcc5 	bl	80023e4 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8003a5a:	480d      	ldr	r0, [pc, #52]	; (8003a90 <prvInitialiseTaskLists+0x68>)
 8003a5c:	f7fe fcc2 	bl	80023e4 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8003a60:	480c      	ldr	r0, [pc, #48]	; (8003a94 <prvInitialiseTaskLists+0x6c>)
 8003a62:	f7fe fcbf 	bl	80023e4 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8003a66:	480c      	ldr	r0, [pc, #48]	; (8003a98 <prvInitialiseTaskLists+0x70>)
 8003a68:	f7fe fcbc 	bl	80023e4 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8003a6c:	480b      	ldr	r0, [pc, #44]	; (8003a9c <prvInitialiseTaskLists+0x74>)
 8003a6e:	f7fe fcb9 	bl	80023e4 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8003a72:	4b0b      	ldr	r3, [pc, #44]	; (8003aa0 <prvInitialiseTaskLists+0x78>)
 8003a74:	4a05      	ldr	r2, [pc, #20]	; (8003a8c <prvInitialiseTaskLists+0x64>)
 8003a76:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003a78:	4b0a      	ldr	r3, [pc, #40]	; (8003aa4 <prvInitialiseTaskLists+0x7c>)
 8003a7a:	4a05      	ldr	r2, [pc, #20]	; (8003a90 <prvInitialiseTaskLists+0x68>)
 8003a7c:	601a      	str	r2, [r3, #0]
}
 8003a7e:	bf00      	nop
 8003a80:	3708      	adds	r7, #8
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	bf00      	nop
 8003a88:	200000d4 	.word	0x200000d4
 8003a8c:	20000138 	.word	0x20000138
 8003a90:	2000014c 	.word	0x2000014c
 8003a94:	20000168 	.word	0x20000168
 8003a98:	2000017c 	.word	0x2000017c
 8003a9c:	20000194 	.word	0x20000194
 8003aa0:	20000160 	.word	0x20000160
 8003aa4:	20000164 	.word	0x20000164

08003aa8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b082      	sub	sp, #8
 8003aac:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003aae:	e019      	b.n	8003ae4 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8003ab0:	f000 fe0a 	bl	80046c8 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ab4:	4b10      	ldr	r3, [pc, #64]	; (8003af8 <prvCheckTasksWaitingTermination+0x50>)
 8003ab6:	68db      	ldr	r3, [r3, #12]
 8003ab8:	68db      	ldr	r3, [r3, #12]
 8003aba:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	3304      	adds	r3, #4
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	f7fe fd19 	bl	80024f8 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8003ac6:	4b0d      	ldr	r3, [pc, #52]	; (8003afc <prvCheckTasksWaitingTermination+0x54>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	3b01      	subs	r3, #1
 8003acc:	4a0b      	ldr	r2, [pc, #44]	; (8003afc <prvCheckTasksWaitingTermination+0x54>)
 8003ace:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8003ad0:	4b0b      	ldr	r3, [pc, #44]	; (8003b00 <prvCheckTasksWaitingTermination+0x58>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	3b01      	subs	r3, #1
 8003ad6:	4a0a      	ldr	r2, [pc, #40]	; (8003b00 <prvCheckTasksWaitingTermination+0x58>)
 8003ad8:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8003ada:	f000 fe25 	bl	8004728 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f000 f810 	bl	8003b04 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003ae4:	4b06      	ldr	r3, [pc, #24]	; (8003b00 <prvCheckTasksWaitingTermination+0x58>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d1e1      	bne.n	8003ab0 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8003aec:	bf00      	nop
 8003aee:	bf00      	nop
 8003af0:	3708      	adds	r7, #8
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	bf00      	nop
 8003af8:	2000017c 	.word	0x2000017c
 8003afc:	200001a8 	.word	0x200001a8
 8003b00:	20000190 	.word	0x20000190

08003b04 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b082      	sub	sp, #8
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b10:	4618      	mov	r0, r3
 8003b12:	f000 ffe3 	bl	8004adc <vPortFree>
                vPortFree( pxTCB );
 8003b16:	6878      	ldr	r0, [r7, #4]
 8003b18:	f000 ffe0 	bl	8004adc <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8003b1c:	bf00      	nop
 8003b1e:	3708      	adds	r7, #8
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bd80      	pop	{r7, pc}

08003b24 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003b24:	b480      	push	{r7}
 8003b26:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003b28:	4b0a      	ldr	r3, [pc, #40]	; (8003b54 <prvResetNextTaskUnblockTime+0x30>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d104      	bne.n	8003b3c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8003b32:	4b09      	ldr	r3, [pc, #36]	; (8003b58 <prvResetNextTaskUnblockTime+0x34>)
 8003b34:	f04f 32ff 	mov.w	r2, #4294967295
 8003b38:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8003b3a:	e005      	b.n	8003b48 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003b3c:	4b05      	ldr	r3, [pc, #20]	; (8003b54 <prvResetNextTaskUnblockTime+0x30>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	68db      	ldr	r3, [r3, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a04      	ldr	r2, [pc, #16]	; (8003b58 <prvResetNextTaskUnblockTime+0x34>)
 8003b46:	6013      	str	r3, [r2, #0]
}
 8003b48:	bf00      	nop
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b50:	4770      	bx	lr
 8003b52:	bf00      	nop
 8003b54:	20000160 	.word	0x20000160
 8003b58:	200001c8 	.word	0x200001c8

08003b5c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8003b5c:	b480      	push	{r7}
 8003b5e:	b083      	sub	sp, #12
 8003b60:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8003b62:	4b0b      	ldr	r3, [pc, #44]	; (8003b90 <xTaskGetSchedulerState+0x34>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d102      	bne.n	8003b70 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	607b      	str	r3, [r7, #4]
 8003b6e:	e008      	b.n	8003b82 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b70:	4b08      	ldr	r3, [pc, #32]	; (8003b94 <xTaskGetSchedulerState+0x38>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d102      	bne.n	8003b7e <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8003b78:	2302      	movs	r3, #2
 8003b7a:	607b      	str	r3, [r7, #4]
 8003b7c:	e001      	b.n	8003b82 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8003b82:	687b      	ldr	r3, [r7, #4]
    }
 8003b84:	4618      	mov	r0, r3
 8003b86:	370c      	adds	r7, #12
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8e:	4770      	bx	lr
 8003b90:	200001b4 	.word	0x200001b4
 8003b94:	200001d0 	.word	0x200001d0

08003b98 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b086      	sub	sp, #24
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d068      	beq.n	8003c80 <xTaskPriorityDisinherit+0xe8>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8003bae:	4b37      	ldr	r3, [pc, #220]	; (8003c8c <xTaskPriorityDisinherit+0xf4>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	693a      	ldr	r2, [r7, #16]
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	d00a      	beq.n	8003bce <xTaskPriorityDisinherit+0x36>
        __asm volatile
 8003bb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bbc:	f383 8811 	msr	BASEPRI, r3
 8003bc0:	f3bf 8f6f 	isb	sy
 8003bc4:	f3bf 8f4f 	dsb	sy
 8003bc8:	60fb      	str	r3, [r7, #12]
    }
 8003bca:	bf00      	nop
 8003bcc:	e7fe      	b.n	8003bcc <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d10a      	bne.n	8003bec <xTaskPriorityDisinherit+0x54>
        __asm volatile
 8003bd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bda:	f383 8811 	msr	BASEPRI, r3
 8003bde:	f3bf 8f6f 	isb	sy
 8003be2:	f3bf 8f4f 	dsb	sy
 8003be6:	60bb      	str	r3, [r7, #8]
    }
 8003be8:	bf00      	nop
 8003bea:	e7fe      	b.n	8003bea <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bf0:	1e5a      	subs	r2, r3, #1
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003bf6:	693b      	ldr	r3, [r7, #16]
 8003bf8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bfe:	429a      	cmp	r2, r3
 8003c00:	d03e      	beq.n	8003c80 <xTaskPriorityDisinherit+0xe8>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d13a      	bne.n	8003c80 <xTaskPriorityDisinherit+0xe8>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	3304      	adds	r3, #4
 8003c0e:	4618      	mov	r0, r3
 8003c10:	f7fe fc72 	bl	80024f8 <uxListRemove>
 8003c14:	4603      	mov	r3, r0
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d10a      	bne.n	8003c30 <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c1e:	2201      	movs	r2, #1
 8003c20:	fa02 f303 	lsl.w	r3, r2, r3
 8003c24:	43da      	mvns	r2, r3
 8003c26:	4b1a      	ldr	r3, [pc, #104]	; (8003c90 <xTaskPriorityDisinherit+0xf8>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4013      	ands	r3, r2
 8003c2c:	4a18      	ldr	r2, [pc, #96]	; (8003c90 <xTaskPriorityDisinherit+0xf8>)
 8003c2e:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	4619      	mov	r1, r3
 8003c34:	204a      	movs	r0, #74	; 0x4a
 8003c36:	f001 fdfb 	bl	8005830 <SEGGER_SYSVIEW_RecordU32>
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c46:	f1c3 0205 	rsb	r2, r3, #5
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c52:	2201      	movs	r2, #1
 8003c54:	409a      	lsls	r2, r3
 8003c56:	4b0e      	ldr	r3, [pc, #56]	; (8003c90 <xTaskPriorityDisinherit+0xf8>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	4a0c      	ldr	r2, [pc, #48]	; (8003c90 <xTaskPriorityDisinherit+0xf8>)
 8003c5e:	6013      	str	r3, [r2, #0]
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c64:	4613      	mov	r3, r2
 8003c66:	009b      	lsls	r3, r3, #2
 8003c68:	4413      	add	r3, r2
 8003c6a:	009b      	lsls	r3, r3, #2
 8003c6c:	4a09      	ldr	r2, [pc, #36]	; (8003c94 <xTaskPriorityDisinherit+0xfc>)
 8003c6e:	441a      	add	r2, r3
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	3304      	adds	r3, #4
 8003c74:	4619      	mov	r1, r3
 8003c76:	4610      	mov	r0, r2
 8003c78:	f7fe fbe1 	bl	800243e <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003c80:	697b      	ldr	r3, [r7, #20]
    }
 8003c82:	4618      	mov	r0, r3
 8003c84:	3718      	adds	r7, #24
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}
 8003c8a:	bf00      	nop
 8003c8c:	200000d0 	.word	0x200000d0
 8003c90:	200001b0 	.word	0x200001b0
 8003c94:	200000d4 	.word	0x200000d4

08003c98 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b084      	sub	sp, #16
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
 8003ca0:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8003ca2:	4b32      	ldr	r3, [pc, #200]	; (8003d6c <prvAddCurrentTaskToDelayedList+0xd4>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003ca8:	4b31      	ldr	r3, [pc, #196]	; (8003d70 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	3304      	adds	r3, #4
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f7fe fc22 	bl	80024f8 <uxListRemove>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d10b      	bne.n	8003cd2 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003cba:	4b2d      	ldr	r3, [pc, #180]	; (8003d70 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cc0:	2201      	movs	r2, #1
 8003cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc6:	43da      	mvns	r2, r3
 8003cc8:	4b2a      	ldr	r3, [pc, #168]	; (8003d74 <prvAddCurrentTaskToDelayedList+0xdc>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4013      	ands	r3, r2
 8003cce:	4a29      	ldr	r2, [pc, #164]	; (8003d74 <prvAddCurrentTaskToDelayedList+0xdc>)
 8003cd0:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cd8:	d110      	bne.n	8003cfc <prvAddCurrentTaskToDelayedList+0x64>
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d00d      	beq.n	8003cfc <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 8003ce0:	4b23      	ldr	r3, [pc, #140]	; (8003d70 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	211b      	movs	r1, #27
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f002 fb64 	bl	80063b4 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003cec:	4b20      	ldr	r3, [pc, #128]	; (8003d70 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	3304      	adds	r3, #4
 8003cf2:	4619      	mov	r1, r3
 8003cf4:	4820      	ldr	r0, [pc, #128]	; (8003d78 <prvAddCurrentTaskToDelayedList+0xe0>)
 8003cf6:	f7fe fba2 	bl	800243e <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8003cfa:	e032      	b.n	8003d62 <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8003cfc:	68fa      	ldr	r2, [r7, #12]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	4413      	add	r3, r2
 8003d02:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003d04:	4b1a      	ldr	r3, [pc, #104]	; (8003d70 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	68ba      	ldr	r2, [r7, #8]
 8003d0a:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8003d0c:	68ba      	ldr	r2, [r7, #8]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	429a      	cmp	r2, r3
 8003d12:	d20f      	bcs.n	8003d34 <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8003d14:	4b16      	ldr	r3, [pc, #88]	; (8003d70 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	2104      	movs	r1, #4
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	f002 fb4a 	bl	80063b4 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003d20:	4b16      	ldr	r3, [pc, #88]	; (8003d7c <prvAddCurrentTaskToDelayedList+0xe4>)
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	4b12      	ldr	r3, [pc, #72]	; (8003d70 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	3304      	adds	r3, #4
 8003d2a:	4619      	mov	r1, r3
 8003d2c:	4610      	mov	r0, r2
 8003d2e:	f7fe fbaa 	bl	8002486 <vListInsert>
}
 8003d32:	e016      	b.n	8003d62 <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 8003d34:	4b0e      	ldr	r3, [pc, #56]	; (8003d70 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	2104      	movs	r1, #4
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f002 fb3a 	bl	80063b4 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003d40:	4b0f      	ldr	r3, [pc, #60]	; (8003d80 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	4b0a      	ldr	r3, [pc, #40]	; (8003d70 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	3304      	adds	r3, #4
 8003d4a:	4619      	mov	r1, r3
 8003d4c:	4610      	mov	r0, r2
 8003d4e:	f7fe fb9a 	bl	8002486 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8003d52:	4b0c      	ldr	r3, [pc, #48]	; (8003d84 <prvAddCurrentTaskToDelayedList+0xec>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	68ba      	ldr	r2, [r7, #8]
 8003d58:	429a      	cmp	r2, r3
 8003d5a:	d202      	bcs.n	8003d62 <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 8003d5c:	4a09      	ldr	r2, [pc, #36]	; (8003d84 <prvAddCurrentTaskToDelayedList+0xec>)
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	6013      	str	r3, [r2, #0]
}
 8003d62:	bf00      	nop
 8003d64:	3710      	adds	r7, #16
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}
 8003d6a:	bf00      	nop
 8003d6c:	200001ac 	.word	0x200001ac
 8003d70:	200000d0 	.word	0x200000d0
 8003d74:	200001b0 	.word	0x200001b0
 8003d78:	20000194 	.word	0x20000194
 8003d7c:	20000164 	.word	0x20000164
 8003d80:	20000160 	.word	0x20000160
 8003d84:	200001c8 	.word	0x200001c8

08003d88 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8003d92:	f000 fb31 	bl	80043f8 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8003d96:	4b11      	ldr	r3, [pc, #68]	; (8003ddc <xTimerCreateTimerTask+0x54>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d00b      	beq.n	8003db6 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8003d9e:	4b10      	ldr	r3, [pc, #64]	; (8003de0 <xTimerCreateTimerTask+0x58>)
 8003da0:	9301      	str	r3, [sp, #4]
 8003da2:	2302      	movs	r3, #2
 8003da4:	9300      	str	r3, [sp, #0]
 8003da6:	2300      	movs	r3, #0
 8003da8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003dac:	490d      	ldr	r1, [pc, #52]	; (8003de4 <xTimerCreateTimerTask+0x5c>)
 8003dae:	480e      	ldr	r0, [pc, #56]	; (8003de8 <xTimerCreateTimerTask+0x60>)
 8003db0:	f7ff f926 	bl	8003000 <xTaskCreate>
 8003db4:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d10a      	bne.n	8003dd2 <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8003dbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dc0:	f383 8811 	msr	BASEPRI, r3
 8003dc4:	f3bf 8f6f 	isb	sy
 8003dc8:	f3bf 8f4f 	dsb	sy
 8003dcc:	603b      	str	r3, [r7, #0]
    }
 8003dce:	bf00      	nop
 8003dd0:	e7fe      	b.n	8003dd0 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8003dd2:	687b      	ldr	r3, [r7, #4]
    }
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	3708      	adds	r7, #8
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}
 8003ddc:	20000204 	.word	0x20000204
 8003de0:	20000208 	.word	0x20000208
 8003de4:	08006a98 	.word	0x08006a98
 8003de8:	08003fd9 	.word	0x08003fd9

08003dec <xTimerCreate>:
        TimerHandle_t xTimerCreate( const char * const pcTimerName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                                    const TickType_t xTimerPeriodInTicks,
                                    const UBaseType_t uxAutoReload,
                                    void * const pvTimerID,
                                    TimerCallbackFunction_t pxCallbackFunction )
        {
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b088      	sub	sp, #32
 8003df0:	af02      	add	r7, sp, #8
 8003df2:	60f8      	str	r0, [r7, #12]
 8003df4:	60b9      	str	r1, [r7, #8]
 8003df6:	607a      	str	r2, [r7, #4]
 8003df8:	603b      	str	r3, [r7, #0]
            Timer_t * pxNewTimer;

            pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8003dfa:	202c      	movs	r0, #44	; 0x2c
 8003dfc:	f000 fd8e 	bl	800491c <pvPortMalloc>
 8003e00:	6178      	str	r0, [r7, #20]

            if( pxNewTimer != NULL )
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d00d      	beq.n	8003e24 <xTimerCreate+0x38>
            {
                /* Status is thus far zero as the timer is not created statically
                 * and has not been started.  The auto-reload bit may get set in
                 * prvInitialiseNewTimer. */
                pxNewTimer->ucStatus = 0x00;
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	9301      	str	r3, [sp, #4]
 8003e14:	6a3b      	ldr	r3, [r7, #32]
 8003e16:	9300      	str	r3, [sp, #0]
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	68b9      	ldr	r1, [r7, #8]
 8003e1e:	68f8      	ldr	r0, [r7, #12]
 8003e20:	f000 f805 	bl	8003e2e <prvInitialiseNewTimer>
            }

            return pxNewTimer;
 8003e24:	697b      	ldr	r3, [r7, #20]
        }
 8003e26:	4618      	mov	r0, r3
 8003e28:	3718      	adds	r7, #24
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}

08003e2e <prvInitialiseNewTimer>:
                                       const TickType_t xTimerPeriodInTicks,
                                       const UBaseType_t uxAutoReload,
                                       void * const pvTimerID,
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer )
    {
 8003e2e:	b580      	push	{r7, lr}
 8003e30:	b086      	sub	sp, #24
 8003e32:	af00      	add	r7, sp, #0
 8003e34:	60f8      	str	r0, [r7, #12]
 8003e36:	60b9      	str	r1, [r7, #8]
 8003e38:	607a      	str	r2, [r7, #4]
 8003e3a:	603b      	str	r3, [r7, #0]
        /* 0 is not a valid value for xTimerPeriodInTicks. */
        configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d10a      	bne.n	8003e58 <prvInitialiseNewTimer+0x2a>
        __asm volatile
 8003e42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e46:	f383 8811 	msr	BASEPRI, r3
 8003e4a:	f3bf 8f6f 	isb	sy
 8003e4e:	f3bf 8f4f 	dsb	sy
 8003e52:	617b      	str	r3, [r7, #20]
    }
 8003e54:	bf00      	nop
 8003e56:	e7fe      	b.n	8003e56 <prvInitialiseNewTimer+0x28>

        if( pxNewTimer != NULL )
 8003e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d01e      	beq.n	8003e9c <prvInitialiseNewTimer+0x6e>
        {
            /* Ensure the infrastructure used by the timer service task has been
             * created/initialised. */
            prvCheckForValidListAndQueue();
 8003e5e:	f000 facb 	bl	80043f8 <prvCheckForValidListAndQueue>

            /* Initialise the timer structure members using the function
             * parameters. */
            pxNewTimer->pcTimerName = pcTimerName;
 8003e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e64:	68fa      	ldr	r2, [r7, #12]
 8003e66:	601a      	str	r2, [r3, #0]
            pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8003e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e6a:	68ba      	ldr	r2, [r7, #8]
 8003e6c:	619a      	str	r2, [r3, #24]
            pxNewTimer->pvTimerID = pvTimerID;
 8003e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e70:	683a      	ldr	r2, [r7, #0]
 8003e72:	61da      	str	r2, [r3, #28]
            pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8003e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e76:	6a3a      	ldr	r2, [r7, #32]
 8003e78:	621a      	str	r2, [r3, #32]
            vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8003e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e7c:	3304      	adds	r3, #4
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f7fe fad0 	bl	8002424 <vListInitialiseItem>

            if( uxAutoReload != pdFALSE )
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d008      	beq.n	8003e9c <prvInitialiseNewTimer+0x6e>
            {
                pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8003e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e8c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003e90:	f043 0304 	orr.w	r3, r3, #4
 8003e94:	b2da      	uxtb	r2, r3
 8003e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e98:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            }

            traceTIMER_CREATE( pxNewTimer );
        }
    }
 8003e9c:	bf00      	nop
 8003e9e:	3718      	adds	r7, #24
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}

08003ea4 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b08a      	sub	sp, #40	; 0x28
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	60f8      	str	r0, [r7, #12]
 8003eac:	60b9      	str	r1, [r7, #8]
 8003eae:	607a      	str	r2, [r7, #4]
 8003eb0:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d10a      	bne.n	8003ed2 <xTimerGenericCommand+0x2e>
        __asm volatile
 8003ebc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ec0:	f383 8811 	msr	BASEPRI, r3
 8003ec4:	f3bf 8f6f 	isb	sy
 8003ec8:	f3bf 8f4f 	dsb	sy
 8003ecc:	623b      	str	r3, [r7, #32]
    }
 8003ece:	bf00      	nop
 8003ed0:	e7fe      	b.n	8003ed0 <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 8003ed2:	4b1a      	ldr	r3, [pc, #104]	; (8003f3c <xTimerGenericCommand+0x98>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d02a      	beq.n	8003f30 <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	2b05      	cmp	r3, #5
 8003eea:	dc18      	bgt.n	8003f1e <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003eec:	f7ff fe36 	bl	8003b5c <xTaskGetSchedulerState>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	2b02      	cmp	r3, #2
 8003ef4:	d109      	bne.n	8003f0a <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003ef6:	4b11      	ldr	r3, [pc, #68]	; (8003f3c <xTimerGenericCommand+0x98>)
 8003ef8:	6818      	ldr	r0, [r3, #0]
 8003efa:	f107 0114 	add.w	r1, r7, #20
 8003efe:	2300      	movs	r3, #0
 8003f00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f02:	f7fe fc13 	bl	800272c <xQueueGenericSend>
 8003f06:	6278      	str	r0, [r7, #36]	; 0x24
 8003f08:	e012      	b.n	8003f30 <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003f0a:	4b0c      	ldr	r3, [pc, #48]	; (8003f3c <xTimerGenericCommand+0x98>)
 8003f0c:	6818      	ldr	r0, [r3, #0]
 8003f0e:	f107 0114 	add.w	r1, r7, #20
 8003f12:	2300      	movs	r3, #0
 8003f14:	2200      	movs	r2, #0
 8003f16:	f7fe fc09 	bl	800272c <xQueueGenericSend>
 8003f1a:	6278      	str	r0, [r7, #36]	; 0x24
 8003f1c:	e008      	b.n	8003f30 <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003f1e:	4b07      	ldr	r3, [pc, #28]	; (8003f3c <xTimerGenericCommand+0x98>)
 8003f20:	6818      	ldr	r0, [r3, #0]
 8003f22:	f107 0114 	add.w	r1, r7, #20
 8003f26:	2300      	movs	r3, #0
 8003f28:	683a      	ldr	r2, [r7, #0]
 8003f2a:	f7fe fd25 	bl	8002978 <xQueueGenericSendFromISR>
 8003f2e:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8003f32:	4618      	mov	r0, r3
 8003f34:	3728      	adds	r7, #40	; 0x28
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}
 8003f3a:	bf00      	nop
 8003f3c:	20000204 	.word	0x20000204

08003f40 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b088      	sub	sp, #32
 8003f44:	af02      	add	r7, sp, #8
 8003f46:	6078      	str	r0, [r7, #4]
 8003f48:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f4a:	4b22      	ldr	r3, [pc, #136]	; (8003fd4 <prvProcessExpiredTimer+0x94>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	68db      	ldr	r3, [r3, #12]
 8003f50:	68db      	ldr	r3, [r3, #12]
 8003f52:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	3304      	adds	r3, #4
 8003f58:	4618      	mov	r0, r3
 8003f5a:	f7fe facd 	bl	80024f8 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003f64:	f003 0304 	and.w	r3, r3, #4
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d022      	beq.n	8003fb2 <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	699a      	ldr	r2, [r3, #24]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	18d1      	adds	r1, r2, r3
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	683a      	ldr	r2, [r7, #0]
 8003f78:	6978      	ldr	r0, [r7, #20]
 8003f7a:	f000 f8d1 	bl	8004120 <prvInsertTimerInActiveList>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d01f      	beq.n	8003fc4 <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003f84:	2300      	movs	r3, #0
 8003f86:	9300      	str	r3, [sp, #0]
 8003f88:	2300      	movs	r3, #0
 8003f8a:	687a      	ldr	r2, [r7, #4]
 8003f8c:	2100      	movs	r1, #0
 8003f8e:	6978      	ldr	r0, [r7, #20]
 8003f90:	f7ff ff88 	bl	8003ea4 <xTimerGenericCommand>
 8003f94:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d113      	bne.n	8003fc4 <prvProcessExpiredTimer+0x84>
        __asm volatile
 8003f9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fa0:	f383 8811 	msr	BASEPRI, r3
 8003fa4:	f3bf 8f6f 	isb	sy
 8003fa8:	f3bf 8f4f 	dsb	sy
 8003fac:	60fb      	str	r3, [r7, #12]
    }
 8003fae:	bf00      	nop
 8003fb0:	e7fe      	b.n	8003fb0 <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003fb8:	f023 0301 	bic.w	r3, r3, #1
 8003fbc:	b2da      	uxtb	r2, r3
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	6a1b      	ldr	r3, [r3, #32]
 8003fc8:	6978      	ldr	r0, [r7, #20]
 8003fca:	4798      	blx	r3
    }
 8003fcc:	bf00      	nop
 8003fce:	3718      	adds	r7, #24
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}
 8003fd4:	200001fc 	.word	0x200001fc

08003fd8 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b084      	sub	sp, #16
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003fe0:	f107 0308 	add.w	r3, r7, #8
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	f000 f857 	bl	8004098 <prvGetNextExpireTime>
 8003fea:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	4619      	mov	r1, r3
 8003ff0:	68f8      	ldr	r0, [r7, #12]
 8003ff2:	f000 f803 	bl	8003ffc <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8003ff6:	f000 f8d5 	bl	80041a4 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003ffa:	e7f1      	b.n	8003fe0 <prvTimerTask+0x8>

08003ffc <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b084      	sub	sp, #16
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
 8004004:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8004006:	f7ff f9c1 	bl	800338c <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800400a:	f107 0308 	add.w	r3, r7, #8
 800400e:	4618      	mov	r0, r3
 8004010:	f000 f866 	bl	80040e0 <prvSampleTimeNow>
 8004014:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d130      	bne.n	800407e <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d10a      	bne.n	8004038 <prvProcessTimerOrBlockTask+0x3c>
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	429a      	cmp	r2, r3
 8004028:	d806      	bhi.n	8004038 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800402a:	f7ff f9bd 	bl	80033a8 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800402e:	68f9      	ldr	r1, [r7, #12]
 8004030:	6878      	ldr	r0, [r7, #4]
 8004032:	f7ff ff85 	bl	8003f40 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8004036:	e024      	b.n	8004082 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d008      	beq.n	8004050 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800403e:	4b13      	ldr	r3, [pc, #76]	; (800408c <prvProcessTimerOrBlockTask+0x90>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d101      	bne.n	800404c <prvProcessTimerOrBlockTask+0x50>
 8004048:	2301      	movs	r3, #1
 800404a:	e000      	b.n	800404e <prvProcessTimerOrBlockTask+0x52>
 800404c:	2300      	movs	r3, #0
 800404e:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004050:	4b0f      	ldr	r3, [pc, #60]	; (8004090 <prvProcessTimerOrBlockTask+0x94>)
 8004052:	6818      	ldr	r0, [r3, #0]
 8004054:	687a      	ldr	r2, [r7, #4]
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	1ad3      	subs	r3, r2, r3
 800405a:	683a      	ldr	r2, [r7, #0]
 800405c:	4619      	mov	r1, r3
 800405e:	f7fe ff9b 	bl	8002f98 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8004062:	f7ff f9a1 	bl	80033a8 <xTaskResumeAll>
 8004066:	4603      	mov	r3, r0
 8004068:	2b00      	cmp	r3, #0
 800406a:	d10a      	bne.n	8004082 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 800406c:	4b09      	ldr	r3, [pc, #36]	; (8004094 <prvProcessTimerOrBlockTask+0x98>)
 800406e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004072:	601a      	str	r2, [r3, #0]
 8004074:	f3bf 8f4f 	dsb	sy
 8004078:	f3bf 8f6f 	isb	sy
    }
 800407c:	e001      	b.n	8004082 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800407e:	f7ff f993 	bl	80033a8 <xTaskResumeAll>
    }
 8004082:	bf00      	nop
 8004084:	3710      	adds	r7, #16
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
 800408a:	bf00      	nop
 800408c:	20000200 	.word	0x20000200
 8004090:	20000204 	.word	0x20000204
 8004094:	e000ed04 	.word	0xe000ed04

08004098 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8004098:	b480      	push	{r7}
 800409a:	b085      	sub	sp, #20
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80040a0:	4b0e      	ldr	r3, [pc, #56]	; (80040dc <prvGetNextExpireTime+0x44>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d101      	bne.n	80040ae <prvGetNextExpireTime+0x16>
 80040aa:	2201      	movs	r2, #1
 80040ac:	e000      	b.n	80040b0 <prvGetNextExpireTime+0x18>
 80040ae:	2200      	movs	r2, #0
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d105      	bne.n	80040c8 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80040bc:	4b07      	ldr	r3, [pc, #28]	; (80040dc <prvGetNextExpireTime+0x44>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	68db      	ldr	r3, [r3, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	60fb      	str	r3, [r7, #12]
 80040c6:	e001      	b.n	80040cc <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80040c8:	2300      	movs	r3, #0
 80040ca:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80040cc:	68fb      	ldr	r3, [r7, #12]
    }
 80040ce:	4618      	mov	r0, r3
 80040d0:	3714      	adds	r7, #20
 80040d2:	46bd      	mov	sp, r7
 80040d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d8:	4770      	bx	lr
 80040da:	bf00      	nop
 80040dc:	200001fc 	.word	0x200001fc

080040e0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b084      	sub	sp, #16
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 80040e8:	f7ff f9fe 	bl	80034e8 <xTaskGetTickCount>
 80040ec:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 80040ee:	4b0b      	ldr	r3, [pc, #44]	; (800411c <prvSampleTimeNow+0x3c>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	68fa      	ldr	r2, [r7, #12]
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d205      	bcs.n	8004104 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 80040f8:	f000 f91a 	bl	8004330 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2201      	movs	r2, #1
 8004100:	601a      	str	r2, [r3, #0]
 8004102:	e002      	b.n	800410a <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2200      	movs	r2, #0
 8004108:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800410a:	4a04      	ldr	r2, [pc, #16]	; (800411c <prvSampleTimeNow+0x3c>)
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8004110:	68fb      	ldr	r3, [r7, #12]
    }
 8004112:	4618      	mov	r0, r3
 8004114:	3710      	adds	r7, #16
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}
 800411a:	bf00      	nop
 800411c:	2000020c 	.word	0x2000020c

08004120 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8004120:	b580      	push	{r7, lr}
 8004122:	b086      	sub	sp, #24
 8004124:	af00      	add	r7, sp, #0
 8004126:	60f8      	str	r0, [r7, #12]
 8004128:	60b9      	str	r1, [r7, #8]
 800412a:	607a      	str	r2, [r7, #4]
 800412c:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800412e:	2300      	movs	r3, #0
 8004130:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	68ba      	ldr	r2, [r7, #8]
 8004136:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	68fa      	ldr	r2, [r7, #12]
 800413c:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800413e:	68ba      	ldr	r2, [r7, #8]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	429a      	cmp	r2, r3
 8004144:	d812      	bhi.n	800416c <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	1ad2      	subs	r2, r2, r3
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	699b      	ldr	r3, [r3, #24]
 8004150:	429a      	cmp	r2, r3
 8004152:	d302      	bcc.n	800415a <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8004154:	2301      	movs	r3, #1
 8004156:	617b      	str	r3, [r7, #20]
 8004158:	e01b      	b.n	8004192 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800415a:	4b10      	ldr	r3, [pc, #64]	; (800419c <prvInsertTimerInActiveList+0x7c>)
 800415c:	681a      	ldr	r2, [r3, #0]
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	3304      	adds	r3, #4
 8004162:	4619      	mov	r1, r3
 8004164:	4610      	mov	r0, r2
 8004166:	f7fe f98e 	bl	8002486 <vListInsert>
 800416a:	e012      	b.n	8004192 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800416c:	687a      	ldr	r2, [r7, #4]
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	429a      	cmp	r2, r3
 8004172:	d206      	bcs.n	8004182 <prvInsertTimerInActiveList+0x62>
 8004174:	68ba      	ldr	r2, [r7, #8]
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	429a      	cmp	r2, r3
 800417a:	d302      	bcc.n	8004182 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800417c:	2301      	movs	r3, #1
 800417e:	617b      	str	r3, [r7, #20]
 8004180:	e007      	b.n	8004192 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004182:	4b07      	ldr	r3, [pc, #28]	; (80041a0 <prvInsertTimerInActiveList+0x80>)
 8004184:	681a      	ldr	r2, [r3, #0]
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	3304      	adds	r3, #4
 800418a:	4619      	mov	r1, r3
 800418c:	4610      	mov	r0, r2
 800418e:	f7fe f97a 	bl	8002486 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8004192:	697b      	ldr	r3, [r7, #20]
    }
 8004194:	4618      	mov	r0, r3
 8004196:	3718      	adds	r7, #24
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}
 800419c:	20000200 	.word	0x20000200
 80041a0:	200001fc 	.word	0x200001fc

080041a4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b08c      	sub	sp, #48	; 0x30
 80041a8:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80041aa:	e0ae      	b.n	800430a <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	f2c0 80aa 	blt.w	8004308 <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80041b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ba:	695b      	ldr	r3, [r3, #20]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d004      	beq.n	80041ca <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80041c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041c2:	3304      	adds	r3, #4
 80041c4:	4618      	mov	r0, r3
 80041c6:	f7fe f997 	bl	80024f8 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80041ca:	1d3b      	adds	r3, r7, #4
 80041cc:	4618      	mov	r0, r3
 80041ce:	f7ff ff87 	bl	80040e0 <prvSampleTimeNow>
 80041d2:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	2b09      	cmp	r3, #9
 80041d8:	f200 8097 	bhi.w	800430a <prvProcessReceivedCommands+0x166>
 80041dc:	a201      	add	r2, pc, #4	; (adr r2, 80041e4 <prvProcessReceivedCommands+0x40>)
 80041de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041e2:	bf00      	nop
 80041e4:	0800420d 	.word	0x0800420d
 80041e8:	0800420d 	.word	0x0800420d
 80041ec:	0800420d 	.word	0x0800420d
 80041f0:	08004281 	.word	0x08004281
 80041f4:	08004295 	.word	0x08004295
 80041f8:	080042df 	.word	0x080042df
 80041fc:	0800420d 	.word	0x0800420d
 8004200:	0800420d 	.word	0x0800420d
 8004204:	08004281 	.word	0x08004281
 8004208:	08004295 	.word	0x08004295
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800420c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800420e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004212:	f043 0301 	orr.w	r3, r3, #1
 8004216:	b2da      	uxtb	r2, r3
 8004218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800421a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800421e:	68fa      	ldr	r2, [r7, #12]
 8004220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004222:	699b      	ldr	r3, [r3, #24]
 8004224:	18d1      	adds	r1, r2, r3
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	6a3a      	ldr	r2, [r7, #32]
 800422a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800422c:	f7ff ff78 	bl	8004120 <prvInsertTimerInActiveList>
 8004230:	4603      	mov	r3, r0
 8004232:	2b00      	cmp	r3, #0
 8004234:	d069      	beq.n	800430a <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004238:	6a1b      	ldr	r3, [r3, #32]
 800423a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800423c:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800423e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004240:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004244:	f003 0304 	and.w	r3, r3, #4
 8004248:	2b00      	cmp	r3, #0
 800424a:	d05e      	beq.n	800430a <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800424c:	68fa      	ldr	r2, [r7, #12]
 800424e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004250:	699b      	ldr	r3, [r3, #24]
 8004252:	441a      	add	r2, r3
 8004254:	2300      	movs	r3, #0
 8004256:	9300      	str	r3, [sp, #0]
 8004258:	2300      	movs	r3, #0
 800425a:	2100      	movs	r1, #0
 800425c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800425e:	f7ff fe21 	bl	8003ea4 <xTimerGenericCommand>
 8004262:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8004264:	69fb      	ldr	r3, [r7, #28]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d14f      	bne.n	800430a <prvProcessReceivedCommands+0x166>
        __asm volatile
 800426a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800426e:	f383 8811 	msr	BASEPRI, r3
 8004272:	f3bf 8f6f 	isb	sy
 8004276:	f3bf 8f4f 	dsb	sy
 800427a:	61bb      	str	r3, [r7, #24]
    }
 800427c:	bf00      	nop
 800427e:	e7fe      	b.n	800427e <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004282:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004286:	f023 0301 	bic.w	r3, r3, #1
 800428a:	b2da      	uxtb	r2, r3
 800428c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800428e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8004292:	e03a      	b.n	800430a <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004296:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800429a:	f043 0301 	orr.w	r3, r3, #1
 800429e:	b2da      	uxtb	r2, r3
 80042a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80042a6:	68fa      	ldr	r2, [r7, #12]
 80042a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042aa:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80042ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ae:	699b      	ldr	r3, [r3, #24]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d10a      	bne.n	80042ca <prvProcessReceivedCommands+0x126>
        __asm volatile
 80042b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042b8:	f383 8811 	msr	BASEPRI, r3
 80042bc:	f3bf 8f6f 	isb	sy
 80042c0:	f3bf 8f4f 	dsb	sy
 80042c4:	617b      	str	r3, [r7, #20]
    }
 80042c6:	bf00      	nop
 80042c8:	e7fe      	b.n	80042c8 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80042ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042cc:	699a      	ldr	r2, [r3, #24]
 80042ce:	6a3b      	ldr	r3, [r7, #32]
 80042d0:	18d1      	adds	r1, r2, r3
 80042d2:	6a3b      	ldr	r3, [r7, #32]
 80042d4:	6a3a      	ldr	r2, [r7, #32]
 80042d6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80042d8:	f7ff ff22 	bl	8004120 <prvInsertTimerInActiveList>
                        break;
 80042dc:	e015      	b.n	800430a <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80042de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80042e4:	f003 0302 	and.w	r3, r3, #2
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d103      	bne.n	80042f4 <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 80042ec:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80042ee:	f000 fbf5 	bl	8004adc <vPortFree>
 80042f2:	e00a      	b.n	800430a <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80042f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042f6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80042fa:	f023 0301 	bic.w	r3, r3, #1
 80042fe:	b2da      	uxtb	r2, r3
 8004300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004302:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8004306:	e000      	b.n	800430a <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8004308:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800430a:	4b08      	ldr	r3, [pc, #32]	; (800432c <prvProcessReceivedCommands+0x188>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f107 0108 	add.w	r1, r7, #8
 8004312:	2200      	movs	r2, #0
 8004314:	4618      	mov	r0, r3
 8004316:	f7fe fbed 	bl	8002af4 <xQueueReceive>
 800431a:	4603      	mov	r3, r0
 800431c:	2b00      	cmp	r3, #0
 800431e:	f47f af45 	bne.w	80041ac <prvProcessReceivedCommands+0x8>
        }
    }
 8004322:	bf00      	nop
 8004324:	bf00      	nop
 8004326:	3728      	adds	r7, #40	; 0x28
 8004328:	46bd      	mov	sp, r7
 800432a:	bd80      	pop	{r7, pc}
 800432c:	20000204 	.word	0x20000204

08004330 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8004330:	b580      	push	{r7, lr}
 8004332:	b088      	sub	sp, #32
 8004334:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004336:	e048      	b.n	80043ca <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004338:	4b2d      	ldr	r3, [pc, #180]	; (80043f0 <prvSwitchTimerLists+0xc0>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	68db      	ldr	r3, [r3, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004342:	4b2b      	ldr	r3, [pc, #172]	; (80043f0 <prvSwitchTimerLists+0xc0>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	68db      	ldr	r3, [r3, #12]
 8004348:	68db      	ldr	r3, [r3, #12]
 800434a:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	3304      	adds	r3, #4
 8004350:	4618      	mov	r0, r3
 8004352:	f7fe f8d1 	bl	80024f8 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	6a1b      	ldr	r3, [r3, #32]
 800435a:	68f8      	ldr	r0, [r7, #12]
 800435c:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004364:	f003 0304 	and.w	r3, r3, #4
 8004368:	2b00      	cmp	r3, #0
 800436a:	d02e      	beq.n	80043ca <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	699b      	ldr	r3, [r3, #24]
 8004370:	693a      	ldr	r2, [r7, #16]
 8004372:	4413      	add	r3, r2
 8004374:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 8004376:	68ba      	ldr	r2, [r7, #8]
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	429a      	cmp	r2, r3
 800437c:	d90e      	bls.n	800439c <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	68ba      	ldr	r2, [r7, #8]
 8004382:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	68fa      	ldr	r2, [r7, #12]
 8004388:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800438a:	4b19      	ldr	r3, [pc, #100]	; (80043f0 <prvSwitchTimerLists+0xc0>)
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	3304      	adds	r3, #4
 8004392:	4619      	mov	r1, r3
 8004394:	4610      	mov	r0, r2
 8004396:	f7fe f876 	bl	8002486 <vListInsert>
 800439a:	e016      	b.n	80043ca <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800439c:	2300      	movs	r3, #0
 800439e:	9300      	str	r3, [sp, #0]
 80043a0:	2300      	movs	r3, #0
 80043a2:	693a      	ldr	r2, [r7, #16]
 80043a4:	2100      	movs	r1, #0
 80043a6:	68f8      	ldr	r0, [r7, #12]
 80043a8:	f7ff fd7c 	bl	8003ea4 <xTimerGenericCommand>
 80043ac:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d10a      	bne.n	80043ca <prvSwitchTimerLists+0x9a>
        __asm volatile
 80043b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043b8:	f383 8811 	msr	BASEPRI, r3
 80043bc:	f3bf 8f6f 	isb	sy
 80043c0:	f3bf 8f4f 	dsb	sy
 80043c4:	603b      	str	r3, [r7, #0]
    }
 80043c6:	bf00      	nop
 80043c8:	e7fe      	b.n	80043c8 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80043ca:	4b09      	ldr	r3, [pc, #36]	; (80043f0 <prvSwitchTimerLists+0xc0>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d1b1      	bne.n	8004338 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 80043d4:	4b06      	ldr	r3, [pc, #24]	; (80043f0 <prvSwitchTimerLists+0xc0>)
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 80043da:	4b06      	ldr	r3, [pc, #24]	; (80043f4 <prvSwitchTimerLists+0xc4>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4a04      	ldr	r2, [pc, #16]	; (80043f0 <prvSwitchTimerLists+0xc0>)
 80043e0:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 80043e2:	4a04      	ldr	r2, [pc, #16]	; (80043f4 <prvSwitchTimerLists+0xc4>)
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	6013      	str	r3, [r2, #0]
    }
 80043e8:	bf00      	nop
 80043ea:	3718      	adds	r7, #24
 80043ec:	46bd      	mov	sp, r7
 80043ee:	bd80      	pop	{r7, pc}
 80043f0:	200001fc 	.word	0x200001fc
 80043f4:	20000200 	.word	0x20000200

080043f8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80043f8:	b580      	push	{r7, lr}
 80043fa:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 80043fc:	f000 f964 	bl	80046c8 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8004400:	4b12      	ldr	r3, [pc, #72]	; (800444c <prvCheckForValidListAndQueue+0x54>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d11d      	bne.n	8004444 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8004408:	4811      	ldr	r0, [pc, #68]	; (8004450 <prvCheckForValidListAndQueue+0x58>)
 800440a:	f7fd ffeb 	bl	80023e4 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800440e:	4811      	ldr	r0, [pc, #68]	; (8004454 <prvCheckForValidListAndQueue+0x5c>)
 8004410:	f7fd ffe8 	bl	80023e4 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8004414:	4b10      	ldr	r3, [pc, #64]	; (8004458 <prvCheckForValidListAndQueue+0x60>)
 8004416:	4a0e      	ldr	r2, [pc, #56]	; (8004450 <prvCheckForValidListAndQueue+0x58>)
 8004418:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800441a:	4b10      	ldr	r3, [pc, #64]	; (800445c <prvCheckForValidListAndQueue+0x64>)
 800441c:	4a0d      	ldr	r2, [pc, #52]	; (8004454 <prvCheckForValidListAndQueue+0x5c>)
 800441e:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8004420:	2200      	movs	r2, #0
 8004422:	210c      	movs	r1, #12
 8004424:	200a      	movs	r0, #10
 8004426:	f7fe f8f9 	bl	800261c <xQueueGenericCreate>
 800442a:	4603      	mov	r3, r0
 800442c:	4a07      	ldr	r2, [pc, #28]	; (800444c <prvCheckForValidListAndQueue+0x54>)
 800442e:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8004430:	4b06      	ldr	r3, [pc, #24]	; (800444c <prvCheckForValidListAndQueue+0x54>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d005      	beq.n	8004444 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004438:	4b04      	ldr	r3, [pc, #16]	; (800444c <prvCheckForValidListAndQueue+0x54>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4908      	ldr	r1, [pc, #32]	; (8004460 <prvCheckForValidListAndQueue+0x68>)
 800443e:	4618      	mov	r0, r3
 8004440:	f7fe fd78 	bl	8002f34 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8004444:	f000 f970 	bl	8004728 <vPortExitCritical>
    }
 8004448:	bf00      	nop
 800444a:	bd80      	pop	{r7, pc}
 800444c:	20000204 	.word	0x20000204
 8004450:	200001d4 	.word	0x200001d4
 8004454:	200001e8 	.word	0x200001e8
 8004458:	200001fc 	.word	0x200001fc
 800445c:	20000200 	.word	0x20000200
 8004460:	08006aa0 	.word	0x08006aa0

08004464 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8004464:	b480      	push	{r7}
 8004466:	b085      	sub	sp, #20
 8004468:	af00      	add	r7, sp, #0
 800446a:	60f8      	str	r0, [r7, #12]
 800446c:	60b9      	str	r1, [r7, #8]
 800446e:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	3b04      	subs	r3, #4
 8004474:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800447c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	3b04      	subs	r3, #4
 8004482:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	f023 0201 	bic.w	r2, r3, #1
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	3b04      	subs	r3, #4
 8004492:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8004494:	4a0c      	ldr	r2, [pc, #48]	; (80044c8 <pxPortInitialiseStack+0x64>)
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	3b14      	subs	r3, #20
 800449e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80044a0:	687a      	ldr	r2, [r7, #4]
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	3b04      	subs	r3, #4
 80044aa:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	f06f 0202 	mvn.w	r2, #2
 80044b2:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	3b20      	subs	r3, #32
 80044b8:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80044ba:	68fb      	ldr	r3, [r7, #12]
}
 80044bc:	4618      	mov	r0, r3
 80044be:	3714      	adds	r7, #20
 80044c0:	46bd      	mov	sp, r7
 80044c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c6:	4770      	bx	lr
 80044c8:	080044cd 	.word	0x080044cd

080044cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80044cc:	b480      	push	{r7}
 80044ce:	b085      	sub	sp, #20
 80044d0:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80044d2:	2300      	movs	r3, #0
 80044d4:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80044d6:	4b12      	ldr	r3, [pc, #72]	; (8004520 <prvTaskExitError+0x54>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044de:	d00a      	beq.n	80044f6 <prvTaskExitError+0x2a>
        __asm volatile
 80044e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044e4:	f383 8811 	msr	BASEPRI, r3
 80044e8:	f3bf 8f6f 	isb	sy
 80044ec:	f3bf 8f4f 	dsb	sy
 80044f0:	60fb      	str	r3, [r7, #12]
    }
 80044f2:	bf00      	nop
 80044f4:	e7fe      	b.n	80044f4 <prvTaskExitError+0x28>
        __asm volatile
 80044f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044fa:	f383 8811 	msr	BASEPRI, r3
 80044fe:	f3bf 8f6f 	isb	sy
 8004502:	f3bf 8f4f 	dsb	sy
 8004506:	60bb      	str	r3, [r7, #8]
    }
 8004508:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800450a:	bf00      	nop
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d0fc      	beq.n	800450c <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8004512:	bf00      	nop
 8004514:	bf00      	nop
 8004516:	3714      	adds	r7, #20
 8004518:	46bd      	mov	sp, r7
 800451a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451e:	4770      	bx	lr
 8004520:	20000020 	.word	0x20000020
	...

08004530 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8004530:	4b07      	ldr	r3, [pc, #28]	; (8004550 <pxCurrentTCBConst2>)
 8004532:	6819      	ldr	r1, [r3, #0]
 8004534:	6808      	ldr	r0, [r1, #0]
 8004536:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800453a:	f380 8809 	msr	PSP, r0
 800453e:	f3bf 8f6f 	isb	sy
 8004542:	f04f 0000 	mov.w	r0, #0
 8004546:	f380 8811 	msr	BASEPRI, r0
 800454a:	4770      	bx	lr
 800454c:	f3af 8000 	nop.w

08004550 <pxCurrentTCBConst2>:
 8004550:	200000d0 	.word	0x200000d0
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8004554:	bf00      	nop
 8004556:	bf00      	nop

08004558 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8004558:	4808      	ldr	r0, [pc, #32]	; (800457c <prvPortStartFirstTask+0x24>)
 800455a:	6800      	ldr	r0, [r0, #0]
 800455c:	6800      	ldr	r0, [r0, #0]
 800455e:	f380 8808 	msr	MSP, r0
 8004562:	f04f 0000 	mov.w	r0, #0
 8004566:	f380 8814 	msr	CONTROL, r0
 800456a:	b662      	cpsie	i
 800456c:	b661      	cpsie	f
 800456e:	f3bf 8f4f 	dsb	sy
 8004572:	f3bf 8f6f 	isb	sy
 8004576:	df00      	svc	0
 8004578:	bf00      	nop
 800457a:	0000      	.short	0x0000
 800457c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8004580:	bf00      	nop
 8004582:	bf00      	nop

08004584 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b086      	sub	sp, #24
 8004588:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800458a:	4b46      	ldr	r3, [pc, #280]	; (80046a4 <xPortStartScheduler+0x120>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a46      	ldr	r2, [pc, #280]	; (80046a8 <xPortStartScheduler+0x124>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d10a      	bne.n	80045aa <xPortStartScheduler+0x26>
        __asm volatile
 8004594:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004598:	f383 8811 	msr	BASEPRI, r3
 800459c:	f3bf 8f6f 	isb	sy
 80045a0:	f3bf 8f4f 	dsb	sy
 80045a4:	613b      	str	r3, [r7, #16]
    }
 80045a6:	bf00      	nop
 80045a8:	e7fe      	b.n	80045a8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80045aa:	4b3e      	ldr	r3, [pc, #248]	; (80046a4 <xPortStartScheduler+0x120>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a3f      	ldr	r2, [pc, #252]	; (80046ac <xPortStartScheduler+0x128>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d10a      	bne.n	80045ca <xPortStartScheduler+0x46>
        __asm volatile
 80045b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045b8:	f383 8811 	msr	BASEPRI, r3
 80045bc:	f3bf 8f6f 	isb	sy
 80045c0:	f3bf 8f4f 	dsb	sy
 80045c4:	60fb      	str	r3, [r7, #12]
    }
 80045c6:	bf00      	nop
 80045c8:	e7fe      	b.n	80045c8 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80045ca:	4b39      	ldr	r3, [pc, #228]	; (80046b0 <xPortStartScheduler+0x12c>)
 80045cc:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	781b      	ldrb	r3, [r3, #0]
 80045d2:	b2db      	uxtb	r3, r3
 80045d4:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	22ff      	movs	r2, #255	; 0xff
 80045da:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	781b      	ldrb	r3, [r3, #0]
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80045e4:	78fb      	ldrb	r3, [r7, #3]
 80045e6:	b2db      	uxtb	r3, r3
 80045e8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80045ec:	b2da      	uxtb	r2, r3
 80045ee:	4b31      	ldr	r3, [pc, #196]	; (80046b4 <xPortStartScheduler+0x130>)
 80045f0:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80045f2:	4b31      	ldr	r3, [pc, #196]	; (80046b8 <xPortStartScheduler+0x134>)
 80045f4:	2207      	movs	r2, #7
 80045f6:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80045f8:	e009      	b.n	800460e <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 80045fa:	4b2f      	ldr	r3, [pc, #188]	; (80046b8 <xPortStartScheduler+0x134>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	3b01      	subs	r3, #1
 8004600:	4a2d      	ldr	r2, [pc, #180]	; (80046b8 <xPortStartScheduler+0x134>)
 8004602:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004604:	78fb      	ldrb	r3, [r7, #3]
 8004606:	b2db      	uxtb	r3, r3
 8004608:	005b      	lsls	r3, r3, #1
 800460a:	b2db      	uxtb	r3, r3
 800460c:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800460e:	78fb      	ldrb	r3, [r7, #3]
 8004610:	b2db      	uxtb	r3, r3
 8004612:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004616:	2b80      	cmp	r3, #128	; 0x80
 8004618:	d0ef      	beq.n	80045fa <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800461a:	4b27      	ldr	r3, [pc, #156]	; (80046b8 <xPortStartScheduler+0x134>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f1c3 0307 	rsb	r3, r3, #7
 8004622:	2b04      	cmp	r3, #4
 8004624:	d00a      	beq.n	800463c <xPortStartScheduler+0xb8>
        __asm volatile
 8004626:	f04f 0350 	mov.w	r3, #80	; 0x50
 800462a:	f383 8811 	msr	BASEPRI, r3
 800462e:	f3bf 8f6f 	isb	sy
 8004632:	f3bf 8f4f 	dsb	sy
 8004636:	60bb      	str	r3, [r7, #8]
    }
 8004638:	bf00      	nop
 800463a:	e7fe      	b.n	800463a <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800463c:	4b1e      	ldr	r3, [pc, #120]	; (80046b8 <xPortStartScheduler+0x134>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	021b      	lsls	r3, r3, #8
 8004642:	4a1d      	ldr	r2, [pc, #116]	; (80046b8 <xPortStartScheduler+0x134>)
 8004644:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004646:	4b1c      	ldr	r3, [pc, #112]	; (80046b8 <xPortStartScheduler+0x134>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800464e:	4a1a      	ldr	r2, [pc, #104]	; (80046b8 <xPortStartScheduler+0x134>)
 8004650:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	b2da      	uxtb	r2, r3
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800465a:	4b18      	ldr	r3, [pc, #96]	; (80046bc <xPortStartScheduler+0x138>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a17      	ldr	r2, [pc, #92]	; (80046bc <xPortStartScheduler+0x138>)
 8004660:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004664:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8004666:	4b15      	ldr	r3, [pc, #84]	; (80046bc <xPortStartScheduler+0x138>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4a14      	ldr	r2, [pc, #80]	; (80046bc <xPortStartScheduler+0x138>)
 800466c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004670:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8004672:	f000 f8e3 	bl	800483c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8004676:	4b12      	ldr	r3, [pc, #72]	; (80046c0 <xPortStartScheduler+0x13c>)
 8004678:	2200      	movs	r2, #0
 800467a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800467c:	f000 f902 	bl	8004884 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004680:	4b10      	ldr	r3, [pc, #64]	; (80046c4 <xPortStartScheduler+0x140>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a0f      	ldr	r2, [pc, #60]	; (80046c4 <xPortStartScheduler+0x140>)
 8004686:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800468a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800468c:	f7ff ff64 	bl	8004558 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8004690:	f7ff f808 	bl	80036a4 <vTaskSwitchContext>
    prvTaskExitError();
 8004694:	f7ff ff1a 	bl	80044cc <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8004698:	2300      	movs	r3, #0
}
 800469a:	4618      	mov	r0, r3
 800469c:	3718      	adds	r7, #24
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}
 80046a2:	bf00      	nop
 80046a4:	e000ed00 	.word	0xe000ed00
 80046a8:	410fc271 	.word	0x410fc271
 80046ac:	410fc270 	.word	0x410fc270
 80046b0:	e000e400 	.word	0xe000e400
 80046b4:	20000210 	.word	0x20000210
 80046b8:	20000214 	.word	0x20000214
 80046bc:	e000ed20 	.word	0xe000ed20
 80046c0:	20000020 	.word	0x20000020
 80046c4:	e000ef34 	.word	0xe000ef34

080046c8 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80046c8:	b480      	push	{r7}
 80046ca:	b083      	sub	sp, #12
 80046cc:	af00      	add	r7, sp, #0
        __asm volatile
 80046ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046d2:	f383 8811 	msr	BASEPRI, r3
 80046d6:	f3bf 8f6f 	isb	sy
 80046da:	f3bf 8f4f 	dsb	sy
 80046de:	607b      	str	r3, [r7, #4]
    }
 80046e0:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80046e2:	4b0f      	ldr	r3, [pc, #60]	; (8004720 <vPortEnterCritical+0x58>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	3301      	adds	r3, #1
 80046e8:	4a0d      	ldr	r2, [pc, #52]	; (8004720 <vPortEnterCritical+0x58>)
 80046ea:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80046ec:	4b0c      	ldr	r3, [pc, #48]	; (8004720 <vPortEnterCritical+0x58>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	2b01      	cmp	r3, #1
 80046f2:	d10f      	bne.n	8004714 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80046f4:	4b0b      	ldr	r3, [pc, #44]	; (8004724 <vPortEnterCritical+0x5c>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	b2db      	uxtb	r3, r3
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d00a      	beq.n	8004714 <vPortEnterCritical+0x4c>
        __asm volatile
 80046fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004702:	f383 8811 	msr	BASEPRI, r3
 8004706:	f3bf 8f6f 	isb	sy
 800470a:	f3bf 8f4f 	dsb	sy
 800470e:	603b      	str	r3, [r7, #0]
    }
 8004710:	bf00      	nop
 8004712:	e7fe      	b.n	8004712 <vPortEnterCritical+0x4a>
    }
}
 8004714:	bf00      	nop
 8004716:	370c      	adds	r7, #12
 8004718:	46bd      	mov	sp, r7
 800471a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471e:	4770      	bx	lr
 8004720:	20000020 	.word	0x20000020
 8004724:	e000ed04 	.word	0xe000ed04

08004728 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004728:	b480      	push	{r7}
 800472a:	b083      	sub	sp, #12
 800472c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800472e:	4b12      	ldr	r3, [pc, #72]	; (8004778 <vPortExitCritical+0x50>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d10a      	bne.n	800474c <vPortExitCritical+0x24>
        __asm volatile
 8004736:	f04f 0350 	mov.w	r3, #80	; 0x50
 800473a:	f383 8811 	msr	BASEPRI, r3
 800473e:	f3bf 8f6f 	isb	sy
 8004742:	f3bf 8f4f 	dsb	sy
 8004746:	607b      	str	r3, [r7, #4]
    }
 8004748:	bf00      	nop
 800474a:	e7fe      	b.n	800474a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800474c:	4b0a      	ldr	r3, [pc, #40]	; (8004778 <vPortExitCritical+0x50>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	3b01      	subs	r3, #1
 8004752:	4a09      	ldr	r2, [pc, #36]	; (8004778 <vPortExitCritical+0x50>)
 8004754:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8004756:	4b08      	ldr	r3, [pc, #32]	; (8004778 <vPortExitCritical+0x50>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d105      	bne.n	800476a <vPortExitCritical+0x42>
 800475e:	2300      	movs	r3, #0
 8004760:	603b      	str	r3, [r7, #0]
        __asm volatile
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	f383 8811 	msr	BASEPRI, r3
    }
 8004768:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800476a:	bf00      	nop
 800476c:	370c      	adds	r7, #12
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop
 8004778:	20000020 	.word	0x20000020
 800477c:	00000000 	.word	0x00000000

08004780 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004780:	f3ef 8009 	mrs	r0, PSP
 8004784:	f3bf 8f6f 	isb	sy
 8004788:	4b15      	ldr	r3, [pc, #84]	; (80047e0 <pxCurrentTCBConst>)
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	f01e 0f10 	tst.w	lr, #16
 8004790:	bf08      	it	eq
 8004792:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004796:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800479a:	6010      	str	r0, [r2, #0]
 800479c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80047a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80047a4:	f380 8811 	msr	BASEPRI, r0
 80047a8:	f3bf 8f4f 	dsb	sy
 80047ac:	f3bf 8f6f 	isb	sy
 80047b0:	f7fe ff78 	bl	80036a4 <vTaskSwitchContext>
 80047b4:	f04f 0000 	mov.w	r0, #0
 80047b8:	f380 8811 	msr	BASEPRI, r0
 80047bc:	bc09      	pop	{r0, r3}
 80047be:	6819      	ldr	r1, [r3, #0]
 80047c0:	6808      	ldr	r0, [r1, #0]
 80047c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047c6:	f01e 0f10 	tst.w	lr, #16
 80047ca:	bf08      	it	eq
 80047cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80047d0:	f380 8809 	msr	PSP, r0
 80047d4:	f3bf 8f6f 	isb	sy
 80047d8:	4770      	bx	lr
 80047da:	bf00      	nop
 80047dc:	f3af 8000 	nop.w

080047e0 <pxCurrentTCBConst>:
 80047e0:	200000d0 	.word	0x200000d0
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80047e4:	bf00      	nop
 80047e6:	bf00      	nop

080047e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b082      	sub	sp, #8
 80047ec:	af00      	add	r7, sp, #0
        __asm volatile
 80047ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047f2:	f383 8811 	msr	BASEPRI, r3
 80047f6:	f3bf 8f6f 	isb	sy
 80047fa:	f3bf 8f4f 	dsb	sy
 80047fe:	607b      	str	r3, [r7, #4]
    }
 8004800:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8004802:	f001 fc7b 	bl	80060fc <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8004806:	f7fe fe91 	bl	800352c <xTaskIncrementTick>
 800480a:	4603      	mov	r3, r0
 800480c:	2b00      	cmp	r3, #0
 800480e:	d006      	beq.n	800481e <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 8004810:	f001 fcd2 	bl	80061b8 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004814:	4b08      	ldr	r3, [pc, #32]	; (8004838 <SysTick_Handler+0x50>)
 8004816:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800481a:	601a      	str	r2, [r3, #0]
 800481c:	e001      	b.n	8004822 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 800481e:	f001 fcaf 	bl	8006180 <SEGGER_SYSVIEW_RecordExitISR>
 8004822:	2300      	movs	r3, #0
 8004824:	603b      	str	r3, [r7, #0]
        __asm volatile
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	f383 8811 	msr	BASEPRI, r3
    }
 800482c:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 800482e:	bf00      	nop
 8004830:	3708      	adds	r7, #8
 8004832:	46bd      	mov	sp, r7
 8004834:	bd80      	pop	{r7, pc}
 8004836:	bf00      	nop
 8004838:	e000ed04 	.word	0xe000ed04

0800483c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800483c:	b480      	push	{r7}
 800483e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004840:	4b0b      	ldr	r3, [pc, #44]	; (8004870 <vPortSetupTimerInterrupt+0x34>)
 8004842:	2200      	movs	r2, #0
 8004844:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004846:	4b0b      	ldr	r3, [pc, #44]	; (8004874 <vPortSetupTimerInterrupt+0x38>)
 8004848:	2200      	movs	r2, #0
 800484a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800484c:	4b0a      	ldr	r3, [pc, #40]	; (8004878 <vPortSetupTimerInterrupt+0x3c>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a0a      	ldr	r2, [pc, #40]	; (800487c <vPortSetupTimerInterrupt+0x40>)
 8004852:	fba2 2303 	umull	r2, r3, r2, r3
 8004856:	099b      	lsrs	r3, r3, #6
 8004858:	4a09      	ldr	r2, [pc, #36]	; (8004880 <vPortSetupTimerInterrupt+0x44>)
 800485a:	3b01      	subs	r3, #1
 800485c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800485e:	4b04      	ldr	r3, [pc, #16]	; (8004870 <vPortSetupTimerInterrupt+0x34>)
 8004860:	2207      	movs	r2, #7
 8004862:	601a      	str	r2, [r3, #0]
}
 8004864:	bf00      	nop
 8004866:	46bd      	mov	sp, r7
 8004868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486c:	4770      	bx	lr
 800486e:	bf00      	nop
 8004870:	e000e010 	.word	0xe000e010
 8004874:	e000e018 	.word	0xe000e018
 8004878:	20000010 	.word	0x20000010
 800487c:	10624dd3 	.word	0x10624dd3
 8004880:	e000e014 	.word	0xe000e014

08004884 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8004884:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004894 <vPortEnableVFP+0x10>
 8004888:	6801      	ldr	r1, [r0, #0]
 800488a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800488e:	6001      	str	r1, [r0, #0]
 8004890:	4770      	bx	lr
 8004892:	0000      	.short	0x0000
 8004894:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8004898:	bf00      	nop
 800489a:	bf00      	nop

0800489c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800489c:	b480      	push	{r7}
 800489e:	b085      	sub	sp, #20
 80048a0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80048a2:	f3ef 8305 	mrs	r3, IPSR
 80048a6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2b0f      	cmp	r3, #15
 80048ac:	d914      	bls.n	80048d8 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80048ae:	4a17      	ldr	r2, [pc, #92]	; (800490c <vPortValidateInterruptPriority+0x70>)
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	4413      	add	r3, r2
 80048b4:	781b      	ldrb	r3, [r3, #0]
 80048b6:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80048b8:	4b15      	ldr	r3, [pc, #84]	; (8004910 <vPortValidateInterruptPriority+0x74>)
 80048ba:	781b      	ldrb	r3, [r3, #0]
 80048bc:	7afa      	ldrb	r2, [r7, #11]
 80048be:	429a      	cmp	r2, r3
 80048c0:	d20a      	bcs.n	80048d8 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 80048c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048c6:	f383 8811 	msr	BASEPRI, r3
 80048ca:	f3bf 8f6f 	isb	sy
 80048ce:	f3bf 8f4f 	dsb	sy
 80048d2:	607b      	str	r3, [r7, #4]
    }
 80048d4:	bf00      	nop
 80048d6:	e7fe      	b.n	80048d6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80048d8:	4b0e      	ldr	r3, [pc, #56]	; (8004914 <vPortValidateInterruptPriority+0x78>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80048e0:	4b0d      	ldr	r3, [pc, #52]	; (8004918 <vPortValidateInterruptPriority+0x7c>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	429a      	cmp	r2, r3
 80048e6:	d90a      	bls.n	80048fe <vPortValidateInterruptPriority+0x62>
        __asm volatile
 80048e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048ec:	f383 8811 	msr	BASEPRI, r3
 80048f0:	f3bf 8f6f 	isb	sy
 80048f4:	f3bf 8f4f 	dsb	sy
 80048f8:	603b      	str	r3, [r7, #0]
    }
 80048fa:	bf00      	nop
 80048fc:	e7fe      	b.n	80048fc <vPortValidateInterruptPriority+0x60>
    }
 80048fe:	bf00      	nop
 8004900:	3714      	adds	r7, #20
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr
 800490a:	bf00      	nop
 800490c:	e000e3f0 	.word	0xe000e3f0
 8004910:	20000210 	.word	0x20000210
 8004914:	e000ed0c 	.word	0xe000ed0c
 8004918:	20000214 	.word	0x20000214

0800491c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b08a      	sub	sp, #40	; 0x28
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8004924:	2300      	movs	r3, #0
 8004926:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8004928:	f7fe fd30 	bl	800338c <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800492c:	4b65      	ldr	r3, [pc, #404]	; (8004ac4 <pvPortMalloc+0x1a8>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d101      	bne.n	8004938 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8004934:	f000 f934 	bl	8004ba0 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004938:	4b63      	ldr	r3, [pc, #396]	; (8004ac8 <pvPortMalloc+0x1ac>)
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	4013      	ands	r3, r2
 8004940:	2b00      	cmp	r3, #0
 8004942:	f040 80a7 	bne.w	8004a94 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d02d      	beq.n	80049a8 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 800494c:	2208      	movs	r2, #8
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	429a      	cmp	r2, r3
 8004956:	d227      	bcs.n	80049a8 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 8004958:	2208      	movs	r2, #8
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	4413      	add	r3, r2
 800495e:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	f003 0307 	and.w	r3, r3, #7
 8004966:	2b00      	cmp	r3, #0
 8004968:	d021      	beq.n	80049ae <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	f023 0307 	bic.w	r3, r3, #7
 8004970:	3308      	adds	r3, #8
 8004972:	687a      	ldr	r2, [r7, #4]
 8004974:	429a      	cmp	r2, r3
 8004976:	d214      	bcs.n	80049a2 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	f023 0307 	bic.w	r3, r3, #7
 800497e:	3308      	adds	r3, #8
 8004980:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	f003 0307 	and.w	r3, r3, #7
 8004988:	2b00      	cmp	r3, #0
 800498a:	d010      	beq.n	80049ae <pvPortMalloc+0x92>
        __asm volatile
 800498c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004990:	f383 8811 	msr	BASEPRI, r3
 8004994:	f3bf 8f6f 	isb	sy
 8004998:	f3bf 8f4f 	dsb	sy
 800499c:	617b      	str	r3, [r7, #20]
    }
 800499e:	bf00      	nop
 80049a0:	e7fe      	b.n	80049a0 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 80049a2:	2300      	movs	r3, #0
 80049a4:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80049a6:	e002      	b.n	80049ae <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 80049a8:	2300      	movs	r3, #0
 80049aa:	607b      	str	r3, [r7, #4]
 80049ac:	e000      	b.n	80049b0 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80049ae:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d06e      	beq.n	8004a94 <pvPortMalloc+0x178>
 80049b6:	4b45      	ldr	r3, [pc, #276]	; (8004acc <pvPortMalloc+0x1b0>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	687a      	ldr	r2, [r7, #4]
 80049bc:	429a      	cmp	r2, r3
 80049be:	d869      	bhi.n	8004a94 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80049c0:	4b43      	ldr	r3, [pc, #268]	; (8004ad0 <pvPortMalloc+0x1b4>)
 80049c2:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 80049c4:	4b42      	ldr	r3, [pc, #264]	; (8004ad0 <pvPortMalloc+0x1b4>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80049ca:	e004      	b.n	80049d6 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 80049cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ce:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80049d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80049d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	687a      	ldr	r2, [r7, #4]
 80049dc:	429a      	cmp	r2, r3
 80049de:	d903      	bls.n	80049e8 <pvPortMalloc+0xcc>
 80049e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d1f1      	bne.n	80049cc <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80049e8:	4b36      	ldr	r3, [pc, #216]	; (8004ac4 <pvPortMalloc+0x1a8>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049ee:	429a      	cmp	r2, r3
 80049f0:	d050      	beq.n	8004a94 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80049f2:	6a3b      	ldr	r3, [r7, #32]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	2208      	movs	r2, #8
 80049f8:	4413      	add	r3, r2
 80049fa:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80049fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	6a3b      	ldr	r3, [r7, #32]
 8004a02:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a06:	685a      	ldr	r2, [r3, #4]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	1ad2      	subs	r2, r2, r3
 8004a0c:	2308      	movs	r3, #8
 8004a0e:	005b      	lsls	r3, r3, #1
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d91f      	bls.n	8004a54 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004a14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	4413      	add	r3, r2
 8004a1a:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004a1c:	69bb      	ldr	r3, [r7, #24]
 8004a1e:	f003 0307 	and.w	r3, r3, #7
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d00a      	beq.n	8004a3c <pvPortMalloc+0x120>
        __asm volatile
 8004a26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a2a:	f383 8811 	msr	BASEPRI, r3
 8004a2e:	f3bf 8f6f 	isb	sy
 8004a32:	f3bf 8f4f 	dsb	sy
 8004a36:	613b      	str	r3, [r7, #16]
    }
 8004a38:	bf00      	nop
 8004a3a:	e7fe      	b.n	8004a3a <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a3e:	685a      	ldr	r2, [r3, #4]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	1ad2      	subs	r2, r2, r3
 8004a44:	69bb      	ldr	r3, [r7, #24]
 8004a46:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a4a:	687a      	ldr	r2, [r7, #4]
 8004a4c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004a4e:	69b8      	ldr	r0, [r7, #24]
 8004a50:	f000 f908 	bl	8004c64 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004a54:	4b1d      	ldr	r3, [pc, #116]	; (8004acc <pvPortMalloc+0x1b0>)
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	1ad3      	subs	r3, r2, r3
 8004a5e:	4a1b      	ldr	r2, [pc, #108]	; (8004acc <pvPortMalloc+0x1b0>)
 8004a60:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004a62:	4b1a      	ldr	r3, [pc, #104]	; (8004acc <pvPortMalloc+0x1b0>)
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	4b1b      	ldr	r3, [pc, #108]	; (8004ad4 <pvPortMalloc+0x1b8>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	429a      	cmp	r2, r3
 8004a6c:	d203      	bcs.n	8004a76 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004a6e:	4b17      	ldr	r3, [pc, #92]	; (8004acc <pvPortMalloc+0x1b0>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a18      	ldr	r2, [pc, #96]	; (8004ad4 <pvPortMalloc+0x1b8>)
 8004a74:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a78:	685a      	ldr	r2, [r3, #4]
 8004a7a:	4b13      	ldr	r3, [pc, #76]	; (8004ac8 <pvPortMalloc+0x1ac>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	431a      	orrs	r2, r3
 8004a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a82:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8004a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a86:	2200      	movs	r2, #0
 8004a88:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8004a8a:	4b13      	ldr	r3, [pc, #76]	; (8004ad8 <pvPortMalloc+0x1bc>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	3301      	adds	r3, #1
 8004a90:	4a11      	ldr	r2, [pc, #68]	; (8004ad8 <pvPortMalloc+0x1bc>)
 8004a92:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8004a94:	f7fe fc88 	bl	80033a8 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004a98:	69fb      	ldr	r3, [r7, #28]
 8004a9a:	f003 0307 	and.w	r3, r3, #7
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d00a      	beq.n	8004ab8 <pvPortMalloc+0x19c>
        __asm volatile
 8004aa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aa6:	f383 8811 	msr	BASEPRI, r3
 8004aaa:	f3bf 8f6f 	isb	sy
 8004aae:	f3bf 8f4f 	dsb	sy
 8004ab2:	60fb      	str	r3, [r7, #12]
    }
 8004ab4:	bf00      	nop
 8004ab6:	e7fe      	b.n	8004ab6 <pvPortMalloc+0x19a>
    return pvReturn;
 8004ab8:	69fb      	ldr	r3, [r7, #28]
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3728      	adds	r7, #40	; 0x28
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}
 8004ac2:	bf00      	nop
 8004ac4:	20012e20 	.word	0x20012e20
 8004ac8:	20012e34 	.word	0x20012e34
 8004acc:	20012e24 	.word	0x20012e24
 8004ad0:	20012e18 	.word	0x20012e18
 8004ad4:	20012e28 	.word	0x20012e28
 8004ad8:	20012e2c 	.word	0x20012e2c

08004adc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b086      	sub	sp, #24
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d04d      	beq.n	8004b8a <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8004aee:	2308      	movs	r3, #8
 8004af0:	425b      	negs	r3, r3
 8004af2:	697a      	ldr	r2, [r7, #20]
 8004af4:	4413      	add	r3, r2
 8004af6:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	685a      	ldr	r2, [r3, #4]
 8004b00:	4b24      	ldr	r3, [pc, #144]	; (8004b94 <vPortFree+0xb8>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4013      	ands	r3, r2
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d10a      	bne.n	8004b20 <vPortFree+0x44>
        __asm volatile
 8004b0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b0e:	f383 8811 	msr	BASEPRI, r3
 8004b12:	f3bf 8f6f 	isb	sy
 8004b16:	f3bf 8f4f 	dsb	sy
 8004b1a:	60fb      	str	r3, [r7, #12]
    }
 8004b1c:	bf00      	nop
 8004b1e:	e7fe      	b.n	8004b1e <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d00a      	beq.n	8004b3e <vPortFree+0x62>
        __asm volatile
 8004b28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b2c:	f383 8811 	msr	BASEPRI, r3
 8004b30:	f3bf 8f6f 	isb	sy
 8004b34:	f3bf 8f4f 	dsb	sy
 8004b38:	60bb      	str	r3, [r7, #8]
    }
 8004b3a:	bf00      	nop
 8004b3c:	e7fe      	b.n	8004b3c <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	685a      	ldr	r2, [r3, #4]
 8004b42:	4b14      	ldr	r3, [pc, #80]	; (8004b94 <vPortFree+0xb8>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4013      	ands	r3, r2
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d01e      	beq.n	8004b8a <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8004b4c:	693b      	ldr	r3, [r7, #16]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d11a      	bne.n	8004b8a <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004b54:	693b      	ldr	r3, [r7, #16]
 8004b56:	685a      	ldr	r2, [r3, #4]
 8004b58:	4b0e      	ldr	r3, [pc, #56]	; (8004b94 <vPortFree+0xb8>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	43db      	mvns	r3, r3
 8004b5e:	401a      	ands	r2, r3
 8004b60:	693b      	ldr	r3, [r7, #16]
 8004b62:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8004b64:	f7fe fc12 	bl	800338c <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	685a      	ldr	r2, [r3, #4]
 8004b6c:	4b0a      	ldr	r3, [pc, #40]	; (8004b98 <vPortFree+0xbc>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4413      	add	r3, r2
 8004b72:	4a09      	ldr	r2, [pc, #36]	; (8004b98 <vPortFree+0xbc>)
 8004b74:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004b76:	6938      	ldr	r0, [r7, #16]
 8004b78:	f000 f874 	bl	8004c64 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8004b7c:	4b07      	ldr	r3, [pc, #28]	; (8004b9c <vPortFree+0xc0>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	3301      	adds	r3, #1
 8004b82:	4a06      	ldr	r2, [pc, #24]	; (8004b9c <vPortFree+0xc0>)
 8004b84:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004b86:	f7fe fc0f 	bl	80033a8 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8004b8a:	bf00      	nop
 8004b8c:	3718      	adds	r7, #24
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}
 8004b92:	bf00      	nop
 8004b94:	20012e34 	.word	0x20012e34
 8004b98:	20012e24 	.word	0x20012e24
 8004b9c:	20012e30 	.word	0x20012e30

08004ba0 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b085      	sub	sp, #20
 8004ba4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004ba6:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8004baa:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8004bac:	4b27      	ldr	r3, [pc, #156]	; (8004c4c <prvHeapInit+0xac>)
 8004bae:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	f003 0307 	and.w	r3, r3, #7
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d00c      	beq.n	8004bd4 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	3307      	adds	r3, #7
 8004bbe:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	f023 0307 	bic.w	r3, r3, #7
 8004bc6:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004bc8:	68ba      	ldr	r2, [r7, #8]
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	1ad3      	subs	r3, r2, r3
 8004bce:	4a1f      	ldr	r2, [pc, #124]	; (8004c4c <prvHeapInit+0xac>)
 8004bd0:	4413      	add	r3, r2
 8004bd2:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004bd8:	4a1d      	ldr	r2, [pc, #116]	; (8004c50 <prvHeapInit+0xb0>)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8004bde:	4b1c      	ldr	r3, [pc, #112]	; (8004c50 <prvHeapInit+0xb0>)
 8004be0:	2200      	movs	r2, #0
 8004be2:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	68ba      	ldr	r2, [r7, #8]
 8004be8:	4413      	add	r3, r2
 8004bea:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8004bec:	2208      	movs	r2, #8
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	1a9b      	subs	r3, r3, r2
 8004bf2:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	f023 0307 	bic.w	r3, r3, #7
 8004bfa:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	4a15      	ldr	r2, [pc, #84]	; (8004c54 <prvHeapInit+0xb4>)
 8004c00:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8004c02:	4b14      	ldr	r3, [pc, #80]	; (8004c54 <prvHeapInit+0xb4>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	2200      	movs	r2, #0
 8004c08:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8004c0a:	4b12      	ldr	r3, [pc, #72]	; (8004c54 <prvHeapInit+0xb4>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	68fa      	ldr	r2, [r7, #12]
 8004c1a:	1ad2      	subs	r2, r2, r3
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004c20:	4b0c      	ldr	r3, [pc, #48]	; (8004c54 <prvHeapInit+0xb4>)
 8004c22:	681a      	ldr	r2, [r3, #0]
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	4a0a      	ldr	r2, [pc, #40]	; (8004c58 <prvHeapInit+0xb8>)
 8004c2e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	4a09      	ldr	r2, [pc, #36]	; (8004c5c <prvHeapInit+0xbc>)
 8004c36:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004c38:	4b09      	ldr	r3, [pc, #36]	; (8004c60 <prvHeapInit+0xc0>)
 8004c3a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004c3e:	601a      	str	r2, [r3, #0]
}
 8004c40:	bf00      	nop
 8004c42:	3714      	adds	r7, #20
 8004c44:	46bd      	mov	sp, r7
 8004c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4a:	4770      	bx	lr
 8004c4c:	20000218 	.word	0x20000218
 8004c50:	20012e18 	.word	0x20012e18
 8004c54:	20012e20 	.word	0x20012e20
 8004c58:	20012e28 	.word	0x20012e28
 8004c5c:	20012e24 	.word	0x20012e24
 8004c60:	20012e34 	.word	0x20012e34

08004c64 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004c64:	b480      	push	{r7}
 8004c66:	b085      	sub	sp, #20
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004c6c:	4b28      	ldr	r3, [pc, #160]	; (8004d10 <prvInsertBlockIntoFreeList+0xac>)
 8004c6e:	60fb      	str	r3, [r7, #12]
 8004c70:	e002      	b.n	8004c78 <prvInsertBlockIntoFreeList+0x14>
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	60fb      	str	r3, [r7, #12]
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	687a      	ldr	r2, [r7, #4]
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	d8f7      	bhi.n	8004c72 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	68ba      	ldr	r2, [r7, #8]
 8004c8c:	4413      	add	r3, r2
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	429a      	cmp	r2, r3
 8004c92:	d108      	bne.n	8004ca6 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	685a      	ldr	r2, [r3, #4]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	441a      	add	r2, r3
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	68ba      	ldr	r2, [r7, #8]
 8004cb0:	441a      	add	r2, r3
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	429a      	cmp	r2, r3
 8004cb8:	d118      	bne.n	8004cec <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	4b15      	ldr	r3, [pc, #84]	; (8004d14 <prvInsertBlockIntoFreeList+0xb0>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	429a      	cmp	r2, r3
 8004cc4:	d00d      	beq.n	8004ce2 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	685a      	ldr	r2, [r3, #4]
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	441a      	add	r2, r3
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	681a      	ldr	r2, [r3, #0]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	601a      	str	r2, [r3, #0]
 8004ce0:	e008      	b.n	8004cf4 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004ce2:	4b0c      	ldr	r3, [pc, #48]	; (8004d14 <prvInsertBlockIntoFreeList+0xb0>)
 8004ce4:	681a      	ldr	r2, [r3, #0]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	601a      	str	r2, [r3, #0]
 8004cea:	e003      	b.n	8004cf4 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681a      	ldr	r2, [r3, #0]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8004cf4:	68fa      	ldr	r2, [r7, #12]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	429a      	cmp	r2, r3
 8004cfa:	d002      	beq.n	8004d02 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	687a      	ldr	r2, [r7, #4]
 8004d00:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004d02:	bf00      	nop
 8004d04:	3714      	adds	r7, #20
 8004d06:	46bd      	mov	sp, r7
 8004d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0c:	4770      	bx	lr
 8004d0e:	bf00      	nop
 8004d10:	20012e18 	.word	0x20012e18
 8004d14:	20012e20 	.word	0x20012e20

08004d18 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b082      	sub	sp, #8
 8004d1c:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8004d1e:	4b26      	ldr	r3, [pc, #152]	; (8004db8 <_DoInit+0xa0>)
 8004d20:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 8004d22:	22a8      	movs	r2, #168	; 0xa8
 8004d24:	2100      	movs	r1, #0
 8004d26:	6838      	ldr	r0, [r7, #0]
 8004d28:	f001 fe7c 	bl	8006a24 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	2203      	movs	r2, #3
 8004d30:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	2203      	movs	r2, #3
 8004d36:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	4a20      	ldr	r2, [pc, #128]	; (8004dbc <_DoInit+0xa4>)
 8004d3c:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	4a1f      	ldr	r2, [pc, #124]	; (8004dc0 <_DoInit+0xa8>)
 8004d42:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004d4a:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	2200      	movs	r2, #0
 8004d56:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	4a16      	ldr	r2, [pc, #88]	; (8004dbc <_DoInit+0xa4>)
 8004d62:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	4a17      	ldr	r2, [pc, #92]	; (8004dc4 <_DoInit+0xac>)
 8004d68:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	2210      	movs	r2, #16
 8004d6e:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	2200      	movs	r2, #0
 8004d74:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8004d82:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8004d86:	2300      	movs	r3, #0
 8004d88:	607b      	str	r3, [r7, #4]
 8004d8a:	e00c      	b.n	8004da6 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	f1c3 030f 	rsb	r3, r3, #15
 8004d92:	4a0d      	ldr	r2, [pc, #52]	; (8004dc8 <_DoInit+0xb0>)
 8004d94:	5cd1      	ldrb	r1, [r2, r3]
 8004d96:	683a      	ldr	r2, [r7, #0]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	4413      	add	r3, r2
 8004d9c:	460a      	mov	r2, r1
 8004d9e:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	3301      	adds	r3, #1
 8004da4:	607b      	str	r3, [r7, #4]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2b0f      	cmp	r3, #15
 8004daa:	d9ef      	bls.n	8004d8c <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8004dac:	f3bf 8f5f 	dmb	sy
}
 8004db0:	bf00      	nop
 8004db2:	3708      	adds	r7, #8
 8004db4:	46bd      	mov	sp, r7
 8004db6:	bd80      	pop	{r7, pc}
 8004db8:	20012e38 	.word	0x20012e38
 8004dbc:	08006aa8 	.word	0x08006aa8
 8004dc0:	20012ee0 	.word	0x20012ee0
 8004dc4:	200132e0 	.word	0x200132e0
 8004dc8:	08006b80 	.word	0x08006b80

08004dcc <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b08c      	sub	sp, #48	; 0x30
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	60f8      	str	r0, [r7, #12]
 8004dd4:	60b9      	str	r1, [r7, #8]
 8004dd6:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8004dd8:	4b3e      	ldr	r3, [pc, #248]	; (8004ed4 <SEGGER_RTT_ReadNoLock+0x108>)
 8004dda:	623b      	str	r3, [r7, #32]
 8004ddc:	6a3b      	ldr	r3, [r7, #32]
 8004dde:	781b      	ldrb	r3, [r3, #0]
 8004de0:	b2db      	uxtb	r3, r3
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d101      	bne.n	8004dea <SEGGER_RTT_ReadNoLock+0x1e>
 8004de6:	f7ff ff97 	bl	8004d18 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004dea:	68fa      	ldr	r2, [r7, #12]
 8004dec:	4613      	mov	r3, r2
 8004dee:	005b      	lsls	r3, r3, #1
 8004df0:	4413      	add	r3, r2
 8004df2:	00db      	lsls	r3, r3, #3
 8004df4:	3360      	adds	r3, #96	; 0x60
 8004df6:	4a37      	ldr	r2, [pc, #220]	; (8004ed4 <SEGGER_RTT_ReadNoLock+0x108>)
 8004df8:	4413      	add	r3, r2
 8004dfa:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8004e00:	69fb      	ldr	r3, [r7, #28]
 8004e02:	691b      	ldr	r3, [r3, #16]
 8004e04:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8004e06:	69fb      	ldr	r3, [r7, #28]
 8004e08:	68db      	ldr	r3, [r3, #12]
 8004e0a:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8004e10:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e12:	69bb      	ldr	r3, [r7, #24]
 8004e14:	429a      	cmp	r2, r3
 8004e16:	d92b      	bls.n	8004e70 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8004e18:	69fb      	ldr	r3, [r7, #28]
 8004e1a:	689a      	ldr	r2, [r3, #8]
 8004e1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e1e:	1ad3      	subs	r3, r2, r3
 8004e20:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004e22:	697a      	ldr	r2, [r7, #20]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	4293      	cmp	r3, r2
 8004e28:	bf28      	it	cs
 8004e2a:	4613      	movcs	r3, r2
 8004e2c:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004e2e:	69fb      	ldr	r3, [r7, #28]
 8004e30:	685a      	ldr	r2, [r3, #4]
 8004e32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e34:	4413      	add	r3, r2
 8004e36:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004e38:	697a      	ldr	r2, [r7, #20]
 8004e3a:	6939      	ldr	r1, [r7, #16]
 8004e3c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004e3e:	f001 fde3 	bl	8006a08 <memcpy>
    NumBytesRead += NumBytesRem;
 8004e42:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	4413      	add	r3, r2
 8004e48:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8004e4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	4413      	add	r3, r2
 8004e50:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8004e52:	687a      	ldr	r2, [r7, #4]
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	1ad3      	subs	r3, r2, r3
 8004e58:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004e5a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	4413      	add	r3, r2
 8004e60:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8004e62:	69fb      	ldr	r3, [r7, #28]
 8004e64:	689b      	ldr	r3, [r3, #8]
 8004e66:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e68:	429a      	cmp	r2, r3
 8004e6a:	d101      	bne.n	8004e70 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8004e70:	69ba      	ldr	r2, [r7, #24]
 8004e72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e74:	1ad3      	subs	r3, r2, r3
 8004e76:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004e78:	697a      	ldr	r2, [r7, #20]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	bf28      	it	cs
 8004e80:	4613      	movcs	r3, r2
 8004e82:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8004e84:	697b      	ldr	r3, [r7, #20]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d019      	beq.n	8004ebe <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004e8a:	69fb      	ldr	r3, [r7, #28]
 8004e8c:	685a      	ldr	r2, [r3, #4]
 8004e8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e90:	4413      	add	r3, r2
 8004e92:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004e94:	697a      	ldr	r2, [r7, #20]
 8004e96:	6939      	ldr	r1, [r7, #16]
 8004e98:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004e9a:	f001 fdb5 	bl	8006a08 <memcpy>
    NumBytesRead += NumBytesRem;
 8004e9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	4413      	add	r3, r2
 8004ea4:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8004ea6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	4413      	add	r3, r2
 8004eac:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8004eae:	687a      	ldr	r2, [r7, #4]
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	1ad3      	subs	r3, r2, r3
 8004eb4:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004eb6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004eb8:	697b      	ldr	r3, [r7, #20]
 8004eba:	4413      	add	r3, r2
 8004ebc:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 8004ebe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d002      	beq.n	8004eca <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8004ec4:	69fb      	ldr	r3, [r7, #28]
 8004ec6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ec8:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8004eca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8004ecc:	4618      	mov	r0, r3
 8004ece:	3730      	adds	r7, #48	; 0x30
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	bd80      	pop	{r7, pc}
 8004ed4:	20012e38 	.word	0x20012e38

08004ed8 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b088      	sub	sp, #32
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	60f8      	str	r0, [r7, #12]
 8004ee0:	60b9      	str	r1, [r7, #8]
 8004ee2:	607a      	str	r2, [r7, #4]
 8004ee4:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8004ee6:	4b3d      	ldr	r3, [pc, #244]	; (8004fdc <SEGGER_RTT_AllocUpBuffer+0x104>)
 8004ee8:	61bb      	str	r3, [r7, #24]
 8004eea:	69bb      	ldr	r3, [r7, #24]
 8004eec:	781b      	ldrb	r3, [r3, #0]
 8004eee:	b2db      	uxtb	r3, r3
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d101      	bne.n	8004ef8 <SEGGER_RTT_AllocUpBuffer+0x20>
 8004ef4:	f7ff ff10 	bl	8004d18 <_DoInit>
  SEGGER_RTT_LOCK();
 8004ef8:	f3ef 8311 	mrs	r3, BASEPRI
 8004efc:	f04f 0120 	mov.w	r1, #32
 8004f00:	f381 8811 	msr	BASEPRI, r1
 8004f04:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004f06:	4b35      	ldr	r3, [pc, #212]	; (8004fdc <SEGGER_RTT_AllocUpBuffer+0x104>)
 8004f08:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8004f0e:	6939      	ldr	r1, [r7, #16]
 8004f10:	69fb      	ldr	r3, [r7, #28]
 8004f12:	1c5a      	adds	r2, r3, #1
 8004f14:	4613      	mov	r3, r2
 8004f16:	005b      	lsls	r3, r3, #1
 8004f18:	4413      	add	r3, r2
 8004f1a:	00db      	lsls	r3, r3, #3
 8004f1c:	440b      	add	r3, r1
 8004f1e:	3304      	adds	r3, #4
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d008      	beq.n	8004f38 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8004f26:	69fb      	ldr	r3, [r7, #28]
 8004f28:	3301      	adds	r3, #1
 8004f2a:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	691b      	ldr	r3, [r3, #16]
 8004f30:	69fa      	ldr	r2, [r7, #28]
 8004f32:	429a      	cmp	r2, r3
 8004f34:	dbeb      	blt.n	8004f0e <SEGGER_RTT_AllocUpBuffer+0x36>
 8004f36:	e000      	b.n	8004f3a <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8004f38:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	691b      	ldr	r3, [r3, #16]
 8004f3e:	69fa      	ldr	r2, [r7, #28]
 8004f40:	429a      	cmp	r2, r3
 8004f42:	da3f      	bge.n	8004fc4 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8004f44:	6939      	ldr	r1, [r7, #16]
 8004f46:	69fb      	ldr	r3, [r7, #28]
 8004f48:	1c5a      	adds	r2, r3, #1
 8004f4a:	4613      	mov	r3, r2
 8004f4c:	005b      	lsls	r3, r3, #1
 8004f4e:	4413      	add	r3, r2
 8004f50:	00db      	lsls	r3, r3, #3
 8004f52:	440b      	add	r3, r1
 8004f54:	68fa      	ldr	r2, [r7, #12]
 8004f56:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8004f58:	6939      	ldr	r1, [r7, #16]
 8004f5a:	69fb      	ldr	r3, [r7, #28]
 8004f5c:	1c5a      	adds	r2, r3, #1
 8004f5e:	4613      	mov	r3, r2
 8004f60:	005b      	lsls	r3, r3, #1
 8004f62:	4413      	add	r3, r2
 8004f64:	00db      	lsls	r3, r3, #3
 8004f66:	440b      	add	r3, r1
 8004f68:	3304      	adds	r3, #4
 8004f6a:	68ba      	ldr	r2, [r7, #8]
 8004f6c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8004f6e:	6939      	ldr	r1, [r7, #16]
 8004f70:	69fa      	ldr	r2, [r7, #28]
 8004f72:	4613      	mov	r3, r2
 8004f74:	005b      	lsls	r3, r3, #1
 8004f76:	4413      	add	r3, r2
 8004f78:	00db      	lsls	r3, r3, #3
 8004f7a:	440b      	add	r3, r1
 8004f7c:	3320      	adds	r3, #32
 8004f7e:	687a      	ldr	r2, [r7, #4]
 8004f80:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8004f82:	6939      	ldr	r1, [r7, #16]
 8004f84:	69fa      	ldr	r2, [r7, #28]
 8004f86:	4613      	mov	r3, r2
 8004f88:	005b      	lsls	r3, r3, #1
 8004f8a:	4413      	add	r3, r2
 8004f8c:	00db      	lsls	r3, r3, #3
 8004f8e:	440b      	add	r3, r1
 8004f90:	3328      	adds	r3, #40	; 0x28
 8004f92:	2200      	movs	r2, #0
 8004f94:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8004f96:	6939      	ldr	r1, [r7, #16]
 8004f98:	69fa      	ldr	r2, [r7, #28]
 8004f9a:	4613      	mov	r3, r2
 8004f9c:	005b      	lsls	r3, r3, #1
 8004f9e:	4413      	add	r3, r2
 8004fa0:	00db      	lsls	r3, r3, #3
 8004fa2:	440b      	add	r3, r1
 8004fa4:	3324      	adds	r3, #36	; 0x24
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8004faa:	6939      	ldr	r1, [r7, #16]
 8004fac:	69fa      	ldr	r2, [r7, #28]
 8004fae:	4613      	mov	r3, r2
 8004fb0:	005b      	lsls	r3, r3, #1
 8004fb2:	4413      	add	r3, r2
 8004fb4:	00db      	lsls	r3, r3, #3
 8004fb6:	440b      	add	r3, r1
 8004fb8:	332c      	adds	r3, #44	; 0x2c
 8004fba:	683a      	ldr	r2, [r7, #0]
 8004fbc:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004fbe:	f3bf 8f5f 	dmb	sy
 8004fc2:	e002      	b.n	8004fca <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8004fc4:	f04f 33ff 	mov.w	r3, #4294967295
 8004fc8:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8004fd0:	69fb      	ldr	r3, [r7, #28]
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	3720      	adds	r7, #32
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}
 8004fda:	bf00      	nop
 8004fdc:	20012e38 	.word	0x20012e38

08004fe0 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b08a      	sub	sp, #40	; 0x28
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	60f8      	str	r0, [r7, #12]
 8004fe8:	60b9      	str	r1, [r7, #8]
 8004fea:	607a      	str	r2, [r7, #4]
 8004fec:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 8004fee:	4b21      	ldr	r3, [pc, #132]	; (8005074 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8004ff0:	623b      	str	r3, [r7, #32]
 8004ff2:	6a3b      	ldr	r3, [r7, #32]
 8004ff4:	781b      	ldrb	r3, [r3, #0]
 8004ff6:	b2db      	uxtb	r3, r3
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d101      	bne.n	8005000 <SEGGER_RTT_ConfigDownBuffer+0x20>
 8004ffc:	f7ff fe8c 	bl	8004d18 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005000:	4b1c      	ldr	r3, [pc, #112]	; (8005074 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8005002:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2b02      	cmp	r3, #2
 8005008:	d82c      	bhi.n	8005064 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 800500a:	f3ef 8311 	mrs	r3, BASEPRI
 800500e:	f04f 0120 	mov.w	r1, #32
 8005012:	f381 8811 	msr	BASEPRI, r1
 8005016:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 8005018:	68fa      	ldr	r2, [r7, #12]
 800501a:	4613      	mov	r3, r2
 800501c:	005b      	lsls	r3, r3, #1
 800501e:	4413      	add	r3, r2
 8005020:	00db      	lsls	r3, r3, #3
 8005022:	3360      	adds	r3, #96	; 0x60
 8005024:	69fa      	ldr	r2, [r7, #28]
 8005026:	4413      	add	r3, r2
 8005028:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d00e      	beq.n	800504e <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	68ba      	ldr	r2, [r7, #8]
 8005034:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	687a      	ldr	r2, [r7, #4]
 800503a:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 800503c:	697b      	ldr	r3, [r7, #20]
 800503e:	683a      	ldr	r2, [r7, #0]
 8005040:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	2200      	movs	r2, #0
 8005046:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	2200      	movs	r2, #0
 800504c:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005052:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005054:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8005058:	69bb      	ldr	r3, [r7, #24]
 800505a:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800505e:	2300      	movs	r3, #0
 8005060:	627b      	str	r3, [r7, #36]	; 0x24
 8005062:	e002      	b.n	800506a <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 8005064:	f04f 33ff 	mov.w	r3, #4294967295
 8005068:	627b      	str	r3, [r7, #36]	; 0x24
  }
  return r;
 800506a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800506c:	4618      	mov	r0, r3
 800506e:	3728      	adds	r7, #40	; 0x28
 8005070:	46bd      	mov	sp, r7
 8005072:	bd80      	pop	{r7, pc}
 8005074:	20012e38 	.word	0x20012e38

08005078 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8005078:	b480      	push	{r7}
 800507a:	b087      	sub	sp, #28
 800507c:	af00      	add	r7, sp, #0
 800507e:	60f8      	str	r0, [r7, #12]
 8005080:	60b9      	str	r1, [r7, #8]
 8005082:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8005084:	2300      	movs	r3, #0
 8005086:	613b      	str	r3, [r7, #16]
  if (pText != NULL) {
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d00f      	beq.n	80050ae <_EncodeStr+0x36>
    while(*(pText + Len) != 0) {
 800508e:	e002      	b.n	8005096 <_EncodeStr+0x1e>
      Len++;
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	3301      	adds	r3, #1
 8005094:	613b      	str	r3, [r7, #16]
    while(*(pText + Len) != 0) {
 8005096:	68ba      	ldr	r2, [r7, #8]
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	4413      	add	r3, r2
 800509c:	781b      	ldrb	r3, [r3, #0]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d1f6      	bne.n	8005090 <_EncodeStr+0x18>
    }
    if (Len > Limit) {
 80050a2:	693a      	ldr	r2, [r7, #16]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	429a      	cmp	r2, r3
 80050a8:	d901      	bls.n	80050ae <_EncodeStr+0x36>
      Len = Limit;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	613b      	str	r3, [r7, #16]
    }
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	2bfe      	cmp	r3, #254	; 0xfe
 80050b2:	d806      	bhi.n	80050c2 <_EncodeStr+0x4a>
    *pPayload++ = (U8)Len;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	1c5a      	adds	r2, r3, #1
 80050b8:	60fa      	str	r2, [r7, #12]
 80050ba:	693a      	ldr	r2, [r7, #16]
 80050bc:	b2d2      	uxtb	r2, r2
 80050be:	701a      	strb	r2, [r3, #0]
 80050c0:	e011      	b.n	80050e6 <_EncodeStr+0x6e>
  } else {
    *pPayload++ = 255;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	1c5a      	adds	r2, r3, #1
 80050c6:	60fa      	str	r2, [r7, #12]
 80050c8:	22ff      	movs	r2, #255	; 0xff
 80050ca:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	1c5a      	adds	r2, r3, #1
 80050d0:	60fa      	str	r2, [r7, #12]
 80050d2:	693a      	ldr	r2, [r7, #16]
 80050d4:	b2d2      	uxtb	r2, r2
 80050d6:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	0a19      	lsrs	r1, r3, #8
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	1c5a      	adds	r2, r3, #1
 80050e0:	60fa      	str	r2, [r7, #12]
 80050e2:	b2ca      	uxtb	r2, r1
 80050e4:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 80050e6:	2300      	movs	r3, #0
 80050e8:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80050ea:	e00a      	b.n	8005102 <_EncodeStr+0x8a>
    *pPayload++ = *pText++;
 80050ec:	68ba      	ldr	r2, [r7, #8]
 80050ee:	1c53      	adds	r3, r2, #1
 80050f0:	60bb      	str	r3, [r7, #8]
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	1c59      	adds	r1, r3, #1
 80050f6:	60f9      	str	r1, [r7, #12]
 80050f8:	7812      	ldrb	r2, [r2, #0]
 80050fa:	701a      	strb	r2, [r3, #0]
    n++;
 80050fc:	697b      	ldr	r3, [r7, #20]
 80050fe:	3301      	adds	r3, #1
 8005100:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8005102:	697a      	ldr	r2, [r7, #20]
 8005104:	693b      	ldr	r3, [r7, #16]
 8005106:	429a      	cmp	r2, r3
 8005108:	d3f0      	bcc.n	80050ec <_EncodeStr+0x74>
  }
  return pPayload;
 800510a:	68fb      	ldr	r3, [r7, #12]
}
 800510c:	4618      	mov	r0, r3
 800510e:	371c      	adds	r7, #28
 8005110:	46bd      	mov	sp, r7
 8005112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005116:	4770      	bx	lr

08005118 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8005118:	b480      	push	{r7}
 800511a:	b083      	sub	sp, #12
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	3307      	adds	r3, #7
}
 8005124:	4618      	mov	r0, r3
 8005126:	370c      	adds	r7, #12
 8005128:	46bd      	mov	sp, r7
 800512a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512e:	4770      	bx	lr

08005130 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8005130:	b580      	push	{r7, lr}
 8005132:	b082      	sub	sp, #8
 8005134:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005136:	4b35      	ldr	r3, [pc, #212]	; (800520c <_HandleIncomingPacket+0xdc>)
 8005138:	7e1b      	ldrb	r3, [r3, #24]
 800513a:	4618      	mov	r0, r3
 800513c:	1cfb      	adds	r3, r7, #3
 800513e:	2201      	movs	r2, #1
 8005140:	4619      	mov	r1, r3
 8005142:	f7ff fe43 	bl	8004dcc <SEGGER_RTT_ReadNoLock>
 8005146:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d052      	beq.n	80051f4 <_HandleIncomingPacket+0xc4>
    switch (Cmd) {
 800514e:	78fb      	ldrb	r3, [r7, #3]
 8005150:	2b80      	cmp	r3, #128	; 0x80
 8005152:	d031      	beq.n	80051b8 <_HandleIncomingPacket+0x88>
 8005154:	2b80      	cmp	r3, #128	; 0x80
 8005156:	dc40      	bgt.n	80051da <_HandleIncomingPacket+0xaa>
 8005158:	2b07      	cmp	r3, #7
 800515a:	dc15      	bgt.n	8005188 <_HandleIncomingPacket+0x58>
 800515c:	2b00      	cmp	r3, #0
 800515e:	dd3c      	ble.n	80051da <_HandleIncomingPacket+0xaa>
 8005160:	3b01      	subs	r3, #1
 8005162:	2b06      	cmp	r3, #6
 8005164:	d839      	bhi.n	80051da <_HandleIncomingPacket+0xaa>
 8005166:	a201      	add	r2, pc, #4	; (adr r2, 800516c <_HandleIncomingPacket+0x3c>)
 8005168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800516c:	0800518f 	.word	0x0800518f
 8005170:	08005195 	.word	0x08005195
 8005174:	0800519b 	.word	0x0800519b
 8005178:	080051a1 	.word	0x080051a1
 800517c:	080051a7 	.word	0x080051a7
 8005180:	080051ad 	.word	0x080051ad
 8005184:	080051b3 	.word	0x080051b3
 8005188:	2b7f      	cmp	r3, #127	; 0x7f
 800518a:	d035      	beq.n	80051f8 <_HandleIncomingPacket+0xc8>
 800518c:	e025      	b.n	80051da <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800518e:	f000 fced 	bl	8005b6c <SEGGER_SYSVIEW_Start>
      break;
 8005192:	e036      	b.n	8005202 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8005194:	f000 fda4 	bl	8005ce0 <SEGGER_SYSVIEW_Stop>
      break;
 8005198:	e033      	b.n	8005202 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800519a:	f000 ff7d 	bl	8006098 <SEGGER_SYSVIEW_RecordSystime>
      break;
 800519e:	e030      	b.n	8005202 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 80051a0:	f000 ff42 	bl	8006028 <SEGGER_SYSVIEW_SendTaskList>
      break;
 80051a4:	e02d      	b.n	8005202 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 80051a6:	f000 fdc1 	bl	8005d2c <SEGGER_SYSVIEW_GetSysDesc>
      break;
 80051aa:	e02a      	b.n	8005202 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 80051ac:	f001 fa10 	bl	80065d0 <SEGGER_SYSVIEW_SendNumModules>
      break;
 80051b0:	e027      	b.n	8005202 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 80051b2:	f001 f9ef 	bl	8006594 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 80051b6:	e024      	b.n	8005202 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80051b8:	4b14      	ldr	r3, [pc, #80]	; (800520c <_HandleIncomingPacket+0xdc>)
 80051ba:	7e1b      	ldrb	r3, [r3, #24]
 80051bc:	4618      	mov	r0, r3
 80051be:	1cfb      	adds	r3, r7, #3
 80051c0:	2201      	movs	r2, #1
 80051c2:	4619      	mov	r1, r3
 80051c4:	f7ff fe02 	bl	8004dcc <SEGGER_RTT_ReadNoLock>
 80051c8:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d015      	beq.n	80051fc <_HandleIncomingPacket+0xcc>
        SEGGER_SYSVIEW_SendModule(Cmd);
 80051d0:	78fb      	ldrb	r3, [r7, #3]
 80051d2:	4618      	mov	r0, r3
 80051d4:	f001 f95e 	bl	8006494 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 80051d8:	e010      	b.n	80051fc <_HandleIncomingPacket+0xcc>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 80051da:	78fb      	ldrb	r3, [r7, #3]
 80051dc:	b25b      	sxtb	r3, r3
 80051de:	2b00      	cmp	r3, #0
 80051e0:	da0e      	bge.n	8005200 <_HandleIncomingPacket+0xd0>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80051e2:	4b0a      	ldr	r3, [pc, #40]	; (800520c <_HandleIncomingPacket+0xdc>)
 80051e4:	7e1b      	ldrb	r3, [r3, #24]
 80051e6:	4618      	mov	r0, r3
 80051e8:	1cfb      	adds	r3, r7, #3
 80051ea:	2201      	movs	r2, #1
 80051ec:	4619      	mov	r1, r3
 80051ee:	f7ff fded 	bl	8004dcc <SEGGER_RTT_ReadNoLock>
      }
      break;
 80051f2:	e005      	b.n	8005200 <_HandleIncomingPacket+0xd0>
    }
  }
 80051f4:	bf00      	nop
 80051f6:	e004      	b.n	8005202 <_HandleIncomingPacket+0xd2>
      break;
 80051f8:	bf00      	nop
 80051fa:	e002      	b.n	8005202 <_HandleIncomingPacket+0xd2>
      break;
 80051fc:	bf00      	nop
 80051fe:	e000      	b.n	8005202 <_HandleIncomingPacket+0xd2>
      break;
 8005200:	bf00      	nop
}
 8005202:	bf00      	nop
 8005204:	3708      	adds	r7, #8
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}
 800520a:	bf00      	nop
 800520c:	200142f8 	.word	0x200142f8

08005210 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8005210:	b580      	push	{r7, lr}
 8005212:	b08c      	sub	sp, #48	; 0x30
 8005214:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8005216:	2301      	movs	r3, #1
 8005218:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800521a:	1d3b      	adds	r3, r7, #4
 800521c:	3301      	adds	r3, #1
 800521e:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8005220:	69fb      	ldr	r3, [r7, #28]
 8005222:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005224:	4b31      	ldr	r3, [pc, #196]	; (80052ec <_TrySendOverflowPacket+0xdc>)
 8005226:	695b      	ldr	r3, [r3, #20]
 8005228:	62bb      	str	r3, [r7, #40]	; 0x28
 800522a:	e00b      	b.n	8005244 <_TrySendOverflowPacket+0x34>
 800522c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800522e:	b2da      	uxtb	r2, r3
 8005230:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005232:	1c59      	adds	r1, r3, #1
 8005234:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005236:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800523a:	b2d2      	uxtb	r2, r2
 800523c:	701a      	strb	r2, [r3, #0]
 800523e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005240:	09db      	lsrs	r3, r3, #7
 8005242:	62bb      	str	r3, [r7, #40]	; 0x28
 8005244:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005246:	2b7f      	cmp	r3, #127	; 0x7f
 8005248:	d8f0      	bhi.n	800522c <_TrySendOverflowPacket+0x1c>
 800524a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800524c:	1c5a      	adds	r2, r3, #1
 800524e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005250:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005252:	b2d2      	uxtb	r2, r2
 8005254:	701a      	strb	r2, [r3, #0]
 8005256:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005258:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800525a:	4b25      	ldr	r3, [pc, #148]	; (80052f0 <_TrySendOverflowPacket+0xe0>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8005260:	4b22      	ldr	r3, [pc, #136]	; (80052ec <_TrySendOverflowPacket+0xdc>)
 8005262:	68db      	ldr	r3, [r3, #12]
 8005264:	69ba      	ldr	r2, [r7, #24]
 8005266:	1ad3      	subs	r3, r2, r3
 8005268:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800526a:	69fb      	ldr	r3, [r7, #28]
 800526c:	627b      	str	r3, [r7, #36]	; 0x24
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	623b      	str	r3, [r7, #32]
 8005272:	e00b      	b.n	800528c <_TrySendOverflowPacket+0x7c>
 8005274:	6a3b      	ldr	r3, [r7, #32]
 8005276:	b2da      	uxtb	r2, r3
 8005278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800527a:	1c59      	adds	r1, r3, #1
 800527c:	6279      	str	r1, [r7, #36]	; 0x24
 800527e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005282:	b2d2      	uxtb	r2, r2
 8005284:	701a      	strb	r2, [r3, #0]
 8005286:	6a3b      	ldr	r3, [r7, #32]
 8005288:	09db      	lsrs	r3, r3, #7
 800528a:	623b      	str	r3, [r7, #32]
 800528c:	6a3b      	ldr	r3, [r7, #32]
 800528e:	2b7f      	cmp	r3, #127	; 0x7f
 8005290:	d8f0      	bhi.n	8005274 <_TrySendOverflowPacket+0x64>
 8005292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005294:	1c5a      	adds	r2, r3, #1
 8005296:	627a      	str	r2, [r7, #36]	; 0x24
 8005298:	6a3a      	ldr	r2, [r7, #32]
 800529a:	b2d2      	uxtb	r2, r2
 800529c:	701a      	strb	r2, [r3, #0]
 800529e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a0:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 80052a2:	4b12      	ldr	r3, [pc, #72]	; (80052ec <_TrySendOverflowPacket+0xdc>)
 80052a4:	785b      	ldrb	r3, [r3, #1]
 80052a6:	4618      	mov	r0, r3
 80052a8:	1d3b      	adds	r3, r7, #4
 80052aa:	69fa      	ldr	r2, [r7, #28]
 80052ac:	1ad3      	subs	r3, r2, r3
 80052ae:	461a      	mov	r2, r3
 80052b0:	1d3b      	adds	r3, r7, #4
 80052b2:	4619      	mov	r1, r3
 80052b4:	f7fa ff9c 	bl	80001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80052b8:	4603      	mov	r3, r0
 80052ba:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d009      	beq.n	80052d6 <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 80052c2:	4a0a      	ldr	r2, [pc, #40]	; (80052ec <_TrySendOverflowPacket+0xdc>)
 80052c4:	69bb      	ldr	r3, [r7, #24]
 80052c6:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 80052c8:	4b08      	ldr	r3, [pc, #32]	; (80052ec <_TrySendOverflowPacket+0xdc>)
 80052ca:	781b      	ldrb	r3, [r3, #0]
 80052cc:	3b01      	subs	r3, #1
 80052ce:	b2da      	uxtb	r2, r3
 80052d0:	4b06      	ldr	r3, [pc, #24]	; (80052ec <_TrySendOverflowPacket+0xdc>)
 80052d2:	701a      	strb	r2, [r3, #0]
 80052d4:	e004      	b.n	80052e0 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 80052d6:	4b05      	ldr	r3, [pc, #20]	; (80052ec <_TrySendOverflowPacket+0xdc>)
 80052d8:	695b      	ldr	r3, [r3, #20]
 80052da:	3301      	adds	r3, #1
 80052dc:	4a03      	ldr	r2, [pc, #12]	; (80052ec <_TrySendOverflowPacket+0xdc>)
 80052de:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 80052e0:	693b      	ldr	r3, [r7, #16]
}
 80052e2:	4618      	mov	r0, r3
 80052e4:	3730      	adds	r7, #48	; 0x30
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}
 80052ea:	bf00      	nop
 80052ec:	200142f8 	.word	0x200142f8
 80052f0:	e0001004 	.word	0xe0001004

080052f4 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b08a      	sub	sp, #40	; 0x28
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	60f8      	str	r0, [r7, #12]
 80052fc:	60b9      	str	r1, [r7, #8]
 80052fe:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8005300:	4b98      	ldr	r3, [pc, #608]	; (8005564 <_SendPacket+0x270>)
 8005302:	781b      	ldrb	r3, [r3, #0]
 8005304:	2b01      	cmp	r3, #1
 8005306:	d010      	beq.n	800532a <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8005308:	4b96      	ldr	r3, [pc, #600]	; (8005564 <_SendPacket+0x270>)
 800530a:	781b      	ldrb	r3, [r3, #0]
 800530c:	2b00      	cmp	r3, #0
 800530e:	f000 812d 	beq.w	800556c <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8005312:	4b94      	ldr	r3, [pc, #592]	; (8005564 <_SendPacket+0x270>)
 8005314:	781b      	ldrb	r3, [r3, #0]
 8005316:	2b02      	cmp	r3, #2
 8005318:	d109      	bne.n	800532e <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 800531a:	f7ff ff79 	bl	8005210 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 800531e:	4b91      	ldr	r3, [pc, #580]	; (8005564 <_SendPacket+0x270>)
 8005320:	781b      	ldrb	r3, [r3, #0]
 8005322:	2b01      	cmp	r3, #1
 8005324:	f040 8124 	bne.w	8005570 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 8005328:	e001      	b.n	800532e <_SendPacket+0x3a>
    goto Send;
 800532a:	bf00      	nop
 800532c:	e000      	b.n	8005330 <_SendPacket+0x3c>
Send:
 800532e:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2b1f      	cmp	r3, #31
 8005334:	d809      	bhi.n	800534a <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8005336:	4b8b      	ldr	r3, [pc, #556]	; (8005564 <_SendPacket+0x270>)
 8005338:	69da      	ldr	r2, [r3, #28]
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	fa22 f303 	lsr.w	r3, r2, r3
 8005340:	f003 0301 	and.w	r3, r3, #1
 8005344:	2b00      	cmp	r3, #0
 8005346:	f040 8115 	bne.w	8005574 <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2b17      	cmp	r3, #23
 800534e:	d807      	bhi.n	8005360 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	3b01      	subs	r3, #1
 8005354:	60fb      	str	r3, [r7, #12]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	b2da      	uxtb	r2, r3
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	701a      	strb	r2, [r3, #0]
 800535e:	e0c4      	b.n	80054ea <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 8005360:	68ba      	ldr	r2, [r7, #8]
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	1ad3      	subs	r3, r2, r3
 8005366:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 8005368:	69fb      	ldr	r3, [r7, #28]
 800536a:	2b7f      	cmp	r3, #127	; 0x7f
 800536c:	d912      	bls.n	8005394 <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 800536e:	69fb      	ldr	r3, [r7, #28]
 8005370:	09da      	lsrs	r2, r3, #7
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	3b01      	subs	r3, #1
 8005376:	60fb      	str	r3, [r7, #12]
 8005378:	b2d2      	uxtb	r2, r2
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 800537e:	69fb      	ldr	r3, [r7, #28]
 8005380:	b2db      	uxtb	r3, r3
 8005382:	68fa      	ldr	r2, [r7, #12]
 8005384:	3a01      	subs	r2, #1
 8005386:	60fa      	str	r2, [r7, #12]
 8005388:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800538c:	b2da      	uxtb	r2, r3
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	701a      	strb	r2, [r3, #0]
 8005392:	e006      	b.n	80053a2 <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	3b01      	subs	r3, #1
 8005398:	60fb      	str	r3, [r7, #12]
 800539a:	69fb      	ldr	r3, [r7, #28]
 800539c:	b2da      	uxtb	r2, r3
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2b7e      	cmp	r3, #126	; 0x7e
 80053a6:	d807      	bhi.n	80053b8 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	3b01      	subs	r3, #1
 80053ac:	60fb      	str	r3, [r7, #12]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	b2da      	uxtb	r2, r3
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	701a      	strb	r2, [r3, #0]
 80053b6:	e098      	b.n	80054ea <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80053be:	d212      	bcs.n	80053e6 <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	09da      	lsrs	r2, r3, #7
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	3b01      	subs	r3, #1
 80053c8:	60fb      	str	r3, [r7, #12]
 80053ca:	b2d2      	uxtb	r2, r2
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	b2db      	uxtb	r3, r3
 80053d4:	68fa      	ldr	r2, [r7, #12]
 80053d6:	3a01      	subs	r2, #1
 80053d8:	60fa      	str	r2, [r7, #12]
 80053da:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80053de:	b2da      	uxtb	r2, r3
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	701a      	strb	r2, [r3, #0]
 80053e4:	e081      	b.n	80054ea <_SendPacket+0x1f6>
      } else if (EventId < (1u << 21)) {    // Encodes in 3 bytes
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80053ec:	d21d      	bcs.n	800542a <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	0b9a      	lsrs	r2, r3, #14
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	3b01      	subs	r3, #1
 80053f6:	60fb      	str	r3, [r7, #12]
 80053f8:	b2d2      	uxtb	r2, r2
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	09db      	lsrs	r3, r3, #7
 8005402:	b2db      	uxtb	r3, r3
 8005404:	68fa      	ldr	r2, [r7, #12]
 8005406:	3a01      	subs	r2, #1
 8005408:	60fa      	str	r2, [r7, #12]
 800540a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800540e:	b2da      	uxtb	r2, r3
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	b2db      	uxtb	r3, r3
 8005418:	68fa      	ldr	r2, [r7, #12]
 800541a:	3a01      	subs	r2, #1
 800541c:	60fa      	str	r2, [r7, #12]
 800541e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005422:	b2da      	uxtb	r2, r3
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	701a      	strb	r2, [r3, #0]
 8005428:	e05f      	b.n	80054ea <_SendPacket+0x1f6>
      } else if (EventId < (1u << 28)) {    // Encodes in 4 bytes
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005430:	d228      	bcs.n	8005484 <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	0d5a      	lsrs	r2, r3, #21
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	3b01      	subs	r3, #1
 800543a:	60fb      	str	r3, [r7, #12]
 800543c:	b2d2      	uxtb	r2, r2
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	0b9b      	lsrs	r3, r3, #14
 8005446:	b2db      	uxtb	r3, r3
 8005448:	68fa      	ldr	r2, [r7, #12]
 800544a:	3a01      	subs	r2, #1
 800544c:	60fa      	str	r2, [r7, #12]
 800544e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005452:	b2da      	uxtb	r2, r3
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	09db      	lsrs	r3, r3, #7
 800545c:	b2db      	uxtb	r3, r3
 800545e:	68fa      	ldr	r2, [r7, #12]
 8005460:	3a01      	subs	r2, #1
 8005462:	60fa      	str	r2, [r7, #12]
 8005464:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005468:	b2da      	uxtb	r2, r3
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	b2db      	uxtb	r3, r3
 8005472:	68fa      	ldr	r2, [r7, #12]
 8005474:	3a01      	subs	r2, #1
 8005476:	60fa      	str	r2, [r7, #12]
 8005478:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800547c:	b2da      	uxtb	r2, r3
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	701a      	strb	r2, [r3, #0]
 8005482:	e032      	b.n	80054ea <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	0f1a      	lsrs	r2, r3, #28
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	3b01      	subs	r3, #1
 800548c:	60fb      	str	r3, [r7, #12]
 800548e:	b2d2      	uxtb	r2, r2
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	0d5b      	lsrs	r3, r3, #21
 8005498:	b2db      	uxtb	r3, r3
 800549a:	68fa      	ldr	r2, [r7, #12]
 800549c:	3a01      	subs	r2, #1
 800549e:	60fa      	str	r2, [r7, #12]
 80054a0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80054a4:	b2da      	uxtb	r2, r3
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	0b9b      	lsrs	r3, r3, #14
 80054ae:	b2db      	uxtb	r3, r3
 80054b0:	68fa      	ldr	r2, [r7, #12]
 80054b2:	3a01      	subs	r2, #1
 80054b4:	60fa      	str	r2, [r7, #12]
 80054b6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80054ba:	b2da      	uxtb	r2, r3
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	09db      	lsrs	r3, r3, #7
 80054c4:	b2db      	uxtb	r3, r3
 80054c6:	68fa      	ldr	r2, [r7, #12]
 80054c8:	3a01      	subs	r2, #1
 80054ca:	60fa      	str	r2, [r7, #12]
 80054cc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80054d0:	b2da      	uxtb	r2, r3
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	b2db      	uxtb	r3, r3
 80054da:	68fa      	ldr	r2, [r7, #12]
 80054dc:	3a01      	subs	r2, #1
 80054de:	60fa      	str	r2, [r7, #12]
 80054e0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80054e4:	b2da      	uxtb	r2, r3
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80054ea:	4b1f      	ldr	r3, [pc, #124]	; (8005568 <_SendPacket+0x274>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80054f0:	4b1c      	ldr	r3, [pc, #112]	; (8005564 <_SendPacket+0x270>)
 80054f2:	68db      	ldr	r3, [r3, #12]
 80054f4:	69ba      	ldr	r2, [r7, #24]
 80054f6:	1ad3      	subs	r3, r2, r3
 80054f8:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	627b      	str	r3, [r7, #36]	; 0x24
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	623b      	str	r3, [r7, #32]
 8005502:	e00b      	b.n	800551c <_SendPacket+0x228>
 8005504:	6a3b      	ldr	r3, [r7, #32]
 8005506:	b2da      	uxtb	r2, r3
 8005508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800550a:	1c59      	adds	r1, r3, #1
 800550c:	6279      	str	r1, [r7, #36]	; 0x24
 800550e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005512:	b2d2      	uxtb	r2, r2
 8005514:	701a      	strb	r2, [r3, #0]
 8005516:	6a3b      	ldr	r3, [r7, #32]
 8005518:	09db      	lsrs	r3, r3, #7
 800551a:	623b      	str	r3, [r7, #32]
 800551c:	6a3b      	ldr	r3, [r7, #32]
 800551e:	2b7f      	cmp	r3, #127	; 0x7f
 8005520:	d8f0      	bhi.n	8005504 <_SendPacket+0x210>
 8005522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005524:	1c5a      	adds	r2, r3, #1
 8005526:	627a      	str	r2, [r7, #36]	; 0x24
 8005528:	6a3a      	ldr	r2, [r7, #32]
 800552a:	b2d2      	uxtb	r2, r2
 800552c:	701a      	strb	r2, [r3, #0]
 800552e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005530:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 8005532:	4b0c      	ldr	r3, [pc, #48]	; (8005564 <_SendPacket+0x270>)
 8005534:	785b      	ldrb	r3, [r3, #1]
 8005536:	4618      	mov	r0, r3
 8005538:	68ba      	ldr	r2, [r7, #8]
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	1ad3      	subs	r3, r2, r3
 800553e:	461a      	mov	r2, r3
 8005540:	68f9      	ldr	r1, [r7, #12]
 8005542:	f7fa fe55 	bl	80001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8005546:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8005548:	693b      	ldr	r3, [r7, #16]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d003      	beq.n	8005556 <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800554e:	4a05      	ldr	r2, [pc, #20]	; (8005564 <_SendPacket+0x270>)
 8005550:	69bb      	ldr	r3, [r7, #24]
 8005552:	60d3      	str	r3, [r2, #12]
 8005554:	e00f      	b.n	8005576 <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8005556:	4b03      	ldr	r3, [pc, #12]	; (8005564 <_SendPacket+0x270>)
 8005558:	781b      	ldrb	r3, [r3, #0]
 800555a:	3301      	adds	r3, #1
 800555c:	b2da      	uxtb	r2, r3
 800555e:	4b01      	ldr	r3, [pc, #4]	; (8005564 <_SendPacket+0x270>)
 8005560:	701a      	strb	r2, [r3, #0]
 8005562:	e008      	b.n	8005576 <_SendPacket+0x282>
 8005564:	200142f8 	.word	0x200142f8
 8005568:	e0001004 	.word	0xe0001004
    goto SendDone;
 800556c:	bf00      	nop
 800556e:	e002      	b.n	8005576 <_SendPacket+0x282>
      goto SendDone;
 8005570:	bf00      	nop
 8005572:	e000      	b.n	8005576 <_SendPacket+0x282>
      goto SendDone;
 8005574:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8005576:	4b14      	ldr	r3, [pc, #80]	; (80055c8 <_SendPacket+0x2d4>)
 8005578:	7e1b      	ldrb	r3, [r3, #24]
 800557a:	4619      	mov	r1, r3
 800557c:	4a13      	ldr	r2, [pc, #76]	; (80055cc <_SendPacket+0x2d8>)
 800557e:	460b      	mov	r3, r1
 8005580:	005b      	lsls	r3, r3, #1
 8005582:	440b      	add	r3, r1
 8005584:	00db      	lsls	r3, r3, #3
 8005586:	4413      	add	r3, r2
 8005588:	336c      	adds	r3, #108	; 0x6c
 800558a:	681a      	ldr	r2, [r3, #0]
 800558c:	4b0e      	ldr	r3, [pc, #56]	; (80055c8 <_SendPacket+0x2d4>)
 800558e:	7e1b      	ldrb	r3, [r3, #24]
 8005590:	4618      	mov	r0, r3
 8005592:	490e      	ldr	r1, [pc, #56]	; (80055cc <_SendPacket+0x2d8>)
 8005594:	4603      	mov	r3, r0
 8005596:	005b      	lsls	r3, r3, #1
 8005598:	4403      	add	r3, r0
 800559a:	00db      	lsls	r3, r3, #3
 800559c:	440b      	add	r3, r1
 800559e:	3370      	adds	r3, #112	; 0x70
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	429a      	cmp	r2, r3
 80055a4:	d00b      	beq.n	80055be <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 80055a6:	4b08      	ldr	r3, [pc, #32]	; (80055c8 <_SendPacket+0x2d4>)
 80055a8:	789b      	ldrb	r3, [r3, #2]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d107      	bne.n	80055be <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 80055ae:	4b06      	ldr	r3, [pc, #24]	; (80055c8 <_SendPacket+0x2d4>)
 80055b0:	2201      	movs	r2, #1
 80055b2:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 80055b4:	f7ff fdbc 	bl	8005130 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 80055b8:	4b03      	ldr	r3, [pc, #12]	; (80055c8 <_SendPacket+0x2d4>)
 80055ba:	2200      	movs	r2, #0
 80055bc:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 80055be:	bf00      	nop
 80055c0:	3728      	adds	r7, #40	; 0x28
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bd80      	pop	{r7, pc}
 80055c6:	bf00      	nop
 80055c8:	200142f8 	.word	0x200142f8
 80055cc:	20012e38 	.word	0x20012e38

080055d0 <_VPrintHost>:
*  Parameters
*    s            Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static int _VPrintHost(const char* s, U32 Options, va_list* pParamList) {
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b0a2      	sub	sp, #136	; 0x88
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	60f8      	str	r0, [r7, #12]
 80055d8:	60b9      	str	r1, [r7, #8]
 80055da:	607a      	str	r2, [r7, #4]
#endif
  //
  // Count number of arguments by counting '%' characters in string.
  // If enabled, check for non-scalar modifier flags to format string on the target.
  //
  p = s;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	67fb      	str	r3, [r7, #124]	; 0x7c
  NumArguments = 0;
 80055e0:	2300      	movs	r3, #0
 80055e2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  for (;;) {
    c = *p++;
 80055e6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80055e8:	1c5a      	adds	r2, r3, #1
 80055ea:	67fa      	str	r2, [r7, #124]	; 0x7c
 80055ec:	781b      	ldrb	r3, [r3, #0]
 80055ee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    if (c == 0) {
 80055f2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d01d      	beq.n	8005636 <_VPrintHost+0x66>
      break;
    }
    if (c == '%') {
 80055fa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80055fe:	2b25      	cmp	r3, #37	; 0x25
 8005600:	d1f1      	bne.n	80055e6 <_VPrintHost+0x16>
      c = *p;
 8005602:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005604:	781b      	ldrb	r3, [r3, #0]
 8005606:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if SEGGER_SYSVIEW_PRINTF_IMPLICIT_FORMAT == 0
      aParas[NumArguments++] = (U32)(va_arg(*pParamList, int));
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	1d19      	adds	r1, r3, #4
 8005610:	687a      	ldr	r2, [r7, #4]
 8005612:	6011      	str	r1, [r2, #0]
 8005614:	6819      	ldr	r1, [r3, #0]
 8005616:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800561a:	1c5a      	adds	r2, r3, #1
 800561c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005620:	460a      	mov	r2, r1
 8005622:	009b      	lsls	r3, r3, #2
 8005624:	3388      	adds	r3, #136	; 0x88
 8005626:	443b      	add	r3, r7
 8005628:	f843 2c74 	str.w	r2, [r3, #-116]
      if (NumArguments == SEGGER_SYSVIEW_MAX_ARGUMENTS) {
 800562c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005630:	2b10      	cmp	r3, #16
 8005632:	d002      	beq.n	800563a <_VPrintHost+0x6a>
    c = *p++;
 8005634:	e7d7      	b.n	80055e6 <_VPrintHost+0x16>
      break;
 8005636:	bf00      	nop
 8005638:	e000      	b.n	800563c <_VPrintHost+0x6c>
        break;
 800563a:	bf00      	nop
#endif
  //
  // Send string and parameters to host
  //
  {
    RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_ARGUMENTS * SEGGER_SYSVIEW_QUANTA_U32);
 800563c:	f3ef 8311 	mrs	r3, BASEPRI
 8005640:	f04f 0120 	mov.w	r1, #32
 8005644:	f381 8811 	msr	BASEPRI, r1
 8005648:	65bb      	str	r3, [r7, #88]	; 0x58
 800564a:	483f      	ldr	r0, [pc, #252]	; (8005748 <_VPrintHost+0x178>)
 800564c:	f7ff fd64 	bl	8005118 <_PreparePacket>
 8005650:	6578      	str	r0, [r7, #84]	; 0x54
    pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005652:	2280      	movs	r2, #128	; 0x80
 8005654:	68f9      	ldr	r1, [r7, #12]
 8005656:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8005658:	f7ff fd0e 	bl	8005078 <_EncodeStr>
 800565c:	67b8      	str	r0, [r7, #120]	; 0x78
    ENCODE_U32(pPayload, Options);
 800565e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005660:	677b      	str	r3, [r7, #116]	; 0x74
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	673b      	str	r3, [r7, #112]	; 0x70
 8005666:	e00b      	b.n	8005680 <_VPrintHost+0xb0>
 8005668:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800566a:	b2da      	uxtb	r2, r3
 800566c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800566e:	1c59      	adds	r1, r3, #1
 8005670:	6779      	str	r1, [r7, #116]	; 0x74
 8005672:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005676:	b2d2      	uxtb	r2, r2
 8005678:	701a      	strb	r2, [r3, #0]
 800567a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800567c:	09db      	lsrs	r3, r3, #7
 800567e:	673b      	str	r3, [r7, #112]	; 0x70
 8005680:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005682:	2b7f      	cmp	r3, #127	; 0x7f
 8005684:	d8f0      	bhi.n	8005668 <_VPrintHost+0x98>
 8005686:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005688:	1c5a      	adds	r2, r3, #1
 800568a:	677a      	str	r2, [r7, #116]	; 0x74
 800568c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800568e:	b2d2      	uxtb	r2, r2
 8005690:	701a      	strb	r2, [r3, #0]
 8005692:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005694:	67bb      	str	r3, [r7, #120]	; 0x78
    ENCODE_U32(pPayload, NumArguments);
 8005696:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005698:	66fb      	str	r3, [r7, #108]	; 0x6c
 800569a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800569e:	66bb      	str	r3, [r7, #104]	; 0x68
 80056a0:	e00b      	b.n	80056ba <_VPrintHost+0xea>
 80056a2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80056a4:	b2da      	uxtb	r2, r3
 80056a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056a8:	1c59      	adds	r1, r3, #1
 80056aa:	66f9      	str	r1, [r7, #108]	; 0x6c
 80056ac:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80056b0:	b2d2      	uxtb	r2, r2
 80056b2:	701a      	strb	r2, [r3, #0]
 80056b4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80056b6:	09db      	lsrs	r3, r3, #7
 80056b8:	66bb      	str	r3, [r7, #104]	; 0x68
 80056ba:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80056bc:	2b7f      	cmp	r3, #127	; 0x7f
 80056be:	d8f0      	bhi.n	80056a2 <_VPrintHost+0xd2>
 80056c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056c2:	1c5a      	adds	r2, r3, #1
 80056c4:	66fa      	str	r2, [r7, #108]	; 0x6c
 80056c6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80056c8:	b2d2      	uxtb	r2, r2
 80056ca:	701a      	strb	r2, [r3, #0]
 80056cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056ce:	67bb      	str	r3, [r7, #120]	; 0x78
    pParas = aParas;
 80056d0:	f107 0314 	add.w	r3, r7, #20
 80056d4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    while (NumArguments--) {
 80056d8:	e022      	b.n	8005720 <_VPrintHost+0x150>
      ENCODE_U32(pPayload, (*pParas));
 80056da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80056dc:	667b      	str	r3, [r7, #100]	; 0x64
 80056de:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	663b      	str	r3, [r7, #96]	; 0x60
 80056e6:	e00b      	b.n	8005700 <_VPrintHost+0x130>
 80056e8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80056ea:	b2da      	uxtb	r2, r3
 80056ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80056ee:	1c59      	adds	r1, r3, #1
 80056f0:	6679      	str	r1, [r7, #100]	; 0x64
 80056f2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80056f6:	b2d2      	uxtb	r2, r2
 80056f8:	701a      	strb	r2, [r3, #0]
 80056fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80056fc:	09db      	lsrs	r3, r3, #7
 80056fe:	663b      	str	r3, [r7, #96]	; 0x60
 8005700:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005702:	2b7f      	cmp	r3, #127	; 0x7f
 8005704:	d8f0      	bhi.n	80056e8 <_VPrintHost+0x118>
 8005706:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005708:	1c5a      	adds	r2, r3, #1
 800570a:	667a      	str	r2, [r7, #100]	; 0x64
 800570c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800570e:	b2d2      	uxtb	r2, r2
 8005710:	701a      	strb	r2, [r3, #0]
 8005712:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005714:	67bb      	str	r3, [r7, #120]	; 0x78
      pParas++;
 8005716:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800571a:	3304      	adds	r3, #4
 800571c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    while (NumArguments--) {
 8005720:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005724:	1e5a      	subs	r2, r3, #1
 8005726:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800572a:	2b00      	cmp	r3, #0
 800572c:	d1d5      	bne.n	80056da <_VPrintHost+0x10a>
    }
    _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800572e:	221a      	movs	r2, #26
 8005730:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8005732:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8005734:	f7ff fdde 	bl	80052f4 <_SendPacket>
    RECORD_END();
 8005738:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800573a:	f383 8811 	msr	BASEPRI, r3
  }
  return 0;
 800573e:	2300      	movs	r3, #0
}
 8005740:	4618      	mov	r0, r3
 8005742:	3788      	adds	r7, #136	; 0x88
 8005744:	46bd      	mov	sp, r7
 8005746:	bd80      	pop	{r7, pc}
 8005748:	20014328 	.word	0x20014328

0800574c <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 800574c:	b580      	push	{r7, lr}
 800574e:	b086      	sub	sp, #24
 8005750:	af02      	add	r7, sp, #8
 8005752:	60f8      	str	r0, [r7, #12]
 8005754:	60b9      	str	r1, [r7, #8]
 8005756:	607a      	str	r2, [r7, #4]
 8005758:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800575a:	2300      	movs	r3, #0
 800575c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005760:	4917      	ldr	r1, [pc, #92]	; (80057c0 <SEGGER_SYSVIEW_Init+0x74>)
 8005762:	4818      	ldr	r0, [pc, #96]	; (80057c4 <SEGGER_SYSVIEW_Init+0x78>)
 8005764:	f7ff fbb8 	bl	8004ed8 <SEGGER_RTT_AllocUpBuffer>
 8005768:	4603      	mov	r3, r0
 800576a:	b2da      	uxtb	r2, r3
 800576c:	4b16      	ldr	r3, [pc, #88]	; (80057c8 <SEGGER_SYSVIEW_Init+0x7c>)
 800576e:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8005770:	4b15      	ldr	r3, [pc, #84]	; (80057c8 <SEGGER_SYSVIEW_Init+0x7c>)
 8005772:	785a      	ldrb	r2, [r3, #1]
 8005774:	4b14      	ldr	r3, [pc, #80]	; (80057c8 <SEGGER_SYSVIEW_Init+0x7c>)
 8005776:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005778:	4b13      	ldr	r3, [pc, #76]	; (80057c8 <SEGGER_SYSVIEW_Init+0x7c>)
 800577a:	7e1b      	ldrb	r3, [r3, #24]
 800577c:	4618      	mov	r0, r3
 800577e:	2300      	movs	r3, #0
 8005780:	9300      	str	r3, [sp, #0]
 8005782:	2308      	movs	r3, #8
 8005784:	4a11      	ldr	r2, [pc, #68]	; (80057cc <SEGGER_SYSVIEW_Init+0x80>)
 8005786:	490f      	ldr	r1, [pc, #60]	; (80057c4 <SEGGER_SYSVIEW_Init+0x78>)
 8005788:	f7ff fc2a 	bl	8004fe0 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 800578c:	4b0e      	ldr	r3, [pc, #56]	; (80057c8 <SEGGER_SYSVIEW_Init+0x7c>)
 800578e:	2200      	movs	r2, #0
 8005790:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005792:	4b0f      	ldr	r3, [pc, #60]	; (80057d0 <SEGGER_SYSVIEW_Init+0x84>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4a0c      	ldr	r2, [pc, #48]	; (80057c8 <SEGGER_SYSVIEW_Init+0x7c>)
 8005798:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 800579a:	4a0b      	ldr	r2, [pc, #44]	; (80057c8 <SEGGER_SYSVIEW_Init+0x7c>)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 80057a0:	4a09      	ldr	r2, [pc, #36]	; (80057c8 <SEGGER_SYSVIEW_Init+0x7c>)
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 80057a6:	4a08      	ldr	r2, [pc, #32]	; (80057c8 <SEGGER_SYSVIEW_Init+0x7c>)
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 80057ac:	4a06      	ldr	r2, [pc, #24]	; (80057c8 <SEGGER_SYSVIEW_Init+0x7c>)
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 80057b2:	4b05      	ldr	r3, [pc, #20]	; (80057c8 <SEGGER_SYSVIEW_Init+0x7c>)
 80057b4:	2200      	movs	r2, #0
 80057b6:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 80057b8:	bf00      	nop
 80057ba:	3710      	adds	r7, #16
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}
 80057c0:	200132f0 	.word	0x200132f0
 80057c4:	08006ab4 	.word	0x08006ab4
 80057c8:	200142f8 	.word	0x200142f8
 80057cc:	200142f0 	.word	0x200142f0
 80057d0:	e0001004 	.word	0xe0001004

080057d4 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 80057d4:	b480      	push	{r7}
 80057d6:	b083      	sub	sp, #12
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 80057dc:	4a04      	ldr	r2, [pc, #16]	; (80057f0 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6113      	str	r3, [r2, #16]
}
 80057e2:	bf00      	nop
 80057e4:	370c      	adds	r7, #12
 80057e6:	46bd      	mov	sp, r7
 80057e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ec:	4770      	bx	lr
 80057ee:	bf00      	nop
 80057f0:	200142f8 	.word	0x200142f8

080057f4 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b084      	sub	sp, #16
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80057fc:	f3ef 8311 	mrs	r3, BASEPRI
 8005800:	f04f 0120 	mov.w	r1, #32
 8005804:	f381 8811 	msr	BASEPRI, r1
 8005808:	60fb      	str	r3, [r7, #12]
 800580a:	4808      	ldr	r0, [pc, #32]	; (800582c <SEGGER_SYSVIEW_RecordVoid+0x38>)
 800580c:	f7ff fc84 	bl	8005118 <_PreparePacket>
 8005810:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8005812:	687a      	ldr	r2, [r7, #4]
 8005814:	68b9      	ldr	r1, [r7, #8]
 8005816:	68b8      	ldr	r0, [r7, #8]
 8005818:	f7ff fd6c 	bl	80052f4 <_SendPacket>
  RECORD_END();
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	f383 8811 	msr	BASEPRI, r3
}
 8005822:	bf00      	nop
 8005824:	3710      	adds	r7, #16
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}
 800582a:	bf00      	nop
 800582c:	20014328 	.word	0x20014328

08005830 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8005830:	b580      	push	{r7, lr}
 8005832:	b088      	sub	sp, #32
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
 8005838:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800583a:	f3ef 8311 	mrs	r3, BASEPRI
 800583e:	f04f 0120 	mov.w	r1, #32
 8005842:	f381 8811 	msr	BASEPRI, r1
 8005846:	617b      	str	r3, [r7, #20]
 8005848:	4816      	ldr	r0, [pc, #88]	; (80058a4 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800584a:	f7ff fc65 	bl	8005118 <_PreparePacket>
 800584e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	61fb      	str	r3, [r7, #28]
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	61bb      	str	r3, [r7, #24]
 800585c:	e00b      	b.n	8005876 <SEGGER_SYSVIEW_RecordU32+0x46>
 800585e:	69bb      	ldr	r3, [r7, #24]
 8005860:	b2da      	uxtb	r2, r3
 8005862:	69fb      	ldr	r3, [r7, #28]
 8005864:	1c59      	adds	r1, r3, #1
 8005866:	61f9      	str	r1, [r7, #28]
 8005868:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800586c:	b2d2      	uxtb	r2, r2
 800586e:	701a      	strb	r2, [r3, #0]
 8005870:	69bb      	ldr	r3, [r7, #24]
 8005872:	09db      	lsrs	r3, r3, #7
 8005874:	61bb      	str	r3, [r7, #24]
 8005876:	69bb      	ldr	r3, [r7, #24]
 8005878:	2b7f      	cmp	r3, #127	; 0x7f
 800587a:	d8f0      	bhi.n	800585e <SEGGER_SYSVIEW_RecordU32+0x2e>
 800587c:	69fb      	ldr	r3, [r7, #28]
 800587e:	1c5a      	adds	r2, r3, #1
 8005880:	61fa      	str	r2, [r7, #28]
 8005882:	69ba      	ldr	r2, [r7, #24]
 8005884:	b2d2      	uxtb	r2, r2
 8005886:	701a      	strb	r2, [r3, #0]
 8005888:	69fb      	ldr	r3, [r7, #28]
 800588a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800588c:	687a      	ldr	r2, [r7, #4]
 800588e:	68f9      	ldr	r1, [r7, #12]
 8005890:	6938      	ldr	r0, [r7, #16]
 8005892:	f7ff fd2f 	bl	80052f4 <_SendPacket>
  RECORD_END();
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	f383 8811 	msr	BASEPRI, r3
}
 800589c:	bf00      	nop
 800589e:	3720      	adds	r7, #32
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}
 80058a4:	20014328 	.word	0x20014328

080058a8 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b08c      	sub	sp, #48	; 0x30
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	60f8      	str	r0, [r7, #12]
 80058b0:	60b9      	str	r1, [r7, #8]
 80058b2:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80058b4:	f3ef 8311 	mrs	r3, BASEPRI
 80058b8:	f04f 0120 	mov.w	r1, #32
 80058bc:	f381 8811 	msr	BASEPRI, r1
 80058c0:	61fb      	str	r3, [r7, #28]
 80058c2:	4825      	ldr	r0, [pc, #148]	; (8005958 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 80058c4:	f7ff fc28 	bl	8005118 <_PreparePacket>
 80058c8:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80058ca:	69bb      	ldr	r3, [r7, #24]
 80058cc:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80058d6:	e00b      	b.n	80058f0 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 80058d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058da:	b2da      	uxtb	r2, r3
 80058dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058de:	1c59      	adds	r1, r3, #1
 80058e0:	62f9      	str	r1, [r7, #44]	; 0x2c
 80058e2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80058e6:	b2d2      	uxtb	r2, r2
 80058e8:	701a      	strb	r2, [r3, #0]
 80058ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058ec:	09db      	lsrs	r3, r3, #7
 80058ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80058f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058f2:	2b7f      	cmp	r3, #127	; 0x7f
 80058f4:	d8f0      	bhi.n	80058d8 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 80058f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058f8:	1c5a      	adds	r2, r3, #1
 80058fa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80058fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80058fe:	b2d2      	uxtb	r2, r2
 8005900:	701a      	strb	r2, [r3, #0]
 8005902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005904:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	627b      	str	r3, [r7, #36]	; 0x24
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	623b      	str	r3, [r7, #32]
 800590e:	e00b      	b.n	8005928 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8005910:	6a3b      	ldr	r3, [r7, #32]
 8005912:	b2da      	uxtb	r2, r3
 8005914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005916:	1c59      	adds	r1, r3, #1
 8005918:	6279      	str	r1, [r7, #36]	; 0x24
 800591a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800591e:	b2d2      	uxtb	r2, r2
 8005920:	701a      	strb	r2, [r3, #0]
 8005922:	6a3b      	ldr	r3, [r7, #32]
 8005924:	09db      	lsrs	r3, r3, #7
 8005926:	623b      	str	r3, [r7, #32]
 8005928:	6a3b      	ldr	r3, [r7, #32]
 800592a:	2b7f      	cmp	r3, #127	; 0x7f
 800592c:	d8f0      	bhi.n	8005910 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800592e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005930:	1c5a      	adds	r2, r3, #1
 8005932:	627a      	str	r2, [r7, #36]	; 0x24
 8005934:	6a3a      	ldr	r2, [r7, #32]
 8005936:	b2d2      	uxtb	r2, r2
 8005938:	701a      	strb	r2, [r3, #0]
 800593a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800593c:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800593e:	68fa      	ldr	r2, [r7, #12]
 8005940:	6979      	ldr	r1, [r7, #20]
 8005942:	69b8      	ldr	r0, [r7, #24]
 8005944:	f7ff fcd6 	bl	80052f4 <_SendPacket>
  RECORD_END();
 8005948:	69fb      	ldr	r3, [r7, #28]
 800594a:	f383 8811 	msr	BASEPRI, r3
}
 800594e:	bf00      	nop
 8005950:	3730      	adds	r7, #48	; 0x30
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}
 8005956:	bf00      	nop
 8005958:	20014328 	.word	0x20014328

0800595c <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 800595c:	b580      	push	{r7, lr}
 800595e:	b08e      	sub	sp, #56	; 0x38
 8005960:	af00      	add	r7, sp, #0
 8005962:	60f8      	str	r0, [r7, #12]
 8005964:	60b9      	str	r1, [r7, #8]
 8005966:	607a      	str	r2, [r7, #4]
 8005968:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 800596a:	f3ef 8311 	mrs	r3, BASEPRI
 800596e:	f04f 0120 	mov.w	r1, #32
 8005972:	f381 8811 	msr	BASEPRI, r1
 8005976:	61fb      	str	r3, [r7, #28]
 8005978:	4832      	ldr	r0, [pc, #200]	; (8005a44 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 800597a:	f7ff fbcd 	bl	8005118 <_PreparePacket>
 800597e:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005980:	69bb      	ldr	r3, [r7, #24]
 8005982:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	637b      	str	r3, [r7, #52]	; 0x34
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	633b      	str	r3, [r7, #48]	; 0x30
 800598c:	e00b      	b.n	80059a6 <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 800598e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005990:	b2da      	uxtb	r2, r3
 8005992:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005994:	1c59      	adds	r1, r3, #1
 8005996:	6379      	str	r1, [r7, #52]	; 0x34
 8005998:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800599c:	b2d2      	uxtb	r2, r2
 800599e:	701a      	strb	r2, [r3, #0]
 80059a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059a2:	09db      	lsrs	r3, r3, #7
 80059a4:	633b      	str	r3, [r7, #48]	; 0x30
 80059a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059a8:	2b7f      	cmp	r3, #127	; 0x7f
 80059aa:	d8f0      	bhi.n	800598e <SEGGER_SYSVIEW_RecordU32x3+0x32>
 80059ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059ae:	1c5a      	adds	r2, r3, #1
 80059b0:	637a      	str	r2, [r7, #52]	; 0x34
 80059b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059b4:	b2d2      	uxtb	r2, r2
 80059b6:	701a      	strb	r2, [r3, #0]
 80059b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059ba:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80059c4:	e00b      	b.n	80059de <SEGGER_SYSVIEW_RecordU32x3+0x82>
 80059c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059c8:	b2da      	uxtb	r2, r3
 80059ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059cc:	1c59      	adds	r1, r3, #1
 80059ce:	62f9      	str	r1, [r7, #44]	; 0x2c
 80059d0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80059d4:	b2d2      	uxtb	r2, r2
 80059d6:	701a      	strb	r2, [r3, #0]
 80059d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059da:	09db      	lsrs	r3, r3, #7
 80059dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80059de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059e0:	2b7f      	cmp	r3, #127	; 0x7f
 80059e2:	d8f0      	bhi.n	80059c6 <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 80059e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059e6:	1c5a      	adds	r2, r3, #1
 80059e8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80059ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80059ec:	b2d2      	uxtb	r2, r2
 80059ee:	701a      	strb	r2, [r3, #0]
 80059f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059f2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	627b      	str	r3, [r7, #36]	; 0x24
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	623b      	str	r3, [r7, #32]
 80059fc:	e00b      	b.n	8005a16 <SEGGER_SYSVIEW_RecordU32x3+0xba>
 80059fe:	6a3b      	ldr	r3, [r7, #32]
 8005a00:	b2da      	uxtb	r2, r3
 8005a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a04:	1c59      	adds	r1, r3, #1
 8005a06:	6279      	str	r1, [r7, #36]	; 0x24
 8005a08:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005a0c:	b2d2      	uxtb	r2, r2
 8005a0e:	701a      	strb	r2, [r3, #0]
 8005a10:	6a3b      	ldr	r3, [r7, #32]
 8005a12:	09db      	lsrs	r3, r3, #7
 8005a14:	623b      	str	r3, [r7, #32]
 8005a16:	6a3b      	ldr	r3, [r7, #32]
 8005a18:	2b7f      	cmp	r3, #127	; 0x7f
 8005a1a:	d8f0      	bhi.n	80059fe <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 8005a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a1e:	1c5a      	adds	r2, r3, #1
 8005a20:	627a      	str	r2, [r7, #36]	; 0x24
 8005a22:	6a3a      	ldr	r2, [r7, #32]
 8005a24:	b2d2      	uxtb	r2, r2
 8005a26:	701a      	strb	r2, [r3, #0]
 8005a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a2a:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005a2c:	68fa      	ldr	r2, [r7, #12]
 8005a2e:	6979      	ldr	r1, [r7, #20]
 8005a30:	69b8      	ldr	r0, [r7, #24]
 8005a32:	f7ff fc5f 	bl	80052f4 <_SendPacket>
  RECORD_END();
 8005a36:	69fb      	ldr	r3, [r7, #28]
 8005a38:	f383 8811 	msr	BASEPRI, r3
}
 8005a3c:	bf00      	nop
 8005a3e:	3738      	adds	r7, #56	; 0x38
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bd80      	pop	{r7, pc}
 8005a44:	20014328 	.word	0x20014328

08005a48 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b090      	sub	sp, #64	; 0x40
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	60f8      	str	r0, [r7, #12]
 8005a50:	60b9      	str	r1, [r7, #8]
 8005a52:	607a      	str	r2, [r7, #4]
 8005a54:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005a56:	f3ef 8311 	mrs	r3, BASEPRI
 8005a5a:	f04f 0120 	mov.w	r1, #32
 8005a5e:	f381 8811 	msr	BASEPRI, r1
 8005a62:	61fb      	str	r3, [r7, #28]
 8005a64:	4840      	ldr	r0, [pc, #256]	; (8005b68 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 8005a66:	f7ff fb57 	bl	8005118 <_PreparePacket>
 8005a6a:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005a6c:	69bb      	ldr	r3, [r7, #24]
 8005a6e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	63bb      	str	r3, [r7, #56]	; 0x38
 8005a78:	e00b      	b.n	8005a92 <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 8005a7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a7c:	b2da      	uxtb	r2, r3
 8005a7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a80:	1c59      	adds	r1, r3, #1
 8005a82:	63f9      	str	r1, [r7, #60]	; 0x3c
 8005a84:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005a88:	b2d2      	uxtb	r2, r2
 8005a8a:	701a      	strb	r2, [r3, #0]
 8005a8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a8e:	09db      	lsrs	r3, r3, #7
 8005a90:	63bb      	str	r3, [r7, #56]	; 0x38
 8005a92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a94:	2b7f      	cmp	r3, #127	; 0x7f
 8005a96:	d8f0      	bhi.n	8005a7a <SEGGER_SYSVIEW_RecordU32x4+0x32>
 8005a98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a9a:	1c5a      	adds	r2, r3, #1
 8005a9c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005a9e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005aa0:	b2d2      	uxtb	r2, r2
 8005aa2:	701a      	strb	r2, [r3, #0]
 8005aa4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005aa6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	637b      	str	r3, [r7, #52]	; 0x34
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	633b      	str	r3, [r7, #48]	; 0x30
 8005ab0:	e00b      	b.n	8005aca <SEGGER_SYSVIEW_RecordU32x4+0x82>
 8005ab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ab4:	b2da      	uxtb	r2, r3
 8005ab6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ab8:	1c59      	adds	r1, r3, #1
 8005aba:	6379      	str	r1, [r7, #52]	; 0x34
 8005abc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005ac0:	b2d2      	uxtb	r2, r2
 8005ac2:	701a      	strb	r2, [r3, #0]
 8005ac4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ac6:	09db      	lsrs	r3, r3, #7
 8005ac8:	633b      	str	r3, [r7, #48]	; 0x30
 8005aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005acc:	2b7f      	cmp	r3, #127	; 0x7f
 8005ace:	d8f0      	bhi.n	8005ab2 <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 8005ad0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ad2:	1c5a      	adds	r2, r3, #1
 8005ad4:	637a      	str	r2, [r7, #52]	; 0x34
 8005ad6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ad8:	b2d2      	uxtb	r2, r2
 8005ada:	701a      	strb	r2, [r3, #0]
 8005adc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ade:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	62bb      	str	r3, [r7, #40]	; 0x28
 8005ae8:	e00b      	b.n	8005b02 <SEGGER_SYSVIEW_RecordU32x4+0xba>
 8005aea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005aec:	b2da      	uxtb	r2, r3
 8005aee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005af0:	1c59      	adds	r1, r3, #1
 8005af2:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005af4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005af8:	b2d2      	uxtb	r2, r2
 8005afa:	701a      	strb	r2, [r3, #0]
 8005afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005afe:	09db      	lsrs	r3, r3, #7
 8005b00:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b04:	2b7f      	cmp	r3, #127	; 0x7f
 8005b06:	d8f0      	bhi.n	8005aea <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 8005b08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b0a:	1c5a      	adds	r2, r3, #1
 8005b0c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005b0e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b10:	b2d2      	uxtb	r2, r2
 8005b12:	701a      	strb	r2, [r3, #0]
 8005b14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b16:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	627b      	str	r3, [r7, #36]	; 0x24
 8005b1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b1e:	623b      	str	r3, [r7, #32]
 8005b20:	e00b      	b.n	8005b3a <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 8005b22:	6a3b      	ldr	r3, [r7, #32]
 8005b24:	b2da      	uxtb	r2, r3
 8005b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b28:	1c59      	adds	r1, r3, #1
 8005b2a:	6279      	str	r1, [r7, #36]	; 0x24
 8005b2c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005b30:	b2d2      	uxtb	r2, r2
 8005b32:	701a      	strb	r2, [r3, #0]
 8005b34:	6a3b      	ldr	r3, [r7, #32]
 8005b36:	09db      	lsrs	r3, r3, #7
 8005b38:	623b      	str	r3, [r7, #32]
 8005b3a:	6a3b      	ldr	r3, [r7, #32]
 8005b3c:	2b7f      	cmp	r3, #127	; 0x7f
 8005b3e:	d8f0      	bhi.n	8005b22 <SEGGER_SYSVIEW_RecordU32x4+0xda>
 8005b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b42:	1c5a      	adds	r2, r3, #1
 8005b44:	627a      	str	r2, [r7, #36]	; 0x24
 8005b46:	6a3a      	ldr	r2, [r7, #32]
 8005b48:	b2d2      	uxtb	r2, r2
 8005b4a:	701a      	strb	r2, [r3, #0]
 8005b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b4e:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005b50:	68fa      	ldr	r2, [r7, #12]
 8005b52:	6979      	ldr	r1, [r7, #20]
 8005b54:	69b8      	ldr	r0, [r7, #24]
 8005b56:	f7ff fbcd 	bl	80052f4 <_SendPacket>
  RECORD_END();
 8005b5a:	69fb      	ldr	r3, [r7, #28]
 8005b5c:	f383 8811 	msr	BASEPRI, r3
}
 8005b60:	bf00      	nop
 8005b62:	3740      	adds	r7, #64	; 0x40
 8005b64:	46bd      	mov	sp, r7
 8005b66:	bd80      	pop	{r7, pc}
 8005b68:	20014328 	.word	0x20014328

08005b6c <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b08c      	sub	sp, #48	; 0x30
 8005b70:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8005b72:	4b58      	ldr	r3, [pc, #352]	; (8005cd4 <SEGGER_SYSVIEW_Start+0x168>)
 8005b74:	2201      	movs	r2, #1
 8005b76:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8005b78:	f3ef 8311 	mrs	r3, BASEPRI
 8005b7c:	f04f 0120 	mov.w	r1, #32
 8005b80:	f381 8811 	msr	BASEPRI, r1
 8005b84:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8005b86:	4b53      	ldr	r3, [pc, #332]	; (8005cd4 <SEGGER_SYSVIEW_Start+0x168>)
 8005b88:	785b      	ldrb	r3, [r3, #1]
 8005b8a:	220a      	movs	r2, #10
 8005b8c:	4952      	ldr	r1, [pc, #328]	; (8005cd8 <SEGGER_SYSVIEW_Start+0x16c>)
 8005b8e:	4618      	mov	r0, r3
 8005b90:	f7fa fb2e 	bl	80001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8005b9a:	200a      	movs	r0, #10
 8005b9c:	f7ff fe2a 	bl	80057f4 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005ba0:	f3ef 8311 	mrs	r3, BASEPRI
 8005ba4:	f04f 0120 	mov.w	r1, #32
 8005ba8:	f381 8811 	msr	BASEPRI, r1
 8005bac:	60bb      	str	r3, [r7, #8]
 8005bae:	484b      	ldr	r0, [pc, #300]	; (8005cdc <SEGGER_SYSVIEW_Start+0x170>)
 8005bb0:	f7ff fab2 	bl	8005118 <_PreparePacket>
 8005bb4:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005bbe:	4b45      	ldr	r3, [pc, #276]	; (8005cd4 <SEGGER_SYSVIEW_Start+0x168>)
 8005bc0:	685b      	ldr	r3, [r3, #4]
 8005bc2:	62bb      	str	r3, [r7, #40]	; 0x28
 8005bc4:	e00b      	b.n	8005bde <SEGGER_SYSVIEW_Start+0x72>
 8005bc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bc8:	b2da      	uxtb	r2, r3
 8005bca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bcc:	1c59      	adds	r1, r3, #1
 8005bce:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005bd0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005bd4:	b2d2      	uxtb	r2, r2
 8005bd6:	701a      	strb	r2, [r3, #0]
 8005bd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bda:	09db      	lsrs	r3, r3, #7
 8005bdc:	62bb      	str	r3, [r7, #40]	; 0x28
 8005bde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005be0:	2b7f      	cmp	r3, #127	; 0x7f
 8005be2:	d8f0      	bhi.n	8005bc6 <SEGGER_SYSVIEW_Start+0x5a>
 8005be4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005be6:	1c5a      	adds	r2, r3, #1
 8005be8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005bea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005bec:	b2d2      	uxtb	r2, r2
 8005bee:	701a      	strb	r2, [r3, #0]
 8005bf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bf2:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	627b      	str	r3, [r7, #36]	; 0x24
 8005bf8:	4b36      	ldr	r3, [pc, #216]	; (8005cd4 <SEGGER_SYSVIEW_Start+0x168>)
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	623b      	str	r3, [r7, #32]
 8005bfe:	e00b      	b.n	8005c18 <SEGGER_SYSVIEW_Start+0xac>
 8005c00:	6a3b      	ldr	r3, [r7, #32]
 8005c02:	b2da      	uxtb	r2, r3
 8005c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c06:	1c59      	adds	r1, r3, #1
 8005c08:	6279      	str	r1, [r7, #36]	; 0x24
 8005c0a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005c0e:	b2d2      	uxtb	r2, r2
 8005c10:	701a      	strb	r2, [r3, #0]
 8005c12:	6a3b      	ldr	r3, [r7, #32]
 8005c14:	09db      	lsrs	r3, r3, #7
 8005c16:	623b      	str	r3, [r7, #32]
 8005c18:	6a3b      	ldr	r3, [r7, #32]
 8005c1a:	2b7f      	cmp	r3, #127	; 0x7f
 8005c1c:	d8f0      	bhi.n	8005c00 <SEGGER_SYSVIEW_Start+0x94>
 8005c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c20:	1c5a      	adds	r2, r3, #1
 8005c22:	627a      	str	r2, [r7, #36]	; 0x24
 8005c24:	6a3a      	ldr	r2, [r7, #32]
 8005c26:	b2d2      	uxtb	r2, r2
 8005c28:	701a      	strb	r2, [r3, #0]
 8005c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c2c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	61fb      	str	r3, [r7, #28]
 8005c32:	4b28      	ldr	r3, [pc, #160]	; (8005cd4 <SEGGER_SYSVIEW_Start+0x168>)
 8005c34:	691b      	ldr	r3, [r3, #16]
 8005c36:	61bb      	str	r3, [r7, #24]
 8005c38:	e00b      	b.n	8005c52 <SEGGER_SYSVIEW_Start+0xe6>
 8005c3a:	69bb      	ldr	r3, [r7, #24]
 8005c3c:	b2da      	uxtb	r2, r3
 8005c3e:	69fb      	ldr	r3, [r7, #28]
 8005c40:	1c59      	adds	r1, r3, #1
 8005c42:	61f9      	str	r1, [r7, #28]
 8005c44:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005c48:	b2d2      	uxtb	r2, r2
 8005c4a:	701a      	strb	r2, [r3, #0]
 8005c4c:	69bb      	ldr	r3, [r7, #24]
 8005c4e:	09db      	lsrs	r3, r3, #7
 8005c50:	61bb      	str	r3, [r7, #24]
 8005c52:	69bb      	ldr	r3, [r7, #24]
 8005c54:	2b7f      	cmp	r3, #127	; 0x7f
 8005c56:	d8f0      	bhi.n	8005c3a <SEGGER_SYSVIEW_Start+0xce>
 8005c58:	69fb      	ldr	r3, [r7, #28]
 8005c5a:	1c5a      	adds	r2, r3, #1
 8005c5c:	61fa      	str	r2, [r7, #28]
 8005c5e:	69ba      	ldr	r2, [r7, #24]
 8005c60:	b2d2      	uxtb	r2, r2
 8005c62:	701a      	strb	r2, [r3, #0]
 8005c64:	69fb      	ldr	r3, [r7, #28]
 8005c66:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	617b      	str	r3, [r7, #20]
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	613b      	str	r3, [r7, #16]
 8005c70:	e00b      	b.n	8005c8a <SEGGER_SYSVIEW_Start+0x11e>
 8005c72:	693b      	ldr	r3, [r7, #16]
 8005c74:	b2da      	uxtb	r2, r3
 8005c76:	697b      	ldr	r3, [r7, #20]
 8005c78:	1c59      	adds	r1, r3, #1
 8005c7a:	6179      	str	r1, [r7, #20]
 8005c7c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005c80:	b2d2      	uxtb	r2, r2
 8005c82:	701a      	strb	r2, [r3, #0]
 8005c84:	693b      	ldr	r3, [r7, #16]
 8005c86:	09db      	lsrs	r3, r3, #7
 8005c88:	613b      	str	r3, [r7, #16]
 8005c8a:	693b      	ldr	r3, [r7, #16]
 8005c8c:	2b7f      	cmp	r3, #127	; 0x7f
 8005c8e:	d8f0      	bhi.n	8005c72 <SEGGER_SYSVIEW_Start+0x106>
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	1c5a      	adds	r2, r3, #1
 8005c94:	617a      	str	r2, [r7, #20]
 8005c96:	693a      	ldr	r2, [r7, #16]
 8005c98:	b2d2      	uxtb	r2, r2
 8005c9a:	701a      	strb	r2, [r3, #0]
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8005ca0:	2218      	movs	r2, #24
 8005ca2:	6839      	ldr	r1, [r7, #0]
 8005ca4:	6878      	ldr	r0, [r7, #4]
 8005ca6:	f7ff fb25 	bl	80052f4 <_SendPacket>
      RECORD_END();
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8005cb0:	4b08      	ldr	r3, [pc, #32]	; (8005cd4 <SEGGER_SYSVIEW_Start+0x168>)
 8005cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d002      	beq.n	8005cbe <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 8005cb8:	4b06      	ldr	r3, [pc, #24]	; (8005cd4 <SEGGER_SYSVIEW_Start+0x168>)
 8005cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cbc:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8005cbe:	f000 f9eb 	bl	8006098 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8005cc2:	f000 f9b1 	bl	8006028 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8005cc6:	f000 fc83 	bl	80065d0 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8005cca:	bf00      	nop
 8005ccc:	3730      	adds	r7, #48	; 0x30
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd80      	pop	{r7, pc}
 8005cd2:	bf00      	nop
 8005cd4:	200142f8 	.word	0x200142f8
 8005cd8:	08006b94 	.word	0x08006b94
 8005cdc:	20014328 	.word	0x20014328

08005ce0 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b082      	sub	sp, #8
 8005ce4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005ce6:	f3ef 8311 	mrs	r3, BASEPRI
 8005cea:	f04f 0120 	mov.w	r1, #32
 8005cee:	f381 8811 	msr	BASEPRI, r1
 8005cf2:	607b      	str	r3, [r7, #4]
 8005cf4:	480b      	ldr	r0, [pc, #44]	; (8005d24 <SEGGER_SYSVIEW_Stop+0x44>)
 8005cf6:	f7ff fa0f 	bl	8005118 <_PreparePacket>
 8005cfa:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8005cfc:	4b0a      	ldr	r3, [pc, #40]	; (8005d28 <SEGGER_SYSVIEW_Stop+0x48>)
 8005cfe:	781b      	ldrb	r3, [r3, #0]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d007      	beq.n	8005d14 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8005d04:	220b      	movs	r2, #11
 8005d06:	6839      	ldr	r1, [r7, #0]
 8005d08:	6838      	ldr	r0, [r7, #0]
 8005d0a:	f7ff faf3 	bl	80052f4 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8005d0e:	4b06      	ldr	r3, [pc, #24]	; (8005d28 <SEGGER_SYSVIEW_Stop+0x48>)
 8005d10:	2200      	movs	r2, #0
 8005d12:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	f383 8811 	msr	BASEPRI, r3
}
 8005d1a:	bf00      	nop
 8005d1c:	3708      	adds	r7, #8
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bd80      	pop	{r7, pc}
 8005d22:	bf00      	nop
 8005d24:	20014328 	.word	0x20014328
 8005d28:	200142f8 	.word	0x200142f8

08005d2c <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b08c      	sub	sp, #48	; 0x30
 8005d30:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005d32:	f3ef 8311 	mrs	r3, BASEPRI
 8005d36:	f04f 0120 	mov.w	r1, #32
 8005d3a:	f381 8811 	msr	BASEPRI, r1
 8005d3e:	60fb      	str	r3, [r7, #12]
 8005d40:	4845      	ldr	r0, [pc, #276]	; (8005e58 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8005d42:	f7ff f9e9 	bl	8005118 <_PreparePacket>
 8005d46:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005d50:	4b42      	ldr	r3, [pc, #264]	; (8005e5c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d56:	e00b      	b.n	8005d70 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8005d58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d5a:	b2da      	uxtb	r2, r3
 8005d5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d5e:	1c59      	adds	r1, r3, #1
 8005d60:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005d62:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005d66:	b2d2      	uxtb	r2, r2
 8005d68:	701a      	strb	r2, [r3, #0]
 8005d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d6c:	09db      	lsrs	r3, r3, #7
 8005d6e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d72:	2b7f      	cmp	r3, #127	; 0x7f
 8005d74:	d8f0      	bhi.n	8005d58 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8005d76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d78:	1c5a      	adds	r2, r3, #1
 8005d7a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005d7c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005d7e:	b2d2      	uxtb	r2, r2
 8005d80:	701a      	strb	r2, [r3, #0]
 8005d82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d84:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	627b      	str	r3, [r7, #36]	; 0x24
 8005d8a:	4b34      	ldr	r3, [pc, #208]	; (8005e5c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005d8c:	689b      	ldr	r3, [r3, #8]
 8005d8e:	623b      	str	r3, [r7, #32]
 8005d90:	e00b      	b.n	8005daa <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8005d92:	6a3b      	ldr	r3, [r7, #32]
 8005d94:	b2da      	uxtb	r2, r3
 8005d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d98:	1c59      	adds	r1, r3, #1
 8005d9a:	6279      	str	r1, [r7, #36]	; 0x24
 8005d9c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005da0:	b2d2      	uxtb	r2, r2
 8005da2:	701a      	strb	r2, [r3, #0]
 8005da4:	6a3b      	ldr	r3, [r7, #32]
 8005da6:	09db      	lsrs	r3, r3, #7
 8005da8:	623b      	str	r3, [r7, #32]
 8005daa:	6a3b      	ldr	r3, [r7, #32]
 8005dac:	2b7f      	cmp	r3, #127	; 0x7f
 8005dae:	d8f0      	bhi.n	8005d92 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8005db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005db2:	1c5a      	adds	r2, r3, #1
 8005db4:	627a      	str	r2, [r7, #36]	; 0x24
 8005db6:	6a3a      	ldr	r2, [r7, #32]
 8005db8:	b2d2      	uxtb	r2, r2
 8005dba:	701a      	strb	r2, [r3, #0]
 8005dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dbe:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	61fb      	str	r3, [r7, #28]
 8005dc4:	4b25      	ldr	r3, [pc, #148]	; (8005e5c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005dc6:	691b      	ldr	r3, [r3, #16]
 8005dc8:	61bb      	str	r3, [r7, #24]
 8005dca:	e00b      	b.n	8005de4 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8005dcc:	69bb      	ldr	r3, [r7, #24]
 8005dce:	b2da      	uxtb	r2, r3
 8005dd0:	69fb      	ldr	r3, [r7, #28]
 8005dd2:	1c59      	adds	r1, r3, #1
 8005dd4:	61f9      	str	r1, [r7, #28]
 8005dd6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005dda:	b2d2      	uxtb	r2, r2
 8005ddc:	701a      	strb	r2, [r3, #0]
 8005dde:	69bb      	ldr	r3, [r7, #24]
 8005de0:	09db      	lsrs	r3, r3, #7
 8005de2:	61bb      	str	r3, [r7, #24]
 8005de4:	69bb      	ldr	r3, [r7, #24]
 8005de6:	2b7f      	cmp	r3, #127	; 0x7f
 8005de8:	d8f0      	bhi.n	8005dcc <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8005dea:	69fb      	ldr	r3, [r7, #28]
 8005dec:	1c5a      	adds	r2, r3, #1
 8005dee:	61fa      	str	r2, [r7, #28]
 8005df0:	69ba      	ldr	r2, [r7, #24]
 8005df2:	b2d2      	uxtb	r2, r2
 8005df4:	701a      	strb	r2, [r3, #0]
 8005df6:	69fb      	ldr	r3, [r7, #28]
 8005df8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	617b      	str	r3, [r7, #20]
 8005dfe:	2300      	movs	r3, #0
 8005e00:	613b      	str	r3, [r7, #16]
 8005e02:	e00b      	b.n	8005e1c <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	b2da      	uxtb	r2, r3
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	1c59      	adds	r1, r3, #1
 8005e0c:	6179      	str	r1, [r7, #20]
 8005e0e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005e12:	b2d2      	uxtb	r2, r2
 8005e14:	701a      	strb	r2, [r3, #0]
 8005e16:	693b      	ldr	r3, [r7, #16]
 8005e18:	09db      	lsrs	r3, r3, #7
 8005e1a:	613b      	str	r3, [r7, #16]
 8005e1c:	693b      	ldr	r3, [r7, #16]
 8005e1e:	2b7f      	cmp	r3, #127	; 0x7f
 8005e20:	d8f0      	bhi.n	8005e04 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	1c5a      	adds	r2, r3, #1
 8005e26:	617a      	str	r2, [r7, #20]
 8005e28:	693a      	ldr	r2, [r7, #16]
 8005e2a:	b2d2      	uxtb	r2, r2
 8005e2c:	701a      	strb	r2, [r3, #0]
 8005e2e:	697b      	ldr	r3, [r7, #20]
 8005e30:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8005e32:	2218      	movs	r2, #24
 8005e34:	6879      	ldr	r1, [r7, #4]
 8005e36:	68b8      	ldr	r0, [r7, #8]
 8005e38:	f7ff fa5c 	bl	80052f4 <_SendPacket>
  RECORD_END();
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8005e42:	4b06      	ldr	r3, [pc, #24]	; (8005e5c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d002      	beq.n	8005e50 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8005e4a:	4b04      	ldr	r3, [pc, #16]	; (8005e5c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e4e:	4798      	blx	r3
  }
}
 8005e50:	bf00      	nop
 8005e52:	3730      	adds	r7, #48	; 0x30
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bd80      	pop	{r7, pc}
 8005e58:	20014328 	.word	0x20014328
 8005e5c:	200142f8 	.word	0x200142f8

08005e60 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b092      	sub	sp, #72	; 0x48
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8005e68:	f3ef 8311 	mrs	r3, BASEPRI
 8005e6c:	f04f 0120 	mov.w	r1, #32
 8005e70:	f381 8811 	msr	BASEPRI, r1
 8005e74:	617b      	str	r3, [r7, #20]
 8005e76:	486a      	ldr	r0, [pc, #424]	; (8006020 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8005e78:	f7ff f94e 	bl	8005118 <_PreparePacket>
 8005e7c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005e7e:	693b      	ldr	r3, [r7, #16]
 8005e80:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	647b      	str	r3, [r7, #68]	; 0x44
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681a      	ldr	r2, [r3, #0]
 8005e8a:	4b66      	ldr	r3, [pc, #408]	; (8006024 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8005e8c:	691b      	ldr	r3, [r3, #16]
 8005e8e:	1ad3      	subs	r3, r2, r3
 8005e90:	643b      	str	r3, [r7, #64]	; 0x40
 8005e92:	e00b      	b.n	8005eac <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8005e94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e96:	b2da      	uxtb	r2, r3
 8005e98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e9a:	1c59      	adds	r1, r3, #1
 8005e9c:	6479      	str	r1, [r7, #68]	; 0x44
 8005e9e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005ea2:	b2d2      	uxtb	r2, r2
 8005ea4:	701a      	strb	r2, [r3, #0]
 8005ea6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ea8:	09db      	lsrs	r3, r3, #7
 8005eaa:	643b      	str	r3, [r7, #64]	; 0x40
 8005eac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005eae:	2b7f      	cmp	r3, #127	; 0x7f
 8005eb0:	d8f0      	bhi.n	8005e94 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8005eb2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005eb4:	1c5a      	adds	r2, r3, #1
 8005eb6:	647a      	str	r2, [r7, #68]	; 0x44
 8005eb8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005eba:	b2d2      	uxtb	r2, r2
 8005ebc:	701a      	strb	r2, [r3, #0]
 8005ebe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005ec0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	689b      	ldr	r3, [r3, #8]
 8005eca:	63bb      	str	r3, [r7, #56]	; 0x38
 8005ecc:	e00b      	b.n	8005ee6 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8005ece:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ed0:	b2da      	uxtb	r2, r3
 8005ed2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ed4:	1c59      	adds	r1, r3, #1
 8005ed6:	63f9      	str	r1, [r7, #60]	; 0x3c
 8005ed8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005edc:	b2d2      	uxtb	r2, r2
 8005ede:	701a      	strb	r2, [r3, #0]
 8005ee0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ee2:	09db      	lsrs	r3, r3, #7
 8005ee4:	63bb      	str	r3, [r7, #56]	; 0x38
 8005ee6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ee8:	2b7f      	cmp	r3, #127	; 0x7f
 8005eea:	d8f0      	bhi.n	8005ece <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8005eec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005eee:	1c5a      	adds	r2, r3, #1
 8005ef0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005ef2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005ef4:	b2d2      	uxtb	r2, r2
 8005ef6:	701a      	strb	r2, [r3, #0]
 8005ef8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005efa:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	2220      	movs	r2, #32
 8005f02:	4619      	mov	r1, r3
 8005f04:	68f8      	ldr	r0, [r7, #12]
 8005f06:	f7ff f8b7 	bl	8005078 <_EncodeStr>
 8005f0a:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8005f0c:	2209      	movs	r2, #9
 8005f0e:	68f9      	ldr	r1, [r7, #12]
 8005f10:	6938      	ldr	r0, [r7, #16]
 8005f12:	f7ff f9ef 	bl	80052f4 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	637b      	str	r3, [r7, #52]	; 0x34
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681a      	ldr	r2, [r3, #0]
 8005f22:	4b40      	ldr	r3, [pc, #256]	; (8006024 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8005f24:	691b      	ldr	r3, [r3, #16]
 8005f26:	1ad3      	subs	r3, r2, r3
 8005f28:	633b      	str	r3, [r7, #48]	; 0x30
 8005f2a:	e00b      	b.n	8005f44 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8005f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f2e:	b2da      	uxtb	r2, r3
 8005f30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f32:	1c59      	adds	r1, r3, #1
 8005f34:	6379      	str	r1, [r7, #52]	; 0x34
 8005f36:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f3a:	b2d2      	uxtb	r2, r2
 8005f3c:	701a      	strb	r2, [r3, #0]
 8005f3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f40:	09db      	lsrs	r3, r3, #7
 8005f42:	633b      	str	r3, [r7, #48]	; 0x30
 8005f44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f46:	2b7f      	cmp	r3, #127	; 0x7f
 8005f48:	d8f0      	bhi.n	8005f2c <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8005f4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f4c:	1c5a      	adds	r2, r3, #1
 8005f4e:	637a      	str	r2, [r7, #52]	; 0x34
 8005f50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f52:	b2d2      	uxtb	r2, r2
 8005f54:	701a      	strb	r2, [r3, #0]
 8005f56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f58:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	68db      	ldr	r3, [r3, #12]
 8005f62:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f64:	e00b      	b.n	8005f7e <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8005f66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f68:	b2da      	uxtb	r2, r3
 8005f6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f6c:	1c59      	adds	r1, r3, #1
 8005f6e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005f70:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f74:	b2d2      	uxtb	r2, r2
 8005f76:	701a      	strb	r2, [r3, #0]
 8005f78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f7a:	09db      	lsrs	r3, r3, #7
 8005f7c:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f80:	2b7f      	cmp	r3, #127	; 0x7f
 8005f82:	d8f0      	bhi.n	8005f66 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8005f84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f86:	1c5a      	adds	r2, r3, #1
 8005f88:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005f8a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f8c:	b2d2      	uxtb	r2, r2
 8005f8e:	701a      	strb	r2, [r3, #0]
 8005f90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f92:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	627b      	str	r3, [r7, #36]	; 0x24
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	691b      	ldr	r3, [r3, #16]
 8005f9c:	623b      	str	r3, [r7, #32]
 8005f9e:	e00b      	b.n	8005fb8 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8005fa0:	6a3b      	ldr	r3, [r7, #32]
 8005fa2:	b2da      	uxtb	r2, r3
 8005fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fa6:	1c59      	adds	r1, r3, #1
 8005fa8:	6279      	str	r1, [r7, #36]	; 0x24
 8005faa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005fae:	b2d2      	uxtb	r2, r2
 8005fb0:	701a      	strb	r2, [r3, #0]
 8005fb2:	6a3b      	ldr	r3, [r7, #32]
 8005fb4:	09db      	lsrs	r3, r3, #7
 8005fb6:	623b      	str	r3, [r7, #32]
 8005fb8:	6a3b      	ldr	r3, [r7, #32]
 8005fba:	2b7f      	cmp	r3, #127	; 0x7f
 8005fbc:	d8f0      	bhi.n	8005fa0 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8005fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc0:	1c5a      	adds	r2, r3, #1
 8005fc2:	627a      	str	r2, [r7, #36]	; 0x24
 8005fc4:	6a3a      	ldr	r2, [r7, #32]
 8005fc6:	b2d2      	uxtb	r2, r2
 8005fc8:	701a      	strb	r2, [r3, #0]
 8005fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fcc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	61fb      	str	r3, [r7, #28]
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	61bb      	str	r3, [r7, #24]
 8005fd6:	e00b      	b.n	8005ff0 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8005fd8:	69bb      	ldr	r3, [r7, #24]
 8005fda:	b2da      	uxtb	r2, r3
 8005fdc:	69fb      	ldr	r3, [r7, #28]
 8005fde:	1c59      	adds	r1, r3, #1
 8005fe0:	61f9      	str	r1, [r7, #28]
 8005fe2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005fe6:	b2d2      	uxtb	r2, r2
 8005fe8:	701a      	strb	r2, [r3, #0]
 8005fea:	69bb      	ldr	r3, [r7, #24]
 8005fec:	09db      	lsrs	r3, r3, #7
 8005fee:	61bb      	str	r3, [r7, #24]
 8005ff0:	69bb      	ldr	r3, [r7, #24]
 8005ff2:	2b7f      	cmp	r3, #127	; 0x7f
 8005ff4:	d8f0      	bhi.n	8005fd8 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8005ff6:	69fb      	ldr	r3, [r7, #28]
 8005ff8:	1c5a      	adds	r2, r3, #1
 8005ffa:	61fa      	str	r2, [r7, #28]
 8005ffc:	69ba      	ldr	r2, [r7, #24]
 8005ffe:	b2d2      	uxtb	r2, r2
 8006000:	701a      	strb	r2, [r3, #0]
 8006002:	69fb      	ldr	r3, [r7, #28]
 8006004:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8006006:	2215      	movs	r2, #21
 8006008:	68f9      	ldr	r1, [r7, #12]
 800600a:	6938      	ldr	r0, [r7, #16]
 800600c:	f7ff f972 	bl	80052f4 <_SendPacket>
  RECORD_END();
 8006010:	697b      	ldr	r3, [r7, #20]
 8006012:	f383 8811 	msr	BASEPRI, r3
}
 8006016:	bf00      	nop
 8006018:	3748      	adds	r7, #72	; 0x48
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}
 800601e:	bf00      	nop
 8006020:	20014328 	.word	0x20014328
 8006024:	200142f8 	.word	0x200142f8

08006028 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8006028:	b580      	push	{r7, lr}
 800602a:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800602c:	4b07      	ldr	r3, [pc, #28]	; (800604c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800602e:	6a1b      	ldr	r3, [r3, #32]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d008      	beq.n	8006046 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8006034:	4b05      	ldr	r3, [pc, #20]	; (800604c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006036:	6a1b      	ldr	r3, [r3, #32]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d003      	beq.n	8006046 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800603e:	4b03      	ldr	r3, [pc, #12]	; (800604c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006040:	6a1b      	ldr	r3, [r3, #32]
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	4798      	blx	r3
  }
}
 8006046:	bf00      	nop
 8006048:	bd80      	pop	{r7, pc}
 800604a:	bf00      	nop
 800604c:	200142f8 	.word	0x200142f8

08006050 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8006050:	b580      	push	{r7, lr}
 8006052:	b086      	sub	sp, #24
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006058:	f3ef 8311 	mrs	r3, BASEPRI
 800605c:	f04f 0120 	mov.w	r1, #32
 8006060:	f381 8811 	msr	BASEPRI, r1
 8006064:	617b      	str	r3, [r7, #20]
 8006066:	480b      	ldr	r0, [pc, #44]	; (8006094 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8006068:	f7ff f856 	bl	8005118 <_PreparePacket>
 800606c:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800606e:	2280      	movs	r2, #128	; 0x80
 8006070:	6879      	ldr	r1, [r7, #4]
 8006072:	6938      	ldr	r0, [r7, #16]
 8006074:	f7ff f800 	bl	8005078 <_EncodeStr>
 8006078:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800607a:	220e      	movs	r2, #14
 800607c:	68f9      	ldr	r1, [r7, #12]
 800607e:	6938      	ldr	r0, [r7, #16]
 8006080:	f7ff f938 	bl	80052f4 <_SendPacket>
  RECORD_END();
 8006084:	697b      	ldr	r3, [r7, #20]
 8006086:	f383 8811 	msr	BASEPRI, r3
}
 800608a:	bf00      	nop
 800608c:	3718      	adds	r7, #24
 800608e:	46bd      	mov	sp, r7
 8006090:	bd80      	pop	{r7, pc}
 8006092:	bf00      	nop
 8006094:	20014328 	.word	0x20014328

08006098 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8006098:	b590      	push	{r4, r7, lr}
 800609a:	b083      	sub	sp, #12
 800609c:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800609e:	4b15      	ldr	r3, [pc, #84]	; (80060f4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80060a0:	6a1b      	ldr	r3, [r3, #32]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d01a      	beq.n	80060dc <SEGGER_SYSVIEW_RecordSystime+0x44>
 80060a6:	4b13      	ldr	r3, [pc, #76]	; (80060f4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80060a8:	6a1b      	ldr	r3, [r3, #32]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d015      	beq.n	80060dc <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 80060b0:	4b10      	ldr	r3, [pc, #64]	; (80060f4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80060b2:	6a1b      	ldr	r3, [r3, #32]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4798      	blx	r3
 80060b8:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80060bc:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 80060be:	e9d7 0100 	ldrd	r0, r1, [r7]
 80060c2:	f04f 0200 	mov.w	r2, #0
 80060c6:	f04f 0300 	mov.w	r3, #0
 80060ca:	000a      	movs	r2, r1
 80060cc:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80060ce:	4613      	mov	r3, r2
 80060d0:	461a      	mov	r2, r3
 80060d2:	4621      	mov	r1, r4
 80060d4:	200d      	movs	r0, #13
 80060d6:	f7ff fbe7 	bl	80058a8 <SEGGER_SYSVIEW_RecordU32x2>
 80060da:	e006      	b.n	80060ea <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 80060dc:	4b06      	ldr	r3, [pc, #24]	; (80060f8 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4619      	mov	r1, r3
 80060e2:	200c      	movs	r0, #12
 80060e4:	f7ff fba4 	bl	8005830 <SEGGER_SYSVIEW_RecordU32>
  }
}
 80060e8:	bf00      	nop
 80060ea:	bf00      	nop
 80060ec:	370c      	adds	r7, #12
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bd90      	pop	{r4, r7, pc}
 80060f2:	bf00      	nop
 80060f4:	200142f8 	.word	0x200142f8
 80060f8:	e0001004 	.word	0xe0001004

080060fc <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b086      	sub	sp, #24
 8006100:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006102:	f3ef 8311 	mrs	r3, BASEPRI
 8006106:	f04f 0120 	mov.w	r1, #32
 800610a:	f381 8811 	msr	BASEPRI, r1
 800610e:	60fb      	str	r3, [r7, #12]
 8006110:	4819      	ldr	r0, [pc, #100]	; (8006178 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8006112:	f7ff f801 	bl	8005118 <_PreparePacket>
 8006116:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 800611c:	4b17      	ldr	r3, [pc, #92]	; (800617c <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006124:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	617b      	str	r3, [r7, #20]
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	613b      	str	r3, [r7, #16]
 800612e:	e00b      	b.n	8006148 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	b2da      	uxtb	r2, r3
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	1c59      	adds	r1, r3, #1
 8006138:	6179      	str	r1, [r7, #20]
 800613a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800613e:	b2d2      	uxtb	r2, r2
 8006140:	701a      	strb	r2, [r3, #0]
 8006142:	693b      	ldr	r3, [r7, #16]
 8006144:	09db      	lsrs	r3, r3, #7
 8006146:	613b      	str	r3, [r7, #16]
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	2b7f      	cmp	r3, #127	; 0x7f
 800614c:	d8f0      	bhi.n	8006130 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	1c5a      	adds	r2, r3, #1
 8006152:	617a      	str	r2, [r7, #20]
 8006154:	693a      	ldr	r2, [r7, #16]
 8006156:	b2d2      	uxtb	r2, r2
 8006158:	701a      	strb	r2, [r3, #0]
 800615a:	697b      	ldr	r3, [r7, #20]
 800615c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800615e:	2202      	movs	r2, #2
 8006160:	6879      	ldr	r1, [r7, #4]
 8006162:	68b8      	ldr	r0, [r7, #8]
 8006164:	f7ff f8c6 	bl	80052f4 <_SendPacket>
  RECORD_END();
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	f383 8811 	msr	BASEPRI, r3
}
 800616e:	bf00      	nop
 8006170:	3718      	adds	r7, #24
 8006172:	46bd      	mov	sp, r7
 8006174:	bd80      	pop	{r7, pc}
 8006176:	bf00      	nop
 8006178:	20014328 	.word	0x20014328
 800617c:	e000ed04 	.word	0xe000ed04

08006180 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8006180:	b580      	push	{r7, lr}
 8006182:	b082      	sub	sp, #8
 8006184:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006186:	f3ef 8311 	mrs	r3, BASEPRI
 800618a:	f04f 0120 	mov.w	r1, #32
 800618e:	f381 8811 	msr	BASEPRI, r1
 8006192:	607b      	str	r3, [r7, #4]
 8006194:	4807      	ldr	r0, [pc, #28]	; (80061b4 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8006196:	f7fe ffbf 	bl	8005118 <_PreparePacket>
 800619a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 800619c:	2203      	movs	r2, #3
 800619e:	6839      	ldr	r1, [r7, #0]
 80061a0:	6838      	ldr	r0, [r7, #0]
 80061a2:	f7ff f8a7 	bl	80052f4 <_SendPacket>
  RECORD_END();
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	f383 8811 	msr	BASEPRI, r3
}
 80061ac:	bf00      	nop
 80061ae:	3708      	adds	r7, #8
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}
 80061b4:	20014328 	.word	0x20014328

080061b8 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b082      	sub	sp, #8
 80061bc:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80061be:	f3ef 8311 	mrs	r3, BASEPRI
 80061c2:	f04f 0120 	mov.w	r1, #32
 80061c6:	f381 8811 	msr	BASEPRI, r1
 80061ca:	607b      	str	r3, [r7, #4]
 80061cc:	4807      	ldr	r0, [pc, #28]	; (80061ec <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 80061ce:	f7fe ffa3 	bl	8005118 <_PreparePacket>
 80061d2:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 80061d4:	2212      	movs	r2, #18
 80061d6:	6839      	ldr	r1, [r7, #0]
 80061d8:	6838      	ldr	r0, [r7, #0]
 80061da:	f7ff f88b 	bl	80052f4 <_SendPacket>
  RECORD_END();
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	f383 8811 	msr	BASEPRI, r3
}
 80061e4:	bf00      	nop
 80061e6:	3708      	adds	r7, #8
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}
 80061ec:	20014328 	.word	0x20014328

080061f0 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b082      	sub	sp, #8
 80061f4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80061f6:	f3ef 8311 	mrs	r3, BASEPRI
 80061fa:	f04f 0120 	mov.w	r1, #32
 80061fe:	f381 8811 	msr	BASEPRI, r1
 8006202:	607b      	str	r3, [r7, #4]
 8006204:	4807      	ldr	r0, [pc, #28]	; (8006224 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8006206:	f7fe ff87 	bl	8005118 <_PreparePacket>
 800620a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800620c:	2211      	movs	r2, #17
 800620e:	6839      	ldr	r1, [r7, #0]
 8006210:	6838      	ldr	r0, [r7, #0]
 8006212:	f7ff f86f 	bl	80052f4 <_SendPacket>
  RECORD_END();
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	f383 8811 	msr	BASEPRI, r3
}
 800621c:	bf00      	nop
 800621e:	3708      	adds	r7, #8
 8006220:	46bd      	mov	sp, r7
 8006222:	bd80      	pop	{r7, pc}
 8006224:	20014328 	.word	0x20014328

08006228 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8006228:	b580      	push	{r7, lr}
 800622a:	b088      	sub	sp, #32
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006230:	f3ef 8311 	mrs	r3, BASEPRI
 8006234:	f04f 0120 	mov.w	r1, #32
 8006238:	f381 8811 	msr	BASEPRI, r1
 800623c:	617b      	str	r3, [r7, #20]
 800623e:	4819      	ldr	r0, [pc, #100]	; (80062a4 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8006240:	f7fe ff6a 	bl	8005118 <_PreparePacket>
 8006244:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800624a:	4b17      	ldr	r3, [pc, #92]	; (80062a8 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 800624c:	691b      	ldr	r3, [r3, #16]
 800624e:	687a      	ldr	r2, [r7, #4]
 8006250:	1ad3      	subs	r3, r2, r3
 8006252:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	61fb      	str	r3, [r7, #28]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	61bb      	str	r3, [r7, #24]
 800625c:	e00b      	b.n	8006276 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 800625e:	69bb      	ldr	r3, [r7, #24]
 8006260:	b2da      	uxtb	r2, r3
 8006262:	69fb      	ldr	r3, [r7, #28]
 8006264:	1c59      	adds	r1, r3, #1
 8006266:	61f9      	str	r1, [r7, #28]
 8006268:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800626c:	b2d2      	uxtb	r2, r2
 800626e:	701a      	strb	r2, [r3, #0]
 8006270:	69bb      	ldr	r3, [r7, #24]
 8006272:	09db      	lsrs	r3, r3, #7
 8006274:	61bb      	str	r3, [r7, #24]
 8006276:	69bb      	ldr	r3, [r7, #24]
 8006278:	2b7f      	cmp	r3, #127	; 0x7f
 800627a:	d8f0      	bhi.n	800625e <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 800627c:	69fb      	ldr	r3, [r7, #28]
 800627e:	1c5a      	adds	r2, r3, #1
 8006280:	61fa      	str	r2, [r7, #28]
 8006282:	69ba      	ldr	r2, [r7, #24]
 8006284:	b2d2      	uxtb	r2, r2
 8006286:	701a      	strb	r2, [r3, #0]
 8006288:	69fb      	ldr	r3, [r7, #28]
 800628a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 800628c:	2208      	movs	r2, #8
 800628e:	68f9      	ldr	r1, [r7, #12]
 8006290:	6938      	ldr	r0, [r7, #16]
 8006292:	f7ff f82f 	bl	80052f4 <_SendPacket>
  RECORD_END();
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	f383 8811 	msr	BASEPRI, r3
}
 800629c:	bf00      	nop
 800629e:	3720      	adds	r7, #32
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bd80      	pop	{r7, pc}
 80062a4:	20014328 	.word	0x20014328
 80062a8:	200142f8 	.word	0x200142f8

080062ac <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b088      	sub	sp, #32
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80062b4:	f3ef 8311 	mrs	r3, BASEPRI
 80062b8:	f04f 0120 	mov.w	r1, #32
 80062bc:	f381 8811 	msr	BASEPRI, r1
 80062c0:	617b      	str	r3, [r7, #20]
 80062c2:	4819      	ldr	r0, [pc, #100]	; (8006328 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 80062c4:	f7fe ff28 	bl	8005118 <_PreparePacket>
 80062c8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80062ca:	693b      	ldr	r3, [r7, #16]
 80062cc:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80062ce:	4b17      	ldr	r3, [pc, #92]	; (800632c <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 80062d0:	691b      	ldr	r3, [r3, #16]
 80062d2:	687a      	ldr	r2, [r7, #4]
 80062d4:	1ad3      	subs	r3, r2, r3
 80062d6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	61fb      	str	r3, [r7, #28]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	61bb      	str	r3, [r7, #24]
 80062e0:	e00b      	b.n	80062fa <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 80062e2:	69bb      	ldr	r3, [r7, #24]
 80062e4:	b2da      	uxtb	r2, r3
 80062e6:	69fb      	ldr	r3, [r7, #28]
 80062e8:	1c59      	adds	r1, r3, #1
 80062ea:	61f9      	str	r1, [r7, #28]
 80062ec:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80062f0:	b2d2      	uxtb	r2, r2
 80062f2:	701a      	strb	r2, [r3, #0]
 80062f4:	69bb      	ldr	r3, [r7, #24]
 80062f6:	09db      	lsrs	r3, r3, #7
 80062f8:	61bb      	str	r3, [r7, #24]
 80062fa:	69bb      	ldr	r3, [r7, #24]
 80062fc:	2b7f      	cmp	r3, #127	; 0x7f
 80062fe:	d8f0      	bhi.n	80062e2 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8006300:	69fb      	ldr	r3, [r7, #28]
 8006302:	1c5a      	adds	r2, r3, #1
 8006304:	61fa      	str	r2, [r7, #28]
 8006306:	69ba      	ldr	r2, [r7, #24]
 8006308:	b2d2      	uxtb	r2, r2
 800630a:	701a      	strb	r2, [r3, #0]
 800630c:	69fb      	ldr	r3, [r7, #28]
 800630e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8006310:	2204      	movs	r2, #4
 8006312:	68f9      	ldr	r1, [r7, #12]
 8006314:	6938      	ldr	r0, [r7, #16]
 8006316:	f7fe ffed 	bl	80052f4 <_SendPacket>
  RECORD_END();
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	f383 8811 	msr	BASEPRI, r3
}
 8006320:	bf00      	nop
 8006322:	3720      	adds	r7, #32
 8006324:	46bd      	mov	sp, r7
 8006326:	bd80      	pop	{r7, pc}
 8006328:	20014328 	.word	0x20014328
 800632c:	200142f8 	.word	0x200142f8

08006330 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8006330:	b580      	push	{r7, lr}
 8006332:	b088      	sub	sp, #32
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006338:	f3ef 8311 	mrs	r3, BASEPRI
 800633c:	f04f 0120 	mov.w	r1, #32
 8006340:	f381 8811 	msr	BASEPRI, r1
 8006344:	617b      	str	r3, [r7, #20]
 8006346:	4819      	ldr	r0, [pc, #100]	; (80063ac <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8006348:	f7fe fee6 	bl	8005118 <_PreparePacket>
 800634c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800634e:	693b      	ldr	r3, [r7, #16]
 8006350:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006352:	4b17      	ldr	r3, [pc, #92]	; (80063b0 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8006354:	691b      	ldr	r3, [r3, #16]
 8006356:	687a      	ldr	r2, [r7, #4]
 8006358:	1ad3      	subs	r3, r2, r3
 800635a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	61fb      	str	r3, [r7, #28]
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	61bb      	str	r3, [r7, #24]
 8006364:	e00b      	b.n	800637e <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8006366:	69bb      	ldr	r3, [r7, #24]
 8006368:	b2da      	uxtb	r2, r3
 800636a:	69fb      	ldr	r3, [r7, #28]
 800636c:	1c59      	adds	r1, r3, #1
 800636e:	61f9      	str	r1, [r7, #28]
 8006370:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006374:	b2d2      	uxtb	r2, r2
 8006376:	701a      	strb	r2, [r3, #0]
 8006378:	69bb      	ldr	r3, [r7, #24]
 800637a:	09db      	lsrs	r3, r3, #7
 800637c:	61bb      	str	r3, [r7, #24]
 800637e:	69bb      	ldr	r3, [r7, #24]
 8006380:	2b7f      	cmp	r3, #127	; 0x7f
 8006382:	d8f0      	bhi.n	8006366 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8006384:	69fb      	ldr	r3, [r7, #28]
 8006386:	1c5a      	adds	r2, r3, #1
 8006388:	61fa      	str	r2, [r7, #28]
 800638a:	69ba      	ldr	r2, [r7, #24]
 800638c:	b2d2      	uxtb	r2, r2
 800638e:	701a      	strb	r2, [r3, #0]
 8006390:	69fb      	ldr	r3, [r7, #28]
 8006392:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8006394:	2206      	movs	r2, #6
 8006396:	68f9      	ldr	r1, [r7, #12]
 8006398:	6938      	ldr	r0, [r7, #16]
 800639a:	f7fe ffab 	bl	80052f4 <_SendPacket>
  RECORD_END();
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	f383 8811 	msr	BASEPRI, r3
}
 80063a4:	bf00      	nop
 80063a6:	3720      	adds	r7, #32
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bd80      	pop	{r7, pc}
 80063ac:	20014328 	.word	0x20014328
 80063b0:	200142f8 	.word	0x200142f8

080063b4 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b08a      	sub	sp, #40	; 0x28
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
 80063bc:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80063be:	f3ef 8311 	mrs	r3, BASEPRI
 80063c2:	f04f 0120 	mov.w	r1, #32
 80063c6:	f381 8811 	msr	BASEPRI, r1
 80063ca:	617b      	str	r3, [r7, #20]
 80063cc:	4827      	ldr	r0, [pc, #156]	; (800646c <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 80063ce:	f7fe fea3 	bl	8005118 <_PreparePacket>
 80063d2:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80063d4:	693b      	ldr	r3, [r7, #16]
 80063d6:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80063d8:	4b25      	ldr	r3, [pc, #148]	; (8006470 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 80063da:	691b      	ldr	r3, [r3, #16]
 80063dc:	687a      	ldr	r2, [r7, #4]
 80063de:	1ad3      	subs	r3, r2, r3
 80063e0:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	627b      	str	r3, [r7, #36]	; 0x24
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	623b      	str	r3, [r7, #32]
 80063ea:	e00b      	b.n	8006404 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 80063ec:	6a3b      	ldr	r3, [r7, #32]
 80063ee:	b2da      	uxtb	r2, r3
 80063f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063f2:	1c59      	adds	r1, r3, #1
 80063f4:	6279      	str	r1, [r7, #36]	; 0x24
 80063f6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80063fa:	b2d2      	uxtb	r2, r2
 80063fc:	701a      	strb	r2, [r3, #0]
 80063fe:	6a3b      	ldr	r3, [r7, #32]
 8006400:	09db      	lsrs	r3, r3, #7
 8006402:	623b      	str	r3, [r7, #32]
 8006404:	6a3b      	ldr	r3, [r7, #32]
 8006406:	2b7f      	cmp	r3, #127	; 0x7f
 8006408:	d8f0      	bhi.n	80063ec <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 800640a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800640c:	1c5a      	adds	r2, r3, #1
 800640e:	627a      	str	r2, [r7, #36]	; 0x24
 8006410:	6a3a      	ldr	r2, [r7, #32]
 8006412:	b2d2      	uxtb	r2, r2
 8006414:	701a      	strb	r2, [r3, #0]
 8006416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006418:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	61fb      	str	r3, [r7, #28]
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	61bb      	str	r3, [r7, #24]
 8006422:	e00b      	b.n	800643c <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8006424:	69bb      	ldr	r3, [r7, #24]
 8006426:	b2da      	uxtb	r2, r3
 8006428:	69fb      	ldr	r3, [r7, #28]
 800642a:	1c59      	adds	r1, r3, #1
 800642c:	61f9      	str	r1, [r7, #28]
 800642e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006432:	b2d2      	uxtb	r2, r2
 8006434:	701a      	strb	r2, [r3, #0]
 8006436:	69bb      	ldr	r3, [r7, #24]
 8006438:	09db      	lsrs	r3, r3, #7
 800643a:	61bb      	str	r3, [r7, #24]
 800643c:	69bb      	ldr	r3, [r7, #24]
 800643e:	2b7f      	cmp	r3, #127	; 0x7f
 8006440:	d8f0      	bhi.n	8006424 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 8006442:	69fb      	ldr	r3, [r7, #28]
 8006444:	1c5a      	adds	r2, r3, #1
 8006446:	61fa      	str	r2, [r7, #28]
 8006448:	69ba      	ldr	r2, [r7, #24]
 800644a:	b2d2      	uxtb	r2, r2
 800644c:	701a      	strb	r2, [r3, #0]
 800644e:	69fb      	ldr	r3, [r7, #28]
 8006450:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 8006452:	2207      	movs	r2, #7
 8006454:	68f9      	ldr	r1, [r7, #12]
 8006456:	6938      	ldr	r0, [r7, #16]
 8006458:	f7fe ff4c 	bl	80052f4 <_SendPacket>
  RECORD_END();
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	f383 8811 	msr	BASEPRI, r3
}
 8006462:	bf00      	nop
 8006464:	3728      	adds	r7, #40	; 0x28
 8006466:	46bd      	mov	sp, r7
 8006468:	bd80      	pop	{r7, pc}
 800646a:	bf00      	nop
 800646c:	20014328 	.word	0x20014328
 8006470:	200142f8 	.word	0x200142f8

08006474 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8006474:	b480      	push	{r7}
 8006476:	b083      	sub	sp, #12
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 800647c:	4b04      	ldr	r3, [pc, #16]	; (8006490 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 800647e:	691b      	ldr	r3, [r3, #16]
 8006480:	687a      	ldr	r2, [r7, #4]
 8006482:	1ad3      	subs	r3, r2, r3
}
 8006484:	4618      	mov	r0, r3
 8006486:	370c      	adds	r7, #12
 8006488:	46bd      	mov	sp, r7
 800648a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648e:	4770      	bx	lr
 8006490:	200142f8 	.word	0x200142f8

08006494 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8006494:	b580      	push	{r7, lr}
 8006496:	b08c      	sub	sp, #48	; 0x30
 8006498:	af00      	add	r7, sp, #0
 800649a:	4603      	mov	r3, r0
 800649c:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800649e:	4b3b      	ldr	r3, [pc, #236]	; (800658c <SEGGER_SYSVIEW_SendModule+0xf8>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d06d      	beq.n	8006582 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 80064a6:	4b39      	ldr	r3, [pc, #228]	; (800658c <SEGGER_SYSVIEW_SendModule+0xf8>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 80064ac:	2300      	movs	r3, #0
 80064ae:	62bb      	str	r3, [r7, #40]	; 0x28
 80064b0:	e008      	b.n	80064c4 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 80064b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064b4:	691b      	ldr	r3, [r3, #16]
 80064b6:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 80064b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d007      	beq.n	80064ce <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 80064be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064c0:	3301      	adds	r3, #1
 80064c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80064c4:	79fb      	ldrb	r3, [r7, #7]
 80064c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80064c8:	429a      	cmp	r2, r3
 80064ca:	d3f2      	bcc.n	80064b2 <SEGGER_SYSVIEW_SendModule+0x1e>
 80064cc:	e000      	b.n	80064d0 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 80064ce:	bf00      	nop
      }
    }
    if (pModule != 0) {
 80064d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d055      	beq.n	8006582 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80064d6:	f3ef 8311 	mrs	r3, BASEPRI
 80064da:	f04f 0120 	mov.w	r1, #32
 80064de:	f381 8811 	msr	BASEPRI, r1
 80064e2:	617b      	str	r3, [r7, #20]
 80064e4:	482a      	ldr	r0, [pc, #168]	; (8006590 <SEGGER_SYSVIEW_SendModule+0xfc>)
 80064e6:	f7fe fe17 	bl	8005118 <_PreparePacket>
 80064ea:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 80064ec:	693b      	ldr	r3, [r7, #16]
 80064ee:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	627b      	str	r3, [r7, #36]	; 0x24
 80064f4:	79fb      	ldrb	r3, [r7, #7]
 80064f6:	623b      	str	r3, [r7, #32]
 80064f8:	e00b      	b.n	8006512 <SEGGER_SYSVIEW_SendModule+0x7e>
 80064fa:	6a3b      	ldr	r3, [r7, #32]
 80064fc:	b2da      	uxtb	r2, r3
 80064fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006500:	1c59      	adds	r1, r3, #1
 8006502:	6279      	str	r1, [r7, #36]	; 0x24
 8006504:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006508:	b2d2      	uxtb	r2, r2
 800650a:	701a      	strb	r2, [r3, #0]
 800650c:	6a3b      	ldr	r3, [r7, #32]
 800650e:	09db      	lsrs	r3, r3, #7
 8006510:	623b      	str	r3, [r7, #32]
 8006512:	6a3b      	ldr	r3, [r7, #32]
 8006514:	2b7f      	cmp	r3, #127	; 0x7f
 8006516:	d8f0      	bhi.n	80064fa <SEGGER_SYSVIEW_SendModule+0x66>
 8006518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800651a:	1c5a      	adds	r2, r3, #1
 800651c:	627a      	str	r2, [r7, #36]	; 0x24
 800651e:	6a3a      	ldr	r2, [r7, #32]
 8006520:	b2d2      	uxtb	r2, r2
 8006522:	701a      	strb	r2, [r3, #0]
 8006524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006526:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	61fb      	str	r3, [r7, #28]
 800652c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800652e:	689b      	ldr	r3, [r3, #8]
 8006530:	61bb      	str	r3, [r7, #24]
 8006532:	e00b      	b.n	800654c <SEGGER_SYSVIEW_SendModule+0xb8>
 8006534:	69bb      	ldr	r3, [r7, #24]
 8006536:	b2da      	uxtb	r2, r3
 8006538:	69fb      	ldr	r3, [r7, #28]
 800653a:	1c59      	adds	r1, r3, #1
 800653c:	61f9      	str	r1, [r7, #28]
 800653e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006542:	b2d2      	uxtb	r2, r2
 8006544:	701a      	strb	r2, [r3, #0]
 8006546:	69bb      	ldr	r3, [r7, #24]
 8006548:	09db      	lsrs	r3, r3, #7
 800654a:	61bb      	str	r3, [r7, #24]
 800654c:	69bb      	ldr	r3, [r7, #24]
 800654e:	2b7f      	cmp	r3, #127	; 0x7f
 8006550:	d8f0      	bhi.n	8006534 <SEGGER_SYSVIEW_SendModule+0xa0>
 8006552:	69fb      	ldr	r3, [r7, #28]
 8006554:	1c5a      	adds	r2, r3, #1
 8006556:	61fa      	str	r2, [r7, #28]
 8006558:	69ba      	ldr	r2, [r7, #24]
 800655a:	b2d2      	uxtb	r2, r2
 800655c:	701a      	strb	r2, [r3, #0]
 800655e:	69fb      	ldr	r3, [r7, #28]
 8006560:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006562:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	2280      	movs	r2, #128	; 0x80
 8006568:	4619      	mov	r1, r3
 800656a:	68f8      	ldr	r0, [r7, #12]
 800656c:	f7fe fd84 	bl	8005078 <_EncodeStr>
 8006570:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8006572:	2216      	movs	r2, #22
 8006574:	68f9      	ldr	r1, [r7, #12]
 8006576:	6938      	ldr	r0, [r7, #16]
 8006578:	f7fe febc 	bl	80052f4 <_SendPacket>
      RECORD_END();
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 8006582:	bf00      	nop
 8006584:	3730      	adds	r7, #48	; 0x30
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}
 800658a:	bf00      	nop
 800658c:	20014320 	.word	0x20014320
 8006590:	20014328 	.word	0x20014328

08006594 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8006594:	b580      	push	{r7, lr}
 8006596:	b082      	sub	sp, #8
 8006598:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800659a:	4b0c      	ldr	r3, [pc, #48]	; (80065cc <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d00f      	beq.n	80065c2 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 80065a2:	4b0a      	ldr	r3, [pc, #40]	; (80065cc <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	68db      	ldr	r3, [r3, #12]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d002      	beq.n	80065b6 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	68db      	ldr	r3, [r3, #12]
 80065b4:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	691b      	ldr	r3, [r3, #16]
 80065ba:	607b      	str	r3, [r7, #4]
    } while (pModule);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d1f2      	bne.n	80065a8 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 80065c2:	bf00      	nop
 80065c4:	3708      	adds	r7, #8
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bd80      	pop	{r7, pc}
 80065ca:	bf00      	nop
 80065cc:	20014320 	.word	0x20014320

080065d0 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b086      	sub	sp, #24
 80065d4:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 80065d6:	f3ef 8311 	mrs	r3, BASEPRI
 80065da:	f04f 0120 	mov.w	r1, #32
 80065de:	f381 8811 	msr	BASEPRI, r1
 80065e2:	60fb      	str	r3, [r7, #12]
 80065e4:	4817      	ldr	r0, [pc, #92]	; (8006644 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 80065e6:	f7fe fd97 	bl	8005118 <_PreparePacket>
 80065ea:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	617b      	str	r3, [r7, #20]
 80065f4:	4b14      	ldr	r3, [pc, #80]	; (8006648 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 80065f6:	781b      	ldrb	r3, [r3, #0]
 80065f8:	613b      	str	r3, [r7, #16]
 80065fa:	e00b      	b.n	8006614 <SEGGER_SYSVIEW_SendNumModules+0x44>
 80065fc:	693b      	ldr	r3, [r7, #16]
 80065fe:	b2da      	uxtb	r2, r3
 8006600:	697b      	ldr	r3, [r7, #20]
 8006602:	1c59      	adds	r1, r3, #1
 8006604:	6179      	str	r1, [r7, #20]
 8006606:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800660a:	b2d2      	uxtb	r2, r2
 800660c:	701a      	strb	r2, [r3, #0]
 800660e:	693b      	ldr	r3, [r7, #16]
 8006610:	09db      	lsrs	r3, r3, #7
 8006612:	613b      	str	r3, [r7, #16]
 8006614:	693b      	ldr	r3, [r7, #16]
 8006616:	2b7f      	cmp	r3, #127	; 0x7f
 8006618:	d8f0      	bhi.n	80065fc <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	1c5a      	adds	r2, r3, #1
 800661e:	617a      	str	r2, [r7, #20]
 8006620:	693a      	ldr	r2, [r7, #16]
 8006622:	b2d2      	uxtb	r2, r2
 8006624:	701a      	strb	r2, [r3, #0]
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800662a:	221b      	movs	r2, #27
 800662c:	6879      	ldr	r1, [r7, #4]
 800662e:	68b8      	ldr	r0, [r7, #8]
 8006630:	f7fe fe60 	bl	80052f4 <_SendPacket>
  RECORD_END();
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f383 8811 	msr	BASEPRI, r3
}
 800663a:	bf00      	nop
 800663c:	3718      	adds	r7, #24
 800663e:	46bd      	mov	sp, r7
 8006640:	bd80      	pop	{r7, pc}
 8006642:	bf00      	nop
 8006644:	20014328 	.word	0x20014328
 8006648:	20014324 	.word	0x20014324

0800664c <SEGGER_SYSVIEW_PrintfHost>:
*    s        - String to be formatted.
*
*  Additional information
*    All format arguments are treated as 32-bit scalar values.
*/
void SEGGER_SYSVIEW_PrintfHost(const char* s, ...) {
 800664c:	b40f      	push	{r0, r1, r2, r3}
 800664e:	b580      	push	{r7, lr}
 8006650:	b082      	sub	sp, #8
 8006652:	af00      	add	r7, sp, #0
    va_start(ParamList, s);
    _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
    va_end(ParamList);
  }
#else
  va_start(ParamList, s);
 8006654:	f107 0314 	add.w	r3, r7, #20
 8006658:	607b      	str	r3, [r7, #4]
  _VPrintHost(s, SEGGER_SYSVIEW_LOG, &ParamList);
 800665a:	1d3b      	adds	r3, r7, #4
 800665c:	461a      	mov	r2, r3
 800665e:	2100      	movs	r1, #0
 8006660:	6938      	ldr	r0, [r7, #16]
 8006662:	f7fe ffb5 	bl	80055d0 <_VPrintHost>
  va_end(ParamList);
#endif
}
 8006666:	bf00      	nop
 8006668:	3708      	adds	r7, #8
 800666a:	46bd      	mov	sp, r7
 800666c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006670:	b004      	add	sp, #16
 8006672:	4770      	bx	lr

08006674 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8006674:	b580      	push	{r7, lr}
 8006676:	b08a      	sub	sp, #40	; 0x28
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800667c:	f3ef 8311 	mrs	r3, BASEPRI
 8006680:	f04f 0120 	mov.w	r1, #32
 8006684:	f381 8811 	msr	BASEPRI, r1
 8006688:	617b      	str	r3, [r7, #20]
 800668a:	4827      	ldr	r0, [pc, #156]	; (8006728 <SEGGER_SYSVIEW_Warn+0xb4>)
 800668c:	f7fe fd44 	bl	8005118 <_PreparePacket>
 8006690:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006692:	2280      	movs	r2, #128	; 0x80
 8006694:	6879      	ldr	r1, [r7, #4]
 8006696:	6938      	ldr	r0, [r7, #16]
 8006698:	f7fe fcee 	bl	8005078 <_EncodeStr>
 800669c:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	627b      	str	r3, [r7, #36]	; 0x24
 80066a2:	2301      	movs	r3, #1
 80066a4:	623b      	str	r3, [r7, #32]
 80066a6:	e00b      	b.n	80066c0 <SEGGER_SYSVIEW_Warn+0x4c>
 80066a8:	6a3b      	ldr	r3, [r7, #32]
 80066aa:	b2da      	uxtb	r2, r3
 80066ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ae:	1c59      	adds	r1, r3, #1
 80066b0:	6279      	str	r1, [r7, #36]	; 0x24
 80066b2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80066b6:	b2d2      	uxtb	r2, r2
 80066b8:	701a      	strb	r2, [r3, #0]
 80066ba:	6a3b      	ldr	r3, [r7, #32]
 80066bc:	09db      	lsrs	r3, r3, #7
 80066be:	623b      	str	r3, [r7, #32]
 80066c0:	6a3b      	ldr	r3, [r7, #32]
 80066c2:	2b7f      	cmp	r3, #127	; 0x7f
 80066c4:	d8f0      	bhi.n	80066a8 <SEGGER_SYSVIEW_Warn+0x34>
 80066c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066c8:	1c5a      	adds	r2, r3, #1
 80066ca:	627a      	str	r2, [r7, #36]	; 0x24
 80066cc:	6a3a      	ldr	r2, [r7, #32]
 80066ce:	b2d2      	uxtb	r2, r2
 80066d0:	701a      	strb	r2, [r3, #0]
 80066d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066d4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	61fb      	str	r3, [r7, #28]
 80066da:	2300      	movs	r3, #0
 80066dc:	61bb      	str	r3, [r7, #24]
 80066de:	e00b      	b.n	80066f8 <SEGGER_SYSVIEW_Warn+0x84>
 80066e0:	69bb      	ldr	r3, [r7, #24]
 80066e2:	b2da      	uxtb	r2, r3
 80066e4:	69fb      	ldr	r3, [r7, #28]
 80066e6:	1c59      	adds	r1, r3, #1
 80066e8:	61f9      	str	r1, [r7, #28]
 80066ea:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80066ee:	b2d2      	uxtb	r2, r2
 80066f0:	701a      	strb	r2, [r3, #0]
 80066f2:	69bb      	ldr	r3, [r7, #24]
 80066f4:	09db      	lsrs	r3, r3, #7
 80066f6:	61bb      	str	r3, [r7, #24]
 80066f8:	69bb      	ldr	r3, [r7, #24]
 80066fa:	2b7f      	cmp	r3, #127	; 0x7f
 80066fc:	d8f0      	bhi.n	80066e0 <SEGGER_SYSVIEW_Warn+0x6c>
 80066fe:	69fb      	ldr	r3, [r7, #28]
 8006700:	1c5a      	adds	r2, r3, #1
 8006702:	61fa      	str	r2, [r7, #28]
 8006704:	69ba      	ldr	r2, [r7, #24]
 8006706:	b2d2      	uxtb	r2, r2
 8006708:	701a      	strb	r2, [r3, #0]
 800670a:	69fb      	ldr	r3, [r7, #28]
 800670c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800670e:	221a      	movs	r2, #26
 8006710:	68f9      	ldr	r1, [r7, #12]
 8006712:	6938      	ldr	r0, [r7, #16]
 8006714:	f7fe fdee 	bl	80052f4 <_SendPacket>
  RECORD_END();
 8006718:	697b      	ldr	r3, [r7, #20]
 800671a:	f383 8811 	msr	BASEPRI, r3
}
 800671e:	bf00      	nop
 8006720:	3728      	adds	r7, #40	; 0x28
 8006722:	46bd      	mov	sp, r7
 8006724:	bd80      	pop	{r7, pc}
 8006726:	bf00      	nop
 8006728:	20014328 	.word	0x20014328

0800672c <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 800672c:	b580      	push	{r7, lr}
 800672e:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8006730:	4803      	ldr	r0, [pc, #12]	; (8006740 <_cbSendSystemDesc+0x14>)
 8006732:	f7ff fc8d 	bl	8006050 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8006736:	4803      	ldr	r0, [pc, #12]	; (8006744 <_cbSendSystemDesc+0x18>)
 8006738:	f7ff fc8a 	bl	8006050 <SEGGER_SYSVIEW_SendSysDesc>
}
 800673c:	bf00      	nop
 800673e:	bd80      	pop	{r7, pc}
 8006740:	08006abc 	.word	0x08006abc
 8006744:	08006b00 	.word	0x08006b00

08006748 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8006748:	b580      	push	{r7, lr}
 800674a:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 800674c:	4b06      	ldr	r3, [pc, #24]	; (8006768 <SEGGER_SYSVIEW_Conf+0x20>)
 800674e:	6818      	ldr	r0, [r3, #0]
 8006750:	4b05      	ldr	r3, [pc, #20]	; (8006768 <SEGGER_SYSVIEW_Conf+0x20>)
 8006752:	6819      	ldr	r1, [r3, #0]
 8006754:	4b05      	ldr	r3, [pc, #20]	; (800676c <SEGGER_SYSVIEW_Conf+0x24>)
 8006756:	4a06      	ldr	r2, [pc, #24]	; (8006770 <SEGGER_SYSVIEW_Conf+0x28>)
 8006758:	f7fe fff8 	bl	800574c <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 800675c:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8006760:	f7ff f838 	bl	80057d4 <SEGGER_SYSVIEW_SetRAMBase>
}
 8006764:	bf00      	nop
 8006766:	bd80      	pop	{r7, pc}
 8006768:	20000010 	.word	0x20000010
 800676c:	0800672d 	.word	0x0800672d
 8006770:	08006ba0 	.word	0x08006ba0

08006774 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8006774:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006776:	b085      	sub	sp, #20
 8006778:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 800677a:	2300      	movs	r3, #0
 800677c:	607b      	str	r3, [r7, #4]
 800677e:	e033      	b.n	80067e8 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8006780:	491e      	ldr	r1, [pc, #120]	; (80067fc <_cbSendTaskList+0x88>)
 8006782:	687a      	ldr	r2, [r7, #4]
 8006784:	4613      	mov	r3, r2
 8006786:	009b      	lsls	r3, r3, #2
 8006788:	4413      	add	r3, r2
 800678a:	009b      	lsls	r3, r3, #2
 800678c:	440b      	add	r3, r1
 800678e:	6818      	ldr	r0, [r3, #0]
 8006790:	491a      	ldr	r1, [pc, #104]	; (80067fc <_cbSendTaskList+0x88>)
 8006792:	687a      	ldr	r2, [r7, #4]
 8006794:	4613      	mov	r3, r2
 8006796:	009b      	lsls	r3, r3, #2
 8006798:	4413      	add	r3, r2
 800679a:	009b      	lsls	r3, r3, #2
 800679c:	440b      	add	r3, r1
 800679e:	3304      	adds	r3, #4
 80067a0:	6819      	ldr	r1, [r3, #0]
 80067a2:	4c16      	ldr	r4, [pc, #88]	; (80067fc <_cbSendTaskList+0x88>)
 80067a4:	687a      	ldr	r2, [r7, #4]
 80067a6:	4613      	mov	r3, r2
 80067a8:	009b      	lsls	r3, r3, #2
 80067aa:	4413      	add	r3, r2
 80067ac:	009b      	lsls	r3, r3, #2
 80067ae:	4423      	add	r3, r4
 80067b0:	3308      	adds	r3, #8
 80067b2:	681c      	ldr	r4, [r3, #0]
 80067b4:	4d11      	ldr	r5, [pc, #68]	; (80067fc <_cbSendTaskList+0x88>)
 80067b6:	687a      	ldr	r2, [r7, #4]
 80067b8:	4613      	mov	r3, r2
 80067ba:	009b      	lsls	r3, r3, #2
 80067bc:	4413      	add	r3, r2
 80067be:	009b      	lsls	r3, r3, #2
 80067c0:	442b      	add	r3, r5
 80067c2:	330c      	adds	r3, #12
 80067c4:	681d      	ldr	r5, [r3, #0]
 80067c6:	4e0d      	ldr	r6, [pc, #52]	; (80067fc <_cbSendTaskList+0x88>)
 80067c8:	687a      	ldr	r2, [r7, #4]
 80067ca:	4613      	mov	r3, r2
 80067cc:	009b      	lsls	r3, r3, #2
 80067ce:	4413      	add	r3, r2
 80067d0:	009b      	lsls	r3, r3, #2
 80067d2:	4433      	add	r3, r6
 80067d4:	3310      	adds	r3, #16
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	9300      	str	r3, [sp, #0]
 80067da:	462b      	mov	r3, r5
 80067dc:	4622      	mov	r2, r4
 80067de:	f000 f8bd 	bl	800695c <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	3301      	adds	r3, #1
 80067e6:	607b      	str	r3, [r7, #4]
 80067e8:	4b05      	ldr	r3, [pc, #20]	; (8006800 <_cbSendTaskList+0x8c>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	687a      	ldr	r2, [r7, #4]
 80067ee:	429a      	cmp	r2, r3
 80067f0:	d3c6      	bcc.n	8006780 <_cbSendTaskList+0xc>
  }
}
 80067f2:	bf00      	nop
 80067f4:	bf00      	nop
 80067f6:	370c      	adds	r7, #12
 80067f8:	46bd      	mov	sp, r7
 80067fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067fc:	2001440c 	.word	0x2001440c
 8006800:	200144ac 	.word	0x200144ac

08006804 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8006804:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006808:	b082      	sub	sp, #8
 800680a:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 800680c:	f7fc fe7c 	bl	8003508 <xTaskGetTickCountFromISR>
 8006810:	4603      	mov	r3, r0
 8006812:	2200      	movs	r2, #0
 8006814:	469a      	mov	sl, r3
 8006816:	4693      	mov	fp, r2
 8006818:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 800681c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006820:	4602      	mov	r2, r0
 8006822:	460b      	mov	r3, r1
 8006824:	f04f 0a00 	mov.w	sl, #0
 8006828:	f04f 0b00 	mov.w	fp, #0
 800682c:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8006830:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8006834:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8006838:	4652      	mov	r2, sl
 800683a:	465b      	mov	r3, fp
 800683c:	1a14      	subs	r4, r2, r0
 800683e:	eb63 0501 	sbc.w	r5, r3, r1
 8006842:	f04f 0200 	mov.w	r2, #0
 8006846:	f04f 0300 	mov.w	r3, #0
 800684a:	00ab      	lsls	r3, r5, #2
 800684c:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8006850:	00a2      	lsls	r2, r4, #2
 8006852:	4614      	mov	r4, r2
 8006854:	461d      	mov	r5, r3
 8006856:	eb14 0800 	adds.w	r8, r4, r0
 800685a:	eb45 0901 	adc.w	r9, r5, r1
 800685e:	f04f 0200 	mov.w	r2, #0
 8006862:	f04f 0300 	mov.w	r3, #0
 8006866:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800686a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800686e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006872:	4690      	mov	r8, r2
 8006874:	4699      	mov	r9, r3
 8006876:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 800687a:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800687e:	4610      	mov	r0, r2
 8006880:	4619      	mov	r1, r3
 8006882:	3708      	adds	r7, #8
 8006884:	46bd      	mov	sp, r7
 8006886:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

0800688c <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 800688c:	b580      	push	{r7, lr}
 800688e:	b086      	sub	sp, #24
 8006890:	af02      	add	r7, sp, #8
 8006892:	60f8      	str	r0, [r7, #12]
 8006894:	60b9      	str	r1, [r7, #8]
 8006896:	607a      	str	r2, [r7, #4]
 8006898:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 800689a:	2205      	movs	r2, #5
 800689c:	492b      	ldr	r1, [pc, #172]	; (800694c <SYSVIEW_AddTask+0xc0>)
 800689e:	68b8      	ldr	r0, [r7, #8]
 80068a0:	f000 f8a2 	bl	80069e8 <memcmp>
 80068a4:	4603      	mov	r3, r0
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d04b      	beq.n	8006942 <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 80068aa:	4b29      	ldr	r3, [pc, #164]	; (8006950 <SYSVIEW_AddTask+0xc4>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	2b07      	cmp	r3, #7
 80068b0:	d903      	bls.n	80068ba <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 80068b2:	4828      	ldr	r0, [pc, #160]	; (8006954 <SYSVIEW_AddTask+0xc8>)
 80068b4:	f7ff fede 	bl	8006674 <SEGGER_SYSVIEW_Warn>
    return;
 80068b8:	e044      	b.n	8006944 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 80068ba:	4b25      	ldr	r3, [pc, #148]	; (8006950 <SYSVIEW_AddTask+0xc4>)
 80068bc:	681a      	ldr	r2, [r3, #0]
 80068be:	4926      	ldr	r1, [pc, #152]	; (8006958 <SYSVIEW_AddTask+0xcc>)
 80068c0:	4613      	mov	r3, r2
 80068c2:	009b      	lsls	r3, r3, #2
 80068c4:	4413      	add	r3, r2
 80068c6:	009b      	lsls	r3, r3, #2
 80068c8:	440b      	add	r3, r1
 80068ca:	68fa      	ldr	r2, [r7, #12]
 80068cc:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 80068ce:	4b20      	ldr	r3, [pc, #128]	; (8006950 <SYSVIEW_AddTask+0xc4>)
 80068d0:	681a      	ldr	r2, [r3, #0]
 80068d2:	4921      	ldr	r1, [pc, #132]	; (8006958 <SYSVIEW_AddTask+0xcc>)
 80068d4:	4613      	mov	r3, r2
 80068d6:	009b      	lsls	r3, r3, #2
 80068d8:	4413      	add	r3, r2
 80068da:	009b      	lsls	r3, r3, #2
 80068dc:	440b      	add	r3, r1
 80068de:	3304      	adds	r3, #4
 80068e0:	68ba      	ldr	r2, [r7, #8]
 80068e2:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 80068e4:	4b1a      	ldr	r3, [pc, #104]	; (8006950 <SYSVIEW_AddTask+0xc4>)
 80068e6:	681a      	ldr	r2, [r3, #0]
 80068e8:	491b      	ldr	r1, [pc, #108]	; (8006958 <SYSVIEW_AddTask+0xcc>)
 80068ea:	4613      	mov	r3, r2
 80068ec:	009b      	lsls	r3, r3, #2
 80068ee:	4413      	add	r3, r2
 80068f0:	009b      	lsls	r3, r3, #2
 80068f2:	440b      	add	r3, r1
 80068f4:	3308      	adds	r3, #8
 80068f6:	687a      	ldr	r2, [r7, #4]
 80068f8:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 80068fa:	4b15      	ldr	r3, [pc, #84]	; (8006950 <SYSVIEW_AddTask+0xc4>)
 80068fc:	681a      	ldr	r2, [r3, #0]
 80068fe:	4916      	ldr	r1, [pc, #88]	; (8006958 <SYSVIEW_AddTask+0xcc>)
 8006900:	4613      	mov	r3, r2
 8006902:	009b      	lsls	r3, r3, #2
 8006904:	4413      	add	r3, r2
 8006906:	009b      	lsls	r3, r3, #2
 8006908:	440b      	add	r3, r1
 800690a:	330c      	adds	r3, #12
 800690c:	683a      	ldr	r2, [r7, #0]
 800690e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8006910:	4b0f      	ldr	r3, [pc, #60]	; (8006950 <SYSVIEW_AddTask+0xc4>)
 8006912:	681a      	ldr	r2, [r3, #0]
 8006914:	4910      	ldr	r1, [pc, #64]	; (8006958 <SYSVIEW_AddTask+0xcc>)
 8006916:	4613      	mov	r3, r2
 8006918:	009b      	lsls	r3, r3, #2
 800691a:	4413      	add	r3, r2
 800691c:	009b      	lsls	r3, r3, #2
 800691e:	440b      	add	r3, r1
 8006920:	3310      	adds	r3, #16
 8006922:	69ba      	ldr	r2, [r7, #24]
 8006924:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8006926:	4b0a      	ldr	r3, [pc, #40]	; (8006950 <SYSVIEW_AddTask+0xc4>)
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	3301      	adds	r3, #1
 800692c:	4a08      	ldr	r2, [pc, #32]	; (8006950 <SYSVIEW_AddTask+0xc4>)
 800692e:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8006930:	69bb      	ldr	r3, [r7, #24]
 8006932:	9300      	str	r3, [sp, #0]
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	687a      	ldr	r2, [r7, #4]
 8006938:	68b9      	ldr	r1, [r7, #8]
 800693a:	68f8      	ldr	r0, [r7, #12]
 800693c:	f000 f80e 	bl	800695c <SYSVIEW_SendTaskInfo>
 8006940:	e000      	b.n	8006944 <SYSVIEW_AddTask+0xb8>
    return;
 8006942:	bf00      	nop

}
 8006944:	3710      	adds	r7, #16
 8006946:	46bd      	mov	sp, r7
 8006948:	bd80      	pop	{r7, pc}
 800694a:	bf00      	nop
 800694c:	08006b10 	.word	0x08006b10
 8006950:	200144ac 	.word	0x200144ac
 8006954:	08006b18 	.word	0x08006b18
 8006958:	2001440c 	.word	0x2001440c

0800695c <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 800695c:	b580      	push	{r7, lr}
 800695e:	b08a      	sub	sp, #40	; 0x28
 8006960:	af00      	add	r7, sp, #0
 8006962:	60f8      	str	r0, [r7, #12]
 8006964:	60b9      	str	r1, [r7, #8]
 8006966:	607a      	str	r2, [r7, #4]
 8006968:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 800696a:	f107 0314 	add.w	r3, r7, #20
 800696e:	2214      	movs	r2, #20
 8006970:	2100      	movs	r1, #0
 8006972:	4618      	mov	r0, r3
 8006974:	f000 f856 	bl	8006a24 <memset>
  TaskInfo.TaskID     = TaskID;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8006988:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800698a:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 800698c:	f107 0314 	add.w	r3, r7, #20
 8006990:	4618      	mov	r0, r3
 8006992:	f7ff fa65 	bl	8005e60 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8006996:	bf00      	nop
 8006998:	3728      	adds	r7, #40	; 0x28
 800699a:	46bd      	mov	sp, r7
 800699c:	bd80      	pop	{r7, pc}
	...

080069a0 <__libc_init_array>:
 80069a0:	b570      	push	{r4, r5, r6, lr}
 80069a2:	4d0d      	ldr	r5, [pc, #52]	; (80069d8 <__libc_init_array+0x38>)
 80069a4:	4c0d      	ldr	r4, [pc, #52]	; (80069dc <__libc_init_array+0x3c>)
 80069a6:	1b64      	subs	r4, r4, r5
 80069a8:	10a4      	asrs	r4, r4, #2
 80069aa:	2600      	movs	r6, #0
 80069ac:	42a6      	cmp	r6, r4
 80069ae:	d109      	bne.n	80069c4 <__libc_init_array+0x24>
 80069b0:	4d0b      	ldr	r5, [pc, #44]	; (80069e0 <__libc_init_array+0x40>)
 80069b2:	4c0c      	ldr	r4, [pc, #48]	; (80069e4 <__libc_init_array+0x44>)
 80069b4:	f000 f83e 	bl	8006a34 <_init>
 80069b8:	1b64      	subs	r4, r4, r5
 80069ba:	10a4      	asrs	r4, r4, #2
 80069bc:	2600      	movs	r6, #0
 80069be:	42a6      	cmp	r6, r4
 80069c0:	d105      	bne.n	80069ce <__libc_init_array+0x2e>
 80069c2:	bd70      	pop	{r4, r5, r6, pc}
 80069c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80069c8:	4798      	blx	r3
 80069ca:	3601      	adds	r6, #1
 80069cc:	e7ee      	b.n	80069ac <__libc_init_array+0xc>
 80069ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80069d2:	4798      	blx	r3
 80069d4:	3601      	adds	r6, #1
 80069d6:	e7f2      	b.n	80069be <__libc_init_array+0x1e>
 80069d8:	08006bb0 	.word	0x08006bb0
 80069dc:	08006bb0 	.word	0x08006bb0
 80069e0:	08006bb0 	.word	0x08006bb0
 80069e4:	08006bb4 	.word	0x08006bb4

080069e8 <memcmp>:
 80069e8:	b510      	push	{r4, lr}
 80069ea:	3901      	subs	r1, #1
 80069ec:	4402      	add	r2, r0
 80069ee:	4290      	cmp	r0, r2
 80069f0:	d101      	bne.n	80069f6 <memcmp+0xe>
 80069f2:	2000      	movs	r0, #0
 80069f4:	e005      	b.n	8006a02 <memcmp+0x1a>
 80069f6:	7803      	ldrb	r3, [r0, #0]
 80069f8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80069fc:	42a3      	cmp	r3, r4
 80069fe:	d001      	beq.n	8006a04 <memcmp+0x1c>
 8006a00:	1b18      	subs	r0, r3, r4
 8006a02:	bd10      	pop	{r4, pc}
 8006a04:	3001      	adds	r0, #1
 8006a06:	e7f2      	b.n	80069ee <memcmp+0x6>

08006a08 <memcpy>:
 8006a08:	440a      	add	r2, r1
 8006a0a:	4291      	cmp	r1, r2
 8006a0c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006a10:	d100      	bne.n	8006a14 <memcpy+0xc>
 8006a12:	4770      	bx	lr
 8006a14:	b510      	push	{r4, lr}
 8006a16:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a1a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a1e:	4291      	cmp	r1, r2
 8006a20:	d1f9      	bne.n	8006a16 <memcpy+0xe>
 8006a22:	bd10      	pop	{r4, pc}

08006a24 <memset>:
 8006a24:	4402      	add	r2, r0
 8006a26:	4603      	mov	r3, r0
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d100      	bne.n	8006a2e <memset+0xa>
 8006a2c:	4770      	bx	lr
 8006a2e:	f803 1b01 	strb.w	r1, [r3], #1
 8006a32:	e7f9      	b.n	8006a28 <memset+0x4>

08006a34 <_init>:
 8006a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a36:	bf00      	nop
 8006a38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a3a:	bc08      	pop	{r3}
 8006a3c:	469e      	mov	lr, r3
 8006a3e:	4770      	bx	lr

08006a40 <_fini>:
 8006a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a42:	bf00      	nop
 8006a44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a46:	bc08      	pop	{r3}
 8006a48:	469e      	mov	lr, r3
 8006a4a:	4770      	bx	lr
