Source Block: hdl/library/common/ad_iqcor.v@87:97@HdlIdDef

  wire    [33:0]  p1_data_p_i_s;
  wire            p1_valid_s;
  wire    [15:0]  p1_data_i_s;
  wire    [33:0]  p1_data_p_q_s;
  wire    [15:0]  p1_data_q_s;

  // scaling functions - i

  ad_mul #(.DELAY_DATA_WIDTH(17)) i_mul_i (
    .clk (clk),

Diff Content:
+ 92   assign data_i_s = (Q_OR_I_N == 1) ? data_iq : data_in;
+ 92   assign data_q_s = (Q_OR_I_N == 1) ? data_in : data_iq;
+ 92   always @(posedge clk) begin
+ 92     iqcor_coeff_1_r <= iqcor_coeff_1;
+ 92     iqcor_coeff_2_r <= iqcor_coeff_2;
+ 92   end

Clone Blocks:
Clone Blocks 1:
hdl/library/common/ad_iqcor.v@85:95

  // internal signals

  wire    [33:0]  p1_data_p_i_s;
  wire            p1_valid_s;
  wire    [15:0]  p1_data_i_s;
  wire    [33:0]  p1_data_p_q_s;
  wire    [15:0]  p1_data_q_s;

  // scaling functions - i


Clone Blocks 2:
hdl/library/common/ad_iqcor.v@86:96
  // internal signals

  wire    [33:0]  p1_data_p_i_s;
  wire            p1_valid_s;
  wire    [15:0]  p1_data_i_s;
  wire    [33:0]  p1_data_p_q_s;
  wire    [15:0]  p1_data_q_s;

  // scaling functions - i

  ad_mul #(.DELAY_DATA_WIDTH(17)) i_mul_i (

Clone Blocks 3:
hdl/library/common/ad_iqcor.v@83:93
  reg             valid_out = 'd0;
  reg     [15:0]  data_out = 'd0;

  // internal signals

  wire    [33:0]  p1_data_p_i_s;
  wire            p1_valid_s;
  wire    [15:0]  p1_data_i_s;
  wire    [33:0]  p1_data_p_q_s;
  wire    [15:0]  p1_data_q_s;


Clone Blocks 4:
hdl/library/common/ad_iqcor.v@84:94
  reg     [15:0]  data_out = 'd0;

  // internal signals

  wire    [33:0]  p1_data_p_i_s;
  wire            p1_valid_s;
  wire    [15:0]  p1_data_i_s;
  wire    [33:0]  p1_data_p_q_s;
  wire    [15:0]  p1_data_q_s;

  // scaling functions - i

