

================================================================
== Vitis HLS Report for 'vector_add'
================================================================
* Date:           Wed Nov  2 17:32:58 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        cgcn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.050 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+----------+---------+---------+----------+----------+-----+-----+----------+
        |                    |          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |      Instance      |  Module  |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------+----------+---------+---------+----------+----------+-----+-----+----------+
        |grp_rerArray_fu_64  |rerArray  |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        +--------------------+----------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        1|   6|  40314|  43550|    0|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     13|    -|
|Register         |        -|   -|      5|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        1|   6|  40319|  43565|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       ~0|   7|    114|    247|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------+---------+----+-------+-------+-----+
    |      Instance      |  Module  | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +--------------------+----------+---------+----+-------+-------+-----+
    |grp_rerArray_fu_64  |rerArray  |        1|   6|  40314|  43550|    0|
    +--------------------+----------+---------+----+-------+-------+-----+
    |Total               |          |        1|   6|  40314|  43550|    0|
    +--------------------+----------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |ap_sync_grp_rerArray_fu_64_ap_done   |        or|   0|  0|   1|           1|           1|
    |ap_sync_grp_rerArray_fu_64_ap_ready  |        or|   0|  0|   1|           1|           1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0|   2|           2|           2|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  13|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  13|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+---+----+-----+-----------+
    |                   Name                  | FF| LUT| Bits| Const Bits|
    +-----------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                |  2|   0|    2|          0|
    |ap_sync_reg_grp_rerArray_fu_64_ap_done   |  1|   0|    1|          0|
    |ap_sync_reg_grp_rerArray_fu_64_ap_ready  |  1|   0|    1|          0|
    |grp_rerArray_fu_64_ap_start_reg          |  1|   0|    1|          0|
    +-----------------------------------------+---+----+-----+-----------+
    |Total                                    |  5|   0|    5|          0|
    +-----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------------+-----+-----+------------+----------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|      vector_add|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|      vector_add|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|      vector_add|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|      vector_add|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|      vector_add|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|      vector_add|  return value|
|featrue_data        |   in|   32|     ap_none|    featrue_data|       pointer|
|featrue_length      |   in|   32|     ap_none|  featrue_length|        scalar|
|weight_array        |   in|   32|     ap_none|    weight_array|       pointer|
|output_size         |   in|   32|     ap_none|     output_size|        scalar|
|node_cnt            |   in|   32|     ap_none|        node_cnt|        scalar|
|output_data         |  out|   32|      ap_vld|     output_data|       pointer|
|output_data_ap_vld  |  out|    1|      ap_vld|     output_data|       pointer|
+--------------------+-----+-----+------------+----------------+--------------+

