$date
	Sun Mar 10 23:31:22 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module somador_subtrator_tb $end
$var wire 5 ! resul_out [4:0] $end
$var reg 4 " a_in [3:0] $end
$var reg 4 # b_in [3:0] $end
$var reg 1 $ select_in $end
$var integer 32 % errors [31:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
1$
b0 #
b0 "
b0 !
$end
#10
b1 !
b1 %
b1 "
#20
b11 !
b10 %
b10 #
#30
b100 !
b11 %
b1 #
b11 "
#40
b10 !
b100 %
0$
#60
