{
  "design": {
    "design_info": {
      "boundary_crc": "0xC77C5B13B7C99FB0",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../FPGA_projekt.gen/sources_1/bd/encoder_sample",
      "name": "encoder_sample",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2"
    },
    "design_tree": {
      "encoder_sampling_0": "",
      "xlslice_0": "",
      "clock_divider_0": ""
    },
    "ports": {
      "led": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      },
      "ja_0": {
        "direction": "I"
      },
      "ja_1": {
        "direction": "I"
      },
      "ja_2": {
        "type": "rst",
        "direction": "I"
      }
    },
    "components": {
      "encoder_sampling_0": {
        "vlnv": "xilinx.com:module_ref:encoder_sampling:1.0",
        "ip_revision": "1",
        "xci_name": "encoder_sample_encoder_sampling_0_0",
        "xci_path": "ip\\encoder_sample_encoder_sampling_0_0\\encoder_sample_encoder_sampling_0_0.xci",
        "inst_hier_path": "encoder_sampling_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "encoder_sampling",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "enc_a": {
            "direction": "I"
          },
          "enc_b": {
            "direction": "I"
          },
          "pulse_cnt": {
            "direction": "O",
            "left": "8",
            "right": "0"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "encoder_sample_xlslice_0_0",
        "xci_path": "ip\\encoder_sample_xlslice_0_0\\encoder_sample_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "8"
          },
          "DIN_TO": {
            "value": "5"
          },
          "DIN_WIDTH": {
            "value": "9"
          }
        }
      },
      "clock_divider_0": {
        "vlnv": "xilinx.com:module_ref:clock_divider:1.0",
        "ip_revision": "1",
        "xci_name": "encoder_sample_clock_divider_0_0",
        "xci_path": "ip\\encoder_sample_clock_divider_0_0\\encoder_sample_clock_divider_0_0.xci",
        "inst_hier_path": "clock_divider_0",
        "parameters": {
          "n_bits": {
            "value": "7"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clock_divider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "clk_div": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "clk_0_1": {
        "ports": [
          "clk",
          "clock_divider_0/clk"
        ]
      },
      "clock_divider_0_clk_div": {
        "ports": [
          "clock_divider_0/clk_div",
          "encoder_sampling_0/clk"
        ]
      },
      "enc_a_0_1": {
        "ports": [
          "ja_0",
          "encoder_sampling_0/enc_a"
        ]
      },
      "enc_b_0_1": {
        "ports": [
          "ja_1",
          "encoder_sampling_0/enc_b"
        ]
      },
      "encoder_sampling_0_pulse_cnt": {
        "ports": [
          "encoder_sampling_0/pulse_cnt",
          "xlslice_0/Din"
        ]
      },
      "rst_0_1": {
        "ports": [
          "ja_2",
          "encoder_sampling_0/rst",
          "clock_divider_0/rst"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "led"
        ]
      }
    }
  }
}