
---------- Begin Simulation Statistics ----------
final_tick                                  566264000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  54769                       # Simulator instruction rate (inst/s)
host_mem_usage                                2297656                       # Number of bytes of host memory used
host_op_rate                                    99789                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.09                       # Real time elapsed on the host
host_tick_rate                               79874512                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      388260                       # Number of instructions simulated
sim_ops                                        707439                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000566                       # Number of seconds simulated
sim_ticks                                   566264000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                    507041                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   352593                       # number of cc regfile writes
system.cpu.committedInsts                      388260                       # Number of Instructions Simulated
system.cpu.committedOps                        707439                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.458469                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.458469                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     44608                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    25272                       # number of floating regfile writes
system.cpu.idleCycles                           59003                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 8838                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    98119                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.697022                       # Inst execution rate
system.cpu.iew.exec_refs                       187810                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      59025                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   97722                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                144871                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 21                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               376                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                67250                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1096931                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                128785                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             15554                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                960964                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1544                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 17698                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   7696                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 19974                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            166                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         6036                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2802                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1206392                       # num instructions consuming a value
system.cpu.iew.wb_count                        950657                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.593404                       # average fanout of values written-back
system.cpu.iew.wb_producers                    715878                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.678820                       # insts written-back per cycle
system.cpu.iew.wb_sent                         957935                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1369031                       # number of integer regfile reads
system.cpu.int_regfile_writes                  769304                       # number of integer regfile writes
system.cpu.ipc                               0.685651                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.685651                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             16261      1.67%      1.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                748742     76.67%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  108      0.01%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3644      0.37%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1449      0.15%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  40      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1488      0.15%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3515      0.36%     79.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  396      0.04%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 3884      0.40%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3094      0.32%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1385      0.14%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               119849     12.27%     92.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               47013      4.81%     97.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           12427      1.27%     98.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13223      1.35%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 976518                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   44684                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               86558                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        39909                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              76495                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       30233                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.030960                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   22345     73.91%     73.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     73.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     73.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     73.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     73.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     73.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     73.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     73.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     73.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     73.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     73.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     73.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     73.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     27      0.09%     74.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      9      0.03%     74.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     78      0.26%     74.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    24      0.08%     74.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     74.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     74.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   18      0.06%     74.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     74.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     74.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     74.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     74.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     74.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     74.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     74.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     74.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     74.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     74.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     74.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     74.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     74.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     74.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     74.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     74.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     74.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     74.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     74.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     74.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     74.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     74.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     74.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     74.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2120      7.01%     81.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2763      9.14%     90.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2100      6.95%     97.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              749      2.48%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 945806                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2408859                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       910748                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1410075                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1096756                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    976518                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 175                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          389486                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              4886                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            150                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       478637                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        507262                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.925076                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.600262                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              278143     54.83%     54.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               34491      6.80%     61.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               31553      6.22%     67.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               26581      5.24%     73.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               26655      5.25%     78.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               28107      5.54%     83.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               38603      7.61%     91.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               24627      4.85%     96.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               18502      3.65%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          507262                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.724489                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              3039                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4939                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               144871                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               67250                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  400176                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           566265                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1309                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    56                       # Number of system calls
system.l1_to_l2.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_single_requests         8638                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.tot_requests        18295                       # Total number of requests made to the snoop filter.
system.l1_to_l2.snoop_filter.tot_snoops             0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7906                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                  148268                       # Number of BP lookups
system.cpu.branchPred.condPredicted            120731                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8185                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                58514                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   56376                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             96.346174                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    4660                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            5311                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                639                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4672                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          865                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct        53656                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong        14536                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect        22381                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect         1518                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          561                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect        38504                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong         2373                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong          811                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          230                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong         1814                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit          726                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit          625                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1         9355                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2         4625                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3         3521                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4         3089                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5         4169                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6         2048                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7          235                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8           26                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9            8                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10            4                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11            2                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12            1                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0        13748                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1         2103                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2         3127                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3         2915                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4         3307                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5         1748                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6          130                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7            5                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.commit.commitSquashedInsts          376546                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              25                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              7046                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples       453740                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.559129                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.663346                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          284375     62.67%     62.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1           43676      9.63%     72.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2           20246      4.46%     76.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3           29113      6.42%     83.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4            9222      2.03%     85.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5            8451      1.86%     87.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6            4500      0.99%     88.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7            3467      0.76%     88.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8           50690     11.17%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total       453740                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted               388260                       # Number of instructions committed
system.cpu.commit.opsCommitted                 707439                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                      131902                       # Number of memory references committed
system.cpu.commit.loads                         90607                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      79800                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      21119                       # Number of committed floating point instructions.
system.cpu.commit.integer                      692653                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  2645                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         6080      0.86%      0.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu       555991     78.59%     79.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           92      0.01%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         3304      0.47%     79.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          760      0.11%     80.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     80.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1074      0.15%     80.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2112      0.30%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp          372      0.05%     80.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2680      0.38%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2500      0.35%     81.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          540      0.08%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead        86471     12.22%     93.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite        34973      4.94%     98.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         4136      0.58%     99.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         6322      0.89%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total       707439                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples         50690                       # number cycles where commit BW limit reached
system.cpu.decode.idleCycles                    74823                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                257512                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                    133978                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                 33253                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                   7696                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                52348                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1350                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                1203492                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7074                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      129273                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       59036                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           753                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           263                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    566264000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              54364                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                         717598                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      148268                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              61675                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                        441928                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   18024                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  216                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          1721                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           21                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                     95572                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1522                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples             507262                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.624809                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.433564                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   286839     56.55%     56.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    16721      3.30%     59.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                    23030      4.54%     64.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                    10925      2.15%     66.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                    10995      2.17%     68.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                    13314      2.62%     71.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    11660      2.30%     73.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    14824      2.92%     76.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   118954     23.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total               507262                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.261835                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.267248                       # Number of inst fetches per cycle
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       95818                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           530                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    566264000                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.demand_hits::.cpu.data          135958                       # number of demand (read+write) hits
system.cpu.l1d.demand_hits::total              135958                       # number of demand (read+write) hits
system.cpu.l1d.overall_hits::.cpu.data         137530                       # number of overall hits
system.cpu.l1d.overall_hits::total             137530                       # number of overall hits
system.cpu.l1d.demand_misses::.cpu.data         24969                       # number of demand (read+write) misses
system.cpu.l1d.demand_misses::total             24969                       # number of demand (read+write) misses
system.cpu.l1d.overall_misses::.cpu.data        24969                       # number of overall misses
system.cpu.l1d.overall_misses::total            24969                       # number of overall misses
system.cpu.l1d.demand_miss_latency::.cpu.data   1321256000                       # number of demand (read+write) miss cycles
system.cpu.l1d.demand_miss_latency::total   1321256000                       # number of demand (read+write) miss cycles
system.cpu.l1d.overall_miss_latency::.cpu.data   1321256000                       # number of overall miss cycles
system.cpu.l1d.overall_miss_latency::total   1321256000                       # number of overall miss cycles
system.cpu.l1d.demand_accesses::.cpu.data       160927                       # number of demand (read+write) accesses
system.cpu.l1d.demand_accesses::total          160927                       # number of demand (read+write) accesses
system.cpu.l1d.overall_accesses::.cpu.data       162499                       # number of overall (read+write) accesses
system.cpu.l1d.overall_accesses::total         162499                       # number of overall (read+write) accesses
system.cpu.l1d.demand_miss_rate::.cpu.data     0.155157                       # miss rate for demand accesses
system.cpu.l1d.demand_miss_rate::total       0.155157                       # miss rate for demand accesses
system.cpu.l1d.overall_miss_rate::.cpu.data     0.153656                       # miss rate for overall accesses
system.cpu.l1d.overall_miss_rate::total      0.153656                       # miss rate for overall accesses
system.cpu.l1d.demand_avg_miss_latency::.cpu.data 52915.855661                       # average overall miss latency
system.cpu.l1d.demand_avg_miss_latency::total 52915.855661                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::.cpu.data 52915.855661                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::total 52915.855661                       # average overall miss latency
system.cpu.l1d.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1d.blocked_cycles::no_targets          428                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_targets                 10                       # number of cycles access was blocked
system.cpu.l1d.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1d.avg_blocked_cycles::no_targets    42.800000                       # average number of cycles each access was blocked
system.cpu.l1d.writebacks::.writebacks           2411                       # number of writebacks
system.cpu.l1d.writebacks::total                 2411                       # number of writebacks
system.cpu.l1d.demand_mshr_hits::.cpu.data        17828                       # number of demand (read+write) MSHR hits
system.cpu.l1d.demand_mshr_hits::total          17828                       # number of demand (read+write) MSHR hits
system.cpu.l1d.overall_mshr_hits::.cpu.data        17828                       # number of overall MSHR hits
system.cpu.l1d.overall_mshr_hits::total         17828                       # number of overall MSHR hits
system.cpu.l1d.demand_mshr_misses::.cpu.data         7141                       # number of demand (read+write) MSHR misses
system.cpu.l1d.demand_mshr_misses::total         7141                       # number of demand (read+write) MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.data         7141                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::total         7141                       # number of overall MSHR misses
system.cpu.l1d.demand_mshr_miss_latency::.cpu.data    411054000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_latency::total    411054000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.data    411054000                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::total    411054000                       # number of overall MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_rate::.cpu.data     0.044374                       # mshr miss rate for demand accesses
system.cpu.l1d.demand_mshr_miss_rate::total     0.044374                       # mshr miss rate for demand accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.data     0.043945                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::total     0.043945                       # mshr miss rate for overall accesses
system.cpu.l1d.demand_avg_mshr_miss_latency::.cpu.data 57562.526257                       # average overall mshr miss latency
system.cpu.l1d.demand_avg_mshr_miss_latency::total 57562.526257                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.data 57562.526257                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::total 57562.526257                       # average overall mshr miss latency
system.cpu.l1d.replacements                      6629                       # number of replacements
system.cpu.l1d.ReadReq_hits::.cpu.data          96895                       # number of ReadReq hits
system.cpu.l1d.ReadReq_hits::total              96895                       # number of ReadReq hits
system.cpu.l1d.ReadReq_misses::.cpu.data        22731                       # number of ReadReq misses
system.cpu.l1d.ReadReq_misses::total            22731                       # number of ReadReq misses
system.cpu.l1d.ReadReq_miss_latency::.cpu.data   1174938000                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_miss_latency::total   1174938000                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_accesses::.cpu.data       119626                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_accesses::total         119626                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_miss_rate::.cpu.data     0.190017                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_miss_rate::total      0.190017                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_miss_latency::.cpu.data 51688.795038                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_avg_miss_latency::total 51688.795038                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_mshr_hits::.cpu.data        17817                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_hits::total         17817                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_misses::.cpu.data         4914                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_misses::total         4914                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_miss_latency::.cpu.data    267279000                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_latency::total    267279000                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_rate::.cpu.data     0.041078                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_mshr_miss_rate::total     0.041078                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::.cpu.data 54391.330891                       # average ReadReq mshr miss latency
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::total 54391.330891                       # average ReadReq mshr miss latency
system.cpu.l1d.WriteReq_hits::.cpu.data         39063                       # number of WriteReq hits
system.cpu.l1d.WriteReq_hits::total             39063                       # number of WriteReq hits
system.cpu.l1d.WriteReq_misses::.cpu.data         2238                       # number of WriteReq misses
system.cpu.l1d.WriteReq_misses::total            2238                       # number of WriteReq misses
system.cpu.l1d.WriteReq_miss_latency::.cpu.data    146318000                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_miss_latency::total    146318000                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_accesses::.cpu.data        41301                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_accesses::total         41301                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_miss_rate::.cpu.data     0.054188                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_miss_rate::total     0.054188                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_miss_latency::.cpu.data 65378.909741                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_avg_miss_latency::total 65378.909741                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_mshr_hits::.cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_misses::.cpu.data         2227                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_misses::total         2227                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_miss_latency::.cpu.data    143775000                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_latency::total    143775000                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_rate::.cpu.data     0.053921                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_mshr_miss_rate::total     0.053921                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::.cpu.data 64559.946116                       # average WriteReq mshr miss latency
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::total 64559.946116                       # average WriteReq mshr miss latency
system.cpu.l1d.SoftPFReq_hits::.cpu.data         1572                       # number of SoftPFReq hits
system.cpu.l1d.SoftPFReq_hits::total             1572                       # number of SoftPFReq hits
system.cpu.l1d.SoftPFReq_accesses::.cpu.data         1572                       # number of SoftPFReq accesses(hits+misses)
system.cpu.l1d.SoftPFReq_accesses::total         1572                       # number of SoftPFReq accesses(hits+misses)
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED    566264000                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.tags.tagsinuse              484.342928                       # Cycle average of tags in use
system.cpu.l1d.tags.total_refs                 116783                       # Total number of references to valid blocks.
system.cpu.l1d.tags.sampled_refs                 6629                       # Sample count of references to valid blocks.
system.cpu.l1d.tags.avg_refs                17.616986                       # Average number of references to valid blocks.
system.cpu.l1d.tags.warmup_cycle               166000                       # Cycle when the warmup percentage was hit.
system.cpu.l1d.tags.occ_blocks::.cpu.data   484.342928                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_percent::.cpu.data     0.945982                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::total       0.945982                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::1          348                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.tag_accesses              1307133                       # Number of tag accesses
system.cpu.l1d.tags.data_accesses             1307133                       # Number of data accesses
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED    566264000                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.demand_hits::.cpu.inst           92428                       # number of demand (read+write) hits
system.cpu.l1i.demand_hits::total               92428                       # number of demand (read+write) hits
system.cpu.l1i.overall_hits::.cpu.inst          92428                       # number of overall hits
system.cpu.l1i.overall_hits::total              92428                       # number of overall hits
system.cpu.l1i.demand_misses::.cpu.inst          3144                       # number of demand (read+write) misses
system.cpu.l1i.demand_misses::total              3144                       # number of demand (read+write) misses
system.cpu.l1i.overall_misses::.cpu.inst         3144                       # number of overall misses
system.cpu.l1i.overall_misses::total             3144                       # number of overall misses
system.cpu.l1i.demand_miss_latency::.cpu.inst    196905000                       # number of demand (read+write) miss cycles
system.cpu.l1i.demand_miss_latency::total    196905000                       # number of demand (read+write) miss cycles
system.cpu.l1i.overall_miss_latency::.cpu.inst    196905000                       # number of overall miss cycles
system.cpu.l1i.overall_miss_latency::total    196905000                       # number of overall miss cycles
system.cpu.l1i.demand_accesses::.cpu.inst        95572                       # number of demand (read+write) accesses
system.cpu.l1i.demand_accesses::total           95572                       # number of demand (read+write) accesses
system.cpu.l1i.overall_accesses::.cpu.inst        95572                       # number of overall (read+write) accesses
system.cpu.l1i.overall_accesses::total          95572                       # number of overall (read+write) accesses
system.cpu.l1i.demand_miss_rate::.cpu.inst     0.032897                       # miss rate for demand accesses
system.cpu.l1i.demand_miss_rate::total       0.032897                       # miss rate for demand accesses
system.cpu.l1i.overall_miss_rate::.cpu.inst     0.032897                       # miss rate for overall accesses
system.cpu.l1i.overall_miss_rate::total      0.032897                       # miss rate for overall accesses
system.cpu.l1i.demand_avg_miss_latency::.cpu.inst 62628.816794                       # average overall miss latency
system.cpu.l1i.demand_avg_miss_latency::total 62628.816794                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::.cpu.inst 62628.816794                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::total 62628.816794                       # average overall miss latency
system.cpu.l1i.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1i.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1i.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1i.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1i.demand_mshr_hits::.cpu.inst          625                       # number of demand (read+write) MSHR hits
system.cpu.l1i.demand_mshr_hits::total            625                       # number of demand (read+write) MSHR hits
system.cpu.l1i.overall_mshr_hits::.cpu.inst          625                       # number of overall MSHR hits
system.cpu.l1i.overall_mshr_hits::total           625                       # number of overall MSHR hits
system.cpu.l1i.demand_mshr_misses::.cpu.inst         2519                       # number of demand (read+write) MSHR misses
system.cpu.l1i.demand_mshr_misses::total         2519                       # number of demand (read+write) MSHR misses
system.cpu.l1i.overall_mshr_misses::.cpu.inst         2519                       # number of overall MSHR misses
system.cpu.l1i.overall_mshr_misses::total         2519                       # number of overall MSHR misses
system.cpu.l1i.demand_mshr_miss_latency::.cpu.inst    161221000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_latency::total    161221000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::.cpu.inst    161221000                       # number of overall MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::total    161221000                       # number of overall MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_rate::.cpu.inst     0.026357                       # mshr miss rate for demand accesses
system.cpu.l1i.demand_mshr_miss_rate::total     0.026357                       # mshr miss rate for demand accesses
system.cpu.l1i.overall_mshr_miss_rate::.cpu.inst     0.026357                       # mshr miss rate for overall accesses
system.cpu.l1i.overall_mshr_miss_rate::total     0.026357                       # mshr miss rate for overall accesses
system.cpu.l1i.demand_avg_mshr_miss_latency::.cpu.inst 64001.984915                       # average overall mshr miss latency
system.cpu.l1i.demand_avg_mshr_miss_latency::total 64001.984915                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::.cpu.inst 64001.984915                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::total 64001.984915                       # average overall mshr miss latency
system.cpu.l1i.replacements                      2006                       # number of replacements
system.cpu.l1i.ReadReq_hits::.cpu.inst          92428                       # number of ReadReq hits
system.cpu.l1i.ReadReq_hits::total              92428                       # number of ReadReq hits
system.cpu.l1i.ReadReq_misses::.cpu.inst         3144                       # number of ReadReq misses
system.cpu.l1i.ReadReq_misses::total             3144                       # number of ReadReq misses
system.cpu.l1i.ReadReq_miss_latency::.cpu.inst    196905000                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_miss_latency::total    196905000                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_accesses::.cpu.inst        95572                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_accesses::total          95572                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_miss_rate::.cpu.inst     0.032897                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_miss_rate::total      0.032897                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_miss_latency::.cpu.inst 62628.816794                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_avg_miss_latency::total 62628.816794                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_mshr_hits::.cpu.inst          625                       # number of ReadReq MSHR hits
system.cpu.l1i.ReadReq_mshr_hits::total           625                       # number of ReadReq MSHR hits
system.cpu.l1i.ReadReq_mshr_misses::.cpu.inst         2519                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_misses::total         2519                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_miss_latency::.cpu.inst    161221000                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_latency::total    161221000                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_rate::.cpu.inst     0.026357                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_mshr_miss_rate::total     0.026357                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::.cpu.inst 64001.984915                       # average ReadReq mshr miss latency
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::total 64001.984915                       # average ReadReq mshr miss latency
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED    566264000                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.tags.tagsinuse              491.856837                       # Cycle average of tags in use
system.cpu.l1i.tags.total_refs                  82574                       # Total number of references to valid blocks.
system.cpu.l1i.tags.sampled_refs                 2006                       # Sample count of references to valid blocks.
system.cpu.l1i.tags.avg_refs                41.163509                       # Average number of references to valid blocks.
system.cpu.l1i.tags.warmup_cycle                78000                       # Cycle when the warmup percentage was hit.
system.cpu.l1i.tags.occ_blocks::.cpu.inst   491.856837                       # Average occupied blocks per requestor
system.cpu.l1i.tags.occ_percent::.cpu.inst     0.960658                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_percent::total       0.960658                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::1          279                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu.l1i.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1i.tags.tag_accesses               767094                       # Number of tag accesses
system.cpu.l1i.tags.data_accesses              767094                       # Number of data accesses
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED    566264000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        7563                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   54264                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   50                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 166                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  25955                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    2                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    566264000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                   7696                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                    89799                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  145261                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1320                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                    149795                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                113391                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                1162543                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2394                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  33322                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1848                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  69810                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands             1407968                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                     2951888                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                  1727561                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     62414                       # Number of floating rename lookups
system.cpu.rename.committedMaps                878836                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   529126                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      64                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  23                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    135703                       # count of insts added to the skid buffer
system.cpu.rob.reads                          1480249                       # The number of ROB reads
system.cpu.rob.writes                         2221768                       # The number of ROB writes
system.cpu.thread_0.numInsts                   388260                       # Number of Instructions committed
system.cpu.thread_0.numOps                     707439                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.l1_to_l2.trans_dist::ReadResp             7432                       # Transaction distribution
system.l1_to_l2.trans_dist::WritebackDirty         2411                       # Transaction distribution
system.l1_to_l2.trans_dist::CleanEvict           6224                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExReq            2227                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExResp           2227                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadSharedReq         7433                       # Transaction distribution
system.l1_to_l2.pkt_count_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port        20911                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port         7042                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count::total                27953                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port       611328                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port       161088                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size::total                772416                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.snoops                              1                       # Total snoops (count)
system.l1_to_l2.snoopTraffic                       64                       # Total snoop traffic (bytes)
system.l1_to_l2.snoop_fanout::samples            9660                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::mean           0.000725                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::stdev          0.026911                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::0                  9653     99.93%     99.93% # Request fanout histogram
system.l1_to_l2.snoop_fanout::1                     7      0.07%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::2                     0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::min_value             0                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::max_value             1                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::total              9660                       # Request fanout histogram
system.l1_to_l2.power_state.pwrStateResidencyTicks::UNDEFINED    566264000                       # Cumulative time (in ticks) in various power states
system.l1_to_l2.reqLayer0.occupancy          20706000                       # Layer occupancy (ticks)
system.l1_to_l2.reqLayer0.utilization             3.7                       # Layer utilization (%)
system.l1_to_l2.respLayer0.occupancy         14284997                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer0.utilization            2.5                       # Layer utilization (%)
system.l1_to_l2.respLayer1.occupancy          5036000                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer1.utilization            0.9                       # Layer utilization (%)
system.l2cache.demand_hits::.cpu.inst             283                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            1469                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1752                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            283                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           1469                       # number of overall hits
system.l2cache.overall_hits::total               1752                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2235                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          5672                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              7907                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2235                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         5672                       # number of overall misses
system.l2cache.overall_misses::total             7907                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    153037000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    380022000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    533059000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    153037000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    380022000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    533059000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2518                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         7141                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            9659                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2518                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         7141                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           9659                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.887609                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.794287                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.818615                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.887609                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.794287                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.818615                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68472.930649                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66999.647391                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67416.087012                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68472.930649                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66999.647391                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67416.087012                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.demand_mshr_misses::.cpu.inst         2235                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         5672                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         7907                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2235                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         5672                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         7907                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    150803000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    374350000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    525153000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    150803000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    374350000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    525153000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.887609                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.794287                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.818615                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.887609                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.794287                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.818615                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 67473.378076                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 65999.647391                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 66416.213482                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 67473.378076                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 65999.647391                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 66416.213482                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2411                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2411                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2411                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2411                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          109                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              109                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         2118                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           2118                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    137891000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    137891000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2227                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2227                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.951055                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.951055                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 65104.343720                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 65104.343720                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         2118                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         2118                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    135773000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    135773000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.951055                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.951055                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 64104.343720                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 64104.343720                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          283                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         1360                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1643                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2235                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         3554                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         5789                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    153037000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    242131000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    395168000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2518                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         4914                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         7432                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.887609                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.723240                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.778929                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68472.930649                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68129.150253                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68261.875972                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2235                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         3554                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         5789                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    150803000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    238577000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    389380000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.887609                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.723240                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.778929                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 67473.378076                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67129.150253                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 67262.048713                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED    566264000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4462.827371                       # Cycle average of tags in use
system.l2cache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1054.217581                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3408.609790                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.064344                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.208045                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.272389                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         7906                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          856                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         6918                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.482544                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               300562                       # Number of tag accesses
system.l2cache.tags.data_accesses              300562                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    566264000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.avgPriority_.cpu.inst::samples      2234.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      5672.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000767972                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                15933                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         7906                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       7906                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        1.27                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   7906                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     5624                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     1721                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      503                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       42                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        6                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::64                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::65                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::66                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::67                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::68                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::69                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::70                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::71                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::72                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::73                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::74                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::75                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::76                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::77                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::78                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::79                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::80                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::81                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::82                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::83                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::84                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::85                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::86                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::87                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::88                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::89                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::90                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::91                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::92                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::93                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::94                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::95                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::96                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::97                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::98                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::99                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::100                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::101                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::102                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::103                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::104                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::105                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::106                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::107                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::108                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::109                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::110                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::111                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::112                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::113                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::114                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::115                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::116                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::117                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::118                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::119                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::120                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::121                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::122                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::123                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::124                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::125                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::126                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::127                      0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                   505984                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                     893.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                      566188000                       # Total gap between requests
system.mem_ctrl.avgGap                       71614.98                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst       142976                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data       363008                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadRate::.cpu.inst 252490004.662136375904                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 641057881.129649758339                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst         2234                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data         5672                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst     58176192                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data    139088680                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     26041.27                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     24521.98                       # Per-requestor read average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst       142976                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data       363008                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total         505984                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst       142976                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total       142976                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.num_reads::.cpu.inst         2234                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data         5672                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total            7906                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst     252490005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data     641057881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total         893547886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst    252490005                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total    252490005                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst    252490005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data    641057881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total        893547886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts                  7906                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0           259                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1           209                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2           359                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3           392                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4           375                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5           327                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6           274                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7           347                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8           365                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9           285                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10          281                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11          208                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12          171                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13          150                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14          208                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15          154                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::16          235                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::17          250                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::18          274                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::19          199                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::20          216                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::21          221                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::22          207                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::23          323                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::24          257                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::25          307                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::26          175                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::27          194                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::28           56                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::29          220                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::30          191                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::31          217                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrl.dram.totQLat                 58973120                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat               26342792                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat           197264872                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                  7459.29                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                3332.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            24951.29                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits                 6650                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             84.11                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples         1245                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   403.585542                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   247.020763                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   371.076883                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127          298     23.94%     23.94% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255          319     25.62%     49.56% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383          160     12.85%     62.41% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511           67      5.38%     67.79% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639           54      4.34%     72.13% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767           42      3.37%     75.50% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895           23      1.85%     77.35% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023           23      1.85%     79.20% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151          259     20.80%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total         1245                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead                 505984                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten                   0                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW               893.547886                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                     4.65                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                 4.65                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                84.11                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    566264000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy     2017832.544000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy     2641219.089600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy    18356366.515200                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 99747189.158400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy 424046921.356800                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy 43835930.611200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy   590645459.275200                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower   1043.056700                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE     64892840                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF     25200000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    476171160                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy     1899319.968000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy     2520975.206400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy    14898774.105600                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 99747189.158400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy 424194834.168000                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy 43722280.089600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy   586983372.696000                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower   1036.589599                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE     64718286                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF     25200000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    476345714                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    566264000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5788                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2118                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2118                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5788                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side_port::system.mem_ctrl.port        15812                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2cache.mem_side_port::total        15812                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  15812                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::system.mem_ctrl.port       505984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::total       505984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  505984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7906                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7906    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7906                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    566264000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             7906000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy           19554128                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
