/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [27:0] _00_;
  reg [18:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [16:0] celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire [12:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [10:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [12:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  reg [9:0] celloutsig_0_32z;
  wire celloutsig_0_38z;
  wire [2:0] celloutsig_0_3z;
  wire [29:0] celloutsig_0_41z;
  wire [6:0] celloutsig_0_42z;
  wire [2:0] celloutsig_0_43z;
  wire [5:0] celloutsig_0_44z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [20:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [19:0] celloutsig_1_10z;
  wire [13:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = ~(in_data[24] & celloutsig_0_6z[5]);
  assign celloutsig_0_28z = ~(celloutsig_0_5z[2] & celloutsig_0_18z[1]);
  assign celloutsig_1_6z = ~(celloutsig_1_2z[0] | celloutsig_1_0z);
  assign celloutsig_1_8z = ~(celloutsig_1_4z | celloutsig_1_7z[9]);
  assign celloutsig_1_19z = ~(celloutsig_1_2z[2] | celloutsig_1_7z[11]);
  assign celloutsig_0_2z = ~(celloutsig_0_1z | in_data[79]);
  assign celloutsig_0_48z = ~((celloutsig_0_15z | celloutsig_0_38z) & celloutsig_0_42z[0]);
  assign celloutsig_1_0z = in_data[112] ^ in_data[120];
  assign celloutsig_1_9z = celloutsig_1_5z[0] ^ in_data[181];
  assign celloutsig_0_7z = celloutsig_0_5z[1] ^ celloutsig_0_2z;
  assign celloutsig_0_15z = celloutsig_0_12z ^ celloutsig_0_14z;
  assign celloutsig_0_31z = celloutsig_0_26z ^ celloutsig_0_28z;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 28'h0000000;
    else _00_ <= { in_data[155:153], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z };
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 19'h00000;
    else _01_ <= { in_data[49:43], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_2z = celloutsig_1_1z[3:1] / { 1'h1, celloutsig_1_1z[2], in_data[96] };
  assign celloutsig_0_8z = { celloutsig_0_3z[0], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_4z } / { 1'h1, in_data[48:29] };
  assign celloutsig_0_14z = ! { celloutsig_0_8z[17:1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_9z = in_data[84] & ~(celloutsig_0_6z[1]);
  assign celloutsig_0_17z = { celloutsig_0_6z[9:1], celloutsig_0_1z, celloutsig_0_15z } % { 1'h1, _01_[16:7] };
  assign celloutsig_0_41z = { in_data[79:74], celloutsig_0_32z, celloutsig_0_29z, celloutsig_0_19z } * { celloutsig_0_18z[5], celloutsig_0_5z, celloutsig_0_32z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_32z, celloutsig_0_23z, celloutsig_0_14z };
  assign celloutsig_0_43z = celloutsig_0_30z[3:1] * celloutsig_0_30z[4:2];
  assign celloutsig_1_1z = in_data[154:149] * in_data[173:168];
  assign celloutsig_1_10z = in_data[136:117] * { in_data[99:96], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_25z = { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_14z } * { celloutsig_0_22z[12:4], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_27z = celloutsig_0_8z[7:3] * celloutsig_0_6z[8:4];
  assign celloutsig_0_30z = { celloutsig_0_6z[1:0], celloutsig_0_1z, celloutsig_0_11z } * { celloutsig_0_5z[2:1], celloutsig_0_11z, celloutsig_0_19z };
  assign celloutsig_1_18z = celloutsig_1_7z[11:1] !== { celloutsig_1_12z[13:6], celloutsig_1_2z };
  assign celloutsig_0_6z = ~ { in_data[87:86], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[58] & in_data[42];
  assign celloutsig_0_38z = celloutsig_0_26z & celloutsig_0_32z[0];
  assign celloutsig_0_10z = celloutsig_0_1z & celloutsig_0_8z[20];
  assign celloutsig_0_1z = in_data[77] & celloutsig_0_0z;
  assign celloutsig_0_19z = celloutsig_0_15z & celloutsig_0_16z[4];
  assign celloutsig_0_20z = celloutsig_0_14z & celloutsig_0_4z;
  assign celloutsig_0_26z = celloutsig_0_5z[2] & celloutsig_0_11z[0];
  assign celloutsig_0_4z = ^ { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_49z = ^ { celloutsig_0_6z[8:1], celloutsig_0_44z, celloutsig_0_43z };
  assign celloutsig_1_4z = ^ { celloutsig_1_1z[5:4], celloutsig_1_2z };
  assign celloutsig_0_23z = ^ celloutsig_0_8z[9:7];
  assign celloutsig_0_11z = in_data[68:64] >> { celloutsig_0_5z[1:0], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_18z = celloutsig_0_17z[7:1] >> celloutsig_0_8z[16:10];
  assign celloutsig_0_21z = celloutsig_0_6z[8:3] >> { _01_[10:6], celloutsig_0_9z };
  assign celloutsig_0_3z = in_data[52:50] >> in_data[20:18];
  assign celloutsig_0_42z = { celloutsig_0_29z[9:4], celloutsig_0_31z } >> celloutsig_0_41z[15:9];
  assign celloutsig_0_5z = { in_data[50], celloutsig_0_2z, celloutsig_0_3z } >> { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_5z = { in_data[121:120], celloutsig_1_1z } >> { in_data[119:118], celloutsig_1_1z };
  assign celloutsig_1_12z = { _00_[14:3], celloutsig_1_9z, celloutsig_1_9z } >> celloutsig_1_10z[18:5];
  assign celloutsig_0_44z = { celloutsig_0_21z[5:1], celloutsig_0_2z } >>> { in_data[66:62], celloutsig_0_9z };
  assign celloutsig_0_22z = { celloutsig_0_8z[12:4], celloutsig_0_19z, celloutsig_0_3z } >>> { celloutsig_0_5z[2:0], celloutsig_0_6z };
  assign celloutsig_1_7z = { celloutsig_1_5z[7:1], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z } ~^ in_data[110:99];
  assign celloutsig_0_29z = { celloutsig_0_8z[11:7], celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_28z } ~^ { celloutsig_0_22z[4], celloutsig_0_19z, celloutsig_0_25z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_16z = 17'h00000;
    else if (clkin_data[96]) celloutsig_0_16z = { celloutsig_0_8z[14:0], celloutsig_0_12z, celloutsig_0_12z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_32z = 10'h000;
    else if (clkin_data[96]) celloutsig_0_32z = { _01_[8:5], celloutsig_0_27z, celloutsig_0_1z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
