Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Aug 21 21:55:57 2024
| Host         : DESKTOP-3JDODKJ running 64-bit major release  (build 9200)
| Command      : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
| Design       : top
| Device       : xcku040ffva1156-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 33263 |     0 |    242400 | 13.72 |
|   LUT as Logic             | 29229 |     0 |    242400 | 12.06 |
|   LUT as Memory            |  4034 |     0 |    112800 |  3.58 |
|     LUT as Distributed RAM |    32 |     0 |           |       |
|     LUT as Shift Register  |  4002 |     0 |           |       |
| CLB Registers              | 49854 |     0 |    484800 | 10.28 |
|   Register as Flip Flop    | 49834 |     0 |    484800 | 10.28 |
|   Register as Latch        |    20 |     0 |    484800 | <0.01 |
| CARRY8                     |   991 |     0 |     30300 |  3.27 |
| F7 Muxes                   |  1151 |     0 |    121200 |  0.95 |
| F8 Muxes                   |   146 |     0 |     60600 |  0.24 |
| F9 Muxes                   |     0 |     0 |     30300 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 297   |          Yes |           - |          Set |
| 6045  |          Yes |           - |        Reset |
| 415   |          Yes |         Set |            - |
| 43097 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| CLB                                       |  8011 |     0 |     30300 | 26.44 |
|   CLBL                                    |  3809 |     0 |           |       |
|   CLBM                                    |  4202 |     0 |           |       |
| LUT as Logic                              | 29229 |     0 |    242400 | 12.06 |
|   using O5 output only                    |   768 |       |           |       |
|   using O6 output only                    | 24413 |       |           |       |
|   using O5 and O6                         |  4048 |       |           |       |
| LUT as Memory                             |  4034 |     0 |    112800 |  3.58 |
|   LUT as Distributed RAM                  |    32 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |     0 |       |           |       |
|     using O5 and O6                       |    32 |       |           |       |
|   LUT as Shift Register                   |  4002 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |   942 |       |           |       |
|     using O5 and O6                       |  3060 |       |           |       |
| LUT Flip Flop Pairs                       | 18672 |     0 |    242400 |  7.70 |
|   fully used LUT-FF pairs                 |  3028 |       |           |       |
|   LUT-FF pairs with one unused LUT output | 15351 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  | 11583 |       |           |       |
| Unique Control Sets                       |  2025 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  192 |     0 |       600 | 32.00 |
|   RAMB36/FIFO*    |  185 |     0 |       600 | 30.83 |
|     RAMB36E2 only |  185 |       |           |       |
|   RAMB18          |   14 |     0 |      1200 |  1.17 |
|     RAMB18E2 only |   14 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1920 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |  147 |   147 |       520 | 28.27 |
| HPIOB            |   77 |    77 |       416 | 18.51 |
|   INPUT          |   60 |       |           |       |
|   OUTPUT         |   14 |       |           |       |
|   BIDIR          |    3 |       |           |       |
| HRIO             |   70 |    70 |       104 | 67.31 |
|   INPUT          |   54 |       |           |       |
|   OUTPUT         |   14 |       |           |       |
|   BIDIR          |    2 |       |           |       |
| HPIOBDIFFINBUF   |   27 |    27 |       192 | 14.06 |
|   DIFFINBUF      |   27 |    27 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |   26 |    26 |        48 | 54.17 |
|   DIFFINBUF      |   26 |    26 |           |       |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        80 |  0.00 |
| BITSLICE_RX_TX   |   59 |    59 |       520 | 11.35 |
|   ISERDES        |   53 |    53 |           |       |
|   OSERDES        |    6 |     6 |           |       |
| BITSLICE_TX      |    0 |     0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |        40 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   10 |     0 |       480 |  2.08 |
|   BUFGCE             |   10 |     0 |       240 |  4.17 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |       120 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    1 |     0 |        10 | 10.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 43097 |            Register |
| LUT6       | 15199 |                 CLB |
| LUT4       |  6413 |                 CLB |
| FDCE       |  6025 |            Register |
| LUT5       |  4071 |                 CLB |
| SRL16E     |  3990 |                 CLB |
| LUT3       |  3829 |                 CLB |
| SRLC32E    |  3030 |                 CLB |
| LUT2       |  3024 |                 CLB |
| MUXF7      |  1151 |                 CLB |
| CARRY8     |   991 |                 CLB |
| LUT1       |   741 |                 CLB |
| FDSE       |   415 |            Register |
| FDPE       |   297 |            Register |
| RAMB36E2   |   185 |           Block Ram |
| MUXF8      |   146 |                 CLB |
| IBUFCTRL   |    62 |              Others |
| RAMD32     |    56 |                 CLB |
| ISERDESE3  |    53 |                 I/O |
| IDELAYE3   |    53 |                 I/O |
| DIFFINBUF  |    53 |                 I/O |
| SRLC16E    |    42 |                 CLB |
| OBUF       |    28 |                 I/O |
| LDCE       |    20 |            Register |
| RAMB18E2   |    14 |           Block Ram |
| BUFGCE     |    10 |               Clock |
| INBUF      |     9 |                 I/O |
| RAMS32     |     8 |                 CLB |
| OSERDESE3  |     6 |                 I/O |
| OBUFT      |     5 |                 I/O |
| MMCME3_ADV |     1 |               Clock |
| BSCANE2    |     1 |       Configuration |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------+------+
|      Ref Name     | Used |
+-------------------+------+
| ila_2             |    8 |
| ila_0             |    8 |
| fifo3             |    8 |
| fifo2             |    8 |
| len_fifo          |    2 |
| eth_data_fifo     |    2 |
| udp_tx_data_fifo  |    1 |
| udp_rx_ram_8_2048 |    1 |
| udp_checksum_fifo |    1 |
| sys_clk_mmcm      |    1 |
| ila_6             |    1 |
| ila_5             |    1 |
| ila_4             |    1 |
| ila_3             |    1 |
| ila_1             |    1 |
| icmp_rx_ram_8_256 |    1 |
| fifo_ttt          |    1 |
| fifo5             |    1 |
| fifo4             |    1 |
| dbg_hub_CV        |    1 |
+-------------------+------+


