# written for flow package Vivado 
set sdc_version 1.7 

create_clock -name clk -period 5.0 -waveform { 0.0 2.5 } [get_ports {clk}]
set_clock_uncertainty 0.0 [get_clocks {clk}]

create_clock -name virtual_io_clk -period 5.0
## IO TIMING CONSTRAINTS
set_input_delay -clock [get_clocks {clk}] 0.0 [get_ports {rst}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_0_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_0_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_0_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_0_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_0_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_0_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_0_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_0_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_0_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_0_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_0_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_0_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_0_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_0_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_0_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_1_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_1_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_1_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_1_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_1_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_1_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_1_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_1_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_1_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_1_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_1_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_1_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_1_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_1_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_1_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_2_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_2_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_2_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_2_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_2_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_2_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_2_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_2_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_2_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_2_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_2_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_2_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_2_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_2_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_2_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_3_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_3_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_3_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_3_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_3_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_3_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_3_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_3_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_3_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_3_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_3_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_3_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_3_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_3_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_3_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_4_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_4_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_4_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_4_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_4_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_4_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_4_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_4_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_4_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_4_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_4_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_4_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_4_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_4_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_4_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_5_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_5_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_5_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_5_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_5_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_5_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_5_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_5_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_5_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_5_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_5_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_5_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_5_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_5_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_5_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_6_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_6_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_6_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_6_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_6_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_6_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_6_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_6_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_6_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_6_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_6_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_6_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_6_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_6_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_6_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_7_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_7_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_7_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_7_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_7_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_7_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_7_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_7_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_7_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_7_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_7_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_7_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_7_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_7_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_7_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_8_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_8_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_8_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_8_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_8_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_8_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_8_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_8_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_8_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_8_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_8_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_8_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_8_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_8_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_8_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_9_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_9_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_9_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_9_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_9_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_9_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_9_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_9_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_9_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_9_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_9_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_9_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_9_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_9_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_9_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_10_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_10_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_10_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_10_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_10_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_10_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_10_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_10_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_10_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_10_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_10_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_10_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_10_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_10_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_10_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_11_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_11_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_11_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_11_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_11_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_11_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_11_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_11_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_11_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_11_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_11_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_11_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_11_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_11_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_11_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_12_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_12_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_12_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_12_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_12_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_12_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_12_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_12_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_12_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_12_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_12_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_12_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_12_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_12_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_12_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_13_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_13_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_13_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_13_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_13_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_13_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_13_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_13_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_13_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_13_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_13_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_13_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_13_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_13_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_13_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_14_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_14_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_14_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_14_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_14_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_14_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_14_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_14_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_14_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_14_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_14_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_14_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_14_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_14_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_14_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_15_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_15_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_15_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_15_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_15_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_15_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_15_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_15_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_15_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_15_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_15_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_15_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_15_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_15_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_15_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_16_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_16_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_16_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_16_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_16_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_16_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_16_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_16_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_16_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_16_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_16_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_16_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_16_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_16_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_16_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_17_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_17_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_17_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_17_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_17_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_17_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_17_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_17_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_17_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_17_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_17_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_17_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_17_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_17_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_17_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_18_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_18_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_18_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_18_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_18_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_18_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_18_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_18_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_18_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_18_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_18_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_18_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_18_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_18_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_18_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_19_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_19_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_19_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_19_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_19_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_19_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_19_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_19_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_19_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_19_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_19_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_19_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_19_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_19_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_19_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_20_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_20_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_20_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_20_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_20_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_20_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_20_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_20_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_20_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_20_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_20_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_20_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_20_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_20_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_20_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_21_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_21_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_21_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_21_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_21_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_21_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_21_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_21_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_21_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_21_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_21_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_21_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_21_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_21_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_21_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_22_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_22_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_22_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_22_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_22_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_22_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_22_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_22_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_22_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_22_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_22_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_22_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_22_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_22_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_22_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_23_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_23_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_23_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_23_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_23_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_23_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_23_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_23_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_23_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_23_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_23_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_23_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_23_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_23_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_23_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_24_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_24_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_24_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_24_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_24_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_24_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_24_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_24_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_24_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_24_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_24_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_24_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_24_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_24_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_24_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_25_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_25_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_25_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_25_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_25_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_25_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_25_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_25_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_25_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_25_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_25_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_25_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_25_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_25_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_25_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_26_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_26_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_26_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_26_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_26_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_26_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_26_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_26_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_26_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_26_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_26_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_26_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_26_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_26_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_26_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_27_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_27_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_27_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_27_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_27_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_27_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_27_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_27_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_27_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_27_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_27_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_27_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_27_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_27_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_27_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_28_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_28_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_28_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_28_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_28_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_28_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_28_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_28_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_28_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_28_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_28_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_28_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_28_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_28_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_28_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_29_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_29_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_29_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_29_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_29_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_29_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_29_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_29_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_29_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_29_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_29_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_29_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_29_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_29_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_29_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_30_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_30_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_30_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_30_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_30_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_30_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_30_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_30_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_30_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_30_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_30_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_30_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_30_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_30_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_30_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_31_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_31_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_31_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_31_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_31_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_31_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_31_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_31_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_31_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_31_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_31_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_31_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_0_31_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_0_31_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_31_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_0_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_0_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_0_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_0_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_0_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_0_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_0_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_0_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_0_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_0_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_0_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_0_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_0_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_0_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_0_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_1_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_1_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_1_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_1_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_1_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_1_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_1_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_1_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_1_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_1_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_1_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_1_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_1_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_1_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_1_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_2_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_2_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_2_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_2_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_2_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_2_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_2_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_2_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_2_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_2_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_2_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_2_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_2_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_2_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_2_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_3_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_3_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_3_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_3_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_3_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_3_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_3_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_3_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_3_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_3_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_3_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_3_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_3_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_3_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_3_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_4_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_4_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_4_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_4_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_4_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_4_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_4_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_4_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_4_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_4_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_4_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_4_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_4_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_4_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_4_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_5_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_5_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_5_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_5_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_5_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_5_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_5_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_5_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_5_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_5_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_5_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_5_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_5_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_5_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_5_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_6_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_6_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_6_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_6_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_6_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_6_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_6_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_6_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_6_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_6_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_6_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_6_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_6_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_6_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_6_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_7_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_7_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_7_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_7_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_7_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_7_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_7_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_7_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_7_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_7_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_7_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_7_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_7_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_7_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_7_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_8_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_8_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_8_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_8_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_8_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_8_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_8_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_8_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_8_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_8_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_8_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_8_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_8_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_8_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_8_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_9_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_9_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_9_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_9_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_9_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_9_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_9_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_9_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_9_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_9_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_9_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_9_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_9_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_9_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_9_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_10_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_10_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_10_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_10_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_10_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_10_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_10_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_10_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_10_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_10_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_10_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_10_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_10_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_10_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_10_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_11_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_11_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_11_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_11_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_11_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_11_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_11_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_11_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_11_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_11_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_11_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_11_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_11_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_11_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_11_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_12_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_12_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_12_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_12_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_12_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_12_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_12_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_12_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_12_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_12_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_12_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_12_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_12_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_12_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_12_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_13_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_13_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_13_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_13_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_13_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_13_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_13_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_13_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_13_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_13_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_13_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_13_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_13_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_13_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_13_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_14_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_14_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_14_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_14_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_14_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_14_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_14_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_14_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_14_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_14_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_14_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_14_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_14_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_14_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_14_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_15_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_15_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_15_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_15_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_15_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_15_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_15_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_15_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_15_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_15_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_15_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_15_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_15_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_15_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_15_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_16_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_16_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_16_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_16_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_16_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_16_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_16_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_16_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_16_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_16_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_16_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_16_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_16_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_16_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_16_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_17_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_17_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_17_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_17_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_17_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_17_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_17_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_17_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_17_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_17_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_17_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_17_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_17_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_17_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_17_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_18_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_18_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_18_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_18_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_18_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_18_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_18_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_18_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_18_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_18_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_18_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_18_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_18_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_18_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_18_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_19_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_19_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_19_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_19_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_19_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_19_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_19_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_19_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_19_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_19_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_19_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_19_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_19_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_19_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_19_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_20_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_20_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_20_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_20_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_20_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_20_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_20_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_20_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_20_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_20_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_20_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_20_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_20_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_20_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_20_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_21_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_21_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_21_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_21_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_21_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_21_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_21_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_21_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_21_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_21_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_21_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_21_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_21_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_21_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_21_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_22_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_22_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_22_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_22_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_22_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_22_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_22_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_22_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_22_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_22_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_22_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_22_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_22_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_22_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_22_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_23_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_23_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_23_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_23_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_23_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_23_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_23_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_23_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_23_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_23_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_23_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_23_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_23_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_23_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_23_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_24_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_24_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_24_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_24_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_24_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_24_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_24_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_24_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_24_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_24_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_24_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_24_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_24_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_24_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_24_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_25_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_25_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_25_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_25_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_25_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_25_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_25_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_25_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_25_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_25_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_25_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_25_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_25_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_25_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_25_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_26_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_26_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_26_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_26_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_26_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_26_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_26_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_26_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_26_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_26_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_26_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_26_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_26_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_26_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_26_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_27_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_27_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_27_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_27_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_27_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_27_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_27_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_27_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_27_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_27_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_27_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_27_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_27_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_27_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_27_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_28_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_28_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_28_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_28_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_28_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_28_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_28_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_28_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_28_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_28_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_28_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_28_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_28_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_28_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_28_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_29_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_29_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_29_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_29_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_29_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_29_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_29_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_29_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_29_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_29_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_29_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_29_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_29_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_29_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_29_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_30_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_30_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_30_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_30_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_30_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_30_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_30_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_30_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_30_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_30_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_30_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_30_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_30_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_30_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_30_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_31_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_31_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_31_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_31_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_31_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_31_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_31_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_31_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_31_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_31_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_31_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_31_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_1_31_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {xt_rsc_1_31_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_1_31_lz}]
set_input_delay -clock [get_clocks {clk}] 0.0 [get_ports {p_rsc_dat[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {p_rsc_triosy_lz}]
set_input_delay -clock [get_clocks {clk}] 0.0 [get_ports {r_rsc_dat[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {r_rsc_triosy_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_0_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_0_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_0_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_0_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_0_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_0_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_0_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_0_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_0_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_0_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_0_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_0_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_0_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_0_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_0_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_1_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_1_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_1_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_1_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_1_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_1_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_1_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_1_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_1_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_1_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_1_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_1_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_1_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_1_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_1_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_2_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_2_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_2_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_2_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_2_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_2_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_2_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_2_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_2_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_2_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_2_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_2_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_2_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_2_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_2_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_3_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_3_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_3_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_3_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_3_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_3_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_3_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_3_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_3_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_3_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_3_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_3_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_3_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_3_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_3_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_4_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_4_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_4_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_4_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_4_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_4_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_4_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_4_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_4_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_4_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_4_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_4_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_4_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_4_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_4_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_5_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_5_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_5_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_5_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_5_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_5_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_5_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_5_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_5_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_5_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_5_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_5_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_5_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_5_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_5_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_6_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_6_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_6_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_6_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_6_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_6_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_6_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_6_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_6_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_6_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_6_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_6_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_6_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_6_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_6_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_7_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_7_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_7_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_7_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_7_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_7_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_7_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_7_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_7_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_7_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_7_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_7_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_7_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_7_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_7_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_8_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_8_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_8_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_8_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_8_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_8_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_8_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_8_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_8_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_8_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_8_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_8_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_8_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_8_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_8_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_9_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_9_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_9_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_9_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_9_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_9_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_9_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_9_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_9_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_9_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_9_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_9_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_9_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_9_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_9_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_10_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_10_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_10_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_10_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_10_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_10_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_10_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_10_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_10_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_10_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_10_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_10_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_10_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_10_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_10_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_11_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_11_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_11_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_11_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_11_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_11_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_11_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_11_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_11_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_11_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_11_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_11_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_11_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_11_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_11_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_12_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_12_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_12_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_12_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_12_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_12_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_12_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_12_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_12_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_12_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_12_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_12_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_12_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_12_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_12_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_13_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_13_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_13_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_13_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_13_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_13_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_13_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_13_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_13_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_13_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_13_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_13_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_13_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_13_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_13_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_14_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_14_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_14_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_14_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_14_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_14_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_14_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_14_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_14_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_14_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_14_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_14_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_14_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_14_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_14_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_15_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_15_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_15_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_15_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_15_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_15_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_15_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_15_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_15_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_15_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_15_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_15_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_15_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_rsc_0_15_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_15_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_0_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_0_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_0_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_0_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_0_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_0_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_0_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_0_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_0_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_0_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_0_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_0_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_0_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_0_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_0_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_1_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_1_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_1_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_1_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_1_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_1_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_1_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_1_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_1_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_1_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_1_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_1_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_1_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_1_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_1_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_2_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_2_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_2_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_2_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_2_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_2_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_2_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_2_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_2_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_2_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_2_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_2_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_2_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_2_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_2_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_3_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_3_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_3_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_3_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_3_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_3_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_3_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_3_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_3_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_3_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_3_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_3_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_3_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_3_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_3_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_4_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_4_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_4_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_4_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_4_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_4_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_4_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_4_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_4_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_4_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_4_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_4_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_4_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_4_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_4_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_5_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_5_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_5_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_5_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_5_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_5_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_5_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_5_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_5_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_5_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_5_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_5_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_5_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_5_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_5_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_6_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_6_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_6_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_6_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_6_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_6_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_6_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_6_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_6_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_6_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_6_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_6_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_6_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_6_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_6_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_7_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_7_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_7_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_7_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_7_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_7_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_7_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_7_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_7_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_7_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_7_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_7_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_7_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_7_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_7_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_8_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_8_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_8_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_8_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_8_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_8_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_8_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_8_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_8_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_8_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_8_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_8_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_8_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_8_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_8_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_9_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_9_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_9_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_9_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_9_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_9_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_9_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_9_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_9_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_9_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_9_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_9_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_9_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_9_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_9_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_10_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_10_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_10_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_10_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_10_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_10_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_10_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_10_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_10_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_10_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_10_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_10_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_10_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_10_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_10_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_11_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_11_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_11_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_11_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_11_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_11_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_11_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_11_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_11_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_11_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_11_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_11_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_11_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_11_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_11_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_12_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_12_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_12_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_12_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_12_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_12_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_12_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_12_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_12_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_12_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_12_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_12_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_12_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_12_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_12_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_13_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_13_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_13_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_13_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_13_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_13_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_13_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_13_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_13_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_13_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_13_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_13_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_13_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_13_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_13_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_14_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_14_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_14_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_14_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_14_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_14_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_14_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_14_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_14_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_14_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_14_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_14_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_14_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_14_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_14_lz}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_15_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_15_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_15_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_15_RRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_15_RDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_15_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_15_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_ARREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_ARQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_ARPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_ARCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_ARBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_ARSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_ARLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_ARADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_15_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_15_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_15_BRESP[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_15_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_15_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_WSTRB[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_WDATA[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_0_15_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_AWREGION[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_AWQOS[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_AWPROT[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_AWCACHE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_AWBURST[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_AWSIZE[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_AWLEN[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_AWADDR[*]}]
set_input_delay -clock [get_clocks {clk}] 0.95 [get_ports {twiddle_h_rsc_0_15_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_15_lz}]

