

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Sat Nov 23 00:18:37 2024

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og1 
     1                           	processor	16F1823
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	bssCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     7                           	psect	maintext,global,class=CODE,space=0,merge=1,split=1,delta=2
     8                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
     9                           	dabs	1,0x7E,2
    10     0000                     
    11                           ; Generated 07/09/2023 GMT
    12                           ; 
    13                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    14                           ; All rights reserved.
    15                           ; 
    16                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    17                           ; 
    18                           ; Redistribution and use in source and binary forms, with or without modification, are
    19                           ; permitted provided that the following conditions are met:
    20                           ; 
    21                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    22                           ;        conditions and the following disclaimer.
    23                           ; 
    24                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    25                           ;        of conditions and the following disclaimer in the documentation and/or other
    26                           ;        materials provided with the distribution. Publication is not required when
    27                           ;        this file is used in an embedded application.
    28                           ; 
    29                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    30                           ;        software without specific prior written permission.
    31                           ; 
    32                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    33                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    34                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    35                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    36                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    37                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    38                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    39                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    40                           ; 
    41                           ; 
    42                           ; Code-generator required, PIC16F1823 Definitions
    43                           ; 
    44                           ; SFR Addresses
    45     0008                     bsr             equ	8
    46     0005                     fsr0h           equ	5
    47     0004                     fsr0l           equ	4
    48     0007                     fsr1h           equ	7
    49     0006                     fsr1l           equ	6
    50     0000                     indf            equ	0
    51     0000                     indf0           equ	0
    52     0001                     indf1           equ	1
    53     000B                     intcon          equ	11
    54     0002                     pc              equ	2
    55     0002                     pcl             equ	2
    56     000A                     pclath          equ	10
    57     0003                     status          equ	3
    58     0009                     wreg            equ	9
    59     0000                     INDF0           equ	0	;# 
    60     0001                     INDF1           equ	1	;# 
    61     0002                     PCL             equ	2	;# 
    62     0003                     STATUS          equ	3	;# 
    63     0004                     FSR0L           equ	4	;# 
    64     0005                     FSR0H           equ	5	;# 
    65     0006                     FSR1L           equ	6	;# 
    66     0007                     FSR1H           equ	7	;# 
    67     0008                     BSR             equ	8	;# 
    68     0009                     WREG            equ	9	;# 
    69     000A                     PCLATH          equ	10	;# 
    70     000B                     INTCON          equ	11	;# 
    71     000C                     PORTA           equ	12	;# 
    72     000E                     PORTC           equ	14	;# 
    73     0011                     PIR1            equ	17	;# 
    74     0012                     PIR2            equ	18	;# 
    75     0015                     TMR0            equ	21	;# 
    76     0016                     TMR1            equ	22	;# 
    77     0016                     TMR1L           equ	22	;# 
    78     0017                     TMR1H           equ	23	;# 
    79     0018                     T1CON           equ	24	;# 
    80     0019                     T1GCON          equ	25	;# 
    81     001A                     TMR2            equ	26	;# 
    82     001B                     PR2             equ	27	;# 
    83     001C                     T2CON           equ	28	;# 
    84     001E                     CPSCON0         equ	30	;# 
    85     001F                     CPSCON1         equ	31	;# 
    86     008C                     TRISA           equ	140	;# 
    87     008E                     TRISC           equ	142	;# 
    88     0091                     PIE1            equ	145	;# 
    89     0092                     PIE2            equ	146	;# 
    90     0095                     OPTION_REG      equ	149	;# 
    91     0096                     PCON            equ	150	;# 
    92     0097                     WDTCON          equ	151	;# 
    93     0098                     OSCTUNE         equ	152	;# 
    94     0099                     OSCCON          equ	153	;# 
    95     009A                     OSCSTAT         equ	154	;# 
    96     009B                     ADRES           equ	155	;# 
    97     009B                     ADRESL          equ	155	;# 
    98     009C                     ADRESH          equ	156	;# 
    99     009D                     ADCON0          equ	157	;# 
   100     009E                     ADCON1          equ	158	;# 
   101     010C                     LATA            equ	268	;# 
   102     010E                     LATC            equ	270	;# 
   103     0111                     CM1CON0         equ	273	;# 
   104     0112                     CM1CON1         equ	274	;# 
   105     0113                     CM2CON0         equ	275	;# 
   106     0114                     CM2CON1         equ	276	;# 
   107     0115                     CMOUT           equ	277	;# 
   108     0116                     BORCON          equ	278	;# 
   109     0117                     FVRCON          equ	279	;# 
   110     0118                     DACCON0         equ	280	;# 
   111     0119                     DACCON1         equ	281	;# 
   112     011A                     SRCON0          equ	282	;# 
   113     011B                     SRCON1          equ	283	;# 
   114     011D                     APFCON          equ	285	;# 
   115     011D                     APFCON0         equ	285	;# 
   116     018C                     ANSELA          equ	396	;# 
   117     018E                     ANSELC          equ	398	;# 
   118     0191                     EEADR           equ	401	;# 
   119     0191                     EEADRL          equ	401	;# 
   120     0192                     EEADRH          equ	402	;# 
   121     0193                     EEDAT           equ	403	;# 
   122     0193                     EEDATL          equ	403	;# 
   123     0193                     EEDATA          equ	403	;# 
   124     0194                     EEDATH          equ	404	;# 
   125     0195                     EECON1          equ	405	;# 
   126     0196                     EECON2          equ	406	;# 
   127     0199                     RCREG           equ	409	;# 
   128     019A                     TXREG           equ	410	;# 
   129     019B                     SP1BRG          equ	411	;# 
   130     019B                     SP1BRGL         equ	411	;# 
   131     019B                     SPBRG           equ	411	;# 
   132     019B                     SPBRGL          equ	411	;# 
   133     019C                     SP1BRGH         equ	412	;# 
   134     019C                     SPBRGH          equ	412	;# 
   135     019D                     RCSTA           equ	413	;# 
   136     019E                     TXSTA           equ	414	;# 
   137     019F                     BAUDCON         equ	415	;# 
   138     020C                     WPUA            equ	524	;# 
   139     020E                     WPUC            equ	526	;# 
   140     0211                     SSP1BUF         equ	529	;# 
   141     0211                     SSPBUF          equ	529	;# 
   142     0212                     SSP1ADD         equ	530	;# 
   143     0212                     SSPADD          equ	530	;# 
   144     0213                     SSP1MSK         equ	531	;# 
   145     0213                     SSPMSK          equ	531	;# 
   146     0214                     SSP1STAT        equ	532	;# 
   147     0214                     SSPSTAT         equ	532	;# 
   148     0215                     SSP1CON1        equ	533	;# 
   149     0215                     SSPCON1         equ	533	;# 
   150     0215                     SSPCON          equ	533	;# 
   151     0216                     SSP1CON2        equ	534	;# 
   152     0216                     SSPCON2         equ	534	;# 
   153     0217                     SSP1CON3        equ	535	;# 
   154     0217                     SSPCON3         equ	535	;# 
   155     0291                     CCPR1           equ	657	;# 
   156     0291                     CCPR1L          equ	657	;# 
   157     0292                     CCPR1H          equ	658	;# 
   158     0293                     CCP1CON         equ	659	;# 
   159     0294                     PWM1CON         equ	660	;# 
   160     0295                     CCP1AS          equ	661	;# 
   161     0295                     ECCP1AS         equ	661	;# 
   162     0296                     PSTR1CON        equ	662	;# 
   163     0391                     IOCAP           equ	913	;# 
   164     0392                     IOCAN           equ	914	;# 
   165     0393                     IOCAF           equ	915	;# 
   166     039A                     CLKRCON         equ	922	;# 
   167     039C                     MDCON           equ	924	;# 
   168     039D                     MDSRC           equ	925	;# 
   169     039E                     MDCARL          equ	926	;# 
   170     039F                     MDCARH          equ	927	;# 
   171     0FE4                     STATUS_SHAD     equ	4068	;# 
   172     0FE5                     WREG_SHAD       equ	4069	;# 
   173     0FE6                     BSR_SHAD        equ	4070	;# 
   174     0FE7                     PCLATH_SHAD     equ	4071	;# 
   175     0FE8                     FSR0L_SHAD      equ	4072	;# 
   176     0FE9                     FSR0H_SHAD      equ	4073	;# 
   177     0FEA                     FSR1L_SHAD      equ	4074	;# 
   178     0FEB                     FSR1H_SHAD      equ	4075	;# 
   179     0FED                     STKPTR          equ	4077	;# 
   180     0FEE                     TOSL            equ	4078	;# 
   181     0FEF                     TOSH            equ	4079	;# 
   182     0000                     INDF0           equ	0	;# 
   183     0001                     INDF1           equ	1	;# 
   184     0002                     PCL             equ	2	;# 
   185     0003                     STATUS          equ	3	;# 
   186     0004                     FSR0L           equ	4	;# 
   187     0005                     FSR0H           equ	5	;# 
   188     0006                     FSR1L           equ	6	;# 
   189     0007                     FSR1H           equ	7	;# 
   190     0008                     BSR             equ	8	;# 
   191     0009                     WREG            equ	9	;# 
   192     000A                     PCLATH          equ	10	;# 
   193     000B                     INTCON          equ	11	;# 
   194     000C                     PORTA           equ	12	;# 
   195     000E                     PORTC           equ	14	;# 
   196     0011                     PIR1            equ	17	;# 
   197     0012                     PIR2            equ	18	;# 
   198     0015                     TMR0            equ	21	;# 
   199     0016                     TMR1            equ	22	;# 
   200     0016                     TMR1L           equ	22	;# 
   201     0017                     TMR1H           equ	23	;# 
   202     0018                     T1CON           equ	24	;# 
   203     0019                     T1GCON          equ	25	;# 
   204     001A                     TMR2            equ	26	;# 
   205     001B                     PR2             equ	27	;# 
   206     001C                     T2CON           equ	28	;# 
   207     001E                     CPSCON0         equ	30	;# 
   208     001F                     CPSCON1         equ	31	;# 
   209     008C                     TRISA           equ	140	;# 
   210     008E                     TRISC           equ	142	;# 
   211     0091                     PIE1            equ	145	;# 
   212     0092                     PIE2            equ	146	;# 
   213     0095                     OPTION_REG      equ	149	;# 
   214     0096                     PCON            equ	150	;# 
   215     0097                     WDTCON          equ	151	;# 
   216     0098                     OSCTUNE         equ	152	;# 
   217     0099                     OSCCON          equ	153	;# 
   218     009A                     OSCSTAT         equ	154	;# 
   219     009B                     ADRES           equ	155	;# 
   220     009B                     ADRESL          equ	155	;# 
   221     009C                     ADRESH          equ	156	;# 
   222     009D                     ADCON0          equ	157	;# 
   223     009E                     ADCON1          equ	158	;# 
   224     010C                     LATA            equ	268	;# 
   225     010E                     LATC            equ	270	;# 
   226     0111                     CM1CON0         equ	273	;# 
   227     0112                     CM1CON1         equ	274	;# 
   228     0113                     CM2CON0         equ	275	;# 
   229     0114                     CM2CON1         equ	276	;# 
   230     0115                     CMOUT           equ	277	;# 
   231     0116                     BORCON          equ	278	;# 
   232     0117                     FVRCON          equ	279	;# 
   233     0118                     DACCON0         equ	280	;# 
   234     0119                     DACCON1         equ	281	;# 
   235     011A                     SRCON0          equ	282	;# 
   236     011B                     SRCON1          equ	283	;# 
   237     011D                     APFCON          equ	285	;# 
   238     011D                     APFCON0         equ	285	;# 
   239     018C                     ANSELA          equ	396	;# 
   240     018E                     ANSELC          equ	398	;# 
   241     0191                     EEADR           equ	401	;# 
   242     0191                     EEADRL          equ	401	;# 
   243     0192                     EEADRH          equ	402	;# 
   244     0193                     EEDAT           equ	403	;# 
   245     0193                     EEDATL          equ	403	;# 
   246     0193                     EEDATA          equ	403	;# 
   247     0194                     EEDATH          equ	404	;# 
   248     0195                     EECON1          equ	405	;# 
   249     0196                     EECON2          equ	406	;# 
   250     0199                     RCREG           equ	409	;# 
   251     019A                     TXREG           equ	410	;# 
   252     019B                     SP1BRG          equ	411	;# 
   253     019B                     SP1BRGL         equ	411	;# 
   254     019B                     SPBRG           equ	411	;# 
   255     019B                     SPBRGL          equ	411	;# 
   256     019C                     SP1BRGH         equ	412	;# 
   257     019C                     SPBRGH          equ	412	;# 
   258     019D                     RCSTA           equ	413	;# 
   259     019E                     TXSTA           equ	414	;# 
   260     019F                     BAUDCON         equ	415	;# 
   261     020C                     WPUA            equ	524	;# 
   262     020E                     WPUC            equ	526	;# 
   263     0211                     SSP1BUF         equ	529	;# 
   264     0211                     SSPBUF          equ	529	;# 
   265     0212                     SSP1ADD         equ	530	;# 
   266     0212                     SSPADD          equ	530	;# 
   267     0213                     SSP1MSK         equ	531	;# 
   268     0213                     SSPMSK          equ	531	;# 
   269     0214                     SSP1STAT        equ	532	;# 
   270     0214                     SSPSTAT         equ	532	;# 
   271     0215                     SSP1CON1        equ	533	;# 
   272     0215                     SSPCON1         equ	533	;# 
   273     0215                     SSPCON          equ	533	;# 
   274     0216                     SSP1CON2        equ	534	;# 
   275     0216                     SSPCON2         equ	534	;# 
   276     0217                     SSP1CON3        equ	535	;# 
   277     0217                     SSPCON3         equ	535	;# 
   278     0291                     CCPR1           equ	657	;# 
   279     0291                     CCPR1L          equ	657	;# 
   280     0292                     CCPR1H          equ	658	;# 
   281     0293                     CCP1CON         equ	659	;# 
   282     0294                     PWM1CON         equ	660	;# 
   283     0295                     CCP1AS          equ	661	;# 
   284     0295                     ECCP1AS         equ	661	;# 
   285     0296                     PSTR1CON        equ	662	;# 
   286     0391                     IOCAP           equ	913	;# 
   287     0392                     IOCAN           equ	914	;# 
   288     0393                     IOCAF           equ	915	;# 
   289     039A                     CLKRCON         equ	922	;# 
   290     039C                     MDCON           equ	924	;# 
   291     039D                     MDSRC           equ	925	;# 
   292     039E                     MDCARL          equ	926	;# 
   293     039F                     MDCARH          equ	927	;# 
   294     0FE4                     STATUS_SHAD     equ	4068	;# 
   295     0FE5                     WREG_SHAD       equ	4069	;# 
   296     0FE6                     BSR_SHAD        equ	4070	;# 
   297     0FE7                     PCLATH_SHAD     equ	4071	;# 
   298     0FE8                     FSR0L_SHAD      equ	4072	;# 
   299     0FE9                     FSR0H_SHAD      equ	4073	;# 
   300     0FEA                     FSR1L_SHAD      equ	4074	;# 
   301     0FEB                     FSR1H_SHAD      equ	4075	;# 
   302     0FED                     STKPTR          equ	4077	;# 
   303     0FEE                     TOSL            equ	4078	;# 
   304     0FEF                     TOSH            equ	4079	;# 
   305                           
   306                           	psect	cinit
   307     07F6                     start_initialization:	
   308                           ; #config settings
   309                           
   310     07F6                     __initialization:
   311                           
   312                           ; Clear objects allocated to COMMON
   313     07F6  01F0               	clrf	__pbssCOMMON& (0+127)
   314     07F7  01F1               	clrf	(__pbssCOMMON+1)& (0+127)
   315     07F8  01F2               	clrf	(__pbssCOMMON+2)& (0+127)
   316     07F9  01F3               	clrf	(__pbssCOMMON+3)& (0+127)
   317     07FA  01F4               	clrf	(__pbssCOMMON+4)& (0+127)
   318     07FB  01F5               	clrf	(__pbssCOMMON+5)& (0+127)
   319     07FC  01F6               	clrf	(__pbssCOMMON+6)& (0+127)
   320     07FD  01F7               	clrf	(__pbssCOMMON+7)& (0+127)
   321     07FE                     end_of_initialization:	
   322                           ;End of C runtime variable initialization code
   323                           
   324     07FE                     __end_of__initialization:
   325     07FE  0020               	movlb	0
   326     07FF  2FF3               	ljmp	_main	;jump to C main() function
   327                           
   328                           	psect	bssCOMMON
   329     0070                     __pbssCOMMON:
   330     0070                     _timestamp:
   331     0070                     	ds	4
   332     0074                     _seed:
   333     0074                     	ds	4
   334                           
   335                           	psect	cstackCOMMON
   336     0000                     __pcstackCOMMON:
   337     0000                     ?_main:
   338     0000                     ??_main:	
   339                           ; 1 bytes @ 0x0
   340                           
   341                           
   342                           	psect	maintext
   343     07F3                     __pmaintext:	
   344                           ; 1 bytes @ 0x0
   345 ;;
   346 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   347 ;;
   348 ;; *************** function _main *****************
   349 ;; Defined at:
   350 ;;		line 34 in file "main.c"
   351 ;; Parameters:    Size  Location     Type
   352 ;;		None
   353 ;; Auto vars:     Size  Location     Type
   354 ;;		None
   355 ;; Return value:  Size  Location     Type
   356 ;;                  1    wreg      void 
   357 ;; Registers used:
   358 ;;		None
   359 ;; Tracked objects:
   360 ;;		On entry : B1F/0
   361 ;;		On exit  : 0/0
   362 ;;		Unchanged: 0/0
   363 ;; Data sizes:     COMMON   BANK0   BANK1
   364 ;;      Params:         0       0       0
   365 ;;      Locals:         0       0       0
   366 ;;      Temps:          0       0       0
   367 ;;      Totals:         0       0       0
   368 ;;Total ram usage:        0 bytes
   369 ;; This function calls:
   370 ;;		Nothing
   371 ;; This function is called by:
   372 ;;		Startup code after reset
   373 ;; This function uses a non-reentrant model
   374 ;;
   375                           
   376     07F3                     _main:	
   377                           ;psect for function _main
   378                           
   379     07F3                     l9:	
   380                           ;incstack = 0
   381                           ; Regs used in _main: []
   382                           ;main.c: 36:   for(;;)
   383                           
   384                           
   385                           ;main.c: 37:   {;main.c: 38:     __nop();
   386     07F3  0000               	nop
   387                           
   388                           ;main.c: 39:   }
   389     07F4  2FF3               	goto	l9
   390     07F5  2801               	ljmp	start
   391     07F6                     __end_of_main:
   392     0000                     ___latbits      equ	0
   393     007E                     btemp           set	126	;btemp
   394     007E                     wtemp0          set	126
   395                           
   396                           	psect	config
   397                           
   398                           ;Config register CONFIG1 @ 0x8007
   399                           ;	Oscillator Selection
   400                           ;	FOSC = INTOSC, INTOSC oscillator: I/O function on CLKIN pin
   401                           ;	Watchdog Timer Enable
   402                           ;	WDTE = OFF, WDT disabled
   403                           ;	Power-up Timer Enable
   404                           ;	PWRTE = OFF, PWRT disabled
   405                           ;	MCLR Pin Function Select
   406                           ;	MCLRE = ON, MCLR/VPP pin function is MCLR
   407                           ;	Flash Program Memory Code Protection
   408                           ;	CP = OFF, Program memory code protection is disabled
   409                           ;	Data Memory Code Protection
   410                           ;	CPD = OFF, Data memory code protection is disabled
   411                           ;	Brown-out Reset Enable
   412                           ;	BOREN = OFF, Brown-out Reset disabled
   413                           ;	Clock Out Enable
   414                           ;	CLKOUTEN = OFF, CLKOUT function is disabled. I/O or oscillator function on the CLKOUT 
      +                          pin
   415                           ;	Internal/External Switchover
   416                           ;	IESO = ON, Internal/External Switchover mode is enabled
   417                           ;	Fail-Safe Clock Monitor Enable
   418                           ;	FCMEN = ON, Fail-Safe Clock Monitor is enabled
   419     8007                     	org	32775
   420     8007  39E4               	dw	14820
   421                           
   422                           ;Config register CONFIG2 @ 0x8008
   423                           ;	Flash Memory Self-Write Protection
   424                           ;	WRT = OFF, Write protection off
   425                           ;	PLL Enable
   426                           ;	PLLEN = ON, 4x PLL enabled
   427                           ;	Stack Overflow/Underflow Reset Enable
   428                           ;	STVREN = ON, Stack Overflow or Underflow will cause a Reset
   429                           ;	Brown-out Reset Voltage Selection
   430                           ;	BORV = LO, Brown-out Reset Voltage (Vbor), low trip point selected.
   431                           ;	In-Circuit Debugger Mode
   432                           ;	DEBUG = OFF, In-Circuit Debugger disabled, ICSPCLK and ICSPDAT are general purpose I/O
      +                           pins
   433                           ;	Low-Voltage Programming Enable
   434                           ;	LVP = ON, Low-voltage programming enabled
   435     8008                     	org	32776
   436     8008  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         8
    Persistent  32
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      0       8
    BANK0            80      0       0
    BANK1            32      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            32      0       0      0.0%
BIGRAM             112      0       0      0.0%
COMMON              14      0       8     57.1%
BANK0               80      0       0      0.0%
BANK1               32      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       8      0.0%


Microchip Technology PIC Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Sat Nov 23 00:18:37 2024

                      l9 07F3                     _main 07F3                     _seed 0074  
                   btemp 007E                     start 0001                    ?_main 0000  
                  wtemp0 007E          __initialization 07F6             __end_of_main 07F6  
                 ??_main 0000  __end_of__initialization 07FE           __pcstackCOMMON 0000  
             __pmaintext 07F3     end_of_initialization 07FE      start_initialization 07F6  
            __pbssCOMMON 0070                ___latbits 0000                _timestamp 0070  
