Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 827be278f53841b5955c3ab4278c9092 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Traffic_light_tb_behav xil_defaultlib.Traffic_light_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Traffic_light
Compiling module xil_defaultlib.Traffic_light_tb
WARNING: [XSIM 43-3368] "C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/Traffic_Light_Controller/Traffic_Light_Controller.srcs/sim_1/new/Traffic_Light_tb.v" Line 56. Negative delay (-1863462912000.000000) treated as 0.
Compiling module xil_defaultlib.glbl
Built simulation snapshot Traffic_light_tb_behav
