#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027111f264f0 .scope module, "full_adder_tb" "full_adder_tb" 2 3;
 .timescale 0 0;
v0000027111f23580_0 .var "a", 0 0;
v0000027111f23620_0 .var "b", 0 0;
v0000027111f236c0_0 .var "cin", 0 0;
v0000027111f23760_0 .net "cout", 0 0, L_0000027111ed6a80;  1 drivers
v0000027111f71da0_0 .net "crr", 0 0, L_0000027111f72af0;  1 drivers
S_0000027111f26680 .scope module, "my_adder" "full_adder" 2 6, 3 1 0, S_0000027111f264f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000027111ed6a80 .functor XOR 1, v0000027111f23580_0, v0000027111f23620_0, v0000027111f236c0_0, C4<0>;
L_0000027111ed6be0 .functor AND 1, v0000027111f23580_0, v0000027111f23620_0, C4<1>, C4<1>;
L_0000027111f72860 .functor AND 1, v0000027111f23580_0, v0000027111f236c0_0, C4<1>, C4<1>;
L_0000027111f72960 .functor AND 1, v0000027111f236c0_0, v0000027111f23620_0, C4<1>, C4<1>;
L_0000027111f72af0 .functor OR 1, L_0000027111ed6be0, L_0000027111f72860, L_0000027111f72960, C4<0>;
v0000027111f147d0_0 .net "a", 0 0, v0000027111f23580_0;  1 drivers
v0000027111ed6540_0 .net "b", 0 0, v0000027111f23620_0;  1 drivers
v0000027111f26810_0 .net "cin", 0 0, v0000027111f236c0_0;  1 drivers
v0000027111f268b0_0 .net "cout", 0 0, L_0000027111ed6a80;  alias, 1 drivers
v0000027111f23300_0 .net "crr", 0 0, L_0000027111f72af0;  alias, 1 drivers
v0000027111f233a0_0 .net "temp1", 0 0, L_0000027111ed6be0;  1 drivers
v0000027111f23440_0 .net "temp2", 0 0, L_0000027111f72860;  1 drivers
v0000027111f234e0_0 .net "temp3", 0 0, L_0000027111f72960;  1 drivers
    .scope S_0000027111f264f0;
T_0 ;
    %vpi_call 2 8 "$monitor", v0000027111f23580_0, v0000027111f23620_0, v0000027111f236c0_0, v0000027111f23760_0, v0000027111f71da0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027111f23580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027111f23620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027111f236c0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027111f23580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027111f23620_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027111f23580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027111f23620_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 15 "$display", "Test completed" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "full_adder_tb.v";
    "full_adder.v";
