// Seed: 2837265612
module module_0;
  wire id_1;
  wire [-1 : 1] id_2;
  parameter id_3 = 1;
endmodule
module module_1 (
    input supply1 id_0
);
  logic id_2;
  ;
  assign id_2 = id_2;
  parameter id_3 = 1;
  module_0 modCall_1 ();
  assign id_2 = 1;
  logic [-1 : 1] id_4;
  ;
endmodule
module module_2 (
    input  uwire id_0,
    output tri   id_1,
    output wire  id_2,
    input  wire  id_3,
    output wor   id_4,
    input  uwire id_5,
    input  wor   id_6
);
  logic [1 'b0 : 1] id_8;
  wire id_9;
  or primCall (id_1, id_3, id_5, id_6, id_8, id_9);
  module_0 modCall_1 ();
endmodule
