Project Informationu:\pt5201\work\tsc\pt5201_spg\detail_design_doc\pgadesign\aes_spg\spglog01.rpt

MAX+plus II Compiler Report File
Version 9.4 12/10/1999
Compiled: 04/04/2000 14:23:35

Copyright (C) 1988-1999 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


SPGLOG01


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

spglog01  EPF6016QC208-3   7        19       0       118         8  %

User Pins:                 7        19       0  



Device-Specific Information:u:\pt5201\work\tsc\pt5201_spg\detail_design_doc\pgadesign\aes_spg\spglog01.rpt
spglog01

***** Logic for device 'spglog01' compiled without errors.




Device: EPF6016QC208-3

FLEX 6000 Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    Enable JTAG Support                        = OFF
    MultiVolt I/O                              = OFF

                                                                                                                         
                                                                                                                         
                      F   R R R       R R R R R R R R R R R R R               R R R R R R R R R R R     R R R R R R R R  
                      R   E E E       E E E E E E E E E E E E E               E E E E E E E E E E E     E E E E E E E E  
                      A   S S S     S S S S S S S S S S S S S S       ^       S S S S S S S S S S S     S S S S S S S S  
                    V M   E E E V   P E E E E E E E E E E E E E ^ V   D       E E E E E E E E E E E V   E E E E E E E E  
                F F 8 E F R R R C   G R R R R R R R R R R R R R D C   A       R R R R R R R R R R R C   R R R R R R R R  
                4 H R R F V V V C G I V V V V V V V V V V V V V C C G T       V V V V V V V V V V V C G V V V V V V V V  
                _ _ E E _ E E E I N N E E E E E E E E E E E E E L I N A H H H E E E E E E E E E E E I N E E E E E E E E  
                M M F F M D D D O D T D D D D D D D D D D D D D K O D 0 0 2 1 D D D D D D D D D D D O D D D D D D D D D  
              ----------------------------------------------------------------------------------------------------------_ 
             / 208 206 204 202 200 198 196 194 192 190 188 186 184 182 180 178 176 174 172 170 168 166 164 162 160 158   |_ 
            /    207 205 203 201 199 197 195 193 191 189 187 185 183 181 179 177 175 173 171 169 167 165 163 161 159 157    | 
      F8_G |  1                                                                                                         156 | RESERVED 
      FH_G |  2                                                                                                         155 | RESERVED 
  RESERVED |  3                                                                                                         154 | RESERVED 
       H10 |  4                                                                                                         153 | RESERVED 
  RESERVED |  5                                                                                                         152 | H9 
      ^nCE |  6                                                                                                         151 | RESERVED 
       GND |  7                                                                                                         150 | ^CONF_DONE 
    VCCINT |  8                                                                                                         149 | VCCIO 
     VCCIO |  9                                                                                                         148 | VCCINT 
  RESERVED | 10                                                                                                         147 | GND 
  RESERVED | 11                                                                                                         146 | RESERVED 
  RESERVED | 12                                                                                                         145 | RESERVED 
  RESERVED | 13                                                                                                         144 | RESERVED 
  RESERVED | 14                                                                                                         143 | RESERVED 
  RESERVED | 15                                                                                                         142 | RESERVED 
  RESERVED | 16                                                                                                         141 | RESERVED 
  RESERVED | 17                                                                                                         140 | RESERVED 
  RESERVED | 18                                                                                                         139 | RESERVED 
  RESERVED | 19                                                                                                         138 | RESERVED 
  RESERVED | 20                                                                                                         137 | RESERVED 
  RESERVED | 21                                                                                                         136 | RESERVED 
  RESERVED | 22                                                                                                         135 | RESERVED 
  RESERVED | 23                                                                                                         134 | RESERVED 
     CLOCK | 24                                                                                                         133 | RESERVED 
       GND | 25                                                                                                         132 | G 
    VCCINT | 26                                                                                                         131 | VCCIO 
     VCCIO | 27                                             EPF6016QC208-3                                              130 | VCCINT 
       GND | 28                                                                                                         129 | GND 
    ADD_in | 29                                                                                                         128 | GND 
  SUBTR_in | 30                                                                                                         127 | H8 
   SAMP_in | 31                                                                                                         126 | H6 
   HREFOUT | 32                                                                                                         125 | H7 
        H4 | 33                                                                                                         124 | RESERVED 
        H5 | 34                                                                                                         123 | RESERVED 
        H3 | 35                                                                                                         122 | RESERVED 
   SAMP_EN | 36                                                                                                         121 | RESERVED 
  RESERVED | 37                                                                                                         120 | RESERVED 
  RESERVED | 38                                                                                                         119 | RESERVED 
  RESERVED | 39                                                                                                         118 | RESERVED 
  RESERVED | 40                                                                                                         117 | RESERVED 
  RESERVED | 41                                                                                                         116 | RESERVED 
  RESERVED | 42                                                                                                         115 | RESERVED 
       GND | 43                                                                                                         114 | RESERVED 
    VCCINT | 44                                                                                                         113 | RESERVED 
     VCCIO | 45                                                                                                         112 | VCCIO 
     ^MSEL | 46                                                                                                         111 | VCCINT 
  RESERVED | 47                                                                                                         110 | GND 
  RESERVED | 48                                                                                                         109 | RESERVED 
  RESERVED | 49                                                                                                         108 | RESERVED 
  RESERVED | 50                                                                                                         107 | RESERVED 
  RESERVED | 51                                                                                                         106 | RESERVED 
  RESERVED | 52                                                                                                         105 | RESERVED 
           |      54  56  58  60  62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104  _| 
            \   53  55  57  59  61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103   | 
             \----------------------------------------------------------------------------------------------------------- 
                R R R R R R R R R G V R R R R R R R R R R R R R ^ G V ^ R R R R R R R R R R R R R R G V R R R R R R R R  
                E E E E E E E E E N C E E E E E E E E E E E E E n N C n E E E E E E E E E E E E E E N C E E E E E E E E  
                S S S S S S S S S D C S S S S S S S S S S S S S C D C S S S S S S S S S S S S S S S D C S S S S S S S S  
                E E E E E E E E E   I E E E E E E E E E E E E E O   I T E E E E E E E E E E E E E E   I E E E E E E E E  
                R R R R R R R R R   O R R R R R R R R R R R R R N   O A R R R R R R R R R R R R R R   O R R R R R R R R  
                V V V V V V V V V     V V V V V V V V V V V V V F     T V V V V V V V V V V V V V V     V V V V V V V V  
                E E E E E E E E E     E E E E E E E E E E E E E I     U E E E E E E E E E E E E E E     E E E E E E E E  
                D D D D D D D D D     D D D D D D D D D D D D D G     S D D D D D D D D D D D D D D     D D D D D D D D  
                                                                                                                         
                                                                                                                         


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:u:\pt5201\work\tsc\pt5201_spg\detail_design_doc\pgadesign\aes_spg\spglog01.rpt
spglog01

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect                  Sync.   Sync.   Left External  Right External  Borrowed LC1
Block   Logic Cells  Driven       Driven       Clocks  Clears   Clear   Load    Interconnect   Interconnect    Inputs
A1      10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    6/22( 27%)      0/4
A4       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    1/22(  4%)      0/4
A6       8/10( 80%)   6/10( 60%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
A13      3/10( 30%)   3/10( 30%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    1/22(  4%)      0/4
B5       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    1/22(  4%)      0/4
B8       1/10( 10%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      0/4
B9       9/10( 90%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    3/22( 13%)      0/4
B11     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    4/22( 18%)      0/4
B15      2/10( 20%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    1/22(  4%)      0/4
C2      10/10(100%)   3/10( 30%)   0/10(  0%)    1/2    0/2      0/1     0/1      6/22( 27%)    8/22( 36%)      0/4
C4       9/10( 90%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      6/22( 27%)    8/22( 36%)      0/4
C6       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
C7       1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    1/22(  4%)      0/4
C8       7/10( 70%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    5/22( 22%)      0/4
C9       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
C10      4/10( 40%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    3/22( 13%)      0/4
C11      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
C17      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      0/4
C19      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      0/4
D1       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      0/4
D3       7/10( 70%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    9/22( 40%)      0/4
D5      10/10(100%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      7/22( 31%)    7/22( 31%)      0/4
D7       3/10( 30%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    5/22( 22%)      0/4
D9       1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
D10      1/10( 10%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
D11      2/10( 20%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
D12      6/10( 60%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
D14      4/10( 40%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
D16      1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
D18      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4


Total dedicated input pins used:                 2/4      ( 50%)
Total I/O pins used:                            24/167    ( 14%)
Total logic cells used:                        118/1320   (  8%)
Average fan-in:                                 3.38/4    ( 84%)
Total fan-in:                                 399/5280    (  7%)

Total input pins required:                       7
Total output pins required:                     19
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    118
Total flipflops required:                       52
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0

Synthesized logic cells:                        43/1320   (  3%)

Logic Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  Total
 A:     10   0   0   1   0   8   0   0   0   0   0   0   3   0   0   0   0   0   0   0   0   0     22
 B:      0   0   0   0   1   0   0   1   9   0  10   0   0   0   2   0   0   0   0   0   0   0     23
 C:      0  10   0   9   0   1   1   7   1   4   1   0   0   0   0   0   1   0   1   0   0   0     36
 D:      1   0   7   0  10   0   3   0   1   1   2   6   0   4   0   1   0   1   0   0   0   0     37
 E:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0
 F:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0

Total:  11  10   7  10  11   9   4   8  11   5  13   6   3   4   2   1   1   1   1   0   0   0    118



Device-Specific Information:u:\pt5201\work\tsc\pt5201_spg\detail_design_doc\pgadesign\aes_spg\spglog01.rpt
spglog01

** INPUTS **

                                               Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  29      -    D    --      INPUT               0    0    0    1  ADD_in
  24      -    -    --      INPUT  G            0    0    0    0  CLOCK
 205      -    A    --      INPUT               0    0    0    1  FRAMEREF
 132      -    -    --      INPUT               0    0    0   13  G
  31      -    D    --      INPUT               0    0    0    1  SAMP_in
  30      -    D    --      INPUT               0    0    0    1  SUBTR_in
 206      -    A    --      INPUT               0    0    0    2  V8REF


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:u:\pt5201\work\tsc\pt5201_spg\detail_design_doc\pgadesign\aes_spg\spglog01.rpt
spglog01

** OUTPUTS **

       Fed By                                  Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 204      -    -    01     OUTPUT           $   0    1    0    0  FF_M
   2      -    A    --     OUTPUT           $   0    1    0    0  FH_G
 207      -    A    --     OUTPUT           $   0    1    0    0  FH_M
 208      -    A    --     OUTPUT           $   0    1    0    0  F4_M
   1      -    A    --     OUTPUT           $   0    1    0    0  F8_G
  32      -    D    --     OUTPUT               0    1    0    0  HREFOUT
 180      -    -    12     OUTPUT           $   0    1    0    0  H0
 178      -    -    13     OUTPUT           $   0    1    0    0  H1
 179      -    -    13     OUTPUT           $   0    1    0    0  H2
  35      -    D    --     OUTPUT               0    1    0    0  H3
  33      -    D    --     OUTPUT               0    1    0    0  H4
  34      -    D    --     OUTPUT               0    1    0    0  H5
 126      -    D    --     OUTPUT               0    1    0    0  H6
 125      -    D    --     OUTPUT               0    1    0    0  H7
 127      -    D    --     OUTPUT               0    1    0    0  H8
 152      -    B    --     OUTPUT               0    1    0    0  H9
   4      -    B    --     OUTPUT               0    1    0    0  H10
  36      -    D    --     OUTPUT               0    1    0    0  SAMP_EN
 198      -    -    04     OUTPUT           $   0    1    0    0  SPGINT


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell


Device-Specific Information:u:\pt5201\work\tsc\pt5201_spg\detail_design_doc\pgadesign\aes_spg\spglog01.rpt
spglog01

** BURIED LOGIC **

                                               Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      1    D    01        DFF   +          1    2    0    6  ADD
   -      3    D    05       AND2    s         0    4    0    1  ADD~1
   -      1    D    05        DFF   +          0    4    0   14  CA2
   -     10    C    02        DFF   +          0    4    0    1  FRAMESECOUT
   -      9    A    01        DFF   +          0    1    0    2  HSECOUT
   -      6    B    05        DFF   +          0    2    0    6  HSEC0
   -      5    B    11        DFF   +          0    3    0    5  HSEC1
   -      7    B    11        DFF   +          0    4    0    4  HSEC2
   -      8    B    11        DFF   +          0    3    0    3  HSEC3
   -      9    B    11        DFF   +          0    3    0    4  HSEC4
   -     10    B    11        DFF   +          0    4    0    3  HSEC5
   -      9    B    09        DFF   +          0    3    0    5  HSEC6
   -      3    B    09        DFF   +          0    4    0    4  HSEC7
   -     10    B    09        DFF   +          0    4    0    3  HSEC8
   -      4    B    09        DFF   +          0    3    0    3  HSEC9
   -      7    B    09        DFF   +          0    4    0    2  HSEC10
   -      6    B    09        DFF   +          0    4    0   24  KASECH
   -      2    C    02        DFF   +          0    3    0   12  KASECV
   -      6    D    11        DFF   +          1    2    0    4  SAMP
   -      8    D    05       AND2    s         0    2    0    2  SAMP~1
   -      1    D    11        DFF   +          1    2    0    4  SUBTR
   -      4    A    01        DFF   +          0    4    0    5  TID0
   -      8    A    06        DFF   +          0    3    0    6  VSEC0
   -      2    A    06        DFF   +          0    4    0    7  VSEC1
   -      9    A    06        DFF   +          0    4    0    7  VSEC2
   -      1    A    06        DFF   +          0    4    0    7  VSEC3
   -      6    A    06        DFF   +          0    4    0    6  VSEC4
   -      8    C    08        DFF   +          0    4    0    8  VSEC5
   -      5    C    08        DFF   +          0    4    0    6  VSEC6
   -      9    C    08        DFF   +          0    4    0    5  VSEC7
   -      2    C    09        DFF   +          0    4    0    8  VSEC8
   -      6    C    06        DFF   +          0    4    0    7  VSEC9
   -      7    C    10        DFF   +          0    4    0    6  VSEC10
   -      6    C    02       AND2    s         0    3    0    2  VSEC11~1
   -      7    C    02       AND2    s         0    4    0    1  VSEC11~2
   -      1    C    02       AND2    s         1    3    0    1  VSEC11~3
   -      6    C    04       AND2    s         0    4    0    1  VSEC11~4
   -      1    C    04       AND2    s         0    4    0    1  VSEC11~5
   -      3    C    10        DFF   +          0    4    0    5  VSEC11
   -      3    C    02        DFF   +          0    4    0    2  V8SECOUT
   -      6    B    15        DFF   +          0    4    1    3  :53
   -      1    B    15        DFF   +          0    3    1    5  :54
   -      6    D    14        DFF   +          0    4    1    6  :55
   -      6    D    16        DFF   +          0    4    1    6  :56
   -      1    D    14        DFF   +          0    3    1   10  :57
   -      6    D    12        DFF   +          0    4    1    7  :58
   -      1    D    12        DFF   +          0    4    1    8  :59
   -      7    D    12        DFF   +          0    3    1    9  :60
   -      6    A    13        DFF   +          0    4    1    8  :61
   -      1    A    13        DFF   +          0    3    1    8  :62
   -      7    A    13        DFF   +          0    2    1    7  :63
   -      2    D    07        DFF   +          0    4    1    0  :64
   -      6    A    04        DFF   +          0    1    1    0  :65
   -      6    D    03        DFF   +          0    4    1    2  :66
   -      7    A    01        DFF   +          1    2    1    0  :67
   -      3    A    01        DFF   +          1    2    1    1  :68
   -      8    A    01        DFF   +          1    2    1    0  :69
   -      2    A    01        DFF   +          1    2    1    1  :70
   -      1    A    01        DFF   +          1    2    1    1  :71
   -      3    D    12       AND2              0    3    0    4  :138
   -      4    D    12       AND2              0    2    0    1  :142
   -      2    D    12       AND2              0    4    0    4  :150
   -      7    D    14       AND2              0    2    0    1  :154
   -      2    D    14       AND2              0    4    0    2  :162
   -     10    D    05        OR2    s         0    3    0    1  ~585~1
   -      5    D    05        OR2    s         1    3    0    1  ~585~2
   -      9    D    05       AND2    s         0    4    0    1  ~585~3
   -      2    B    08       AND2    s         0    2    0    2  ~585~4
   -      3    D    09       AND2    s         0    4    0    1  ~585~5
   -      2    D    10       AND2    s         0    4    0    2  ~585~6
   -      2    D    18        OR2    s         1    2    0    1  ~585~7
   -      4    D    05       AND2    s         0    3    0    1  ~585~8
   -      7    D    05        OR2    s         1    3    0    1  ~585~9
   -      2    D    05       AND2    s         0    4    0    1  ~585~10
   -      6    D    05        OR2    s         1    3    0    1  ~585~11
   -      3    D    03       AND2    s         0    3    0    1  ~585~12
   -      7    D    03        OR2    s         0    4    0    1  ~624~1
   -      8    D    03       AND2    s         0    4    0    1  ~624~2
   -      9    D    03       AND2    s         0    4    0    1  ~624~3
   -      6    D    07       AND2              0    4    0    1  :631
   -      1    D    07        OR2              0    4    0    1  :635
   -      2    D    03       AND2    s         0    2    0    2  ~666~1
   -      1    D    03       AND2              0    4    0    3  :666
   -      4    B    11       AND2              0    3    0    1  :703
   -      6    B    11       AND2              0    4    0    3  :707
   -      3    B    11       AND2              0    3    0    4  :715
   -      2    B    09       AND2              0    2    0    1  :719
   -      8    B    09       AND2              0    4    0    2  :727
   -      2    B    11        OR2    s         1    2    0    1  ~797~1
   -      1    B    11       AND2    s         0    4    0    1  ~797~2
   -      1    B    09       AND2    s         0    4    0    1  ~797~3
   -      7    A    06       AND2              0    2    0    5  :807
   -      4    A    06       AND2              0    2    0    1  :811
   -      3    A    06       AND2              0    3    0    1  :815
   -      6    C    08       AND2              0    4    0    4  :819
   -      1    C    08       AND2              0    2    0    1  :823
   -      7    C    08       AND2              0    3    0    1  :827
   -      3    C    08       AND2              0    4    0    4  :831
   -      2    C    17       AND2              0    2    0    1  :835
   -      1    C    10       AND2              0    3    0    1  :839
   -      6    C    10       AND2              0    4    0    1  :843
   -     10    C    04       AND2    s         0    3    0    2  ~915~1
   -      4    C    04       AND2    s         0    4    0    1  ~915~2
   -      2    C    19       AND2    s         1    1    0    1  ~932~1
   -      7    C    04       AND2    s         0    4    0    1  ~932~2
   -      9    C    04        OR2    s         0    4    0    1  ~933~1
   -      2    C    04       AND2    s         0    2    0    2  ~963~1
   -      3    C    04       AND2    s         0    4    0    2  ~963~2
   -      2    C    07       AND2    s         0    4    0    2  ~1073~1
   -      5    C    11       AND2    s         1    2    0    3  ~1073~2
   -      8    C    02       AND2    s         0    3    0    2  ~1073~3
   -      4    C    02       AND2    s         0    3    0    2  ~1073~4
   -      9    C    02        OR2    s         0    3    0    1  ~1073~5
   -      8    C    04        OR2    s         0    4    0    1  ~1073~6
   -      5    C    02        OR2    s         0    4    0    1  ~1073~7
   -      5    A    01        OR2    s         1    2    0    1  ~1090~1
   -      6    A    01        OR2    s         1    2    0    1  ~1100~1
   -     10    A    01        OR2    s         1    2    0    1  ~1111~1


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell
p = Packed register


Device-Specific Information:u:\pt5201\work\tsc\pt5201_spg\detail_design_doc\pgadesign\aes_spg\spglog01.rpt
spglog01

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       3/ 96(  3%)     9/ 48( 18%)     0/ 48(  0%)    2/20( 10%)      4/20( 20%)     0/20(  0%)
B:       3/ 96(  3%)     8/ 48( 16%)     1/ 48(  2%)    0/20(  0%)      2/20( 10%)     0/20(  0%)
C:       5/ 96(  5%)    19/ 48( 39%)     0/ 48(  0%)    0/20(  0%)      0/20(  0%)     0/20(  0%)
D:      11/ 96( 11%)    13/ 48( 27%)     1/ 48(  2%)    3/20( 15%)      8/20( 40%)     0/20(  0%)
E:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/20(  0%)      0/20(  0%)     0/20(  0%)
F:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/20(  0%)      0/20(  0%)     0/20(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
02:      3/20( 15%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
03:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
05:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      6/20( 30%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
13:      3/20( 15%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
14:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      2/20( 10%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:u:\pt5201\work\tsc\pt5201_spg\detail_design_doc\pgadesign\aes_spg\spglog01.rpt
spglog01

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       52         CLOCK


Device-Specific Information:u:\pt5201\work\tsc\pt5201_spg\detail_design_doc\pgadesign\aes_spg\spglog01.rpt
spglog01

** EQUATIONS **

ADD_in   : INPUT;
CLOCK    : INPUT;
FRAMEREF : INPUT;
G        : INPUT;
SAMP_in  : INPUT;
SUBTR_in : INPUT;
V8REF    : INPUT;

-- Node name is 'ADD' from file "spglog01.tdf" line 63, column 1
-- Equation name is 'ADD', location is LC1_D1, type is buried.
ADD      = DFF( _EQ001, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ001 =  ADD_in &  CA2
         #  ADD & !CA2;

-- Node name is 'ADD~1' from file "spglog01.tdf" line 63, column 1
-- Equation name is 'ADD~1', location is LC3_D5, type is buried.
-- synthesized logic cell 
_LC3_D5  = LCELL( _EQ002);
  _EQ002 =  ADD &  _LC1_D14 &  _LC2_D10 &  _LC6_A13;

-- Node name is 'CA2' from file "spglog01.tdf" line 64, column 1
-- Equation name is 'CA2', location is LC1_D5, type is buried.
CA2      = DFF( _EQ003, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ003 =  _LC3_D9 &  _LC9_D5
         #  _LC3_D9 &  _LC6_D5 & !SAMP;

-- Node name is 'FF_M' from file "spglog01.tdf" line 70, column 1
-- Equation name is 'FF_M', type is output 
FF_M     =  _LC2_A1;

-- Node name is 'FH_G' from file "spglog01.tdf" line 74, column 1
-- Equation name is 'FH_G', type is output 
FH_G     =  _LC7_A1;

-- Node name is 'FH_M' from file "spglog01.tdf" line 76, column 1
-- Equation name is 'FH_M', type is output 
FH_M     =  _LC8_A1;

-- Node name is 'FRAMESECOUT' from file "spglog01.tdf" line 71, column 1
-- Equation name is 'FRAMESECOUT', location is LC10_C2, type is buried.
FRAMESECOUT = DFF( _EQ004, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ004 =  _LC7_C2 &  VSEC8 & !VSEC11
         #  _LC5_C2 & !VSEC8 & !VSEC11;

-- Node name is 'F4_M' from file "spglog01.tdf" line 89, column 1
-- Equation name is 'F4_M', type is output 
F4_M     =  _LC1_A1;

-- Node name is 'F8_G' from file "spglog01.tdf" line 91, column 1
-- Equation name is 'F8_G', type is output 
F8_G     =  _LC3_A1;

-- Node name is 'HREFOUT' from file "spglog01.tdf" line 78, column 1
-- Equation name is 'HREFOUT', type is output 
HREFOUT  =  _LC2_D7;

-- Node name is 'HSECOUT' from file "spglog01.tdf" line 80, column 1
-- Equation name is 'HSECOUT', location is LC9_A1, type is buried.
HSECOUT  = DFF( KASECH, GLOBAL( CLOCK),  VCC,  VCC);

-- Node name is 'HSEC0' from file "spglog01.tdf" line 79, column 5
-- Equation name is 'HSEC0', location is LC6_B5, type is buried.
HSEC0    = DFF( _EQ005, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ005 = !HSEC0 & !KASECH;

-- Node name is 'HSEC1' from file "spglog01.tdf" line 79, column 5
-- Equation name is 'HSEC1', location is LC5_B11, type is buried.
HSEC1    = DFF( _EQ006, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ006 =  HSEC0 & !HSEC1 & !KASECH
         # !HSEC0 &  HSEC1 & !KASECH;

-- Node name is 'HSEC2' from file "spglog01.tdf" line 79, column 5
-- Equation name is 'HSEC2', location is LC7_B11, type is buried.
HSEC2    = DFF( _EQ007, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ007 = !HSEC0 &  HSEC2 & !KASECH
         # !HSEC1 &  HSEC2 & !KASECH
         #  HSEC0 &  HSEC1 & !HSEC2 & !KASECH;

-- Node name is 'HSEC3' from file "spglog01.tdf" line 79, column 5
-- Equation name is 'HSEC3', location is LC8_B11, type is buried.
HSEC3    = DFF( _EQ008, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ008 =  HSEC3 & !KASECH & !_LC4_B11
         # !HSEC3 & !KASECH &  _LC4_B11;

-- Node name is 'HSEC4' from file "spglog01.tdf" line 79, column 5
-- Equation name is 'HSEC4', location is LC9_B11, type is buried.
HSEC4    = DFF( _EQ009, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ009 =  HSEC4 & !KASECH & !_LC6_B11
         # !HSEC4 & !KASECH &  _LC6_B11;

-- Node name is 'HSEC5' from file "spglog01.tdf" line 79, column 5
-- Equation name is 'HSEC5', location is LC10_B11, type is buried.
HSEC5    = DFF( _EQ010, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ010 = !HSEC4 &  HSEC5 & !KASECH
         #  HSEC5 & !KASECH & !_LC6_B11
         #  HSEC4 & !HSEC5 & !KASECH &  _LC6_B11;

-- Node name is 'HSEC6' from file "spglog01.tdf" line 79, column 5
-- Equation name is 'HSEC6', location is LC9_B9, type is buried.
HSEC6    = DFF( _EQ011, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ011 =  HSEC6 & !KASECH & !_LC3_B11
         # !HSEC6 & !KASECH &  _LC3_B11;

-- Node name is 'HSEC7' from file "spglog01.tdf" line 79, column 5
-- Equation name is 'HSEC7', location is LC3_B9, type is buried.
HSEC7    = DFF( _EQ012, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ012 = !HSEC6 &  HSEC7 & !KASECH
         #  HSEC7 & !KASECH & !_LC3_B11
         #  HSEC6 & !HSEC7 & !KASECH &  _LC3_B11;

-- Node name is 'HSEC8' from file "spglog01.tdf" line 79, column 5
-- Equation name is 'HSEC8', location is LC10_B9, type is buried.
HSEC8    = DFF( _EQ013, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ013 =  HSEC8 & !KASECH & !_LC2_B9
         # !HSEC7 &  HSEC8 & !KASECH
         #  HSEC7 & !HSEC8 & !KASECH &  _LC2_B9;

-- Node name is 'HSEC9' from file "spglog01.tdf" line 79, column 5
-- Equation name is 'HSEC9', location is LC4_B9, type is buried.
HSEC9    = DFF( _EQ014, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ014 =  HSEC9 & !KASECH & !_LC8_B9
         # !HSEC9 & !KASECH &  _LC8_B9;

-- Node name is 'HSEC10' from file "spglog01.tdf" line 79, column 5
-- Equation name is 'HSEC10', location is LC7_B9, type is buried.
HSEC10   = DFF( _EQ015, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ015 = !HSEC9 &  HSEC10 & !KASECH
         #  HSEC10 & !KASECH & !_LC8_B9
         #  HSEC9 & !HSEC10 & !KASECH &  _LC8_B9;

-- Node name is 'H0' from file "spglog01.tdf" line 72, column 2
-- Equation name is 'H0', type is output 
H0       =  _LC7_A13;

-- Node name is 'H1' from file "spglog01.tdf" line 72, column 2
-- Equation name is 'H1', type is output 
H1       =  _LC1_A13;

-- Node name is 'H2' from file "spglog01.tdf" line 72, column 2
-- Equation name is 'H2', type is output 
H2       =  _LC6_A13;

-- Node name is 'H3' from file "spglog01.tdf" line 72, column 2
-- Equation name is 'H3', type is output 
H3       =  _LC7_D12;

-- Node name is 'H4' from file "spglog01.tdf" line 72, column 2
-- Equation name is 'H4', type is output 
H4       =  _LC1_D12;

-- Node name is 'H5' from file "spglog01.tdf" line 72, column 2
-- Equation name is 'H5', type is output 
H5       =  _LC6_D12;

-- Node name is 'H6' from file "spglog01.tdf" line 72, column 2
-- Equation name is 'H6', type is output 
H6       =  _LC1_D14;

-- Node name is 'H7' from file "spglog01.tdf" line 72, column 2
-- Equation name is 'H7', type is output 
H7       =  _LC6_D16;

-- Node name is 'H8' from file "spglog01.tdf" line 72, column 2
-- Equation name is 'H8', type is output 
H8       =  _LC6_D14;

-- Node name is 'H9' from file "spglog01.tdf" line 72, column 2
-- Equation name is 'H9', type is output 
H9       =  _LC1_B15;

-- Node name is 'H10' from file "spglog01.tdf" line 72, column 2
-- Equation name is 'H10', type is output 
H10      =  _LC6_B15;

-- Node name is 'KASECH' from file "spglog01.tdf" line 81, column 1
-- Equation name is 'KASECH', location is LC6_B9, type is buried.
KASECH   = DFF( _EQ016, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ016 = !HSEC0 &  _LC1_B9 &  _LC1_B11 &  _LC2_B11;

-- Node name is 'KASECV' from file "spglog01.tdf" line 82, column 1
-- Equation name is 'KASECV', location is LC2_C2, type is buried.
KASECV   = DFF( _EQ017, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ017 =  _LC8_C2 &  _LC9_C4 & !VSEC5;

-- Node name is 'SAMP' from file "spglog01.tdf" line 83, column 1
-- Equation name is 'SAMP', location is LC6_D11, type is buried.
SAMP     = DFF( _EQ018, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ018 =  CA2 &  SAMP_in
         # !CA2 &  SAMP;

-- Node name is 'SAMP_EN' from file "spglog01.tdf" line 84, column 1
-- Equation name is 'SAMP_EN', type is output 
SAMP_EN  =  _LC6_D3;

-- Node name is 'SAMP~1' from file "spglog01.tdf" line 83, column 1
-- Equation name is 'SAMP~1', location is LC8_D5, type is buried.
-- synthesized logic cell 
_LC8_D5  = LCELL( _EQ019);
  _EQ019 =  _LC1_A13 &  _LC1_D12;

-- Node name is 'SPGINT' from file "spglog01.tdf" line 85, column 1
-- Equation name is 'SPGINT', type is output 
SPGINT   =  _LC6_A4;

-- Node name is 'SUBTR' from file "spglog01.tdf" line 86, column 1
-- Equation name is 'SUBTR', location is LC1_D11, type is buried.
SUBTR    = DFF( _EQ020, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ020 =  CA2 &  SUBTR_in
         # !CA2 &  SUBTR;

-- Node name is 'TID0' from file "spglog01.tdf" line 87, column 1
-- Equation name is 'TID0', location is LC4_A1, type is buried.
TID0     = DFF( _EQ021, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ021 =  _LC1_D3 &  _LC2_D10 & !_LC6_A13 & !_LC7_A13;

-- Node name is 'VSEC0' from file "spglog01.tdf" line 93, column 5
-- Equation name is 'VSEC0', location is LC8_A6, type is buried.
VSEC0    = DFF( _EQ022, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ022 =  KASECH & !KASECV & !VSEC0
         # !KASECH &  VSEC0;

-- Node name is 'VSEC1' from file "spglog01.tdf" line 93, column 5
-- Equation name is 'VSEC1', location is LC2_A6, type is buried.
VSEC1    = DFF( _EQ023, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ023 =  KASECH & !KASECV &  VSEC0 & !VSEC1
         # !KASECV & !VSEC0 &  VSEC1
         # !KASECH &  VSEC1;

-- Node name is 'VSEC2' from file "spglog01.tdf" line 93, column 5
-- Equation name is 'VSEC2', location is LC9_A6, type is buried.
VSEC2    = DFF( _EQ024, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ024 = !KASECV & !_LC7_A6 &  VSEC2
         #  KASECH & !KASECV &  _LC7_A6 & !VSEC2
         # !KASECH &  VSEC2;

-- Node name is 'VSEC3' from file "spglog01.tdf" line 93, column 5
-- Equation name is 'VSEC3', location is LC1_A6, type is buried.
VSEC3    = DFF( _EQ025, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ025 = !KASECV & !_LC4_A6 &  VSEC3
         #  KASECH & !KASECV &  _LC4_A6 & !VSEC3
         # !KASECH &  VSEC3;

-- Node name is 'VSEC4' from file "spglog01.tdf" line 93, column 5
-- Equation name is 'VSEC4', location is LC6_A6, type is buried.
VSEC4    = DFF( _EQ026, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ026 = !KASECV & !_LC3_A6 &  VSEC4
         #  KASECH & !KASECV &  _LC3_A6 & !VSEC4
         # !KASECH &  VSEC4;

-- Node name is 'VSEC5' from file "spglog01.tdf" line 93, column 5
-- Equation name is 'VSEC5', location is LC8_C8, type is buried.
VSEC5    = DFF( _EQ027, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ027 = !KASECV & !_LC6_C8 &  VSEC5
         #  KASECH & !KASECV &  _LC6_C8 & !VSEC5
         # !KASECH &  VSEC5;

-- Node name is 'VSEC6' from file "spglog01.tdf" line 93, column 5
-- Equation name is 'VSEC6', location is LC5_C8, type is buried.
VSEC6    = DFF( _EQ028, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ028 = !KASECV & !_LC1_C8 &  VSEC6
         #  KASECH & !KASECV &  _LC1_C8 & !VSEC6
         # !KASECH &  VSEC6;

-- Node name is 'VSEC7' from file "spglog01.tdf" line 93, column 5
-- Equation name is 'VSEC7', location is LC9_C8, type is buried.
VSEC7    = DFF( _EQ029, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ029 = !KASECV & !_LC7_C8 &  VSEC7
         #  KASECH & !KASECV &  _LC7_C8 & !VSEC7
         # !KASECH &  VSEC7;

-- Node name is 'VSEC8' from file "spglog01.tdf" line 93, column 5
-- Equation name is 'VSEC8', location is LC2_C9, type is buried.
VSEC8    = DFF( _EQ030, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ030 = !KASECV & !_LC3_C8 &  VSEC8
         #  KASECH & !KASECV &  _LC3_C8 & !VSEC8
         # !KASECH &  VSEC8;

-- Node name is 'VSEC9' from file "spglog01.tdf" line 93, column 5
-- Equation name is 'VSEC9', location is LC6_C6, type is buried.
VSEC9    = DFF( _EQ031, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ031 = !KASECV & !_LC2_C17 &  VSEC9
         #  KASECH & !KASECV &  _LC2_C17 & !VSEC9
         # !KASECH &  VSEC9;

-- Node name is 'VSEC10' from file "spglog01.tdf" line 93, column 5
-- Equation name is 'VSEC10', location is LC7_C10, type is buried.
VSEC10   = DFF( _EQ032, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ032 = !KASECV & !_LC1_C10 &  VSEC10
         #  KASECH & !KASECV &  _LC1_C10 & !VSEC10
         # !KASECH &  VSEC10;

-- Node name is 'VSEC11~1' from file "spglog01.tdf" line 93, column 5
-- Equation name is 'VSEC11~1', location is LC6_C2, type is buried.
-- synthesized logic cell 
_LC6_C2  = LCELL( _EQ033);
  _EQ033 = !VSEC0 &  VSEC2 &  VSEC9;

-- Node name is 'VSEC11~2' from file "spglog01.tdf" line 93, column 5
-- Equation name is 'VSEC11~2', location is LC7_C2, type is buried.
-- synthesized logic cell 
_LC7_C2  = LCELL( _EQ034);
  _EQ034 =  _LC2_C7 &  _LC5_C11 &  _LC6_C2 & !VSEC5;

-- Node name is 'VSEC11~3' from file "spglog01.tdf" line 93, column 5
-- Equation name is 'VSEC11~3', location is LC1_C2, type is buried.
-- synthesized logic cell 
_LC1_C2  = LCELL( _EQ035);
  _EQ035 =  G &  _LC6_C2 &  VSEC1 &  VSEC3;

-- Node name is 'VSEC11~4' from file "spglog01.tdf" line 93, column 5
-- Equation name is 'VSEC11~4', location is LC6_C4, type is buried.
-- synthesized logic cell 
_LC6_C4  = LCELL( _EQ036);
  _EQ036 =  _LC2_C4 & !VSEC0 &  VSEC4 &  VSEC9;

-- Node name is 'VSEC11~5' from file "spglog01.tdf" line 93, column 5
-- Equation name is 'VSEC11~5', location is LC1_C4, type is buried.
-- synthesized logic cell 
_LC1_C4  = LCELL( _EQ037);
  _EQ037 =  _LC7_A6 &  _LC10_C4 & !VSEC9 &  VSEC10;

-- Node name is 'VSEC11' from file "spglog01.tdf" line 93, column 5
-- Equation name is 'VSEC11', location is LC3_C10, type is buried.
VSEC11   = DFF( _EQ038, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ038 = !KASECH &  VSEC11
         # !KASECV & !_LC6_C10 &  VSEC11
         #  KASECH & !KASECV &  _LC6_C10 & !VSEC11;

-- Node name is 'V8SECOUT' from file "spglog01.tdf" line 92, column 1
-- Equation name is 'V8SECOUT', location is LC3_C2, type is buried.
V8SECOUT = DFF( _EQ039, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ039 =  _LC3_C4 &  _LC4_C2 & !VSEC8 & !VSEC11;

-- Node name is ':53' from file "spglog01.tdf" line 72, column 2
-- Equation name is '_LC6_B15', type is buried 
_LC6_B15 = DFF( _EQ040, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ040 = !CA2 & !_LC1_B15 &  _LC6_B15
         # !CA2 & !_LC2_D14 &  _LC6_B15
         # !CA2 &  _LC1_B15 &  _LC2_D14 & !_LC6_B15;

-- Node name is ':54' from file "spglog01.tdf" line 72, column 2
-- Equation name is '_LC1_B15', type is buried 
_LC1_B15 = DFF( _EQ041, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ041 = !CA2 &  _LC1_B15 & !_LC2_D14
         # !CA2 & !_LC1_B15 &  _LC2_D14;

-- Node name is ':55' from file "spglog01.tdf" line 72, column 2
-- Equation name is '_LC6_D14', type is buried 
_LC6_D14 = DFF( _EQ042, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ042 = !CA2 &  _LC6_D14 & !_LC6_D16
         # !CA2 &  _LC6_D14 & !_LC7_D14
         # !CA2 & !_LC6_D14 &  _LC6_D16 &  _LC7_D14;

-- Node name is ':56' from file "spglog01.tdf" line 72, column 2
-- Equation name is '_LC6_D16', type is buried 
_LC6_D16 = DFF( _EQ043, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ043 = !CA2 & !_LC1_D14 &  _LC6_D16
         # !CA2 & !_LC2_D12 &  _LC6_D16
         # !CA2 &  _LC1_D14 &  _LC2_D12 & !_LC6_D16;

-- Node name is ':57' from file "spglog01.tdf" line 72, column 2
-- Equation name is '_LC1_D14', type is buried 
_LC1_D14 = DFF( _EQ044, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ044 = !CA2 &  _LC1_D14 & !_LC2_D12
         # !CA2 & !_LC1_D14 &  _LC2_D12;

-- Node name is ':58' from file "spglog01.tdf" line 72, column 2
-- Equation name is '_LC6_D12', type is buried 
_LC6_D12 = DFF( _EQ045, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ045 = !CA2 & !_LC1_D12 &  _LC6_D12
         # !CA2 & !_LC4_D12 &  _LC6_D12
         # !CA2 &  _LC1_D12 &  _LC4_D12 & !_LC6_D12;

-- Node name is ':59' from file "spglog01.tdf" line 72, column 2
-- Equation name is '_LC1_D12', type is buried 
_LC1_D12 = DFF( _EQ046, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ046 = !CA2 &  _LC1_D12 & !_LC7_D12
         # !CA2 &  _LC1_D12 & !_LC3_D12
         # !CA2 & !_LC1_D12 &  _LC3_D12 &  _LC7_D12;

-- Node name is ':60' from file "spglog01.tdf" line 72, column 2
-- Equation name is '_LC7_D12', type is buried 
_LC7_D12 = DFF( _EQ047, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ047 = !CA2 & !_LC3_D12 &  _LC7_D12
         # !CA2 &  _LC3_D12 & !_LC7_D12;

-- Node name is ':61' from file "spglog01.tdf" line 72, column 2
-- Equation name is '_LC6_A13', type is buried 
_LC6_A13 = DFF( _EQ048, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ048 = !CA2 &  _LC6_A13 & !_LC7_A13
         # !CA2 & !_LC1_A13 &  _LC6_A13
         # !CA2 &  _LC1_A13 & !_LC6_A13 &  _LC7_A13;

-- Node name is ':62' from file "spglog01.tdf" line 72, column 2
-- Equation name is '_LC1_A13', type is buried 
_LC1_A13 = DFF( _EQ049, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ049 = !CA2 & !_LC1_A13 &  _LC7_A13
         # !CA2 &  _LC1_A13 & !_LC7_A13;

-- Node name is ':63' from file "spglog01.tdf" line 72, column 2
-- Equation name is '_LC7_A13', type is buried 
_LC7_A13 = DFF( _EQ050, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ050 = !CA2 & !_LC7_A13;

-- Node name is ':64' from file "spglog01.tdf" line 78, column 1
-- Equation name is '_LC2_D7', type is buried 
_LC2_D7  = DFF( _EQ051, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ051 =  _LC1_D7 &  _LC2_B8
         #  _LC2_B8 &  _LC6_D14
         #  _LC1_D3;

-- Node name is ':65' from file "spglog01.tdf" line 85, column 1
-- Equation name is '_LC6_A4', type is buried 
_LC6_A4  = DFF( _LC1_D3, GLOBAL( CLOCK),  VCC,  VCC);

-- Node name is ':66' from file "spglog01.tdf" line 84, column 1
-- Equation name is '_LC6_D3', type is buried 
_LC6_D3  = DFF( _EQ052, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ052 =  _LC6_D3 &  _LC7_A13
         #  _LC6_A13 &  _LC6_D3
         #  _LC6_D3 & !_LC9_D3
         # !_LC6_A13 & !_LC6_D3 & !_LC7_A13 &  _LC9_D3;

-- Node name is ':67' from file "spglog01.tdf" line 74, column 1
-- Equation name is '_LC7_A1', type is buried 
_LC7_A1  = DFF( _EQ053, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ053 = !G &  HSECOUT
         #  G &  TID0;

-- Node name is ':68' from file "spglog01.tdf" line 91, column 1
-- Equation name is '_LC3_A1', type is buried 
_LC3_A1  = DFF( _EQ054, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ054 = !G &  V8SECOUT
         #  G &  _LC5_A1;

-- Node name is ':69' from file "spglog01.tdf" line 76, column 1
-- Equation name is '_LC8_A1', type is buried 
_LC8_A1  = DFF( _EQ055, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ055 =  G &  HSECOUT
         # !G &  TID0;

-- Node name is ':70' from file "spglog01.tdf" line 70, column 1
-- Equation name is '_LC2_A1', type is buried 
_LC2_A1  = DFF( _EQ056, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ056 =  FRAMESECOUT &  G
         # !G &  _LC10_A1;

-- Node name is ':71' from file "spglog01.tdf" line 89, column 1
-- Equation name is '_LC1_A1', type is buried 
_LC1_A1  = DFF( _EQ057, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ057 =  G &  V8SECOUT
         # !G &  _LC6_A1;

-- Node name is ':138' from file "spglog01.tdf" line 121, column 10
-- Equation name is '_LC3_D12', type is buried 
_LC3_D12 = LCELL( _EQ058);
  _EQ058 =  _LC1_A13 &  _LC6_A13 &  _LC7_A13;

-- Node name is ':142' from file "spglog01.tdf" line 121, column 10
-- Equation name is '_LC4_D12', type is buried 
_LC4_D12 = LCELL( _EQ059);
  _EQ059 =  _LC3_D12 &  _LC7_D12;

-- Node name is ':150' from file "spglog01.tdf" line 121, column 10
-- Equation name is '_LC2_D12', type is buried 
_LC2_D12 = LCELL( _EQ060);
  _EQ060 =  _LC1_D12 &  _LC3_D12 &  _LC6_D12 &  _LC7_D12;

-- Node name is ':154' from file "spglog01.tdf" line 121, column 10
-- Equation name is '_LC7_D14', type is buried 
_LC7_D14 = LCELL( _EQ061);
  _EQ061 =  _LC1_D14 &  _LC2_D12;

-- Node name is ':162' from file "spglog01.tdf" line 121, column 10
-- Equation name is '_LC2_D14', type is buried 
_LC2_D14 = LCELL( _EQ062);
  _EQ062 =  _LC1_D14 &  _LC2_D12 &  _LC6_D14 &  _LC6_D16;

-- Node name is '~585~1' from file "spglog01.tdf" line 140, column 6
-- Equation name is '~585~1', location is LC10_D5, type is buried.
-- synthesized logic cell 
_LC10_D5 = LCELL( _EQ063);
  _EQ063 = !ADD & !SUBTR
         #  SAMP;

-- Node name is '~585~2' from file "spglog01.tdf" line 140, column 6
-- Equation name is '~585~2', location is LC5_D5, type is buried.
-- synthesized logic cell 
_LC5_D5  = LCELL( _EQ064);
  _EQ064 =  G &  _LC6_A13 &  _LC7_D12 &  _LC10_D5
         # !G & !_LC6_A13 & !_LC7_D12 &  _LC10_D5;

-- Node name is '~585~3' from file "spglog01.tdf" line 140, column 6
-- Equation name is '~585~3', location is LC9_D5, type is buried.
-- synthesized logic cell 
_LC9_D5  = LCELL( _EQ065);
  _EQ065 = !_LC1_D14 &  _LC5_D5 &  _LC6_D12 &  _LC8_D5;

-- Node name is '~585~4' from file "spglog01.tdf" line 140, column 6
-- Equation name is '~585~4', location is LC2_B8, type is buried.
-- synthesized logic cell 
_LC2_B8  = LCELL( _EQ066);
  _EQ066 =  _LC1_B15 &  _LC6_B15;

-- Node name is '~585~5' from file "spglog01.tdf" line 140, column 6
-- Equation name is '~585~5', location is LC3_D9, type is buried.
-- synthesized logic cell 
_LC3_D9  = LCELL( _EQ067);
  _EQ067 =  _LC2_B8 & !_LC6_D14 &  _LC6_D16 & !_LC7_A13;

-- Node name is '~585~6' from file "spglog01.tdf" line 140, column 6
-- Equation name is '~585~6', location is LC2_D10, type is buried.
-- synthesized logic cell 
_LC2_D10 = LCELL( _EQ068);
  _EQ068 = !_LC1_A13 & !_LC1_D12 & !_LC6_D12 & !_LC7_D12;

-- Node name is '~585~7' from file "spglog01.tdf" line 140, column 6
-- Equation name is '~585~7', location is LC2_D18, type is buried.
-- synthesized logic cell 
_LC2_D18 = LCELL( _EQ069);
  _EQ069 = !G &  _LC1_A13 & !_LC1_D12
         #  G & !_LC1_A13 &  _LC1_D12;

-- Node name is '~585~8' from file "spglog01.tdf" line 140, column 6
-- Equation name is '~585~8', location is LC4_D5, type is buried.
-- synthesized logic cell 
_LC4_D5  = LCELL( _EQ070);
  _EQ070 = !ADD &  _LC2_D18 &  SUBTR;

-- Node name is '~585~9' from file "spglog01.tdf" line 140, column 6
-- Equation name is '~585~9', location is LC7_D5, type is buried.
-- synthesized logic cell 
_LC7_D5  = LCELL( _EQ071);
  _EQ071 =  _LC4_D5
         #  ADD & !G &  _LC8_D5;

-- Node name is '~585~10' from file "spglog01.tdf" line 140, column 6
-- Equation name is '~585~10', location is LC2_D5, type is buried.
-- synthesized logic cell 
_LC2_D5  = LCELL( _EQ072);
  _EQ072 = !_LC1_D14 & !_LC6_A13 &  _LC6_D12 &  _LC7_D12;

-- Node name is '~585~11' from file "spglog01.tdf" line 140, column 6
-- Equation name is '~585~11', location is LC6_D5, type is buried.
-- synthesized logic cell 
_LC6_D5  = LCELL( _EQ073);
  _EQ073 =  G &  _LC3_D5
         #  _LC2_D5 &  _LC7_D5;

-- Node name is '~585~12' from file "spglog01.tdf" line 140, column 6
-- Equation name is '~585~12', location is LC3_D3, type is buried.
-- synthesized logic cell 
_LC3_D3  = LCELL( _EQ074);
  _EQ074 = !_LC1_A13 & !_LC1_D12 & !_LC7_D12;

-- Node name is '~624~1' from file "spglog01.tdf" line 146, column 9
-- Equation name is '~624~1', location is LC7_D3, type is buried.
-- synthesized logic cell 
_LC7_D3  = LCELL( _EQ075);
  _EQ075 = !_LC6_D3
         # !ADD &  SAMP & !SUBTR;

-- Node name is '~624~2' from file "spglog01.tdf" line 146, column 9
-- Equation name is '~624~2', location is LC8_D3, type is buried.
-- synthesized logic cell 
_LC8_D3  = LCELL( _EQ076);
  _EQ076 =  _LC1_B15 &  _LC6_D12 &  _LC6_D14 &  _LC7_D3;

-- Node name is '~624~3' from file "spglog01.tdf" line 146, column 9
-- Equation name is '~624~3', location is LC9_D3, type is buried.
-- synthesized logic cell 
_LC9_D3  = LCELL( _EQ077);
  _EQ077 =  _LC1_D14 &  _LC2_D3 &  _LC3_D3 &  _LC8_D3;

-- Node name is ':631' from file "spglog01.tdf" line 150, column 20
-- Equation name is '_LC6_D7', type is buried 
_LC6_D7  = LCELL( _EQ078);
  _EQ078 =  _LC1_A13 &  _LC1_D12 &  _LC6_A13 &  _LC7_D12;

-- Node name is ':635' from file "spglog01.tdf" line 150, column 20
-- Equation name is '_LC1_D7', type is buried 
_LC1_D7  = LCELL( _EQ079);
  _EQ079 =  _LC6_D12 &  _LC6_D16
         #  _LC1_D14 &  _LC6_D16
         #  _LC6_D7 &  _LC6_D16;

-- Node name is '~666~1' from file "spglog01.tdf" line 150, column 37
-- Equation name is '~666~1', location is LC2_D3, type is buried.
-- synthesized logic cell 
_LC2_D3  = LCELL( _EQ080);
  _EQ080 = !_LC6_B15 & !_LC6_D16;

-- Node name is ':666' from file "spglog01.tdf" line 150, column 37
-- Equation name is '_LC1_D3', type is buried 
_LC1_D3  = LCELL( _EQ081);
  _EQ081 = !_LC1_B15 & !_LC1_D14 &  _LC2_D3 & !_LC6_D14;

-- Node name is ':703' from file "spglog01.tdf" line 167, column 16
-- Equation name is '_LC4_B11', type is buried 
_LC4_B11 = LCELL( _EQ082);
  _EQ082 =  HSEC0 &  HSEC1 &  HSEC2;

-- Node name is ':707' from file "spglog01.tdf" line 167, column 16
-- Equation name is '_LC6_B11', type is buried 
_LC6_B11 = LCELL( _EQ083);
  _EQ083 =  HSEC0 &  HSEC1 &  HSEC2 &  HSEC3;

-- Node name is ':715' from file "spglog01.tdf" line 167, column 16
-- Equation name is '_LC3_B11', type is buried 
_LC3_B11 = LCELL( _EQ084);
  _EQ084 =  HSEC4 &  HSEC5 &  _LC6_B11;

-- Node name is ':719' from file "spglog01.tdf" line 167, column 16
-- Equation name is '_LC2_B9', type is buried 
_LC2_B9  = LCELL( _EQ085);
  _EQ085 =  HSEC6 &  _LC3_B11;

-- Node name is ':727' from file "spglog01.tdf" line 167, column 16
-- Equation name is '_LC8_B9', type is buried 
_LC8_B9  = LCELL( _EQ086);
  _EQ086 =  HSEC6 &  HSEC7 &  HSEC8 &  _LC3_B11;

-- Node name is '~797~1' from file "spglog01.tdf" line 172, column 8
-- Equation name is '~797~1', location is LC2_B11, type is buried.
-- synthesized logic cell 
_LC2_B11 = LCELL( _EQ087);
  _EQ087 = !G &  HSEC2 &  HSEC3
         #  G & !HSEC2 & !HSEC3;

-- Node name is '~797~2' from file "spglog01.tdf" line 172, column 8
-- Equation name is '~797~2', location is LC1_B11, type is buried.
-- synthesized logic cell 
_LC1_B11 = LCELL( _EQ088);
  _EQ088 =  HSEC1 &  HSEC4 &  HSEC5 &  HSEC10;

-- Node name is '~797~3' from file "spglog01.tdf" line 172, column 8
-- Equation name is '~797~3', location is LC1_B9, type is buried.
-- synthesized logic cell 
_LC1_B9  = LCELL( _EQ089);
  _EQ089 = !HSEC6 &  HSEC7 & !HSEC8 &  HSEC9;

-- Node name is ':807' from file "spglog01.tdf" line 182, column 18
-- Equation name is '_LC7_A6', type is buried 
_LC7_A6  = LCELL( _EQ090);
  _EQ090 =  VSEC0 &  VSEC1;

-- Node name is ':811' from file "spglog01.tdf" line 182, column 18
-- Equation name is '_LC4_A6', type is buried 
_LC4_A6  = LCELL( _EQ091);
  _EQ091 =  _LC7_A6 &  VSEC2;

-- Node name is ':815' from file "spglog01.tdf" line 182, column 18
-- Equation name is '_LC3_A6', type is buried 
_LC3_A6  = LCELL( _EQ092);
  _EQ092 =  _LC7_A6 &  VSEC2 &  VSEC3;

-- Node name is ':819' from file "spglog01.tdf" line 182, column 18
-- Equation name is '_LC6_C8', type is buried 
_LC6_C8  = LCELL( _EQ093);
  _EQ093 =  _LC7_A6 &  VSEC2 &  VSEC3 &  VSEC4;

-- Node name is ':823' from file "spglog01.tdf" line 182, column 18
-- Equation name is '_LC1_C8', type is buried 
_LC1_C8  = LCELL( _EQ094);
  _EQ094 =  _LC6_C8 &  VSEC5;

-- Node name is ':827' from file "spglog01.tdf" line 182, column 18
-- Equation name is '_LC7_C8', type is buried 
_LC7_C8  = LCELL( _EQ095);
  _EQ095 =  _LC6_C8 &  VSEC5 &  VSEC6;

-- Node name is ':831' from file "spglog01.tdf" line 182, column 18
-- Equation name is '_LC3_C8', type is buried 
_LC3_C8  = LCELL( _EQ096);
  _EQ096 =  _LC6_C8 &  VSEC5 &  VSEC6 &  VSEC7;

-- Node name is ':835' from file "spglog01.tdf" line 182, column 18
-- Equation name is '_LC2_C17', type is buried 
_LC2_C17 = LCELL( _EQ097);
  _EQ097 =  _LC3_C8 &  VSEC8;

-- Node name is ':839' from file "spglog01.tdf" line 182, column 18
-- Equation name is '_LC1_C10', type is buried 
_LC1_C10 = LCELL( _EQ098);
  _EQ098 =  _LC3_C8 &  VSEC8 &  VSEC9;

-- Node name is ':843' from file "spglog01.tdf" line 182, column 18
-- Equation name is '_LC6_C10', type is buried 
_LC6_C10 = LCELL( _EQ099);
  _EQ099 =  _LC3_C8 &  VSEC8 &  VSEC9 &  VSEC10;

-- Node name is '~915~1' from file "spglog01.tdf" line 190, column 33
-- Equation name is '~915~1', location is LC10_C4, type is buried.
-- synthesized logic cell 
_LC10_C4 = LCELL( _EQ100);
  _EQ100 =  _LC5_C11 & !VSEC4 &  VSEC7;

-- Node name is '~915~2' from file "spglog01.tdf" line 190, column 33
-- Equation name is '~915~2', location is LC4_C4, type is buried.
-- synthesized logic cell 
_LC4_C4  = LCELL( _EQ101);
  _EQ101 =  VSEC1 &  VSEC8 & !VSEC10 &  VSEC11;

-- Node name is '~932~1' from file "spglog01.tdf" line 191, column 33
-- Equation name is '~932~1', location is LC2_C19, type is buried.
-- synthesized logic cell 
_LC2_C19 = LCELL( _EQ102);
  _EQ102 =  G &  VSEC3;

-- Node name is '~932~2' from file "spglog01.tdf" line 191, column 33
-- Equation name is '~932~2', location is LC7_C4, type is buried.
-- synthesized logic cell 
_LC7_C4  = LCELL( _EQ103);
  _EQ103 =  _LC2_C19 & !VSEC6 & !VSEC8 & !VSEC11;

-- Node name is '~933~1' from file "spglog01.tdf" line 191, column 8
-- Equation name is '~933~1', location is LC9_C4, type is buried.
-- synthesized logic cell 
_LC9_C4  = LCELL( _EQ104);
  _EQ104 =  _LC2_C7 &  _LC7_C4
         #  _LC4_C4 &  _LC10_C4;

-- Node name is '~963~1' from file "spglog01.tdf" line 199, column 13
-- Equation name is '~963~1', location is LC2_C4, type is buried.
-- synthesized logic cell 
_LC2_C4  = LCELL( _EQ105);
  _EQ105 = !VSEC7 & !VSEC10;

-- Node name is '~963~2' from file "spglog01.tdf" line 199, column 13
-- Equation name is '~963~2', location is LC3_C4, type is buried.
-- synthesized logic cell 
_LC3_C4  = LCELL( _EQ106);
  _EQ106 =  _LC2_C4 & !VSEC4 & !VSEC5 & !VSEC6;

-- Node name is '~1073~1' from file "spglog01.tdf" line 224, column 13
-- Equation name is '~1073~1', location is LC2_C7, type is buried.
-- synthesized logic cell 
_LC2_C7  = LCELL( _EQ107);
  _EQ107 = !VSEC1 &  VSEC4 & !VSEC7 &  VSEC10;

-- Node name is '~1073~2' from file "spglog01.tdf" line 224, column 13
-- Equation name is '~1073~2', location is LC5_C11, type is buried.
-- synthesized logic cell 
_LC5_C11 = LCELL( _EQ108);
  _EQ108 = !G & !VSEC3 &  VSEC6;

-- Node name is '~1073~3' from file "spglog01.tdf" line 224, column 13
-- Equation name is '~1073~3', location is LC8_C2, type is buried.
-- synthesized logic cell 
_LC8_C2  = LCELL( _EQ109);
  _EQ109 =  VSEC0 & !VSEC2 & !VSEC9;

-- Node name is '~1073~4' from file "spglog01.tdf" line 224, column 13
-- Equation name is '~1073~4', location is LC4_C2, type is buried.
-- synthesized logic cell 
_LC4_C2  = LCELL( _EQ110);
  _EQ110 =  _LC8_C2 & !VSEC1 & !VSEC3;

-- Node name is '~1073~5' from file "spglog01.tdf" line 224, column 13
-- Equation name is '~1073~5', location is LC9_C2, type is buried.
-- synthesized logic cell 
_LC9_C2  = LCELL( _EQ111);
  _EQ111 =  _LC1_C2 &  _LC3_C4
         #  _LC3_C4 &  _LC4_C2;

-- Node name is '~1073~6' from file "spglog01.tdf" line 224, column 13
-- Equation name is '~1073~6', location is LC8_C4, type is buried.
-- synthesized logic cell 
_LC8_C4  = LCELL( _EQ112);
  _EQ112 =  _LC5_C11 &  _LC6_C4 &  VSEC1
         #  _LC1_C4;

-- Node name is '~1073~7' from file "spglog01.tdf" line 224, column 13
-- Equation name is '~1073~7', location is LC5_C2, type is buried.
-- synthesized logic cell 
_LC5_C2  = LCELL( _EQ113);
  _EQ113 =  _LC9_C2
         #  _LC8_C4 & !VSEC2 &  VSEC5;

-- Node name is '~1090~1' from file "spglog01.tdf" line 239, column 8
-- Equation name is '~1090~1', location is LC5_A1, type is buried.
-- synthesized logic cell 
_LC5_A1  = LCELL( _EQ114);
  _EQ114 =  TID0 &  V8REF
         #  _LC3_A1 & !TID0;

-- Node name is '~1100~1' from file "spglog01.tdf" line 243, column 8
-- Equation name is '~1100~1', location is LC6_A1, type is buried.
-- synthesized logic cell 
_LC6_A1  = LCELL( _EQ115);
  _EQ115 =  _LC1_A1 & !TID0
         #  TID0 &  V8REF;

-- Node name is '~1111~1' from file "spglog01.tdf" line 266, column 8
-- Equation name is '~1111~1', location is LC10_A1, type is buried.
-- synthesized logic cell 
_LC10_A1 = LCELL( _EQ116);
  _EQ116 = !FRAMEREF &  TID0
         #  _LC2_A1 & !TID0;



Project Informationu:\pt5201\work\tsc\pt5201_spg\detail_design_doc\pgadesign\aes_spg\spglog01.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX6000' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:03
   Partitioner                            00:00:01
   Fitter                                 00:00:32
   Timing SNF Extractor                   00:00:02
   Assembler                              00:00:04
   --------------------------             --------
   Total Time                             00:00:44


Memory Allocated
-----------------

Peak memory allocated during compilation  = 21,015K
