#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e7662b11e0 .scope module, "SYS_TOP" "SYS_TOP" 2 61;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ref_clk";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "UART_clk";
    .port_info 3 /INPUT 1 "RX_IN";
    .port_info 4 /OUTPUT 1 "TX_OUT";
    .port_info 5 /OUTPUT 1 "parity_error";
    .port_info 6 /OUTPUT 1 "framing_error";
P_000001e766244150 .param/l "Address_width" 0 2 62, C4<00000000000000000000000000000100>;
P_000001e766244188 .param/l "Data_width" 0 2 62, C4<00000000000000000000000000001000>;
P_000001e7662441c0 .param/l "Depth" 0 2 62, C4<00000000000000000000000000001000>;
P_000001e7662441f8 .param/l "NUM_STAGES" 0 2 62, C4<00000000000000000000000000000010>;
L_000001e76637a900 .functor NOT 1, v000001e7663a7f00_0, C4<0>, C4<0>, C4<0>;
v000001e7664206d0_0 .net "ALU_EN_internal", 0 0, v000001e766311b80_0;  1 drivers
v000001e76641fc30_0 .net "ALU_FUN_internal", 3 0, v000001e766312d00_0;  1 drivers
v000001e76641e8d0_0 .net "ALU_OUT_internal", 7 0, v000001e7663be300_0;  1 drivers
v000001e76641df70_0 .net "ALU_clk_internal", 0 0, L_000001e766379b00;  1 drivers
v000001e76641f550_0 .net "Address_internal", 3 0, v000001e766312300_0;  1 drivers
v000001e76641efb0_0 .net "CLK_EN_internal", 0 0, v000001e766313160_0;  1 drivers
v000001e76641f190_0 .net "OUT_VALID_internal", 0 0, v000001e7663bf480_0;  1 drivers
v000001e76641f2d0_0 .net "REG0_internal", 7 0, L_000001e766379080;  1 drivers
v000001e76641e650_0 .net "REG1_internal", 7 0, L_000001e7663798d0;  1 drivers
v000001e766312a80_2 .array/port v000001e766312a80, 2;
v000001e76641ea10_0 .net "REG2_internal", 7 0, v000001e766312a80_2;  1 drivers
v000001e766312a80_3 .array/port v000001e766312a80, 3;
v000001e76641f910_0 .net "REG3_internal", 7 0, v000001e766312a80_3;  1 drivers
o000001e7663c6778 .functor BUFZ 1, C4<z>; HiZ drive
v000001e76641eab0_0 .net "RST", 0 0, o000001e7663c6778;  0 drivers
o000001e7663c6f58 .functor BUFZ 1, C4<z>; HiZ drive
v000001e7664201d0_0 .net "RX_IN", 0 0, o000001e7663c6f58;  0 drivers
v000001e76641fd70_0 .net "RX_P_DATA_internal", 7 0, v000001e7664167b0_0;  1 drivers
v000001e766420130_0 .net "RX_clock_div_ratio_internal", 2 0, v000001e766312120_0;  1 drivers
v000001e766420270_0 .net "RX_d_valid_SYNC_internal", 0 0, v000001e7663a32e0_0;  1 drivers
v000001e76641fa50_0 .net "RX_data_valid_internal", 0 0, v000001e766416530_0;  1 drivers
v000001e766420310_0 .net "RX_p_data_SYNC_internal", 7 0, v000001e7663a23e0_0;  1 drivers
v000001e76641fcd0_0 .net "RdData_valid_internal", 0 0, v000001e766312260_0;  1 drivers
v000001e76641ebf0_0 .net "RdEN_internal", 0 0, v000001e766417070_0;  1 drivers
v000001e76641ec90_0 .net "Rd_data_internal", 7 0, v000001e766311fe0_0;  1 drivers
v000001e76641f370_0 .net "Rdata_internal", 7 0, v000001e7663a8040_0;  1 drivers
o000001e7663c4c48 .functor BUFZ 1, C4<z>; HiZ drive
v000001e76641edd0_0 .net "Ref_clk", 0 0, o000001e7663c4c48;  0 drivers
v000001e76641feb0_0 .net "Rempty_internal", 0 0, v000001e7663a7f00_0;  1 drivers
v000001e76641ef10_0 .net "Rinc_internal", 0 0, v000001e7663121c0_0;  1 drivers
v000001e76641f410_0 .net "SYNC_RST_domain_1", 0 0, v000001e766312bc0_0;  1 drivers
v000001e76641f690_0 .net "SYNC_RST_domain_2", 0 0, v000001e766312c60_0;  1 drivers
v000001e76641f730_0 .net "TX_OUT", 0 0, v000001e76641db40_0;  1 drivers
v000001e76641f9b0_0 .net "TX_d_valid_internal", 0 0, v000001e7664179d0_0;  1 drivers
v000001e7664203b0_0 .net "TX_p_data_internal", 7 0, v000001e766416b70_0;  1 drivers
v000001e76641f7d0_0 .net "UART_RX_clk_internal", 0 0, L_000001e766424000;  1 drivers
v000001e76641faf0_0 .net "UART_TX_clk_internal", 0 0, L_000001e7664240a0;  1 drivers
o000001e7663c6868 .functor BUFZ 1, C4<z>; HiZ drive
v000001e76641fe10_0 .net "UART_clk", 0 0, o000001e7663c6868;  0 drivers
v000001e76641ff50_0 .net "Wfull_internal", 0 0, v000001e7663a7e60_0;  1 drivers
v000001e766423ec0_0 .net "WrData_internal", 7 0, v000001e766415f90_0;  1 drivers
v000001e766423ce0_0 .net "WrEN_internal", 0 0, v000001e766416170_0;  1 drivers
L_000001e7664260a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e766422160_0 .net/2u *"_ivl_0", 4 0, L_000001e7664260a0;  1 drivers
v000001e766422660_0 .net "busy_internal", 0 0, v000001e76641c240_0;  1 drivers
L_000001e766426250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e766422b60_0 .net "clk_div_en_internal", 0 0, L_000001e766426250;  1 drivers
v000001e7664222a0_0 .net "framing_error", 0 0, L_000001e76637a890;  1 drivers
v000001e766423560_0 .net "parity_error", 0 0, L_000001e76637a580;  1 drivers
L_000001e766424640 .concat [ 3 5 0 0], v000001e766312120_0, L_000001e7664260a0;
L_000001e766422980 .part v000001e766312a80_2, 2, 6;
L_000001e766423740 .part v000001e766312a80_2, 0, 1;
L_000001e7664225c0 .part v000001e766312a80_2, 1, 1;
L_000001e766423e20 .part v000001e766312a80_2, 0, 1;
L_000001e766424320 .part v000001e766312a80_2, 1, 1;
L_000001e766424460 .part v000001e766312a80_2, 2, 6;
S_000001e7662b1370 .scope module, "ALU1" "ALU" 2 275, 3 9 0, S_000001e7662b11e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 4 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "ALU_EN";
    .port_info 6 /OUTPUT 8 "ALU_OUT";
    .port_info 7 /OUTPUT 1 "OUT_VALID";
P_000001e76622cdd0 .param/l "Input_data_width" 0 3 10, C4<00000000000000000000000000001000>;
P_000001e76622ce08 .param/l "Output_data_width" 0 3 10, C4<00000000000000000000000000001000>;
v000001e76637dbd0_0 .net "A", 7 0, L_000001e766379080;  alias, 1 drivers
v000001e76637c4b0_0 .net "ALU_EN", 0 0, v000001e766311b80_0;  alias, 1 drivers
v000001e76637c9b0_0 .net "ALU_FUN", 3 0, v000001e766312d00_0;  alias, 1 drivers
v000001e76637d310_0 .net "ALU_OUT", 7 0, v000001e7663be300_0;  alias, 1 drivers
v000001e76637d3b0_0 .net "Arith_Enable_internal", 0 0, v000001e7663bdb80_0;  1 drivers
v000001e76637d4f0_0 .net "Arith_Flag_internal", 0 0, v000001e7663be940_0;  1 drivers
v000001e76637d630_0 .net/s "Arith_out_internal", 7 0, v000001e7663be4e0_0;  1 drivers
v000001e76637d770_0 .net "B", 7 0, L_000001e7663798d0;  alias, 1 drivers
v000001e76637c2d0_0 .net "CLK", 0 0, L_000001e766379b00;  alias, 1 drivers
v000001e76637bfb0_0 .net "CMP_Enable_internal", 0 0, v000001e7663bdc20_0;  1 drivers
v000001e76637c050_0 .net "CMP_Flag_internal", 0 0, v000001e7663beda0_0;  1 drivers
v000001e76637c0f0_0 .net "CMP_out_internal", 7 0, v000001e7663bf520_0;  1 drivers
v000001e76637c550_0 .net "Logic_Enable_internal", 0 0, v000001e7663bdd60_0;  1 drivers
v000001e76637c190_0 .net "Logic_Flag_internal", 0 0, v000001e7663bec60_0;  1 drivers
v000001e76637c370_0 .net "Logic_out_internal", 7 0, v000001e7663be1c0_0;  1 drivers
v000001e76637c410_0 .net "OUT_VALID", 0 0, v000001e7663bf480_0;  alias, 1 drivers
v000001e76637c690_0 .net "RST", 0 0, v000001e766312bc0_0;  alias, 1 drivers
v000001e7663a2700_0 .net "Shift_Enable_internal", 0 0, v000001e7663bdf40_0;  1 drivers
v000001e7663a2ca0_0 .net "Shift_Flag_internal", 0 0, v000001e76637bf10_0;  1 drivers
v000001e7663a3420_0 .net "Shift_out_internal", 7 0, v000001e76637cc30_0;  1 drivers
L_000001e766422fc0 .part v000001e766312d00_0, 2, 2;
L_000001e766422ca0 .part v000001e766312d00_0, 0, 2;
L_000001e766422e80 .part v000001e766312d00_0, 0, 2;
L_000001e766423920 .part v000001e766312d00_0, 0, 2;
L_000001e766423240 .part v000001e766312d00_0, 0, 2;
L_000001e766423880 .part v000001e766312d00_0, 2, 2;
L_000001e7664245a0 .part v000001e766312d00_0, 2, 2;
S_000001e766281a20 .scope module, "ALU_OUT_MUX" "ALU_MUX" 3 108, 4 1 0, S_000001e7662b1370;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "In0";
    .port_info 1 /INPUT 8 "In1";
    .port_info 2 /INPUT 8 "In2";
    .port_info 3 /INPUT 8 "In3";
    .port_info 4 /INPUT 2 "Sel";
    .port_info 5 /OUTPUT 8 "Out";
P_000001e766368c30 .param/l "Output_data_width" 0 4 2, C4<00000000000000000000000000001000>;
v000001e7663bf660_0 .net "In0", 7 0, v000001e7663be4e0_0;  alias, 1 drivers
v000001e7663be120_0 .net "In1", 7 0, v000001e7663be1c0_0;  alias, 1 drivers
v000001e7663bf3e0_0 .net "In2", 7 0, v000001e7663bf520_0;  alias, 1 drivers
v000001e7663bf700_0 .net "In3", 7 0, v000001e76637cc30_0;  alias, 1 drivers
v000001e7663be300_0 .var "Out", 7 0;
v000001e7663be580_0 .net "Sel", 1 0, L_000001e766423880;  1 drivers
E_000001e766368d30/0 .event anyedge, v000001e7663be580_0, v000001e7663bf660_0, v000001e7663be120_0, v000001e7663bf3e0_0;
E_000001e766368d30/1 .event anyedge, v000001e7663bf700_0;
E_000001e766368d30 .event/or E_000001e766368d30/0, E_000001e766368d30/1;
S_000001e766281bb0 .scope module, "ARU1" "ARITHMATIC_UNIT" 3 56, 5 1 0, S_000001e7662b1370;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Arith_Enable";
    .port_info 6 /OUTPUT 8 "Arith_OUT";
    .port_info 7 /OUTPUT 1 "Arith_Flag";
P_000001e766281d40 .param/l "ADD" 1 5 19, C4<00>;
P_000001e766281d78 .param/l "DIV" 1 5 22, C4<11>;
P_000001e766281db0 .param/l "Input_data_width" 0 5 2, C4<00000000000000000000000000001000>;
P_000001e766281de8 .param/l "MUL" 1 5 21, C4<10>;
P_000001e766281e20 .param/l "Output_data_width" 0 5 2, C4<00000000000000000000000000001000>;
P_000001e766281e58 .param/l "SUB" 1 5 20, C4<01>;
v000001e7663be8a0_0 .net "A", 7 0, L_000001e766379080;  alias, 1 drivers
v000001e7663bdcc0_0 .net "ALU_FUN", 1 0, L_000001e766422ca0;  1 drivers
v000001e7663bf200_0 .net "Arith_Enable", 0 0, v000001e7663bdb80_0;  alias, 1 drivers
v000001e7663be940_0 .var "Arith_Flag", 0 0;
v000001e7663be4e0_0 .var "Arith_OUT", 7 0;
v000001e7663be620_0 .net "B", 7 0, L_000001e7663798d0;  alias, 1 drivers
v000001e7663bf7a0_0 .net "CLK", 0 0, L_000001e766379b00;  alias, 1 drivers
v000001e7663be6c0_0 .net "RST", 0 0, v000001e766312bc0_0;  alias, 1 drivers
E_000001e7663681f0/0 .event negedge, v000001e7663be6c0_0;
E_000001e7663681f0/1 .event posedge, v000001e7663bf7a0_0;
E_000001e7663681f0 .event/or E_000001e7663681f0/0, E_000001e7663681f0/1;
S_000001e7662a8330 .scope module, "CMPU1" "CMP_UNIT" 3 82, 6 1 0, S_000001e7662b1370;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "CMP_Enable";
    .port_info 6 /OUTPUT 8 "CMP_OUT";
    .port_info 7 /OUTPUT 1 "CMP_Flag";
P_000001e7662b1500 .param/l "CMPEQ" 1 6 19, C4<01>;
P_000001e7662b1538 .param/l "CMPG" 1 6 20, C4<10>;
P_000001e7662b1570 .param/l "CMPL" 1 6 21, C4<11>;
P_000001e7662b15a8 .param/l "Input_data_width" 0 6 1, C4<00000000000000000000000000001000>;
P_000001e7662b15e0 .param/l "NOP" 1 6 18, C4<00>;
P_000001e7662b1618 .param/l "Output_data_width" 0 6 1, C4<00000000000000000000000000001000>;
v000001e7663be760_0 .net "A", 7 0, L_000001e766379080;  alias, 1 drivers
v000001e7663be800_0 .net "ALU_FUN", 1 0, L_000001e766423920;  1 drivers
v000001e7663bf2a0_0 .net "B", 7 0, L_000001e7663798d0;  alias, 1 drivers
v000001e7663bd9a0_0 .net "CLK", 0 0, L_000001e766379b00;  alias, 1 drivers
v000001e7663be9e0_0 .net "CMP_Enable", 0 0, v000001e7663bdc20_0;  alias, 1 drivers
v000001e7663beda0_0 .var "CMP_Flag", 0 0;
v000001e7663bf520_0 .var "CMP_OUT", 7 0;
v000001e7663bdae0_0 .net "RST", 0 0, v000001e766312bc0_0;  alias, 1 drivers
S_000001e7662a84c0 .scope module, "D1" "Decoder" 3 45, 7 1 0, S_000001e7662b1370;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALU_FUN";
    .port_info 1 /INPUT 1 "ALU_EN";
    .port_info 2 /OUTPUT 1 "Arith_Enable";
    .port_info 3 /OUTPUT 1 "Logic_Enable";
    .port_info 4 /OUTPUT 1 "CMP_Enable";
    .port_info 5 /OUTPUT 1 "Shift_Enable";
P_000001e766372390 .param/l "Arith" 1 7 16, C4<00>;
P_000001e7663723c8 .param/l "CMP" 1 7 18, C4<10>;
P_000001e766372400 .param/l "Logic" 1 7 17, C4<01>;
P_000001e766372438 .param/l "Shift" 1 7 19, C4<11>;
v000001e7663bea80_0 .net "ALU_EN", 0 0, v000001e766311b80_0;  alias, 1 drivers
v000001e7663bf020_0 .net "ALU_FUN", 1 0, L_000001e766422fc0;  1 drivers
v000001e7663bdb80_0 .var "Arith_Enable", 0 0;
v000001e7663bdc20_0 .var "CMP_Enable", 0 0;
v000001e7663bdd60_0 .var "Logic_Enable", 0 0;
v000001e7663bdf40_0 .var "Shift_Enable", 0 0;
E_000001e766369ef0 .event anyedge, v000001e7663bea80_0, v000001e7663bf020_0;
S_000001e76629fa80 .scope module, "LU1" "LOGIC_UNIT" 3 69, 8 1 0, S_000001e7662b1370;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Logic_Enable";
    .port_info 6 /OUTPUT 8 "Logic_OUT";
    .port_info 7 /OUTPUT 1 "Logic_Flag";
P_000001e7662a8650 .param/l "AND" 1 8 18, C4<00>;
P_000001e7662a8688 .param/l "Input_data_width" 0 8 1, C4<00000000000000000000000000001000>;
P_000001e7662a86c0 .param/l "NAND" 1 8 20, C4<10>;
P_000001e7662a86f8 .param/l "NOR" 1 8 21, C4<11>;
P_000001e7662a8730 .param/l "OR" 1 8 19, C4<01>;
P_000001e7662a8768 .param/l "Output_data_width" 0 8 1, C4<00000000000000000000000000001000>;
v000001e7663bdfe0_0 .net "A", 7 0, L_000001e766379080;  alias, 1 drivers
v000001e7663beb20_0 .net "ALU_FUN", 1 0, L_000001e766422e80;  1 drivers
v000001e7663beee0_0 .net "B", 7 0, L_000001e7663798d0;  alias, 1 drivers
v000001e7663bde00_0 .net "CLK", 0 0, L_000001e766379b00;  alias, 1 drivers
v000001e7663bee40_0 .net "Logic_Enable", 0 0, v000001e7663bdd60_0;  alias, 1 drivers
v000001e7663bec60_0 .var "Logic_Flag", 0 0;
v000001e7663be1c0_0 .var "Logic_OUT", 7 0;
v000001e7663bdea0_0 .net "RST", 0 0, v000001e766312bc0_0;  alias, 1 drivers
S_000001e76629fc10 .scope module, "OUT_VALID_MUX" "ALU_MUX" 3 119, 4 1 0, S_000001e7662b1370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In0";
    .port_info 1 /INPUT 1 "In1";
    .port_info 2 /INPUT 1 "In2";
    .port_info 3 /INPUT 1 "In3";
    .port_info 4 /INPUT 2 "Sel";
    .port_info 5 /OUTPUT 1 "Out";
P_000001e7663686f0 .param/l "Output_data_width" 0 4 2, +C4<00000000000000000000000000000001>;
v000001e7663bed00_0 .net "In0", 0 0, v000001e7663be940_0;  alias, 1 drivers
v000001e7663bef80_0 .net "In1", 0 0, v000001e7663bec60_0;  alias, 1 drivers
v000001e7663bf0c0_0 .net "In2", 0 0, v000001e7663beda0_0;  alias, 1 drivers
v000001e7663bf160_0 .net "In3", 0 0, v000001e76637bf10_0;  alias, 1 drivers
v000001e7663bf480_0 .var "Out", 0 0;
v000001e76637c7d0_0 .net "Sel", 1 0, L_000001e7664245a0;  1 drivers
E_000001e7663694b0/0 .event anyedge, v000001e76637c7d0_0, v000001e7663be940_0, v000001e7663bec60_0, v000001e7663beda0_0;
E_000001e7663694b0/1 .event anyedge, v000001e7663bf160_0;
E_000001e7663694b0 .event/or E_000001e7663694b0/0, E_000001e7663694b0/1;
S_000001e766271210 .scope module, "SHU1" "SHIFT_UNIT" 3 95, 9 1 0, S_000001e7662b1370;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Shift_Enable";
    .port_info 6 /OUTPUT 8 "Shift_OUT";
    .port_info 7 /OUTPUT 1 "Shift_Flag";
P_000001e76629fda0 .param/l "Input_data_width" 0 9 1, C4<00000000000000000000000000001000>;
P_000001e76629fdd8 .param/l "Output_data_width" 0 9 1, C4<00000000000000000000000000001000>;
P_000001e76629fe10 .param/l "SHLA" 1 9 19, C4<01>;
P_000001e76629fe48 .param/l "SHLB" 1 9 21, C4<11>;
P_000001e76629fe80 .param/l "SHRA" 1 9 18, C4<00>;
P_000001e76629feb8 .param/l "SHRB" 1 9 20, C4<10>;
v000001e76637cff0_0 .net "A", 7 0, L_000001e766379080;  alias, 1 drivers
v000001e76637d450_0 .net "ALU_FUN", 1 0, L_000001e766423240;  1 drivers
v000001e76637d130_0 .net "B", 7 0, L_000001e7663798d0;  alias, 1 drivers
v000001e76637d270_0 .net "CLK", 0 0, L_000001e766379b00;  alias, 1 drivers
v000001e76637c910_0 .net "RST", 0 0, v000001e766312bc0_0;  alias, 1 drivers
v000001e76637be70_0 .net "Shift_Enable", 0 0, v000001e7663bdf40_0;  alias, 1 drivers
v000001e76637bf10_0 .var "Shift_Flag", 0 0;
v000001e76637cc30_0 .var "Shift_OUT", 7 0;
S_000001e7662713a0 .scope module, "Data_syncrhonizer" "DATA_SYNC" 2 188, 10 1 0, S_000001e7662b11e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "unsync_bus";
    .port_info 1 /INPUT 1 "bus_enable";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RST";
    .port_info 4 /OUTPUT 8 "sync_bus";
    .port_info 5 /OUTPUT 1 "enable_pulse";
P_000001e76622c550 .param/l "BUS_WIDTH" 0 10 2, C4<00000000000000000000000000001000>;
P_000001e76622c588 .param/l "NUM_STAGES" 0 10 2, C4<00000000000000000000000000000010>;
L_000001e766379320 .functor NOT 1, L_000001e766424500, C4<0>, C4<0>, C4<0>;
L_000001e76637a430 .functor AND 1, L_000001e766379320, L_000001e7664228e0, C4<1>, C4<1>;
v000001e7663a27a0_0 .net "CLK", 0 0, o000001e7663c4c48;  alias, 0 drivers
v000001e7663a36a0_0 .net "RST", 0 0, v000001e766312bc0_0;  alias, 1 drivers
v000001e7663a3740_0 .net *"_ivl_1", 0 0, L_000001e766424500;  1 drivers
v000001e7663a1d00_0 .net *"_ivl_2", 0 0, L_000001e766379320;  1 drivers
v000001e7663a1a80_0 .net *"_ivl_5", 0 0, L_000001e7664228e0;  1 drivers
v000001e7663a1bc0_0 .net "bus_enable", 0 0, v000001e766416530_0;  alias, 1 drivers
v000001e7663a32e0_0 .var "enable_pulse", 0 0;
v000001e7663a2020_0 .net "mux", 7 0, L_000001e766424140;  1 drivers
v000001e7663a19e0_0 .net "pulse_gen", 0 0, L_000001e76637a430;  1 drivers
v000001e7663a1ee0_0 .var "syn_reg", 1 0;
v000001e7663a23e0_0 .var "sync_bus", 7 0;
v000001e7663a2d40_0 .net "unsync_bus", 7 0, v000001e7664167b0_0;  alias, 1 drivers
v000001e7663a1c60_0 .var "unsync_reg", 7 0;
E_000001e766369d70/0 .event negedge, v000001e7663be6c0_0;
E_000001e766369d70/1 .event posedge, v000001e7663a27a0_0;
E_000001e766369d70 .event/or E_000001e766369d70/0, E_000001e766369d70/1;
L_000001e766424500 .part v000001e7663a1ee0_0, 1, 1;
L_000001e7664228e0 .part v000001e7663a1ee0_0, 0, 1;
L_000001e766424140 .functor MUXZ 8, v000001e7663a23e0_0, v000001e7663a1c60_0, L_000001e76637a430, C4<>;
S_000001e76627d510 .scope module, "FIFO" "ASYNC_FIFO" 2 243, 11 8 0, S_000001e7662b11e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wrst";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 1 "Rinc";
    .port_info 4 /INPUT 1 "Rrst";
    .port_info 5 /INPUT 1 "Rclk";
    .port_info 6 /INPUT 8 "Wrdata";
    .port_info 7 /OUTPUT 1 "Wfull";
    .port_info 8 /OUTPUT 1 "Rempty";
    .port_info 9 /OUTPUT 8 "Rdata";
P_000001e766372110 .param/l "Address_width" 0 11 12, C4<00000000000000000000000000000100>;
P_000001e766372148 .param/l "Data_width" 0 11 10, C4<00000000000000000000000000001000>;
P_000001e766372180 .param/l "Depth" 0 11 11, C4<00000000000000000000000000001000>;
P_000001e7663721b8 .param/l "NUM_STAGES" 0 11 13, C4<00000000000000000000000000000010>;
v000001e7663a8720_0 .net "R2q_wptr_internal", 4 0, v000001e766373920_0;  1 drivers
v000001e7663a9120_0 .net "Radder_internal", 2 0, L_000001e766422de0;  1 drivers
v000001e7663a87c0_0 .net "Rclk", 0 0, L_000001e7664240a0;  alias, 1 drivers
v000001e7663a9260_0 .net "Rdata", 7 0, v000001e7663a8040_0;  alias, 1 drivers
v000001e7663a8860_0 .net "Rempty", 0 0, v000001e7663a7f00_0;  alias, 1 drivers
v000001e7663a8900_0 .net "Rempty_flag_internal", 0 0, v000001e7663a9080_0;  1 drivers
v000001e7663a9300_0 .net "Rinc", 0 0, v000001e7663121c0_0;  alias, 1 drivers
v000001e7663a93a0_0 .net "Rptr_internal", 4 0, v000001e7663a82c0_0;  1 drivers
v000001e7663a9440_0 .net "Rrst", 0 0, v000001e766312c60_0;  alias, 1 drivers
v000001e7663a9620_0 .net "Wadder_internal", 2 0, L_000001e7664237e0;  1 drivers
v000001e7663a9580_0 .net "Wclk", 0 0, o000001e7663c4c48;  alias, 0 drivers
v000001e7663a96c0_0 .net "Wclken_internal", 0 0, v000001e7663a8ae0_0;  1 drivers
v000001e766311ea0_0 .net "Wfull", 0 0, v000001e7663a7e60_0;  alias, 1 drivers
v000001e766311680_0 .net "Winc", 0 0, v000001e7664179d0_0;  alias, 1 drivers
v000001e766312620_0 .net "Wptr_internal", 4 0, v000001e7663a85e0_0;  1 drivers
v000001e766313200_0 .net "Wq2_rptr_internal", 4 0, v000001e7663a1b20_0;  1 drivers
v000001e7663124e0_0 .net "Wrdata", 7 0, v000001e766416b70_0;  alias, 1 drivers
v000001e7663115e0_0 .net "Wrst", 0 0, v000001e766312bc0_0;  alias, 1 drivers
S_000001e76627d6a0 .scope module, "BIT_W2q_rptr" "BIT_SYNC" 11 100, 12 1 0, S_000001e76627d510;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 5 "SYNC";
P_000001e76622bed0 .param/l "BUS_WIDTH" 0 12 4, C4<000000000000000000000000000000101>;
P_000001e76622bf08 .param/l "NUM_STAGES" 0 12 3, C4<00000000000000000000000000000010>;
v000001e7663a2ac0_0 .net "ASYNC", 4 0, v000001e7663a82c0_0;  alias, 1 drivers
v000001e7663a2840_0 .net "CLK", 0 0, o000001e7663c4c48;  alias, 0 drivers
v000001e7663a2160_0 .net "RST", 0 0, v000001e766312bc0_0;  alias, 1 drivers
v000001e7663a1b20_0 .var "SYNC", 4 0;
v000001e7663a3100_0 .var/i "i", 31 0;
v000001e7663a25c0 .array "sync_reg", 4 0, 1 0;
v000001e7663a25c0_0 .array/port v000001e7663a25c0, 0;
v000001e7663a25c0_1 .array/port v000001e7663a25c0, 1;
v000001e7663a25c0_2 .array/port v000001e7663a25c0, 2;
v000001e7663a25c0_3 .array/port v000001e7663a25c0, 3;
E_000001e766369970/0 .event anyedge, v000001e7663a25c0_0, v000001e7663a25c0_1, v000001e7663a25c0_2, v000001e7663a25c0_3;
v000001e7663a25c0_4 .array/port v000001e7663a25c0, 4;
E_000001e766369970/1 .event anyedge, v000001e7663a25c0_4;
E_000001e766369970 .event/or E_000001e766369970/0, E_000001e766369970/1;
S_000001e76627a7e0 .scope module, "BIT_r2q_wptr" "BIT_SYNC" 11 113, 12 1 0, S_000001e76627d510;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 5 "SYNC";
P_000001e76622ca50 .param/l "BUS_WIDTH" 0 12 4, C4<000000000000000000000000000000101>;
P_000001e76622ca88 .param/l "NUM_STAGES" 0 12 3, C4<00000000000000000000000000000010>;
v000001e7663a2b60_0 .net "ASYNC", 4 0, v000001e7663a85e0_0;  alias, 1 drivers
v000001e7663a2de0_0 .net "CLK", 0 0, L_000001e7664240a0;  alias, 1 drivers
v000001e766373880_0 .net "RST", 0 0, v000001e766312c60_0;  alias, 1 drivers
v000001e766373920_0 .var "SYNC", 4 0;
v000001e7663a9800_0 .var/i "i", 31 0;
v000001e7663a8ea0 .array "sync_reg", 4 0, 1 0;
v000001e7663a8ea0_0 .array/port v000001e7663a8ea0, 0;
v000001e7663a8ea0_1 .array/port v000001e7663a8ea0, 1;
v000001e7663a8ea0_2 .array/port v000001e7663a8ea0, 2;
v000001e7663a8ea0_3 .array/port v000001e7663a8ea0, 3;
E_000001e76636aa30/0 .event anyedge, v000001e7663a8ea0_0, v000001e7663a8ea0_1, v000001e7663a8ea0_2, v000001e7663a8ea0_3;
v000001e7663a8ea0_4 .array/port v000001e7663a8ea0, 4;
E_000001e76636aa30/1 .event anyedge, v000001e7663a8ea0_4;
E_000001e76636aa30 .event/or E_000001e76636aa30/0, E_000001e76636aa30/1;
E_000001e76636a770/0 .event negedge, v000001e766373880_0;
E_000001e76636a770/1 .event posedge, v000001e7663a2de0_0;
E_000001e76636a770 .event/or E_000001e76636a770/0, E_000001e76636a770/1;
S_000001e76627a970 .scope module, "Clogic" "Comb_logic" 11 55, 13 1 0, S_000001e76627d510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wfull";
    .port_info 2 /OUTPUT 1 "Wclken";
v000001e7663a8ae0_0 .var "Wclken", 0 0;
v000001e7663a8a40_0 .net "Wfull", 0 0, v000001e7663a7e60_0;  alias, 1 drivers
v000001e7663a91c0_0 .net "Winc", 0 0, v000001e7664179d0_0;  alias, 1 drivers
E_000001e76636b3f0 .event anyedge, v000001e7663a91c0_0, v000001e7663a8a40_0;
S_000001e766289400 .scope module, "FIFO_MEM" "FIFO_MEMORY" 11 68, 14 1 0, S_000001e76627d510;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Wrdata";
    .port_info 1 /INPUT 3 "Wadder";
    .port_info 2 /INPUT 1 "Wclken";
    .port_info 3 /INPUT 1 "Wclk";
    .port_info 4 /INPUT 1 "Wrst";
    .port_info 5 /OUTPUT 8 "Rdata";
    .port_info 6 /INPUT 3 "Radder";
    .port_info 7 /INPUT 1 "Rempty_flag";
    .port_info 8 /INPUT 1 "Rclk";
P_000001e7662dc530 .param/l "Address_width" 0 14 5, C4<00000000000000000000000000000100>;
P_000001e7662dc568 .param/l "Data_width" 0 14 3, C4<00000000000000000000000000001000>;
P_000001e7662dc5a0 .param/l "Depth" 0 14 4, C4<00000000000000000000000000001000>;
v000001e7663a94e0 .array "MEM", 0 7, 7 0;
v000001e7663a8f40_0 .net "Radder", 2 0, L_000001e766422de0;  alias, 1 drivers
v000001e7663a8400_0 .net "Rclk", 0 0, L_000001e7664240a0;  alias, 1 drivers
v000001e7663a8040_0 .var "Rdata", 7 0;
v000001e7663a80e0_0 .net "Rempty_flag", 0 0, v000001e7663a9080_0;  alias, 1 drivers
v000001e7663a7960_0 .net "Wadder", 2 0, L_000001e7664237e0;  alias, 1 drivers
v000001e7663a8b80_0 .net "Wclk", 0 0, o000001e7663c4c48;  alias, 0 drivers
v000001e7663a8c20_0 .net "Wclken", 0 0, v000001e7663a8ae0_0;  alias, 1 drivers
v000001e7663a8680_0 .net "Wrdata", 7 0, v000001e766416b70_0;  alias, 1 drivers
v000001e7663a9760_0 .net "Wrst", 0 0, v000001e766312bc0_0;  alias, 1 drivers
v000001e7663a7a00_0 .var/i "i", 31 0;
E_000001e76636b470 .event posedge, v000001e7663a2de0_0;
S_000001e766289590 .scope module, "FIFO_RPTRREMPTY" "FIFO_rptr_rempty" 11 83, 15 1 0, S_000001e76627d510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Rinc";
    .port_info 1 /INPUT 1 "Rclk";
    .port_info 2 /INPUT 1 "Rrst";
    .port_info 3 /INPUT 5 "R2q_wptr";
    .port_info 4 /OUTPUT 3 "Radder";
    .port_info 5 /OUTPUT 1 "Rempty";
    .port_info 6 /OUTPUT 1 "Rempty_flag";
    .port_info 7 /OUTPUT 5 "Rptr";
P_000001e76636c8f0 .param/l "Address_width" 0 15 1, C4<00000000000000000000000000000100>;
v000001e7663a84a0_0 .net "R2q_wptr", 4 0, v000001e766373920_0;  alias, 1 drivers
v000001e7663a8e00_0 .net "Radder", 2 0, L_000001e766422de0;  alias, 1 drivers
v000001e7663a8cc0_0 .var "Radder_binary_current", 4 0;
v000001e7663a7aa0_0 .var "Radder_binary_next", 4 0;
v000001e7663a7b40_0 .var "Radder_gray_next", 4 0;
v000001e7663a89a0_0 .net "Rclk", 0 0, L_000001e7664240a0;  alias, 1 drivers
v000001e7663a7f00_0 .var "Rempty", 0 0;
v000001e7663a9080_0 .var "Rempty_flag", 0 0;
v000001e7663a8180_0 .net "Rinc", 0 0, v000001e7663121c0_0;  alias, 1 drivers
v000001e7663a82c0_0 .var "Rptr", 4 0;
v000001e7663a8d60_0 .net "Rrst", 0 0, v000001e766312c60_0;  alias, 1 drivers
E_000001e76636cbf0 .event anyedge, v000001e7663a8cc0_0, v000001e7663a8180_0, v000001e7663a7f00_0, v000001e7663a7aa0_0;
L_000001e766422de0 .part v000001e7663a8cc0_0, 0, 3;
S_000001e7662689b0 .scope module, "FIFO_WPTRFULL" "FIFO_wprt_wfull" 11 44, 16 1 0, S_000001e76627d510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrst";
    .port_info 1 /INPUT 1 "Winc";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 5 "Wq2_rptr";
    .port_info 4 /OUTPUT 3 "Wadder";
    .port_info 5 /OUTPUT 5 "Wptr";
    .port_info 6 /OUTPUT 1 "Wfull";
P_000001e76636cc70 .param/l "Address_width" 0 16 2, C4<00000000000000000000000000000100>;
v000001e7663a7be0_0 .net "Wadder", 2 0, L_000001e7664237e0;  alias, 1 drivers
v000001e7663a7c80_0 .var "Wadder_binary_current", 3 0;
v000001e7663a7d20_0 .var "Wadder_binary_next", 3 0;
v000001e7663a7dc0_0 .var "Wadder_gray_next", 3 0;
v000001e7663a8220_0 .net "Wclk", 0 0, o000001e7663c4c48;  alias, 0 drivers
v000001e7663a7e60_0 .var "Wfull", 0 0;
v000001e7663a7fa0_0 .net "Winc", 0 0, v000001e7664179d0_0;  alias, 1 drivers
v000001e7663a85e0_0 .var "Wptr", 4 0;
v000001e7663a8360_0 .net "Wq2_rptr", 4 0, v000001e7663a1b20_0;  alias, 1 drivers
v000001e7663a8540_0 .net "Wrst", 0 0, v000001e766312bc0_0;  alias, 1 drivers
E_000001e76636d030 .event anyedge, v000001e7663a7c80_0, v000001e7663a91c0_0, v000001e7663a8a40_0, v000001e7663a7d20_0;
L_000001e7664237e0 .part v000001e7663a7c80_0, 0, 3;
S_000001e766313870 .scope module, "Prescale_MUX" "MUX_prescale" 2 258, 17 1 0, S_000001e7662b11e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "prescale";
    .port_info 1 /OUTPUT 3 "OUT";
v000001e766312120_0 .var "OUT", 2 0;
v000001e7663126c0_0 .net "prescale", 5 0, L_000001e766424460;  1 drivers
E_000001e76636ceb0 .event anyedge, v000001e7663126c0_0;
S_000001e766313a00 .scope module, "Pulse_gen" "PULSE_GEN" 2 231, 18 1 0, S_000001e7662b11e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LVL_SIG";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 1 "PULSE_SIG";
v000001e766312b20_0 .net "CLK", 0 0, L_000001e7664240a0;  alias, 1 drivers
v000001e766312760_0 .net "LVL_SIG", 0 0, v000001e76641c240_0;  alias, 1 drivers
v000001e766311f40_0 .var "PREV", 0 0;
v000001e7663121c0_0 .var "PULSE_SIG", 0 0;
v000001e766311540_0 .net "RST", 0 0, v000001e766312c60_0;  alias, 1 drivers
S_000001e766314360 .scope module, "Regfile" "Register_file" 2 289, 19 1 0, S_000001e7662b11e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "WrData";
    .port_info 1 /INPUT 4 "Address";
    .port_info 2 /INPUT 1 "WrEn";
    .port_info 3 /INPUT 1 "RdEn";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "RST";
    .port_info 6 /OUTPUT 8 "RdData";
    .port_info 7 /OUTPUT 1 "RdData_valid";
    .port_info 8 /OUTPUT 8 "REG0";
    .port_info 9 /OUTPUT 8 "REG1";
    .port_info 10 /OUTPUT 8 "REG2";
    .port_info 11 /OUTPUT 8 "REG3";
P_000001e76622d450 .param/l "Address_width" 0 19 2, C4<00000000000000000000000000000100>;
P_000001e76622d488 .param/l "DATA_width" 0 19 2, C4<00000000000000000000000000001000>;
v000001e766312a80_0 .array/port v000001e766312a80, 0;
L_000001e766379080 .functor BUFZ 8, v000001e766312a80_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001e766312a80_1 .array/port v000001e766312a80, 1;
L_000001e7663798d0 .functor BUFZ 8, v000001e766312a80_1, C4<00000000>, C4<00000000>, C4<00000000>;
v000001e766312800_0 .net "Address", 3 0, v000001e766312300_0;  alias, 1 drivers
v000001e766312da0_0 .net "CLK", 0 0, o000001e7663c4c48;  alias, 0 drivers
v000001e766311ae0_0 .net "REG0", 7 0, L_000001e766379080;  alias, 1 drivers
v000001e766312ee0_0 .net "REG1", 7 0, L_000001e7663798d0;  alias, 1 drivers
v000001e7663128a0_0 .net "REG2", 7 0, v000001e766312a80_2;  alias, 1 drivers
v000001e766312940_0 .net "REG3", 7 0, v000001e766312a80_3;  alias, 1 drivers
v000001e7663129e0_0 .net "RST", 0 0, v000001e766312bc0_0;  alias, 1 drivers
v000001e766311fe0_0 .var "RdData", 7 0;
v000001e766312260_0 .var "RdData_valid", 0 0;
v000001e766312580_0 .net "RdEn", 0 0, v000001e766417070_0;  alias, 1 drivers
v000001e766312a80 .array "Regfile", 0 15, 7 0;
v000001e766311d60_0 .net "WrData", 7 0, v000001e766415f90_0;  alias, 1 drivers
v000001e766311e00_0 .net "WrEn", 0 0, v000001e766416170_0;  alias, 1 drivers
v000001e766312440_0 .var/i "i", 31 0;
S_000001e766313550 .scope module, "Reset_synchronizer1" "RST_SYNC" 2 122, 20 1 0, S_000001e7662b11e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "SYNC_RST";
P_000001e76636deb0 .param/l "NUM_STAGES" 0 20 2, C4<00000000000000000000000000000010>;
v000001e7663133e0_0 .net "CLK", 0 0, o000001e7663c4c48;  alias, 0 drivers
v000001e766312080_0 .net "RST", 0 0, o000001e7663c6778;  alias, 0 drivers
v000001e766312bc0_0 .var "SYNC_RST", 0 0;
v000001e7663117c0_0 .var "sync_reg", 1 0;
E_000001e76636daf0/0 .event negedge, v000001e766312080_0;
E_000001e76636daf0/1 .event posedge, v000001e7663a27a0_0;
E_000001e76636daf0 .event/or E_000001e76636daf0/0, E_000001e76636daf0/1;
S_000001e766313b90 .scope module, "Reset_synchronizer2" "RST_SYNC" 2 132, 20 1 0, S_000001e7662b11e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "SYNC_RST";
P_000001e76636d1b0 .param/l "NUM_STAGES" 0 20 2, C4<00000000000000000000000000000010>;
v000001e766312f80_0 .net "CLK", 0 0, o000001e7663c6868;  alias, 0 drivers
v000001e766313020_0 .net "RST", 0 0, o000001e7663c6778;  alias, 0 drivers
v000001e766312c60_0 .var "SYNC_RST", 0 0;
v000001e766312e40_0 .var "sync_reg", 1 0;
E_000001e76636d2f0/0 .event negedge, v000001e766312080_0;
E_000001e76636d2f0/1 .event posedge, v000001e766312f80_0;
E_000001e76636d2f0 .event/or E_000001e76636d2f0/0, E_000001e76636d2f0/1;
S_000001e766313d20 .scope module, "System_control" "SYS_CTRL" 2 162, 21 1 0, S_000001e7662b11e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ALU_OUT";
    .port_info 1 /INPUT 1 "OUT_VALID";
    .port_info 2 /INPUT 8 "RX_p_data";
    .port_info 3 /INPUT 1 "RX_d_valid";
    .port_info 4 /INPUT 8 "Rd_data";
    .port_info 5 /INPUT 1 "RdData_valid";
    .port_info 6 /INPUT 1 "FIFO_full";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RST";
    .port_info 9 /OUTPUT 1 "ALU_EN";
    .port_info 10 /OUTPUT 4 "ALU_FUN";
    .port_info 11 /OUTPUT 1 "CLK_EN";
    .port_info 12 /OUTPUT 4 "Address";
    .port_info 13 /OUTPUT 1 "WrEN";
    .port_info 14 /OUTPUT 1 "RdEN";
    .port_info 15 /OUTPUT 8 "WrData";
    .port_info 16 /OUTPUT 8 "TX_p_data";
    .port_info 17 /OUTPUT 1 "TX_d_valid";
    .port_info 18 /OUTPUT 1 "clk_div_en";
P_000001e766268b40 .param/l "ALU_OP_code" 1 21 39, C4<1000>;
P_000001e766268b78 .param/l "ALU_operand_A" 1 21 37, C4<0110>;
P_000001e766268bb0 .param/l "ALU_operand_B" 1 21 38, C4<0111>;
P_000001e766268be8 .param/l "ALU_operation" 1 21 40, C4<1001>;
P_000001e766268c20 .param/l "Address_width" 0 21 2, C4<00000000000000000000000000000100>;
P_000001e766268c58 .param/l "Data_width" 0 21 2, C4<00000000000000000000000000001000>;
P_000001e766268c90 .param/l "Idle" 1 21 31, C4<0000>;
P_000001e766268cc8 .param/l "Read_operation" 1 21 35, C4<0100>;
P_000001e766268d00 .param/l "Receive_Command" 1 21 32, C4<0001>;
P_000001e766268d38 .param/l "Register_file_address" 1 21 33, C4<0010>;
P_000001e766268d70 .param/l "Register_file_data" 1 21 34, C4<0011>;
P_000001e766268da8 .param/l "Send_data_TX" 1 21 41, C4<1010>;
P_000001e766268de0 .param/l "Write_operation" 1 21 36, C4<0101>;
v000001e766311b80_0 .var "ALU_EN", 0 0;
v000001e766312d00_0 .var "ALU_FUN", 3 0;
v000001e7663130c0_0 .net "ALU_OUT", 7 0, v000001e7663be300_0;  alias, 1 drivers
v000001e766312300_0 .var "Address", 3 0;
v000001e7663123a0_0 .net "CLK", 0 0, o000001e7663c4c48;  alias, 0 drivers
v000001e766313160_0 .var "CLK_EN", 0 0;
v000001e7663132a0_0 .var "Current_state", 3 0;
v000001e766313340_0 .net "FIFO_full", 0 0, v000001e7663a7e60_0;  alias, 1 drivers
v000001e766311860_0 .var "Next_state", 3 0;
v000001e766311900_0 .net "OUT_VALID", 0 0, v000001e7663bf480_0;  alias, 1 drivers
v000001e7663119a0_0 .var "RF_Address", 3 0;
v000001e766311a40_0 .var "RF_Data", 7 0;
v000001e766311c20_0 .net "RST", 0 0, v000001e766312bc0_0;  alias, 1 drivers
v000001e766311cc0_0 .net "RX_d_valid", 0 0, v000001e7663a32e0_0;  alias, 1 drivers
v000001e7664160d0_0 .net "RX_p_data", 7 0, v000001e7663a23e0_0;  alias, 1 drivers
v000001e7664177f0_0 .net "RdData_valid", 0 0, v000001e766312260_0;  alias, 1 drivers
v000001e766417070_0 .var "RdEN", 0 0;
v000001e766417b10_0 .net "Rd_data", 7 0, v000001e766311fe0_0;  alias, 1 drivers
v000001e7664179d0_0 .var "TX_d_valid", 0 0;
v000001e766416ad0_0 .var "TX_data", 7 0;
v000001e766416b70_0 .var "TX_p_data", 7 0;
v000001e766415f90_0 .var "WrData", 7 0;
v000001e766416170_0 .var "WrEN", 0 0;
v000001e7664171b0_0 .net "clk_div_en", 0 0, L_000001e766426250;  alias, 1 drivers
v000001e766416350_0 .var "command", 7 0;
v000001e766417390_0 .var "command_reg", 7 0;
E_000001e76636dd30/0 .event anyedge, v000001e7663132a0_0, v000001e766311a40_0, v000001e7663a23e0_0, v000001e766417390_0;
E_000001e76636dd30/1 .event anyedge, v000001e7663a8a40_0, v000001e766416ad0_0;
E_000001e76636dd30 .event/or E_000001e76636dd30/0, E_000001e76636dd30/1;
E_000001e76636db30/0 .event anyedge, v000001e7663132a0_0, v000001e7663a32e0_0, v000001e766416350_0, v000001e766312260_0;
E_000001e76636db30/1 .event anyedge, v000001e7663bf480_0;
E_000001e76636db30 .event/or E_000001e76636db30/0, E_000001e76636db30/1;
S_000001e766313eb0 .scope module, "UARTRX" "UART_RX" 2 201, 22 10 0, S_000001e7662b11e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "RX_IN";
    .port_info 3 /INPUT 6 "prescale";
    .port_info 4 /INPUT 1 "PAR_EN";
    .port_info 5 /INPUT 1 "PAR_TYP";
    .port_info 6 /OUTPUT 8 "RX_P_DATA";
    .port_info 7 /OUTPUT 1 "RX_data_valid";
    .port_info 8 /OUTPUT 1 "parity_error";
    .port_info 9 /OUTPUT 1 "framing_error";
P_000001e76636db70 .param/l "Data_width" 0 22 11, C4<00000000000000000000000000001000>;
L_000001e76637a580 .functor BUFZ 1, v000001e76641b9f0_0, C4<0>, C4<0>, C4<0>;
L_000001e76637a890 .functor BUFZ 1, v000001e76641aaf0_0, C4<0>, C4<0>, C4<0>;
v000001e76641b6d0_0 .net "CLK", 0 0, L_000001e766424000;  alias, 1 drivers
v000001e76641bbd0_0 .net "PAR_EN", 0 0, L_000001e766423740;  1 drivers
v000001e76641ac30_0 .net "PAR_TYP", 0 0, L_000001e7664225c0;  1 drivers
v000001e766419dd0_0 .net "RST", 0 0, v000001e766312c60_0;  alias, 1 drivers
v000001e76641a550_0 .net "RX_IN", 0 0, o000001e7663c6f58;  alias, 0 drivers
v000001e766419f10_0 .net "RX_P_DATA", 7 0, v000001e7664167b0_0;  alias, 1 drivers
v000001e76641b770_0 .net "RX_data_valid", 0 0, v000001e766416530_0;  alias, 1 drivers
v000001e766419e70_0 .net "bit_cnt_internal", 3 0, v000001e76641af50_0;  1 drivers
v000001e766419fb0_0 .net "data_sample_enable_internal", 0 0, v000001e766415ef0_0;  1 drivers
v000001e76641a9b0_0 .net "deserializer_enable_internal", 0 0, v000001e766416210_0;  1 drivers
v000001e76641a870_0 .net "edge_cnt_counter_internal", 5 0, v000001e76641b130_0;  1 drivers
v000001e76641a190_0 .net "enable_internal", 0 0, v000001e7664163f0_0;  1 drivers
v000001e76641a0f0_0 .net "framing_error", 0 0, L_000001e76637a890;  alias, 1 drivers
o000001e7663c7a68 .functor BUFZ 1, C4<z>; HiZ drive
v000001e76641a230_0 .net "parity_checker_enable", 0 0, o000001e7663c7a68;  0 drivers
v000001e76641a2d0_0 .net "parity_checker_enable_internal", 0 0, v000001e766416030_0;  1 drivers
v000001e76641a370_0 .net "parity_error", 0 0, L_000001e76637a580;  alias, 1 drivers
v000001e76641a410_0 .net "parity_error_internal", 0 0, v000001e76641b9f0_0;  1 drivers
v000001e76641a4b0_0 .net "prescale", 5 0, L_000001e766422980;  1 drivers
v000001e76641a690_0 .net "reset_counters_internal", 0 0, v000001e766417610_0;  1 drivers
v000001e76641a730_0 .net "sampled_bit_internal", 0 0, v000001e766416df0_0;  1 drivers
v000001e76641a7d0_0 .net "start_checker_enable_internal", 0 0, v000001e766416f30_0;  1 drivers
v000001e76641a910_0 .net "start_glitch_internal", 0 0, v000001e76641b310_0;  1 drivers
v000001e76641aa50_0 .net "stop_checker_enable_internal", 0 0, v000001e766416490_0;  1 drivers
v000001e76641ab90_0 .net "stop_error_internal", 0 0, v000001e76641aaf0_0;  1 drivers
S_000001e7663136e0 .scope module, "FSM1" "UART_RX_FSM" 22 109, 23 1 0, S_000001e766313eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "RX_IN";
    .port_info 3 /INPUT 6 "edge_cnt";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /INPUT 6 "prescale";
    .port_info 6 /INPUT 1 "stop_error";
    .port_info 7 /INPUT 1 "start_glitch";
    .port_info 8 /INPUT 1 "parity_error";
    .port_info 9 /INPUT 1 "PAR_EN";
    .port_info 10 /OUTPUT 1 "data_sample_enable";
    .port_info 11 /OUTPUT 1 "enable";
    .port_info 12 /OUTPUT 1 "deserializer_enable";
    .port_info 13 /OUTPUT 1 "data_valid";
    .port_info 14 /OUTPUT 1 "stop_checker_enable";
    .port_info 15 /OUTPUT 1 "start_checker_enable";
    .port_info 16 /OUTPUT 1 "parity_checker_enable";
    .port_info 17 /OUTPUT 1 "reset_counters";
P_000001e766314040 .param/l "Data_bits" 1 23 33, C4<000100>;
P_000001e766314078 .param/l "Data_valid" 1 23 36, C4<100000>;
P_000001e7663140b0 .param/l "Data_width" 0 23 2, C4<00000000000000000000000000001000>;
P_000001e7663140e8 .param/l "Idle" 1 23 31, C4<000001>;
P_000001e766314120 .param/l "Parity_bit_check" 1 23 34, C4<001000>;
P_000001e766314158 .param/l "Start_bit_check" 1 23 32, C4<000010>;
P_000001e766314190 .param/l "Stop_bit_check" 1 23 35, C4<010000>;
v000001e766417890_0 .net "CLK", 0 0, L_000001e766424000;  alias, 1 drivers
v000001e766415e50_0 .var "Current_state", 5 0;
v000001e7664174d0_0 .var "Next_state", 5 0;
v000001e7664176b0_0 .net "PAR_EN", 0 0, L_000001e766423740;  alias, 1 drivers
v000001e766417250_0 .net "RST", 0 0, v000001e766312c60_0;  alias, 1 drivers
v000001e766415d10_0 .net "RX_IN", 0 0, o000001e7663c6f58;  alias, 0 drivers
v000001e766417750_0 .net "bit_cnt", 3 0, v000001e76641af50_0;  alias, 1 drivers
v000001e766415ef0_0 .var "data_sample_enable", 0 0;
v000001e766416530_0 .var "data_valid", 0 0;
v000001e766416210_0 .var "deserializer_enable", 0 0;
v000001e766417110_0 .net "edge_cnt", 5 0, v000001e76641b130_0;  alias, 1 drivers
v000001e7664163f0_0 .var "enable", 0 0;
v000001e766416030_0 .var "parity_checker_enable", 0 0;
v000001e766416e90_0 .net "parity_error", 0 0, v000001e76641b9f0_0;  alias, 1 drivers
v000001e7664172f0_0 .net "prescale", 5 0, L_000001e766422980;  alias, 1 drivers
v000001e766417610_0 .var "reset_counters", 0 0;
v000001e766416f30_0 .var "start_checker_enable", 0 0;
v000001e7664162b0_0 .net "start_glitch", 0 0, v000001e76641b310_0;  alias, 1 drivers
v000001e766416490_0 .var "stop_checker_enable", 0 0;
v000001e766417570_0 .net "stop_error", 0 0, v000001e76641aaf0_0;  alias, 1 drivers
E_000001e76636d330 .event anyedge, v000001e766415e50_0;
E_000001e76636d570/0 .event anyedge, v000001e766415e50_0, v000001e766415d10_0, v000001e766417110_0, v000001e7664172f0_0;
E_000001e76636d570/1 .event anyedge, v000001e7664162b0_0, v000001e766417750_0, v000001e7664176b0_0, v000001e766416e90_0;
E_000001e76636d570/2 .event anyedge, v000001e766417570_0;
E_000001e76636d570 .event/or E_000001e76636d570/0, E_000001e76636d570/1, E_000001e76636d570/2;
E_000001e76636dbb0/0 .event negedge, v000001e766373880_0;
E_000001e76636dbb0/1 .event posedge, v000001e766417890_0;
E_000001e76636dbb0 .event/or E_000001e76636dbb0/0, E_000001e76636dbb0/1;
S_000001e7663141d0 .scope module, "d" "deserializer" 22 66, 24 1 0, S_000001e766313eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "sampled_bit";
    .port_info 3 /INPUT 1 "deserializer_enable";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /OUTPUT 8 "P_DATA";
P_000001e76636d430 .param/l "Data_width" 0 24 2, C4<00000000000000000000000000001000>;
v000001e766415db0_0 .net "CLK", 0 0, L_000001e766424000;  alias, 1 drivers
v000001e7664167b0_0 .var "P_DATA", 7 0;
v000001e766417930_0 .net "RST", 0 0, v000001e766312c60_0;  alias, 1 drivers
v000001e766416670_0 .net "bit_cnt", 3 0, v000001e76641af50_0;  alias, 1 drivers
v000001e766416710_0 .net "deserializer_enable", 0 0, v000001e766416210_0;  alias, 1 drivers
v000001e766417a70_0 .net "sampled_bit", 0 0, v000001e766416df0_0;  alias, 1 drivers
S_000001e766417eb0 .scope module, "ds" "data_sampling" 22 53, 25 1 0, S_000001e766313eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "data_sample_enable";
    .port_info 3 /INPUT 1 "RX_IN";
    .port_info 4 /INPUT 6 "prescale";
    .port_info 5 /INPUT 6 "edge_cnt";
    .port_info 6 /OUTPUT 1 "sampled_bit";
v000001e766417bb0_0 .net "CLK", 0 0, L_000001e766424000;  alias, 1 drivers
v000001e766417430_0 .net "RST", 0 0, v000001e766312c60_0;  alias, 1 drivers
v000001e766416850_0 .net "RX_IN", 0 0, o000001e7663c6f58;  alias, 0 drivers
v000001e7664168f0_0 .net "data_sample_enable", 0 0, v000001e766415ef0_0;  alias, 1 drivers
v000001e766416990_0 .net "edge_cnt", 5 0, v000001e76641b130_0;  alias, 1 drivers
v000001e766416a30_0 .net "prescale", 5 0, L_000001e766422980;  alias, 1 drivers
v000001e766416c10_0 .var "sample1", 0 0;
v000001e766416cb0_0 .var "sample2", 0 0;
v000001e766416d50_0 .var "sample3", 0 0;
v000001e766416df0_0 .var "sampled_bit", 0 0;
S_000001e766419490 .scope module, "ebc" "edge_bit_counter" 22 42, 26 1 0, S_000001e766313eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "reset_counters";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 6 "prescale";
    .port_info 5 /OUTPUT 4 "bit_cnt";
    .port_info 6 /OUTPUT 6 "edge_cnt";
v000001e766311720_0 .net "CLK", 0 0, L_000001e766424000;  alias, 1 drivers
v000001e76641b090_0 .net "RST", 0 0, v000001e766312c60_0;  alias, 1 drivers
v000001e76641af50_0 .var "bit_cnt", 3 0;
v000001e76641b130_0 .var "edge_cnt", 5 0;
v000001e76641ba90_0 .net "enable", 0 0, v000001e7664163f0_0;  alias, 1 drivers
v000001e76641ad70_0 .net "prescale", 5 0, L_000001e766422980;  alias, 1 drivers
v000001e76641aeb0_0 .net "reset_counters", 0 0, v000001e766417610_0;  alias, 1 drivers
S_000001e766418810 .scope module, "pc" "parity_checker" 22 78, 27 1 0, S_000001e766313eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "PAR_TYP";
    .port_info 3 /INPUT 1 "parity_checker_enable";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /INPUT 1 "sampled_bit";
    .port_info 6 /OUTPUT 1 "parity_error";
P_000001e76636d7f0 .param/l "Data_width" 0 27 2, C4<00000000000000000000000000001000>;
v000001e76641a5f0_0 .net "CLK", 0 0, L_000001e766424000;  alias, 1 drivers
v000001e76641b630_0 .net "PAR_TYP", 0 0, L_000001e7664225c0;  alias, 1 drivers
v000001e76641b1d0_0 .var "P_flag", 0 0;
v000001e76641b3b0_0 .net "RST", 0 0, v000001e766312c60_0;  alias, 1 drivers
v000001e76641b810_0 .net "bit_cnt", 3 0, v000001e76641af50_0;  alias, 1 drivers
v000001e76641ae10_0 .var "data", 7 0;
v000001e76641b590_0 .net "parity_checker_enable", 0 0, o000001e7663c7a68;  alias, 0 drivers
v000001e76641b9f0_0 .var "parity_error", 0 0;
v000001e766419d30_0 .net "sampled_bit", 0 0, v000001e766416df0_0;  alias, 1 drivers
S_000001e766418360 .scope module, "start" "start_checker" 22 89, 28 1 0, S_000001e766313eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "start_checker_enable";
    .port_info 3 /INPUT 1 "sampled_bit";
    .port_info 4 /OUTPUT 1 "start_glitch";
v000001e76641b450_0 .net "CLK", 0 0, L_000001e766424000;  alias, 1 drivers
v000001e76641bb30_0 .net "RST", 0 0, v000001e766312c60_0;  alias, 1 drivers
v000001e76641b950_0 .net "sampled_bit", 0 0, v000001e766416df0_0;  alias, 1 drivers
v000001e76641b270_0 .net "start_checker_enable", 0 0, v000001e766416f30_0;  alias, 1 drivers
v000001e76641b310_0 .var "start_glitch", 0 0;
S_000001e7664184f0 .scope module, "stop" "stop_checker" 22 98, 29 1 0, S_000001e766313eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "stop_checker_enable";
    .port_info 3 /INPUT 1 "sampled_bit";
    .port_info 4 /OUTPUT 1 "stop_error";
v000001e76641a050_0 .net "CLK", 0 0, L_000001e766424000;  alias, 1 drivers
v000001e76641aff0_0 .net "RST", 0 0, v000001e766312c60_0;  alias, 1 drivers
v000001e76641b4f0_0 .net "sampled_bit", 0 0, v000001e766416df0_0;  alias, 1 drivers
v000001e76641b8b0_0 .net "stop_checker_enable", 0 0, v000001e766416490_0;  alias, 1 drivers
v000001e76641aaf0_0 .var "stop_error", 0 0;
S_000001e766419940 .scope module, "UARTTX" "UART_TX" 2 218, 30 7 0, S_000001e7662b11e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 8 "P_DATA";
    .port_info 3 /INPUT 1 "Data_Valid";
    .port_info 4 /INPUT 1 "parity_enable";
    .port_info 5 /INPUT 1 "parity_type";
    .port_info 6 /OUTPUT 1 "TX_OUT";
    .port_info 7 /OUTPUT 1 "busy";
P_000001e76636ddb0 .param/l "DATA_WIDTH" 0 30 7, C4<00000000000000000000000000001000>;
v000001e76641bf20_0 .net "CLK", 0 0, L_000001e7664240a0;  alias, 1 drivers
v000001e76641cba0_0 .net "Data_Valid", 0 0, L_000001e76637a900;  1 drivers
v000001e76641cce0_0 .net "P_DATA", 7 0, v000001e7663a8040_0;  alias, 1 drivers
v000001e76641cec0_0 .net "RST", 0 0, v000001e766312c60_0;  alias, 1 drivers
v000001e76641d320_0 .net "TX_OUT", 0 0, v000001e76641db40_0;  alias, 1 drivers
v000001e76641d460_0 .net "busy", 0 0, v000001e76641c240_0;  alias, 1 drivers
v000001e766421df0_0 .net "mux_sel", 1 0, v000001e76641d960_0;  1 drivers
v000001e766420ef0_0 .net "parity", 0 0, v000001e76641be80_0;  1 drivers
v000001e766421cb0_0 .net "parity_enable", 0 0, L_000001e766423e20;  1 drivers
v000001e766421d50_0 .net "parity_type", 0 0, L_000001e766424320;  1 drivers
v000001e766420d10_0 .net "ser_data", 0 0, L_000001e766422a20;  1 drivers
v000001e766421a30_0 .net "seriz_done", 0 0, L_000001e766423100;  1 drivers
v000001e766421490_0 .net "seriz_en", 0 0, v000001e76641d780_0;  1 drivers
S_000001e766418cc0 .scope module, "U0_Serializer" "Serializer" 30 38, 31 2 0, S_000001e766419940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 8 "DATA";
    .port_info 3 /INPUT 1 "Enable";
    .port_info 4 /INPUT 1 "Busy";
    .port_info 5 /INPUT 1 "Data_Valid";
    .port_info 6 /OUTPUT 1 "ser_out";
    .port_info 7 /OUTPUT 1 "ser_done";
P_000001e76636ddf0 .param/l "WIDTH" 0 31 2, C4<00000000000000000000000000001000>;
v000001e76641acd0_0 .net "Busy", 0 0, v000001e76641c240_0;  alias, 1 drivers
v000001e76641c740_0 .net "CLK", 0 0, L_000001e7664240a0;  alias, 1 drivers
v000001e76641c1a0_0 .net "DATA", 7 0, v000001e7663a8040_0;  alias, 1 drivers
v000001e76641d000_0 .var "DATA_V", 7 0;
v000001e76641c600_0 .net "Data_Valid", 0 0, L_000001e76637a900;  alias, 1 drivers
v000001e76641d640_0 .net "Enable", 0 0, v000001e76641d780_0;  alias, 1 drivers
v000001e76641c6a0_0 .net "RST", 0 0, v000001e766312c60_0;  alias, 1 drivers
v000001e76641d0a0_0 .net *"_ivl_0", 31 0, L_000001e766423420;  1 drivers
L_000001e766426370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e76641d3c0_0 .net/2u *"_ivl_10", 0 0, L_000001e766426370;  1 drivers
L_000001e766426298 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e76641ce20_0 .net *"_ivl_3", 28 0, L_000001e766426298;  1 drivers
L_000001e7664262e0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v000001e76641d5a0_0 .net/2u *"_ivl_4", 31 0, L_000001e7664262e0;  1 drivers
v000001e76641cb00_0 .net *"_ivl_6", 0 0, L_000001e766424280;  1 drivers
L_000001e766426328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e76641c7e0_0 .net/2u *"_ivl_8", 0 0, L_000001e766426328;  1 drivers
v000001e76641c060_0 .var "ser_count", 2 0;
v000001e76641c100_0 .net "ser_done", 0 0, L_000001e766423100;  alias, 1 drivers
v000001e76641c4c0_0 .net "ser_out", 0 0, L_000001e766422a20;  alias, 1 drivers
L_000001e766423420 .concat [ 3 29 0 0], v000001e76641c060_0, L_000001e766426298;
L_000001e766424280 .cmp/eq 32, L_000001e766423420, L_000001e7664262e0;
L_000001e766423100 .functor MUXZ 1, L_000001e766426370, L_000001e766426328, L_000001e766424280, C4<>;
L_000001e766422a20 .part v000001e76641d000_0, 0, 1;
S_000001e766418680 .scope module, "U0_fsm" "uart_tx_fsm" 30 27, 32 2 0, S_000001e766419940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "Data_Valid";
    .port_info 3 /INPUT 1 "ser_done";
    .port_info 4 /INPUT 1 "parity_enable";
    .port_info 5 /OUTPUT 1 "Ser_enable";
    .port_info 6 /OUTPUT 2 "mux_sel";
    .port_info 7 /OUTPUT 1 "busy";
P_000001e766376190 .param/l "IDLE" 0 32 16, C4<000>;
P_000001e7663761c8 .param/l "data" 0 32 18, C4<011>;
P_000001e766376200 .param/l "parity" 0 32 19, C4<010>;
P_000001e766376238 .param/l "start" 0 32 17, C4<001>;
P_000001e766376270 .param/l "stop" 0 32 20, C4<110>;
v000001e76641bd40_0 .net "CLK", 0 0, L_000001e7664240a0;  alias, 1 drivers
v000001e76641d1e0_0 .net "Data_Valid", 0 0, L_000001e76637a900;  alias, 1 drivers
v000001e76641d8c0_0 .net "RST", 0 0, v000001e766312c60_0;  alias, 1 drivers
v000001e76641d780_0 .var "Ser_enable", 0 0;
v000001e76641c240_0 .var "busy", 0 0;
v000001e76641d500_0 .var "busy_c", 0 0;
v000001e76641d820_0 .var "current_state", 2 0;
v000001e76641d960_0 .var "mux_sel", 1 0;
v000001e76641bde0_0 .var "next_state", 2 0;
v000001e76641d6e0_0 .net "parity_enable", 0 0, L_000001e766423e20;  alias, 1 drivers
v000001e76641dbe0_0 .net "ser_done", 0 0, L_000001e766423100;  alias, 1 drivers
E_000001e76636df70 .event anyedge, v000001e76641d820_0, v000001e76641c100_0;
E_000001e76636d8b0 .event anyedge, v000001e76641d820_0, v000001e76641c600_0, v000001e76641c100_0, v000001e76641d6e0_0;
S_000001e766418040 .scope module, "U0_mux" "mux" 30 49, 33 2 0, S_000001e766419940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "IN_0";
    .port_info 3 /INPUT 1 "IN_1";
    .port_info 4 /INPUT 1 "IN_2";
    .port_info 5 /INPUT 1 "IN_3";
    .port_info 6 /INPUT 2 "SEL";
    .port_info 7 /OUTPUT 1 "OUT";
v000001e76641da00_0 .net "CLK", 0 0, L_000001e7664240a0;  alias, 1 drivers
L_000001e7664263b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e76641d280_0 .net "IN_0", 0 0, L_000001e7664263b8;  1 drivers
v000001e76641cd80_0 .net "IN_1", 0 0, L_000001e766422a20;  alias, 1 drivers
v000001e76641daa0_0 .net "IN_2", 0 0, v000001e76641be80_0;  alias, 1 drivers
L_000001e766426400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e76641c2e0_0 .net "IN_3", 0 0, L_000001e766426400;  1 drivers
v000001e76641db40_0 .var "OUT", 0 0;
v000001e76641c880_0 .net "RST", 0 0, v000001e766312c60_0;  alias, 1 drivers
v000001e76641c380_0 .net "SEL", 1 0, v000001e76641d960_0;  alias, 1 drivers
v000001e76641cf60_0 .var "mux_out", 0 0;
E_000001e76636d470/0 .event anyedge, v000001e76641d960_0, v000001e76641d280_0, v000001e76641c4c0_0, v000001e76641daa0_0;
E_000001e76636d470/1 .event anyedge, v000001e76641c2e0_0;
E_000001e76636d470 .event/or E_000001e76636d470/0, E_000001e76636d470/1;
S_000001e7664181d0 .scope module, "U0_parity_calc" "parity_calc" 30 60, 34 1 0, S_000001e766419940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "parity_enable";
    .port_info 3 /INPUT 1 "parity_type";
    .port_info 4 /INPUT 1 "Busy";
    .port_info 5 /INPUT 8 "DATA";
    .port_info 6 /INPUT 1 "Data_Valid";
    .port_info 7 /OUTPUT 1 "parity";
P_000001e76636dfb0 .param/l "WIDTH" 0 34 1, C4<00000000000000000000000000001000>;
v000001e76641cc40_0 .net "Busy", 0 0, v000001e76641c240_0;  alias, 1 drivers
v000001e76641bfc0_0 .net "CLK", 0 0, L_000001e7664240a0;  alias, 1 drivers
v000001e76641c420_0 .net "DATA", 7 0, v000001e7663a8040_0;  alias, 1 drivers
v000001e76641c560_0 .var "DATA_V", 7 0;
v000001e76641c920_0 .net "Data_Valid", 0 0, L_000001e76637a900;  alias, 1 drivers
v000001e76641c9c0_0 .net "RST", 0 0, v000001e766312c60_0;  alias, 1 drivers
v000001e76641be80_0 .var "parity", 0 0;
v000001e76641d140_0 .net "parity_enable", 0 0, L_000001e766423e20;  alias, 1 drivers
v000001e76641ca60_0 .net "parity_type", 0 0, L_000001e766424320;  alias, 1 drivers
S_000001e766419170 .scope module, "clock_divider_UART_RX" "ClkDiv" 2 140, 35 1 0, S_000001e7662b11e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_ref_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_clk_en";
    .port_info 3 /INPUT 8 "i_div_ratio";
    .port_info 4 /OUTPUT 1 "o_div_clk";
P_000001e76636dff0 .param/l "Ratio_width" 0 35 2, C4<00000000000000000000000000001000>;
L_000001e76637a7b0 .functor AND 1, L_000001e766426250, L_000001e7664236a0, C4<1>, C4<1>;
L_000001e766379e10 .functor AND 1, L_000001e76637a7b0, L_000001e766423c40, C4<1>, C4<1>;
v000001e766420a90_0 .net "Counter_full", 6 0, L_000001e766421f80;  1 drivers
v000001e766421530_0 .net "Counter_half", 6 0, L_000001e766422340;  1 drivers
L_000001e766425f80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e766421c10_0 .net *"_ivl_10", 0 0, L_000001e766425f80;  1 drivers
L_000001e766425fc8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e766420db0_0 .net/2u *"_ivl_12", 31 0, L_000001e766425fc8;  1 drivers
v000001e766421b70_0 .net *"_ivl_14", 31 0, L_000001e766423d80;  1 drivers
v000001e7664215d0_0 .net *"_ivl_18", 7 0, L_000001e7664231a0;  1 drivers
v000001e766420770_0 .net *"_ivl_2", 31 0, L_000001e766422200;  1 drivers
v000001e766420810_0 .net *"_ivl_20", 6 0, L_000001e766422840;  1 drivers
L_000001e766426010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e766420f90_0 .net *"_ivl_22", 0 0, L_000001e766426010;  1 drivers
L_000001e766426058 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001e766420b30_0 .net/2u *"_ivl_28", 7 0, L_000001e766426058;  1 drivers
v000001e766420bd0_0 .net *"_ivl_33", 0 0, L_000001e7664236a0;  1 drivers
v000001e766421850_0 .net *"_ivl_34", 0 0, L_000001e76637a7b0;  1 drivers
v000001e7664208b0_0 .net *"_ivl_37", 0 0, L_000001e766423c40;  1 drivers
L_000001e766425f38 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e766421ad0_0 .net *"_ivl_5", 23 0, L_000001e766425f38;  1 drivers
v000001e766421710_0 .net *"_ivl_6", 31 0, L_000001e766423f60;  1 drivers
v000001e7664217b0_0 .net *"_ivl_8", 30 0, L_000001e7664220c0;  1 drivers
v000001e766420950_0 .net "clk_en", 0 0, L_000001e766379e10;  1 drivers
v000001e7664209f0_0 .var "count", 7 0;
v000001e766420c70_0 .var "div_clk", 0 0;
v000001e7664213f0_0 .net "i_clk_en", 0 0, L_000001e766426250;  alias, 1 drivers
v000001e766421670_0 .net "i_div_ratio", 7 0, L_000001e766424640;  1 drivers
v000001e766420e50_0 .net "i_ref_clk", 0 0, o000001e7663c6868;  alias, 0 drivers
v000001e766421030_0 .net "i_rst_n", 0 0, v000001e766312c60_0;  alias, 1 drivers
v000001e7664210d0_0 .net "is_odd", 0 0, L_000001e766422700;  1 drivers
v000001e766421170_0 .net "is_one", 0 0, L_000001e766422c00;  1 drivers
v000001e766421210_0 .net "is_zero", 0 0, L_000001e766422d40;  1 drivers
v000001e7664212b0_0 .net "o_div_clk", 0 0, L_000001e766424000;  alias, 1 drivers
v000001e766421350_0 .var "odd_edge_tog", 0 0;
E_000001e76636d830/0 .event negedge, v000001e766373880_0;
E_000001e76636d830/1 .event posedge, v000001e766312f80_0;
E_000001e76636d830 .event/or E_000001e76636d830/0, E_000001e76636d830/1;
L_000001e766422700 .part L_000001e766424640, 0, 1;
L_000001e766422200 .concat [ 8 24 0 0], L_000001e766424640, L_000001e766425f38;
L_000001e7664220c0 .part L_000001e766422200, 1, 31;
L_000001e766423f60 .concat [ 31 1 0 0], L_000001e7664220c0, L_000001e766425f80;
L_000001e766423d80 .arith/sub 32, L_000001e766423f60, L_000001e766425fc8;
L_000001e766422340 .part L_000001e766423d80, 0, 7;
L_000001e766422840 .part L_000001e766424640, 1, 7;
L_000001e7664231a0 .concat [ 7 1 0 0], L_000001e766422840, L_000001e766426010;
L_000001e766421f80 .part L_000001e7664231a0, 0, 7;
L_000001e766422d40 .reduce/nor L_000001e766424640;
L_000001e766422c00 .cmp/eq 8, L_000001e766424640, L_000001e766426058;
L_000001e7664236a0 .reduce/nor L_000001e766422c00;
L_000001e766423c40 .reduce/nor L_000001e766422d40;
L_000001e766424000 .functor MUXZ 1, o000001e7663c6868, v000001e766420c70_0, L_000001e766379e10, C4<>;
S_000001e7664189a0 .scope begin, "counter_proc" "counter_proc" 35 27, 35 27 0, S_000001e766419170;
 .timescale 0 0;
S_000001e766418b30 .scope module, "clock_divider_UART_TX" "ClkDiv" 2 150, 35 1 0, S_000001e7662b11e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_ref_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_clk_en";
    .port_info 3 /INPUT 8 "i_div_ratio";
    .port_info 4 /OUTPUT 1 "o_div_clk";
P_000001e76636e030 .param/l "Ratio_width" 0 35 2, C4<00000000000000000000000000001000>;
L_000001e76637a3c0 .functor AND 1, L_000001e766426250, L_000001e7664239c0, C4<1>, C4<1>;
L_000001e7663791d0 .functor AND 1, L_000001e76637a3c0, L_000001e7664241e0, C4<1>, C4<1>;
v000001e7664218f0_0 .net "Counter_full", 6 0, L_000001e766422ac0;  1 drivers
v000001e766421990_0 .net "Counter_half", 6 0, L_000001e7664223e0;  1 drivers
L_000001e766426130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e76641e790_0 .net *"_ivl_10", 0 0, L_000001e766426130;  1 drivers
L_000001e766426178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e76641f870_0 .net/2u *"_ivl_12", 31 0, L_000001e766426178;  1 drivers
v000001e76641e830_0 .net *"_ivl_14", 31 0, L_000001e7664243c0;  1 drivers
v000001e76641f4b0_0 .net *"_ivl_18", 7 0, L_000001e7664246e0;  1 drivers
v000001e7664204f0_0 .net *"_ivl_2", 31 0, L_000001e766423600;  1 drivers
v000001e766420090_0 .net *"_ivl_20", 6 0, L_000001e766423380;  1 drivers
L_000001e7664261c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e766420590_0 .net *"_ivl_22", 0 0, L_000001e7664261c0;  1 drivers
L_000001e766426208 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001e76641e010_0 .net/2u *"_ivl_28", 7 0, L_000001e766426208;  1 drivers
v000001e76641e290_0 .net *"_ivl_33", 0 0, L_000001e7664239c0;  1 drivers
v000001e76641f5f0_0 .net *"_ivl_34", 0 0, L_000001e76637a3c0;  1 drivers
v000001e76641eb50_0 .net *"_ivl_37", 0 0, L_000001e7664241e0;  1 drivers
L_000001e7664260e8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e76641e150_0 .net *"_ivl_5", 23 0, L_000001e7664260e8;  1 drivers
v000001e76641f050_0 .net *"_ivl_6", 31 0, L_000001e766422520;  1 drivers
v000001e76641fff0_0 .net *"_ivl_8", 30 0, L_000001e7664227a0;  1 drivers
v000001e76641e5b0_0 .net "clk_en", 0 0, L_000001e7663791d0;  1 drivers
v000001e76641e0b0_0 .var "count", 7 0;
v000001e76641e1f0_0 .var "div_clk", 0 0;
v000001e766420630_0 .net "i_clk_en", 0 0, L_000001e766426250;  alias, 1 drivers
v000001e76641e330_0 .net "i_div_ratio", 7 0, v000001e766312a80_3;  alias, 1 drivers
v000001e76641f0f0_0 .net "i_ref_clk", 0 0, o000001e7663c6868;  alias, 0 drivers
v000001e76641e3d0_0 .net "i_rst_n", 0 0, v000001e766312c60_0;  alias, 1 drivers
v000001e76641e970_0 .net "is_odd", 0 0, L_000001e7664234c0;  1 drivers
v000001e76641e470_0 .net "is_one", 0 0, L_000001e766423060;  1 drivers
v000001e76641e510_0 .net "is_zero", 0 0, L_000001e766422480;  1 drivers
v000001e76641e6f0_0 .net "o_div_clk", 0 0, L_000001e7664240a0;  alias, 1 drivers
v000001e76641ee70_0 .var "odd_edge_tog", 0 0;
L_000001e7664234c0 .part v000001e766312a80_3, 0, 1;
L_000001e766423600 .concat [ 8 24 0 0], v000001e766312a80_3, L_000001e7664260e8;
L_000001e7664227a0 .part L_000001e766423600, 1, 31;
L_000001e766422520 .concat [ 31 1 0 0], L_000001e7664227a0, L_000001e766426130;
L_000001e7664243c0 .arith/sub 32, L_000001e766422520, L_000001e766426178;
L_000001e7664223e0 .part L_000001e7664243c0, 0, 7;
L_000001e766423380 .part v000001e766312a80_3, 1, 7;
L_000001e7664246e0 .concat [ 7 1 0 0], L_000001e766423380, L_000001e7664261c0;
L_000001e766422ac0 .part L_000001e7664246e0, 0, 7;
L_000001e766422480 .reduce/nor v000001e766312a80_3;
L_000001e766423060 .cmp/eq 8, v000001e766312a80_3, L_000001e766426208;
L_000001e7664239c0 .reduce/nor L_000001e766423060;
L_000001e7664241e0 .reduce/nor L_000001e766422480;
L_000001e7664240a0 .functor MUXZ 1, o000001e7663c6868, v000001e76641e1f0_0, L_000001e7663791d0, C4<>;
S_000001e7664197b0 .scope begin, "counter_proc" "counter_proc" 35 27, 35 27 0, S_000001e766418b30;
 .timescale 0 0;
S_000001e766418e50 .scope module, "clock_gating_ALU" "CLK_gate" 2 265, 36 1 0, S_000001e7662b11e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_EN";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "GATED_CLK";
L_000001e766379b00 .functor AND 1, v000001e76641fb90_0, o000001e7663c4c48, C4<1>, C4<1>;
v000001e76641f230_0 .net "CLK", 0 0, o000001e7663c4c48;  alias, 0 drivers
v000001e766420450_0 .net "CLK_EN", 0 0, v000001e766313160_0;  alias, 1 drivers
v000001e76641ed30_0 .net "GATED_CLK", 0 0, L_000001e766379b00;  alias, 1 drivers
v000001e76641fb90_0 .var "latch", 0 0;
E_000001e76636d8f0 .event anyedge, v000001e766313160_0, v000001e7663a27a0_0;
    .scope S_000001e766313550;
T_0 ;
    %wait E_000001e76636daf0;
    %load/vec4 v000001e766312080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e7663117c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001e7663117c0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e7663117c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e766313550;
T_1 ;
    %wait E_000001e76636daf0;
    %load/vec4 v000001e766312080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e766312bc0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e7663117c0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001e766312bc0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e766313b90;
T_2 ;
    %wait E_000001e76636d2f0;
    %load/vec4 v000001e766313020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e766312e40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001e766312e40_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e766312e40_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e766313b90;
T_3 ;
    %wait E_000001e76636d2f0;
    %load/vec4 v000001e766313020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e766312c60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001e766312e40_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001e766312c60_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001e766419170;
T_4 ;
    %wait E_000001e76636d830;
    %fork t_1, S_000001e7664189a0;
    %jmp t_0;
    .scope S_000001e7664189a0;
t_1 ;
    %load/vec4 v000001e766421030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e7664209f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e766420c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e766421350_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e766420950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001e7664210d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v000001e7664209f0_0;
    %load/vec4 v000001e766421530_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e7664209f0_0, 0;
    %load/vec4 v000001e766420c70_0;
    %inv;
    %assign/vec4 v000001e766420c70_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000001e7664210d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.11, 10;
    %load/vec4 v000001e7664209f0_0;
    %load/vec4 v000001e766421530_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.10, 9;
    %load/vec4 v000001e766421350_0;
    %and;
T_4.10;
    %flag_set/vec4 8;
    %jmp/1 T_4.9, 8;
    %load/vec4 v000001e7664210d0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.13, 11;
    %load/vec4 v000001e7664209f0_0;
    %load/vec4 v000001e766420a90_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.13;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.12, 10;
    %load/vec4 v000001e766421350_0;
    %nor/r;
    %and;
T_4.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.9;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e7664209f0_0, 0;
    %load/vec4 v000001e766420c70_0;
    %inv;
    %assign/vec4 v000001e766420c70_0, 0;
    %load/vec4 v000001e766421350_0;
    %inv;
    %assign/vec4 v000001e766421350_0, 0;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v000001e7664209f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001e7664209f0_0, 0;
T_4.8 ;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %end;
    .scope S_000001e766419170;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e766418b30;
T_5 ;
    %wait E_000001e76636d830;
    %fork t_3, S_000001e7664197b0;
    %jmp t_2;
    .scope S_000001e7664197b0;
t_3 ;
    %load/vec4 v000001e76641e3d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e76641e0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e76641e1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e76641ee70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001e76641e5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001e76641e970_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v000001e76641e0b0_0;
    %load/vec4 v000001e766421990_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e76641e0b0_0, 0;
    %load/vec4 v000001e76641e1f0_0;
    %inv;
    %assign/vec4 v000001e76641e1f0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v000001e76641e970_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.11, 10;
    %load/vec4 v000001e76641e0b0_0;
    %load/vec4 v000001e766421990_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.10, 9;
    %load/vec4 v000001e76641ee70_0;
    %and;
T_5.10;
    %flag_set/vec4 8;
    %jmp/1 T_5.9, 8;
    %load/vec4 v000001e76641e970_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_5.13, 11;
    %load/vec4 v000001e76641e0b0_0;
    %load/vec4 v000001e7664218f0_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.13;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.12, 10;
    %load/vec4 v000001e76641ee70_0;
    %nor/r;
    %and;
T_5.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.9;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e76641e0b0_0, 0;
    %load/vec4 v000001e76641e1f0_0;
    %inv;
    %assign/vec4 v000001e76641e1f0_0, 0;
    %load/vec4 v000001e76641ee70_0;
    %inv;
    %assign/vec4 v000001e76641ee70_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v000001e76641e0b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001e76641e0b0_0, 0;
T_5.8 ;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %end;
    .scope S_000001e766418b30;
t_2 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_000001e766313d20;
T_6 ;
    %wait E_000001e766369d70;
    %load/vec4 v000001e766311c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e7663132a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001e766311860_0;
    %assign/vec4 v000001e7663132a0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001e766313d20;
T_7 ;
    %wait E_000001e76636db30;
    %load/vec4 v000001e7663132a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e766311860_0, 0, 4;
    %jmp T_7.12;
T_7.0 ;
    %load/vec4 v000001e766311cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e766311860_0, 0, 4;
    %jmp T_7.14;
T_7.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e766311860_0, 0, 4;
T_7.14 ;
    %jmp T_7.12;
T_7.1 ;
    %load/vec4 v000001e766416350_0;
    %dup/vec4;
    %pushi/vec4 170, 0, 8;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 204, 0, 8;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 221, 0, 8;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %load/vec4 v000001e7663132a0_0;
    %store/vec4 v000001e766311860_0, 0, 4;
    %jmp T_7.20;
T_7.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e766311860_0, 0, 4;
    %jmp T_7.20;
T_7.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e766311860_0, 0, 4;
    %jmp T_7.20;
T_7.17 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001e766311860_0, 0, 4;
    %jmp T_7.20;
T_7.18 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e766311860_0, 0, 4;
    %jmp T_7.20;
T_7.20 ;
    %pop/vec4 1;
    %jmp T_7.12;
T_7.2 ;
    %load/vec4 v000001e766311cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.21, 8;
    %load/vec4 v000001e766416350_0;
    %cmpi/e 170, 0, 8;
    %jmp/0xz  T_7.23, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001e766311860_0, 0, 4;
    %jmp T_7.24;
T_7.23 ;
    %load/vec4 v000001e766416350_0;
    %cmpi/e 187, 0, 8;
    %jmp/0xz  T_7.25, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e766311860_0, 0, 4;
    %jmp T_7.26;
T_7.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e766311860_0, 0, 4;
T_7.26 ;
T_7.24 ;
    %jmp T_7.22;
T_7.21 ;
    %load/vec4 v000001e7663132a0_0;
    %store/vec4 v000001e766311860_0, 0, 4;
T_7.22 ;
    %jmp T_7.12;
T_7.3 ;
    %load/vec4 v000001e766311cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.27, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001e766311860_0, 0, 4;
    %jmp T_7.28;
T_7.27 ;
    %load/vec4 v000001e7663132a0_0;
    %store/vec4 v000001e766311860_0, 0, 4;
T_7.28 ;
    %jmp T_7.12;
T_7.4 ;
    %load/vec4 v000001e7664177f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.29, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001e766311860_0, 0, 4;
    %jmp T_7.30;
T_7.29 ;
    %load/vec4 v000001e7663132a0_0;
    %store/vec4 v000001e766311860_0, 0, 4;
T_7.30 ;
    %jmp T_7.12;
T_7.5 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001e766311860_0, 0, 4;
    %jmp T_7.12;
T_7.6 ;
    %load/vec4 v000001e766311cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.31, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001e766311860_0, 0, 4;
    %jmp T_7.32;
T_7.31 ;
    %load/vec4 v000001e7663132a0_0;
    %store/vec4 v000001e766311860_0, 0, 4;
T_7.32 ;
    %jmp T_7.12;
T_7.7 ;
    %load/vec4 v000001e766311cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.33, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e766311860_0, 0, 4;
    %jmp T_7.34;
T_7.33 ;
    %load/vec4 v000001e7663132a0_0;
    %store/vec4 v000001e766311860_0, 0, 4;
T_7.34 ;
    %jmp T_7.12;
T_7.8 ;
    %load/vec4 v000001e766311cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.35, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001e766311860_0, 0, 4;
    %jmp T_7.36;
T_7.35 ;
    %load/vec4 v000001e7663132a0_0;
    %store/vec4 v000001e766311860_0, 0, 4;
T_7.36 ;
    %jmp T_7.12;
T_7.9 ;
    %load/vec4 v000001e766311900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.37, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001e766311860_0, 0, 4;
    %jmp T_7.38;
T_7.37 ;
    %load/vec4 v000001e7663132a0_0;
    %store/vec4 v000001e766311860_0, 0, 4;
T_7.38 ;
    %jmp T_7.12;
T_7.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e766311860_0, 0, 4;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001e766313d20;
T_8 ;
    %wait E_000001e76636dd30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e766311b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e766313160_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e766416b70_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7664179d0_0, 0, 1;
    %load/vec4 v000001e7663132a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %load/vec4 v000001e766311a40_0;
    %store/vec4 v000001e766415f90_0, 0, 8;
    %load/vec4 v000001e766417390_0;
    %store/vec4 v000001e766416350_0, 0, 8;
    %jmp T_8.12;
T_8.0 ;
    %load/vec4 v000001e766311a40_0;
    %store/vec4 v000001e766415f90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e766416350_0, 0, 8;
    %jmp T_8.12;
T_8.1 ;
    %load/vec4 v000001e7664160d0_0;
    %store/vec4 v000001e766416350_0, 0, 8;
    %load/vec4 v000001e766311a40_0;
    %store/vec4 v000001e766415f90_0, 0, 8;
    %jmp T_8.12;
T_8.2 ;
    %load/vec4 v000001e766311a40_0;
    %store/vec4 v000001e766415f90_0, 0, 8;
    %load/vec4 v000001e766417390_0;
    %store/vec4 v000001e766416350_0, 0, 8;
    %jmp T_8.12;
T_8.3 ;
    %load/vec4 v000001e766311a40_0;
    %store/vec4 v000001e766415f90_0, 0, 8;
    %load/vec4 v000001e766417390_0;
    %store/vec4 v000001e766416350_0, 0, 8;
    %jmp T_8.12;
T_8.4 ;
    %load/vec4 v000001e766311a40_0;
    %store/vec4 v000001e766415f90_0, 0, 8;
    %load/vec4 v000001e766417390_0;
    %store/vec4 v000001e766416350_0, 0, 8;
    %jmp T_8.12;
T_8.5 ;
    %load/vec4 v000001e766311a40_0;
    %store/vec4 v000001e766415f90_0, 0, 8;
    %load/vec4 v000001e766417390_0;
    %store/vec4 v000001e766416350_0, 0, 8;
    %jmp T_8.12;
T_8.6 ;
    %load/vec4 v000001e766417390_0;
    %store/vec4 v000001e766416350_0, 0, 8;
    %load/vec4 v000001e7664160d0_0;
    %store/vec4 v000001e766415f90_0, 0, 8;
    %jmp T_8.12;
T_8.7 ;
    %load/vec4 v000001e766417390_0;
    %store/vec4 v000001e766416350_0, 0, 8;
    %load/vec4 v000001e7664160d0_0;
    %store/vec4 v000001e766415f90_0, 0, 8;
    %jmp T_8.12;
T_8.8 ;
    %load/vec4 v000001e7664160d0_0;
    %store/vec4 v000001e766415f90_0, 0, 8;
    %load/vec4 v000001e766417390_0;
    %store/vec4 v000001e766416350_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e766313160_0, 0, 1;
    %jmp T_8.12;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e766313160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e766311b80_0, 0, 1;
    %load/vec4 v000001e7664160d0_0;
    %store/vec4 v000001e766415f90_0, 0, 8;
    %load/vec4 v000001e766417390_0;
    %store/vec4 v000001e766416350_0, 0, 8;
    %jmp T_8.12;
T_8.10 ;
    %load/vec4 v000001e766313340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %load/vec4 v000001e766416ad0_0;
    %store/vec4 v000001e766416b70_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7664179d0_0, 0, 1;
    %load/vec4 v000001e7664160d0_0;
    %store/vec4 v000001e766415f90_0, 0, 8;
    %load/vec4 v000001e766417390_0;
    %store/vec4 v000001e766416350_0, 0, 8;
T_8.13 ;
    %load/vec4 v000001e766417390_0;
    %store/vec4 v000001e766416350_0, 0, 8;
    %load/vec4 v000001e7664160d0_0;
    %store/vec4 v000001e766415f90_0, 0, 8;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001e766313d20;
T_9 ;
    %wait E_000001e766369d70;
    %load/vec4 v000001e766311c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e7663119a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e766312300_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e766312d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e766416ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e766417070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e766416170_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e766417070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e766416170_0, 0;
    %load/vec4 v000001e7663132a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %jmp T_9.12;
T_9.2 ;
    %load/vec4 v000001e7664160d0_0;
    %assign/vec4 v000001e766417390_0, 0;
    %jmp T_9.12;
T_9.3 ;
    %load/vec4 v000001e766311cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.13, 8;
    %load/vec4 v000001e7664160d0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v000001e7663119a0_0, 0;
    %load/vec4 v000001e7664160d0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v000001e766312300_0, 0;
T_9.13 ;
    %jmp T_9.12;
T_9.4 ;
    %load/vec4 v000001e766311cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.15, 8;
    %load/vec4 v000001e7664160d0_0;
    %assign/vec4 v000001e766311a40_0, 0;
T_9.15 ;
    %jmp T_9.12;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e766417070_0, 0;
    %load/vec4 v000001e766417b10_0;
    %assign/vec4 v000001e766416ad0_0, 0;
    %jmp T_9.12;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e766416170_0, 0;
    %jmp T_9.12;
T_9.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e766416170_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e7663119a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e766312300_0, 0;
    %jmp T_9.12;
T_9.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e766416170_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e7663119a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e766312300_0, 0;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v000001e766311cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.17, 8;
    %load/vec4 v000001e7664160d0_0;
    %pad/u 4;
    %assign/vec4 v000001e766312d00_0, 0;
T_9.17 ;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v000001e766311900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.19, 8;
    %load/vec4 v000001e7663130c0_0;
    %assign/vec4 v000001e766416ad0_0, 0;
T_9.19 ;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001e7662713a0;
T_10 ;
    %wait E_000001e766369d70;
    %load/vec4 v000001e7663a36a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e7663a1ee0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e7663a1c60_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001e7663a1c60_0;
    %load/vec4 v000001e7663a2d40_0;
    %cmp/ne;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e7663a1ee0_0, 0;
    %load/vec4 v000001e7663a2d40_0;
    %assign/vec4 v000001e7663a1c60_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001e7663a1ee0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001e7663a1bc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e7663a1ee0_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001e7662713a0;
T_11 ;
    %wait E_000001e766369d70;
    %load/vec4 v000001e7663a36a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7663a32e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001e7663a19e0_0;
    %assign/vec4 v000001e7663a32e0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001e7662713a0;
T_12 ;
    %wait E_000001e766369d70;
    %load/vec4 v000001e7663a36a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e7663a23e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001e7663a2020_0;
    %assign/vec4 v000001e7663a23e0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001e766419490;
T_13 ;
    %wait E_000001e76636dbb0;
    %load/vec4 v000001e76641b090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001e76641b130_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001e76641aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001e76641b130_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v000001e76641ba90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v000001e76641b130_0;
    %pad/u 32;
    %load/vec4 v000001e76641ad70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_13.6, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001e76641b130_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v000001e76641b130_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001e76641b130_0, 0;
T_13.7 ;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001e766419490;
T_14 ;
    %wait E_000001e76636dbb0;
    %load/vec4 v000001e76641b090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e76641af50_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001e76641aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e76641af50_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v000001e76641ba90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v000001e76641b130_0;
    %pad/u 32;
    %load/vec4 v000001e76641ad70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_14.6, 4;
    %load/vec4 v000001e76641af50_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001e76641af50_0, 0;
T_14.6 ;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001e766417eb0;
T_15 ;
    %wait E_000001e76636dbb0;
    %load/vec4 v000001e766417430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e766416c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e766416cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e766416d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e766416df0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001e7664168f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000001e766416990_0;
    %pad/u 32;
    %load/vec4 v000001e766416a30_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v000001e766416850_0;
    %assign/vec4 v000001e766416c10_0, 0;
T_15.4 ;
    %load/vec4 v000001e766416990_0;
    %load/vec4 v000001e766416a30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmp/e;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v000001e766416850_0;
    %assign/vec4 v000001e766416cb0_0, 0;
T_15.6 ;
    %load/vec4 v000001e766416990_0;
    %pad/u 32;
    %load/vec4 v000001e766416a30_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %addi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_15.8, 4;
    %load/vec4 v000001e766416850_0;
    %assign/vec4 v000001e766416d50_0, 0;
    %load/vec4 v000001e766416c10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.12, 9;
    %load/vec4 v000001e766416cb0_0;
    %and;
T_15.12;
    %flag_set/vec4 8;
    %jmp/1 T_15.11, 8;
    %load/vec4 v000001e766416cb0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.13, 10;
    %load/vec4 v000001e766416d50_0;
    %and;
T_15.13;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_15.11;
    %flag_get/vec4 8;
    %jmp/1 T_15.10, 8;
    %load/vec4 v000001e766416c10_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_15.14, 8;
    %load/vec4 v000001e766416d50_0;
    %and;
T_15.14;
    %or;
T_15.10;
    %assign/vec4 v000001e766416df0_0, 0;
T_15.8 ;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001e7663141d0;
T_16 ;
    %wait E_000001e76636dbb0;
    %load/vec4 v000001e766417930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e7664167b0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001e766416710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.4, 9;
    %load/vec4 v000001e766416670_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_16.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000001e766417a70_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001e766416670_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001e7664167b0_0, 4, 5;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001e766418810;
T_17 ;
    %wait E_000001e76636dbb0;
    %load/vec4 v000001e76641b3b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e76641ae10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e76641b9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e76641b1d0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001e76641b590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v000001e76641b810_0;
    %cmpi/u 1, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_17.6, 5;
    %load/vec4 v000001e76641b810_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_17.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v000001e766419d30_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001e76641b810_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001e76641ae10_0, 4, 5;
T_17.4 ;
    %load/vec4 v000001e76641b810_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_17.7, 4;
    %load/vec4 v000001e76641ae10_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001e766419d30_0;
    %concat/vec4; draw_concat_vec4
    %xor/r;
    %assign/vec4 v000001e76641b1d0_0, 0;
T_17.7 ;
    %load/vec4 v000001e76641b810_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_17.9, 4;
    %load/vec4 v000001e76641b630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.11, 8;
    %load/vec4 v000001e76641b1d0_0;
    %nor/r;
    %load/vec4 v000001e766419d30_0;
    %cmp/e;
    %jmp/0xz  T_17.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e76641b9f0_0, 0;
    %jmp T_17.14;
T_17.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e76641b9f0_0, 0;
T_17.14 ;
T_17.11 ;
    %load/vec4 v000001e76641b630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.15, 8;
    %load/vec4 v000001e76641b1d0_0;
    %load/vec4 v000001e766419d30_0;
    %cmp/e;
    %jmp/0xz  T_17.17, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e76641b9f0_0, 0;
    %jmp T_17.18;
T_17.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e76641b9f0_0, 0;
T_17.18 ;
T_17.15 ;
T_17.9 ;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001e766418360;
T_18 ;
    %wait E_000001e76636dbb0;
    %load/vec4 v000001e76641bb30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e76641b310_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001e76641b270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v000001e76641b950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e76641b310_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e76641b310_0, 0;
T_18.5 ;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001e7664184f0;
T_19 ;
    %wait E_000001e76636dbb0;
    %load/vec4 v000001e76641aff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e76641aaf0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001e76641b8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v000001e76641b4f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e76641aaf0_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e76641aaf0_0, 0;
T_19.5 ;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001e7663136e0;
T_20 ;
    %wait E_000001e76636dbb0;
    %load/vec4 v000001e766417250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v000001e766415e50_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001e7664174d0_0;
    %assign/vec4 v000001e766415e50_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001e7663136e0;
T_21 ;
    %wait E_000001e76636d570;
    %load/vec4 v000001e766415e50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001e7664174d0_0, 0, 6;
    %jmp T_21.7;
T_21.0 ;
    %load/vec4 v000001e766415d10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.8, 4;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001e7664174d0_0, 0, 6;
    %jmp T_21.9;
T_21.8 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001e7664174d0_0, 0, 6;
T_21.9 ;
    %jmp T_21.7;
T_21.1 ;
    %load/vec4 v000001e766417110_0;
    %pad/u 32;
    %load/vec4 v000001e7664172f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_21.10, 4;
    %load/vec4 v000001e7664162b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.12, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001e7664174d0_0, 0, 6;
    %jmp T_21.13;
T_21.12 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001e7664174d0_0, 0, 6;
T_21.13 ;
    %jmp T_21.11;
T_21.10 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001e7664174d0_0, 0, 6;
T_21.11 ;
    %jmp T_21.7;
T_21.2 ;
    %load/vec4 v000001e766417750_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_21.16, 5;
    %load/vec4 v000001e766417750_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_21.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.14, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001e7664174d0_0, 0, 6;
    %jmp T_21.15;
T_21.14 ;
    %load/vec4 v000001e7664176b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.17, 8;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000001e7664174d0_0, 0, 6;
    %jmp T_21.18;
T_21.17 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000001e7664174d0_0, 0, 6;
T_21.18 ;
T_21.15 ;
    %jmp T_21.7;
T_21.3 ;
    %load/vec4 v000001e766417110_0;
    %pad/u 32;
    %load/vec4 v000001e7664172f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_21.19, 4;
    %load/vec4 v000001e766416e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.21, 8;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000001e7664174d0_0, 0, 6;
    %jmp T_21.22;
T_21.21 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001e7664174d0_0, 0, 6;
T_21.22 ;
    %jmp T_21.20;
T_21.19 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000001e7664174d0_0, 0, 6;
T_21.20 ;
    %jmp T_21.7;
T_21.4 ;
    %load/vec4 v000001e766417110_0;
    %pad/u 32;
    %load/vec4 v000001e7664172f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_21.23, 4;
    %load/vec4 v000001e766417570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.25, 8;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001e7664174d0_0, 0, 6;
    %jmp T_21.26;
T_21.25 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001e7664174d0_0, 0, 6;
T_21.26 ;
    %jmp T_21.24;
T_21.23 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000001e7664174d0_0, 0, 6;
T_21.24 ;
    %jmp T_21.7;
T_21.5 ;
    %load/vec4 v000001e766415d10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.27, 4;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001e7664174d0_0, 0, 6;
    %jmp T_21.28;
T_21.27 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001e7664174d0_0, 0, 6;
T_21.28 ;
    %jmp T_21.7;
T_21.7 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001e7663136e0;
T_22 ;
    %wait E_000001e76636d330;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e766415ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7664163f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e766416210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e766416530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e766416490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e766416f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e766416030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e766417610_0, 0, 1;
    %load/vec4 v000001e766415e50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %jmp T_22.7;
T_22.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e766417610_0, 0, 1;
    %jmp T_22.7;
T_22.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e766416f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e766415ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7664163f0_0, 0, 1;
    %jmp T_22.7;
T_22.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7664163f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e766415ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e766416210_0, 0, 1;
    %jmp T_22.7;
T_22.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7664163f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e766415ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e766416030_0, 0, 1;
    %jmp T_22.7;
T_22.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7664163f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e766415ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e766416490_0, 0, 1;
    %jmp T_22.7;
T_22.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7664163f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e766416530_0, 0, 1;
    %jmp T_22.7;
T_22.7 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001e766418680;
T_23 ;
    %wait E_000001e76636a770;
    %load/vec4 v000001e76641d8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e76641d820_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000001e76641bde0_0;
    %assign/vec4 v000001e76641d820_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001e766418680;
T_24 ;
    %wait E_000001e76636d8b0;
    %load/vec4 v000001e76641d820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e76641bde0_0, 0, 3;
    %jmp T_24.6;
T_24.0 ;
    %load/vec4 v000001e76641d1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e76641bde0_0, 0, 3;
    %jmp T_24.8;
T_24.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e76641bde0_0, 0, 3;
T_24.8 ;
    %jmp T_24.6;
T_24.1 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001e76641bde0_0, 0, 3;
    %jmp T_24.6;
T_24.2 ;
    %load/vec4 v000001e76641dbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.9, 8;
    %load/vec4 v000001e76641d6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.11, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001e76641bde0_0, 0, 3;
    %jmp T_24.12;
T_24.11 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001e76641bde0_0, 0, 3;
T_24.12 ;
    %jmp T_24.10;
T_24.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001e76641bde0_0, 0, 3;
T_24.10 ;
    %jmp T_24.6;
T_24.3 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001e76641bde0_0, 0, 3;
    %jmp T_24.6;
T_24.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e76641bde0_0, 0, 3;
    %jmp T_24.6;
T_24.6 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001e766418680;
T_25 ;
    %wait E_000001e76636df70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e76641d780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e76641d960_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e76641d500_0, 0, 1;
    %load/vec4 v000001e76641d820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e76641d500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e76641d780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e76641d960_0, 0, 2;
    %jmp T_25.6;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e76641d780_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e76641d960_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e76641d500_0, 0, 1;
    %jmp T_25.6;
T_25.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e76641d780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e76641d500_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e76641d960_0, 0, 2;
    %jmp T_25.6;
T_25.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e76641d780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e76641d500_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e76641d960_0, 0, 2;
    %load/vec4 v000001e76641dbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.7, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e76641d780_0, 0, 1;
    %jmp T_25.8;
T_25.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e76641d780_0, 0, 1;
T_25.8 ;
    %jmp T_25.6;
T_25.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e76641d500_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e76641d960_0, 0, 2;
    %jmp T_25.6;
T_25.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e76641d500_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e76641d960_0, 0, 2;
    %jmp T_25.6;
T_25.6 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000001e766418680;
T_26 ;
    %wait E_000001e76636a770;
    %load/vec4 v000001e76641d8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e76641c240_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v000001e76641d500_0;
    %assign/vec4 v000001e76641c240_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000001e766418cc0;
T_27 ;
    %wait E_000001e76636a770;
    %load/vec4 v000001e76641c6a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e76641d000_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000001e76641c600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.4, 9;
    %load/vec4 v000001e76641acd0_0;
    %nor/r;
    %and;
T_27.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v000001e76641c1a0_0;
    %assign/vec4 v000001e76641d000_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v000001e76641d640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.5, 8;
    %load/vec4 v000001e76641d000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000001e76641d000_0, 0;
T_27.5 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000001e766418cc0;
T_28 ;
    %wait E_000001e76636a770;
    %load/vec4 v000001e76641c6a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e76641c060_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v000001e76641d640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v000001e76641c060_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e76641c060_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e76641c060_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_000001e766418040;
T_29 ;
    %wait E_000001e76636d470;
    %load/vec4 v000001e76641c380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %jmp T_29.4;
T_29.0 ;
    %load/vec4 v000001e76641d280_0;
    %store/vec4 v000001e76641cf60_0, 0, 1;
    %jmp T_29.4;
T_29.1 ;
    %load/vec4 v000001e76641cd80_0;
    %store/vec4 v000001e76641cf60_0, 0, 1;
    %jmp T_29.4;
T_29.2 ;
    %load/vec4 v000001e76641daa0_0;
    %store/vec4 v000001e76641cf60_0, 0, 1;
    %jmp T_29.4;
T_29.3 ;
    %load/vec4 v000001e76641c2e0_0;
    %store/vec4 v000001e76641cf60_0, 0, 1;
    %jmp T_29.4;
T_29.4 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000001e766418040;
T_30 ;
    %wait E_000001e76636a770;
    %load/vec4 v000001e76641c880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e76641db40_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000001e76641cf60_0;
    %assign/vec4 v000001e76641db40_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000001e7664181d0;
T_31 ;
    %wait E_000001e76636a770;
    %load/vec4 v000001e76641c9c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e76641c560_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000001e76641c920_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.4, 9;
    %load/vec4 v000001e76641cc40_0;
    %nor/r;
    %and;
T_31.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v000001e76641c420_0;
    %assign/vec4 v000001e76641c560_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000001e7664181d0;
T_32 ;
    %wait E_000001e76636a770;
    %load/vec4 v000001e76641c9c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e76641be80_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000001e76641d140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v000001e76641ca60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %jmp T_32.6;
T_32.4 ;
    %load/vec4 v000001e76641c560_0;
    %xor/r;
    %assign/vec4 v000001e76641be80_0, 0;
    %jmp T_32.6;
T_32.5 ;
    %load/vec4 v000001e76641c560_0;
    %xnor/r;
    %assign/vec4 v000001e76641be80_0, 0;
    %jmp T_32.6;
T_32.6 ;
    %pop/vec4 1;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000001e766313a00;
T_33 ;
    %wait E_000001e76636a770;
    %load/vec4 v000001e766311540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e766311f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7663121c0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v000001e766312760_0;
    %assign/vec4 v000001e766311f40_0, 0;
    %load/vec4 v000001e766312760_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_33.2, 8;
    %load/vec4 v000001e766311f40_0;
    %nor/r;
    %and;
T_33.2;
    %assign/vec4 v000001e7663121c0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000001e7662689b0;
T_34 ;
    %wait E_000001e76636d030;
    %load/vec4 v000001e7663a7c80_0;
    %load/vec4 v000001e7663a7fa0_0;
    %pad/u 4;
    %load/vec4 v000001e7663a7e60_0;
    %pad/u 4;
    %inv;
    %and;
    %add;
    %store/vec4 v000001e7663a7d20_0, 0, 4;
    %load/vec4 v000001e7663a7d20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v000001e7663a7d20_0;
    %xor;
    %store/vec4 v000001e7663a7dc0_0, 0, 4;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_000001e7662689b0;
T_35 ;
    %wait E_000001e766369d70;
    %load/vec4 v000001e7663a8540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e7663a7c80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e7663a85e0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v000001e7663a7d20_0;
    %assign/vec4 v000001e7663a7c80_0, 0;
    %load/vec4 v000001e7663a7dc0_0;
    %pad/u 5;
    %assign/vec4 v000001e7663a85e0_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_000001e7662689b0;
T_36 ;
    %wait E_000001e766369d70;
    %load/vec4 v000001e7663a8540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7663a7e60_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v000001e7663a8360_0;
    %parti/s 1, 4, 4;
    %cmpi/ne 1, 1, 1;
    %flag_get/vec4 4;
    %jmp/0 T_36.3, 4;
    %load/vec4 v000001e7663a7dc0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v000001e7663a8360_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_36.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_36.2, 8;
    %load/vec4 v000001e7663a7dc0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v000001e7663a8360_0;
    %parti/s 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.2;
    %assign/vec4 v000001e7663a7e60_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_000001e76627a970;
T_37 ;
    %wait E_000001e76636b3f0;
    %load/vec4 v000001e7663a91c0_0;
    %load/vec4 v000001e7663a8a40_0;
    %inv;
    %and;
    %store/vec4 v000001e7663a8ae0_0, 0, 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_000001e766289400;
T_38 ;
    %wait E_000001e766369d70;
    %load/vec4 v000001e7663a9760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e7663a7a00_0, 0, 32;
T_38.2 ;
    %load/vec4 v000001e7663a7a00_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_38.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001e7663a7a00_0;
    %store/vec4a v000001e7663a94e0, 4, 0;
    %load/vec4 v000001e7663a7a00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e7663a7a00_0, 0, 32;
    %jmp T_38.2;
T_38.3 ;
T_38.0 ;
    %load/vec4 v000001e7663a8c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %load/vec4 v000001e7663a8680_0;
    %load/vec4 v000001e7663a7960_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7663a94e0, 0, 4;
T_38.4 ;
    %jmp T_38;
    .thread T_38;
    .scope S_000001e766289400;
T_39 ;
    %wait E_000001e76636b470;
    %load/vec4 v000001e7663a80e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v000001e7663a8f40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001e7663a94e0, 4;
    %assign/vec4 v000001e7663a8040_0, 0;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000001e766289590;
T_40 ;
    %wait E_000001e76636cbf0;
    %load/vec4 v000001e7663a8cc0_0;
    %load/vec4 v000001e7663a8180_0;
    %pad/u 5;
    %load/vec4 v000001e7663a7f00_0;
    %pad/u 5;
    %inv;
    %and;
    %add;
    %store/vec4 v000001e7663a7aa0_0, 0, 5;
    %load/vec4 v000001e7663a7aa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v000001e7663a7aa0_0;
    %xor;
    %store/vec4 v000001e7663a7b40_0, 0, 5;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_000001e766289590;
T_41 ;
    %wait E_000001e76636a770;
    %load/vec4 v000001e7663a8d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e7663a8cc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e7663a82c0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v000001e7663a7aa0_0;
    %assign/vec4 v000001e7663a8cc0_0, 0;
    %load/vec4 v000001e7663a7b40_0;
    %assign/vec4 v000001e7663a82c0_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_000001e766289590;
T_42 ;
    %wait E_000001e76636a770;
    %load/vec4 v000001e7663a8d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7663a7f00_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v000001e7663a7b40_0;
    %load/vec4 v000001e7663a84a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001e7663a7f00_0, 0;
    %load/vec4 v000001e7663a7b40_0;
    %load/vec4 v000001e7663a84a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001e7663a9080_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_000001e76627d6a0;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e7663a3100_0, 0, 32;
T_43.0 ;
    %load/vec4 v000001e7663a3100_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_43.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v000001e7663a3100_0;
    %store/vec4a v000001e7663a25c0, 4, 0;
    %load/vec4 v000001e7663a3100_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e7663a3100_0, 0, 32;
    %jmp T_43.0;
T_43.1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001e7663a1b20_0, 0, 5;
    %end;
    .thread T_43;
    .scope S_000001e76627d6a0;
T_44 ;
    %wait E_000001e766369d70;
    %load/vec4 v000001e7663a2160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e7663a3100_0, 0, 32;
T_44.2 ;
    %load/vec4 v000001e7663a3100_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_44.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v000001e7663a3100_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7663a25c0, 0, 4;
    %load/vec4 v000001e7663a3100_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e7663a3100_0, 0, 32;
    %jmp T_44.2;
T_44.3 ;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e7663a3100_0, 0, 32;
T_44.4 ;
    %load/vec4 v000001e7663a3100_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_44.5, 5;
    %ix/getv/s 4, v000001e7663a3100_0;
    %load/vec4a v000001e7663a25c0, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000001e7663a2ac0_0;
    %load/vec4 v000001e7663a3100_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v000001e7663a3100_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7663a25c0, 0, 4;
    %load/vec4 v000001e7663a3100_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e7663a3100_0, 0, 32;
    %jmp T_44.4;
T_44.5 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_000001e76627d6a0;
T_45 ;
    %wait E_000001e766369970;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e7663a3100_0, 0, 32;
T_45.0 ;
    %load/vec4 v000001e7663a3100_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_45.1, 5;
    %ix/getv/s 4, v000001e7663a3100_0;
    %load/vec4a v000001e7663a25c0, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v000001e7663a3100_0;
    %store/vec4 v000001e7663a1b20_0, 4, 1;
    %load/vec4 v000001e7663a3100_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e7663a3100_0, 0, 32;
    %jmp T_45.0;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_000001e76627a7e0;
T_46 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e7663a9800_0, 0, 32;
T_46.0 ;
    %load/vec4 v000001e7663a9800_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_46.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v000001e7663a9800_0;
    %store/vec4a v000001e7663a8ea0, 4, 0;
    %load/vec4 v000001e7663a9800_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e7663a9800_0, 0, 32;
    %jmp T_46.0;
T_46.1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001e766373920_0, 0, 5;
    %end;
    .thread T_46;
    .scope S_000001e76627a7e0;
T_47 ;
    %wait E_000001e76636a770;
    %load/vec4 v000001e766373880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e7663a9800_0, 0, 32;
T_47.2 ;
    %load/vec4 v000001e7663a9800_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_47.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v000001e7663a9800_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7663a8ea0, 0, 4;
    %load/vec4 v000001e7663a9800_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e7663a9800_0, 0, 32;
    %jmp T_47.2;
T_47.3 ;
    %jmp T_47.1;
T_47.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e7663a9800_0, 0, 32;
T_47.4 ;
    %load/vec4 v000001e7663a9800_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_47.5, 5;
    %ix/getv/s 4, v000001e7663a9800_0;
    %load/vec4a v000001e7663a8ea0, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000001e7663a2b60_0;
    %load/vec4 v000001e7663a9800_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v000001e7663a9800_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e7663a8ea0, 0, 4;
    %load/vec4 v000001e7663a9800_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e7663a9800_0, 0, 32;
    %jmp T_47.4;
T_47.5 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_000001e76627a7e0;
T_48 ;
    %wait E_000001e76636aa30;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e7663a9800_0, 0, 32;
T_48.0 ;
    %load/vec4 v000001e7663a9800_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_48.1, 5;
    %ix/getv/s 4, v000001e7663a9800_0;
    %load/vec4a v000001e7663a8ea0, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v000001e7663a9800_0;
    %store/vec4 v000001e766373920_0, 4, 1;
    %load/vec4 v000001e7663a9800_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e7663a9800_0, 0, 32;
    %jmp T_48.0;
T_48.1 ;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_000001e766313870;
T_49 ;
    %wait E_000001e76636ceb0;
    %load/vec4 v000001e7663126c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e766312120_0, 0, 3;
    %jmp T_49.4;
T_49.0 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001e766312120_0, 0, 3;
    %jmp T_49.4;
T_49.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001e766312120_0, 0, 3;
    %jmp T_49.4;
T_49.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e766312120_0, 0, 3;
    %jmp T_49.4;
T_49.4 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_000001e766418e50;
T_50 ;
    %wait E_000001e76636d8f0;
    %load/vec4 v000001e76641f230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v000001e766420450_0;
    %assign/vec4 v000001e76641fb90_0, 0;
T_50.0 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_000001e7662a84c0;
T_51 ;
    %wait E_000001e766369ef0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7663bdb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7663bdd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7663bdc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7663bdf40_0, 0, 1;
    %load/vec4 v000001e7663bea80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v000001e7663bf020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %jmp T_51.7;
T_51.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7663bdb80_0, 0, 1;
    %jmp T_51.7;
T_51.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7663bdd60_0, 0, 1;
    %jmp T_51.7;
T_51.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7663bdc20_0, 0, 1;
    %jmp T_51.7;
T_51.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7663bdf40_0, 0, 1;
    %jmp T_51.7;
T_51.7 ;
    %pop/vec4 1;
    %jmp T_51.1;
T_51.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7663bdb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7663bdd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7663bdc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7663bdf40_0, 0, 1;
T_51.1 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_000001e766281bb0;
T_52 ;
    %wait E_000001e7663681f0;
    %load/vec4 v000001e7663be6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e7663be4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7663be940_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v000001e7663bf200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v000001e7663bdcc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_52.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_52.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_52.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_52.7, 6;
    %jmp T_52.8;
T_52.4 ;
    %load/vec4 v000001e7663be8a0_0;
    %load/vec4 v000001e7663be620_0;
    %add;
    %assign/vec4 v000001e7663be4e0_0, 0;
    %jmp T_52.8;
T_52.5 ;
    %load/vec4 v000001e7663be8a0_0;
    %load/vec4 v000001e7663be620_0;
    %sub;
    %assign/vec4 v000001e7663be4e0_0, 0;
    %jmp T_52.8;
T_52.6 ;
    %load/vec4 v000001e7663be8a0_0;
    %load/vec4 v000001e7663be620_0;
    %mul;
    %assign/vec4 v000001e7663be4e0_0, 0;
    %jmp T_52.8;
T_52.7 ;
    %load/vec4 v000001e7663be8a0_0;
    %load/vec4 v000001e7663be620_0;
    %div;
    %assign/vec4 v000001e7663be4e0_0, 0;
    %jmp T_52.8;
T_52.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7663be940_0, 0;
    %jmp T_52.3;
T_52.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e7663be4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7663be940_0, 0;
T_52.3 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_000001e76629fa80;
T_53 ;
    %wait E_000001e7663681f0;
    %load/vec4 v000001e7663bdea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e7663be1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7663bec60_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v000001e7663bee40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v000001e7663beb20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %jmp T_53.8;
T_53.4 ;
    %load/vec4 v000001e7663bdfe0_0;
    %load/vec4 v000001e7663beee0_0;
    %and;
    %assign/vec4 v000001e7663be1c0_0, 0;
    %jmp T_53.8;
T_53.5 ;
    %load/vec4 v000001e7663bdfe0_0;
    %load/vec4 v000001e7663beee0_0;
    %or;
    %assign/vec4 v000001e7663be1c0_0, 0;
    %jmp T_53.8;
T_53.6 ;
    %load/vec4 v000001e7663bdfe0_0;
    %load/vec4 v000001e7663beee0_0;
    %and;
    %inv;
    %assign/vec4 v000001e7663be1c0_0, 0;
    %jmp T_53.8;
T_53.7 ;
    %load/vec4 v000001e7663bdfe0_0;
    %load/vec4 v000001e7663beee0_0;
    %or;
    %inv;
    %assign/vec4 v000001e7663be1c0_0, 0;
    %jmp T_53.8;
T_53.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7663bec60_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e7663be1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7663bec60_0, 0;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_000001e7662a8330;
T_54 ;
    %wait E_000001e7663681f0;
    %load/vec4 v000001e7663bdae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e7663bf520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7663beda0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v000001e7663be9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v000001e7663be800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_54.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_54.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_54.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_54.7, 6;
    %jmp T_54.8;
T_54.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e7663bf520_0, 0;
    %jmp T_54.8;
T_54.5 ;
    %load/vec4 v000001e7663be760_0;
    %load/vec4 v000001e7663bf2a0_0;
    %cmp/e;
    %jmp/0xz  T_54.9, 4;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001e7663bf520_0, 0;
    %jmp T_54.10;
T_54.9 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e7663bf520_0, 0;
T_54.10 ;
    %jmp T_54.8;
T_54.6 ;
    %load/vec4 v000001e7663bf2a0_0;
    %load/vec4 v000001e7663be760_0;
    %cmp/u;
    %jmp/0xz  T_54.11, 5;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v000001e7663bf520_0, 0;
    %jmp T_54.12;
T_54.11 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e7663bf520_0, 0;
T_54.12 ;
    %jmp T_54.8;
T_54.7 ;
    %load/vec4 v000001e7663be760_0;
    %load/vec4 v000001e7663bf2a0_0;
    %cmp/u;
    %jmp/0xz  T_54.13, 5;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v000001e7663bf520_0, 0;
    %jmp T_54.14;
T_54.13 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e7663bf520_0, 0;
T_54.14 ;
    %jmp T_54.8;
T_54.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e7663beda0_0, 0;
    %jmp T_54.3;
T_54.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e7663bf520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e7663beda0_0, 0;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_000001e766271210;
T_55 ;
    %wait E_000001e7663681f0;
    %load/vec4 v000001e76637c910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e76637cc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e76637bf10_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v000001e76637be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v000001e76637d450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %jmp T_55.8;
T_55.4 ;
    %load/vec4 v000001e76637cff0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000001e76637cc30_0, 0;
    %jmp T_55.8;
T_55.5 ;
    %load/vec4 v000001e76637cff0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001e76637cc30_0, 0;
    %jmp T_55.8;
T_55.6 ;
    %load/vec4 v000001e76637d130_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000001e76637cc30_0, 0;
    %jmp T_55.8;
T_55.7 ;
    %load/vec4 v000001e76637d130_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001e76637cc30_0, 0;
    %jmp T_55.8;
T_55.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e76637bf10_0, 0;
    %jmp T_55.3;
T_55.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e76637cc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e76637bf10_0, 0;
T_55.3 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_000001e766281a20;
T_56 ;
    %wait E_000001e766368d30;
    %load/vec4 v000001e7663be580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %jmp T_56.4;
T_56.0 ;
    %load/vec4 v000001e7663bf660_0;
    %store/vec4 v000001e7663be300_0, 0, 8;
    %jmp T_56.4;
T_56.1 ;
    %load/vec4 v000001e7663be120_0;
    %store/vec4 v000001e7663be300_0, 0, 8;
    %jmp T_56.4;
T_56.2 ;
    %load/vec4 v000001e7663bf3e0_0;
    %store/vec4 v000001e7663be300_0, 0, 8;
    %jmp T_56.4;
T_56.3 ;
    %load/vec4 v000001e7663bf700_0;
    %store/vec4 v000001e7663be300_0, 0, 8;
    %jmp T_56.4;
T_56.4 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_000001e76629fc10;
T_57 ;
    %wait E_000001e7663694b0;
    %load/vec4 v000001e76637c7d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %jmp T_57.4;
T_57.0 ;
    %load/vec4 v000001e7663bed00_0;
    %store/vec4 v000001e7663bf480_0, 0, 1;
    %jmp T_57.4;
T_57.1 ;
    %load/vec4 v000001e7663bef80_0;
    %store/vec4 v000001e7663bf480_0, 0, 1;
    %jmp T_57.4;
T_57.2 ;
    %load/vec4 v000001e7663bf0c0_0;
    %store/vec4 v000001e7663bf480_0, 0, 1;
    %jmp T_57.4;
T_57.3 ;
    %load/vec4 v000001e7663bf160_0;
    %store/vec4 v000001e7663bf480_0, 0, 1;
    %jmp T_57.4;
T_57.4 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_000001e766314360;
T_58 ;
    %wait E_000001e766369d70;
    %load/vec4 v000001e7663129e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e766311fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e766312260_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e766312440_0, 0, 32;
T_58.2 ;
    %load/vec4 v000001e766312440_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_58.3, 5;
    %load/vec4 v000001e766312440_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_58.4, 4;
    %pushi/vec4 129, 0, 8;
    %ix/getv/s 3, v000001e766312440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e766312a80, 0, 4;
    %jmp T_58.5;
T_58.4 ;
    %load/vec4 v000001e766312440_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_58.6, 4;
    %pushi/vec4 32, 0, 8;
    %ix/getv/s 3, v000001e766312440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e766312a80, 0, 4;
    %jmp T_58.7;
T_58.6 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000001e766312440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e766312a80, 0, 4;
T_58.7 ;
T_58.5 ;
    %load/vec4 v000001e766312440_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e766312440_0, 0, 32;
    %jmp T_58.2;
T_58.3 ;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v000001e766311e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.8, 8;
    %load/vec4 v000001e766311d60_0;
    %load/vec4 v000001e766312800_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e766312a80, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e766312260_0, 0;
    %jmp T_58.9;
T_58.8 ;
    %load/vec4 v000001e766312580_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_58.12, 9;
    %load/vec4 v000001e766311e00_0;
    %nor/r;
    %and;
T_58.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.10, 8;
    %load/vec4 v000001e766312800_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001e766312a80, 4;
    %assign/vec4 v000001e766311fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e766312260_0, 0;
T_58.10 ;
T_58.9 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
# The file index is used to find the file name in the following table.
:file_names 37;
    "N/A";
    "<interactive>";
    "SYS_TOP.v";
    "./../ALU/ALU.v";
    "./../ALU/ALU_MUX.v";
    "./../ALU/ARITHMATIC_UNIT.v";
    "./../ALU/CMP_UNIT.v";
    "./../ALU/Decoder.v";
    "./../ALU/LOGIC_UNIT.v";
    "./../ALU/SHIFT_UNIT.v";
    "./../Data_syncrhonizer/DATA_SYNC.v";
    "./../Asyncrhonous_FIFO/ASYNC_FIFO.v";
    "./../Asyncrhonous_FIFO/BIT_SYNC.v";
    "./../Asyncrhonous_FIFO/Comb_logic.v";
    "./../Asyncrhonous_FIFO/FIFO_MEMORY.v";
    "./../Asyncrhonous_FIFO/FIFO_rptr_rempty.v";
    "./../Asyncrhonous_FIFO/FIFO_wprt_wfull.v";
    "./../MUX/MUX_prescale.v";
    "./../Pulse_generator/PULSE_GEN.v";
    "./../Register_file/Register_file.v";
    "./../Reset_syncrhonizer/RST_SYNC.v";
    "./../System_control/SYS_CTRL.v";
    "./../UART_RX/UART_RX.v";
    "./../UART_RX/UART_RX_FSM.v";
    "./../UART_RX/deserializer.v";
    "./../UART_RX/data_sampling.v";
    "./../UART_RX/edge_bit_counter.v";
    "./../UART_RX/parity_checker.v";
    "./../UART_RX/start_checker.v";
    "./../UART_RX/stop_checker.v";
    "./../UART_TX/UART_TX.v";
    "./../UART_TX/Serializer.v";
    "./../UART_TX/uart_tx_fsm.v";
    "./../UART_TX/mux.v";
    "./../UART_TX/parity_calc.v";
    "./../Clock_divider/ClkDiv.v";
    "./../Clock_gating/CLK_gate.v";
