-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II 32-bit Version 13.0 (Build Build 232 06/12/2013)
-- Created on Sat Mar 11 15:38:53 2017

COMPONENT selEncodeLogic
	PORT
	(
		IRin		:	 IN STD_LOGIC_VECTOR(31 DOWNTO 0);
		Gra		:	 IN STD_LOGIC;
		Grb		:	 IN STD_LOGIC;
		Grc		:	 IN STD_LOGIC;
		Rin		:	 IN STD_LOGIC;
		Rout		:	 IN STD_LOGIC;
		BAout		:	 IN STD_LOGIC;
		c_sign_extended		:	 OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
		r0in		:	 OUT STD_LOGIC;
		r1in		:	 OUT STD_LOGIC;
		r2in		:	 OUT STD_LOGIC;
		r3in		:	 OUT STD_LOGIC;
		r4in		:	 OUT STD_LOGIC;
		r5in		:	 OUT STD_LOGIC;
		r6in		:	 OUT STD_LOGIC;
		r7in		:	 OUT STD_LOGIC;
		r8in		:	 OUT STD_LOGIC;
		r9in		:	 OUT STD_LOGIC;
		r10in		:	 OUT STD_LOGIC;
		r11in		:	 OUT STD_LOGIC;
		r12in		:	 OUT STD_LOGIC;
		r13in		:	 OUT STD_LOGIC;
		r14in		:	 OUT STD_LOGIC;
		r15in		:	 OUT STD_LOGIC;
		r0out		:	 OUT STD_LOGIC;
		r1out		:	 OUT STD_LOGIC;
		r2out		:	 OUT STD_LOGIC;
		r3out		:	 OUT STD_LOGIC;
		r4out		:	 OUT STD_LOGIC;
		r5out		:	 OUT STD_LOGIC;
		r6out		:	 OUT STD_LOGIC;
		r7out		:	 OUT STD_LOGIC;
		r8out		:	 OUT STD_LOGIC;
		r9out		:	 OUT STD_LOGIC;
		r10out		:	 OUT STD_LOGIC;
		r11out		:	 OUT STD_LOGIC;
		r12out		:	 OUT STD_LOGIC;
		r13out		:	 OUT STD_LOGIC;
		r14out		:	 OUT STD_LOGIC;
		r15out		:	 OUT STD_LOGIC
	);
END COMPONENT;