// Seed: 183398581
module module_0 (
    output uwire id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  wor   id_3,
    input  wor   id_4,
    input  uwire id_5,
    output uwire id_6
);
  tri id_8 = id_4;
  module_2 modCall_1 ();
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    output wire id_0,
    input  wire id_1
);
  final $display(1, ~id_1, 1'b0, id_1);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0
  );
endmodule
module module_2 ();
  wire id_1;
  module_3 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_7 = 1;
  assign id_7 = id_2;
  wand id_10 = 1 - 1;
  wire id_11;
  wire id_12;
  wire id_13;
  assign id_6 = id_13;
  assign id_8 = (1 == id_8);
endmodule
