Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Xilinx/Projects/Lab6/tb_top_isim_beh.exe -prj C:/Xilinx/Projects/Lab6/tb_top_beh.prj work.tb_top 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Xilinx/Projects/Lab6/seven_four.vhd" into library work
Parsing VHDL file "C:/Xilinx/Projects/Lab6/converter.vhd" into library work
Parsing VHDL file "C:/Xilinx/Projects/Lab6/top.vhd" into library work
Parsing VHDL file "C:/Xilinx/Projects/Lab6/tb_top.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity converter [converter_default]
Compiling architecture behavioral of entity seven_four [seven_four_default]
Compiling architecture behavioral of entity top [top_default]
Compiling architecture behavior of entity tb_top
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 VHDL Units
Built simulation executable C:/Xilinx/Projects/Lab6/tb_top_isim_beh.exe
Fuse Memory Usage: 37140 KB
Fuse CPU Usage: 405 ms
