Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/spi_slave_6.v" into library work
Parsing module <spi_slave_6>.
Analyzing Verilog file "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/serial_tx_8.v" into library work
Parsing module <serial_tx_8>.
INFO:HDLCompiler:693 - "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/serial_tx_8.v" Line 14. parameter declaration becomes local in serial_tx_8 with formal parameter declaration list
Analyzing Verilog file "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/serial_rx_7.v" into library work
Parsing module <serial_rx_7>.
INFO:HDLCompiler:693 - "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/serial_rx_7.v" Line 12. parameter declaration becomes local in serial_rx_7 with formal parameter declaration list
Analyzing Verilog file "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/message_rom_9.v" into library work
Parsing module <message_rom_9>.
Analyzing Verilog file "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/cclk_detector_5.v" into library work
Parsing module <cclk_detector_5>.
INFO:HDLCompiler:693 - "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/cclk_detector_5.v" Line 10. parameter declaration becomes local in cclk_detector_5 with formal parameter declaration list
Analyzing Verilog file "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/message_printer_3.v" into library work
Parsing module <message_printer_3>.
Analyzing Verilog file "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/helloPrinter_4.v" into library work
Parsing module <helloPrinter_4>.
Analyzing Verilog file "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/clk_div_1.v" into library work
Parsing module <clk_div_1>.
Analyzing Verilog file "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/avr_interface_2.v" into library work
Parsing module <avr_interface_2>.
INFO:HDLCompiler:693 - "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/avr_interface_2.v" Line 80. parameter declaration becomes local in avr_interface_2 with formal parameter declaration list
Analyzing Verilog file "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <clk_div_1>.
WARNING:HDLCompiler:413 - "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/clk_div_1.v" Line 34: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <avr_interface_2>.

Elaborating module <cclk_detector_5(CLK_RATE=50000000)>.

Elaborating module <spi_slave_6>.

Elaborating module <serial_rx_7(CLK_PER_BIT=100)>.

Elaborating module <serial_tx_8(CLK_PER_BIT=100)>.

Elaborating module <message_printer_3>.

Elaborating module <message_rom_9>.

Elaborating module <helloPrinter_4>.
WARNING:HDLCompiler:189 - "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/helloPrinter_4.v" Line 28: Size mismatch in connection of port <addr>. Formal port size is 5-bit while actual signal size is 4-bit.
ERROR:HDLCompiler:1401 - "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 70: Signal tx_data[7] in unit mojo_top_0 is connected to following multiple drivers:
Driver 0: helloPrinter/tx_data[7] driven by output signal data_q[7] of instance Flip-flop (helloPrinter).
Driver 1: zeroOnePrinter/tx_data[7] driven by output signal data_q[7] of instance Flip-flop (zeroOnePrinter).
Driver 0: helloPrinter/tx_data[6] driven by output signal data_q[6] of instance Flip-flop (helloPrinter).
Driver 1: zeroOnePrinter/tx_data[6] driven by output signal data_q[6] of instance Flip-flop (zeroOnePrinter).
Driver 0: helloPrinter/tx_data[5] driven by output signal data_q[5] of instance Flip-flop (helloPrinter).
Driver 1: zeroOnePrinter/tx_data[5] driven by output signal data_q[5] of instance Flip-flop (zeroOnePrinter).
Driver 0: helloPrinter/tx_data[4] driven by output signal data_q[4] of instance Flip-flop (helloPrinter).
Driver 1: zeroOnePrinter/tx_data[4] driven by output signal data_q[4] of instance Flip-flop (zeroOnePrinter).
Driver 0: helloPrinter/tx_data[3] driven by output signal data_q[3] of instance Flip-flop (helloPrinter).
Driver 1: zeroOnePrinter/tx_data[3] driven by output signal data_q[3] of instance Flip-flop (zeroOnePrinter).
Driver 0: helloPrinter/tx_data[2] driven by output signal data_q[2] of instance Flip-flop (helloPrinter).
Driver 1: zeroOnePrinter/tx_data[2] driven by output signal data_q[2] of instance Flip-flop (zeroOnePrinter).
Driver 0: helloPrinter/tx_data[1] driven by output signal data_q[1] of instance Flip-flop (helloPrinter).
Driver 1: zeroOnePrinter/tx_data[1] driven by output signal data_q[1] of instance Flip-flop (zeroOnePrinter).
Driver 0: helloPrinter/tx_data[0] driven by output signal data_q[0] of instance Flip-flop (helloPrinter).
Driver 1: zeroOnePrinter/tx_data[0] driven by output signal data_q[0] of instance Flip-flop (zeroOnePrinter).
Driver 0: helloPrinter/new_tx_data driven by output signal new_tx_data of instance state_q[1]_tx_busy_Mux_20 (helloPrinter).
Driver 1: zeroOnePrinter/new_tx_data driven by output signal new_tx_data of instance state_q[2]_GND_20_o_Mux_27 (zeroOnePrinter).
Module mojo_top_0 remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 1: Empty module <mojo_top_0> remains a black box.
--> 


Total memory usage is 312640 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

