{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1401632803315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1401632803316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 01 23:26:43 2014 " "Processing started: Sun Jun 01 23:26:43 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1401632803316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1401632803316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off M3 -c M3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off M3 -c M3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1401632803316 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1401632803836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_if/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_demo " "Found entity 1: counter_demo" {  } { { "FPGA_IF/counter.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401632803883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401632803883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file m3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 M3 " "Found entity 1: M3" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401632803885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401632803885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/seg.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_if/seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_demo " "Found entity 1: seg_demo" {  } { { "FPGA_IF/seg.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401632803888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401632803888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/logic_out.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_if/logic_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Logic_out " "Found entity 1: Logic_out" {  } { { "FPGA_IF/logic_out.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/logic_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401632803891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401632803891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/clk_div_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_if/clk_div_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_div_gen " "Found entity 1: CLK_div_gen" {  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/CLK_div_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401632803894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401632803894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/data_cont.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_if/data_cont.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_CONT " "Found entity 1: data_CONT" {  } { { "FPGA_IF/data_CONT.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/data_CONT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401632803897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401632803897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "host_if/host_io.v 1 1 " "Found 1 design units, including 1 entities, in source file host_if/host_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 host_io " "Found entity 1: host_io" {  } { { "Host_IF/host_io.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/Host_IF/host_io.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401632803900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401632803900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "host_if/host_itf.v 1 1 " "Found 1 design units, including 1 entities, in source file host_if/host_itf.v" { { "Info" "ISGN_ENTITY_NAME" "1 host_itf " "Found entity 1: host_itf" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/Host_IF/host_itf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401632803903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401632803903 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "M3 " "Elaborating entity \"M3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1401632803965 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "lcd_e " "Pin \"lcd_e\" is missing source" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -8 1272 1448 8 "lcd_e" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1401632803969 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "lcd_rs " "Pin \"lcd_rs\" is missing source" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 8 1272 1448 24 "lcd_rs" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1401632803969 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "lcd_rw " "Pin \"lcd_rw\" is missing source" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 24 1272 1448 40 "lcd_rw" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1401632803969 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SRAM_nOE " "Pin \"SRAM_nOE\" is missing source" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 360 64 240 376 "SRAM_nOE" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1401632803969 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SRAM_nWE " "Pin \"SRAM_nWE\" is missing source" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 376 64 240 392 "SRAM_nWE" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1401632803969 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SRAM_nCS " "Pin \"SRAM_nCS\" is missing source" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 344 64 240 360 "SRAM_nCS" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1401632803969 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "dot_d\[6..0\] " "Pin \"dot_d\[6..0\]\" is missing source" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -56 1272 1448 -40 "dot_d\[6..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1401632803969 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "dot_scan\[9..0\] " "Pin \"dot_scan\[9..0\]\" is missing source" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -40 1272 1448 -24 "dot_scan\[9..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1401632803969 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "lcd_data\[7..0\] " "Pin \"lcd_data\[7..0\]\" is missing source" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 40 1272 1448 56 "lcd_data\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1401632803969 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "led\[7..0\] " "Pin \"led\[7..0\]\" is missing source" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -184 1000 1176 -168 "led\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1401632803969 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SRAM_ADDR\[17..0\] " "Pin \"SRAM_ADDR\[17..0\]\" is missing source" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1401632803969 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "M_nRESET " "Pin \"M_nRESET\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -40 24 200 -24 "M_nRESET" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401632803970 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "XCLKOUT " "Pin \"XCLKOUT\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 296 24 200 312 "XCLKOUT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401632803970 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CPLD_8 " "Pin \"CPLD_8\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -104 24 200 -88 "CPLD_8" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401632803970 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CPLD_1 " "Pin \"CPLD_1\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -72 24 200 -56 "CPLD_1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401632803970 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "XEINT8 " "Pin \"XEINT8\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 0 24 200 16 "XEINT8" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401632803970 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "STEP_A " "Pin \"STEP_A\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 528 24 200 544 "STEP_A" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401632803970 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "STEP_nA " "Pin \"STEP_nA\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 544 24 200 560 "STEP_nA" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401632803970 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "STEP_B " "Pin \"STEP_B\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 560 24 200 576 "STEP_B" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401632803970 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "STEP_nB " "Pin \"STEP_nB\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 576 24 200 592 "STEP_nB" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401632803970 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPJ4_0 " "Pin \"GPJ4_0\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 16 24 200 32 "GPJ4_0" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401632803970 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPJ4_1 " "Pin \"GPJ4_1\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 32 24 200 48 "GPJ4_1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401632803970 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPJ4_2 " "Pin \"GPJ4_2\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 48 24 200 64 "GPJ4_2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401632803970 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPJ4_3 " "Pin \"GPJ4_3\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 64 24 200 80 "GPJ4_3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401632803970 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPJ4_4 " "Pin \"GPJ4_4\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 80 24 200 96 "GPJ4_4" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401632803970 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPJ1_5 " "Pin \"GPJ1_5\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 96 24 200 112 "GPJ1_5" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401632803970 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_DOUT " "Pin \"SPI_DOUT\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 840 24 200 856 "SPI_DOUT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401632803970 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_DIN " "Pin \"SPI_DIN\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 856 24 200 872 "SPI_DIN" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401632803970 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_SCLK " "Pin \"SPI_SCLK\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 872 24 200 888 "SPI_SCLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401632803970 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_DA_CS " "Pin \"SPI_DA_CS\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 808 24 200 824 "SPI_DA_CS" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401632803970 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_AD_CS " "Pin \"SPI_AD_CS\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 824 24 200 840 "SPI_AD_CS" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401632803971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "host_itf host_itf:inst1 " "Elaborating entity \"host_itf\" for hierarchy \"host_itf:inst1\"" {  } { { "M3.bdf" "inst1" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -56 520 920 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401632803972 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x8800_0090 host_itf.v(44) " "Verilog HDL Always Construct warning at host_itf.v(44): inferring latch(es) for variable \"x8800_0090\", which holds its previous value in one or more paths through the always construct" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/Host_IF/host_itf.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1401632803979 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[0\] host_itf.v(44) " "Inferred latch for \"x8800_0090\[0\]\" at host_itf.v(44)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/Host_IF/host_itf.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401632803994 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[1\] host_itf.v(44) " "Inferred latch for \"x8800_0090\[1\]\" at host_itf.v(44)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/Host_IF/host_itf.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401632803994 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[2\] host_itf.v(44) " "Inferred latch for \"x8800_0090\[2\]\" at host_itf.v(44)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/Host_IF/host_itf.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401632803994 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[3\] host_itf.v(44) " "Inferred latch for \"x8800_0090\[3\]\" at host_itf.v(44)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/Host_IF/host_itf.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401632803994 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[4\] host_itf.v(44) " "Inferred latch for \"x8800_0090\[4\]\" at host_itf.v(44)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/Host_IF/host_itf.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401632803995 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[5\] host_itf.v(44) " "Inferred latch for \"x8800_0090\[5\]\" at host_itf.v(44)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/Host_IF/host_itf.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401632803995 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[6\] host_itf.v(44) " "Inferred latch for \"x8800_0090\[6\]\" at host_itf.v(44)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/Host_IF/host_itf.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401632803995 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[7\] host_itf.v(44) " "Inferred latch for \"x8800_0090\[7\]\" at host_itf.v(44)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/Host_IF/host_itf.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401632803995 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[8\] host_itf.v(44) " "Inferred latch for \"x8800_0090\[8\]\" at host_itf.v(44)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/Host_IF/host_itf.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401632803995 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[9\] host_itf.v(44) " "Inferred latch for \"x8800_0090\[9\]\" at host_itf.v(44)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/Host_IF/host_itf.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401632803995 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[10\] host_itf.v(44) " "Inferred latch for \"x8800_0090\[10\]\" at host_itf.v(44)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/Host_IF/host_itf.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401632803996 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[11\] host_itf.v(44) " "Inferred latch for \"x8800_0090\[11\]\" at host_itf.v(44)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/Host_IF/host_itf.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401632803996 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[12\] host_itf.v(44) " "Inferred latch for \"x8800_0090\[12\]\" at host_itf.v(44)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/Host_IF/host_itf.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401632803996 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[13\] host_itf.v(44) " "Inferred latch for \"x8800_0090\[13\]\" at host_itf.v(44)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/Host_IF/host_itf.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401632803996 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[14\] host_itf.v(44) " "Inferred latch for \"x8800_0090\[14\]\" at host_itf.v(44)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/Host_IF/host_itf.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401632803996 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[15\] host_itf.v(44) " "Inferred latch for \"x8800_0090\[15\]\" at host_itf.v(44)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/Host_IF/host_itf.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401632803996 "|M3|host_itf:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_div_gen CLK_div_gen:inst2 " "Elaborating entity \"CLK_div_gen\" for hierarchy \"CLK_div_gen:inst2\"" {  } { { "M3.bdf" "inst2" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 248 472 680 360 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401632804041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_demo counter_demo:inst3 " "Elaborating entity \"counter_demo\" for hierarchy \"counter_demo:inst3\"" {  } { { "M3.bdf" "inst3" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 1000 1232 552 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401632804045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "host_io host_io:inst " "Elaborating entity \"host_io\" for hierarchy \"host_io:inst\"" {  } { { "M3.bdf" "inst" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -200 472 640 -72 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401632804049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_CONT data_CONT:inst5 " "Elaborating entity \"data_CONT\" for hierarchy \"data_CONT:inst5\"" {  } { { "M3.bdf" "inst5" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 248 1024 1288 392 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401632804052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_demo seg_demo:inst6 " "Elaborating entity \"seg_demo\" for hierarchy \"seg_demo:inst6\"" {  } { { "M3.bdf" "inst6" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 560 480 712 672 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401632804055 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_demo:inst6\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_demo:inst6\|Div1\"" {  } { { "FPGA_IF/seg.v" "Div1" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/seg.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1401632804852 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_demo:inst6\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_demo:inst6\|Mod2\"" {  } { { "FPGA_IF/seg.v" "Mod2" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/seg.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1401632804852 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_demo:inst6\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_demo:inst6\|Div0\"" {  } { { "FPGA_IF/seg.v" "Div0" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/seg.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1401632804852 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_demo:inst6\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_demo:inst6\|Mod1\"" {  } { { "FPGA_IF/seg.v" "Mod1" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/seg.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1401632804852 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_demo:inst6\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_demo:inst6\|Mod0\"" {  } { { "FPGA_IF/seg.v" "Mod0" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/seg.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1401632804852 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_demo:inst6\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_demo:inst6\|Div2\"" {  } { { "FPGA_IF/seg.v" "Div2" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/seg.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1401632804852 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_demo:inst6\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_demo:inst6\|Mod3\"" {  } { { "FPGA_IF/seg.v" "Mod3" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/seg.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1401632804852 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_demo:inst6\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_demo:inst6\|Div3\"" {  } { { "FPGA_IF/seg.v" "Div3" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/seg.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1401632804852 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_demo:inst6\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_demo:inst6\|Mod4\"" {  } { { "FPGA_IF/seg.v" "Mod4" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/seg.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1401632804852 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_demo:inst6\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_demo:inst6\|Div4\"" {  } { { "FPGA_IF/seg.v" "Div4" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/seg.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1401632804852 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1401632804852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_demo:inst6\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"seg_demo:inst6\|lpm_divide:Div1\"" {  } { { "FPGA_IF/seg.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/seg.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1401632804897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_demo:inst6\|lpm_divide:Div1 " "Instantiated megafunction \"seg_demo:inst6\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401632804898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401632804898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401632804898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401632804898 ""}  } { { "FPGA_IF/seg.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/seg.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1401632804898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hem " "Found entity 1: lpm_divide_hem" {  } { { "db/lpm_divide_hem.tdf" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/lpm_divide_hem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401632804955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401632804955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401632804968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401632804968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_o2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401632805021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401632805021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401632805092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401632805092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401632805150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401632805150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_demo:inst6\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"seg_demo:inst6\|lpm_divide:Mod2\"" {  } { { "FPGA_IF/seg.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/seg.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1401632805161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_demo:inst6\|lpm_divide:Mod2 " "Instantiated megafunction \"seg_demo:inst6\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401632805162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401632805162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401632805162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401632805162 ""}  } { { "FPGA_IF/seg.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/seg.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1401632805162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h6m " "Found entity 1: lpm_divide_h6m" {  } { { "db/lpm_divide_h6m.tdf" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/lpm_divide_h6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401632805217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401632805217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401632805231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401632805231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401632805276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401632805276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_demo:inst6\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seg_demo:inst6\|lpm_divide:Div0\"" {  } { { "FPGA_IF/seg.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/seg.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1401632805300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_demo:inst6\|lpm_divide:Div0 " "Instantiated megafunction \"seg_demo:inst6\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401632805301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401632805301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401632805301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401632805301 ""}  } { { "FPGA_IF/seg.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/seg.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1401632805301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_eem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_eem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_eem " "Found entity 1: lpm_divide_eem" {  } { { "db/lpm_divide_eem.tdf" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/lpm_divide_eem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401632805358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401632805358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_demo:inst6\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"seg_demo:inst6\|lpm_divide:Div2\"" {  } { { "FPGA_IF/seg.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/seg.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1401632805408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_demo:inst6\|lpm_divide:Div2 " "Instantiated megafunction \"seg_demo:inst6\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401632805408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401632805408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401632805408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401632805408 ""}  } { { "FPGA_IF/seg.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/seg.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1401632805408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rfm " "Found entity 1: lpm_divide_rfm" {  } { { "db/lpm_divide_rfm.tdf" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/lpm_divide_rfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401632805465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401632805465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401632805479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401632805479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c5f " "Found entity 1: alt_u_div_c5f" {  } { { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_c5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401632805535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401632805535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_demo:inst6\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"seg_demo:inst6\|lpm_divide:Div3\"" {  } { { "FPGA_IF/seg.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/seg.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1401632805580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_demo:inst6\|lpm_divide:Div3 " "Instantiated megafunction \"seg_demo:inst6\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401632805580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401632805580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401632805580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401632805580 ""}  } { { "FPGA_IF/seg.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/seg.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1401632805580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vfm " "Found entity 1: lpm_divide_vfm" {  } { { "db/lpm_divide_vfm.tdf" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/lpm_divide_vfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401632805637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401632805637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401632805650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401632805650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401632805715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401632805715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_demo:inst6\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"seg_demo:inst6\|lpm_divide:Div4\"" {  } { { "FPGA_IF/seg.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/seg.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1401632805762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_demo:inst6\|lpm_divide:Div4 " "Instantiated megafunction \"seg_demo:inst6\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401632805762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401632805762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401632805762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401632805762 ""}  } { { "FPGA_IF/seg.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/seg.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1401632805762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2gm " "Found entity 1: lpm_divide_2gm" {  } { { "db/lpm_divide_2gm.tdf" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/lpm_divide_2gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401632805819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401632805819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401632805833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401632805833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q5f " "Found entity 1: alt_u_div_q5f" {  } { { "db/alt_u_div_q5f.tdf" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_q5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401632805902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401632805902 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401632807350 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401632807350 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401632807350 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401632807350 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401632807350 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401632807350 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401632807350 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401632807350 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401632807350 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401632807350 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401632807350 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401632807350 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401632807350 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401632807350 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401632807350 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401632807350 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1401632807350 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FPGA_IF/seg.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/seg.v" 14 -1 0 } } { "Host_IF/host_itf.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/Host_IF/host_itf.v" 41 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1401632807493 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1401632807494 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_e GND " "Pin \"lcd_e\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -8 1272 1448 8 "lcd_e" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|lcd_e"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rs GND " "Pin \"lcd_rs\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 8 1272 1448 24 "lcd_rs" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|lcd_rs"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 24 1272 1448 40 "lcd_rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_nOE GND " "Pin \"SRAM_nOE\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 360 64 240 376 "SRAM_nOE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|SRAM_nOE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_nWE GND " "Pin \"SRAM_nWE\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 376 64 240 392 "SRAM_nWE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|SRAM_nWE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_nCS GND " "Pin \"SRAM_nCS\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 344 64 240 360 "SRAM_nCS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|SRAM_nCS"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_d\[6\] GND " "Pin \"dot_d\[6\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -56 1272 1448 -40 "dot_d\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|dot_d[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_d\[5\] GND " "Pin \"dot_d\[5\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -56 1272 1448 -40 "dot_d\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|dot_d[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_d\[4\] GND " "Pin \"dot_d\[4\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -56 1272 1448 -40 "dot_d\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|dot_d[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_d\[3\] GND " "Pin \"dot_d\[3\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -56 1272 1448 -40 "dot_d\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|dot_d[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_d\[2\] GND " "Pin \"dot_d\[2\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -56 1272 1448 -40 "dot_d\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|dot_d[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_d\[1\] GND " "Pin \"dot_d\[1\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -56 1272 1448 -40 "dot_d\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|dot_d[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_d\[0\] GND " "Pin \"dot_d\[0\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -56 1272 1448 -40 "dot_d\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|dot_d[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_scan\[9\] GND " "Pin \"dot_scan\[9\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -40 1272 1448 -24 "dot_scan\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|dot_scan[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_scan\[8\] GND " "Pin \"dot_scan\[8\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -40 1272 1448 -24 "dot_scan\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|dot_scan[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_scan\[7\] GND " "Pin \"dot_scan\[7\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -40 1272 1448 -24 "dot_scan\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|dot_scan[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_scan\[6\] GND " "Pin \"dot_scan\[6\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -40 1272 1448 -24 "dot_scan\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|dot_scan[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_scan\[5\] GND " "Pin \"dot_scan\[5\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -40 1272 1448 -24 "dot_scan\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|dot_scan[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_scan\[4\] GND " "Pin \"dot_scan\[4\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -40 1272 1448 -24 "dot_scan\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|dot_scan[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_scan\[3\] GND " "Pin \"dot_scan\[3\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -40 1272 1448 -24 "dot_scan\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|dot_scan[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_scan\[2\] GND " "Pin \"dot_scan\[2\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -40 1272 1448 -24 "dot_scan\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|dot_scan[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_scan\[1\] GND " "Pin \"dot_scan\[1\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -40 1272 1448 -24 "dot_scan\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|dot_scan[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_scan\[0\] GND " "Pin \"dot_scan\[0\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -40 1272 1448 -24 "dot_scan\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|dot_scan[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[7\] GND " "Pin \"lcd_data\[7\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 40 1272 1448 56 "lcd_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|lcd_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[6\] GND " "Pin \"lcd_data\[6\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 40 1272 1448 56 "lcd_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|lcd_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[5\] GND " "Pin \"lcd_data\[5\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 40 1272 1448 56 "lcd_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|lcd_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[4\] GND " "Pin \"lcd_data\[4\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 40 1272 1448 56 "lcd_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|lcd_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[3\] GND " "Pin \"lcd_data\[3\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 40 1272 1448 56 "lcd_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|lcd_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[2\] GND " "Pin \"lcd_data\[2\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 40 1272 1448 56 "lcd_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|lcd_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[1\] GND " "Pin \"lcd_data\[1\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 40 1272 1448 56 "lcd_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|lcd_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[0\] GND " "Pin \"lcd_data\[0\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 40 1272 1448 56 "lcd_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|lcd_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[7\] GND " "Pin \"led\[7\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -184 1000 1176 -168 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[6\] GND " "Pin \"led\[6\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -184 1000 1176 -168 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[5\] GND " "Pin \"led\[5\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -184 1000 1176 -168 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[4\] GND " "Pin \"led\[4\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -184 1000 1176 -168 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -184 1000 1176 -168 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -184 1000 1176 -168 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -184 1000 1176 -168 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -184 1000 1176 -168 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401632811587 "|M3|SRAM_ADDR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1401632811587 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_31_result_int\[0\]~0" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod4\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_31_result_int\[0\]~0" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 181 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_31_result_int\[0\]~0" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/db/alt_u_div_i2f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401632813428 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "" 0 -1 1401632813428 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1401632813962 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1401632813962 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XM0_ADDR\[20\] " "No output dependent on input pin \"XM0_ADDR\[20\]\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 192 24 200 208 "XM0_ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401632814337 "|M3|XM0_ADDR[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M_nRESET " "No output dependent on input pin \"M_nRESET\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -40 24 200 -24 "M_nRESET" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401632814337 "|M3|M_nRESET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XCLKOUT " "No output dependent on input pin \"XCLKOUT\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 296 24 200 312 "XCLKOUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401632814337 "|M3|XCLKOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPLD_8 " "No output dependent on input pin \"CPLD_8\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -104 24 200 -88 "CPLD_8" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401632814337 "|M3|CPLD_8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPLD_1 " "No output dependent on input pin \"CPLD_1\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -72 24 200 -56 "CPLD_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401632814337 "|M3|CPLD_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XEINT8 " "No output dependent on input pin \"XEINT8\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 0 24 200 16 "XEINT8" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401632814337 "|M3|XEINT8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STEP_A " "No output dependent on input pin \"STEP_A\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 528 24 200 544 "STEP_A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401632814337 "|M3|STEP_A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STEP_nA " "No output dependent on input pin \"STEP_nA\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 544 24 200 560 "STEP_nA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401632814337 "|M3|STEP_nA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STEP_B " "No output dependent on input pin \"STEP_B\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 560 24 200 576 "STEP_B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401632814337 "|M3|STEP_B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STEP_nB " "No output dependent on input pin \"STEP_nB\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 576 24 200 592 "STEP_nB" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401632814337 "|M3|STEP_nB"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPJ4_0 " "No output dependent on input pin \"GPJ4_0\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 16 24 200 32 "GPJ4_0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401632814337 "|M3|GPJ4_0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPJ4_1 " "No output dependent on input pin \"GPJ4_1\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 32 24 200 48 "GPJ4_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401632814337 "|M3|GPJ4_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPJ4_2 " "No output dependent on input pin \"GPJ4_2\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 48 24 200 64 "GPJ4_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401632814337 "|M3|GPJ4_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPJ4_3 " "No output dependent on input pin \"GPJ4_3\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 64 24 200 80 "GPJ4_3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401632814337 "|M3|GPJ4_3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPJ4_4 " "No output dependent on input pin \"GPJ4_4\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 80 24 200 96 "GPJ4_4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401632814337 "|M3|GPJ4_4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPJ1_5 " "No output dependent on input pin \"GPJ1_5\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 96 24 200 112 "GPJ1_5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401632814337 "|M3|GPJ1_5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_DOUT " "No output dependent on input pin \"SPI_DOUT\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 840 24 200 856 "SPI_DOUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401632814337 "|M3|SPI_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_DIN " "No output dependent on input pin \"SPI_DIN\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 856 24 200 872 "SPI_DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401632814337 "|M3|SPI_DIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_SCLK " "No output dependent on input pin \"SPI_SCLK\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 872 24 200 888 "SPI_SCLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401632814337 "|M3|SPI_SCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_DA_CS " "No output dependent on input pin \"SPI_DA_CS\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 808 24 200 824 "SPI_DA_CS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401632814337 "|M3|SPI_DA_CS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_AD_CS " "No output dependent on input pin \"SPI_AD_CS\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 824 24 200 840 "SPI_AD_CS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401632814337 "|M3|SPI_AD_CS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1401632814337 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5785 " "Implemented 5785 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "71 " "Implemented 71 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1401632814339 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1401632814339 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1401632814339 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5606 " "Implemented 5606 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1401632814339 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1401632814339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "402 " "Peak virtual memory: 402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1401632814396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 01 23:26:54 2014 " "Processing ended: Sun Jun 01 23:26:54 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1401632814396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1401632814396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1401632814396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1401632814396 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 130 s " "Quartus II Flow was successful. 0 errors, 130 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1401632815049 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1401632815448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1401632815449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 01 23:26:55 2014 " "Processing started: Sun Jun 01 23:26:55 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1401632815449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1401632815449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off M3 -c M3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off M3 -c M3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1401632815449 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1401632815753 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "M3 EP2C8F256C8 " "Selected device EP2C8F256C8 for design \"M3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1401632815797 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1401632815823 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1401632815823 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1401632816052 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1401632816063 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5F256C8 " "Device EP2C5F256C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1401632816351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5F256I8 " "Device EP2C5F256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1401632816351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5AF256I8 " "Device EP2C5AF256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1401632816351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8F256I8 " "Device EP2C8F256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1401632816351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8AF256I8 " "Device EP2C8AF256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1401632816351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF256C8 " "Device EP2C15AF256C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1401632816351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF256I8 " "Device EP2C15AF256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1401632816351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256C8 " "Device EP2C20F256C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1401632816351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256I8 " "Device EP2C20F256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1401632816351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20AF256I8 " "Device EP2C20AF256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1401632816351 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1401632816351 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Pin ~ASDO~ is reserved at location C3" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 11633 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1401632816359 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Pin ~nCSO~ is reserved at location F4" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 11634 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1401632816359 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1401632816359 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "57 179 " "No exact pin location assignment(s) for 57 pins of 179 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[15\] " "Pin SRAM_DATA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[15] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 163 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[14\] " "Pin SRAM_DATA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[14] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 164 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[13\] " "Pin SRAM_DATA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[13] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 165 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[12\] " "Pin SRAM_DATA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[12] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 166 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[11\] " "Pin SRAM_DATA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[11] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 167 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[10\] " "Pin SRAM_DATA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[10] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 168 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[9\] " "Pin SRAM_DATA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[9] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 169 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[8\] " "Pin SRAM_DATA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[8] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 170 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[7\] " "Pin SRAM_DATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[7] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 171 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[6\] " "Pin SRAM_DATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[6] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 172 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[5\] " "Pin SRAM_DATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[5] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 173 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[4\] " "Pin SRAM_DATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[4] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 174 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[3\] " "Pin SRAM_DATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[3] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 175 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[2\] " "Pin SRAM_DATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[2] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 176 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[1\] " "Pin SRAM_DATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[1] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 177 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[0\] " "Pin SRAM_DATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[0] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 178 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_nOE " "Pin SRAM_nOE not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_nOE } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 360 64 240 376 "SRAM_nOE" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_nOE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 189 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_nWE " "Pin SRAM_nWE not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_nWE } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 376 64 240 392 "SRAM_nWE" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_nWE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 190 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_nCS " "Pin SRAM_nCS not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_nCS } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 344 64 240 360 "SRAM_nCS" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_nCS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 191 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[17\] " "Pin SRAM_ADDR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[17] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 145 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[16\] " "Pin SRAM_ADDR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[16] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 146 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[15\] " "Pin SRAM_ADDR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[15] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 147 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[14\] " "Pin SRAM_ADDR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[14] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 148 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[13\] " "Pin SRAM_ADDR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[13] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 149 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[12\] " "Pin SRAM_ADDR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[12] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 150 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[11\] " "Pin SRAM_ADDR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[11] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 151 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[10\] " "Pin SRAM_ADDR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[10] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 152 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[9\] " "Pin SRAM_ADDR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[9] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 153 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[8\] " "Pin SRAM_ADDR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[8] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 154 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[7\] " "Pin SRAM_ADDR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[7] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 155 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[6\] " "Pin SRAM_ADDR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[6] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 156 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[5\] " "Pin SRAM_ADDR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[5] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 157 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[4\] " "Pin SRAM_ADDR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[4] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 158 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[3\] " "Pin SRAM_ADDR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[3] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 159 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[2\] " "Pin SRAM_ADDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[2] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 160 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[1\] " "Pin SRAM_ADDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[1] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 161 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[0\] " "Pin SRAM_ADDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[0] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 162 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_nRESET " "Pin M_nRESET not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { M_nRESET } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -40 24 200 -24 "M_nRESET" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_nRESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 192 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XCLKOUT " "Pin XCLKOUT not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { XCLKOUT } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 296 24 200 312 "XCLKOUT" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { XCLKOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 193 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPLD_8 " "Pin CPLD_8 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { CPLD_8 } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -104 24 200 -88 "CPLD_8" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPLD_8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 194 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPLD_1 " "Pin CPLD_1 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { CPLD_1 } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -72 24 200 -56 "CPLD_1" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPLD_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 195 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XEINT8 " "Pin XEINT8 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { XEINT8 } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 0 24 200 16 "XEINT8" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { XEINT8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 196 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STEP_A " "Pin STEP_A not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { STEP_A } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 528 24 200 544 "STEP_A" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { STEP_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 197 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STEP_nA " "Pin STEP_nA not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { STEP_nA } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 544 24 200 560 "STEP_nA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { STEP_nA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 198 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STEP_B " "Pin STEP_B not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { STEP_B } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 560 24 200 576 "STEP_B" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { STEP_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 199 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STEP_nB " "Pin STEP_nB not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { STEP_nB } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 576 24 200 592 "STEP_nB" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { STEP_nB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 200 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPJ4_0 " "Pin GPJ4_0 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { GPJ4_0 } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 16 24 200 32 "GPJ4_0" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPJ4_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 201 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPJ4_1 " "Pin GPJ4_1 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { GPJ4_1 } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 32 24 200 48 "GPJ4_1" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPJ4_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 202 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPJ4_2 " "Pin GPJ4_2 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { GPJ4_2 } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 48 24 200 64 "GPJ4_2" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPJ4_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 203 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPJ4_3 " "Pin GPJ4_3 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { GPJ4_3 } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 64 24 200 80 "GPJ4_3" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPJ4_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 204 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPJ4_4 " "Pin GPJ4_4 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { GPJ4_4 } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 80 24 200 96 "GPJ4_4" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPJ4_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 205 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPJ1_5 " "Pin GPJ1_5 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { GPJ1_5 } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 96 24 200 112 "GPJ1_5" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPJ1_5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 206 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_DOUT " "Pin SPI_DOUT not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SPI_DOUT } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 840 24 200 856 "SPI_DOUT" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_DOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 207 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_DIN " "Pin SPI_DIN not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SPI_DIN } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 856 24 200 872 "SPI_DIN" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_DIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 208 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_SCLK " "Pin SPI_SCLK not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SPI_SCLK } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 872 24 200 888 "SPI_SCLK" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 209 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_DA_CS " "Pin SPI_DA_CS not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SPI_DA_CS } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 808 24 200 824 "SPI_DA_CS" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_DA_CS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 210 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_AD_CS " "Pin SPI_AD_CS not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SPI_AD_CS } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 824 24 200 840 "SPI_AD_CS" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_AD_CS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 211 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401632816483 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1401632816483 ""}
{ "Info" "ISTA_SDC_FOUND" "M3.sdc " "Reading SDC File: 'M3.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1401632817005 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_div_gen:inst2\|BCLK_1KHz " "Node: CLK_div_gen:inst2\|BCLK_1KHz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1401632817052 "|M3|CLK_div_gen:inst2|BCLK_1KHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPLD_0 " "Node: CPLD_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1401632817052 "|M3|CPLD_0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_div_gen:inst2\|BCLK_3KHz " "Node: CLK_div_gen:inst2\|BCLK_3KHz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1401632817052 "|M3|CLK_div_gen:inst2|BCLK_3KHz"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1401632817069 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1401632817069 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1401632817069 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     FPGA_CLK " "  10.000     FPGA_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1401632817069 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1401632817069 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FPGA_CLK (placed in PIN H2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node FPGA_CLK (placed in PIN H2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1401632817430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_div_gen:inst2\|BCLK_1KHz " "Destination node CLK_div_gen:inst2\|BCLK_1KHz" {  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/CLK_div_gen.v" 38 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_div_gen:inst2|BCLK_1KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 504 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1401632817430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_div_gen:inst2\|BCLK_3KHz " "Destination node CLK_div_gen:inst2\|BCLK_3KHz" {  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/CLK_div_gen.v" 54 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_div_gen:inst2|BCLK_3KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 507 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1401632817430 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1401632817430 ""}  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { FPGA_CLK } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPGA_CLK" } } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -176 24 200 -160 "FPGA_CLK" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 183 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1401632817430 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_div_gen:inst2\|BCLK_1KHz  " "Automatically promoted node CLK_div_gen:inst2\|BCLK_1KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1401632817431 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_div_gen:inst2\|BCLK_1KHz~0 " "Destination node CLK_div_gen:inst2\|BCLK_1KHz~0" {  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/CLK_div_gen.v" 38 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_div_gen:inst2|BCLK_1KHz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 9903 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1401632817431 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1401632817431 ""}  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/CLK_div_gen.v" 38 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_div_gen:inst2|BCLK_1KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 504 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1401632817431 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_div_gen:inst2\|BCLK_3KHz  " "Automatically promoted node CLK_div_gen:inst2\|BCLK_3KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1401632817431 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_div_gen:inst2\|BCLK_3KHz~0 " "Destination node CLK_div_gen:inst2\|BCLK_3KHz~0" {  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/CLK_div_gen.v" 54 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_div_gen:inst2|BCLK_3KHz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 10495 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1401632817431 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1401632817431 ""}  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "C:/Users/daczu/Documents/GitHub/esd-hw3/device/FPGA_IF/CLK_div_gen.v" 54 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_div_gen:inst2|BCLK_3KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 507 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1401632817431 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "XnRESET (placed in PIN H15 (CLK5, LVDSCLK2n, Input)) " "Automatically promoted node XnRESET (placed in PIN H15 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1401632817431 ""}  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { XnRESET } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "XnRESET" } } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { -24 24 200 -8 "XnRESET" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { XnRESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 184 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1401632817431 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1401632817945 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1401632817949 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1401632817950 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1401632817954 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1401632817960 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1401632817964 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1401632817964 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1401632817968 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1401632818028 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1401632818033 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1401632818033 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "57 unused 3.3V 20 21 16 " "Number of I/O pins in group: 57 (unused VREF, 3.3V VCCIO, 20 input, 21 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1401632818051 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1401632818051 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1401632818051 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1401632818051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 41 5 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 41 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1401632818051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 40 7 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1401632818051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 40 6 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1401632818051 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1401632818051 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1401632818051 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1401632818161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1401632819099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1401632822354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1401632822379 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1401632823370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1401632823370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1401632824137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X11_Y10 X22_Y19 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } { { "loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19"} 11 10 12 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1401632826631 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1401632826631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1401632827276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1401632827279 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1401632827279 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1401632827279 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1401632827370 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "108 " "Found 108 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[15\] 0 " "Pin \"XM0_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[14\] 0 " "Pin \"XM0_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[13\] 0 " "Pin \"XM0_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[12\] 0 " "Pin \"XM0_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[11\] 0 " "Pin \"XM0_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[10\] 0 " "Pin \"XM0_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[9\] 0 " "Pin \"XM0_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[8\] 0 " "Pin \"XM0_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[7\] 0 " "Pin \"XM0_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[6\] 0 " "Pin \"XM0_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[5\] 0 " "Pin \"XM0_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[4\] 0 " "Pin \"XM0_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[3\] 0 " "Pin \"XM0_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[2\] 0 " "Pin \"XM0_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[1\] 0 " "Pin \"XM0_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[0\] 0 " "Pin \"XM0_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[15\] 0 " "Pin \"SRAM_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[14\] 0 " "Pin \"SRAM_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[13\] 0 " "Pin \"SRAM_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[12\] 0 " "Pin \"SRAM_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[11\] 0 " "Pin \"SRAM_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[10\] 0 " "Pin \"SRAM_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[9\] 0 " "Pin \"SRAM_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[8\] 0 " "Pin \"SRAM_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[7\] 0 " "Pin \"SRAM_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[6\] 0 " "Pin \"SRAM_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[5\] 0 " "Pin \"SRAM_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[4\] 0 " "Pin \"SRAM_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[3\] 0 " "Pin \"SRAM_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[2\] 0 " "Pin \"SRAM_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[1\] 0 " "Pin \"SRAM_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[0\] 0 " "Pin \"SRAM_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_e 0 " "Pin \"lcd_e\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_rs 0 " "Pin \"lcd_rs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_rw 0 " "Pin \"lcd_rw\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "piezo 0 " "Pin \"piezo\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_nOE 0 " "Pin \"SRAM_nOE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_nWE 0 " "Pin \"SRAM_nWE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_nCS 0 " "Pin \"SRAM_nCS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_d\[6\] 0 " "Pin \"dot_d\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_d\[5\] 0 " "Pin \"dot_d\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_d\[4\] 0 " "Pin \"dot_d\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_d\[3\] 0 " "Pin \"dot_d\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_d\[2\] 0 " "Pin \"dot_d\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_d\[1\] 0 " "Pin \"dot_d\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_d\[0\] 0 " "Pin \"dot_d\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[9\] 0 " "Pin \"dot_scan\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[8\] 0 " "Pin \"dot_scan\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[7\] 0 " "Pin \"dot_scan\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[6\] 0 " "Pin \"dot_scan\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[5\] 0 " "Pin \"dot_scan\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[4\] 0 " "Pin \"dot_scan\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[3\] 0 " "Pin \"dot_scan\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[2\] 0 " "Pin \"dot_scan\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[1\] 0 " "Pin \"dot_scan\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[0\] 0 " "Pin \"dot_scan\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "key_scan\[3\] 0 " "Pin \"key_scan\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "key_scan\[2\] 0 " "Pin \"key_scan\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "key_scan\[1\] 0 " "Pin \"key_scan\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "key_scan\[0\] 0 " "Pin \"key_scan\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[7\] 0 " "Pin \"lcd_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[6\] 0 " "Pin \"lcd_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[5\] 0 " "Pin \"lcd_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[4\] 0 " "Pin \"lcd_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[3\] 0 " "Pin \"lcd_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[2\] 0 " "Pin \"lcd_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[1\] 0 " "Pin \"lcd_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[0\] 0 " "Pin \"lcd_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[7\] 0 " "Pin \"led\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[6\] 0 " "Pin \"led\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[5\] 0 " "Pin \"led\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[4\] 0 " "Pin \"led\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[3\] 0 " "Pin \"led\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[2\] 0 " "Pin \"led\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[1\] 0 " "Pin \"led\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[0\] 0 " "Pin \"led\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_com\[5\] 0 " "Pin \"seg_com\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_com\[4\] 0 " "Pin \"seg_com\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_com\[3\] 0 " "Pin \"seg_com\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_com\[2\] 0 " "Pin \"seg_com\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_com\[1\] 0 " "Pin \"seg_com\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_com\[0\] 0 " "Pin \"seg_com\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[7\] 0 " "Pin \"seg_disp\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[6\] 0 " "Pin \"seg_disp\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[5\] 0 " "Pin \"seg_disp\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[4\] 0 " "Pin \"seg_disp\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[3\] 0 " "Pin \"seg_disp\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[2\] 0 " "Pin \"seg_disp\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[1\] 0 " "Pin \"seg_disp\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[0\] 0 " "Pin \"seg_disp\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401632827549 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1401632827549 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1401632828720 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1401632828979 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1401632830369 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1401632830660 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[15\] a permanently disabled " "Pin SRAM_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[15] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 163 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401632830828 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[14\] a permanently disabled " "Pin SRAM_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[14] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 164 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401632830828 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[13\] a permanently disabled " "Pin SRAM_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[13] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 165 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401632830828 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[12\] a permanently disabled " "Pin SRAM_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[12] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 166 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401632830828 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[11\] a permanently disabled " "Pin SRAM_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[11] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 167 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401632830828 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[10\] a permanently disabled " "Pin SRAM_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[10] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 168 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401632830828 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[9\] a permanently disabled " "Pin SRAM_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[9] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 169 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401632830828 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[8\] a permanently disabled " "Pin SRAM_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[8] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 170 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401632830828 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[7\] a permanently disabled " "Pin SRAM_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[7] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 171 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401632830828 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[6\] a permanently disabled " "Pin SRAM_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[6] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 172 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401632830828 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[5\] a permanently disabled " "Pin SRAM_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[5] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 173 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401632830828 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[4\] a permanently disabled " "Pin SRAM_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[4] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 174 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401632830828 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[3\] a permanently disabled " "Pin SRAM_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[3] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 175 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401632830828 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[2\] a permanently disabled " "Pin SRAM_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[2] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 176 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401632830828 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[1\] a permanently disabled " "Pin SRAM_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[1] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 177 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401632830828 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[0\] a permanently disabled " "Pin SRAM_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DATA[0] } } } { "M3.bdf" "" { Schematic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/daczu/Documents/GitHub/esd-hw3/device/" { { 0 { 0 ""} 0 178 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401632830828 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1401632830828 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.fit.smsg " "Generated suppressed messages file C:/Users/daczu/Documents/GitHub/esd-hw3/device/M3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1401632831299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1401632832201 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 01 23:27:12 2014 " "Processing ended: Sun Jun 01 23:27:12 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1401632832201 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1401632832201 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1401632832201 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1401632832201 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 138 s " "Quartus II Flow was successful. 0 errors, 138 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1401632832880 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1401632833305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1401632833306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 01 23:27:13 2014 " "Processing started: Sun Jun 01 23:27:13 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1401632833306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1401632833306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off M3 -c M3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off M3 -c M3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1401632833306 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1401632834109 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1401632834131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "350 " "Peak virtual memory: 350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1401632834490 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 01 23:27:14 2014 " "Processing ended: Sun Jun 01 23:27:14 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1401632834490 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1401632834490 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1401632834490 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1401632834490 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 138 s " "Quartus II Flow was successful. 0 errors, 138 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1401632835136 ""}
