/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: bcm56624_a0.c,v 1.1 2011/04/18 17:11:05 mruas Exp $
 * $Copyright: Copyright 2009 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	bcm56624_a0.c
 * Purpose:	bcm56624_a0 chip specific information (register, memories, etc)
 */


#include <sal/core/libc.h>
#include <soc/defs.h>
#include <soc/mem.h>
#include <soc/mcm/driver.h>
#include <soc/mcm/allenum.h>
#include <soc/mcm/intenum.h>

#if defined(BCM_56624_A0)

/* Chip specific top matter from memory file */
fp_slice_map_entry_t
    _soc_mem_entry_null_fp_slice_map_entry_bcm56624_a0;

mtu_values_entry_t _soc_mem_entry_null_l3_mtu_values_bcm56624_a0;

port_or_trunk_mac_limit_entry_t
    _soc_mem_entry_null_port_or_trunk_mac_limit_bcm56624_a0;

vlan_or_vfi_mac_limit_entry_t
    _soc_mem_entry_null_vlan_or_vfi_mac_limit_bcm56624_a0;

ext_l2_entry_tcam_entry_t _soc_mem_entry_null_ext_l2_entry_tcam_bcm56624_a0;

/* End of chip specific top matter */

static soc_reg_info_t *soc_registers_bcm56624_a0[] = {
    NULL,    /* ACL_END_OVRD */
    NULL,    /* ACL_START_OVRD */
    NULL,    /* AGER_CONFIG0 */
    NULL,    /* AGER_CONFIG1 */
    NULL,    /* AGER_EVENT_STATUS */
    NULL,    /* AGER_EVENT_THRESH */
    NULL,    /* AGER_STATUS */
    NULL,    /* AGER_THRESH_0 */
    NULL,    /* AGER_THRESH_1 */
    NULL,    /* AGER_THRESH_2 */
    NULL,    /* AGER_THRESH_3 */
    NULL,    /* AGER_THRESH_4 */
    NULL,    /* AGER_THRESH_5 */
    NULL,    /* AGER_THRESH_6 */
    NULL,    /* AGER_THRESH_7 */
    NULL,    /* AGER_THRESH_8 */
    NULL,    /* AGER_THRESH_9 */
    NULL,    /* AGER_THRESH_10 */
    NULL,    /* AGER_THRESH_11 */
    NULL,    /* AGER_THRESH_12 */
    NULL,    /* AGER_THRESH_13 */
    NULL,    /* AGER_THRESH_14 */
    NULL,    /* AGER_THRESH_15 */
    NULL,    /* AGINGCTRMEMDEBUG */
    NULL,    /* AGINGEXPMEMDEBUG */
    NULL,    /* AGING_CTR_MEM_DEBUG */
    NULL,    /* AGING_EXP_MEM_DEBUG */
    NULL,    /* AGING_THRESHOLD */
    NULL,    /* ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL */
    NULL,    /* ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR */
    NULL,    /* ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_NACK */
    NULL,    /* ANCTL */
    NULL,    /* ANLPA */
    NULL,    /* ANNPG */
    NULL,    /* ANSTT */
    NULL,    /* ANY_RMEP_TLV_INTERFACE_DOWN_STATUS */
    NULL,    /* ANY_RMEP_TLV_INTERFACE_UP_STATUS */
    NULL,    /* ANY_RMEP_TLV_PORT_DOWN_STATUS */
    NULL,    /* ANY_RMEP_TLV_PORT_UP_STATUS */
    &soc_reg_list[SOC_REG_INT_ARB_EOP_DEBUGr],
    NULL,    /* ARB_RAM_DBGCTRL */
    NULL,    /* ARL_AGE_TIMER */
    NULL,    /* ARL_CAM_BIST_CTRL */
    NULL,    /* ARL_CAM_BIST_STATUS_S2 */
    NULL,    /* ARL_CAM_BIST_STATUS_S3 */
    NULL,    /* ARL_CAM_BIST_STATUS_S5 */
    NULL,    /* ARL_CAM_BIST_STATUS_S6 */
    NULL,    /* ARL_CAM_BIST_STATUS_S8 */
    NULL,    /* ARL_CAM_DEBUG */
    NULL,    /* ARL_CONTROL */
    NULL,    /* ARL_DEFAULT_DEFAULT_ROUTER_IP */
    NULL,    /* ARL_DEFIP_HI_PARITY_STATUS */
    NULL,    /* ARL_DEFIP_LO_PARITY_STATUS */
    NULL,    /* ARL_IPIC_CONFIG_DEBUG */
    NULL,    /* ARL_L2_PARITY_STATUS */
    NULL,    /* ARL_L3_PARITY_STATUS */
    NULL,    /* ARL_MEMBIST_STATUS */
    NULL,    /* ARL_PARADDR_DEFIP */
    NULL,    /* ARL_PARADDR_IPMC */
    NULL,    /* ARL_PARADDR_L2 */
    NULL,    /* ARL_PARADDR_L3 */
    NULL,    /* ARL_PARADDR_L2MC */
    NULL,    /* ARL_PARADDR_L2_STATIC */
    NULL,    /* ARL_PARADDR_L2_VALID */
    NULL,    /* ARL_PARADDR_L3IF */
    NULL,    /* ARL_PARADDR_L3_VALID */
    NULL,    /* ARL_PARADDR_QVLAN */
    NULL,    /* ARL_PARADDR_SPF */
    NULL,    /* ARL_PARADDR_STG */
    NULL,    /* ARL_PARERR */
    NULL,    /* ARL_QVLAN_PARITY_STATUS */
    NULL,    /* ARL_SPARE_REG0 */
    NULL,    /* ARL_SPARE_REG1 */
    NULL,    /* ARL_SPARE_REG2 */
    NULL,    /* ARL_XPIC_CONFIG_DEBUG */
    NULL,    /* ASFCONFIG */
    NULL,    /* ASFPORTSPEED */
    NULL,    /* ASF_PORT_SPEED */
    NULL,    /* AUTOVOIP_OUI_1 */
    NULL,    /* AUTOVOIP_OUI_2 */
    NULL,    /* AUTOVOIP_OUI_3 */
    NULL,    /* AUTOVOIP_OUI_4 */
    NULL,    /* AUTOVOIP_OUI_5 */
    NULL,    /* AUTOVOIP_OUI_6 */
    &soc_reg_list[SOC_REG_INT_AUX_ARB_CONTROL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_AUX_ARB_CONTROL_2_BCM56624_A0r],
    NULL,    /* BAA_CREDIT_THRESH */
    NULL,    /* BAA_EVENT_BLOCK */
    NULL,    /* BAA_LOOP_SIZE */
    NULL,    /* BAA_QUEUE_RANGE */
    NULL,    /* BACKPRESSUREDISCARD */
    NULL,    /* BACKPRESSUREWARN */
    NULL,    /* BCAST_BLOCK_MASK */
    &soc_reg_list[SOC_REG_INT_BCAST_BLOCK_MASK_64r],
    NULL,    /* BCAST_BLOCK_MASK_HI */
    NULL,    /* BCAST_BLOCK_MASK_PARITY_CONTROL */
    NULL,    /* BCAST_BLOCK_MASK_PARITY_STATUS_INTR */
    NULL,    /* BCAST_BLOCK_MASK_PARITY_STATUS_NACK */
    NULL,    /* BCAST_RATE_CONTROL */
    NULL,    /* BCAST_RATE_CONTROL_M0 */
    NULL,    /* BCAST_RATE_CONTROL_M1 */
    NULL,    /* BCAST_STORM_CONTROL */
    NULL,    /* BIGINGBUFFERTHRES */
    NULL,    /* BISR_DEBUG_DATA */
    NULL,    /* BISR_LOAD_DONE_STATUS */
    NULL,    /* BISR_LOAD_STATUS */
    &soc_reg_list[SOC_REG_INT_BKPMETERINGBUCKET_BCM56800_A0r],
    NULL,    /* BKPMETERINGCONFIG */
    NULL,    /* BKPMETERINGCONFIG1 */
    &soc_reg_list[SOC_REG_INT_BKPMETERINGCONFIG_64r],
    NULL,    /* BKPMETERINGCONFIG_EXT */
    NULL,    /* BKPMETERINGDISCSTATUS */
    &soc_reg_list[SOC_REG_INT_BKPMETERINGDISCSTATUS_64r],
    NULL,    /* BKPMETERINGDISCSTATUS_HI */
    NULL,    /* BKPMETERINGSTATUS */
    NULL,    /* BKPMETERINGSTATUS_HI */
    NULL,    /* BKPMETERINGWARNSTATUS */
    &soc_reg_list[SOC_REG_INT_BKPMETERINGWARNSTATUS_64r],
    NULL,    /* BKP_DISC */
    NULL,    /* BKP_DISC_BMAP */
    NULL,    /* BKP_DISC_BMAP_HI */
    &soc_reg_list[SOC_REG_INT_BKP_DISC_PRIORITY_BCM56624_A0r],
    NULL,    /* BMAC_PFC_COS0_XOFF_CNT */
    NULL,    /* BMAC_PFC_COS10_XOFF_CNT */
    NULL,    /* BMAC_PFC_COS11_XOFF_CNT */
    NULL,    /* BMAC_PFC_COS12_XOFF_CNT */
    NULL,    /* BMAC_PFC_COS13_XOFF_CNT */
    NULL,    /* BMAC_PFC_COS14_XOFF_CNT */
    NULL,    /* BMAC_PFC_COS15_XOFF_CNT */
    NULL,    /* BMAC_PFC_COS1_XOFF_CNT */
    NULL,    /* BMAC_PFC_COS2_XOFF_CNT */
    NULL,    /* BMAC_PFC_COS3_XOFF_CNT */
    NULL,    /* BMAC_PFC_COS4_XOFF_CNT */
    NULL,    /* BMAC_PFC_COS5_XOFF_CNT */
    NULL,    /* BMAC_PFC_COS6_XOFF_CNT */
    NULL,    /* BMAC_PFC_COS7_XOFF_CNT */
    NULL,    /* BMAC_PFC_COS8_XOFF_CNT */
    NULL,    /* BMAC_PFC_COS9_XOFF_CNT */
    NULL,    /* BMAC_PFC_CTRL */
    NULL,    /* BMAC_PFC_DA_HI */
    NULL,    /* BMAC_PFC_DA_LO */
    NULL,    /* BMAC_PFC_OPCODE */
    NULL,    /* BMAC_PFC_TYPE */
    NULL,    /* BOUNDARY_MPLS */
    NULL,    /* BOUNDARY_V4_PREFIX */
    NULL,    /* BOUNDARY_V6_PREFIX */
    NULL,    /* BPDU0 */
    NULL,    /* BPDU1 */
    NULL,    /* BPDU2 */
    NULL,    /* BPDU3 */
    NULL,    /* BPDU4 */
    NULL,    /* BPDU5 */
    NULL,    /* BP_CONFIG0 */
    NULL,    /* BP_DEBUG */
    NULL,    /* BP_DP_XP4_TM */
    NULL,    /* BP_DP_XP5_TM */
    NULL,    /* BP_DP_XP6_TM */
    NULL,    /* BP_DP_XP7_TM */
    NULL,    /* BP_ECC_DEBUG */
    NULL,    /* BP_ECC_ERROR */
    NULL,    /* BP_ECC_ERROR_MASK */
    NULL,    /* BP_ECC_STATUS0 */
    NULL,    /* BP_ECC_STATUS1 */
    NULL,    /* BP_ERROR */
    NULL,    /* BP_ERROR_MASK */
    NULL,    /* BP_XP4_DP_CONFIG */
    NULL,    /* BP_XP4_FC_CONFIG */
    NULL,    /* BP_XP4_RECEIVE_FC_MSGS */
    NULL,    /* BP_XP5_DP_CONFIG */
    NULL,    /* BP_XP5_FC_CONFIG */
    NULL,    /* BP_XP5_RECEIVE_FC_MSGS */
    NULL,    /* BP_XP6_DP_CONFIG */
    NULL,    /* BP_XP6_FC_CONFIG */
    NULL,    /* BP_XP6_RECEIVE_FC_MSGS */
    NULL,    /* BP_XP7_DP_CONFIG */
    NULL,    /* BP_XP7_FC_CONFIG */
    NULL,    /* BP_XP7_RECEIVE_FC_MSGS */
    NULL,    /* BSAFE_GLB_CMD_CTRL */
    NULL,    /* BSAFE_GLB_CMD_DATA_IN */
    NULL,    /* BSAFE_GLB_CMD_DATA_OUT */
    NULL,    /* BSAFE_GLB_DEV_STATUS */
    NULL,    /* BSAFE_GLB_INT_CTRL */
    NULL,    /* BSAFE_GLB_MEM_PARAM */
    NULL,    /* BSAFE_GLB_MEM_TST_CTL */
    NULL,    /* BSAFE_GLB_PRESCALE */
    NULL,    /* BSAFE_GLB_PROD_CFG */
    NULL,    /* BSAFE_GLB_TIMER */
    NULL,    /* BSAFE_GLB_UHSM_CFG */
    NULL,    /* BUFFER_CELL_LIMIT_SP */
    NULL,    /* BUFFER_CELL_LIMIT_SP_SHARED */
    NULL,    /* BUFFER_PACKET_LIMIT_SP */
    NULL,    /* BUFFER_PACKET_LIMIT_SP_SHARED */
    NULL,    /* CALENDAR_CONFIG */
    NULL,    /* CAM_BIST_STATUS_S2 */
    NULL,    /* CAM_BIST_STATUS_S3 */
    NULL,    /* CAM_BIST_STATUS_S5 */
    NULL,    /* CAM_BIST_STATUS_S6 */
    NULL,    /* CAM_BIST_STATUS_S8 */
    &soc_reg_list[SOC_REG_INT_CBL_ATTRIBUTEr],
    NULL,    /* CBPCELLCRCERRPTR */
    &soc_reg_list[SOC_REG_INT_CBPCELLHDRMEMDEBUG_BCM56800_A0r],
    NULL,    /* CBPCELLHDRPARITYERRPTR */
    NULL,    /* CBPDATAMEM0DEBUG */
    NULL,    /* CBPDATAMEM10DEBUG */
    NULL,    /* CBPDATAMEM11DEBUG */
    NULL,    /* CBPDATAMEM12DEBUG */
    NULL,    /* CBPDATAMEM13DEBUG */
    NULL,    /* CBPDATAMEM14DEBUG */
    NULL,    /* CBPDATAMEM15DEBUG */
    NULL,    /* CBPDATAMEM1DEBUG */
    NULL,    /* CBPDATAMEM2DEBUG */
    NULL,    /* CBPDATAMEM3DEBUG */
    NULL,    /* CBPDATAMEM4DEBUG */
    NULL,    /* CBPDATAMEM5DEBUG */
    NULL,    /* CBPDATAMEM6DEBUG */
    NULL,    /* CBPDATAMEM7DEBUG */
    NULL,    /* CBPDATAMEM8DEBUG */
    NULL,    /* CBPDATAMEM9DEBUG */
    &soc_reg_list[SOC_REG_INT_CBPDATAMEMDEBUG_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CBPPKTHDR0MEMDEBUG_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CBPPKTHDR1MEMDEBUG_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CBPPKTHDR2MEMDEBUGr],
    &soc_reg_list[SOC_REG_INT_CBPPKTHDRCPUMEMDEBUG_BCM56624_A0r],
    NULL,    /* CBPPKTHDRMEM0DEBUG */
    NULL,    /* CBPPKTHDRMEM1DEBUG */
    NULL,    /* CBPPKTHDRPARITYERRPTR */
    NULL,    /* CBP_FULL */
    NULL,    /* CCM_INTERRUPT_CONTROL */
    NULL,    /* CCM_READ_CONTROL */
    NULL,    /* CCPFIFO_STS */
    &soc_reg_list[SOC_REG_INT_CCPMEMDEBUG_BCM56800_A0r],
    &soc_reg_list[SOC_REG_INT_CCPPARITYERRORPTR_BCM56800_A0r],
    NULL,    /* CCP_MEM_DEBUG */
    NULL,    /* CELLASSEMBLY_PARITY_ERRORS */
    &soc_reg_list[SOC_REG_INT_CELLCHKMEMDEBUG_BCM56624_A0r],
    NULL,    /* CELLCRCERRCOUNT */
    NULL,    /* CELLCRCERRPOINTER */
    &soc_reg_list[SOC_REG_INT_CELLLINKMEMDEBUG_BCM56624_A0r],
    NULL,    /* CELLPTR_RELEASE_MGR_PARITYERRORS */
    NULL,    /* CELL_CHK_MEM_DEBUG */
    NULL,    /* CELL_DATA_MEM_DEBUG */
    NULL,    /* CELL_HDR_MEM_DEBUG */
    NULL,    /* CELL_OVERLAPS */
    NULL,    /* CELL_RESET_LIMIT_OFFSET_SP */
    NULL,    /* CELL_SPAP_RED_OFFSET_SP */
    NULL,    /* CELL_SPAP_YELLOW_OFFSET_SP */
    &soc_reg_list[SOC_REG_INT_CFAPCONFIG_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CFAPDEBUGSCR0_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CFAPDEBUGSCR1_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CFAPDEBUGSCR2_BCM56624_A0r],
    NULL,    /* CFAPFULLCLEARPOINT */
    NULL,    /* CFAPFULLSETPOINT */
    &soc_reg_list[SOC_REG_INT_CFAPFULLTHRESHOLD_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CFAPMEMDEBUG_BCM56800_A0r],
    &soc_reg_list[SOC_REG_INT_CFAPOTPCONFIGr],
    &soc_reg_list[SOC_REG_INT_CFAPPARITYERRORPTR_BCM56800_A0r],
    NULL,    /* CFAPPOOLSIZE */
    &soc_reg_list[SOC_REG_INT_CFAPREADPOINTER_BCM56624_A0r],
    NULL,    /* CFAP_DEBUG_SCR0 */
    NULL,    /* CFAP_DEBUG_SCR1 */
    NULL,    /* CFAP_DEBUG_SCR2 */
    NULL,    /* CFAP_DROP_PKT_CNT */
    NULL,    /* CFAP_MEM_DEBUG */
    &soc_reg_list[SOC_REG_INT_CFG_RAM_DBGCTRLr],
    NULL,    /* CHANNEL_MASK_A_HI */
    NULL,    /* CHANNEL_MASK_A_LO */
    NULL,    /* CHANNEL_MASK_B_HI */
    NULL,    /* CHANNEL_MASK_B_LO */
    NULL,    /* CHGROUPSELECTION */
    NULL,    /* CHIP_CONFIG */
    NULL,    /* CHIP_CONFIG_ECC_STATUS */
    NULL,    /* CI0_TX_SB_DEBUG */
    NULL,    /* CI1_TX_SB_DEBUG */
    NULL,    /* CI2_TX_SB_DEBUG */
    NULL,    /* CI3_TX_SB_DEBUG */
    NULL,    /* CI4_TX_SB_DEBUG */
    NULL,    /* CI5_TX_SB_DEBUG */
    NULL,    /* CI6_TX_SB_DEBUG */
    NULL,    /* CI7_TX_SB_DEBUG */
    NULL,    /* CI8_TX_SB_DEBUG */
    NULL,    /* CI9_TX_SB_DEBUG */
    NULL,    /* CI_CONFIG0 */
    NULL,    /* CI_CONFIG1 */
    NULL,    /* CI_CONFIG2 */
    NULL,    /* CI_CONFIG3 */
    NULL,    /* CI_CONFIG4 */
    NULL,    /* CI_CONFIG6 */
    NULL,    /* CI_CONFIG7 */
    NULL,    /* CI_DDR_AUTOINIT */
    NULL,    /* CI_DDR_BURST */
    NULL,    /* CI_DDR_CALIBRATION */
    NULL,    /* CI_DDR_ITER */
    NULL,    /* CI_DDR_MR0 */
    NULL,    /* CI_DDR_MR1 */
    NULL,    /* CI_DDR_MR2 */
    NULL,    /* CI_DDR_MR3 */
    NULL,    /* CI_DDR_PHY_BIST */
    NULL,    /* CI_DDR_PHY_BIST_SEED */
    NULL,    /* CI_DDR_PHY_REG_CTRL */
    NULL,    /* CI_DDR_PHY_REG_DATA */
    NULL,    /* CI_DDR_START */
    NULL,    /* CI_DDR_STEP */
    NULL,    /* CI_DDR_TEST */
    NULL,    /* CI_DEBUG */
    NULL,    /* CI_DEBUG_RD_LINES */
    NULL,    /* CI_DEBUG_SKID_BUF */
    NULL,    /* CI_DEBUG_TRACE_RB_CONTROL */
    NULL,    /* CI_DEBUG_TRACE_RB_COUNTER */
    NULL,    /* CI_DEBUG_TRACE_RB_FIELD_CAPT0 */
    NULL,    /* CI_DEBUG_TRACE_RB_FIELD_CAPT1 */
    NULL,    /* CI_DEBUG_TRACE_RB_FIELD_MASK0 */
    NULL,    /* CI_DEBUG_TRACE_RB_FIELD_MASK1 */
    NULL,    /* CI_DEBUG_TRACE_RB_FIELD_VALUE0 */
    NULL,    /* CI_DEBUG_TRACE_RB_FIELD_VALUE1 */
    NULL,    /* CI_DEBUG_TRACE_STATUS */
    NULL,    /* CI_DEBUG_TRACE_STATUS_MASK */
    NULL,    /* CI_DEBUG_TRACE_TX_CONTROL */
    NULL,    /* CI_DEBUG_TRACE_TX_COUNTER */
    NULL,    /* CI_DEBUG_TRACE_TX_FIELD_CAPT0 */
    NULL,    /* CI_DEBUG_TRACE_TX_FIELD_CAPT1 */
    NULL,    /* CI_DEBUG_TRACE_TX_FIELD_MASK0 */
    NULL,    /* CI_DEBUG_TRACE_TX_FIELD_MASK1 */
    NULL,    /* CI_DEBUG_TRACE_TX_FIELD_VALUE0 */
    NULL,    /* CI_DEBUG_TRACE_TX_FIELD_VALUE1 */
    NULL,    /* CI_DEBUG_WR_LINES */
    NULL,    /* CI_ECC_DEBUG */
    NULL,    /* CI_ECC_STATUS */
    NULL,    /* CI_ERROR */
    NULL,    /* CI_ERROR_MASK */
    NULL,    /* CI_FAILED_ADDR */
    NULL,    /* CI_FAILED_DATA0 */
    NULL,    /* CI_FAILED_DATA1 */
    NULL,    /* CI_FAILED_DATA2 */
    NULL,    /* CI_FAILED_DATA3 */
    NULL,    /* CI_FAILED_DATA4 */
    NULL,    /* CI_FAILED_DATA5 */
    NULL,    /* CI_FAILED_DATA6 */
    NULL,    /* CI_FAILED_DATA7 */
    NULL,    /* CI_MEM_ACC_CTRL */
    NULL,    /* CI_MEM_ACC_DATA0 */
    NULL,    /* CI_MEM_ACC_DATA1 */
    NULL,    /* CI_MEM_ACC_DATA2 */
    NULL,    /* CI_MEM_ACC_DATA3 */
    NULL,    /* CI_MEM_ACC_DATA4 */
    NULL,    /* CI_MEM_ACC_DATA5 */
    NULL,    /* CI_MEM_ACC_DATA6 */
    NULL,    /* CI_MEM_ACC_DATA7 */
    NULL,    /* CI_MEM_DEBUG */
    NULL,    /* CI_MRS_CMD */
    NULL,    /* CI_RB_RBTAG_SB_DEBUG */
    NULL,    /* CI_RESET */
    NULL,    /* CI_TEST_ALT_DATA0 */
    NULL,    /* CI_TEST_ALT_DATA1 */
    NULL,    /* CI_TEST_ALT_DATA2 */
    NULL,    /* CI_TEST_ALT_DATA3 */
    NULL,    /* CI_TEST_ALT_DATA4 */
    NULL,    /* CI_TEST_ALT_DATA5 */
    NULL,    /* CI_TEST_ALT_DATA6 */
    NULL,    /* CI_TEST_ALT_DATA7 */
    NULL,    /* CI_TEST_DATA0 */
    NULL,    /* CI_TEST_DATA1 */
    NULL,    /* CI_TEST_DATA2 */
    NULL,    /* CI_TEST_DATA3 */
    NULL,    /* CI_TEST_DATA4 */
    NULL,    /* CI_TEST_DATA5 */
    NULL,    /* CI_TEST_DATA6 */
    NULL,    /* CI_TEST_DATA7 */
    NULL,    /* CMDWORD_SHADOW_BSE */
    NULL,    /* CMDWORD_SHADOW_CSE */
    NULL,    /* CMDWORD_SHADOW_HSE */
    NULL,    /* CMICMINTIMER */
    NULL,    /* CMICTXCOSMASK */
    NULL,    /* CMIC_1000_BASE_X_MODE */
    NULL,    /* CMIC_64BIT_STATS_CFG */
    NULL,    /* CMIC_ARL_DMA_ADDR */
    NULL,    /* CMIC_ARL_DMA_CNT */
    NULL,    /* CMIC_ARL_MBUF0 */
    NULL,    /* CMIC_ARL_MBUF1 */
    NULL,    /* CMIC_ARL_MBUF2 */
    NULL,    /* CMIC_ARL_MBUF3 */
    NULL,    /* CMIC_BS_CAPTURE_CTRL */
    NULL,    /* CMIC_BS_CAPTURE_FREE_RUN_TIME_0 */
    NULL,    /* CMIC_BS_CAPTURE_FREE_RUN_TIME_1 */
    NULL,    /* CMIC_BS_CAPTURE_STATUS */
    NULL,    /* CMIC_BS_CAPTURE_SYNC_TIME_0 */
    NULL,    /* CMIC_BS_CAPTURE_SYNC_TIME_1 */
    NULL,    /* CMIC_BS_CAPTURE_SYNT_TIME_0 */
    NULL,    /* CMIC_BS_CAPTURE_SYNT_TIME_1 */
    NULL,    /* CMIC_BS_CLK_CTRL_0 */
    NULL,    /* CMIC_BS_CLK_CTRL_1 */
    NULL,    /* CMIC_BS_CLK_TOGGLE_TIME_0 */
    NULL,    /* CMIC_BS_CLK_TOGGLE_TIME_1 */
    NULL,    /* CMIC_BS_CLK_TOGGLE_TIME_2 */
    NULL,    /* CMIC_BS_CONFIG */
    NULL,    /* CMIC_BS_DRIFT_RATE */
    NULL,    /* CMIC_BS_HEARTBEAT_CTRL */
    NULL,    /* CMIC_BS_INITIAL_CRC */
    NULL,    /* CMIC_BS_INPUT_TIME_0 */
    NULL,    /* CMIC_BS_INPUT_TIME_1 */
    NULL,    /* CMIC_BS_INPUT_TIME_2 */
    NULL,    /* CMIC_BS_OFFSET_ADJUST_0 */
    NULL,    /* CMIC_BS_OFFSET_ADJUST_1 */
    NULL,    /* CMIC_CHIP_MODE_CONTROL */
    &soc_reg_list[SOC_REG_INT_CMIC_CHIP_PARITY_INTR_ENABLEr],
    &soc_reg_list[SOC_REG_INT_CMIC_CHIP_PARITY_INTR_STATUSr],
    NULL,    /* CMIC_CLK_ENABLE */
    NULL,    /* CMIC_CLK_GATE_RESET_CONTROL */
    &soc_reg_list[SOC_REG_INT_CMIC_CMICE_BISR_REG_RD_DATAr],
    &soc_reg_list[SOC_REG_INT_CMIC_CONFIG_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2r],
    &soc_reg_list[SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3r],
    &soc_reg_list[SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2r],
    &soc_reg_list[SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3r],
    &soc_reg_list[SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_2r],
    &soc_reg_list[SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_3r],
    &soc_reg_list[SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2r],
    &soc_reg_list[SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3r],
    NULL,    /* CMIC_COS_AVAILABLE */
    NULL,    /* CMIC_COS_AVAILABLE0 */
    NULL,    /* CMIC_COS_AVAILABLE1 */
    NULL,    /* CMIC_COS_AVAILABLE2 */
    NULL,    /* CMIC_COS_AVAILABLE3 */
    NULL,    /* CMIC_COS_AVAILABLE4 */
    NULL,    /* CMIC_COS_AVAILABLE5 */
    NULL,    /* CMIC_COS_AVAILABLE6 */
    NULL,    /* CMIC_COS_AVAILABLE7 */
    NULL,    /* CMIC_COS_CTRL_RX */
    &soc_reg_list[SOC_REG_INT_CMIC_COS_CTRL_RX_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_COS_CTRL_RX_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_COS_CTRL_RX_2r],
    &soc_reg_list[SOC_REG_INT_CMIC_COS_CTRL_RX_3r],
    &soc_reg_list[SOC_REG_INT_CMIC_COS_CTRL_RX_4r],
    &soc_reg_list[SOC_REG_INT_CMIC_COS_CTRL_RX_5r],
    &soc_reg_list[SOC_REG_INT_CMIC_COS_CTRL_RX_6r],
    &soc_reg_list[SOC_REG_INT_CMIC_COS_CTRL_RX_7r],
    NULL,    /* CMIC_COS_CTRL_RX_HI */
    NULL,    /* CMIC_DEVICE_ID */
    &soc_reg_list[SOC_REG_INT_CMIC_DEV_REV_ID_BCM56601_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_DMA_CTRL_BCM56601_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_DMA_DESC0_BCM56601_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_DMA_DESC1_BCM56601_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_DMA_DESC2_BCM56601_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_DMA_DESC3_BCM56601_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_DMA_STAT_BCM56601_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_ENDIANESS_SELr],
    &soc_reg_list[SOC_REG_INT_CMIC_FIFO_CH0_RD_DMA_CFGr],
    &soc_reg_list[SOC_REG_INT_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr],
    &soc_reg_list[SOC_REG_INT_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_FIFO_CH1_RD_DMA_CFGr],
    &soc_reg_list[SOC_REG_INT_CMIC_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr],
    &soc_reg_list[SOC_REG_INT_CMIC_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_FIFO_CH2_RD_DMA_CFGr],
    &soc_reg_list[SOC_REG_INT_CMIC_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr],
    &soc_reg_list[SOC_REG_INT_CMIC_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_FIFO_CH3_RD_DMA_CFGr],
    &soc_reg_list[SOC_REG_INT_CMIC_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr],
    &soc_reg_list[SOC_REG_INT_CMIC_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr],
    &soc_reg_list[SOC_REG_INT_CMIC_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_FIFO_DMA_SB_ARB_CTRLr],
    &soc_reg_list[SOC_REG_INT_CMIC_FIFO_RD_DMA_DEBUGr],
    NULL,    /* CMIC_GFPORT_CLOCK_CONFIG */
    NULL,    /* CMIC_HGTX_CTRL */
    NULL,    /* CMIC_HGTX_CTRL1 */
    NULL,    /* CMIC_HGTX_CTRL2 */
    NULL,    /* CMIC_HOL0_AVAILABLE_MOD0 */
    NULL,    /* CMIC_HOL0_AVAILABLE_MOD1 */
    NULL,    /* CMIC_HOL1_AVAILABLE_MOD0 */
    NULL,    /* CMIC_HOL1_AVAILABLE_MOD1 */
    NULL,    /* CMIC_HOL2_AVAILABLE_MOD0 */
    NULL,    /* CMIC_HOL2_AVAILABLE_MOD1 */
    NULL,    /* CMIC_HOL3_AVAILABLE_MOD0 */
    NULL,    /* CMIC_HOL3_AVAILABLE_MOD1 */
    NULL,    /* CMIC_HOL4_AVAILABLE_MOD0 */
    NULL,    /* CMIC_HOL4_AVAILABLE_MOD1 */
    NULL,    /* CMIC_HOL5_AVAILABLE_MOD0 */
    NULL,    /* CMIC_HOL5_AVAILABLE_MOD1 */
    NULL,    /* CMIC_HOL6_AVAILABLE_MOD0 */
    NULL,    /* CMIC_HOL6_AVAILABLE_MOD1 */
    NULL,    /* CMIC_HOL7_AVAILABLE_MOD0 */
    NULL,    /* CMIC_HOL7_AVAILABLE_MOD1 */
    NULL,    /* CMIC_HOL_STAT */
    &soc_reg_list[SOC_REG_INT_CMIC_I2C_CTRL_BCM56601_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_I2C_DATA_BCM56601_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_I2C_RESET_BCM56601_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_I2C_SLAVE_ADDR_BCM56601_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_I2C_SLAVE_XADDR_BCM56601_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_I2C_STAT_BCM56601_A0r],
    NULL,    /* CMIC_IGBP_DISCARD */
    NULL,    /* CMIC_IGBP_DISCARD_MOD0 */
    NULL,    /* CMIC_IGBP_DISCARD_MOD1 */
    NULL,    /* CMIC_IGBP_WARN */
    NULL,    /* CMIC_IGBP_WARN_MOD0 */
    NULL,    /* CMIC_IGBP_WARN_MOD1 */
    NULL,    /* CMIC_INTR_WAIT_CYCLES */
    NULL,    /* CMIC_INT_PHY_SCAN */
    NULL,    /* CMIC_IPIC_STATS_CFG */
    &soc_reg_list[SOC_REG_INT_CMIC_IRQ_MASK_BCM56624_A0r],
    NULL,    /* CMIC_IRQ_MASK_1 */
    NULL,    /* CMIC_IRQ_MASK_2 */
    &soc_reg_list[SOC_REG_INT_CMIC_IRQ_STAT_BCM56624_A0r],
    NULL,    /* CMIC_IRQ_STAT_1 */
    NULL,    /* CMIC_IRQ_STAT_2 */
    NULL,    /* CMIC_JTAG */
    NULL,    /* CMIC_LEDCLK_PARAMS */
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP_CTRL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP_DATA_RAMr],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP_PROGRAM_RAMr],
    &soc_reg_list[SOC_REG_INT_CMIC_LEDUP_STATUSr],
    NULL,    /* CMIC_LED_CONTROL */
    &soc_reg_list[SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_0_4_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_10_14_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_15_19_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_20_24_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_25_29_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_30_34_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_35_39_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_40_44_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_45_49_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_50_54_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_5_9_BCM56624_A0r],
    NULL,    /* CMIC_LED_STATUS */
    &soc_reg_list[SOC_REG_INT_CMIC_LINK_STATr],
    NULL,    /* CMIC_LINK_STATUS_CHANGE_STICKY */
    &soc_reg_list[SOC_REG_INT_CMIC_LINK_STAT_HIr],
    NULL,    /* CMIC_LINK_STAT_MOD0 */
    NULL,    /* CMIC_LINK_STAT_MOD1 */
    NULL,    /* CMIC_MEM_FAIL */
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_ADDRESS_BCM56601_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_AUTO_SCAN_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM56218_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM56218_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM56218_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_BCM56218_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_BCM56218_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_BCM56218_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM56218_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM56218_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_INT_SEL_MAPr],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_HIr],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_PARAM_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_PORT_TYPE_MAPr],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_PORT_TYPE_MAP_BUS2r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_PORT_TYPE_MAP_BUS2_HIr],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_PORT_TYPE_MAP_HIr],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_BCM56601_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_HIr],
    &soc_reg_list[SOC_REG_INT_CMIC_MIIM_READ_DATA_BCM56601_A0r],
    NULL,    /* CMIC_MIRRORED_PORTS_TX */
    NULL,    /* CMIC_MIRRORED_PORTS_TX_MOD0 */
    NULL,    /* CMIC_MIRRORED_PORTS_TX_MOD1 */
    NULL,    /* CMIC_MIRROR_TO_PORTS */
    NULL,    /* CMIC_MIRROR_TO_PORTS_MOD0 */
    NULL,    /* CMIC_MIRROR_TO_PORTS_MOD1 */
    &soc_reg_list[SOC_REG_INT_CMIC_MISC_CONTROLr],
    &soc_reg_list[SOC_REG_INT_CMIC_MISC_STATUSr],
    NULL,    /* CMIC_MMUIRQ_MASK */
    NULL,    /* CMIC_MMUIRQ_STAT */
    NULL,    /* CMIC_MMU_COSLC_COUNT_ADDR */
    NULL,    /* CMIC_MMU_COSLC_COUNT_DATA */
    NULL,    /* CMIC_PAUSE_MIIM_ADDRESS */
    NULL,    /* CMIC_PAUSE_SCAN_PORTS */
    NULL,    /* CMIC_PCIE_ERROR_STATUS */
    &soc_reg_list[SOC_REG_INT_CMIC_PCIE_MISCELr],
    NULL,    /* CMIC_PEAK_THERMAL_MON_RESULT */
    NULL,    /* CMIC_PIO_WAIT_CYCLES */
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_COS_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_COS_HIr],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_COUNT_FROMCPUr],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_COUNT_FROMCPU_MHr],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_COUNT_SCHANr],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_COUNT_SCHAN_REPr],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_COUNT_TOCPUDr],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_COUNT_TOCPUDMr],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_COUNT_TOCPUEr],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_COUNT_TOCPUEMr],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_COUNT_TOCPUNr],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_CTRL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_ETHER_SIGr],
    NULL,    /* CMIC_PKT_HEADER */
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_LMAC0_HI_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_LMAC0_LOr],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_LMAC1_HI_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_LMAC1_LOr],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PORTSr],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PORTS_HIr],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLEr],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_REASONr],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_REASON_MINIr],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_REASON_DIRECT_HIr],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_REASON_DIRECTr],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_REASON_MINI_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_REASON_MINI_HIr],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_RMACr],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_RMAC_HIr],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_RMH0r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_RMH1r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_RMH2r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_RMH3r],
    &soc_reg_list[SOC_REG_INT_CMIC_PKT_VLANr],
    NULL,    /* CMIC_QGPHY_QSGMII_CONTROL */
    &soc_reg_list[SOC_REG_INT_CMIC_RATE_ADJUST_BCM56218_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_RATE_ADJUST_I2Cr],
    &soc_reg_list[SOC_REG_INT_CMIC_RATE_ADJUST_INT_MDIOr],
    &soc_reg_list[SOC_REG_INT_CMIC_RATE_ADJUST_BCM56601_A0r],
    NULL,    /* CMIC_RX_PAUSE_CAPABILITY */
    NULL,    /* CMIC_RX_PAUSE_OVERRIDE_CONTROL */
    NULL,    /* CMIC_RX_PAUSE_STAT */
    &soc_reg_list[SOC_REG_INT_CMIC_SBUS_RING_MAPr],
    NULL,    /* CMIC_SBUS_RING_MAP_0 */
    NULL,    /* CMIC_SBUS_RING_MAP_1 */
    NULL,    /* CMIC_SBUS_RING_MAP_2 */
    NULL,    /* CMIC_SBUS_RING_MAP_3 */
    NULL,    /* CMIC_SBUS_RING_MAP_4 */
    NULL,    /* CMIC_SBUS_RING_MAP_5 */
    NULL,    /* CMIC_SBUS_RING_MAP_6 */
    NULL,    /* CMIC_SBUS_RING_MAP_7 */
    &soc_reg_list[SOC_REG_INT_CMIC_SBUS_TIMEOUT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SCAN_PORTS_BCM56601_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SCAN_PORTS_HIr],
    NULL,    /* CMIC_SCAN_PORTS_MOD0 */
    NULL,    /* CMIC_SCAN_PORTS_MOD1 */
    &soc_reg_list[SOC_REG_INT_CMIC_SCHAN_CTRL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SCHAN_ERR_BCM56601_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SCHAN_MESSAGEr],
    &soc_reg_list[SOC_REG_INT_CMIC_SCHAN_MESSAGE_EXTr],
    &soc_reg_list[SOC_REG_INT_CMIC_SCHAN_RCPU_RPIO_MESSAGEr],
    NULL,    /* CMIC_SER_END_ADDR_0 */
    NULL,    /* CMIC_SER_END_ADDR_1 */
    NULL,    /* CMIC_SER_END_ADDR_2 */
    NULL,    /* CMIC_SER_END_ADDR_3 */
    NULL,    /* CMIC_SER_END_ADDR_4 */
    NULL,    /* CMIC_SER_END_ADDR_5 */
    NULL,    /* CMIC_SER_END_ADDR_6 */
    NULL,    /* CMIC_SER_END_ADDR_7 */
    NULL,    /* CMIC_SER_END_ADDR_8 */
    NULL,    /* CMIC_SER_END_ADDR_9 */
    NULL,    /* CMIC_SER_END_ADDR_10 */
    NULL,    /* CMIC_SER_END_ADDR_11 */
    NULL,    /* CMIC_SER_END_ADDR_12 */
    NULL,    /* CMIC_SER_END_ADDR_13 */
    NULL,    /* CMIC_SER_END_ADDR_14 */
    NULL,    /* CMIC_SER_END_ADDR_15 */
    NULL,    /* CMIC_SER_FAIL_CNT */
    NULL,    /* CMIC_SER_FAIL_ENTRY */
    NULL,    /* CMIC_SER_MEM_ADDR */
    NULL,    /* CMIC_SER_MEM_ADDR_0 */
    NULL,    /* CMIC_SER_MEM_ADDR_1 */
    NULL,    /* CMIC_SER_MEM_ADDR_2 */
    NULL,    /* CMIC_SER_MEM_ADDR_3 */
    NULL,    /* CMIC_SER_MEM_ADDR_4 */
    NULL,    /* CMIC_SER_MEM_ADDR_5 */
    NULL,    /* CMIC_SER_MEM_ADDR_6 */
    NULL,    /* CMIC_SER_MEM_ADDR_7 */
    NULL,    /* CMIC_SER_MEM_ADDR_8 */
    NULL,    /* CMIC_SER_MEM_ADDR_9 */
    NULL,    /* CMIC_SER_MEM_ADDR_10 */
    NULL,    /* CMIC_SER_MEM_ADDR_11 */
    NULL,    /* CMIC_SER_MEM_ADDR_12 */
    NULL,    /* CMIC_SER_MEM_ADDR_13 */
    NULL,    /* CMIC_SER_MEM_ADDR_14 */
    NULL,    /* CMIC_SER_MEM_ADDR_15 */
    NULL,    /* CMIC_SER_MEM_DATA */
    NULL,    /* CMIC_SER_PARITY_MODE_SEL */
    NULL,    /* CMIC_SER_PROTECT_ADDR_RANGE_VALID */
    NULL,    /* CMIC_SER_START_ADDR_0 */
    NULL,    /* CMIC_SER_START_ADDR_1 */
    NULL,    /* CMIC_SER_START_ADDR_2 */
    NULL,    /* CMIC_SER_START_ADDR_3 */
    NULL,    /* CMIC_SER_START_ADDR_4 */
    NULL,    /* CMIC_SER_START_ADDR_5 */
    NULL,    /* CMIC_SER_START_ADDR_6 */
    NULL,    /* CMIC_SER_START_ADDR_7 */
    NULL,    /* CMIC_SER_START_ADDR_8 */
    NULL,    /* CMIC_SER_START_ADDR_9 */
    NULL,    /* CMIC_SER_START_ADDR_10 */
    NULL,    /* CMIC_SER_START_ADDR_11 */
    NULL,    /* CMIC_SER_START_ADDR_12 */
    NULL,    /* CMIC_SER_START_ADDR_13 */
    NULL,    /* CMIC_SER_START_ADDR_14 */
    NULL,    /* CMIC_SER_START_ADDR_15 */
    NULL,    /* CMIC_SKIP_STATS_CFG */
    &soc_reg_list[SOC_REG_INT_CMIC_SLAM_DMA_CFG_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_SLAM_DMA_ENTRY_COUNTr],
    &soc_reg_list[SOC_REG_INT_CMIC_SLAM_DMA_PCIMEM_START_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_SLAM_DMA_SBUS_START_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_SOFT_RESET_REG_BCM56624_A0r],
    NULL,    /* CMIC_SOFT_RESET_REG_2 */
    NULL,    /* CMIC_SPARE1 */
    NULL,    /* CMIC_SPARE2 */
    NULL,    /* CMIC_SRAM_TM_CONTROL */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_ADDR_BCM56601_A0r],
    NULL,    /* CMIC_STAT_DMA_BLKNUM_MAP_14_10 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_15_8r],
    NULL,    /* CMIC_STAT_DMA_BLKNUM_MAP_19_15 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_23_16r],
    NULL,    /* CMIC_STAT_DMA_BLKNUM_MAP_24_20 */
    NULL,    /* CMIC_STAT_DMA_BLKNUM_MAP_29_25 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_31_24r],
    NULL,    /* CMIC_STAT_DMA_BLKNUM_MAP_34_30 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_39_32r],
    NULL,    /* CMIC_STAT_DMA_BLKNUM_MAP_39_35 */
    NULL,    /* CMIC_STAT_DMA_BLKNUM_MAP_44_40 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_47_40r],
    NULL,    /* CMIC_STAT_DMA_BLKNUM_MAP_49_45 */
    NULL,    /* CMIC_STAT_DMA_BLKNUM_MAP_4_0 */
    NULL,    /* CMIC_STAT_DMA_BLKNUM_MAP_54_50 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_55_48r],
    NULL,    /* CMIC_STAT_DMA_BLKNUM_MAP_59_55 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_63_56r],
    NULL,    /* CMIC_STAT_DMA_BLKNUM_MAP_63_60 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_7_0r],
    NULL,    /* CMIC_STAT_DMA_BLKNUM_MAP_9_5 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_CURRENT_BCM56601_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_EGR_STATS_CFGr],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_ING_STATS_CFGr],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56218_A0r],
    NULL,    /* CMIC_STAT_DMA_MMU_PORTS0 */
    NULL,    /* CMIC_STAT_DMA_MMU_PORTS1 */
    NULL,    /* CMIC_STAT_DMA_MMU_SETUP */
    NULL,    /* CMIC_STAT_DMA_PORTNUM_MAP_11_6 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_11_8r],
    NULL,    /* CMIC_STAT_DMA_PORTNUM_MAP_15_8 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_15_12r],
    NULL,    /* CMIC_STAT_DMA_PORTNUM_MAP_17_12 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_19_16r],
    NULL,    /* CMIC_STAT_DMA_PORTNUM_MAP_23_16 */
    NULL,    /* CMIC_STAT_DMA_PORTNUM_MAP_23_18 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_23_20r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_27_24r],
    NULL,    /* CMIC_STAT_DMA_PORTNUM_MAP_31_24 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_31_28r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_35_32r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_39_36r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_3_0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_43_40r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_47_44r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_51_48r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_55_52r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_59_56r],
    NULL,    /* CMIC_STAT_DMA_PORTNUM_MAP_5_0 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_63_60r],
    NULL,    /* CMIC_STAT_DMA_PORTNUM_MAP_7_0 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_7_4r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTS_BCM56601_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORTS_HIr],
    NULL,    /* CMIC_STAT_DMA_PORTS_MOD0 */
    NULL,    /* CMIC_STAT_DMA_PORTS_MOD1 */
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORT_TYPE_MAPr],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_PORT_TYPE_MAP_HIr],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_SBUS_START_ADDRESSr],
    &soc_reg_list[SOC_REG_INT_CMIC_STAT_DMA_SETUP_BCM56601_A0r],
    NULL,    /* CMIC_STRAP_OPTIONS */
    &soc_reg_list[SOC_REG_INT_CMIC_SWITCH_FEATURE_ENABLEr],
    &soc_reg_list[SOC_REG_INT_CMIC_SW_PIO_ACK_DATA_BEAT_COUNTr],
    &soc_reg_list[SOC_REG_INT_CMIC_TABLE_DMA_CFG_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_TABLE_DMA_ENTRY_COUNTr],
    &soc_reg_list[SOC_REG_INT_CMIC_TABLE_DMA_PCIMEM_START_ADDRr],
    &soc_reg_list[SOC_REG_INT_CMIC_TABLE_DMA_SBUS_START_ADDRr],
    NULL,    /* CMIC_TABLE_DMA_START */
    &soc_reg_list[SOC_REG_INT_CMIC_TAP_CONTROL_BCM56601_A0r],
    NULL,    /* CMIC_THERMAL_MON_CALIBRATION */
    NULL,    /* CMIC_THERMAL_MON_CTRL */
    NULL,    /* CMIC_THERMAL_MON_RESULT */
    NULL,    /* CMIC_TIMESYNC_CONTROL */
    NULL,    /* CMIC_TIMESYNC_TIMER */
    NULL,    /* CMIC_TO_CORE_PLL_CONTROL_1 */
    NULL,    /* CMIC_TO_CORE_PLL_CONTROL_2 */
    NULL,    /* CMIC_TO_CORE_PLL_X2_1_CONTROL_1 */
    NULL,    /* CMIC_TO_CORE_PLL_X2_1_CONTROL_2 */
    NULL,    /* CMIC_TO_CORE_PLL_X2_2_CONTROL_1 */
    NULL,    /* CMIC_TO_CORE_PLL_X2_2_CONTROL_2 */
    NULL,    /* CMIC_TO_CORE_PLL_X2_3_CONTROL_1 */
    NULL,    /* CMIC_TO_CORE_PLL_X2_3_CONTROL_2 */
    NULL,    /* CMIC_TX_PAUSE_CAPABILITY */
    NULL,    /* CMIC_TX_PAUSE_OVERRIDE_CONTROL */
    NULL,    /* CMIC_TX_PAUSE_STAT */
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_1_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_2_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_3r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_4r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS0_PLL_STATUSr],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_2_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_3r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_4r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS1_PLL_STATUSr],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_1r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_2r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_3r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_4r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS2_PLL_STATUSr],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_1_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_2_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_3_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_4_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_5_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_6_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_7_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_8_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_9_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_10_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_11_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_12_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_13_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_14_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_15_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_16_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_17_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_18_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_19_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_20r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_21r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_22r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_23r],
    &soc_reg_list[SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_24r],
    NULL,    /* CMIC_XGXS_PLL_CONTROL_1 */
    NULL,    /* CMIC_XGXS_PLL_CONTROL_2 */
    NULL,    /* CMIC_XGXS_PLL_CONTROL_3 */
    NULL,    /* CMIC_XGXS_PLL_CONTROL_4 */
    NULL,    /* CMIC_XGXS_PLL_STATUS */
    NULL,    /* CNG0COSDROPRATE */
    NULL,    /* CNG1COSDROPRATE */
    NULL,    /* CNGCOSCELLLIMIT0 */
    NULL,    /* CNGCOSCELLLIMIT1 */
    NULL,    /* CNGCOSPKTLIMIT */
    NULL,    /* CNGCOSPKTLIMIT0 */
    NULL,    /* CNGCOSPKTLIMIT1 */
    NULL,    /* CNGDROPCOUNT */
    NULL,    /* CNGDROPCOUNT0 */
    NULL,    /* CNGDROPCOUNT1 */
    NULL,    /* CNGDYNCELLLIMIT0 */
    NULL,    /* CNGDYNCELLLIMIT1 */
    NULL,    /* CNGPORTPKTLIMIT0 */
    NULL,    /* CNGPORTPKTLIMIT1 */
    NULL,    /* CNGTOTALDYNCELLLIMIT0 */
    NULL,    /* CNGTOTALDYNCELLLIMIT1 */
    &soc_reg_list[SOC_REG_INT_CNG_MAP_BCM56624_A0r],
    NULL,    /* CNTX_AGING_LIMIT */
    NULL,    /* CNTX_LRU_EN */
    NULL,    /* COLOR_AWARE */
    &soc_reg_list[SOC_REG_INT_COMMAND_CONFIGr],
    NULL,    /* CONFIG */
    NULL,    /* CONFIG_EVENT_FIFO */
    NULL,    /* CONFIG_QPP_EVENT_BLOCK */
    NULL,    /* CONFIG_QPP_PUP_BP */
    NULL,    /* CONFIG_QPP_TS_BP */
    NULL,    /* COPYCOUNTCTL */
    NULL,    /* COPYCOUNT_PARITY */
    NULL,    /* COSARBSEL */
    NULL,    /* COSLCCOUNT */
    &soc_reg_list[SOC_REG_INT_COSMASKr],
    &soc_reg_list[SOC_REG_INT_COSMASK_CPUr],
    NULL,    /* COSMASK_CPU1 */
    NULL,    /* COSPKTCOUNT */
    &soc_reg_list[SOC_REG_INT_COSWEIGHTS_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_COS_MAP_SELr],
    &soc_reg_list[SOC_REG_INT_COS_MODEr],
    NULL,    /* COS_SEL */
    NULL,    /* COS_SEL_2 */
    NULL,    /* CPATHBISRDBGRDDATA */
    NULL,    /* CPUMAXBUCKET */
    NULL,    /* CPUMAXBUCKETCONFIG_64 */
    &soc_reg_list[SOC_REG_INT_CPUPKTMAXBUCKETr],
    &soc_reg_list[SOC_REG_INT_CPUPKTMAXBUCKETCONFIGr],
    &soc_reg_list[SOC_REG_INT_CPUPKTPORTMAXBUCKETr],
    &soc_reg_list[SOC_REG_INT_CPUPKTPORTMAXBUCKETCONFIGr],
    NULL,    /* CPUPORTMAXBUCKET */
    NULL,    /* CPUPORTMAXBUCKETCONFIG_64 */
    NULL,    /* CPUSLOTMINTIMER */
    &soc_reg_list[SOC_REG_INT_CPU_BWr],
    NULL,    /* CPU_CONTROL */
    &soc_reg_list[SOC_REG_INT_CPU_CONTROL_0r],
    &soc_reg_list[SOC_REG_INT_CPU_CONTROL_1_BCM56624_A0r],
    NULL,    /* CPU_CONTROL_2 */
    NULL,    /* CPU_CONTROL_3 */
    NULL,    /* CPU_CONTROL_4 */
    &soc_reg_list[SOC_REG_INT_CPU_CONTROL_Mr],
    &soc_reg_list[SOC_REG_INT_CPU_COS_CAM_BIST_CONFIGr],
    &soc_reg_list[SOC_REG_INT_CPU_COS_CAM_BIST_DBG_DATAr],
    &soc_reg_list[SOC_REG_INT_CPU_COS_CAM_BIST_STATUSr],
    &soc_reg_list[SOC_REG_INT_CPU_COS_CAM_DBGCTRLr],
    NULL,    /* CPU_COS_SEL */
    NULL,    /* CPU_COS_SEL_2 */
    NULL,    /* CPU_PRIORITY_SEL */
    NULL,    /* CPU_PRIORITY_SEL_2 */
    NULL,    /* CPU_SLOT_COUNT */
    NULL,    /* CPU_TS_PARITY_CONTROL */
    NULL,    /* CPU_TS_PARITY_STATUS_INTR */
    NULL,    /* CPU_TS_PARITY_STATUS_NACK */
    NULL,    /* CSE_CONFIG */
    NULL,    /* CSE_DTU_ATE_STS0 */
    NULL,    /* CSE_DTU_ATE_STS1 */
    NULL,    /* CSE_DTU_ATE_STS2 */
    NULL,    /* CSE_DTU_ATE_TMODE */
    NULL,    /* CSE_DTU_LTE_ADR0 */
    NULL,    /* CSE_DTU_LTE_ADR1 */
    NULL,    /* CSE_DTU_LTE_D0F_0 */
    NULL,    /* CSE_DTU_LTE_D0F_1 */
    NULL,    /* CSE_DTU_LTE_D0R_0 */
    NULL,    /* CSE_DTU_LTE_D0R_1 */
    NULL,    /* CSE_DTU_LTE_D1F_0 */
    NULL,    /* CSE_DTU_LTE_D1F_1 */
    NULL,    /* CSE_DTU_LTE_D1R_0 */
    NULL,    /* CSE_DTU_LTE_D1R_1 */
    NULL,    /* CSE_DTU_LTE_STS_DONE */
    NULL,    /* CSE_DTU_LTE_STS_ERR_ADR */
    NULL,    /* CSE_DTU_LTE_STS_ERR_DF_0 */
    NULL,    /* CSE_DTU_LTE_STS_ERR_DF_1 */
    NULL,    /* CSE_DTU_LTE_STS_ERR_DR_0 */
    NULL,    /* CSE_DTU_LTE_STS_ERR_DR_1 */
    NULL,    /* CSE_DTU_LTE_TMODE0 */
    NULL,    /* CSE_DTU_LTE_TMODE1 */
    NULL,    /* CSE_DTU_MODE */
    NULL,    /* CS_ACE_BYTE_THRESHOLD */
    NULL,    /* CS_ACE_CTRL */
    NULL,    /* CS_ACE_EVENT_THRESHOLD */
    NULL,    /* CS_ACE_RANDOM_SEED */
    NULL,    /* CS_BRICK_TM */
    NULL,    /* CS_COLLISION_ERROR */
    NULL,    /* CS_COLLISION_ERROR_MASK */
    NULL,    /* CS_CONFIG0 */
    NULL,    /* CS_CONFIG_BACKGROUND_ENABLE */
    NULL,    /* CS_CONFIG_BACKGROUND_RATE */
    NULL,    /* CS_CONFIG_SHIFT_SEG15_TO_SEG0 */
    NULL,    /* CS_CONFIG_SHIFT_SEG31_TO_SEG16 */
    NULL,    /* CS_DEBUG */
    NULL,    /* CS_DEBUG_CNTR0_ADDR */
    NULL,    /* CS_DEBUG_CNTR0_AMOUNT_HIGH */
    NULL,    /* CS_DEBUG_CNTR0_AMOUNT_LOW */
    NULL,    /* CS_DEBUG_CNTR0_EVENT_HIGH */
    NULL,    /* CS_DEBUG_CNTR0_EVENT_LOW */
    NULL,    /* CS_DEBUG_CNTR1_ADDR */
    NULL,    /* CS_DEBUG_CNTR1_AMOUNT_HIGH */
    NULL,    /* CS_DEBUG_CNTR1_AMOUNT_LOW */
    NULL,    /* CS_DEBUG_CNTR1_EVENT_HIGH */
    NULL,    /* CS_DEBUG_CNTR1_EVENT_LOW */
    NULL,    /* CS_DEBUG_CNTR2_ADDR */
    NULL,    /* CS_DEBUG_CNTR2_AMOUNT_HIGH */
    NULL,    /* CS_DEBUG_CNTR2_AMOUNT_LOW */
    NULL,    /* CS_DEBUG_CNTR2_EVENT_HIGH */
    NULL,    /* CS_DEBUG_CNTR2_EVENT_LOW */
    NULL,    /* CS_DEBUG_CNTR3_ADDR */
    NULL,    /* CS_DEBUG_CNTR3_AMOUNT_HIGH */
    NULL,    /* CS_DEBUG_CNTR3_AMOUNT_LOW */
    NULL,    /* CS_DEBUG_CNTR3_EVENT_HIGH */
    NULL,    /* CS_DEBUG_CNTR3_EVENT_LOW */
    NULL,    /* CS_DEBUG_CNTR_HALT */
    NULL,    /* CS_DEBUG_CNTR_INJECT */
    NULL,    /* CS_DEBUG_CNTR_INJECT_SEGMENT_CNTRID */
    NULL,    /* CS_DEBUG_CNTR_INJECT_VALUES */
    NULL,    /* CS_DEBUG_CNTR_UPDATE */
    NULL,    /* CS_DMA_FIFO_CONFIG */
    NULL,    /* CS_DMA_FIFO_CTRL */
    NULL,    /* CS_DMA_FIFO_TM */
    NULL,    /* CS_DMA_MESSAGE_SIZE */
    NULL,    /* CS_DROP_ERROR */
    NULL,    /* CS_DROP_ERROR_MASK */
    NULL,    /* CS_ECC_DEBUG0 */
    NULL,    /* CS_ECC_ERROR */
    NULL,    /* CS_ECC_STATUS0 */
    NULL,    /* CS_ECC_STATUS1 */
    NULL,    /* CS_ECC_STATUS2 */
    NULL,    /* CS_ECC_STATUS3 */
    NULL,    /* CS_ECC_STATUS4 */
    NULL,    /* CS_ECC_STATUS5 */
    NULL,    /* CS_ECC_STATUS6 */
    NULL,    /* CS_ECC_STATUS7 */
    NULL,    /* CS_ECC_STATUS8 */
    NULL,    /* CS_ECC_STATUS9 */
    NULL,    /* CS_ECC_STATUS10 */
    NULL,    /* CS_ECC_STATUS11 */
    NULL,    /* CS_ECC_STATUS12 */
    NULL,    /* CS_ECC_STATUS13 */
    NULL,    /* CS_ECC_STATUS14 */
    NULL,    /* CS_ECC_STATUS15 */
    NULL,    /* CS_ECC_STATUS16 */
    NULL,    /* CS_ECC_STATUS17 */
    NULL,    /* CS_EJECT_OVERFLOW_ERROR */
    NULL,    /* CS_EJECT_OVERFLOW_ERROR_MASK */
    NULL,    /* CS_EJECT_THRESH_ERROR */
    NULL,    /* CS_EJECT_THRESH_ERROR_MASK */
    NULL,    /* CS_MANUAL_EJECT_COMMIT_TIMER */
    NULL,    /* CS_MANUAL_EJECT_CONFIG0 */
    NULL,    /* CS_MANUAL_EJECT_CONFIG1 */
    NULL,    /* CS_MANUAL_EJECT_CONFIG2 */
    NULL,    /* CS_MANUAL_EJECT_CONFIG3 */
    NULL,    /* CS_MANUAL_EJECT_CTRL */
    NULL,    /* CS_MESSAGE_READY */
    NULL,    /* CS_MESSAGE_READY_MASK */
    NULL,    /* CS_PARITY_DEBUG0 */
    NULL,    /* CS_PARITY_DEBUG1 */
    NULL,    /* CS_PARITY_ERROR */
    NULL,    /* CS_PARITY_ERROR_MASK */
    NULL,    /* CS_THRESHOLD_EVENT */
    NULL,    /* CS_THRESHOLD_EVENT_MASK */
    NULL,    /* CS_UNMAPPED_ERROR */
    NULL,    /* CS_UNMAPPED_ERROR_MASK */
    NULL,    /* DDR72_CONFIG_REG1_IS */
    NULL,    /* DDR72_CONFIG_REG2_IS */
    NULL,    /* DDR72_CONFIG_REG3_IS */
    NULL,    /* DDR72_STATUS_REG1_IS */
    NULL,    /* DDR72_STATUS_REG2_IS */
    &soc_reg_list[SOC_REG_INT_DEBUG0_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_DEBUG1_BCM56624_A0r],
    NULL,    /* DEBUGCONFIG */
    NULL,    /* DEBUG_BSE */
    NULL,    /* DEBUG_CSE */
    NULL,    /* DEBUG_HSE */
    NULL,    /* DEFERAL_QUEUE_DEBUG */
    NULL,    /* DEF_VLAN_CONTROL */
    NULL,    /* DEQ_AGINGMASK */
    &soc_reg_list[SOC_REG_INT_DEQ_AGINGMASK_64r],
    NULL,    /* DEQ_AGINGMASK_CPU_PORT */
    NULL,    /* DEQ_BYPASSMMU */
    &soc_reg_list[SOC_REG_INT_DEQ_CBPERRPTR_BCM56624_A0r],
    NULL,    /* DEQ_LENGTHERRPTR */
    &soc_reg_list[SOC_REG_INT_DEQ_PKTHDR0ERRPTRr],
    &soc_reg_list[SOC_REG_INT_DEQ_PKTHDR2ERRPTRr],
    &soc_reg_list[SOC_REG_INT_DEQ_PKTHDRCPUERRPTRr],
    NULL,    /* DEQ_RDEHDRERRPTR */
    &soc_reg_list[SOC_REG_INT_DEQ_SPAREr],
    NULL,    /* DLFBC_RATE_CONTROL */
    NULL,    /* DLFBC_RATE_CONTROL_M0 */
    NULL,    /* DLFBC_RATE_CONTROL_M1 */
    NULL,    /* DLFBC_STORM_CONTROL */
    NULL,    /* DLF_RATE_CONTROL */
    NULL,    /* DLF_TRUNK_BLOCK_MASK */
    NULL,    /* DMUX_TRUNKSEL */
    &soc_reg_list[SOC_REG_INT_DOS_CONTROL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_DOS_CONTROL_2_BCM56624_A0r],
    NULL,    /* DPATHBISRDBGRDDATA */
    NULL,    /* DROPPEDCELLCOUNT */
    NULL,    /* DROPPEDPKTCOUNT */
    &soc_reg_list[SOC_REG_INT_DROP_BYTE_CNTr],
    &soc_reg_list[SOC_REG_INT_DROP_BYTE_CNT_INGr],
    &soc_reg_list[SOC_REG_INT_DROP_CBPr],
    NULL,    /* DROP_CONTROL_0 */
    &soc_reg_list[SOC_REG_INT_DROP_PKT_CNT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_DROP_PKT_CNT_INGr],
    &soc_reg_list[SOC_REG_INT_DROP_PKT_CNT_REDr],
    &soc_reg_list[SOC_REG_INT_DROP_PKT_CNT_YELr],
    NULL,    /* DROP_PORT_EGRPKTUSECOS */
    NULL,    /* DROP_XQ_PARITY */
    &soc_reg_list[SOC_REG_INT_DSCP_CONTROLr],
    NULL,    /* DSCP_DBGCTRL */
    NULL,    /* DSCP_TABLE_PARITY_CONTROL */
    NULL,    /* DSCP_TABLE_PARITY_STATUS */
    NULL,    /* DSCP_TABLE_PARITY_STATUS_INTR */
    NULL,    /* DSCP_TABLE_PARITY_STATUS_NACK */
    NULL,    /* DT_CONFIG1 */
    NULL,    /* DYNCELLCOUNT */
    NULL,    /* DYNCELLLIMIT */
    NULL,    /* DYNPKTCNTPORT */
    NULL,    /* DYNRESETLIMPORT */
    NULL,    /* DYNXQCNTPORT */
    &soc_reg_list[SOC_REG_INT_E2ECC_HOL_ENr],
    &soc_reg_list[SOC_REG_INT_E2ECC_HOL_PBMr],
    &soc_reg_list[SOC_REG_INT_E2ECC_MAX_TX_TIMERr],
    &soc_reg_list[SOC_REG_INT_E2ECC_MIN_TX_TIMERr],
    NULL,    /* E2ECC_PORT_MAPPING */
    NULL,    /* E2ECC_PORT_MAPPING_CONFIG */
    NULL,    /* E2ECONFIG */
    &soc_reg_list[SOC_REG_INT_E2EFC_CNT_ATTRr],
    &soc_reg_list[SOC_REG_INT_E2EFC_CNT_DISC_LIMITr],
    &soc_reg_list[SOC_REG_INT_E2EFC_CNT_RESET_LIMITr],
    &soc_reg_list[SOC_REG_INT_E2EFC_CNT_SET_LIMITr],
    &soc_reg_list[SOC_REG_INT_E2EFC_CNT_VALr],
    &soc_reg_list[SOC_REG_INT_E2EFC_CONFIGr],
    &soc_reg_list[SOC_REG_INT_E2EFC_HG_MAX_TX_TIMERr],
    &soc_reg_list[SOC_REG_INT_E2EFC_HG_MIN_TX_TIMERr],
    &soc_reg_list[SOC_REG_INT_E2EFC_IBP_ENr],
    &soc_reg_list[SOC_REG_INT_E2EFC_IBP_HG_RMODr],
    &soc_reg_list[SOC_REG_INT_E2EFC_PARITYERRORPTRr],
    NULL,    /* E2EFC_PORT_MAPPING */
    NULL,    /* E2EFC_PORT_MAPPING_CONFIG */
    &soc_reg_list[SOC_REG_INT_E2EFC_RX_RMODIDr],
    &soc_reg_list[SOC_REG_INT_E2EFC_RX_RMT_IBP0r],
    &soc_reg_list[SOC_REG_INT_E2EFC_RX_RMT_IBP1r],
    &soc_reg_list[SOC_REG_INT_E2EFC_RX_RMT_TIMEOUTr],
    &soc_reg_list[SOC_REG_INT_E2EFC_TX_RMODIDr],
    &soc_reg_list[SOC_REG_INT_E2EFC_TX_RMT_DISC0r],
    &soc_reg_list[SOC_REG_INT_E2EFC_TX_RMT_DISC1r],
    &soc_reg_list[SOC_REG_INT_E2EFC_TX_RMT_IBP0r],
    &soc_reg_list[SOC_REG_INT_E2EFC_TX_RMT_IBP1r],
    NULL,    /* E2EHOLCCDEBUG0 */
    NULL,    /* E2EHOLCCDEBUG1 */
    NULL,    /* E2EHOLCCDEBUG2 */
    NULL,    /* E2EHOLCCDEBUG3 */
    NULL,    /* E2EIBPBKPSTATUS */
    NULL,    /* E2EIBPCELLCOUNT */
    NULL,    /* E2EIBPCELLCOUNT1 */
    NULL,    /* E2EIBPCELLCOUNT2 */
    NULL,    /* E2EIBPCELLCOUNT3 */
    NULL,    /* E2EIBPCELLRESETLIMIT1 */
    NULL,    /* E2EIBPCELLRESETLIMIT2 */
    NULL,    /* E2EIBPCELLRESETLIMIT3 */
    NULL,    /* E2EIBPCELLSETLIMIT */
    NULL,    /* E2EIBPCELLSETLIMIT1 */
    NULL,    /* E2EIBPCELLSETLIMIT2 */
    NULL,    /* E2EIBPCELLSETLIMIT3 */
    NULL,    /* E2EIBPDISCARDSETLIMIT */
    NULL,    /* E2EIBPDISCSTATUS */
    NULL,    /* E2EIBPFCBITMAP1 */
    NULL,    /* E2EIBPFCBITMAP2 */
    NULL,    /* E2EIBPFCBITMAP3 */
    NULL,    /* E2EIBPFCDEBUG */
    NULL,    /* E2EIBPPKTCOUNT */
    NULL,    /* E2EIBPPKTCOUNT1 */
    NULL,    /* E2EIBPPKTCOUNT2 */
    NULL,    /* E2EIBPPKTCOUNT3 */
    NULL,    /* E2EIBPPKTRESETLIMIT1 */
    NULL,    /* E2EIBPPKTRESETLIMIT2 */
    NULL,    /* E2EIBPPKTRESETLIMIT3 */
    NULL,    /* E2EIBPPKTSETLIMIT */
    NULL,    /* E2EIBPPKTSETLIMIT1 */
    NULL,    /* E2EIBPPKTSETLIMIT2 */
    NULL,    /* E2EIBPPKTSETLIMIT3 */
    &soc_reg_list[SOC_REG_INT_E2E_DROP_COUNTr],
    NULL,    /* E2E_HOL_EN */
    NULL,    /* E2E_HOL_PBM */
    &soc_reg_list[SOC_REG_INT_E2E_HOL_RX_DA_LS_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_E2E_HOL_RX_DA_MS_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_E2E_HOL_RX_LENGTH_TYPE_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_E2E_HOL_RX_OPCODE_BCM56624_A0r],
    NULL,    /* E2E_HOL_STATUS_1_PARITY_CONTROL */
    NULL,    /* E2E_HOL_STATUS_1_PARITY_STATUS_INTR */
    NULL,    /* E2E_HOL_STATUS_1_PARITY_STATUS_NACK */
    NULL,    /* E2E_HOL_STATUS_PARITY_CONTROL */
    NULL,    /* E2E_HOL_STATUS_PARITY_STATUS_INTR */
    NULL,    /* E2E_HOL_STATUS_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_E2E_IBP_RX_DA_LS_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_E2E_IBP_RX_DA_MS_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_E2E_IBP_RX_LENGTH_TYPE_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_E2E_IBP_RX_OPCODE_BCM56624_A0r],
    NULL,    /* E2E_LOCAL_BMP */
    NULL,    /* E2E_MAX_TX_TIMER */
    NULL,    /* E2E_MIN_TX_TIMER */
    NULL,    /* E2E_MODULE_CONFIG */
    NULL,    /* E2E_RX_BP_STATUS */
    NULL,    /* E2E_XQ_CTRL */
    NULL,    /* EAVBUCKETCONFIG_EXT */
    NULL,    /* EAV_ENABLE_BMAP */
    NULL,    /* EAV_MAXBUCKET_64 */
    NULL,    /* EAV_MAXBUCKET_24Q */
    NULL,    /* EAV_MINBUCKET_64 */
    NULL,    /* EAV_MINBUCKET_24Q */
    NULL,    /* EB_AGING_DFT_CNT */
    NULL,    /* EB_AGING_MASK0 */
    NULL,    /* EB_AGING_MASK1 */
    NULL,    /* EB_AGING_MASK2 */
    NULL,    /* EB_AGING_MASK3 */
    NULL,    /* EB_AGING_MASK4 */
    NULL,    /* EB_AGING_MASK5 */
    NULL,    /* EB_AGING_MASK6 */
    NULL,    /* EB_AGING_MASK7 */
    NULL,    /* EB_AGING_MASK8 */
    NULL,    /* EB_AGING_MASK9 */
    NULL,    /* EB_AGING_MASK10 */
    NULL,    /* EB_AGING_MASK11 */
    NULL,    /* EB_AGING_MASK12 */
    NULL,    /* EB_AGING_MASK13 */
    NULL,    /* EB_AGING_MASK14 */
    NULL,    /* EB_AGING_MASK15 */
    NULL,    /* EB_AGING_MASK16 */
    NULL,    /* EB_CCP_ECC_STATUS */
    NULL,    /* EB_CELL_DATA_ECC_STATUS */
    NULL,    /* EB_CELL_HDR_ECC_STATUS */
    NULL,    /* EB_CFAP_CONFIG */
    NULL,    /* EB_CFAP_ECC_STATUS */
    NULL,    /* EB_CFAP_RD_PTR */
    NULL,    /* EB_CONFIG */
    NULL,    /* EB_CTR_PARITY_STATUS */
    NULL,    /* EB_ECCP_DEBUG0 */
    NULL,    /* EB_ECCP_DEBUG1 */
    NULL,    /* EB_ERROR */
    NULL,    /* EB_ERROR_MASK */
    NULL,    /* EB_EXP_PARITY_STATUS */
    NULL,    /* EB_SW_AGING */
    NULL,    /* EB_TRACE_IF_CAPT_0 */
    NULL,    /* EB_TRACE_IF_CONTROL */
    NULL,    /* EB_TRACE_IF_COUNTER */
    NULL,    /* EB_TRACE_IF_FIELD_MASK0 */
    NULL,    /* EB_TRACE_IF_FIELD_MASK1 */
    NULL,    /* EB_TRACE_IF_FIELD_MASK2 */
    NULL,    /* EB_TRACE_IF_FIELD_MASK3 */
    NULL,    /* EB_TRACE_IF_FIELD_MASK4 */
    NULL,    /* EB_TRACE_IF_FIELD_MASK5 */
    NULL,    /* EB_TRACE_IF_FIELD_MASK6 */
    NULL,    /* EB_TRACE_IF_FIELD_MASK7 */
    NULL,    /* EB_TRACE_IF_FIELD_VALUE0 */
    NULL,    /* EB_TRACE_IF_FIELD_VALUE1 */
    NULL,    /* EB_TRACE_IF_FIELD_VALUE2 */
    NULL,    /* EB_TRACE_IF_FIELD_VALUE3 */
    NULL,    /* EB_TRACE_IF_FIELD_VALUE4 */
    NULL,    /* EB_TRACE_IF_FIELD_VALUE5 */
    NULL,    /* EB_TRACE_IF_FIELD_VALUE6 */
    NULL,    /* EB_TRACE_IF_FIELD_VALUE7 */
    NULL,    /* EB_TRACE_IF_STATUS */
    NULL,    /* EB_TRACE_IF_STATUS_MASK */
    NULL,    /* ECCP_1B_ERR_INT_CTR */
    NULL,    /* ECCP_1B_ERR_INT_STAT */
    &soc_reg_list[SOC_REG_INT_ECC_SINGLE_BIT_ERRORSr],
    &soc_reg_list[SOC_REG_INT_ECN_CONFIGr],
    &soc_reg_list[SOC_REG_INT_ECRC_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_ECRC_LIMITr],
    NULL,    /* EDATABUF_DBG_SFT_RESET */
    NULL,    /* EDATABUF_MIN_STARTCNT */
    NULL,    /* EDATABUF_PARITY_CONTROL */
    &soc_reg_list[SOC_REG_INT_EDATABUF_RAM_CONTROLr],
    NULL,    /* EDATABUF_RAM_CONTROL2 */
    NULL,    /* EDATABUF_RAM_CONTROL3 */
    NULL,    /* EDATABUF_RAM_CONTROL4 */
    NULL,    /* EDATABUF_RAM_CONTROL5 */
    NULL,    /* EDATABUF_RAM_CONTROL6 */
    NULL,    /* EDATABUF_RAM_CONTROL7 */
    NULL,    /* EDATABUF_RAM_CONTROL8 */
    NULL,    /* EDATABUF_RAM_CONTROL9 */
    NULL,    /* EDATABUF_RAM_CONTROL10 */
    NULL,    /* EDATABUF_RAM_CONTROL11 */
    NULL,    /* EDATABUF_RAM_DBGCTRL */
    NULL,    /* EDATABUF_XQP_FLEXPORT_CONFIG */
    &soc_reg_list[SOC_REG_INT_EFP_CAM_BIST_CONFIGr],
    &soc_reg_list[SOC_REG_INT_EFP_CAM_BIST_CONTROLr],
    &soc_reg_list[SOC_REG_INT_EFP_CAM_BIST_DBG_DATAr],
    NULL,    /* EFP_CAM_BIST_DEBUG_DATA_VALID */
    NULL,    /* EFP_CAM_BIST_DEBUG_SEND */
    NULL,    /* EFP_CAM_BIST_ENABLE */
    NULL,    /* EFP_CAM_BIST_S10_STATUS */
    NULL,    /* EFP_CAM_BIST_S12_STATUS */
    NULL,    /* EFP_CAM_BIST_S14_STATUS */
    NULL,    /* EFP_CAM_BIST_S15_STATUS */
    NULL,    /* EFP_CAM_BIST_S2_STATUS */
    NULL,    /* EFP_CAM_BIST_S3_STATUS */
    NULL,    /* EFP_CAM_BIST_S5_STATUS */
    NULL,    /* EFP_CAM_BIST_S6_STATUS */
    NULL,    /* EFP_CAM_BIST_S8_STATUS */
    &soc_reg_list[SOC_REG_INT_EFP_CAM_BIST_STATUS_BCM56624_A0r],
    NULL,    /* EFP_CAM_CONTROL_3_THRU_0 */
    NULL,    /* EFP_CAM_DEBUG_DATA_0 */
    NULL,    /* EFP_CAM_DEBUG_DATA_1 */
    NULL,    /* EFP_CAM_DEBUG_DATA_2 */
    NULL,    /* EFP_CAM_DEBUG_DATA_3 */
    NULL,    /* EFP_CAM_DEBUG_DATA_4 */
    NULL,    /* EFP_CAM_DEBUG_DATA_5 */
    NULL,    /* EFP_CAM_DEBUG_GLOBAL_MASK */
    NULL,    /* EFP_CAM_DEBUG_SEND */
    &soc_reg_list[SOC_REG_INT_EFP_METER_CONTROLr],
    &soc_reg_list[SOC_REG_INT_EFP_METER_CONTROL_2r],
    NULL,    /* EFP_METER_PARITY_CONTROL */
    NULL,    /* EFP_METER_PARITY_STATUS_INTR */
    NULL,    /* EFP_METER_PARITY_STATUS_NACK */
    NULL,    /* EFP_POLICY_PARITY_CONTROL */
    NULL,    /* EFP_POLICY_PARITY_STATUS_INTR */
    NULL,    /* EFP_POLICY_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_EFP_RAM_CONTROLr],
    &soc_reg_list[SOC_REG_INT_EFP_SLICE_CONTROL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_EFP_SLICE_MAPr],
    NULL,    /* EGRCELLLIMITCG0COS */
    NULL,    /* EGRCELLLIMITCG1COS */
    NULL,    /* EGRCELLLIMITCOS */
    NULL,    /* EGRCELLLIMIT_E2E */
    NULL,    /* EGRDROPPKTCOUNT */
    NULL,    /* EGRESSCELLREQUESTCOUNT */
    NULL,    /* EGRFREEPTR */
    &soc_reg_list[SOC_REG_INT_EGRMETERINGBUCKET_BCM56624_A0r],
    NULL,    /* EGRMETERINGCONFIG */
    NULL,    /* EGRMETERINGCONFIG1 */
    &soc_reg_list[SOC_REG_INT_EGRMETERINGCONFIG_64r],
    NULL,    /* EGRPKTLIMITCNGCOS */
    NULL,    /* EGRPKTLIMITCOS */
    NULL,    /* EGRPKTRESETCOS */
    NULL,    /* EGRPOINTERCOS */
    &soc_reg_list[SOC_REG_INT_EGRSHAPEPARITYERRORPTR_BCM56624_A0r],
    NULL,    /* EGRTXPKTCTR */
    NULL,    /* EGRTXPKTCTR0 */
    NULL,    /* EGRTXPKTCTR1 */
    NULL,    /* EGRTXPKTCTR2 */
    NULL,    /* EGRTXPKTCTR3 */
    NULL,    /* EGRTXPKTCTR4 */
    NULL,    /* EGRTXPKTCTR5 */
    NULL,    /* EGRTXPKTCTR6 */
    NULL,    /* EGRTXPKTCTR7 */
    NULL,    /* EGRTXPKTCTRCONFIG */
    NULL,    /* EGRTXPKTCTRCONFIG0 */
    NULL,    /* EGRTXPKTCTRCONFIG1 */
    NULL,    /* EGRTXPKTCTRCONFIG2 */
    NULL,    /* EGRTXPKTCTRCONFIG3 */
    NULL,    /* EGRTXPKTCTRCONFIG4 */
    NULL,    /* EGRTXPKTCTRCONFIG5 */
    NULL,    /* EGRTXPKTCTRCONFIG6 */
    NULL,    /* EGRTXPKTCTRCONFIG7 */
    NULL,    /* EGR_ACCU_8BEATS */
    NULL,    /* EGR_ARB_TIMEOUT_CONTROL */
    NULL,    /* EGR_BUCKET_COUNT_READ */
    NULL,    /* EGR_BUFFER_PARITY */
    NULL,    /* EGR_BYPASS_CTRL */
    NULL,    /* EGR_CAPWAP_FRAG_CONTROL */
    NULL,    /* EGR_CM_DBUF_PARITY_CONTROL */
    NULL,    /* EGR_CM_DBUF_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_EGR_CONFIG_BCM56624_A0r],
    NULL,    /* EGR_CONFIG2 */
    NULL,    /* EGR_CONFIG3 */
    &soc_reg_list[SOC_REG_INT_EGR_CONFIG_1_BCM56624_A0r],
    NULL,    /* EGR_COUNTER_CONTROL */
    NULL,    /* EGR_CPU_CONTROL */
    NULL,    /* EGR_CPU_COS_CONTROL_2 */
    NULL,    /* EGR_CPU_COS_CONTROL_1_64 */
    NULL,    /* EGR_DATAPATH_STATUS_INTR_0 */
    NULL,    /* EGR_DATAPATH_STATUS_INTR_1 */
    &soc_reg_list[SOC_REG_INT_EGR_DBG_BCM56504_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_DROP_VECTOR_BCM56624_A0r],
    NULL,    /* EGR_DROP_VECTOR_X */
    NULL,    /* EGR_DROP_VECTOR_Y */
    NULL,    /* EGR_DROP_VEC_DBG */
    NULL,    /* EGR_DSCP_TABLE_PARITY_STATUS_INTR */
    NULL,    /* EGR_DSCP_TABLE_PARITY_STATUS_NACK */
    NULL,    /* EGR_EAV_CLASS */
    NULL,    /* EGR_ECC_CONTROL */
    NULL,    /* EGR_ECC_STATUS */
    NULL,    /* EGR_EHCPM_ECC_PARITY_CONTROL */
    NULL,    /* EGR_EHCPM_RAM_CONTROL */
    NULL,    /* EGR_EHG_QOS_MAPPING_ECC_STATUS_INTR */
    NULL,    /* EGR_EHG_QOS_MAPPING_ECC_STATUS_NACK */
    NULL,    /* EGR_EIPT_ECC_CONTROL */
    NULL,    /* EGR_EIPT_RAM_CONTROL */
    NULL,    /* EGR_EL3_PARITY_CONTROL */
    NULL,    /* EGR_EL3_RAM_CONTROL */
    NULL,    /* EGR_EMOP_BUFFER_ECC_STATUS_INTR */
    NULL,    /* EGR_EM_MTP_INDEX */
    &soc_reg_list[SOC_REG_INT_EGR_ENABLE_BCM56624_A0r],
    NULL,    /* EGR_ENABLE_SELECT */
    NULL,    /* EGR_EPMOD_ECC_CONTROL */
    NULL,    /* EGR_EPMOD_RAM_CONTROL */
    NULL,    /* EGR_EVENT_DEBUG */
    &soc_reg_list[SOC_REG_INT_EGR_FLEXIBLE_IPV6_EXT_HDRr],
    NULL,    /* EGR_FLOWCTL_BUCKET_COUNT */
    NULL,    /* EGR_FLOWCTL_CFG */
    NULL,    /* EGR_FLOWCTL_COUNT */
    NULL,    /* EGR_FP_COUNTER_PARITY_CONTROL */
    NULL,    /* EGR_FP_COUNTER_PARITY_STATUS */
    NULL,    /* EGR_FP_COUNTER_TABLE_DEBUG */
    NULL,    /* EGR_FP_COUNTER_TABLE_STATUS_INTR */
    NULL,    /* EGR_FP_COUNTER_TABLE_STATUS_NACK */
    NULL,    /* EGR_FRAGMENT_ID_ECC_STATUS_INTR */
    NULL,    /* EGR_FRAGMENT_ID_ECC_STATUS_NACK */
    NULL,    /* EGR_FRAG_HEADER_ECC_STATUS_INTR */
    NULL,    /* EGR_FRAG_PACKET_ECC_STATUS_INTR */
    NULL,    /* EGR_FUSE_REGS_ADDR */
    NULL,    /* EGR_FUSE_REGS_DATA */
    NULL,    /* EGR_GP0_DBUF_PARITY_CONTROL */
    NULL,    /* EGR_GP0_DBUF_PARITY_STATUS */
    NULL,    /* EGR_GP1_DBUF_PARITY_CONTROL */
    NULL,    /* EGR_GP1_DBUF_PARITY_STATUS */
    NULL,    /* EGR_GP2_DBUF_PARITY_CONTROL */
    NULL,    /* EGR_GP2_DBUF_PARITY_STATUS */
    NULL,    /* EGR_GRE_VER */
    &soc_reg_list[SOC_REG_INT_EGR_HW_RESET_CONTROL_0r],
    &soc_reg_list[SOC_REG_INT_EGR_HW_RESET_CONTROL_1_BCM56624_A0r],
    NULL,    /* EGR_IM_MTP_INDEX */
    NULL,    /* EGR_INGRESS_PORT_TPID_SELECT */
    &soc_reg_list[SOC_REG_INT_EGR_INITBUF_ECC_CONTROLr],
    &soc_reg_list[SOC_REG_INT_EGR_INITBUF_ECC_STATUS_DBEr],
    NULL,    /* EGR_INITBUF_ECC_STATUS_INTR */
    &soc_reg_list[SOC_REG_INT_EGR_INITBUF_ECC_STATUS_SBEr],
    NULL,    /* EGR_INT_LOOPBACK_MAX_FR */
    &soc_reg_list[SOC_REG_INT_EGR_IPFIX_AGE_CONTROLr],
    &soc_reg_list[SOC_REG_INT_EGR_IPFIX_CONFIGr],
    &soc_reg_list[SOC_REG_INT_EGR_IPFIX_CURRENT_TIMEr],
    NULL,    /* EGR_IPFIX_EOP_BUF_PARITY_CONTROL */
    NULL,    /* EGR_IPFIX_EOP_BUF_PARITY_STATUS_INTR */
    NULL,    /* EGR_IPFIX_EOP_BUF_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_EGR_IPFIX_EXPORT_FIFO_COUNTERr],
    &soc_reg_list[SOC_REG_INT_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr],
    NULL,    /* EGR_IPFIX_EXPORT_FIFO_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_EGR_IPFIX_EXPORT_FIFO_READ_PTRr],
    &soc_reg_list[SOC_REG_INT_EGR_IPFIX_EXPORT_FIFO_WRITE_PTRr],
    &soc_reg_list[SOC_REG_INT_EGR_IPFIX_HASH_CONTROLr],
    &soc_reg_list[SOC_REG_INT_EGR_IPFIX_MAXIMUM_IDLE_AGE_SETr],
    NULL,    /* EGR_IPFIX_MAXIMUM_LIVE_TIME_SET */
    &soc_reg_list[SOC_REG_INT_EGR_IPFIX_MINIMUM_LIVE_TIME_SETr],
    NULL,    /* EGR_IPFIX_MIRROR_CONTROL_64 */
    &soc_reg_list[SOC_REG_INT_EGR_IPFIX_MISSED_BUCKET_FULL_COUNTr],
    &soc_reg_list[SOC_REG_INT_EGR_IPFIX_MISSED_EXPORT_FULL_COUNTr],
    &soc_reg_list[SOC_REG_INT_EGR_IPFIX_MISSED_PORT_LIMIT_COUNTr],
    &soc_reg_list[SOC_REG_INT_EGR_IPFIX_PORT_CONFIGr],
    &soc_reg_list[SOC_REG_INT_EGR_IPFIX_PORT_LIMIT_STATUSr],
    &soc_reg_list[SOC_REG_INT_EGR_IPFIX_PORT_RECORD_COUNTr],
    &soc_reg_list[SOC_REG_INT_EGR_IPFIX_PORT_RECORD_LIMIT_SETr],
    &soc_reg_list[SOC_REG_INT_EGR_IPFIX_PORT_SAMPLING_COUNTERr],
    &soc_reg_list[SOC_REG_INT_EGR_IPFIX_RAM_CONTROLr],
    &soc_reg_list[SOC_REG_INT_EGR_IPFIX_SAMPLING_LIMIT_SETr],
    &soc_reg_list[SOC_REG_INT_EGR_IPFIX_SESSION_PARITY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_EGR_IPFIX_SESSION_PARITY_STATUSr],
    NULL,    /* EGR_IPFIX_SESSION_PARITY_STATUS_INTR_0 */
    NULL,    /* EGR_IPFIX_SESSION_PARITY_STATUS_INTR_1 */
    NULL,    /* EGR_IPFIX_SESSION_PARITY_STATUS_NACK_0 */
    NULL,    /* EGR_IPFIX_SESSION_PARITY_STATUS_NACK_1 */
    NULL,    /* EGR_IPMC_CFG0 */
    NULL,    /* EGR_IPMC_CFG1 */
    &soc_reg_list[SOC_REG_INT_EGR_IPMC_CFG2_BCM56624_A0r],
    NULL,    /* EGR_IPMC_PARITY_STATUS_INTR */
    NULL,    /* EGR_IPMC_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_EGR_IP_TUNNEL_PARITY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_EGR_IP_TUNNEL_PARITY_STATUSr],
    NULL,    /* EGR_IP_TUNNEL_PARITY_STATUS_INTR */
    NULL,    /* EGR_IP_TUNNEL_PARITY_STATUS_NACK */
    NULL,    /* EGR_L1_CLK_RECOVERY_CTRL */
    &soc_reg_list[SOC_REG_INT_EGR_L3_INTF_PARITY_CONTROL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r],
    NULL,    /* EGR_L3_INTF_PARITY_STATUS_INTR */
    NULL,    /* EGR_L3_INTF_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_CONTROL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM56624_A0r],
    NULL,    /* EGR_L3_NEXT_HOP_PARITY_STATUS_INTR */
    NULL,    /* EGR_L3_NEXT_HOP_PARITY_STATUS_NACK */
    NULL,    /* EGR_L3_TUNNEL_PFM_VID */
    NULL,    /* EGR_LP_DBUF_PARITY_CONTROL */
    NULL,    /* EGR_LP_DBUF_PARITY_STATUS */
    NULL,    /* EGR_MAC_DA_PROFILE_PARITY_STATUS_INTR */
    NULL,    /* EGR_MAC_DA_PROFILE_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_EGR_MAP_MH_PRI0_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_MAP_MH_PRI1_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_MASK_PARITY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_EGR_MASK_PARITY_STATUSr],
    NULL,    /* EGR_MASK_PARITY_STATUS_INTR */
    NULL,    /* EGR_MASK_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_EGR_MC_CONTROL_1_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_MC_CONTROL_2_BCM56624_A0r],
    NULL,    /* EGR_MIM_ETHERTYPE */
    NULL,    /* EGR_MIP_HDR */
    NULL,    /* EGR_MIRROR_SELECT */
    &soc_reg_list[SOC_REG_INT_EGR_MMU_REQUESTS_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_MODMAP_CTRLr],
    NULL,    /* EGR_MOD_MAP_PARITY_STATUS_INTR */
    NULL,    /* EGR_MOD_MAP_PARITY_STATUS_NACK */
    NULL,    /* EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_INTR */
    NULL,    /* EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_NACK */
    NULL,    /* EGR_MPLS_PRI_MAPPING_PARITY_STATUS_INTR */
    NULL,    /* EGR_MPLS_PRI_MAPPING_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUSr],
    NULL,    /* EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS_INTR */
    NULL,    /* EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_EGR_MTU_SIZE_BCM56624_A0r],
    NULL,    /* EGR_NEW_MODID_PORT */
    NULL,    /* EGR_NEXT_HOP_PARITY_CONTROL */
    NULL,    /* EGR_NEXT_HOP_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_EGR_OUTER_TPIDr],
    &soc_reg_list[SOC_REG_INT_EGR_OUTER_TPID_0r],
    &soc_reg_list[SOC_REG_INT_EGR_OUTER_TPID_1r],
    &soc_reg_list[SOC_REG_INT_EGR_OUTER_TPID_2r],
    &soc_reg_list[SOC_REG_INT_EGR_OUTER_TPID_3r],
    NULL,    /* EGR_PERQ_COUNTER_PARITY_CONTROL */
    NULL,    /* EGR_PERQ_COUNTER_PARITY_STATUS */
    NULL,    /* EGR_PERQ_XMT_COUNTERS */
    NULL,    /* EGR_PERQ_XMT_COUNTERS_STATUS_INTR */
    NULL,    /* EGR_PERQ_XMT_COUNTERS_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_EGR_PKT_MODS_CONTROLr],
    &soc_reg_list[SOC_REG_INT_EGR_PORT_BCM56624_A0r],
    NULL,    /* EGR_PORT_1 */
    NULL,    /* EGR_PORT_64 */
    &soc_reg_list[SOC_REG_INT_EGR_PORT_L3UC_MODS_BCM56624_A0r],
    NULL,    /* EGR_PORT_L3UC_MODS_TABLE */
    NULL,    /* EGR_PORT_MTU */
    &soc_reg_list[SOC_REG_INT_EGR_PORT_REQUESTS_BCM56624_A0r],
    NULL,    /* EGR_PRI_CNG_MAP_PARITY_STATUS_INTR */
    NULL,    /* EGR_PRI_CNG_MAP_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_EGR_PVLAN_EPORT_CONTROLr],
    &soc_reg_list[SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_STATUSr],
    NULL,    /* EGR_PW_INIT_COUNTERS_PARITY_STATUS_INTR */
    NULL,    /* EGR_PW_INIT_COUNTERS_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_EGR_Q_BEGINr],
    &soc_reg_list[SOC_REG_INT_EGR_Q_END_BCM56624_A0r],
    NULL,    /* EGR_RSPAN */
    &soc_reg_list[SOC_REG_INT_EGR_RSPAN_VLAN_TAGr],
    NULL,    /* EGR_SBS_CONTROL */
    NULL,    /* EGR_SD_TAG_CONTROL */
    NULL,    /* EGR_SERVICE_COUNTER_TABLE_STATUS_INTR */
    NULL,    /* EGR_SERVICE_COUNTER_TABLE_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_EGR_SF_SRC_MODID_CHECKr],
    &soc_reg_list[SOC_REG_INT_EGR_SHAPING_CONTROL_BCM56624_A0r],
    NULL,    /* EGR_SPARE_REG0 */
    &soc_reg_list[SOC_REG_INT_EGR_SRC_PORT_BCM56624_A0r],
    NULL,    /* EGR_STATS_COUNTER_TABLE_STATUS_INTR */
    NULL,    /* EGR_STATS_COUNTER_TABLE_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_EGR_SYS_RSVD_VIDr],
    &soc_reg_list[SOC_REG_INT_EGR_TUNNEL_CONTROL_BCM56504_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_TUNNEL_ID_MASK_BCM56504_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG0_BCM56504_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG1_BCM56504_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG0_BCM56504_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG1_BCM56504_A0r],
    NULL,    /* EGR_UDP_TUNNEL */
    NULL,    /* EGR_VFI_PARITY_STATUS_INTR */
    NULL,    /* EGR_VFI_PARITY_STATUS_NACK */
    NULL,    /* EGR_VINTF_COUNTER_TABLE_STATUS_INTR */
    NULL,    /* EGR_VINTF_COUNTER_TABLE_STATUS_NACK */
    NULL,    /* EGR_VLAN_CONTROL */
    &soc_reg_list[SOC_REG_INT_EGR_VLAN_CONTROL_1_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_VLAN_CONTROL_2r],
    &soc_reg_list[SOC_REG_INT_EGR_VLAN_CONTROL_3r],
    &soc_reg_list[SOC_REG_INT_EGR_VLAN_PARITY_CONTROL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_EGR_VLAN_PARITY_STATUS_BCM56624_A0r],
    NULL,    /* EGR_VLAN_PARITY_STATUS_INTR */
    NULL,    /* EGR_VLAN_PARITY_STATUS_NACK */
    NULL,    /* EGR_VLAN_RAM_CONTROL_1 */
    NULL,    /* EGR_VLAN_RAM_CONTROL_2 */
    NULL,    /* EGR_VLAN_STG_ADDR_MASK */
    NULL,    /* EGR_VLAN_STG_PARITY_CONTROL */
    NULL,    /* EGR_VLAN_STG_PARITY_STATUS */
    NULL,    /* EGR_VLAN_STG_PARITY_STATUS_INTR */
    NULL,    /* EGR_VLAN_STG_PARITY_STATUS_NACK */
    NULL,    /* EGR_VLAN_TABLE_PARITY_CONTROL */
    NULL,    /* EGR_VLAN_TABLE_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_EGR_VLAN_XLATE_HASH_CONTROLr],
    &soc_reg_list[SOC_REG_INT_EGR_VLAN_XLATE_PARITY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUSr],
    NULL,    /* EGR_VLAN_XLATE_PARITY_STATUS_0 */
    NULL,    /* EGR_VLAN_XLATE_PARITY_STATUS_1 */
    NULL,    /* EGR_VLAN_XLATE_PARITY_STATUS_INTR_0 */
    NULL,    /* EGR_VLAN_XLATE_PARITY_STATUS_INTR_1 */
    NULL,    /* EGR_VLAN_XLATE_PARITY_STATUS_NACK_0 */
    NULL,    /* EGR_VLAN_XLATE_PARITY_STATUS_NACK_1 */
    NULL,    /* EGR_VXLT_CAM_BIST_CONFIG */
    NULL,    /* EGR_VXLT_CAM_BIST_CONTROL */
    NULL,    /* EGR_VXLT_CAM_BIST_DBG_DATA */
    NULL,    /* EGR_VXLT_CAM_BIST_S10_STATUS */
    NULL,    /* EGR_VXLT_CAM_BIST_S2_STATUS */
    NULL,    /* EGR_VXLT_CAM_BIST_S3_STATUS */
    NULL,    /* EGR_VXLT_CAM_BIST_S5_STATUS */
    NULL,    /* EGR_VXLT_CAM_BIST_S6_STATUS */
    NULL,    /* EGR_VXLT_CAM_BIST_S8_STATUS */
    NULL,    /* EGR_VXLT_CAM_BIST_STATUS */
    NULL,    /* EGR_VXLT_CAM_CONTROL */
    NULL,    /* EGR_WLAN_DVP_PARITY_STATUS_INTR */
    NULL,    /* EGR_WLAN_DVP_PARITY_STATUS_NACK */
    NULL,    /* EGR_XQ0_DBUF_PARITY_CONTROL */
    NULL,    /* EGR_XQ0_DBUF_PARITY_STATUS */
    NULL,    /* EGR_XQ0_PFC_CONTROL */
    NULL,    /* EGR_XQ1_DBUF_PARITY_CONTROL */
    NULL,    /* EGR_XQ1_DBUF_PARITY_STATUS */
    NULL,    /* EGR_XQ1_PFC_CONTROL */
    NULL,    /* EGR_XQ2_DBUF_PARITY_CONTROL */
    NULL,    /* EGR_XQ2_DBUF_PARITY_STATUS */
    NULL,    /* EGR_XQ2_PFC_CONTROL */
    NULL,    /* EGR_XQ3_DBUF_PARITY_CONTROL */
    NULL,    /* EGR_XQ3_DBUF_PARITY_STATUS */
    NULL,    /* EGR_XQ3_PFC_CONTROL */
    NULL,    /* EHCPM_RAM_DBGCTRL */
    NULL,    /* EHG_RX_CONTROL */
    NULL,    /* EHG_RX_PKT_DROP */
    NULL,    /* EHG_TPID */
    NULL,    /* EHG_TX_CONTROL */
    NULL,    /* EHG_TX_IPV4ID */
    &soc_reg_list[SOC_REG_INT_EL3_RAM_CONTROLr],
    NULL,    /* EL3_RAM_DBGCTRL */
    NULL,    /* EL3_TM_REG_1 */
    NULL,    /* EMIRROR_CONTROL */
    NULL,    /* EMIRROR_CONTROL1 */
    &soc_reg_list[SOC_REG_INT_EMIRROR_CONTROL1_64r],
    NULL,    /* EMIRROR_CONTROL1_PARITY_CONTROL */
    NULL,    /* EMIRROR_CONTROL1_PARITY_STATUS_INTR */
    NULL,    /* EMIRROR_CONTROL1_PARITY_STATUS_NACK */
    NULL,    /* EMIRROR_CONTROL2_64 */
    NULL,    /* EMIRROR_CONTROL2_PARITY_CONTROL */
    NULL,    /* EMIRROR_CONTROL2_PARITY_STATUS_INTR */
    NULL,    /* EMIRROR_CONTROL2_PARITY_STATUS_NACK */
    NULL,    /* EMIRROR_CONTROL3_64 */
    NULL,    /* EMIRROR_CONTROL3_PARITY_CONTROL */
    NULL,    /* EMIRROR_CONTROL3_PARITY_STATUS_INTR */
    NULL,    /* EMIRROR_CONTROL3_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_EMIRROR_CONTROL_64r],
    NULL,    /* EMIRROR_CONTROL_HI */
    NULL,    /* EMIRROR_CONTROL_PARITY_CONTROL */
    NULL,    /* EMIRROR_CONTROL_PARITY_STATUS_INTR */
    NULL,    /* EMIRROR_CONTROL_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_EMMU_FUSE_DEBUG0_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_EMMU_FUSE_DEBUG1_BCM56624_A0r],
    NULL,    /* EMMU_FUSE_DEBUG2 */
    NULL,    /* EM_MTP_INDEX */
    NULL,    /* ENQ_IPMCGRP_TBL_PARITYERRORPTR */
    NULL,    /* ENQ_IPMCGRP_TBL_PARITYERROR_STATUS */
    NULL,    /* EPC_EGR_DBG */
    NULL,    /* EPC_EGR_PKT_DROP_CTL */
    NULL,    /* EPC_EGR_SNGL_OUT */
    NULL,    /* EPC_EGR_SNGL_PKT */
    NULL,    /* EPC_FFP_CONFIG */
    NULL,    /* EPC_INGRESS_DEBUG */
    NULL,    /* EPC_LINK */
    NULL,    /* EPC_LINK_BMAP */
    &soc_reg_list[SOC_REG_INT_EPC_LINK_BMAP_64r],
    NULL,    /* EPC_LINK_BMAP_HI */
    NULL,    /* EPC_VLAN_FWD_STATE */
    &soc_reg_list[SOC_REG_INT_EP_BISRr],
    NULL,    /* EP_BUFFER_WATER_MARK */
    NULL,    /* EP_CLASS_RESOLUTION_ECC_STATUS */
    NULL,    /* EP_CM_BUFFER_ECC_STATUS */
    NULL,    /* EP_CONFIG */
    NULL,    /* EP_DATAPATH_INTR_ENABLE */
    NULL,    /* EP_DEBUG */
    NULL,    /* EP_DEST_PORT_MAP_ECC_STATUS */
    NULL,    /* EP_DROP_STICKY */
    NULL,    /* EP_ECC_DEBUG */
    NULL,    /* EP_ECC_ERROR */
    NULL,    /* EP_ECC_ERROR_MASK */
    NULL,    /* EP_ERROR_DROP */
    NULL,    /* EP_ERROR_PKT_XMT */
    NULL,    /* EP_FLUSH_DROP */
    NULL,    /* EP_INTERFACE0_AGED_DROP */
    NULL,    /* EP_INTERFACE0_CONFIG */
    NULL,    /* EP_INTERFACE0_PKT_XMT_BYTE */
    NULL,    /* EP_INTERFACE0_PKT_XMT_CTRL */
    NULL,    /* EP_INTERFACE0_PKT_XMT_PKT */
    NULL,    /* EP_INTERFACE0_REQUEST_STATUS */
    NULL,    /* EP_INTERFACE1_AGED_DROP */
    NULL,    /* EP_INTERFACE1_CONFIG */
    NULL,    /* EP_INTERFACE1_PKT_XMT_BYTE */
    NULL,    /* EP_INTERFACE1_PKT_XMT_CTRL */
    NULL,    /* EP_INTERFACE1_PKT_XMT_PKT */
    NULL,    /* EP_INTERFACE1_REQUEST_STATUS */
    NULL,    /* EP_INTERFACE2_AGED_DROP */
    NULL,    /* EP_INTERFACE2_CONFIG */
    NULL,    /* EP_INTERFACE2_PKT_XMT_BYTE */
    NULL,    /* EP_INTERFACE2_PKT_XMT_CTRL */
    NULL,    /* EP_INTERFACE2_PKT_XMT_PKT */
    NULL,    /* EP_INTERFACE2_REQUEST_STATUS */
    NULL,    /* EP_INTERFACE3_AGED_DROP */
    NULL,    /* EP_INTERFACE3_CONFIG */
    NULL,    /* EP_INTERFACE3_PKT_XMT_BYTE */
    NULL,    /* EP_INTERFACE3_PKT_XMT_CTRL */
    NULL,    /* EP_INTERFACE3_PKT_XMT_PKT */
    NULL,    /* EP_INTERFACE3_REQUEST_STATUS */
    NULL,    /* EP_INTERFACE4_AGED_DROP */
    NULL,    /* EP_INTERFACE4_CONFIG */
    NULL,    /* EP_INTERFACE4_PKT_XMT_BYTE */
    NULL,    /* EP_INTERFACE4_PKT_XMT_CTRL */
    NULL,    /* EP_INTERFACE4_PKT_XMT_PKT */
    NULL,    /* EP_INTERFACE4_REQUEST_STATUS */
    NULL,    /* EP_INTERFACE5_AGED_DROP */
    NULL,    /* EP_INTERFACE5_CONFIG */
    NULL,    /* EP_INTERFACE5_PKT_XMT_BYTE */
    NULL,    /* EP_INTERFACE5_PKT_XMT_CTRL */
    NULL,    /* EP_INTERFACE5_PKT_XMT_PKT */
    NULL,    /* EP_INTERFACE5_REQUEST_STATUS */
    NULL,    /* EP_INTERFACE6_AGED_DROP */
    NULL,    /* EP_INTERFACE6_CONFIG */
    NULL,    /* EP_INTERFACE6_PKT_XMT_BYTE */
    NULL,    /* EP_INTERFACE6_PKT_XMT_CTRL */
    NULL,    /* EP_INTERFACE6_PKT_XMT_PKT */
    NULL,    /* EP_INTERFACE6_REQUEST_STATUS */
    NULL,    /* EP_INTR0_ENABLE */
    NULL,    /* EP_INTR0_STATUS */
    NULL,    /* EP_INTR1_ENABLE */
    NULL,    /* EP_INTR1_STATUS */
    &soc_reg_list[SOC_REG_INT_EP_INTR_ENABLEr],
    &soc_reg_list[SOC_REG_INT_EP_INTR_STATUSr],
    NULL,    /* EP_MEM_DEBUG0 */
    NULL,    /* EP_OI2QB_MAP_ECC_STATUS */
    NULL,    /* EP_PARITY_INTR_STATUS */
    NULL,    /* EP_REQP_BUFFER_ECC_STATUS */
    NULL,    /* EP_STATS_CTRL_ECC_STATUS */
    NULL,    /* EP_TRACE_IF_CONTROL */
    NULL,    /* EP_TRACE_IF_COUNTER */
    NULL,    /* EP_TRACE_IF_FIELD_MASK0 */
    NULL,    /* EP_TRACE_IF_FIELD_MASK1 */
    NULL,    /* EP_TRACE_IF_FIELD_MASK2 */
    NULL,    /* EP_TRACE_IF_FIELD_MASK3 */
    NULL,    /* EP_TRACE_IF_FIELD_MASK4 */
    NULL,    /* EP_TRACE_IF_FIELD_VALUE0 */
    NULL,    /* EP_TRACE_IF_FIELD_VALUE1 */
    NULL,    /* EP_TRACE_IF_FIELD_VALUE2 */
    NULL,    /* EP_TRACE_IF_FIELD_VALUE3 */
    NULL,    /* EP_TRACE_IF_FIELD_VALUE4 */
    NULL,    /* EP_TRACE_IF_STATUS */
    NULL,    /* EP_TRACE_IF_STATUS_MASK */
    NULL,    /* EP_XMT_FIFO_FULL */
    NULL,    /* EP_XMT_FIFO_FULL_MASK */
    NULL,    /* EP_XP_BUFFER_ECC_STATUS */
    NULL,    /* ERBFIFO_STATUS */
    NULL,    /* ERB_CTL */
    NULL,    /* ERB_INTR_CLEAR */
    NULL,    /* ERB_INTR_ENABLE */
    NULL,    /* ERB_INTR_STATUS */
    NULL,    /* ERB_IPCF_PTR_MISMATCH_INFO */
    NULL,    /* ERROR_CCM_DEFECT_STATUS */
    NULL,    /* ES01C_ERB_CTL */
    NULL,    /* ES01C_EXTFP_POLICY_DED_INFO */
    NULL,    /* ES01C_EXTFP_POLICY_SEC_INFO */
    NULL,    /* ES01C_FP0RSPFIFO_RS_CTL */
    NULL,    /* ES01C_FP0RSPFIFO_RS_STATUS */
    NULL,    /* ES01C_FP1RSPFIFO_RS_CTL */
    NULL,    /* ES01C_FP1RSPFIFO_RS_STATUS */
    NULL,    /* ES01C_FPCREQFIFO_WS_STATUS */
    NULL,    /* ES01C_INTR_CLEAR */
    NULL,    /* ES01C_INTR_ENABLE */
    NULL,    /* ES01C_INTR_STATUS */
    NULL,    /* ES01C_L2L3RSPFIFO_RS_CTL */
    NULL,    /* ES01C_L2L3RSPFIFO_RS_STATUS */
    &soc_reg_list[SOC_REG_INT_ES01_ADFPCNTR_DED_INFOr],
    &soc_reg_list[SOC_REG_INT_ES01_ADFPCNTR_SEC_INFOr],
    &soc_reg_list[SOC_REG_INT_ES01_ADL2DST_DED_INFOr],
    &soc_reg_list[SOC_REG_INT_ES01_ADL2DST_SEC_INFOr],
    &soc_reg_list[SOC_REG_INT_ES01_ADL2SRC_DED_INFOr],
    &soc_reg_list[SOC_REG_INT_ES01_ADL2SRC_SEC_INFOr],
    &soc_reg_list[SOC_REG_INT_ES01_ADL3DST_DED_INFOr],
    &soc_reg_list[SOC_REG_INT_ES01_ADL3DST_SEC_INFOr],
    &soc_reg_list[SOC_REG_INT_ES01_ADL3SRC_DED_INFOr],
    &soc_reg_list[SOC_REG_INT_ES01_ADL3SRC_SEC_INFOr],
    &soc_reg_list[SOC_REG_INT_ES01_ADREQ0FIFO_RS_CTLr],
    &soc_reg_list[SOC_REG_INT_ES01_ADREQ0FIFO_RS_STATUSr],
    &soc_reg_list[SOC_REG_INT_ES01_ADREQ1FIFO_RS_CTLr],
    &soc_reg_list[SOC_REG_INT_ES01_ADREQ1FIFO_RS_STATUSr],
    &soc_reg_list[SOC_REG_INT_ES01_BYT_CNT_WRAP_INFOr],
    &soc_reg_list[SOC_REG_INT_ES01_INTR_CLEARr],
    &soc_reg_list[SOC_REG_INT_ES01_INTR_ENABLEr],
    &soc_reg_list[SOC_REG_INT_ES01_INTR_STATUSr],
    &soc_reg_list[SOC_REG_INT_ES01_MISC_CTLr],
    &soc_reg_list[SOC_REG_INT_ES01_MISC_STATUSr],
    &soc_reg_list[SOC_REG_INT_ES01_PKT_CNT_WRAP_INFOr],
    &soc_reg_list[SOC_REG_INT_ES0_DDR36_CONFIG_REG1_ISr],
    &soc_reg_list[SOC_REG_INT_ES0_DDR36_CONFIG_REG2_ISr],
    &soc_reg_list[SOC_REG_INT_ES0_DDR36_CONFIG_REG3_ISr],
    &soc_reg_list[SOC_REG_INT_ES0_DDR36_STATUS_REG1_ISr],
    &soc_reg_list[SOC_REG_INT_ES0_DDR36_STATUS_REG2_ISr],
    &soc_reg_list[SOC_REG_INT_ES0_DTU_ATE_STS0r],
    &soc_reg_list[SOC_REG_INT_ES0_DTU_ATE_STS1r],
    &soc_reg_list[SOC_REG_INT_ES0_DTU_ATE_STS2r],
    &soc_reg_list[SOC_REG_INT_ES0_DTU_ATE_STS3r],
    &soc_reg_list[SOC_REG_INT_ES0_DTU_ATE_STS4r],
    &soc_reg_list[SOC_REG_INT_ES0_DTU_ATE_TMODEr],
    &soc_reg_list[SOC_REG_INT_ES0_DTU_LTE_ADR0r],
    &soc_reg_list[SOC_REG_INT_ES0_DTU_LTE_ADR1r],
    &soc_reg_list[SOC_REG_INT_ES0_DTU_LTE_D0F_0r],
    &soc_reg_list[SOC_REG_INT_ES0_DTU_LTE_D0F_1r],
    &soc_reg_list[SOC_REG_INT_ES0_DTU_LTE_D0R_0r],
    &soc_reg_list[SOC_REG_INT_ES0_DTU_LTE_D0R_1r],
    &soc_reg_list[SOC_REG_INT_ES0_DTU_LTE_D1F_0r],
    &soc_reg_list[SOC_REG_INT_ES0_DTU_LTE_D1F_1r],
    &soc_reg_list[SOC_REG_INT_ES0_DTU_LTE_D1R_0r],
    &soc_reg_list[SOC_REG_INT_ES0_DTU_LTE_D1R_1r],
    &soc_reg_list[SOC_REG_INT_ES0_DTU_LTE_STS_DONEr],
    &soc_reg_list[SOC_REG_INT_ES0_DTU_LTE_STS_ERR_ADRr],
    &soc_reg_list[SOC_REG_INT_ES0_DTU_LTE_STS_ERR_DF_0r],
    &soc_reg_list[SOC_REG_INT_ES0_DTU_LTE_STS_ERR_DF_1r],
    &soc_reg_list[SOC_REG_INT_ES0_DTU_LTE_STS_ERR_DR_0r],
    &soc_reg_list[SOC_REG_INT_ES0_DTU_LTE_STS_ERR_DR_1r],
    &soc_reg_list[SOC_REG_INT_ES0_DTU_LTE_TMODE0r],
    &soc_reg_list[SOC_REG_INT_ES0_DTU_LTE_TMODE1r],
    &soc_reg_list[SOC_REG_INT_ES0_DTU_MODEr],
    &soc_reg_list[SOC_REG_INT_ES0_MCU_ENr],
    &soc_reg_list[SOC_REG_INT_ES0_MCU_STATUSr],
    &soc_reg_list[SOC_REG_INT_ES0_SRAM_CTLr],
    &soc_reg_list[SOC_REG_INT_ES1_DDR36_CONFIG_REG1_ISr],
    &soc_reg_list[SOC_REG_INT_ES1_DDR36_CONFIG_REG2_ISr],
    &soc_reg_list[SOC_REG_INT_ES1_DDR36_CONFIG_REG3_ISr],
    &soc_reg_list[SOC_REG_INT_ES1_DDR36_STATUS_REG1_ISr],
    &soc_reg_list[SOC_REG_INT_ES1_DDR36_STATUS_REG2_ISr],
    &soc_reg_list[SOC_REG_INT_ES1_DTU_ATE_STS0r],
    &soc_reg_list[SOC_REG_INT_ES1_DTU_ATE_STS1r],
    &soc_reg_list[SOC_REG_INT_ES1_DTU_ATE_STS2r],
    &soc_reg_list[SOC_REG_INT_ES1_DTU_ATE_STS3r],
    &soc_reg_list[SOC_REG_INT_ES1_DTU_ATE_STS4r],
    &soc_reg_list[SOC_REG_INT_ES1_DTU_ATE_TMODEr],
    &soc_reg_list[SOC_REG_INT_ES1_DTU_LTE_ADR0r],
    &soc_reg_list[SOC_REG_INT_ES1_DTU_LTE_ADR1r],
    &soc_reg_list[SOC_REG_INT_ES1_DTU_LTE_D0F_0r],
    &soc_reg_list[SOC_REG_INT_ES1_DTU_LTE_D0F_1r],
    &soc_reg_list[SOC_REG_INT_ES1_DTU_LTE_D0R_0r],
    &soc_reg_list[SOC_REG_INT_ES1_DTU_LTE_D0R_1r],
    &soc_reg_list[SOC_REG_INT_ES1_DTU_LTE_D1F_0r],
    &soc_reg_list[SOC_REG_INT_ES1_DTU_LTE_D1F_1r],
    &soc_reg_list[SOC_REG_INT_ES1_DTU_LTE_D1R_0r],
    &soc_reg_list[SOC_REG_INT_ES1_DTU_LTE_D1R_1r],
    &soc_reg_list[SOC_REG_INT_ES1_DTU_LTE_STS_DONEr],
    &soc_reg_list[SOC_REG_INT_ES1_DTU_LTE_STS_ERR_ADRr],
    &soc_reg_list[SOC_REG_INT_ES1_DTU_LTE_STS_ERR_DF_0r],
    &soc_reg_list[SOC_REG_INT_ES1_DTU_LTE_STS_ERR_DF_1r],
    &soc_reg_list[SOC_REG_INT_ES1_DTU_LTE_STS_ERR_DR_0r],
    &soc_reg_list[SOC_REG_INT_ES1_DTU_LTE_STS_ERR_DR_1r],
    &soc_reg_list[SOC_REG_INT_ES1_DTU_LTE_TMODE0r],
    &soc_reg_list[SOC_REG_INT_ES1_DTU_LTE_TMODE1r],
    &soc_reg_list[SOC_REG_INT_ES1_DTU_MODEr],
    &soc_reg_list[SOC_REG_INT_ES1_MCU_ENr],
    &soc_reg_list[SOC_REG_INT_ES1_MCU_STATUSr],
    &soc_reg_list[SOC_REG_INT_ES1_SRAM_CTLr],
    NULL,    /* ESA0 */
    NULL,    /* ESA1 */
    NULL,    /* ESA2 */
    &soc_reg_list[SOC_REG_INT_ESCONFIGr],
    &soc_reg_list[SOC_REG_INT_ESM_AGE_CNTr],
    &soc_reg_list[SOC_REG_INT_ESM_CTLr],
    &soc_reg_list[SOC_REG_INT_ESM_ERR_CTLr],
    &soc_reg_list[SOC_REG_INT_ESM_KEYGEN_CTLr],
    &soc_reg_list[SOC_REG_INT_ESM_L2_AGE_CTLr],
    &soc_reg_list[SOC_REG_INT_ESM_L2_AGE_STATUSr],
    &soc_reg_list[SOC_REG_INT_ESM_MISC_STATUSr],
    &soc_reg_list[SOC_REG_INT_ESM_MODE_PER_PORTr],
    &soc_reg_list[SOC_REG_INT_ESM_PER_PORT_AGE_CONTROLr],
    &soc_reg_list[SOC_REG_INT_ESM_PER_PORT_REPL_CONTROLr],
    &soc_reg_list[SOC_REG_INT_ESM_PPA_STATUSr],
    &soc_reg_list[SOC_REG_INT_ESTDMCONFIG_BCM56624_A0r],
    NULL,    /* ES_BYPASSMMU */
    NULL,    /* ES_CONFIG */
    &soc_reg_list[SOC_REG_INT_ES_CPU_SCHEDULERr],
    NULL,    /* ES_DEBUG3 */
    NULL,    /* ES_DEBUG4 */
    NULL,    /* ES_ECC_DEBUG0 */
    NULL,    /* ES_ECC_DEBUG1 */
    NULL,    /* ES_ECC_ERROR */
    NULL,    /* ES_ECC_ERROR_MASK */
    NULL,    /* ES_ECC_STATUS0 */
    NULL,    /* ES_ECC_STATUS1 */
    NULL,    /* ES_ECC_STATUS2 */
    NULL,    /* ES_ECC_STATUS3 */
    NULL,    /* ES_ECC_STATUS4 */
    NULL,    /* ES_ECC_STATUS5 */
    NULL,    /* ES_ECC_STATUS6 */
    NULL,    /* ES_ECC_STATUS7 */
    NULL,    /* ES_ECC_STATUS8 */
    NULL,    /* ES_ECC_STATUS9 */
    NULL,    /* ES_ECC_STATUS10 */
    NULL,    /* ES_LL_FC_CONFIG */
    NULL,    /* ES_PURGEQ_PORT_ENABLE */
    &soc_reg_list[SOC_REG_INT_ES_QUEUE_TO_PRIOr],
    NULL,    /* ES_QUEUE_TO_PRIO_P54 */
    NULL,    /* ES_TM_ENABLE_DEBUG2 */
    NULL,    /* ES_TRACE_IF_CONTROL */
    NULL,    /* ES_TRACE_IF_COUNTER */
    NULL,    /* ES_TRACE_IF_FIELD_MASK0 */
    NULL,    /* ES_TRACE_IF_FIELD_VALUE0 */
    NULL,    /* ES_TRACE_IF_STATUS */
    NULL,    /* ES_TRACE_IF_STATUS_MASK */
    &soc_reg_list[SOC_REG_INT_ETC_CTLr],
    &soc_reg_list[SOC_REG_INT_ETU_ATE_CONFIG_REG2_ISr],
    &soc_reg_list[SOC_REG_INT_ETU_BKGND_PROC_ERR_INFOr],
    &soc_reg_list[SOC_REG_INT_ETU_BKGND_PROC_SEC_INFOr],
    &soc_reg_list[SOC_REG_INT_ETU_DDR72_CONFIG_REG1_ISr],
    &soc_reg_list[SOC_REG_INT_ETU_DDR72_CONFIG_REG2_ISr],
    &soc_reg_list[SOC_REG_INT_ETU_DDR72_CONFIG_REG3_ISr],
    &soc_reg_list[SOC_REG_INT_ETU_DDR72_STATUS_REG1_ISr],
    &soc_reg_list[SOC_REG_INT_ETU_DDR72_STATUS_REG2_ISr],
    &soc_reg_list[SOC_REG_INT_ETU_DDR72_STATUS_REG3_ISr],
    &soc_reg_list[SOC_REG_INT_ETU_DFT_CTLr],
    &soc_reg_list[SOC_REG_INT_ETU_DFT_CTL2r],
    &soc_reg_list[SOC_REG_INT_ETU_DTU_ATE_CAPT_DATr],
    &soc_reg_list[SOC_REG_INT_ETU_DTU_ATE_CONFIG_REG1_ISr],
    &soc_reg_list[SOC_REG_INT_ETU_DTU_ATE_EXP_DATr],
    &soc_reg_list[SOC_REG_INT_ETU_DTU_ATE_STS1r],
    &soc_reg_list[SOC_REG_INT_ETU_ET_INST_REQr],
    &soc_reg_list[SOC_REG_INT_ETU_ET_INST_STATUSr],
    &soc_reg_list[SOC_REG_INT_ETU_INST_OPCr],
    &soc_reg_list[SOC_REG_INT_ETU_INTR_CLEARr],
    &soc_reg_list[SOC_REG_INT_ETU_INTR_ENABLEr],
    &soc_reg_list[SOC_REG_INT_ETU_INTR_STATUSr],
    &soc_reg_list[SOC_REG_INT_ETU_INT_MEM_RSTr],
    &soc_reg_list[SOC_REG_INT_ETU_L2MODFIFO_STATUSr],
    &soc_reg_list[SOC_REG_INT_ETU_L2SEARCH72_INSTr],
    &soc_reg_list[SOC_REG_INT_ETU_LTE_BIST_CTLr],
    &soc_reg_list[SOC_REG_INT_ETU_LTE_BIST_REF_SEARCH0r],
    &soc_reg_list[SOC_REG_INT_ETU_LTE_BIST_REF_SEARCH1r],
    &soc_reg_list[SOC_REG_INT_ETU_LTE_BIST_STATUSr],
    &soc_reg_list[SOC_REG_INT_ETU_LUREQFIFO_RS_CTLr],
    &soc_reg_list[SOC_REG_INT_ETU_LUREQFIFO_RS_STATUSr],
    &soc_reg_list[SOC_REG_INT_ETU_RDDATA72_INSTr],
    &soc_reg_list[SOC_REG_INT_ETU_RDMASK72_INSTr],
    &soc_reg_list[SOC_REG_INT_ETU_RSLT_DAT0r],
    &soc_reg_list[SOC_REG_INT_ETU_RSLT_DAT1r],
    &soc_reg_list[SOC_REG_INT_ETU_RSLT_DAT2r],
    &soc_reg_list[SOC_REG_INT_ETU_S0_RBUS_PERR_INFOr],
    &soc_reg_list[SOC_REG_INT_ETU_S1_RBUS_PERR_INFOr],
    &soc_reg_list[SOC_REG_INT_ETU_SBUS_CMD_ERR_INFO1r],
    &soc_reg_list[SOC_REG_INT_ETU_SBUS_CMD_ERR_INFO2r],
    &soc_reg_list[SOC_REG_INT_ETU_SBUS_CMD_SEC_INFOr],
    &soc_reg_list[SOC_REG_INT_ETU_SEARCH0_RESULTr],
    &soc_reg_list[SOC_REG_INT_ETU_SEARCH1_RESULTr],
    &soc_reg_list[SOC_REG_INT_ETU_WRDM72_INSTr],
    NULL,    /* EVLAN_RAM_DBGCTRL */
    NULL,    /* EVLAN_TM_REG_1 */
    NULL,    /* EVLAN_WW_REG_1 */
    NULL,    /* EVTX_ENTRY_SRCH_AVAIL */
    &soc_reg_list[SOC_REG_INT_EVXLT_RAM_CONTROL_1r],
    &soc_reg_list[SOC_REG_INT_EVXLT_RAM_CONTROL_2r],
    NULL,    /* EVXLT_RAM_DBGCTRL */
    NULL,    /* EVXLT_TM_REG_1 */
    NULL,    /* EVXLT_WW_REG_1 */
    NULL,    /* EXT_IFP_ACT_PARITY_CONTROL */
    NULL,    /* EXT_IFP_ACT_PARITY_STATUS_INTR */
    NULL,    /* EXT_IFP_ACT_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_EXT_TCAM_ATTRr],
    NULL,    /* EXT_TCAM_CONFIG_0 */
    NULL,    /* FAST_TX_FLUSH */
    NULL,    /* FD_BAD_MVR_DROP_COUNT */
    NULL,    /* FD_CFAPFULLTHRESHOLD */
    NULL,    /* FD_CFAPPOOLSIZE */
    NULL,    /* FD_CONFIG */
    NULL,    /* FD_ECC_DEBUG */
    NULL,    /* FD_ECC_ERROR */
    NULL,    /* FD_ECC_ERROR_MASK */
    NULL,    /* FD_FCT_ECC_STATUS */
    NULL,    /* FD_GMT_ECC_STATUS */
    NULL,    /* FD_LAG0_0 */
    NULL,    /* FD_LAG0_1 */
    NULL,    /* FD_LAG0_2 */
    NULL,    /* FD_LAG0_3 */
    NULL,    /* FD_LAG0_4 */
    NULL,    /* FD_LAG1_0 */
    NULL,    /* FD_LAG1_1 */
    NULL,    /* FD_LAG1_2 */
    NULL,    /* FD_LAG1_3 */
    NULL,    /* FD_LAG1_4 */
    NULL,    /* FD_MDB_A_ECC_STATUS */
    NULL,    /* FD_MDB_B_ECC_STATUS */
    NULL,    /* FD_NULL_MVR_DROP_COUNT */
    NULL,    /* FD_PACKET_DROP_COUNT */
    NULL,    /* FD_PACKET_DROP_COUNT_RED */
    NULL,    /* FD_PACKET_DROP_COUNT_YELLOW */
    NULL,    /* FD_PORT_ENABLE_0 */
    NULL,    /* FD_PORT_ENABLE_1 */
    NULL,    /* FD_PORT_ENABLE_2 */
    NULL,    /* FD_PORT_ENABLE_3 */
    NULL,    /* FD_PORT_ENABLE_4 */
    NULL,    /* FD_SVT_ECC_STATUS */
    NULL,    /* FD_TM */
    NULL,    /* FD_TOTAL_BUFFER_COUNT */
    NULL,    /* FD_TOTAL_BUFFER_LIMIT */
    NULL,    /* FD_TOTAL_BUFFER_LIMIT_RED */
    NULL,    /* FD_TOTAL_BUFFER_LIMIT_YELLOW */
    NULL,    /* FD_TRACE_IF_CAPT_0 */
    NULL,    /* FD_TRACE_IF_CAPT_1 */
    NULL,    /* FD_TRACE_IF_CAPT_2 */
    NULL,    /* FD_TRACE_IF_CONTROL */
    NULL,    /* FD_TRACE_IF_COUNTER */
    NULL,    /* FD_TRACE_IF_FIELD_MASK0 */
    NULL,    /* FD_TRACE_IF_FIELD_MASK1 */
    NULL,    /* FD_TRACE_IF_FIELD_MASK2 */
    NULL,    /* FD_TRACE_IF_FIELD_MASK3 */
    NULL,    /* FD_TRACE_IF_FIELD_VALUE0 */
    NULL,    /* FD_TRACE_IF_FIELD_VALUE1 */
    NULL,    /* FD_TRACE_IF_FIELD_VALUE2 */
    NULL,    /* FD_TRACE_IF_FIELD_VALUE3 */
    NULL,    /* FD_TRACE_IF_STATUS */
    NULL,    /* FD_TRACE_IF_STATUS_MASK */
    NULL,    /* FE_CLRT */
    NULL,    /* FE_EXCESSIVE_DEFER_LIMIT */
    NULL,    /* FE_IPGR */
    NULL,    /* FE_IPGT */
    NULL,    /* FE_MAC1 */
    NULL,    /* FE_MAC2 */
    NULL,    /* FE_MAXF */
    NULL,    /* FE_SUPP */
    NULL,    /* FE_TEST */
    NULL,    /* FFM_ECC_DEBUG0 */
    NULL,    /* FFM_ECC_DEBUG1 */
    NULL,    /* FFM_ECC_ERROR */
    NULL,    /* FFM_ECC_ERROR_MASK */
    NULL,    /* FFM_ECC_STATUS0 */
    NULL,    /* FFM_ECC_STATUS1 */
    NULL,    /* FFM_ECC_STATUS2 */
    NULL,    /* FFM_ECC_STATUS3 */
    NULL,    /* FFM_ECC_STATUS4 */
    NULL,    /* FFM_ECC_STATUS5 */
    NULL,    /* FFM_ECC_STATUS6 */
    NULL,    /* FFM_ECC_STATUS7 */
    NULL,    /* FFM_ECC_STATUS8 */
    NULL,    /* FFM_ECC_STATUS9 */
    NULL,    /* FFM_ECC_STATUS10 */
    NULL,    /* FFM_ECC_STATUS11 */
    NULL,    /* FFM_ECC_STATUS12 */
    NULL,    /* FFP_CAMBIST_EFSTAT_S2 */
    NULL,    /* FFP_CAMBIST_EFSTAT_S3 */
    NULL,    /* FFP_CAMBIST_EFSTAT_S5 */
    NULL,    /* FFP_CAMBIST_EFSTAT_S6 */
    NULL,    /* FFP_CAMBIST_EPSTAT_S2 */
    NULL,    /* FFP_CAMBIST_EPSTAT_S3 */
    NULL,    /* FFP_CAMBIST_EPSTAT_S5 */
    NULL,    /* FFP_CAMBIST_EPSTAT_S6 */
    NULL,    /* FFP_CAMBIST_OFSTAT_S2 */
    NULL,    /* FFP_CAMBIST_OFSTAT_S3 */
    NULL,    /* FFP_CAMBIST_OFSTAT_S5 */
    NULL,    /* FFP_CAMBIST_OFSTAT_S6 */
    NULL,    /* FFP_CAMBIST_OPSTAT_S2 */
    NULL,    /* FFP_CAMBIST_OPSTAT_S3 */
    NULL,    /* FFP_CAMBIST_OPSTAT_S5 */
    NULL,    /* FFP_CAMBIST_OPSTAT_S6 */
    NULL,    /* FFP_IRULERESULT */
    NULL,    /* FFP_TEST_CTRL */
    NULL,    /* FF_CONFIG */
    NULL,    /* FF_DEF_POINTERS */
    NULL,    /* FF_FC_CTRL_NUMBER */
    NULL,    /* FF_FC_CTRL_POINTERS */
    NULL,    /* FF_FC_UNDERFLOW */
    NULL,    /* FF_FC_UNDERFLOW_STATUS */
    NULL,    /* FF_FC_UNDERFLOW_STATUS_MASK */
    NULL,    /* FF_FLUSH */
    NULL,    /* FF_TRACE_IF_CAPT_0 */
    NULL,    /* FF_TRACE_IF_CONTROL */
    NULL,    /* FF_TRACE_IF_COUNTER */
    NULL,    /* FF_TRACE_IF_FIELD_MASK0 */
    NULL,    /* FF_TRACE_IF_FIELD_MASK1 */
    NULL,    /* FF_TRACE_IF_FIELD_MASK2 */
    NULL,    /* FF_TRACE_IF_FIELD_MASK3 */
    NULL,    /* FF_TRACE_IF_FIELD_MASK4 */
    NULL,    /* FF_TRACE_IF_FIELD_MASK5 */
    NULL,    /* FF_TRACE_IF_FIELD_VALUE0 */
    NULL,    /* FF_TRACE_IF_FIELD_VALUE1 */
    NULL,    /* FF_TRACE_IF_FIELD_VALUE2 */
    NULL,    /* FF_TRACE_IF_FIELD_VALUE3 */
    NULL,    /* FF_TRACE_IF_FIELD_VALUE4 */
    NULL,    /* FF_TRACE_IF_FIELD_VALUE5 */
    NULL,    /* FF_TRACE_IF_STATUS */
    NULL,    /* FF_TRACE_IF_STATUS_MASK */
    NULL,    /* FIFO_CACHE_DEBUG */
    NULL,    /* FIRST_FRAGMENT_DROP_STATE_CELL */
    NULL,    /* FIRST_FRAGMENT_DROP_STATE_PACKET */
    &soc_reg_list[SOC_REG_INT_FLEXIBLE_IPV6_EXT_HDRr],
    &soc_reg_list[SOC_REG_INT_FLUSH_CONTROLr],
    NULL,    /* FORCE_LINK_ENABLE_A */
    NULL,    /* FORCE_LINK_ENABLE_B */
    NULL,    /* FP_CAM_BIST_CONFIG */
    NULL,    /* FP_CAM_BIST_CONTROL */
    NULL,    /* FP_CAM_BIST_DBG_DATA */
    NULL,    /* FP_CAM_BIST_DBG_DATA_VALID */
    NULL,    /* FP_CAM_BIST_DEBUG_SEND */
    NULL,    /* FP_CAM_BIST_ENABLE */
    &soc_reg_list[SOC_REG_INT_FP_CAM_BIST_ENABLE_LOWER_BCM56624_A0r],
    NULL,    /* FP_CAM_BIST_ENABLE_ONE_TCAM */
    NULL,    /* FP_CAM_BIST_ENABLE_TWO_TCAM */
    &soc_reg_list[SOC_REG_INT_FP_CAM_BIST_ENABLE_UPPER_BCM56624_A0r],
    NULL,    /* FP_CAM_BIST_S10_STATUS */
    NULL,    /* FP_CAM_BIST_S12_STATUS */
    NULL,    /* FP_CAM_BIST_S14_STATUS */
    NULL,    /* FP_CAM_BIST_S15_STATUS */
    NULL,    /* FP_CAM_BIST_S2_STATUS */
    NULL,    /* FP_CAM_BIST_S3_STATUS */
    NULL,    /* FP_CAM_BIST_S5_STATUS */
    NULL,    /* FP_CAM_BIST_S6_STATUS */
    NULL,    /* FP_CAM_BIST_S8_STATUS */
    &soc_reg_list[SOC_REG_INT_FP_CAM_BIST_STATUS_BCM56624_A0r],
    NULL,    /* FP_CAM_CONTROL */
    NULL,    /* FP_CAM_CONTROL_15 */
    NULL,    /* FP_CAM_CONTROL_14_THRU_10 */
    NULL,    /* FP_CAM_CONTROL_4_THRU_0 */
    NULL,    /* FP_CAM_CONTROL_9_THRU_5 */
    NULL,    /* FP_CAM_CONTROL_LOWER */
    NULL,    /* FP_CAM_CONTROL_SLICE_11_8 */
    &soc_reg_list[SOC_REG_INT_FP_CAM_CONTROL_SLICE_15_8r],
    &soc_reg_list[SOC_REG_INT_FP_CAM_CONTROL_SLICE_7_0r],
    &soc_reg_list[SOC_REG_INT_FP_CAM_CONTROL_TM_7_THRU_0r],
    NULL,    /* FP_CAM_CONTROL_UPPER */
    &soc_reg_list[SOC_REG_INT_FP_CAM_DEBUG_CONTROLr],
    &soc_reg_list[SOC_REG_INT_FP_CAM_DEBUG_DATAr],
    NULL,    /* FP_CAM_DEBUG_DATA_0 */
    NULL,    /* FP_CAM_DEBUG_DATA_1 */
    NULL,    /* FP_CAM_DEBUG_DATA_2 */
    NULL,    /* FP_CAM_DEBUG_DATA_3 */
    NULL,    /* FP_CAM_DEBUG_DATA_4 */
    NULL,    /* FP_CAM_DEBUG_DATA_5 */
    NULL,    /* FP_CAM_DEBUG_GLOBAL_MASK */
    &soc_reg_list[SOC_REG_INT_FP_CAM_DEBUG_SEND_BCM56624_A0r],
    NULL,    /* FP_CAM_ENABLE */
    NULL,    /* FP_CAM_SAM_1 */
    NULL,    /* FP_CAM_SAM_2 */
    &soc_reg_list[SOC_REG_INT_FP_DOUBLE_WIDE_F4_SELECT_BCM56624_A0r],
    NULL,    /* FP_ECMP_HASH_CONTROL */
    NULL,    /* FP_F4_SELECT */
    NULL,    /* FP_FIELD_SEL_PARITY_CONTROL */
    NULL,    /* FP_FIELD_SEL_PARITY_STATUS_INTR */
    NULL,    /* FP_FIELD_SEL_PARITY_STATUS_NACK */
    NULL,    /* FP_FORCE_FORWARDING_FIELD */
    &soc_reg_list[SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_15_8r],
    &soc_reg_list[SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_0r],
    &soc_reg_list[SOC_REG_INT_FP_METER_CONTROL_BCM56624_A0r],
    NULL,    /* FP_METER_SELECT */
    NULL,    /* FP_METER_TM_CONTROL */
    NULL,    /* FP_NON_ROTATED_CAM_CONTROL */
    NULL,    /* FP_POLICY_CONTROL */
    NULL,    /* FP_POLICY_PARITY_CONTROL */
    NULL,    /* FP_POLICY_PARITY_STATUS */
    NULL,    /* FP_POLICY_TABLE_TM_CONTROL */
    &soc_reg_list[SOC_REG_INT_FP_POLICY_TM_LOWERr],
    &soc_reg_list[SOC_REG_INT_FP_POLICY_TM_UPPERr],
    NULL,    /* FP_RAM_DBGCTRL */
    NULL,    /* FP_ROTATED_CAM_CONTROL */
    NULL,    /* FP_SLICE_CONFIG */
    &soc_reg_list[SOC_REG_INT_FP_SLICE_ENABLE_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_FP_SLICE_INDEX_CONTROLr],
    &soc_reg_list[SOC_REG_INT_FP_SLICE_METER_MAP_ENABLEr],
    NULL,    /* FP_UDF_PARITY_CONTROL */
    NULL,    /* FP_UDF_PARITY_STATUS_INTR */
    NULL,    /* FP_UDF_PARITY_STATUS_NACK */
    NULL,    /* FREE_CELLPTRS_CG0_CH0 */
    NULL,    /* FREE_CELLPTRS_CG0_CH1 */
    NULL,    /* FREE_CELLPTRS_CG1_CH0 */
    NULL,    /* FREE_CELLPTRS_CG1_CH1 */
    NULL,    /* FREE_CELLPTRS_CH0 */
    NULL,    /* FREE_CELLPTRS_CH1 */
    &soc_reg_list[SOC_REG_INT_FRM_LENGTHr],
    NULL,    /* FR_CONFIG0 */
    NULL,    /* FR_CONFIG1 */
    NULL,    /* FR_CONFIG2 */
    NULL,    /* FR_CONFIG3 */
    NULL,    /* FR_CONFIG4 */
    NULL,    /* FR_CONFIG5 */
    NULL,    /* FR_CONFIG6 */
    NULL,    /* FR_CONFIG7 */
    NULL,    /* FR_CONFIG8 */
    NULL,    /* FR_CONFIG9 */
    NULL,    /* FR_CONFIG10 */
    NULL,    /* FR_CONFIG11 */
    NULL,    /* FR_CONFIG12 */
    NULL,    /* FR_CONFIG13 */
    NULL,    /* FR_CONFIG14 */
    NULL,    /* FR_CONFIG15 */
    NULL,    /* FR_CONFIG16 */
    NULL,    /* FR_CONFIG17 */
    NULL,    /* FR_DEBUG */
    NULL,    /* FR_ECC_DEBUG */
    NULL,    /* FR_ECC_ERROR0 */
    NULL,    /* FR_ECC_ERROR0_MASK */
    NULL,    /* FR_ECC_STATUS0 */
    NULL,    /* FR_ECC_STATUS1 */
    NULL,    /* FR_ERROR0 */
    NULL,    /* FR_ERROR1 */
    NULL,    /* FR_ERROR2 */
    NULL,    /* FR_ERROR3 */
    NULL,    /* FR_ERROR4 */
    NULL,    /* FR_ERROR5 */
    NULL,    /* FR_ERROR6 */
    NULL,    /* FR_ERROR7 */
    NULL,    /* FR_ERROR8 */
    NULL,    /* FR_ERROR0_MASK */
    NULL,    /* FR_ERROR1_MASK */
    NULL,    /* FR_ERROR2_MASK */
    NULL,    /* FR_ERROR3_MASK */
    NULL,    /* FR_ERROR4_MASK */
    NULL,    /* FR_ERROR5_MASK */
    NULL,    /* FR_ERROR6_MASK */
    NULL,    /* FR_ERROR7_MASK */
    NULL,    /* FR_ERROR8_MASK */
    NULL,    /* FR_FLOW_CTL_GLOBAL */
    NULL,    /* FR_FLOW_CTL_GLOBAL_CNT */
    NULL,    /* FR_FLOW_CTL_UNICAST */
    NULL,    /* FR_FLOW_CTL_UNICAST_CNT */
    NULL,    /* FR_FULL_STATUS_DEBUG0 */
    NULL,    /* FR_FULL_STATUS_DEBUG1 */
    NULL,    /* FR_FULL_STATUS_DEBUG2 */
    NULL,    /* FR_FULL_STATUS_DEBUG3 */
    NULL,    /* FR_FULL_STATUS_DEBUG4 */
    NULL,    /* FR_FULL_STATUS_DEBUG5 */
    NULL,    /* FR_FULL_STATUS_DEBUG6 */
    NULL,    /* FR_FULL_STATUS_DEBUG7 */
    NULL,    /* FR_FULL_STATUS_DEBUG8 */
    NULL,    /* FR_MATRIX_OVERFLOW_STATUS0 */
    NULL,    /* FR_MATRIX_OVERFLOW_STATUS1 */
    NULL,    /* FR_PARTIAL_PKT_CNT_A */
    NULL,    /* FR_PARTIAL_PKT_CNT_B */
    NULL,    /* FR_PKT_CNT_A */
    NULL,    /* FR_PKT_CNT_B */
    NULL,    /* FR_RAM_TM0 */
    NULL,    /* FR_SC0_LINK_EN_REMAP0 */
    NULL,    /* FR_SC0_LINK_EN_REMAP1 */
    NULL,    /* FR_SC0_LINK_EN_REMAP2 */
    NULL,    /* FR_SC0_LINK_EN_REMAP3 */
    NULL,    /* FR_SC1_LINK_EN_REMAP0 */
    NULL,    /* FR_SC1_LINK_EN_REMAP1 */
    NULL,    /* FR_SC1_LINK_EN_REMAP2 */
    NULL,    /* FR_SC1_LINK_EN_REMAP3 */
    NULL,    /* FR_SF_BUFFER_WATER_MARK */
    NULL,    /* FR_SKEW_STATUS0 */
    NULL,    /* FR_SKEW_STATUS1 */
    NULL,    /* FR_STATUS0 */
    NULL,    /* FR_STATUS1 */
    NULL,    /* FR_STATUS2 */
    NULL,    /* FR_STATUS3 */
    NULL,    /* FR_TRACE_IF_CAPT_0 */
    NULL,    /* FR_TRACE_IF_CAPT_1 */
    NULL,    /* FR_TRACE_IF_CAPT_2 */
    NULL,    /* FR_TRACE_IF_CAPT_3 */
    NULL,    /* FR_TRACE_IF_CONTROL */
    NULL,    /* FR_TRACE_IF_COUNTER */
    NULL,    /* FR_TRACE_IF_FIELD_MASK0 */
    NULL,    /* FR_TRACE_IF_FIELD_VALUE0 */
    NULL,    /* FR_TRACE_IF_STATUS */
    NULL,    /* FR_TRACE_IF_STATUS_MASK */
    NULL,    /* FR_TS_TEST_CNT_A */
    NULL,    /* FR_TS_TEST_CNT_B */
    NULL,    /* FUSE_REGS_FP_TCAM0 */
    NULL,    /* FUSE_REGS_ING_L3_NEXT_HOP_0 */
    NULL,    /* FUSE_REGS_L2_ENTRY_0 */
    NULL,    /* FUSE_REGS_L2_ENTRY_1 */
    NULL,    /* FUSE_REGS_VLAN_MAC_0 */
    NULL,    /* GE0_GBODE_CELL_CNT */
    NULL,    /* GE0_GBODE_CELL_REQ_CNT */
    NULL,    /* GE0_GBOD_OVRFLW */
    NULL,    /* GE10_GBODE_CELL_CNT */
    NULL,    /* GE10_GBODE_CELL_REQ_CNT */
    NULL,    /* GE10_GBOD_OVRFLW */
    NULL,    /* GE11_GBODE_CELL_CNT */
    NULL,    /* GE11_GBODE_CELL_REQ_CNT */
    NULL,    /* GE11_GBOD_OVRFLW */
    NULL,    /* GE1_GBODE_CELL_CNT */
    NULL,    /* GE1_GBODE_CELL_REQ_CNT */
    NULL,    /* GE1_GBOD_OVRFLW */
    NULL,    /* GE2_GBODE_CELL_CNT */
    NULL,    /* GE2_GBODE_CELL_REQ_CNT */
    NULL,    /* GE2_GBOD_OVRFLW */
    NULL,    /* GE3_GBODE_CELL_CNT */
    NULL,    /* GE3_GBODE_CELL_REQ_CNT */
    NULL,    /* GE3_GBOD_OVRFLW */
    NULL,    /* GE4_GBODE_CELL_CNT */
    NULL,    /* GE4_GBODE_CELL_REQ_CNT */
    NULL,    /* GE4_GBOD_OVRFLW */
    NULL,    /* GE5_GBODE_CELL_CNT */
    NULL,    /* GE5_GBODE_CELL_REQ_CNT */
    NULL,    /* GE5_GBOD_OVRFLW */
    NULL,    /* GE6_GBODE_CELL_CNT */
    NULL,    /* GE6_GBODE_CELL_REQ_CNT */
    NULL,    /* GE6_GBOD_OVRFLW */
    NULL,    /* GE7_GBODE_CELL_CNT */
    NULL,    /* GE7_GBODE_CELL_REQ_CNT */
    NULL,    /* GE7_GBOD_OVRFLW */
    NULL,    /* GE8_GBODE_CELL_CNT */
    NULL,    /* GE8_GBODE_CELL_REQ_CNT */
    NULL,    /* GE8_GBOD_OVRFLW */
    NULL,    /* GE9_GBODE_CELL_CNT */
    NULL,    /* GE9_GBODE_CELL_REQ_CNT */
    NULL,    /* GE9_GBOD_OVRFLW */
    NULL,    /* GEGR_ENABLE */
    NULL,    /* GE_EGR_PKT_DROP_CTL */
    &soc_reg_list[SOC_REG_INT_GE_GBODE_CELL_CNT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GE_GBODE_CELL_REQ_CNT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GE_GBOD_OVRFLW_BCM56624_A0r],
    NULL,    /* GE_PORT_CONFIG */
    NULL,    /* GGI_CONFIG0 */
    NULL,    /* GGI_CONFIG1 */
    NULL,    /* GGI_CONFIG2 */
    NULL,    /* GGI_CONFIG3 */
    NULL,    /* GGI_CONFIG4 */
    NULL,    /* GGI_CONFIG5 */
    NULL,    /* GGI_CONFIG6 */
    NULL,    /* GGP_NPRI_HI_DEBUG */
    NULL,    /* GGP_NPRI_LO_DEBUG */
    NULL,    /* GGP_PRI_HI_DEBUG */
    NULL,    /* GGP_PRI_LO_DEBUG */
    NULL,    /* GGP_RANK_HI_DEBUG */
    NULL,    /* GGP_RANK_LO_DEBUG */
    NULL,    /* GG_CI_BP_BSA */
    NULL,    /* GG_CI_BP_BSB */
    NULL,    /* GG_CONFIG0 */
    NULL,    /* GG_EF_TYPE_DECODE */
    NULL,    /* GG_LOCAL_BS */
    NULL,    /* GG_QM_BP_BSA */
    NULL,    /* GG_QM_BP_BSB */
    NULL,    /* GHOLD0 */
    NULL,    /* GHOLD1 */
    NULL,    /* GHOLD2 */
    NULL,    /* GHOLD3 */
    NULL,    /* GHOLD4 */
    NULL,    /* GHOLD5 */
    NULL,    /* GHOLD6 */
    NULL,    /* GHOLD7 */
    NULL,    /* GHOLD8 */
    NULL,    /* GHOLD9 */
    NULL,    /* GHOLD10 */
    NULL,    /* GHOLD11 */
    NULL,    /* GHOLD12 */
    NULL,    /* GHOLD13 */
    NULL,    /* GIMBP */
    NULL,    /* GIMRP */
    &soc_reg_list[SOC_REG_INT_GLOBAL_HDRM_COUNT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GLOBAL_HDRM_LIMIT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GLOBAL_MPLS_RANGE_1_LOWERr],
    &soc_reg_list[SOC_REG_INT_GLOBAL_MPLS_RANGE_1_UPPERr],
    &soc_reg_list[SOC_REG_INT_GLOBAL_MPLS_RANGE_2_LOWERr],
    &soc_reg_list[SOC_REG_INT_GLOBAL_MPLS_RANGE_2_UPPERr],
    NULL,    /* GLOBAL_SHARED_FILL_STATE_CONFIG */
    &soc_reg_list[SOC_REG_INT_GLOBAL_WREDAVGQSIZE_CELLr],
    &soc_reg_list[SOC_REG_INT_GLOBAL_WREDAVGQSIZE_PACKETr],
    &soc_reg_list[SOC_REG_INT_GLOBAL_WREDCONFIG_CELLr],
    &soc_reg_list[SOC_REG_INT_GLOBAL_WREDCONFIG_PACKETr],
    &soc_reg_list[SOC_REG_INT_GLOBAL_WREDPARAM_CELLr],
    &soc_reg_list[SOC_REG_INT_GLOBAL_WREDPARAM_NONTCP_CELLr],
    &soc_reg_list[SOC_REG_INT_GLOBAL_WREDPARAM_NONTCP_PACKETr],
    &soc_reg_list[SOC_REG_INT_GLOBAL_WREDPARAM_PACKETr],
    &soc_reg_list[SOC_REG_INT_GLOBAL_WREDPARAM_RED_CELLr],
    &soc_reg_list[SOC_REG_INT_GLOBAL_WREDPARAM_RED_PACKETr],
    &soc_reg_list[SOC_REG_INT_GLOBAL_WREDPARAM_YELLOW_CELLr],
    &soc_reg_list[SOC_REG_INT_GLOBAL_WREDPARAM_YELLOW_PACKETr],
    NULL,    /* GMACC0 */
    NULL,    /* GMACC1 */
    NULL,    /* GMACC2 */
    NULL,    /* GPCSC */
    NULL,    /* GPC_BPDU0_HI */
    NULL,    /* GPC_BPDU0_LO */
    NULL,    /* GPC_BPDU1_HI */
    NULL,    /* GPC_BPDU1_LO */
    NULL,    /* GPC_BPDU2_HI */
    NULL,    /* GPC_BPDU2_LO */
    NULL,    /* GPC_BPDU3_HI */
    NULL,    /* GPC_BPDU3_LO */
    NULL,    /* GPC_BPDU4_HI */
    NULL,    /* GPC_BPDU4_LO */
    NULL,    /* GPC_BPDU5_HI */
    NULL,    /* GPC_BPDU5_LO */
    NULL,    /* GPC_EGR_DBG */
    NULL,    /* GPC_EGR_PKT_DROP_CTL */
    NULL,    /* GPC_EGR_SNGL_OUT */
    NULL,    /* GPC_EGR_SNGL_PKT */
    NULL,    /* GPC_FFP_CONFIG */
    NULL,    /* GPC_INGRESS_DEBUG */
    NULL,    /* GPC_IO_CONFIG */
    NULL,    /* GPC_VLAN_FWD_STATE */
    NULL,    /* GPDISC */
    &soc_reg_list[SOC_REG_INT_GPORT_CNTMAXSIZE_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GPORT_CONFIG_BCM56624_A0r],
    NULL,    /* GPORT_DROP_ON_WRONG_SOP_S0_CNT */
    NULL,    /* GPORT_DROP_ON_WRONG_SOP_S1_CNT */
    NULL,    /* GPORT_DROP_ON_WRONG_SOP_S3_CNT */
    NULL,    /* GPORT_DROP_ON_WRONG_SOP_S4_CNT */
    NULL,    /* GPORT_EHG_RX_DATA_PARITY_STATUS_INTR */
    NULL,    /* GPORT_EHG_RX_DATA_PARITY_STATUS_NACK */
    NULL,    /* GPORT_EHG_RX_MASK_PARITY_STATUS_INTR */
    NULL,    /* GPORT_EHG_RX_MASK_PARITY_STATUS_NACK */
    NULL,    /* GPORT_EHG_TX_DATA_PARITY_STATUS_INTR */
    NULL,    /* GPORT_EHG_TX_DATA_PARITY_STATUS_NACK */
    NULL,    /* GPORT_EXTRA_SERDES_CTL */
    NULL,    /* GPORT_FORCE_DOUBLE_BIT_ERROR */
    NULL,    /* GPORT_FORCE_SINGLE_BIT_ERROR */
    NULL,    /* GPORT_GBODE_TXFIFO_PARITY_STATUS_INTR */
    NULL,    /* GPORT_GBOD_RXFIFO_PARITY_STATUS_INTR */
    NULL,    /* GPORT_INTR_ENABLE */
    NULL,    /* GPORT_INTR_STATUS */
    NULL,    /* GPORT_MAC_CRS_SEL */
    NULL,    /* GPORT_MODE_REG */
    NULL,    /* GPORT_PARITY_CONTROL */
    &soc_reg_list[SOC_REG_INT_GPORT_RSV_MASK_BCM56624_A0r],
    NULL,    /* GPORT_SERDES_CTL */
    &soc_reg_list[SOC_REG_INT_GPORT_SGNDET_EARLYCRSr],
    NULL,    /* GPORT_SGN_DET_SEL */
    NULL,    /* GPORT_SOP_S0 */
    NULL,    /* GPORT_SOP_S1 */
    NULL,    /* GPORT_SOP_S3 */
    NULL,    /* GPORT_SOP_S4 */
    &soc_reg_list[SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GPORT_TPID_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GR64_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GR127_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GR255_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GR511_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GR1023_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GR1518_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GR2047_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GR4095_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GR9216_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GRALN_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GRBCA_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GRBYT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GRCDE_BCM56624_A0r],
    NULL,    /* GRDISC */
    NULL,    /* GRDROP */
    &soc_reg_list[SOC_REG_INT_GRFCR_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GRFCS_BCM56624_A0r],
    NULL,    /* GRFILDR */
    &soc_reg_list[SOC_REG_INT_GRFLR_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GRFRG_BCM56624_A0r],
    NULL,    /* GRIMDR */
    NULL,    /* GRIPC */
    NULL,    /* GRIPD */
    NULL,    /* GRIPHE */
    &soc_reg_list[SOC_REG_INT_GRJBR_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GRMCA_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GRMGV_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GRMTUE_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GROVR_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GRPKT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GRPOK_BCM56624_A0r],
    NULL,    /* GRPORTD */
    &soc_reg_list[SOC_REG_INT_GRUC_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GRUND_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GRXCF_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GRXPF_BCM56624_A0r],
    NULL,    /* GRXPP */
    &soc_reg_list[SOC_REG_INT_GRXUO_BCM56624_A0r],
    NULL,    /* GSA0 */
    NULL,    /* GSA1 */
    &soc_reg_list[SOC_REG_INT_GT64_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GT127_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GT255_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GT511_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GT1023_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GT1518_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GT2047_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GT4095_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GT9216_BCM56624_A0r],
    NULL,    /* GTABRT */
    NULL,    /* GTAGE */
    &soc_reg_list[SOC_REG_INT_GTBCA_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GTBYT_BCM56624_A0r],
    NULL,    /* GTCE */
    NULL,    /* GTCFIDR */
    &soc_reg_list[SOC_REG_INT_GTDFR_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GTEDF_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GTFCS_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GTFRG_BCM56624_A0r],
    NULL,    /* GTH_ESA0 */
    NULL,    /* GTH_ESA1 */
    NULL,    /* GTH_ESA2 */
    NULL,    /* GTH_FE_CLRT */
    NULL,    /* GTH_FE_IPGR */
    NULL,    /* GTH_FE_IPGT */
    NULL,    /* GTH_FE_MAC1 */
    NULL,    /* GTH_FE_MAC2 */
    NULL,    /* GTH_FE_MAXF */
    NULL,    /* GTH_FE_SUPP */
    NULL,    /* GTH_FE_TEST */
    NULL,    /* GTIMDR */
    NULL,    /* GTIMTLD */
    NULL,    /* GTIP */
    NULL,    /* GTIPAGE */
    NULL,    /* GTIPD */
    &soc_reg_list[SOC_REG_INT_GTJBR_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GTLCL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GTMCA_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GTMCL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GTMGV_BCM56624_A0r],
    NULL,    /* GTMRP */
    &soc_reg_list[SOC_REG_INT_GTNCL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GTOVR_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GTPKT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GTPOK_BCM56624_A0r],
    NULL,    /* GTPRG */
    NULL,    /* GTR64 */
    NULL,    /* GTR127 */
    NULL,    /* GTR255 */
    NULL,    /* GTR511 */
    NULL,    /* GTR1023 */
    NULL,    /* GTR1518 */
    NULL,    /* GTR2047 */
    NULL,    /* GTR4095 */
    NULL,    /* GTR9216 */
    NULL,    /* GTRMGV */
    &soc_reg_list[SOC_REG_INT_GTSCL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GTUC_BCM56624_A0r],
    NULL,    /* GTVLAN */
    &soc_reg_list[SOC_REG_INT_GTXCF_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GTXCL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GTXPF_BCM56624_A0r],
    NULL,    /* GTXPP */
    &soc_reg_list[SOC_REG_INT_GXPORT_LAG_FAILOVER_CONFIG_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_GXPORT_LAG_FAILOVER_STATUS_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_HASH_CONTROL_BCM56624_A0r],
    NULL,    /* HASH_OUTPUT */
    NULL,    /* HEAD_PKT_LEN_ERR_QUEUE_CAPT */
    NULL,    /* HEAD_PKT_LEN_ERR_STATUS */
    NULL,    /* HEAD_PKT_LEN_ERR_STATUS_MASK */
    NULL,    /* HG0_INGPKTCELLUSE */
    NULL,    /* HG12_INGPKTCELLUSE */
    NULL,    /* HGOPT0 */
    NULL,    /* HGOPT1 */
    NULL,    /* HG_BP_CFG */
    NULL,    /* HG_BP_STATUS */
    NULL,    /* HG_COUNTERS_PARITY_CONTROL */
    NULL,    /* HG_COUNTERS_PARITY_STATUS_INTR */
    NULL,    /* HG_COUNTERS_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_HG_LOOKUP_DESTINATIONr],
    &soc_reg_list[SOC_REG_INT_HG_TRUNK_BITMAP_BCM56624_A0r],
    NULL,    /* HG_TRUNK_BITMAP_64 */
    &soc_reg_list[SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_BCM56624_A0r],
    NULL,    /* HG_TRUNK_FAILOVER_ENABLE_64 */
    &soc_reg_list[SOC_REG_INT_HG_TRUNK_GROUP_BCM56624_A0r],
    NULL,    /* HG_TRUNK_GROUP_HI */
    &soc_reg_list[SOC_REG_INT_HIGIG_BITMAPr],
    NULL,    /* HIGIG_BITMAP_64 */
    NULL,    /* HIGIG_SIMPLEX_CONFIG */
    &soc_reg_list[SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM56624_A0r],
    NULL,    /* HIGIG_TRUNK_CONTROL_64 */
    NULL,    /* HIGIG_TRUNK_GROUP */
    NULL,    /* HIG_MH_CHK */
    NULL,    /* HOLCELLRESETLIMIT */
    NULL,    /* HOLCOS0MINXQCNT */
    NULL,    /* HOLCOS1MINXQCNT */
    NULL,    /* HOLCOS2MINXQCNT */
    NULL,    /* HOLCOS3MINXQCNT */
    NULL,    /* HOLCOSCELLMAXLIMIT */
    NULL,    /* HOLCOSCELLSETLIMIT */
    NULL,    /* HOLCOSMINXQCNT */
    NULL,    /* HOLCOSPKTRESETLIMIT */
    NULL,    /* HOLCOSPKTSETLIMIT */
    NULL,    /* HOLCOSSTATUS */
    NULL,    /* HOLCOSSTATUS_HI */
    &soc_reg_list[SOC_REG_INT_HOLD_BCM56624_A0r],
    NULL,    /* HOLD12DROPCOUNT */
    NULL,    /* HOLDROP_PKT_CNT */
    NULL,    /* HOLD_COS0 */
    NULL,    /* HOLD_COS1 */
    NULL,    /* HOLD_COS2 */
    NULL,    /* HOLD_COS3 */
    NULL,    /* HOLD_COS4 */
    NULL,    /* HOLD_COS5 */
    NULL,    /* HOLD_COS6 */
    NULL,    /* HOLD_COS7 */
    NULL,    /* HOLD_COS0_X */
    NULL,    /* HOLD_COS0_Y */
    NULL,    /* HOLD_COS1_X */
    NULL,    /* HOLD_COS1_Y */
    NULL,    /* HOLD_COS2_X */
    NULL,    /* HOLD_COS2_Y */
    NULL,    /* HOLD_COS3_X */
    NULL,    /* HOLD_COS3_Y */
    NULL,    /* HOLD_COS4_X */
    NULL,    /* HOLD_COS4_Y */
    NULL,    /* HOLD_COS5_X */
    NULL,    /* HOLD_COS5_Y */
    NULL,    /* HOLD_COS6_X */
    NULL,    /* HOLD_COS6_Y */
    NULL,    /* HOLD_COS7_X */
    NULL,    /* HOLD_COS7_Y */
    NULL,    /* HOLD_COS_PORT_SELECT */
    NULL,    /* HOLD_COS_QM */
    NULL,    /* HOLD_COS_QM_X */
    NULL,    /* HOLD_COS_QM_Y */
    NULL,    /* HOLD_COS_SC */
    NULL,    /* HOLD_COS_SC_X */
    NULL,    /* HOLD_COS_SC_Y */
    NULL,    /* HOLD_X */
    NULL,    /* HOLD_Y */
    NULL,    /* HOLPKTRESETLIMIT */
    NULL,    /* HOLSTATUS */
    NULL,    /* HOLSTATUS_E2E */
    NULL,    /* HOL_MIN_TIME */
    NULL,    /* HOL_STATUS_UPDATE_TIME */
    NULL,    /* HOL_STAT_BMAP */
    NULL,    /* HOL_STAT_BMAP_HI */
    &soc_reg_list[SOC_REG_INT_HOL_STAT_CPUr],
    &soc_reg_list[SOC_REG_INT_HOL_STAT_PORTr],
    NULL,    /* HSE_DTU_ATE_STS0 */
    NULL,    /* HSE_DTU_ATE_STS1 */
    NULL,    /* HSE_DTU_ATE_STS2 */
    NULL,    /* HSE_DTU_ATE_TMODE */
    NULL,    /* HSE_DTU_LTE_ADR0 */
    NULL,    /* HSE_DTU_LTE_ADR1 */
    NULL,    /* HSE_DTU_LTE_D0F_0 */
    NULL,    /* HSE_DTU_LTE_D0F_1 */
    NULL,    /* HSE_DTU_LTE_D0F_2 */
    NULL,    /* HSE_DTU_LTE_D0F_3 */
    NULL,    /* HSE_DTU_LTE_D0R_0 */
    NULL,    /* HSE_DTU_LTE_D0R_1 */
    NULL,    /* HSE_DTU_LTE_D0R_2 */
    NULL,    /* HSE_DTU_LTE_D0R_3 */
    NULL,    /* HSE_DTU_LTE_D1F_0 */
    NULL,    /* HSE_DTU_LTE_D1F_1 */
    NULL,    /* HSE_DTU_LTE_D1F_2 */
    NULL,    /* HSE_DTU_LTE_D1F_3 */
    NULL,    /* HSE_DTU_LTE_D1R_0 */
    NULL,    /* HSE_DTU_LTE_D1R_1 */
    NULL,    /* HSE_DTU_LTE_D1R_2 */
    NULL,    /* HSE_DTU_LTE_D1R_3 */
    NULL,    /* HSE_DTU_LTE_STS_DONE */
    NULL,    /* HSE_DTU_LTE_STS_ERR_ADR */
    NULL,    /* HSE_DTU_LTE_STS_ERR_DF_0 */
    NULL,    /* HSE_DTU_LTE_STS_ERR_DF_1 */
    NULL,    /* HSE_DTU_LTE_STS_ERR_DF_2 */
    NULL,    /* HSE_DTU_LTE_STS_ERR_DF_3 */
    NULL,    /* HSE_DTU_LTE_STS_ERR_DR_0 */
    NULL,    /* HSE_DTU_LTE_STS_ERR_DR_1 */
    NULL,    /* HSE_DTU_LTE_STS_ERR_DR_2 */
    NULL,    /* HSE_DTU_LTE_STS_ERR_DR_3 */
    NULL,    /* HSE_DTU_LTE_TMODE0 */
    NULL,    /* HSE_DTU_LTE_TMODE1 */
    NULL,    /* HSE_DTU_MODE */
    NULL,    /* HTLS_UPLINK_CONTROL */
    NULL,    /* HTLS_UPLINK_DA */
    NULL,    /* HTLS_UPLINK_SA */
    NULL,    /* HTLS_UPLINK_TUNNEL */
    NULL,    /* HTLS_VC_LABEL */
    NULL,    /* IARB_HDR_ECC_CONTROL */
    NULL,    /* IARB_HDR_ECC_STATUS_INTR */
    &soc_reg_list[SOC_REG_INT_IARB_LEARN_CONTROLr],
    NULL,    /* IARB_PKT_ECC_CONTROL */
    NULL,    /* IARB_PKT_ECC_STATUS_INTR */
    NULL,    /* IARB_SBUS_TIMER */
    &soc_reg_list[SOC_REG_INT_IARB_TDM_CONTROLr],
    &soc_reg_list[SOC_REG_INT_IARB_TDM_MAPr],
    &soc_reg_list[SOC_REG_INT_IBCAST_BCM56624_A0r],
    NULL,    /* IBCAST_BLOCK_MASK */
    &soc_reg_list[SOC_REG_INT_IBCAST_BLOCK_MASK_64r],
    NULL,    /* IBCAST_BLOCK_MASK_HI */
    NULL,    /* IBKP_DISC */
    NULL,    /* IBKP_WARN */
    NULL,    /* IBPBKPSTATUS */
    NULL,    /* IBPBKPSTATUS_HI */
    NULL,    /* IBPCELLCOUNT */
    NULL,    /* IBPCELLRESETLIMIT */
    NULL,    /* IBPCELLSETLIMIT */
    NULL,    /* IBPCOSPKTCOUNT */
    NULL,    /* IBPCOSPKTSETLIMIT */
    NULL,    /* IBPDISCARDSETLIMIT */
    NULL,    /* IBPDISCSTATUS */
    NULL,    /* IBPDISCSTATUS_HI */
    NULL,    /* IBPPKTCOUNT */
    NULL,    /* IBPPKTRESETLIMIT */
    NULL,    /* IBPPKTSETLIMIT */
    NULL,    /* IBP_DROP_PKT_CNT */
    NULL,    /* IBP_MIN_TIME */
    NULL,    /* IBP_STATUS_UPDATE_TIME */
    NULL,    /* ICBP_FULL */
    NULL,    /* ICONFIG */
    &soc_reg_list[SOC_REG_INT_ICONTROL_OPCODE_BITMAP_BCM56624_A0r],
    NULL,    /* ICONTROL_OPCODE_BITMAP_64 */
    NULL,    /* ICONTROL_OPCODE_BITMAP_PARITY_CONTROL */
    NULL,    /* ICONTROL_OPCODE_BITMAP_PARITY_STATUS_INTR */
    NULL,    /* ICONTROL_OPCODE_BITMAP_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_ICOS_MAP_SELr],
    NULL,    /* ICOS_SEL */
    NULL,    /* ICOS_SEL_2 */
    NULL,    /* ICPU_CONTROL */
    &soc_reg_list[SOC_REG_INT_ICTRL_BCM56624_A0r],
    NULL,    /* IDLF_TRUNK_BLOCK_MASK */
    &soc_reg_list[SOC_REG_INT_IE2E_CONTROL_BCM56800_A0r],
    NULL,    /* IE2E_MAX_RATE */
    NULL,    /* IEGRBLK */
    NULL,    /* IEGR_DBG */
    NULL,    /* IEGR_ENABLE */
    &soc_reg_list[SOC_REG_INT_IEGR_PORT_BCM56624_A0r],
    NULL,    /* IEGR_PORT_64 */
    &soc_reg_list[SOC_REG_INT_IEGR_PORT_L3UC_MODS_BCM56624_A0r],
    NULL,    /* IEGR_SNGL_OUT */
    NULL,    /* IEGR_SNGL_PKT */
    NULL,    /* IEMIRROR_CONTROL */
    NULL,    /* IEMIRROR_CONTROL1 */
    &soc_reg_list[SOC_REG_INT_IEMIRROR_CONTROL1_64r],
    NULL,    /* IEMIRROR_CONTROL2_64 */
    NULL,    /* IEMIRROR_CONTROL3_64 */
    &soc_reg_list[SOC_REG_INT_IEMIRROR_CONTROL_64r],
    NULL,    /* IEMIRROR_CONTROL_HI */
    &soc_reg_list[SOC_REG_INT_IESMIF_CONTROLr],
    &soc_reg_list[SOC_REG_INT_IESMIF_CONTROL2r],
    &soc_reg_list[SOC_REG_INT_IESMIF_ECB_ECC_STATUS_DBEr],
    &soc_reg_list[SOC_REG_INT_IESMIF_ECB_ECC_STATUS_SBEr],
    &soc_reg_list[SOC_REG_INT_IESMIF_ECB_SBE_SYNDROME12r],
    &soc_reg_list[SOC_REG_INT_IESMIF_INTR_CLEARr],
    &soc_reg_list[SOC_REG_INT_IESMIF_INTR_ENABLEr],
    &soc_reg_list[SOC_REG_INT_IESMIF_INTR_STATUSr],
    &soc_reg_list[SOC_REG_INT_IESMIF_STATUS2r],
    &soc_reg_list[SOC_REG_INT_IESMIF_STATUS3r],
    &soc_reg_list[SOC_REG_INT_IESMIF_STATUS4r],
    &soc_reg_list[SOC_REG_INT_IESMIF_STATUS5r],
    &soc_reg_list[SOC_REG_INT_IESMIF_STATUS6r],
    &soc_reg_list[SOC_REG_INT_IESMIF_STATUS7r],
    NULL,    /* IFP_COUNTER_PARITY_CONTROL */
    NULL,    /* IFP_COUNTER_PARITY_STATUS */
    NULL,    /* IFP_COUNTER_PARITY_STATUS_INTR */
    NULL,    /* IFP_COUNTER_PARITY_STATUS_NACK */
    NULL,    /* IFP_METER_PARITY_CONTROL */
    NULL,    /* IFP_METER_PARITY_STATUS */
    NULL,    /* IFP_METER_PARITY_STATUS_INTR */
    NULL,    /* IFP_METER_PARITY_STATUS_NACK */
    NULL,    /* IFP_POLICY_PARITY_CONTROL */
    NULL,    /* IFP_POLICY_PARITY_STATUS */
    NULL,    /* IFP_POLICY_PARITY_STATUS_INTR */
    NULL,    /* IFP_POLICY_PARITY_STATUS_NACK */
    NULL,    /* IFP_POLICY_TABLE_PARITY_CONTROL */
    NULL,    /* IFP_POLICY_TABLE_PARITY_STATUS */
    NULL,    /* IFP_REDIRECTION_PROFILE_PARITY_CONTROL */
    NULL,    /* IFP_REDIRECTION_PROFILE_PARITY_STATUS_INTR */
    NULL,    /* IFP_REDIRECTION_PROFILE_PARITY_STATUS_NACK */
    NULL,    /* IFP_STORM_CONTROL_PARITY_CONTROL */
    NULL,    /* IFP_STORM_CONTROL_PARITY_STATUS */
    NULL,    /* IFP_STORM_CONTROL_PARITY_STATUS_INTR */
    NULL,    /* IFP_STORM_CONTROL_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_IGMP_MLD_PKT_CONTROL_BCM56624_A0r],
    NULL,    /* IGR_CONFIG */
    NULL,    /* IGR_DEBUG */
    NULL,    /* IGR_IPORT */
    NULL,    /* IGR_PORT */
    NULL,    /* IGR_VLAN_CONTROL */
    &soc_reg_list[SOC_REG_INT_IHG_LOOKUP_BCM56624_A0r],
    NULL,    /* IHIGIG_CONTROL */
    NULL,    /* IHOLD */
    NULL,    /* IHOLD0 */
    NULL,    /* IHOLD1 */
    NULL,    /* IHOLD2 */
    NULL,    /* IHOLD3 */
    NULL,    /* IHOLD4 */
    NULL,    /* IHOLD5 */
    NULL,    /* IHOLD6 */
    NULL,    /* IHOLD7 */
    NULL,    /* IHOLD8 */
    NULL,    /* IHOLD9 */
    NULL,    /* IHOLD10 */
    NULL,    /* IHOLD11 */
    NULL,    /* IHOLD12 */
    NULL,    /* IHOLD13 */
    NULL,    /* IHOLSTATUS */
    NULL,    /* IHOL_D0 */
    NULL,    /* IHOL_D1 */
    NULL,    /* IHOL_D2 */
    NULL,    /* IHOL_D3 */
    NULL,    /* IHOL_MH0 */
    NULL,    /* IHOL_MH1 */
    NULL,    /* IHOL_MH2 */
    NULL,    /* IHOL_RX_DA_LS */
    NULL,    /* IHOL_RX_DA_MS */
    NULL,    /* IHOL_RX_LENGTH_TYPE */
    NULL,    /* IHOL_RX_OPCODE */
    NULL,    /* IIBP_D0 */
    NULL,    /* IIBP_D1 */
    NULL,    /* IIBP_D2 */
    NULL,    /* IIBP_D3 */
    NULL,    /* IIBP_MH0 */
    NULL,    /* IIBP_MH1 */
    NULL,    /* IIBP_MH2 */
    NULL,    /* IIBP_RX_DA_LS */
    NULL,    /* IIBP_RX_DA_MS */
    NULL,    /* IIBP_RX_LENGTH_TYPE */
    NULL,    /* IIBP_RX_OPCODE */
    NULL,    /* IIF_ENTRY_SRCH_AVAIL */
    NULL,    /* IIMBP */
    NULL,    /* IIMRP */
    NULL,    /* IING_DBG */
    NULL,    /* IING_EGRMSKBMAP */
    &soc_reg_list[SOC_REG_INT_IING_EGRMSKBMAP_64r],
    &soc_reg_list[SOC_REG_INT_IIPMC_BCM56624_A0r],
    NULL,    /* IIPMC_TRUNK_BLOCK_MASK */
    NULL,    /* IIPPKTS */
    NULL,    /* IIRSEL_TM_REG_1 */
    NULL,    /* IKNOWN_MCAST_BLOCK_MASK */
    &soc_reg_list[SOC_REG_INT_IKNOWN_MCAST_BLOCK_MASK_64r],
    NULL,    /* IL2LU_TM_REG_1 */
    NULL,    /* IL2LU_WW_REG_1 */
    NULL,    /* IL2MC_TM_REG_1 */
    NULL,    /* IL3LU_TM_REG_1 */
    &soc_reg_list[SOC_REG_INT_IL3MC_ERBFIFO_STATUSr],
    &soc_reg_list[SOC_REG_INT_IL3MC_ERB_CTLr],
    &soc_reg_list[SOC_REG_INT_IL3MC_ERB_INTR_CLEARr],
    &soc_reg_list[SOC_REG_INT_IL3MC_ERB_INTR_ENABLEr],
    &soc_reg_list[SOC_REG_INT_IL3MC_ERB_INTR_STATUSr],
    &soc_reg_list[SOC_REG_INT_IL3MC_EXTFP_POLICY_DED_INFOr],
    &soc_reg_list[SOC_REG_INT_IL3MC_EXTFP_POLICY_SEC_INFOr],
    &soc_reg_list[SOC_REG_INT_IL3MC_FP0RSPFIFO_RS_CTLr],
    &soc_reg_list[SOC_REG_INT_IL3MC_FP0RSPFIFO_RS_STATUSr],
    &soc_reg_list[SOC_REG_INT_IL3MC_FP1RSPFIFO_RS_CTLr],
    &soc_reg_list[SOC_REG_INT_IL3MC_FP1RSPFIFO_RS_STATUSr],
    &soc_reg_list[SOC_REG_INT_IL3MC_FPCREQFIFO_WS_STATUSr],
    &soc_reg_list[SOC_REG_INT_IL3MC_IPCF_PTR_MISMATCH_INFOr],
    &soc_reg_list[SOC_REG_INT_IL3MC_L2L3RSPFIFO_RS_CTLr],
    &soc_reg_list[SOC_REG_INT_IL3MC_L2L3RSPFIFO_RS_STATUSr],
    NULL,    /* IL3MC_TM_REG_1 */
    NULL,    /* ILINK */
    NULL,    /* ILLEGAL_TYPE_CNT */
    NULL,    /* ILLEGAL_TYPE_CNT_CG0 */
    NULL,    /* ILLEGAL_TYPE_CNT_CG1 */
    NULL,    /* ILNKBLK */
    NULL,    /* ILOCAL_SW_DISABLE_DEFAULT_PBM */
    &soc_reg_list[SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBM_64r],
    NULL,    /* ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR */
    &soc_reg_list[SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r],
    NULL,    /* ILPM_TM_REG_1 */
    NULL,    /* ILPM_TM_REG_2 */
    &soc_reg_list[SOC_REG_INT_ILTOMC_BCM56624_A0r],
    NULL,    /* IMBP */
    NULL,    /* IMC_TRUNK_BLOCK_MASK */
    NULL,    /* IMIRROR */
    &soc_reg_list[SOC_REG_INT_IMIRROR_BITMAP_BCM56624_A0r],
    NULL,    /* IMIRROR_BITMAP_64 */
    NULL,    /* IMIRROR_BITMAP_PARITY_CONTROL */
    NULL,    /* IMIRROR_BITMAP_PARITY_STATUS_INTR */
    NULL,    /* IMIRROR_BITMAP_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_IMIRROR_CONTROL_BCM56624_A0r],
    NULL,    /* IMIRROR_DEST_BITMAP */
    &soc_reg_list[SOC_REG_INT_IMMU_FUSE_DEBUG0_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IMMU_FUSE_DEBUG1_BCM56624_A0r],
    NULL,    /* IMMU_FUSE_DEBUG2 */
    NULL,    /* IMODPORT_15_8 */
    NULL,    /* IMODPORT_23_16 */
    NULL,    /* IMODPORT_31_24 */
    NULL,    /* IMODPORT_39_32 */
    NULL,    /* IMODPORT_47_40 */
    NULL,    /* IMODPORT_55_48 */
    NULL,    /* IMODPORT_63_56 */
    NULL,    /* IMODPORT_7_0 */
    NULL,    /* IMRP */
    &soc_reg_list[SOC_REG_INT_IMRP4_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IMRP6_BCM56624_A0r],
    NULL,    /* IM_MTP_INDEX */
    NULL,    /* INGBUFFERTHRES */
    NULL,    /* INGCELLLIMITDISCARDCG0 */
    NULL,    /* INGCELLLIMITDISCARDCG1 */
    NULL,    /* INGCELLLIMITIBPCG0 */
    NULL,    /* INGCELLLIMITIBPCG1 */
    NULL,    /* INGLIMIT */
    NULL,    /* INGLIMITDISCARD */
    NULL,    /* INGLIMITRESET */
    NULL,    /* INGPKTLIMITSCOS */
    NULL,    /* INGRESS_DEBUG */
    NULL,    /* INGR_METER_CTRL */
    NULL,    /* INGR_METER_STATUS */
    NULL,    /* ING_BYPASS_CTRL */
    NULL,    /* ING_CNTL */
    NULL,    /* ING_CONFIG */
    &soc_reg_list[SOC_REG_INT_ING_CONFIG_64r],
    NULL,    /* ING_COS_MAP */
    &soc_reg_list[SOC_REG_INT_ING_COS_MODEr],
    NULL,    /* ING_CPUTOBMAP */
    NULL,    /* ING_CTRL */
    NULL,    /* ING_CTRL2 */
    NULL,    /* ING_DVP_PARITY_CONTROL */
    NULL,    /* ING_DVP_PARITY_STATUS_INTR */
    NULL,    /* ING_DVP_PARITY_STATUS_NACK */
    NULL,    /* ING_EAV_CLASS */
    NULL,    /* ING_EGRMSKBMAP */
    &soc_reg_list[SOC_REG_INT_ING_EGRMSKBMAP_64r],
    NULL,    /* ING_EGRMSKBMAP_PARITY_CONTROL */
    NULL,    /* ING_EGRMSKBMAP_PARITY_STATUS_INTR */
    NULL,    /* ING_EGRMSKBMAP_PARITY_STATUS_NACK */
    NULL,    /* ING_EN_EFILTER_BITMAP */
    &soc_reg_list[SOC_REG_INT_ING_EN_EFILTER_BITMAP_64r],
    NULL,    /* ING_EPC_LNKBMAP */
    &soc_reg_list[SOC_REG_INT_ING_EVENT_DEBUG_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_ING_EVENT_DEBUG_2r],
    NULL,    /* ING_EVENT_DEBUG_2_X */
    NULL,    /* ING_EVENT_DEBUG_2_Y */
    NULL,    /* ING_EVENT_DEBUG_X */
    NULL,    /* ING_EVENT_DEBUG_Y */
    NULL,    /* ING_HGTRUNK */
    &soc_reg_list[SOC_REG_INT_ING_HW_RESET_CONTROL_1_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_ING_HW_RESET_CONTROL_2_BCM56624_A0r],
    NULL,    /* ING_HW_RESET_CONTROL_2_X */
    NULL,    /* ING_HW_RESET_CONTROL_2_Y */
    &soc_reg_list[SOC_REG_INT_ING_IPFIX_CONFIGr],
    &soc_reg_list[SOC_REG_INT_ING_IPFIX_CURRENT_TIMEr],
    NULL,    /* ING_IPFIX_EOP_BUF_PARITY_CONTROL */
    NULL,    /* ING_IPFIX_EOP_BUF_PARITY_STATUS_INTR */
    NULL,    /* ING_IPFIX_EOP_BUF_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_ING_IPFIX_EXPORT_FIFO_COUNTERr],
    &soc_reg_list[SOC_REG_INT_ING_IPFIX_EXPORT_FIFO_PARITY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_ING_IPFIX_EXPORT_FIFO_PARITY_STATUSr],
    NULL,    /* ING_IPFIX_EXPORT_FIFO_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_ING_IPFIX_EXPORT_FIFO_READ_PTRr],
    &soc_reg_list[SOC_REG_INT_ING_IPFIX_EXPORT_FIFO_WRITE_PTRr],
    NULL,    /* ING_IPFIX_FLOW_PARITY_CONTROL */
    NULL,    /* ING_IPFIX_FLOW_PARITY_STATUS_INTR */
    NULL,    /* ING_IPFIX_FLOW_PARITY_STATUS_NACK */
    NULL,    /* ING_IPFIX_FLOW_RATE_CONTROL */
    &soc_reg_list[SOC_REG_INT_ING_IPFIX_HASH_CONTROLr],
    &soc_reg_list[SOC_REG_INT_ING_IPFIX_MAXIMUM_IDLE_AGE_SETr],
    NULL,    /* ING_IPFIX_MAXIMUM_LIVE_TIME_SET */
    &soc_reg_list[SOC_REG_INT_ING_IPFIX_MINIMUM_LIVE_TIME_SETr],
    NULL,    /* ING_IPFIX_MIRROR_CONTROL_64 */
    &soc_reg_list[SOC_REG_INT_ING_IPFIX_MISSED_BUCKET_FULL_COUNTr],
    &soc_reg_list[SOC_REG_INT_ING_IPFIX_MISSED_EXPORT_FULL_COUNTr],
    &soc_reg_list[SOC_REG_INT_ING_IPFIX_MISSED_PORT_LIMIT_COUNTr],
    &soc_reg_list[SOC_REG_INT_ING_IPFIX_PORT_CONFIGr],
    &soc_reg_list[SOC_REG_INT_ING_IPFIX_PORT_LIMIT_STATUSr],
    &soc_reg_list[SOC_REG_INT_ING_IPFIX_PORT_RECORD_COUNTr],
    &soc_reg_list[SOC_REG_INT_ING_IPFIX_PORT_RECORD_LIMIT_SETr],
    &soc_reg_list[SOC_REG_INT_ING_IPFIX_PORT_SAMPLING_COUNTERr],
    NULL,    /* ING_IPFIX_RAM_CONTROL */
    &soc_reg_list[SOC_REG_INT_ING_IPFIX_SAMPLING_LIMIT_SETr],
    &soc_reg_list[SOC_REG_INT_ING_IPFIX_SESSION_PARITY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_ING_IPFIX_SESSION_PARITY_STATUSr],
    NULL,    /* ING_IPFIX_SESSION_PARITY_STATUS_INTR_0 */
    NULL,    /* ING_IPFIX_SESSION_PARITY_STATUS_INTR_1 */
    NULL,    /* ING_IPFIX_SESSION_PARITY_STATUS_NACK_0 */
    NULL,    /* ING_IPFIX_SESSION_PARITY_STATUS_NACK_1 */
    &soc_reg_list[SOC_REG_INT_ING_IPMC_PTR_CTRL_BCM56624_A0r],
    NULL,    /* ING_L3_NEXT_HOP_DBGCTRL */
    NULL,    /* ING_L3_NEXT_HOP_DEBUG */
    &soc_reg_list[SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_STATUSr],
    NULL,    /* ING_L3_NEXT_HOP_PARITY_STATUS_INTR */
    NULL,    /* ING_L3_NEXT_HOP_PARITY_STATUS_NACK */
    NULL,    /* ING_MIRTOBMAP */
    &soc_reg_list[SOC_REG_INT_ING_MISC_CONFIG_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_ING_MISC_CONFIG2_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_ING_MISC_PORT_CONFIGr],
    &soc_reg_list[SOC_REG_INT_ING_MODMAP_CTRLr],
    &soc_reg_list[SOC_REG_INT_ING_MPLS_INNER_TPIDr],
    &soc_reg_list[SOC_REG_INT_ING_MPLS_TPIDr],
    &soc_reg_list[SOC_REG_INT_ING_MPLS_TPID_0r],
    &soc_reg_list[SOC_REG_INT_ING_MPLS_TPID_1r],
    &soc_reg_list[SOC_REG_INT_ING_MPLS_TPID_2r],
    &soc_reg_list[SOC_REG_INT_ING_MPLS_TPID_3r],
    &soc_reg_list[SOC_REG_INT_ING_OUTER_TPID_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_ING_OUTER_TPID_0_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_ING_OUTER_TPID_1_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_ING_OUTER_TPID_2_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_ING_OUTER_TPID_3_BCM56624_A0r],
    NULL,    /* ING_PORT_THROTTLE_CFG */
    NULL,    /* ING_PORT_THROTTLE_ENABLE_64 */
    NULL,    /* ING_PRI_CNG_MAP_PARITY_CONTROL */
    NULL,    /* ING_PRI_CNG_MAP_PARITY_STATUS_INTR */
    NULL,    /* ING_PRI_CNG_MAP_PARITY_STATUS_NACK */
    NULL,    /* ING_PRTTODEVID */
    NULL,    /* ING_PW_TERM_SEQ_NUM_PARITY_CONTROL */
    NULL,    /* ING_PW_TERM_SEQ_NUM_PARITY_STATUS_INTR */
    NULL,    /* ING_PW_TERM_SEQ_NUM_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_ING_Q_BEGIN_BCM56624_A0r],
    NULL,    /* ING_SERVICE_COUNTER_TABLE_PARITY_CONTROL */
    NULL,    /* ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTR */
    NULL,    /* ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACK */
    NULL,    /* ING_SRCMODFILTER */
    &soc_reg_list[SOC_REG_INT_ING_SYS_RSVD_VIDr],
    NULL,    /* ING_VINTF_COUNTER_TABLE_PARITY_CONTROL */
    NULL,    /* ING_VINTF_COUNTER_TABLE_PARITY_STATUS_INTR */
    NULL,    /* ING_VINTF_COUNTER_TABLE_PARITY_STATUS_NACK */
    NULL,    /* INITIAL_ING_L3_NEXT_HOP_PARITY_CONTROL */
    NULL,    /* INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_INITIAL_NHOP_PARITY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_INITIAL_NHOP_PARITY_STATUSr],
    NULL,    /* INITIAL_NHOP_PARITY_STATUS_INTR */
    NULL,    /* INITIAL_NHOP_PARITY_STATUS_NACK */
    NULL,    /* INIT_DONE_STATUS */
    NULL,    /* INI_ECMP_GRP_PARITY_CONTROL */
    NULL,    /* INI_ECMP_GRP_PARITY_STATUS_INTR */
    NULL,    /* INI_ECMP_GRP_PARITY_STATUS_NACK */
    NULL,    /* INI_L3_ECMP_PARITY_CONTROL */
    NULL,    /* INI_L3_ECMP_PARITY_STATUS_INTR */
    NULL,    /* INI_L3_ECMP_PARITY_STATUS_NACK */
    NULL,    /* INI_PROT_NHI_PARITY_CONTROL */
    NULL,    /* INI_PROT_NHI_PARITY_STATUS_INTR */
    NULL,    /* INI_PROT_NHI_PARITY_STATUS_NACK */
    NULL,    /* INONIP */
    NULL,    /* INPUT_PORT_RX_ENABLE */
    &soc_reg_list[SOC_REG_INT_INPUT_PORT_RX_ENABLE_64r],
    &soc_reg_list[SOC_REG_INT_IP0_BISRr],
    NULL,    /* IP0_BISR_REG */
    NULL,    /* IP0_EP_BISR_RD_DATA */
    &soc_reg_list[SOC_REG_INT_IP0_INTR_ENABLEr],
    &soc_reg_list[SOC_REG_INT_IP0_INTR_STATUSr],
    &soc_reg_list[SOC_REG_INT_IP1_BISRr],
    NULL,    /* IP1_BISR_RD_DATA */
    NULL,    /* IP1_BISR_REG */
    &soc_reg_list[SOC_REG_INT_IP1_INTR_ENABLEr],
    &soc_reg_list[SOC_REG_INT_IP1_INTR_STATUSr],
    NULL,    /* IP1_PARITY_INTR_STATUS */
    &soc_reg_list[SOC_REG_INT_IP2_BISRr],
    NULL,    /* IP2_BISR_RD_DATA */
    NULL,    /* IP2_BISR_REG */
    &soc_reg_list[SOC_REG_INT_IP2_INTR_ENABLEr],
    &soc_reg_list[SOC_REG_INT_IP2_INTR_STATUSr],
    NULL,    /* IP2_PARITY_INTR_STATUS */
    &soc_reg_list[SOC_REG_INT_IP3_BISRr],
    NULL,    /* IP3_BISR_REG */
    &soc_reg_list[SOC_REG_INT_IP3_INTR_ENABLEr],
    NULL,    /* IP3_INTR_ENABLE_1 */
    NULL,    /* IP3_INTR_ENABLE_2 */
    &soc_reg_list[SOC_REG_INT_IP3_INTR_STATUSr],
    NULL,    /* IP3_INTR_STATUS_1 */
    NULL,    /* IP3_INTR_STATUS_2 */
    NULL,    /* IP3_PARITY_INTR_STATUS */
    NULL,    /* IP4_BISR_REG */
    NULL,    /* IP4_PARITY_STATUS */
    NULL,    /* IPARS_TM_REG_1 */
    NULL,    /* IPAUSE_D0 */
    NULL,    /* IPAUSE_D1 */
    NULL,    /* IPAUSE_D2 */
    NULL,    /* IPAUSE_D3 */
    NULL,    /* IPAUSE_MH0 */
    NULL,    /* IPAUSE_MH1 */
    NULL,    /* IPAUSE_MH2 */
    NULL,    /* IPAUSE_RX_DA_LS */
    NULL,    /* IPAUSE_RX_DA_MS */
    NULL,    /* IPAUSE_RX_LENGTH_TYPE */
    NULL,    /* IPAUSE_RX_OPCODE */
    NULL,    /* IPAUSE_TX_PKT_XOFF_VAL */
    NULL,    /* IPAUSE_WATCHDOG_INIT_VAL */
    NULL,    /* IPAUSE_WATCHDOG_THRESH */
    NULL,    /* IPDISC */
    &soc_reg_list[SOC_REG_INT_IPFIX_AGE_CONTROLr],
    &soc_reg_list[SOC_REG_INT_IPFIX_RAM_CONTROLr],
    &soc_reg_list[SOC_REG_INT_IPG_HD_BKP_CNTLr],
    NULL,    /* IPIC_SPARE_REG0 */
    NULL,    /* IPIC_SPARE_REG1 */
    NULL,    /* IPIC_SPARE_REG2 */
    NULL,    /* IPIC_SPARE_REG3 */
    NULL,    /* IPIPE_PERR_CONTROL */
    &soc_reg_list[SOC_REG_INT_IPMCGROUPMEMDEBUG_BCM56624_A0r],
    NULL,    /* IPMCGROUPTBLMEMDEBUG */
    &soc_reg_list[SOC_REG_INT_IPMCIDXINCACONFIG_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IPMCIDXINCAEN_BCM56624_A0r],
    NULL,    /* IPMCIDXINCAEN_64 */
    &soc_reg_list[SOC_REG_INT_IPMCIDXINCBCONFIG_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IPMCIDXINCBEN_BCM56624_A0r],
    NULL,    /* IPMCIDXINCBEN_64 */
    &soc_reg_list[SOC_REG_INT_IPMCIDXINCCCONFIG_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IPMCIDXINCCEN_BCM56624_A0r],
    NULL,    /* IPMCIDXINCCEN_64 */
    NULL,    /* IPMCIDXINCCONFIG */
    NULL,    /* IPMCINTFTBLMEMDEBUG */
    &soc_reg_list[SOC_REG_INT_IPMCREPLICATIONCFGr],
    NULL,    /* IPMCREPLICATIONCFG0 */
    NULL,    /* IPMCREPLICATIONCFG1 */
    &soc_reg_list[SOC_REG_INT_IPMCREPLICATIONCOUNT_BCM56624_A0r],
    NULL,    /* IPMCREPLICATIONCOUNT0 */
    NULL,    /* IPMCREPLICATIONCOUNT1 */
    NULL,    /* IPMCREPOVERLMTPBM */
    NULL,    /* IPMCREP_SRCHFAIL */
    &soc_reg_list[SOC_REG_INT_IPMCREP_SRCHFAIL_64r],
    &soc_reg_list[SOC_REG_INT_IPMCVLANMEMDEBUG_BCM56624_A0r],
    NULL,    /* IPMC_ENTRY_V6 */
    NULL,    /* IPMC_ENTRY_V4_AVAIL */
    NULL,    /* IPMC_ENTRY_V4_BLKCNT */
    NULL,    /* IPMC_ENTRY_V6_AVAIL */
    NULL,    /* IPMC_ENTRY_V6_BLKCNT */
    NULL,    /* IPMC_ENTRY_VLD */
    NULL,    /* IPMC_L2_MTU */
    NULL,    /* IPMC_L2_MTU_0 */
    NULL,    /* IPMC_L2_MTU_1 */
    NULL,    /* IPMC_L2_MTU_2 */
    NULL,    /* IPMC_L2_MTU_3 */
    NULL,    /* IPMC_L2_MTU_4 */
    NULL,    /* IPMC_L2_MTU_5 */
    NULL,    /* IPMC_L2_MTU_6 */
    NULL,    /* IPMC_L2_MTU_7 */
    NULL,    /* IPMC_L3_MTU */
    NULL,    /* IPMC_L3_MTU_0 */
    NULL,    /* IPMC_L3_MTU_1 */
    NULL,    /* IPMC_L3_MTU_2 */
    NULL,    /* IPMC_L3_MTU_3 */
    NULL,    /* IPMC_L3_MTU_4 */
    NULL,    /* IPMC_L3_MTU_5 */
    NULL,    /* IPMC_L3_MTU_6 */
    NULL,    /* IPMC_L3_MTU_7 */
    NULL,    /* IPMC_MTU_CONFIG */
    NULL,    /* IPMC_TRUNK_BLOCK_MASK */
    NULL,    /* IPMC_V4_MAPPING_0 */
    NULL,    /* IPMC_V6_MAPPING_0 */
    NULL,    /* IPV4IPMCIDXINCCONFIG */
    NULL,    /* IPV6IPMCIDXINCCONFIG */
    &soc_reg_list[SOC_REG_INT_IPV6_MIN_FRAG_SIZEr],
    NULL,    /* IP_COUNTERS_PARITY_CONTROL */
    NULL,    /* IP_COUNTERS_PARITY_STATUS_INTR */
    NULL,    /* IP_COUNTERS_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_IR64_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IR127_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IR255_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IR511_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IR1023_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IR1518_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IR2047_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IR4095_BCM56624_A0r],
    NULL,    /* IR8191 */
    &soc_reg_list[SOC_REG_INT_IR9216_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IR16383_BCM56624_A0r],
    NULL,    /* IRAGE */
    &soc_reg_list[SOC_REG_INT_IRBCA_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IRBYT_BCM56624_A0r],
    NULL,    /* IRDISC */
    NULL,    /* IRDROP */
    &soc_reg_list[SOC_REG_INT_IRERBYT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IRERPKT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IRFCS_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IRFLR_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IRFRG_BCM56624_A0r],
    NULL,    /* IRHOL */
    NULL,    /* IRIBP */
    &soc_reg_list[SOC_REG_INT_IRJBR_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IRJUNK_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IRMAX_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IRMCA_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IRMEB_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IRMEG_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IROVR_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IRPKT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IRPOK_BCM56624_A0r],
    NULL,    /* IRPSE */
    NULL,    /* IRSEL_TM_REG_1 */
    &soc_reg_list[SOC_REG_INT_IRUC_BCM56624_A0r],
    NULL,    /* IRUCA */
    &soc_reg_list[SOC_REG_INT_IRUND_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IRXCF_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IRXPF_BCM56624_A0r],
    NULL,    /* IRXPP */
    &soc_reg_list[SOC_REG_INT_IRXUO_BCM56624_A0r],
    NULL,    /* ISDISC */
    NULL,    /* ISMODBLK */
    NULL,    /* ISTAT_CAUSE */
    NULL,    /* ISW1_TM_REG_1 */
    NULL,    /* ISW2_TM_REG_1 */
    &soc_reg_list[SOC_REG_INT_IT64_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IT127_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IT255_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IT511_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IT1023_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IT1518_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IT2047_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IT4095_BCM56624_A0r],
    NULL,    /* IT8191 */
    &soc_reg_list[SOC_REG_INT_IT9216_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_IT16383_BCM56624_A0r],
    NULL,    /* ITABRT */
    NULL,    /* ITAGE */
    &soc_reg_list[SOC_REG_INT_ITBCA_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_ITBYT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_ITERR_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_ITFCS_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_ITFRG_BCM56624_A0r],
    NULL,    /* ITHOL */
    NULL,    /* ITIBP */
    NULL,    /* ITIP */
    NULL,    /* ITIPD */
    &soc_reg_list[SOC_REG_INT_ITMAX_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_ITMCA_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_ITOVR_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_ITPKT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_ITPOKr],
    NULL,    /* ITPRG */
    NULL,    /* ITPSE */
    NULL,    /* ITR64 */
    NULL,    /* ITR127 */
    NULL,    /* ITR255 */
    NULL,    /* ITR511 */
    NULL,    /* ITR1023 */
    NULL,    /* ITR1522 */
    NULL,    /* ITRMAX */
    &soc_reg_list[SOC_REG_INT_ITUCr],
    NULL,    /* ITUCA */
    &soc_reg_list[SOC_REG_INT_ITUFL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_ITXPF_BCM56624_A0r],
    NULL,    /* ITXPP */
    NULL,    /* IUCAST */
    NULL,    /* IUMC_TRUNK_BLOCK_MASK */
    &soc_reg_list[SOC_REG_INT_IUNHGI_BCM56624_A0r],
    NULL,    /* IUNKHDR */
    NULL,    /* IUNKNOWN_MCAST_BLOCK_MASK */
    &soc_reg_list[SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_64r],
    NULL,    /* IUNKNOWN_MCAST_BLOCK_MASK_HI */
    NULL,    /* IUNKNOWN_OPCODE */
    NULL,    /* IUNKNOWN_OPCODE_HI */
    NULL,    /* IUNKNOWN_UCAST_BLOCK_MASK */
    &soc_reg_list[SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_64r],
    NULL,    /* IUNKNOWN_UCAST_BLOCK_MASK_HI */
    &soc_reg_list[SOC_REG_INT_IUNKOPC_BCM56624_A0r],
    NULL,    /* IUSER_TRUNK_HASH_SELECT */
    NULL,    /* IVLAN_CONTROL */
    NULL,    /* IVLAN_TM_REG_1 */
    NULL,    /* IVTX_ENTRY_SRCH_AVAIL */
    NULL,    /* IVXLT_TM_REG_1 */
    NULL,    /* IVXLT_TM_REG_2 */
    NULL,    /* KNOWN_MCAST_BLOCK_MASK */
    &soc_reg_list[SOC_REG_INT_KNOWN_MCAST_BLOCK_MASK_64r],
    NULL,    /* KNOWN_MCAST_BLOCK_MASK_PARITY_CONTROL */
    NULL,    /* KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTR */
    NULL,    /* KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_L2MC_DBGCTRL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_L2MC_PARITY_CONTROL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_L2MC_PARITY_STATUS_BCM56624_A0r],
    NULL,    /* L2MC_PARITY_STATUS_INTR */
    NULL,    /* L2MC_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_L2_AGE_DEBUG_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_L2_AGE_DEBUG_2r],
    &soc_reg_list[SOC_REG_INT_L2_AGE_TIMER_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_L2_AUX_HASH_CONTROL_BCM56624_A0r],
    NULL,    /* L2_ENTRY_ADDR_MASK */
    NULL,    /* L2_ENTRY_CONTROL */
    NULL,    /* L2_ENTRY_DBGCTRL0 */
    NULL,    /* L2_ENTRY_DBGCTRL1 */
    &soc_reg_list[SOC_REG_INT_L2_ENTRY_DBGCTRL_0r],
    &soc_reg_list[SOC_REG_INT_L2_ENTRY_DBGCTRL_1r],
    NULL,    /* L2_ENTRY_DBGCTRL_2 */
    NULL,    /* L2_ENTRY_DBGCTRL_3 */
    &soc_reg_list[SOC_REG_INT_L2_ENTRY_PARITY_CONTROL_BCM56624_A0r],
    NULL,    /* L2_ENTRY_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_L2_ENTRY_PARITY_STATUS_0r],
    &soc_reg_list[SOC_REG_INT_L2_ENTRY_PARITY_STATUS_1r],
    NULL,    /* L2_ENTRY_PARITY_STATUS_INTR_0 */
    NULL,    /* L2_ENTRY_PARITY_STATUS_INTR_1 */
    NULL,    /* L2_ENTRY_PARITY_STATUS_NACK_0 */
    NULL,    /* L2_ENTRY_PARITY_STATUS_NACK_1 */
    NULL,    /* L2_HITDA_DBGCTRL */
    NULL,    /* L2_HITSA_DBGCTRL */
    NULL,    /* L2_HIT_CONTROL */
    &soc_reg_list[SOC_REG_INT_L2_HIT_DBGCTRL_BCM56624_A0r],
    NULL,    /* L2_IS */
    &soc_reg_list[SOC_REG_INT_L2_LEARN_CONTROLr],
    &soc_reg_list[SOC_REG_INT_L2_MOD_FIFO_CNT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_L2_MOD_FIFO_DBGCTRLr],
    NULL,    /* L2_MOD_FIFO_PARITY_CONTROL */
    NULL,    /* L2_MOD_FIFO_PARITY_STATUS_INTR */
    NULL,    /* L2_MOD_FIFO_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_L2_MOD_FIFO_RD_PTRr],
    NULL,    /* L2_MOD_FIFO_STATUS */
    &soc_reg_list[SOC_REG_INT_L2_MOD_FIFO_WR_PTRr],
    NULL,    /* L2_PP_CT */
    NULL,    /* L2_PP_SAM */
    &soc_reg_list[SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_CONFIGr],
    NULL,    /* L2_USER_ENTRY_CAM_BIST_CONTROL */
    &soc_reg_list[SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBGCTRLr],
    &soc_reg_list[SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBG_DATAr],
    NULL,    /* L2_USER_ENTRY_CAM_BIST_ENABLE */
    NULL,    /* L2_USER_ENTRY_CAM_BIST_S10_STATUS */
    NULL,    /* L2_USER_ENTRY_CAM_BIST_S2_STATUS */
    NULL,    /* L2_USER_ENTRY_CAM_BIST_S3_STATUS */
    NULL,    /* L2_USER_ENTRY_CAM_BIST_S5_STATUS */
    NULL,    /* L2_USER_ENTRY_CAM_BIST_S6_STATUS */
    NULL,    /* L2_USER_ENTRY_CAM_BIST_S8_STATUS */
    &soc_reg_list[SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_STATUS_BCM56624_A0r],
    NULL,    /* L2_USER_ENTRY_CAM_CONTROL */
    &soc_reg_list[SOC_REG_INT_L2_USER_ENTRY_CAM_DBGCTRL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_L2_USER_ENTRY_DATA_DBGCTRL_BCM56624_A0r],
    NULL,    /* L2_USER_ENTRY_DATA_PARITY_CONTROL */
    NULL,    /* L2_USER_ENTRY_DATA_PARITY_STATUS_INTR */
    NULL,    /* L2_USER_ENTRY_DATA_PARITY_STATUS_NACK */
    NULL,    /* L2_USER_ENTRY_DBGCTRL */
    NULL,    /* L2_USER_SAM */
    &soc_reg_list[SOC_REG_INT_L3MC_DBGCTRL_BCM56624_A0r],
    NULL,    /* L3MC_PARITY_CONTROL */
    NULL,    /* L3MC_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_L3_AUX_HASH_CONTROL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_128_CAM_BIST_CONFIGr],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_128_CAM_BIST_CONTROLr],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_128_CAM_BIST_DBG_DATAr],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_128_CAM_BIST_STATUSr],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_128_CAM_DBGCTRLr],
    NULL,    /* L3_DEFIP_128_CAM_DBGCTRL0 */
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_128_CAM_ENABLEr],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_128_DATA_DBGCTRLr],
    NULL,    /* L3_DEFIP_128_DATA_PARITY_CONTROL */
    NULL,    /* L3_DEFIP_128_DATA_PARITY_STATUS_INTR */
    NULL,    /* L3_DEFIP_128_DATA_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_CAM_BIST_CONFIGr],
    NULL,    /* L3_DEFIP_CAM_BIST_CONTROL */
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_CAM_BIST_DBGCTRLr],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_CAM_BIST_DBG_DATAr],
    NULL,    /* L3_DEFIP_CAM_BIST_S10_STATUS */
    NULL,    /* L3_DEFIP_CAM_BIST_S12_STATUS */
    NULL,    /* L3_DEFIP_CAM_BIST_S2_STATUS */
    NULL,    /* L3_DEFIP_CAM_BIST_S3_STATUS */
    NULL,    /* L3_DEFIP_CAM_BIST_S5_STATUS */
    NULL,    /* L3_DEFIP_CAM_BIST_S6_STATUS */
    NULL,    /* L3_DEFIP_CAM_BIST_S8_STATUS */
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_CAM_BIST_STATUS_BCM56624_A0r],
    NULL,    /* L3_DEFIP_CAM_CONTROL0 */
    NULL,    /* L3_DEFIP_CAM_CONTROL1 */
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL0_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL1_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL2r],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL3r],
    NULL,    /* L3_DEFIP_CAM_DEBUG_DATA_0 */
    NULL,    /* L3_DEFIP_CAM_DEBUG_DATA_1 */
    NULL,    /* L3_DEFIP_CAM_DEBUG_DATA_2 */
    NULL,    /* L3_DEFIP_CAM_DEBUG_SEND */
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_CAM_ENABLE_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_BCM56624_A0r],
    NULL,    /* L3_DEFIP_DATA_PARITY_CONTROL */
    NULL,    /* L3_DEFIP_DATA_PARITY_STATUS_INTR */
    NULL,    /* L3_DEFIP_DATA_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_PARITY_CONTROL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_PARITY_STATUS_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_L3_DEFIP_RPF_CONTROL_BCM56624_A0r],
    NULL,    /* L3_ECMP_DBGCTRL */
    NULL,    /* L3_ECMP_GROUP_PARITY_CONTROL */
    NULL,    /* L3_ECMP_GROUP_PARITY_STATUS_INTR */
    NULL,    /* L3_ECMP_GROUP_PARITY_STATUS_NACK */
    NULL,    /* L3_ECMP_PARITY_CONTROL */
    NULL,    /* L3_ECMP_PARITY_STATUS_INTR */
    NULL,    /* L3_ECMP_PARITY_STATUS_NACK */
    NULL,    /* L3_ENTRY_ADDR_MASK */
    NULL,    /* L3_ENTRY_CONTROL */
    &soc_reg_list[SOC_REG_INT_L3_ENTRY_DBGCTRL0_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_L3_ENTRY_DBGCTRL1_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_L3_ENTRY_PARITY_CONTROL_BCM56624_A0r],
    NULL,    /* L3_ENTRY_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_L3_ENTRY_PARITY_STATUS_0r],
    &soc_reg_list[SOC_REG_INT_L3_ENTRY_PARITY_STATUS_1r],
    NULL,    /* L3_ENTRY_PARITY_STATUS_INTR_0 */
    NULL,    /* L3_ENTRY_PARITY_STATUS_INTR_1 */
    NULL,    /* L3_ENTRY_PARITY_STATUS_NACK_0 */
    NULL,    /* L3_ENTRY_PARITY_STATUS_NACK_1 */
    NULL,    /* L3_HIT_DEBUG */
    &soc_reg_list[SOC_REG_INT_L3_IIF_PARITY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_L3_IIF_PARITY_STATUSr],
    NULL,    /* L3_IIF_PARITY_STATUS_INTR */
    NULL,    /* L3_IIF_PARITY_STATUS_NACK */
    NULL,    /* L3_IPMC_1_PARITY_CONTROL */
    NULL,    /* L3_IPMC_1_PARITY_STATUS_INTR */
    NULL,    /* L3_IPMC_1_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_L3_IPMC_PARITY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_L3_IPMC_PARITY_STATUSr],
    NULL,    /* L3_IPMC_PARITY_STATUS_INTR */
    NULL,    /* L3_IPMC_PARITY_STATUS_NACK */
    NULL,    /* L3_IPMC_REMAP_PARITY_CONTROL */
    NULL,    /* L3_IPMC_REMAP_PARITY_STATUS_INTR */
    NULL,    /* L3_IPMC_REMAP_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_L3_MTU_VALUES_PARITY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_L3_MTU_VALUES_PARITY_STATUSr],
    NULL,    /* L3_MTU_VALUES_PARITY_STATUS_INTR */
    NULL,    /* L3_MTU_VALUES_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_L3_TUNNEL_CAM_BIST_CONFIGr],
    &soc_reg_list[SOC_REG_INT_L3_TUNNEL_CAM_BIST_DBG_DATAr],
    NULL,    /* L3_TUNNEL_CAM_BIST_S10_STATUS */
    NULL,    /* L3_TUNNEL_CAM_BIST_S2_STATUS */
    NULL,    /* L3_TUNNEL_CAM_BIST_S3_STATUS */
    NULL,    /* L3_TUNNEL_CAM_BIST_S5_STATUS */
    NULL,    /* L3_TUNNEL_CAM_BIST_S6_STATUS */
    NULL,    /* L3_TUNNEL_CAM_BIST_S8_STATUS */
    &soc_reg_list[SOC_REG_INT_L3_TUNNEL_CAM_BIST_STATUS_BCM56624_A0r],
    NULL,    /* L3_TUNNEL_CAM_CONTROL */
    &soc_reg_list[SOC_REG_INT_L3_TUNNEL_CAM_DBGCTRL_BCM56624_A0r],
    NULL,    /* L3_TUNNEL_DATA_ONLY_PARITY_CONTROL */
    NULL,    /* L3_TUNNEL_DATA_ONLY_PARITY_STATUS */
    NULL,    /* L3_TUNNEL_PARITY_CONTROL */
    NULL,    /* L3_TUNNEL_PARITY_STATUS_INTR */
    NULL,    /* L3_TUNNEL_PARITY_STATUS_NACK */
    NULL,    /* LINK_STATUS */
    &soc_reg_list[SOC_REG_INT_LINK_STATUS_64r],
    NULL,    /* LLC_MATCH */
    NULL,    /* LMEP_COMMON_1 */
    NULL,    /* LMEP_COMMON_2 */
    NULL,    /* LMEP_PARITY_CONTROL */
    NULL,    /* LMEP_PARITY_STATUS */
    NULL,    /* LMEP_PARITY_STATUS_INTR */
    NULL,    /* LMEP_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_LOCAL_SW_DISABLE_CTRLr],
    NULL,    /* LOCAL_SW_DISABLE_DEFAULT_PBM */
    &soc_reg_list[SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_64r],
    NULL,    /* LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR */
    &soc_reg_list[SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r],
    NULL,    /* LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_CONTROL */
    NULL,    /* LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_INTR */
    NULL,    /* LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_NACK */
    NULL,    /* LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_CONTROL */
    NULL,    /* LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_INTR */
    NULL,    /* LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_NACK */
    NULL,    /* LPM_DUP_MAPPING_0 */
    NULL,    /* LPM_DUP_MAPPING_1 */
    NULL,    /* LPM_END_OVRD */
    NULL,    /* LPM_ENTRY_DUP */
    NULL,    /* LPM_ENTRY_DUP_AVAIL */
    NULL,    /* LPM_ENTRY_DUP_BLKCNT */
    NULL,    /* LPM_ENTRY_SRCH_AVAIL */
    NULL,    /* LPM_ENTRY_SRCH_BLKCNT */
    NULL,    /* LPM_ENTRY_VLD */
    NULL,    /* LPM_SRCH_MAPPING_0 */
    NULL,    /* LPM_SRCH_MAPPING_1 */
    NULL,    /* LPM_START_OVRD */
    NULL,    /* LPM_TOTAL_OVRD */
    NULL,    /* LPORT_ECC_CONTROL */
    NULL,    /* LPORT_ECC_STATUS_INTR */
    NULL,    /* LPORT_ECC_STATUS_NACK */
    NULL,    /* LWMCOSCELLSETLIMIT */
    NULL,    /* MACSEC_CNTRL */
    NULL,    /* MACSEC_PROG_TX_CRC */
    &soc_reg_list[SOC_REG_INT_MAC_0r],
    &soc_reg_list[SOC_REG_INT_MAC_1r],
    NULL,    /* MAC_BLOCK_TABLE */
    NULL,    /* MAC_BLOCK_TABLE_PARITY_CONTROL */
    NULL,    /* MAC_BLOCK_TABLE_PARITY_STATUS_INTR */
    NULL,    /* MAC_BLOCK_TABLE_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_MAC_CNTMAXSZ_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_MAC_CORESPARE0_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_MAC_CTRL_BCM56624_A0r],
    NULL,    /* MAC_HCFC_CTRL */
    NULL,    /* MAC_HCFC_STATUS */
    NULL,    /* MAC_LIMIT_CONFIG */
    NULL,    /* MAC_LIMIT_ENABLE */
    &soc_reg_list[SOC_REG_INT_MAC_LIMIT_RAM_DBGCTRLr],
    &soc_reg_list[SOC_REG_INT_MAC_MODEr],
    NULL,    /* MAC_PFC_COS0_XOFF_CNT */
    NULL,    /* MAC_PFC_COS10_XOFF_CNT */
    NULL,    /* MAC_PFC_COS11_XOFF_CNT */
    NULL,    /* MAC_PFC_COS12_XOFF_CNT */
    NULL,    /* MAC_PFC_COS13_XOFF_CNT */
    NULL,    /* MAC_PFC_COS14_XOFF_CNT */
    NULL,    /* MAC_PFC_COS15_XOFF_CNT */
    NULL,    /* MAC_PFC_COS1_XOFF_CNT */
    NULL,    /* MAC_PFC_COS2_XOFF_CNT */
    NULL,    /* MAC_PFC_COS3_XOFF_CNT */
    NULL,    /* MAC_PFC_COS4_XOFF_CNT */
    NULL,    /* MAC_PFC_COS5_XOFF_CNT */
    NULL,    /* MAC_PFC_COS6_XOFF_CNT */
    NULL,    /* MAC_PFC_COS7_XOFF_CNT */
    NULL,    /* MAC_PFC_COS8_XOFF_CNT */
    NULL,    /* MAC_PFC_COS9_XOFF_CNT */
    NULL,    /* MAC_PFC_CTRL */
    NULL,    /* MAC_PFC_DA */
    NULL,    /* MAC_PFC_DA_0 */
    NULL,    /* MAC_PFC_DA_1 */
    NULL,    /* MAC_PFC_FIELD */
    NULL,    /* MAC_PFC_OPCODE */
    NULL,    /* MAC_PFC_REFRESH_CTRL */
    NULL,    /* MAC_PFC_TYPE */
    &soc_reg_list[SOC_REG_INT_MAC_RXCTRL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_MAC_RXLLFCMSGCNT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_MAC_RXLLFCMSGFLDS_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_MAC_RXLSSCTRL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_MAC_RXLSSSTAT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_MAC_RXMACSA_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_MAC_RXMAXSZ_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_MAC_RXMUXCTRL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_MAC_RXSPARE0_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_MAC_TXCTRL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_MAC_TXLLFCCTRL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_MAC_TXLLFCMSGFLDS_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_MAC_TXMACSA_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_MAC_TXMAXSZ_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_MAC_TXMUXCTRL_BCM56624_A0r],
    NULL,    /* MAC_TXPPPCTRL */
    &soc_reg_list[SOC_REG_INT_MAC_TXPSETHR_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_MAC_TXSPARE0_BCM56624_A0r],
    NULL,    /* MAC_TXTIMESTAMPFIFOREAD */
    NULL,    /* MAC_TXTIMESTAMPFIFOSTATUS */
    NULL,    /* MAC_TX_STATUS */
    &soc_reg_list[SOC_REG_INT_MAC_XGXS_CTRL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_MAC_XGXS_STAT_BCM56624_A0r],
    NULL,    /* MAID_PARITY_CONTROL */
    NULL,    /* MAID_PARITY_STATUS_INTR */
    NULL,    /* MAID_PARITY_STATUS_NACK */
    NULL,    /* MAID_REDUCTION_PARITY_CONTROL */
    NULL,    /* MAID_REDUCTION_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_MAXBUCKET_BCM56624_A0r],
    NULL,    /* MAXBUCKETCONFIG */
    NULL,    /* MAXBUCKETCONFIG1 */
    &soc_reg_list[SOC_REG_INT_MAXBUCKETCONFIG_64r],
    NULL,    /* MAXBUCKETMEMDEBUG */
    NULL,    /* MAXBWCOMMITMENT */
    NULL,    /* MAXFR */
    NULL,    /* MA_INDEX_PARITY_CONTROL */
    NULL,    /* MA_INDEX_PARITY_STATUS */
    NULL,    /* MA_INDEX_PARITY_STATUS_INTR */
    NULL,    /* MA_INDEX_PARITY_STATUS_NACK */
    NULL,    /* MA_STATE_PARITY_CONTROL */
    NULL,    /* MA_STATE_PARITY_STATUS */
    NULL,    /* MA_STATE_PARITY_STATUS_INTR */
    NULL,    /* MA_STATE_PARITY_STATUS_NACK */
    NULL,    /* MCAST_RATE_CONTROL */
    NULL,    /* MCAST_RATE_CONTROL_M0 */
    NULL,    /* MCAST_RATE_CONTROL_M1 */
    NULL,    /* MCAST_STORM_CONTROL */
    NULL,    /* MCU_CHN0_ARB_STATE_1 */
    NULL,    /* MCU_CHN0_ARB_STATE_2 */
    NULL,    /* MCU_CHN0_AREF */
    NULL,    /* MCU_CHN0_AREF_STATE */
    NULL,    /* MCU_CHN0_ATE_CTRL */
    NULL,    /* MCU_CHN0_ATE_STS1 */
    NULL,    /* MCU_CHN0_ATE_STS2 */
    NULL,    /* MCU_CHN0_BIST_CTRL */
    NULL,    /* MCU_CHN0_CMDQ_STATE */
    NULL,    /* MCU_CHN0_CONFIG */
    NULL,    /* MCU_CHN0_CONFIG_32 */
    NULL,    /* MCU_CHN0_CPUREQ_STATE */
    NULL,    /* MCU_CHN0_CTL */
    NULL,    /* MCU_CHN0_CTL_STATE */
    NULL,    /* MCU_CHN0_CTS_STATE */
    NULL,    /* MCU_CHN0_DDR_REG1 */
    NULL,    /* MCU_CHN0_DDR_REG2 */
    NULL,    /* MCU_CHN0_DDR_REG3 */
    NULL,    /* MCU_CHN0_DDR_STS1 */
    NULL,    /* MCU_CHN0_DDR_STS2 */
    NULL,    /* MCU_CHN0_DEBUG_CMDQ */
    NULL,    /* MCU_CHN0_DEBUG_CTRL */
    NULL,    /* MCU_CHN0_DEBUG_RTQ */
    NULL,    /* MCU_CHN0_DEBUG_WDQ */
    NULL,    /* MCU_CHN0_DELAY_CTL */
    NULL,    /* MCU_CHN0_EXT_MODEREG_FC */
    NULL,    /* MCU_CHN0_INIT_STATE */
    NULL,    /* MCU_CHN0_MEM_CMD */
    NULL,    /* MCU_CHN0_MODE */
    NULL,    /* MCU_CHN0_MODEREG_FC */
    NULL,    /* MCU_CHN0_MODEREG_RL */
    NULL,    /* MCU_CHN0_MRS_CTRL */
    NULL,    /* MCU_CHN0_PAD_CTL */
    NULL,    /* MCU_CHN0_RDRTNQ_STATE_1 */
    NULL,    /* MCU_CHN0_RDRTNQ_STATE_2 */
    NULL,    /* MCU_CHN0_RDRTNQ_STATE_3 */
    NULL,    /* MCU_CHN0_RDRTNQ_STATE_4 */
    NULL,    /* MCU_CHN0_REQ_CMD */
    NULL,    /* MCU_CHN0_REQ_DESCP */
    NULL,    /* MCU_CHN0_TIMING */
    NULL,    /* MCU_CHN0_TIMING_32 */
    NULL,    /* MCU_CHN0_WRDATAQ_STATE_1 */
    NULL,    /* MCU_CHN0_WRDATAQ_STATE_2 */
    NULL,    /* MCU_CHN1_ARB_STATE_1 */
    NULL,    /* MCU_CHN1_ARB_STATE_2 */
    NULL,    /* MCU_CHN1_AREF */
    NULL,    /* MCU_CHN1_AREF_STATE */
    NULL,    /* MCU_CHN1_ATE_CTRL */
    NULL,    /* MCU_CHN1_ATE_STS1 */
    NULL,    /* MCU_CHN1_ATE_STS2 */
    NULL,    /* MCU_CHN1_BIST_CTRL */
    NULL,    /* MCU_CHN1_CMDQ_STATE */
    NULL,    /* MCU_CHN1_CONFIG */
    NULL,    /* MCU_CHN1_CONFIG_32 */
    NULL,    /* MCU_CHN1_CPUREQ_STATE */
    NULL,    /* MCU_CHN1_CTL */
    NULL,    /* MCU_CHN1_CTL_STATE */
    NULL,    /* MCU_CHN1_CTS_STATE */
    NULL,    /* MCU_CHN1_DDR_REG1 */
    NULL,    /* MCU_CHN1_DDR_REG2 */
    NULL,    /* MCU_CHN1_DDR_REG3 */
    NULL,    /* MCU_CHN1_DDR_STS1 */
    NULL,    /* MCU_CHN1_DDR_STS2 */
    NULL,    /* MCU_CHN1_DEBUG_CMDQ */
    NULL,    /* MCU_CHN1_DEBUG_CTRL */
    NULL,    /* MCU_CHN1_DEBUG_RTQ */
    NULL,    /* MCU_CHN1_DEBUG_WDQ */
    NULL,    /* MCU_CHN1_DELAY_CTL */
    NULL,    /* MCU_CHN1_EXT_MODEREG_FC */
    NULL,    /* MCU_CHN1_INIT_STATE */
    NULL,    /* MCU_CHN1_MEM_CMD */
    NULL,    /* MCU_CHN1_MODE */
    NULL,    /* MCU_CHN1_MODEREG_FC */
    NULL,    /* MCU_CHN1_MODEREG_RL */
    NULL,    /* MCU_CHN1_MRS_CTRL */
    NULL,    /* MCU_CHN1_PAD_CTL */
    NULL,    /* MCU_CHN1_RDRTNQ_STATE_1 */
    NULL,    /* MCU_CHN1_RDRTNQ_STATE_2 */
    NULL,    /* MCU_CHN1_RDRTNQ_STATE_3 */
    NULL,    /* MCU_CHN1_RDRTNQ_STATE_4 */
    NULL,    /* MCU_CHN1_REQ_CMD */
    NULL,    /* MCU_CHN1_REQ_DESCP */
    NULL,    /* MCU_CHN1_TIMING */
    NULL,    /* MCU_CHN1_TIMING_32 */
    NULL,    /* MCU_CHN1_WRDATAQ_STATE_1 */
    NULL,    /* MCU_CHN1_WRDATAQ_STATE_2 */
    NULL,    /* MCU_CHN2_ARB_STATE_1 */
    NULL,    /* MCU_CHN2_ARB_STATE_2 */
    NULL,    /* MCU_CHN2_AREF_STATE */
    NULL,    /* MCU_CHN2_CMDQ_STATE */
    NULL,    /* MCU_CHN2_CONFIG */
    NULL,    /* MCU_CHN2_CPUREQ_STATE */
    NULL,    /* MCU_CHN2_CTL */
    NULL,    /* MCU_CHN2_CTL_STATE */
    NULL,    /* MCU_CHN2_CTS_STATE */
    NULL,    /* MCU_CHN2_DELAY_CTL */
    NULL,    /* MCU_CHN2_INIT_STATE */
    NULL,    /* MCU_CHN2_MEM_CMD */
    NULL,    /* MCU_CHN2_MODE */
    NULL,    /* MCU_CHN2_PAD_CTL */
    NULL,    /* MCU_CHN2_RDRTNQ_STATE_1 */
    NULL,    /* MCU_CHN2_RDRTNQ_STATE_2 */
    NULL,    /* MCU_CHN2_RDRTNQ_STATE_3 */
    NULL,    /* MCU_CHN2_RDRTNQ_STATE_4 */
    NULL,    /* MCU_CHN2_TIMING */
    NULL,    /* MCU_CHN2_WRDATAQ_STATE_1 */
    NULL,    /* MCU_CHN2_WRDATAQ_STATE_2 */
    NULL,    /* MCU_CHN3_ARB_STATE_1 */
    NULL,    /* MCU_CHN3_ARB_STATE_2 */
    NULL,    /* MCU_CHN3_AREF_STATE */
    NULL,    /* MCU_CHN3_CMDQ_STATE */
    NULL,    /* MCU_CHN3_CONFIG */
    NULL,    /* MCU_CHN3_CPUREQ_STATE */
    NULL,    /* MCU_CHN3_CTL */
    NULL,    /* MCU_CHN3_CTL_STATE */
    NULL,    /* MCU_CHN3_CTS_STATE */
    NULL,    /* MCU_CHN3_DELAY_CTL */
    NULL,    /* MCU_CHN3_INIT_STATE */
    NULL,    /* MCU_CHN3_MEM_CMD */
    NULL,    /* MCU_CHN3_MODE */
    NULL,    /* MCU_CHN3_PAD_CTL */
    NULL,    /* MCU_CHN3_RDRTNQ_STATE_1 */
    NULL,    /* MCU_CHN3_RDRTNQ_STATE_2 */
    NULL,    /* MCU_CHN3_RDRTNQ_STATE_3 */
    NULL,    /* MCU_CHN3_RDRTNQ_STATE_4 */
    NULL,    /* MCU_CHN3_TIMING */
    NULL,    /* MCU_CHN3_WRDATAQ_STATE_1 */
    NULL,    /* MCU_CHN3_WRDATAQ_STATE_2 */
    NULL,    /* MCU_DLL_CONTROL */
    NULL,    /* MCU_DLL_STATUS */
    NULL,    /* MCU_IS */
    NULL,    /* MCU_MAIN_CONFIG */
    NULL,    /* MCU_MAIN_CONTROL */
    NULL,    /* MCU_MAIN_STATUS */
    NULL,    /* MCU_PLL_CONTROL */
    NULL,    /* MCU_PLL_STATUS */
    &soc_reg_list[SOC_REG_INT_MC_CONTROL_1_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_MC_CONTROL_2_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_MC_CONTROL_3_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_MC_CONTROL_4_BCM56624_A0r],
    NULL,    /* MC_CONTROL_5 */
    NULL,    /* MC_TRUNK_BLOCK_MASK */
    NULL,    /* MEM0DLY */
    NULL,    /* MEM1DLY */
    &soc_reg_list[SOC_REG_INT_MEM1_IPMCGRP_TBL_PARITYERRORPTR_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_MEM1_IPMCGRP_TBL_PARITYERROR_STATUS_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_MEM1_IPMCVLAN_TBL_PARITYERRORPTR_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_MEM1_IPMCVLAN_TBL_PARITYERROR_STATUS_BCM56624_A0r],
    NULL,    /* MEMCONFIG */
    NULL,    /* MEMFAILINTMASK */
    NULL,    /* MEMFAILINTSTATUS */
    NULL,    /* MEMFAILMSGBITMAP */
    NULL,    /* MEMFAILMSGCOUNT */
    NULL,    /* MEMORYERRORCNT */
    NULL,    /* MEMORYERRORCNTCH */
    NULL,    /* MEMORYPTRERRORCNTCH */
    &soc_reg_list[SOC_REG_INT_MEM_FAIL_INT_CTRr],
    &soc_reg_list[SOC_REG_INT_MEM_FAIL_INT_EN_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_MEM_FAIL_INT_STAT_BCM56624_A0r],
    NULL,    /* METER_ATTRIBUTES */
    NULL,    /* METER_CTL */
    NULL,    /* METER_DEF0_0 */
    NULL,    /* METER_DEF0_1 */
    NULL,    /* METER_DEF1_0 */
    NULL,    /* METER_DEF1_1 */
    NULL,    /* METER_DEF2_0 */
    NULL,    /* METER_DEF2_1 */
    NULL,    /* METER_DEF3_0 */
    NULL,    /* METER_DEF3_1 */
    NULL,    /* METER_DEF4_0 */
    NULL,    /* METER_DEF4_1 */
    NULL,    /* METER_DEF5_0 */
    NULL,    /* METER_DEF5_1 */
    NULL,    /* METER_DEF6_0 */
    NULL,    /* METER_DEF6_1 */
    NULL,    /* METER_DEF7_0 */
    NULL,    /* METER_DEF7_1 */
    NULL,    /* MIBPSTAT */
    NULL,    /* MIM_ETHERTYPE */
    NULL,    /* MIM_LIP_2_LEP_FC_EN */
    &soc_reg_list[SOC_REG_INT_MINBUCKET_BCM56624_A0r],
    NULL,    /* MINBUCKETCONFIG */
    NULL,    /* MINBUCKETCONFIG1 */
    &soc_reg_list[SOC_REG_INT_MINBUCKETCONFIG_64r],
    NULL,    /* MINBUCKETCOS0CONFIG */
    NULL,    /* MINBUCKETCOS1CONFIG */
    NULL,    /* MINBUCKETCOS2CONFIG */
    NULL,    /* MINBUCKETCOS3CONFIG */
    NULL,    /* MINBUCKETMEMDEBUG */
    NULL,    /* MINBWGUARANTEE */
    &soc_reg_list[SOC_REG_INT_MINSPCONFIG_BCM56624_A0r],
    NULL,    /* MINSPCONFIG_CPU */
    &soc_reg_list[SOC_REG_INT_MIRROR_CONTROL_BCM56624_A0r],
    NULL,    /* MIRROR_DEST_BITMAP */
    NULL,    /* MIRROR_SELECT */
    &soc_reg_list[SOC_REG_INT_MISCCONFIG_BCM56624_A0r],
    NULL,    /* MISCCONFIG_2 */
    NULL,    /* MMRP_CONTROL_1 */
    NULL,    /* MMRP_CONTROL_2 */
    NULL,    /* MMU0_FUSE_DEBUG */
    NULL,    /* MMU1_FUSE_DEBUG */
    NULL,    /* MMUBISRDBGRDDATA */
    NULL,    /* MMUEAVENABLE */
    NULL,    /* MMUECCOVERRIDE */
    NULL,    /* MMUFLUSHCONTROL */
    NULL,    /* MMUMBISTEN */
    NULL,    /* MMUMBISTSTATUS */
    NULL,    /* MMUPORTENABLE */
    NULL,    /* MMUPORTENABLEMOD0 */
    NULL,    /* MMUPORTENABLEMOD1 */
    NULL,    /* MMUPORTENABLE_HI */
    NULL,    /* MMUPORTSTOREENABLE */
    NULL,    /* MMUPORTSTOREENABLEMOD0 */
    NULL,    /* MMUPORTSTOREENABLEMOD1 */
    NULL,    /* MMUPORTTXENABLE */
    NULL,    /* MMUPORTTXENABLE_HI */
    NULL,    /* MMU_CELLCNTCOS */
    NULL,    /* MMU_CELLCNTING */
    NULL,    /* MMU_CELLCNTTOTAL */
    NULL,    /* MMU_CELLLMTCOS */
    NULL,    /* MMU_CELLLMTCOS_LOWER */
    NULL,    /* MMU_CELLLMTCOS_UPPER */
    NULL,    /* MMU_CELLLMTING */
    NULL,    /* MMU_CELLLMTTOTAL */
    NULL,    /* MMU_CELLLMTTOTAL_LOWER */
    NULL,    /* MMU_CELLLMTTOTAL_UPPER */
    NULL,    /* MMU_CFG */
    NULL,    /* MMU_EGR_CTRL */
    NULL,    /* MMU_EGR_PARAD */
    NULL,    /* MMU_EGS_PRIMOD */
    NULL,    /* MMU_EGS_WGTCOS */
    NULL,    /* MMU_ERRSTAT */
    NULL,    /* MMU_ERR_VECTOR */
    NULL,    /* MMU_ING_PARAD */
    NULL,    /* MMU_INTCLR */
    NULL,    /* MMU_INTCNTL */
    NULL,    /* MMU_INTCTRL */
    NULL,    /* MMU_INTSTAT */
    NULL,    /* MMU_LLA_PARAD */
    NULL,    /* MMU_LLFC_RX_CONFIG */
    &soc_reg_list[SOC_REG_INT_MMU_LLFC_TX_CONFIG_1_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_MMU_LLFC_TX_CONFIG_2_BCM56624_A0r],
    NULL,    /* MMU_MEMFAILSTATUS */
    NULL,    /* MMU_PARITYERROR */
    NULL,    /* MMU_PARITYERROR_CCP */
    NULL,    /* MMU_PARITYERROR_CFAP */
    NULL,    /* MMU_PARITYERROR_XQ0 */
    NULL,    /* MMU_PARITYERROR_XQ1 */
    NULL,    /* MMU_PARITYERROR_XQ2 */
    NULL,    /* MMU_PKTCNTCOS */
    NULL,    /* MMU_PKTCNTING */
    NULL,    /* MMU_PKTLMTCOS */
    NULL,    /* MMU_PKTLMTCOS_LOWER */
    NULL,    /* MMU_PKTLMTCOS_UPPER */
    NULL,    /* MMU_PKTLMTING */
    NULL,    /* MMU_PP_DBE_CNT */
    NULL,    /* MMU_PP_DBE_LOG */
    NULL,    /* MMU_PP_ECC_CNTL */
    NULL,    /* MMU_PP_ECC_CTRL */
    NULL,    /* MMU_PP_SBE_CNT */
    NULL,    /* MMU_PP_SBE_LOG */
    NULL,    /* MMU_SPARE_REG0 */
    NULL,    /* MMU_SPARE_REG1 */
    NULL,    /* MMU_SPARE_REG2 */
    NULL,    /* MMU_SPARE_REG3 */
    NULL,    /* MMU_SPARE_REG4 */
    &soc_reg_list[SOC_REG_INT_MMU_STATUSr],
    &soc_reg_list[SOC_REG_INT_MMU_TO_XPORT_BKP_BCM56624_A0r],
    NULL,    /* MMU_UPK_ERRLOG */
    NULL,    /* MMU_XQ_EGRMAXTIME */
    NULL,    /* MMU_XQ_PARAD */
    NULL,    /* MODMAP_CTRL */
    NULL,    /* MODPORT_15_8 */
    NULL,    /* MODPORT_23_16 */
    NULL,    /* MODPORT_31_24 */
    NULL,    /* MODPORT_7_0 */
    NULL,    /* MODPORT_MAP */
    NULL,    /* MODPORT_MAP_EM_PARITY_CONTROL */
    NULL,    /* MODPORT_MAP_EM_PARITY_STATUS */
    NULL,    /* MODPORT_MAP_IM_PARITY_CONTROL */
    NULL,    /* MODPORT_MAP_IM_PARITY_STATUS */
    NULL,    /* MODPORT_MAP_MIRROR_1_PARITY_CONTROL */
    NULL,    /* MODPORT_MAP_MIRROR_1_PARITY_STATUS_INTR */
    NULL,    /* MODPORT_MAP_MIRROR_1_PARITY_STATUS_NACK */
    NULL,    /* MODPORT_MAP_MIRROR_PARITY_CONTROL */
    NULL,    /* MODPORT_MAP_MIRROR_PARITY_STATUS_INTR */
    NULL,    /* MODPORT_MAP_MIRROR_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_MODPORT_MAP_SELr],
    NULL,    /* MODPORT_MAP_SW_PARITY_CONTROL */
    NULL,    /* MODPORT_MAP_SW_PARITY_STATUS */
    NULL,    /* MODPORT_MAP_SW_PARITY_STATUS_INTR */
    NULL,    /* MODPORT_MAP_SW_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_MOD_FIFO_CNTr],
    NULL,    /* MOD_MAP_PARITY_CONTROL */
    NULL,    /* MOD_MAP_PARITY_STATUS_INTR */
    NULL,    /* MOD_MAP_PARITY_STATUS_NACK */
    NULL,    /* MOTP_CHECKSUM_STATUS */
    &soc_reg_list[SOC_REG_INT_MPLS_ENTRY_DBGCTRLr],
    &soc_reg_list[SOC_REG_INT_MPLS_ENTRY_HASH_CONTROLr],
    &soc_reg_list[SOC_REG_INT_MPLS_ENTRY_PARITY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_MPLS_ENTRY_PARITY_STATUSr],
    NULL,    /* MPLS_ENTRY_PARITY_STATUS_INTR_0 */
    NULL,    /* MPLS_ENTRY_PARITY_STATUS_INTR_1 */
    NULL,    /* MPLS_ENTRY_PARITY_STATUS_NACK_0 */
    NULL,    /* MPLS_ENTRY_PARITY_STATUS_NACK_1 */
    &soc_reg_list[SOC_REG_INT_MPLS_MEMORY_DBGCTRLr],
    &soc_reg_list[SOC_REG_INT_MPLS_STATION_CAM_BIST_CONFIGr],
    &soc_reg_list[SOC_REG_INT_MPLS_STATION_CAM_BIST_CONTROLr],
    &soc_reg_list[SOC_REG_INT_MPLS_STATION_CAM_BIST_DBG_DATAr],
    &soc_reg_list[SOC_REG_INT_MPLS_STATION_CAM_BIST_STATUSr],
    &soc_reg_list[SOC_REG_INT_MPLS_STATION_CAM_DBGCTRLr],
    NULL,    /* MRCUSE0 */
    NULL,    /* MRCUSE1 */
    NULL,    /* MRPCOS */
    NULL,    /* MSYS_FUSE_BITS */
    NULL,    /* MTC0COS */
    NULL,    /* MTC1COS */
    NULL,    /* MTCCOS */
    NULL,    /* MTCREQ */
    NULL,    /* MTPCNGD */
    NULL,    /* MTPCNGDR */
    NULL,    /* MTPCNGDY */
    NULL,    /* MTPCOS */
    NULL,    /* MTPCOSD */
    NULL,    /* MTPHOLD */
    NULL,    /* MTRI_CONFIG */
    &soc_reg_list[SOC_REG_INT_MTRI_IFGr],
    &soc_reg_list[SOC_REG_INT_MTRO_CONFIG_BCM56624_A0r],
    NULL,    /* MULTICAST_FREEPTR_STATUS */
    NULL,    /* MULTIPASS_LOOPBACK_BITMAP_64 */
    NULL,    /* MVL_IS */
    NULL,    /* MVR_PTR_MEM_DEBUG */
    NULL,    /* MWRQSIZE */
    NULL,    /* N2NT_00 */
    NULL,    /* N2NT_01 */
    NULL,    /* N2NT_02 */
    NULL,    /* N2NT_03 */
    NULL,    /* N2NT_04 */
    NULL,    /* N2NT_05 */
    NULL,    /* N2NT_06 */
    NULL,    /* N2NT_07 */
    NULL,    /* N2NT_08 */
    NULL,    /* N2NT_09 */
    NULL,    /* N2NT_10 */
    NULL,    /* N2NT_11 */
    NULL,    /* N2NT_12 */
    NULL,    /* N2NT_13 */
    NULL,    /* N2NT_14 */
    NULL,    /* N2NT_15 */
    NULL,    /* NODETYPE8B10B */
    NULL,    /* NODETYPEFORCERXPLANE */
    NULL,    /* NODETYPETEST */
    NULL,    /* NONUCAST_TRUNK_BLOCK_MASK */
    NULL,    /* NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROL */
    NULL,    /* NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_INTR */
    NULL,    /* NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_NACK */
    NULL,    /* OAM_CCM_COUNT_64 */
    NULL,    /* OAM_CURRENT_TIME */
    NULL,    /* OAM_DROP_CONTROL */
    NULL,    /* OAM_LM_CPU_DATA_CONTROL */
    NULL,    /* OAM_SEC_NS_COUNTER_64 */
    NULL,    /* OAM_SEC_NS_COUNTER_ENABLE */
    NULL,    /* OAM_TIMER_CONTROL */
    NULL,    /* OAM_TX_CONTROL */
    NULL,    /* OP_BUFFER_LIMIT_RED */
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELLr],
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_LIMIT_RED_PACKETr],
    NULL,    /* OP_BUFFER_LIMIT_RESUME_RED */
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELLr],
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_PACKETr],
    NULL,    /* OP_BUFFER_LIMIT_RESUME_YELLOW */
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLr],
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_PACKETr],
    NULL,    /* OP_BUFFER_LIMIT_YELLOW */
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELLr],
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_PACKETr],
    NULL,    /* OP_BUFFER_SHARED_COUNT */
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_SHARED_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_SHARED_COUNT_PACKETr],
    NULL,    /* OP_BUFFER_SHARED_LIMIT */
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_CELLr],
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_PACKETr],
    NULL,    /* OP_BUFFER_SHARED_LIMIT_RESUME */
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_CELLr],
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_PACKETr],
    NULL,    /* OP_BUFFER_TOTAL_COUNT */
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_TOTAL_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_OP_BUFFER_TOTAL_COUNT_PACKETr],
    NULL,    /* OP_PORT_CONFIG */
    &soc_reg_list[SOC_REG_INT_OP_PORT_CONFIG_CELLr],
    &soc_reg_list[SOC_REG_INT_OP_PORT_CONFIG_PACKETr],
    NULL,    /* OP_PORT_DROP_STATE_BMP */
    &soc_reg_list[SOC_REG_INT_OP_PORT_DROP_STATE_CELL_BMP0r],
    &soc_reg_list[SOC_REG_INT_OP_PORT_DROP_STATE_CELL_BMP1r],
    &soc_reg_list[SOC_REG_INT_OP_PORT_DROP_STATE_PACKET_BMP0r],
    &soc_reg_list[SOC_REG_INT_OP_PORT_DROP_STATE_PACKET_BMP1r],
    NULL,    /* OP_PORT_FIRST_FRAGMENT_COUNT_CELL */
    NULL,    /* OP_PORT_FIRST_FRAGMENT_COUNT_PACKET */
    NULL,    /* OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_CELL */
    NULL,    /* OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_PACKET */
    NULL,    /* OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_CELL */
    NULL,    /* OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_PACKET */
    NULL,    /* OP_PORT_LIMIT_RED */
    &soc_reg_list[SOC_REG_INT_OP_PORT_LIMIT_RED_CELLr],
    &soc_reg_list[SOC_REG_INT_OP_PORT_LIMIT_RED_PACKETr],
    NULL,    /* OP_PORT_LIMIT_RESUME_RED_CELL */
    NULL,    /* OP_PORT_LIMIT_RESUME_RED_PACKET */
    NULL,    /* OP_PORT_LIMIT_RESUME_YELLOW_CELL */
    NULL,    /* OP_PORT_LIMIT_RESUME_YELLOW_PACKET */
    NULL,    /* OP_PORT_LIMIT_YELLOW */
    &soc_reg_list[SOC_REG_INT_OP_PORT_LIMIT_YELLOW_CELLr],
    &soc_reg_list[SOC_REG_INT_OP_PORT_LIMIT_YELLOW_PACKETr],
    NULL,    /* OP_PORT_REDIRECT_COUNT_CELL */
    NULL,    /* OP_PORT_REDIRECT_COUNT_PACKET */
    NULL,    /* OP_PORT_REDIRECT_DISC_RESUME_THD_CELL */
    NULL,    /* OP_PORT_REDIRECT_DISC_RESUME_THD_PACKET */
    NULL,    /* OP_PORT_REDIRECT_DISC_SET_THD_CELL */
    NULL,    /* OP_PORT_REDIRECT_DISC_SET_THD_PACKET */
    NULL,    /* OP_PORT_REDIRECT_XQ_COUNT_PACKET */
    NULL,    /* OP_PORT_REDIRECT_XQ_DISC_RESUME_THD_PACKET */
    NULL,    /* OP_PORT_REDIRECT_XQ_DISC_SET_THD_PACKET */
    NULL,    /* OP_PORT_SHARED_COUNT */
    &soc_reg_list[SOC_REG_INT_OP_PORT_SHARED_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_OP_PORT_SHARED_COUNT_PACKETr],
    NULL,    /* OP_PORT_TOTAL_COUNT */
    &soc_reg_list[SOC_REG_INT_OP_PORT_TOTAL_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_OP_PORT_TOTAL_COUNT_PACKETr],
    NULL,    /* OP_QUEUE_CONFIG */
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_CONFIG1_CELLr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_CONFIG1_PACKETr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_CONFIG_CELLr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_CONFIG_PACKETr],
    NULL,    /* OP_QUEUE_FIRST_FRAGMENT_CONFIG_CELL */
    NULL,    /* OP_QUEUE_FIRST_FRAGMENT_CONFIG_PACKET */
    NULL,    /* OP_QUEUE_FIRST_FRAGMENT_COUNT_CELL */
    NULL,    /* OP_QUEUE_FIRST_FRAGMENT_COUNT_PACKET */
    NULL,    /* OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_CELL */
    NULL,    /* OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_PACKET */
    NULL,    /* OP_QUEUE_LIMIT_RED */
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_LIMIT_RED_CELLr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_LIMIT_RED_PACKETr],
    NULL,    /* OP_QUEUE_LIMIT_RESUME_COLOR_CELL */
    NULL,    /* OP_QUEUE_LIMIT_RESUME_COLOR_PACKET */
    NULL,    /* OP_QUEUE_LIMIT_YELLOW */
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_CELLr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_PACKETr],
    NULL,    /* OP_QUEUE_MIN_COUNT */
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_MIN_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_MIN_COUNT_PACKETr],
    NULL,    /* OP_QUEUE_REDIRECT_CONFIG_CELL */
    NULL,    /* OP_QUEUE_REDIRECT_CONFIG_PACKET */
    NULL,    /* OP_QUEUE_REDIRECT_COUNT_CELL */
    NULL,    /* OP_QUEUE_REDIRECT_COUNT_PACKET */
    NULL,    /* OP_QUEUE_REDIRECT_RESET_OFFSET_CELL */
    NULL,    /* OP_QUEUE_REDIRECT_RESET_OFFSET_PACKET */
    NULL,    /* OP_QUEUE_REDIRECT_XQ_CONFIG_PACKET */
    NULL,    /* OP_QUEUE_REDIRECT_XQ_COUNT_PACKET */
    NULL,    /* OP_QUEUE_REDIRECT_XQ_RESET_OFFSET_PACKET */
    NULL,    /* OP_QUEUE_RESET_OFFSET */
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_RESET_OFFSET_CELLr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_RESET_OFFSET_PACKETr],
    NULL,    /* OP_QUEUE_RESET_VALUE */
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_RESET_VALUE_CELLr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_RESET_VALUE_PACKETr],
    NULL,    /* OP_QUEUE_SHARED_COUNT */
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_SHARED_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_SHARED_COUNT_PACKETr],
    NULL,    /* OP_QUEUE_TOTAL_COUNT */
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_PACKETr],
    NULL,    /* OP_RESUME_OFFSET_COLOR_CELL_PROFILE */
    NULL,    /* OP_RESUME_OFFSET_COLOR_PACKET_PROFILE */
    &soc_reg_list[SOC_REG_INT_OP_THR_CONFIG_BCM56624_A0r],
    NULL,    /* OTPC_CNTRL */
    NULL,    /* OTPC_CPUADDR_REG */
    NULL,    /* OTPC_CPU_DATA */
    NULL,    /* OTPC_CPU_STATUS */
    NULL,    /* OTPC_CPU_WRITE_REG */
    NULL,    /* OTPC_MODE_REG */
    NULL,    /* OTPC_SOFT_RESET_CNTRL */
    NULL,    /* OUTPUT_PORT_RX_ENABLE */
    &soc_reg_list[SOC_REG_INT_OUTPUT_PORT_RX_ENABLE_64r],
    NULL,    /* PACKET_RESET_LIMIT_OFFSET_SP */
    NULL,    /* PACKET_SPAP_RED_OFFSET_SP */
    NULL,    /* PACKET_SPAP_YELLOW_OFFSET_SP */
    NULL,    /* PARITY_ERR_ADDR */
    &soc_reg_list[SOC_REG_INT_PARS_RAM_DBGCTRL_BCM56624_A0r],
    NULL,    /* PAR_ADR_EGR_VLAN_XLATE */
    NULL,    /* PAR_ADR_IGR_VLAN_XLATE */
    NULL,    /* PAR_ADR_IPMC_GROUP_V4 */
    NULL,    /* PAR_ADR_IPMC_GROUP_V6 */
    NULL,    /* PAR_ADR_L2_ENTRY */
    NULL,    /* PAR_ADR_L2_ENTRY_EXT */
    NULL,    /* PAR_ADR_L3_DEFIP_ALG */
    NULL,    /* PAR_ADR_L3_DEFIP_ALG_EXT */
    NULL,    /* PAR_ADR_L3_ENTRY_V4 */
    NULL,    /* PAR_ADR_L3_ENTRY_V6 */
    NULL,    /* PAR_ADR_L3_INTF_TABLE */
    NULL,    /* PAR_ADR_L3_LPM_HITBIT */
    NULL,    /* PAR_ADR_NEXT_HOP_EXT */
    NULL,    /* PAR_ADR_NEXT_HOP_INT */
    NULL,    /* PAR_ADR_VRF_VFI_INTF */
    NULL,    /* PAR_ERR_MASK_BSE */
    NULL,    /* PAR_ERR_MASK_CSE */
    NULL,    /* PAR_ERR_MASK_HSE */
    NULL,    /* PAR_ERR_STATUS_BSE */
    NULL,    /* PAR_ERR_STATUS_CSE */
    NULL,    /* PAR_ERR_STATUS_HSE */
    &soc_reg_list[SOC_REG_INT_PAUSE_CONTROL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_PAUSE_QUANTr],
    NULL,    /* PBM_ZERO */
    &soc_reg_list[SOC_REG_INT_PERR_PTR_EXPr],
    &soc_reg_list[SOC_REG_INT_PERR_PTR_EXP_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_PERR_STAT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_PER_PORT_AGE_CONTROL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_PER_PORT_REPL_CONTROL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_PFAPCONFIGr],
    &soc_reg_list[SOC_REG_INT_PFAPDEBUGSCR0r],
    &soc_reg_list[SOC_REG_INT_PFAPDEBUGSCR1r],
    &soc_reg_list[SOC_REG_INT_PFAPDEBUGSCR2r],
    &soc_reg_list[SOC_REG_INT_PFAPFULLTHRESHOLDr],
    &soc_reg_list[SOC_REG_INT_PFAPMEMDEBUGr],
    &soc_reg_list[SOC_REG_INT_PFAPPARITYERRORPTRr],
    &soc_reg_list[SOC_REG_INT_PFAPREADPOINTERr],
    NULL,    /* PFC_COS0_XOFF_CNT */
    NULL,    /* PFC_COS10_XOFF_CNT */
    NULL,    /* PFC_COS11_XOFF_CNT */
    NULL,    /* PFC_COS12_XOFF_CNT */
    NULL,    /* PFC_COS13_XOFF_CNT */
    NULL,    /* PFC_COS14_XOFF_CNT */
    NULL,    /* PFC_COS15_XOFF_CNT */
    NULL,    /* PFC_COS1_XOFF_CNT */
    NULL,    /* PFC_COS2_XOFF_CNT */
    NULL,    /* PFC_COS3_XOFF_CNT */
    NULL,    /* PFC_COS4_XOFF_CNT */
    NULL,    /* PFC_COS5_XOFF_CNT */
    NULL,    /* PFC_COS6_XOFF_CNT */
    NULL,    /* PFC_COS7_XOFF_CNT */
    NULL,    /* PFC_COS8_XOFF_CNT */
    NULL,    /* PFC_COS9_XOFF_CNT */
    NULL,    /* PG_COUNT */
    &soc_reg_list[SOC_REG_INT_PG_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_PG_COUNT_PACKETr],
    &soc_reg_list[SOC_REG_INT_PG_GBL_HDRM_COUNT_BCM56624_A0r],
    NULL,    /* PG_HDRM_COUNT */
    &soc_reg_list[SOC_REG_INT_PG_HDRM_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_PG_HDRM_COUNT_PACKETr],
    NULL,    /* PG_HDRM_LIMIT */
    &soc_reg_list[SOC_REG_INT_PG_HDRM_LIMIT_CELLr],
    &soc_reg_list[SOC_REG_INT_PG_HDRM_LIMIT_PACKETr],
    NULL,    /* PG_MIN */
    &soc_reg_list[SOC_REG_INT_PG_MIN_CELLr],
    NULL,    /* PG_MIN_COUNT */
    &soc_reg_list[SOC_REG_INT_PG_MIN_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_PG_MIN_COUNT_PACKETr],
    &soc_reg_list[SOC_REG_INT_PG_MIN_PACKETr],
    NULL,    /* PG_PORT_MIN_COUNT */
    &soc_reg_list[SOC_REG_INT_PG_PORT_MIN_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_PG_PORT_MIN_COUNT_PACKETr],
    NULL,    /* PG_RDE_COUNT_PACKET */
    NULL,    /* PG_RDE_MIN_COUNT_PACKET */
    NULL,    /* PG_RDE_MIN_PACKET */
    NULL,    /* PG_RDE_RESET_OFFSET_PACKET */
    NULL,    /* PG_RDE_RESET_VALUE_PACKET */
    NULL,    /* PG_RDE_SHARED_COUNT_PACKET */
    NULL,    /* PG_RDE_THRESH_SEL2 */
    NULL,    /* PG_RESET_FLOOR */
    &soc_reg_list[SOC_REG_INT_PG_RESET_FLOOR_CELLr],
    NULL,    /* PG_RESET_OFFSET */
    &soc_reg_list[SOC_REG_INT_PG_RESET_OFFSET_CELLr],
    &soc_reg_list[SOC_REG_INT_PG_RESET_OFFSET_PACKETr],
    NULL,    /* PG_RESET_SEL */
    NULL,    /* PG_RESET_VALUE */
    &soc_reg_list[SOC_REG_INT_PG_RESET_VALUE_CELLr],
    &soc_reg_list[SOC_REG_INT_PG_RESET_VALUE_PACKETr],
    NULL,    /* PG_SHARED_COUNT */
    &soc_reg_list[SOC_REG_INT_PG_SHARED_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_PG_SHARED_COUNT_PACKETr],
    &soc_reg_list[SOC_REG_INT_PG_THRESH_SEL_BCM56624_A0r],
    NULL,    /* PG_THRESH_SEL2 */
    NULL,    /* PG_WL_COUNT_CELL */
    NULL,    /* PG_WL_COUNT_PACKET */
    NULL,    /* PG_WL_MIN_CELL */
    NULL,    /* PG_WL_MIN_COUNT_CELL */
    NULL,    /* PG_WL_MIN_COUNT_PACKET */
    NULL,    /* PG_WL_MIN_PACKET */
    NULL,    /* PG_WL_RESET_FLOOR_CELL */
    NULL,    /* PG_WL_RESET_OFFSET_CELL */
    NULL,    /* PG_WL_RESET_OFFSET_PACKET */
    NULL,    /* PG_WL_RESET_VALUE_CELL */
    NULL,    /* PG_WL_RESET_VALUE_PACKET */
    NULL,    /* PG_WL_SHARED_COUNT_CELL */
    NULL,    /* PG_WL_SHARED_COUNT_PACKET */
    NULL,    /* PG_WL_THRESH_SEL2 */
    NULL,    /* PKTAGETIMER */
    NULL,    /* PKTAGINGLIMIT */
    &soc_reg_list[SOC_REG_INT_PKTAGINGLIMIT0r],
    &soc_reg_list[SOC_REG_INT_PKTAGINGLIMIT1r],
    &soc_reg_list[SOC_REG_INT_PKTAGINGTIMER_BCM56800_A0r],
    &soc_reg_list[SOC_REG_INT_PKTBUF_ESM_DROPCNTr],
    &soc_reg_list[SOC_REG_INT_PKTBUF_ESM_OFFSETr],
    NULL,    /* PKTLENGTHMEMDEBUG */
    &soc_reg_list[SOC_REG_INT_PKTLINKMEMDEBUG_BCM56624_A0r],
    NULL,    /* PKTMAXBUCKET */
    NULL,    /* PKTMAXBUCKETCONFIG */
    NULL,    /* PKTPORTMAXBUCKET */
    NULL,    /* PKTPORTMAXBUCKETCONFIG */
    NULL,    /* PKTSIZEADJUST */
    NULL,    /* PKTSIZECORRECTION */
    NULL,    /* PKTS_RECEIVED_LSB */
    NULL,    /* PKTS_RECEIVED_MSB */
    NULL,    /* PKTS_TRANSMITTED_LSB */
    NULL,    /* PKTS_TRANSMITTED_MSB */
    &soc_reg_list[SOC_REG_INT_PKT_DROP_ENABLEr],
    NULL,    /* PLANE_CROSSOVER */
    NULL,    /* POL_START_OVRD */
    NULL,    /* PORTARBITER_THRESHOLD */
    NULL,    /* PORTCONFIG */
    NULL,    /* PORTSPEEDMOD0_P0_23 */
    NULL,    /* PORTSPEEDMOD0_P24_28 */
    NULL,    /* PORTSPEEDMOD1_P0_23 */
    NULL,    /* PORT_BRIDGE_BMAP */
    &soc_reg_list[SOC_REG_INT_PORT_BRIDGE_BMAP_64r],
    NULL,    /* PORT_BRIDGE_BMAP_HI */
    NULL,    /* PORT_BRIDGE_MIRROR_BMAP */
    NULL,    /* PORT_BRIDGE_MIRROR_BMAP_64 */
    NULL,    /* PORT_CBL_PARITY_CONTROL */
    NULL,    /* PORT_CBL_PARITY_STATUS_INTR */
    NULL,    /* PORT_CBL_PARITY_STATUS_NACK */
    NULL,    /* PORT_CBL_TABLE_PARITY_CONTROL */
    NULL,    /* PORT_CBL_TABLE_PARITY_STATUS */
    NULL,    /* PORT_COUNT */
    &soc_reg_list[SOC_REG_INT_PORT_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_PORT_COUNT_PACKETr],
    &soc_reg_list[SOC_REG_INT_PORT_FC_STATUS_BCM56624_A0r],
    NULL,    /* PORT_LAG_FAILOVER_SET_PARITY_CONTROL */
    NULL,    /* PORT_LAG_FAILOVER_SET_PARITY_STATUS_INTR */
    NULL,    /* PORT_LAG_FAILOVER_SET_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_PORT_MAX_PKT_SIZE_BCM56624_A0r],
    NULL,    /* PORT_MIN */
    &soc_reg_list[SOC_REG_INT_PORT_MIN_CELLr],
    NULL,    /* PORT_MIN_COUNT */
    &soc_reg_list[SOC_REG_INT_PORT_MIN_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_PORT_MIN_COUNT_PACKETr],
    &soc_reg_list[SOC_REG_INT_PORT_MIN_PACKETr],
    NULL,    /* PORT_OR_TRUNK_MAC_COUNT_PARITY_CONTROL */
    NULL,    /* PORT_OR_TRUNK_MAC_COUNT_PARITY_STATUS_INTR */
    NULL,    /* PORT_OR_TRUNK_MAC_COUNT_PARITY_STATUS_NACK */
    NULL,    /* PORT_OR_TRUNK_MAC_LIMIT_PARITY_CONTROL */
    NULL,    /* PORT_OR_TRUNK_MAC_LIMIT_PARITY_STATUS_INTR */
    NULL,    /* PORT_OR_TRUNK_MAC_LIMIT_PARITY_STATUS_NACK */
    NULL,    /* PORT_PAUSE_ENABLE */
    &soc_reg_list[SOC_REG_INT_PORT_PAUSE_ENABLE_64r],
    NULL,    /* PORT_PRI_GRP */
    &soc_reg_list[SOC_REG_INT_PORT_PRI_GRP0r],
    &soc_reg_list[SOC_REG_INT_PORT_PRI_GRP1r],
    NULL,    /* PORT_PRI_GRP2 */
    &soc_reg_list[SOC_REG_INT_PORT_PRI_XON_ENABLE_BCM56624_A0r],
    NULL,    /* PORT_QM_MIN */
    &soc_reg_list[SOC_REG_INT_PORT_QM_MIN_CELLr],
    NULL,    /* PORT_QM_MIN_COUNT */
    &soc_reg_list[SOC_REG_INT_PORT_QM_MIN_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_PORT_QM_MIN_COUNT_PACKETr],
    &soc_reg_list[SOC_REG_INT_PORT_QM_MIN_PACKETr],
    NULL,    /* PORT_QM_SHARED_COUNT */
    &soc_reg_list[SOC_REG_INT_PORT_QM_SHARED_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_PORT_QM_SHARED_COUNT_PACKETr],
    NULL,    /* PORT_SCHEDULING_SPEED */
    NULL,    /* PORT_SC_MIN */
    &soc_reg_list[SOC_REG_INT_PORT_SC_MIN_CELLr],
    NULL,    /* PORT_SC_MIN_COUNT */
    &soc_reg_list[SOC_REG_INT_PORT_SC_MIN_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_PORT_SC_MIN_COUNT_PACKETr],
    &soc_reg_list[SOC_REG_INT_PORT_SC_MIN_PACKETr],
    NULL,    /* PORT_SC_SHARED_COUNT */
    &soc_reg_list[SOC_REG_INT_PORT_SC_SHARED_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_PORT_SC_SHARED_COUNT_PACKETr],
    NULL,    /* PORT_SHARED_COUNT */
    &soc_reg_list[SOC_REG_INT_PORT_SHARED_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_PORT_SHARED_COUNT_PACKETr],
    NULL,    /* PORT_SHARED_LIMIT */
    &soc_reg_list[SOC_REG_INT_PORT_SHARED_LIMIT_CELLr],
    &soc_reg_list[SOC_REG_INT_PORT_SHARED_LIMIT_PACKETr],
    NULL,    /* PORT_TABLE_ECC_CONTROL */
    NULL,    /* PORT_TABLE_ECC_STATUS_INTR */
    NULL,    /* PORT_TABLE_ECC_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_PORT_WREDAVGQSIZE_CELLr],
    &soc_reg_list[SOC_REG_INT_PORT_WREDAVGQSIZE_PACKETr],
    &soc_reg_list[SOC_REG_INT_PORT_WREDCONFIG_CELLr],
    &soc_reg_list[SOC_REG_INT_PORT_WREDCONFIG_PACKETr],
    &soc_reg_list[SOC_REG_INT_PORT_WREDPARAM_CELLr],
    &soc_reg_list[SOC_REG_INT_PORT_WREDPARAM_NONTCP_CELLr],
    &soc_reg_list[SOC_REG_INT_PORT_WREDPARAM_NONTCP_PACKETr],
    &soc_reg_list[SOC_REG_INT_PORT_WREDPARAM_PACKETr],
    &soc_reg_list[SOC_REG_INT_PORT_WREDPARAM_RED_CELLr],
    &soc_reg_list[SOC_REG_INT_PORT_WREDPARAM_RED_PACKETr],
    &soc_reg_list[SOC_REG_INT_PORT_WREDPARAM_YELLOW_CELLr],
    &soc_reg_list[SOC_REG_INT_PORT_WREDPARAM_YELLOW_PACKETr],
    &soc_reg_list[SOC_REG_INT_PPFC_ENr],
    &soc_reg_list[SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_0_1_VALr],
    &soc_reg_list[SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_2_3_VALr],
    &soc_reg_list[SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_4_5_VALr],
    &soc_reg_list[SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_6_7_VALr],
    NULL,    /* PPPEMPTY */
    NULL,    /* PPPEMPTYSTATUS */
    NULL,    /* PPPEMPTYSTATUS_HI */
    NULL,    /* PPP_CTRL */
    NULL,    /* PPP_REFRESH_CTRL */
    NULL,    /* PQEFIFOEMPTY_64 */
    NULL,    /* PQEFIFOOVERFLOW_64 */
    NULL,    /* PQEFIFOPTREQUAL_64 */
    NULL,    /* PQEMEMDEBUG */
    NULL,    /* PQEPARITYERRORADR */
    NULL,    /* PRI2COS */
    NULL,    /* PRI2COS_2 */
    NULL,    /* PRILUT_ADDR_DEBUG */
    NULL,    /* PRIO2COS */
    &soc_reg_list[SOC_REG_INT_PRIO2COS_CBFCr],
    &soc_reg_list[SOC_REG_INT_PRIO2COS_LLFCr],
    &soc_reg_list[SOC_REG_INT_PRIORITY_CONTROL_BCM56624_A0r],
    NULL,    /* PROTOCOLERRORS */
    &soc_reg_list[SOC_REG_INT_PROTOCOL_PKT_CONTROL_BCM56624_A0r],
    NULL,    /* PROT_DEBUG */
    NULL,    /* PRTABLE_DEFAULT */
    NULL,    /* PRTABLE_ENTRY */
    NULL,    /* PTRCTRLCONFIG */
    NULL,    /* PTR_FIFO_PARITY_CG0_CH0 */
    NULL,    /* PTR_FIFO_PARITY_CG0_CH1 */
    NULL,    /* PTR_FIFO_PARITY_CG1_CH0 */
    NULL,    /* PTR_FIFO_PARITY_CG1_CH1 */
    NULL,    /* PTR_FIFO_PARITY_CH0 */
    NULL,    /* PTR_FIFO_PARITY_CH1 */
    NULL,    /* PT_DEBUG */
    NULL,    /* PUP_CTXT_HIT_ALLOW */
    NULL,    /* PUP_DELAY_CALENDAR */
    NULL,    /* PUP_HI_PRI_EVENT_MSK */
    NULL,    /* PUP_HI_PRI_QTYPE_MSK */
    NULL,    /* PUP_MP_PRIORITY */
    NULL,    /* PUP_NMP_PRIORITY */
    NULL,    /* PUP_PRI_UPDATES_PER_TS */
    NULL,    /* PURGE_PKT_CNT */
    NULL,    /* QDR36_CONFIG_REG1_IS */
    NULL,    /* QDR36_CONFIG_REG2_IS */
    NULL,    /* QDR36_CONFIG_REG3_IS */
    NULL,    /* QDR36_STATUS_REG1_IS */
    NULL,    /* QDR36_STATUS_REG2_IS */
    &soc_reg_list[SOC_REG_INT_QE_INTEROP_CONFIGr],
    NULL,    /* QE_TYPE_CHANNEL_MASK_A0_HI */
    NULL,    /* QE_TYPE_CHANNEL_MASK_A0_LO */
    NULL,    /* QE_TYPE_CHANNEL_MASK_A1_HI */
    NULL,    /* QE_TYPE_CHANNEL_MASK_A1_LO */
    NULL,    /* QE_TYPE_CHANNEL_MASK_A2_HI */
    NULL,    /* QE_TYPE_CHANNEL_MASK_A2_LO */
    NULL,    /* QE_TYPE_CHANNEL_MASK_A3_HI */
    NULL,    /* QE_TYPE_CHANNEL_MASK_A3_LO */
    NULL,    /* QE_TYPE_CHANNEL_MASK_B0_HI */
    NULL,    /* QE_TYPE_CHANNEL_MASK_B0_LO */
    NULL,    /* QE_TYPE_CHANNEL_MASK_B1_HI */
    NULL,    /* QE_TYPE_CHANNEL_MASK_B1_LO */
    NULL,    /* QE_TYPE_CHANNEL_MASK_B2_HI */
    NULL,    /* QE_TYPE_CHANNEL_MASK_B2_LO */
    NULL,    /* QE_TYPE_CHANNEL_MASK_B3_HI */
    NULL,    /* QE_TYPE_CHANNEL_MASK_B3_LO */
    NULL,    /* QGPORT_CONFIG */
    NULL,    /* QGPORT_MAC_XGXS_CTRL */
    NULL,    /* QGPORT_MAC_XGXS_STAT_GS0 */
    NULL,    /* QGPORT_MAC_XGXS_STAT_GS1 */
    NULL,    /* QGPORT_MAC_XGXS_STAT_GS2 */
    NULL,    /* QGPORT_MAC_XGXS_STAT_GS3 */
    NULL,    /* QMA_BP_SYNC */
    NULL,    /* QMA_CONFIG0 */
    NULL,    /* QMA_CONFIG1 */
    NULL,    /* QMA_DEBUG1 */
    NULL,    /* QMA_DEBUG2 */
    NULL,    /* QMA_ECC_DEBUG0 */
    NULL,    /* QMA_ECC_ERROR0 */
    NULL,    /* QMA_ECC_ERROR0_MASK */
    NULL,    /* QMA_ERROR0 */
    NULL,    /* QMA_ERROR1 */
    NULL,    /* QMA_ERROR2 */
    NULL,    /* QMA_ERROR0_MASK */
    NULL,    /* QMA_ERROR1_MASK */
    NULL,    /* QMA_ERROR2_MASK */
    NULL,    /* QMA_HALT_CFG */
    NULL,    /* QMA_IFENQR_DEBUG */
    NULL,    /* QMA_LQ_WRED_PDROP0 */
    NULL,    /* QMA_LQ_WRED_PDROP1 */
    NULL,    /* QMA_QBUFFSPROFILE_ECC_STATUS */
    NULL,    /* QMA_QS_SB_DEBUG */
    NULL,    /* QMA_Q_MAX_BUFFS_ECC_STATUS */
    NULL,    /* QMA_Q_MIN_BUFFS_ECC_STATUS */
    NULL,    /* QMA_RAM_TM0 */
    NULL,    /* QMA_RAM_TM1 */
    NULL,    /* QMA_RANDGEN_ECC_STATUS */
    NULL,    /* QMA_RAND_DEBUG */
    NULL,    /* QMA_RBENQR_DEBUG */
    NULL,    /* QMA_RBENQR_FIFO_ECC_STATUS */
    NULL,    /* QMA_RB_SB_DEBUG */
    NULL,    /* QMA_SW_RESET */
    NULL,    /* QMA_TAG_DEBUG */
    NULL,    /* QMA_VOQ_WRED_PDROP0 */
    NULL,    /* QMA_VOQ_WRED_PDROP1 */
    NULL,    /* QMA_VOQ_WRED_STATE_ECC_STATUS */
    NULL,    /* QMA_WREDCURVE_ECC_STATUS */
    NULL,    /* QMA_WRED_AVG_QUEUE_LENGTH_ECC_STATUS */
    NULL,    /* QMA_WRED_CONFIG */
    NULL,    /* QMB_ALLOCBUFFSCNT_ECC_STATUS */
    NULL,    /* QMB_ARB_DEBUG */
    NULL,    /* QMB_BUFFER_LIST_A_ECC_STATUS */
    NULL,    /* QMB_BUFFER_LIST_B_ECC_STATUS */
    NULL,    /* QMB_BUFFER_LIST_C_ECC_STATUS */
    NULL,    /* QMB_BUFFER_LIST_D_ECC_STATUS */
    NULL,    /* QMB_CONFIG0 */
    NULL,    /* QMB_CONFIG1 */
    NULL,    /* QMB_CONFIG2 */
    NULL,    /* QMB_CONFIG3 */
    NULL,    /* QMB_DEBUG0 */
    NULL,    /* QMB_DEBUG1 */
    NULL,    /* QMB_DEBUG2 */
    NULL,    /* QMB_DEBUG_CNT0 */
    NULL,    /* QMB_DEBUG_CNT1 */
    NULL,    /* QMB_DEBUG_CNT2 */
    NULL,    /* QMB_DEBUG_CNT3 */
    NULL,    /* QMB_DEBUG_CNT4 */
    NULL,    /* QMB_DEBUG_CNT5 */
    NULL,    /* QMB_DEBUG_CNT6 */
    NULL,    /* QMB_DEBUG_CNT7 */
    NULL,    /* QMB_DEQD_SB_DEBUG */
    NULL,    /* QMB_ECC_DEBUG0 */
    NULL,    /* QMB_ECC_ERROR0 */
    NULL,    /* QMB_ECC_ERROR1 */
    NULL,    /* QMB_ECC_ERROR0_MASK */
    NULL,    /* QMB_ECC_ERROR1_MASK */
    NULL,    /* QMB_ECONTEXT_ALLOCBUFFSCNT_ECC_STATUS */
    NULL,    /* QMB_ECONTEXT_INFLIGHTBUFFCNT_ECC_STATUS */
    NULL,    /* QMB_ECONTEXT_TAIL_LLA_ECC_STATUS */
    NULL,    /* QMB_EMPTY_QUEUE_GRANT */
    NULL,    /* QMB_ENQD_DEBUG */
    NULL,    /* QMB_ENQD_FIFO_ECC_STATUS */
    NULL,    /* QMB_ENQD_SB_DEBUG */
    NULL,    /* QMB_ENQR_DEBUG */
    NULL,    /* QMB_ENQR_FIFO_ECC_STATUS */
    NULL,    /* QMB_ENQ_REQ_DEBUG4 */
    NULL,    /* QMB_ERROR0 */
    NULL,    /* QMB_ERROR1 */
    NULL,    /* QMB_ERROR2 */
    NULL,    /* QMB_ERROR3 */
    NULL,    /* QMB_ERROR0_MASK */
    NULL,    /* QMB_ERROR1_MASK */
    NULL,    /* QMB_ERROR2_MASK */
    NULL,    /* QMB_ERROR3_MASK */
    NULL,    /* QMB_ETAGS_DEBUG0 */
    NULL,    /* QMB_ETAGS_DEBUG1 */
    NULL,    /* QMB_FLUSH_PENDING_ECC_STATUS */
    NULL,    /* QMB_FL_DEBUG0 */
    NULL,    /* QMB_FL_DEBUG1 */
    NULL,    /* QMB_FL_DEBUG2 */
    NULL,    /* QMB_FL_DEBUG3 */
    NULL,    /* QMB_FL_DEBUG4 */
    NULL,    /* QMB_HALT_CFG */
    NULL,    /* QMB_HEAD_LLA_ECC_STATUS */
    NULL,    /* QMB_LLA_TRANS_ECC_STATUS */
    NULL,    /* QMB_PKT_HDR_ADJUST0 */
    NULL,    /* QMB_PKT_HDR_ADJUST1 */
    NULL,    /* QMB_PKT_HDR_ADJUST2 */
    NULL,    /* QMB_PKT_HDR_ADJUST3 */
    NULL,    /* QMB_PKT_HDR_ADJUST4 */
    NULL,    /* QMB_QUEUE_CONFIG_CTRL */
    NULL,    /* QMB_QUEUE_CONFIG_DATA */
    NULL,    /* QMB_RAM_TM0 */
    NULL,    /* QMB_RAM_TM1 */
    NULL,    /* QMB_SELECTED_Q */
    NULL,    /* QMB_SLQ_BYTE_CNT */
    NULL,    /* QMB_SLQ_COUNTER_ECC_STATUS */
    NULL,    /* QMB_SLQ_PKT_CNT */
    NULL,    /* QMB_SLQ_PTR */
    NULL,    /* QMB_STATSCFG_ECC_STATUS */
    NULL,    /* QMB_STATUS0 */
    NULL,    /* QMB_STATUS1 */
    NULL,    /* QMB_SW_RESET */
    NULL,    /* QMB_TAIL_LLA_ECC_STATUS */
    NULL,    /* QMB_TC_FP_ECC_STATUS */
    NULL,    /* QMB_TRACE_IF_STATUS */
    NULL,    /* QMB_TRACE_IF_STATUS_MASK */
    NULL,    /* QMC_AGER_CONFIG0 */
    NULL,    /* QMC_AGER_CONFIG1 */
    NULL,    /* QMC_BUFFER_AGE_ECC_STATUS */
    NULL,    /* QMC_CONFIG0 */
    NULL,    /* QMC_DC_CONFIG0 */
    NULL,    /* QMC_DC_CONFIG1 */
    NULL,    /* QMC_ECC_DEBUG */
    NULL,    /* QMC_ECC_ERROR */
    NULL,    /* QMC_ECC_ERROR_MASK */
    NULL,    /* QMC_ERROR0 */
    NULL,    /* QMC_ERROR0_MASK */
    NULL,    /* QMC_QAVG_CONFIG0 */
    NULL,    /* QMC_RAM_TM0 */
    NULL,    /* QMC_RATE_DELTA_MAX_ECC_STATUS */
    NULL,    /* QMC_STATUS0 */
    NULL,    /* QMC_STATUS1 */
    NULL,    /* QMC_SW_RESET */
    NULL,    /* QMC_VOQ_ARRIVALS_ECC_STATUS */
    NULL,    /* QMC_VOQ_CONFIG_ECC_STATUS */
    NULL,    /* QM_CS_CONFIG0 */
    NULL,    /* QM_CS_CONFIG1 */
    NULL,    /* QM_CS_QSTATSLKUP0 */
    NULL,    /* QM_CS_QSTATSLKUP1 */
    NULL,    /* QM_QSB_RAND_SB_DEBUG */
    NULL,    /* QM_QSB_RATE_SB_DEBUG */
    NULL,    /* QM_TAIL_DROP_CONFIG */
    NULL,    /* QM_TX_DEQREQ_SB_DEBUG */
    NULL,    /* QPORT_CNTMAXSIZE */
    NULL,    /* QPORT_CONFIG */
    NULL,    /* QPORT_RSV_MASK */
    NULL,    /* QPORT_SGNDET_EARLYCRS */
    NULL,    /* QPORT_STAT_UPDATE_MASK */
    NULL,    /* QPORT_TPID */
    NULL,    /* QPP_BP_MONITOR_DEBUG */
    NULL,    /* QSA_AGEEVENT_ECC_STATUS */
    NULL,    /* QSA_AGEFLAGS_ECC_STATUS */
    NULL,    /* QSA_AGEH_ECC_STATUS */
    NULL,    /* QSA_AGEL_ECC_STATUS */
    NULL,    /* QSA_AGETHRESH_ECC_STATUS */
    NULL,    /* QSA_BSE_ECC_STATUS */
    NULL,    /* QSA_BSN_ECC_STATUS */
    NULL,    /* QSA_CALENDAR_AGER_ECC_DEBUG */
    NULL,    /* QSA_CALENDAR_AGER_ECC_ERROR */
    NULL,    /* QSA_CALENDAR_AGER_ECC_ERROR_MASK */
    NULL,    /* QSA_CALENDAR_ECC_STATUS */
    NULL,    /* QSA_E2NT_ECC_STATUS */
    NULL,    /* QSA_ENQDEQD_SB_DEBUG */
    NULL,    /* QSA_ERROR */
    NULL,    /* QSA_ERROR_MASK */
    NULL,    /* QSA_HALT_CFG */
    NULL,    /* QSA_INIT */
    NULL,    /* QSA_MEM_DEBUG_AGEFLAGS */
    NULL,    /* QSA_MEM_DEBUG_AGEH */
    NULL,    /* QSA_MEM_DEBUG_AGEL */
    NULL,    /* QSA_MEM_DEBUG_ASSORTED0 */
    NULL,    /* QSA_MEM_DEBUG_ASSORTED1 */
    NULL,    /* QSA_MEM_DEBUG_ASSORTED2 */
    NULL,    /* QSA_Q2SC0_ECC_STATUS */
    NULL,    /* QSA_Q2SC1_ECC_STATUS */
    NULL,    /* QSA_QPARAMS_ECC_STATUS */
    NULL,    /* QSA_QPP_ECC_DEBUG */
    NULL,    /* QSA_QPP_ECC_ERROR */
    NULL,    /* QSA_QPP_ECC_ERROR_MASK */
    NULL,    /* QSA_QSTATE_ECC_STATUS */
    NULL,    /* QSA_QTHRESH_ECC_STATUS */
    NULL,    /* QSA_S2N_ECC_STATUS */
    NULL,    /* QSA_SOFT_RESET */
    NULL,    /* QSA_TRACE_IF_STATUS */
    NULL,    /* QSA_TRACE_IF_STATUS_MASK */
    NULL,    /* QSA_TREX2_DEBUG_ENABLE */
    NULL,    /* QSA_TSTB_ECC_STATUS */
    NULL,    /* QSB_BAA0_ECC_STATUS */
    NULL,    /* QSB_BAA1_ECC_STATUS */
    NULL,    /* QSB_BAA2_ECC_STATUS */
    NULL,    /* QSB_BAA3_ECC_STATUS */
    NULL,    /* QSB_BAA4_ECC_STATUS */
    NULL,    /* QSB_BAA5_ECC_STATUS */
    NULL,    /* QSB_BAA6_ECC_STATUS */
    NULL,    /* QSB_BAA_ECC_DEBUG */
    NULL,    /* QSB_BAA_ECC_ERROR */
    NULL,    /* QSB_BAA_ECC_ERROR_MASK */
    NULL,    /* QSB_ENABLE */
    NULL,    /* QSB_GEN_ERROR_FLAGS */
    NULL,    /* QSB_GEN_ERROR_FLAGS_MASK */
    NULL,    /* QSB_GGP_ECC_STATUS */
    NULL,    /* QSB_HALT_CFG */
    NULL,    /* QSB_INIT */
    NULL,    /* QSB_MEM_DEBUG_ASSORTED0 */
    NULL,    /* QSB_MEM_DEBUG_ASSORTED1 */
    NULL,    /* QSB_MEM_DEBUG_BAA0 */
    NULL,    /* QSB_MEM_DEBUG_BAA1 */
    NULL,    /* QSB_MEM_DEBUG_BAA2 */
    NULL,    /* QSB_MEM_DEBUG_SHAPER0 */
    NULL,    /* QSB_MEM_DEBUG_SHAPER1 */
    NULL,    /* QSB_PLUT_ECC_STATUS */
    NULL,    /* QSB_PUP0_ECC_STATUS */
    NULL,    /* QSB_PUP1_ECC_STATUS */
    NULL,    /* QSB_PUP_ERROR_FLAGS */
    NULL,    /* QSB_PUP_ERROR_FLAGS_MASK */
    NULL,    /* QSB_SHAPER0_ECC_STATUS */
    NULL,    /* QSB_SHAPER1_ECC_STATUS */
    NULL,    /* QSB_SHAPER2_ECC_STATUS */
    NULL,    /* QSB_SHAPER3_ECC_STATUS */
    NULL,    /* QSB_SHAPER4_ECC_STATUS */
    NULL,    /* QSB_SHAPER_ECC_DEBUG */
    NULL,    /* QSB_SHAPER_ECC_ERROR */
    NULL,    /* QSB_SHAPER_ECC_ERROR_MASK */
    NULL,    /* QSB_SOFT_RESET */
    NULL,    /* QSB_SPP_ECC_STATUS */
    NULL,    /* QSB_SPP_GGP_PUP_ECC_ERROR */
    NULL,    /* QSB_SPP_GGP_PUP_ECC_ERROR_MASK */
    NULL,    /* QSB_SPP_PUP_GGP_ECC_DEBUG */
    NULL,    /* QSB_TRACE_IF_STATUS */
    NULL,    /* QSB_TRACE_IF_STATUS_MASK */
    NULL,    /* QSB_TREX2_DEBUG_ENABLE */
    NULL,    /* QS_CALENDAR_TYPE_DECODE */
    NULL,    /* QS_CONFIG0 */
    NULL,    /* QS_CONFIG1 */
    NULL,    /* QS_RATE_SB_DEBUG */
    NULL,    /* QS_TS_HI_PRI_MSK */
    NULL,    /* QS_TX_GRANT_SB_DEBUG */
    NULL,    /* QUEUE_SRC_DEBUG */
    NULL,    /* Q_DEPTH_THRESH0 */
    NULL,    /* Q_DEPTH_THRESH1 */
    NULL,    /* Q_DEPTH_THRESH2 */
    NULL,    /* Q_DEPTH_THRESH3 */
    NULL,    /* Q_DEPTH_THRESH4 */
    NULL,    /* Q_DEPTH_THRESH5 */
    NULL,    /* Q_DEPTH_THRESH6 */
    NULL,    /* Q_DEPTH_THRESH7 */
    NULL,    /* Q_DEPTH_THRESH8 */
    NULL,    /* Q_DEPTH_THRESH9 */
    NULL,    /* Q_DEPTH_THRESH10 */
    NULL,    /* Q_DEPTH_THRESH11 */
    NULL,    /* Q_DEPTH_THRESH12 */
    NULL,    /* Q_DEPTH_THRESH13 */
    NULL,    /* Q_DEPTH_THRESH14 */
    NULL,    /* Q_DEPTH_THRESH15 */
    NULL,    /* RALN */
    NULL,    /* RBCA */
    NULL,    /* RBYT */
    NULL,    /* RB_CI_CONFIG */
    NULL,    /* RB_CONFIG */
    NULL,    /* RB_COS_MAP_TABLE_0 */
    NULL,    /* RB_COS_MAP_TABLE_1 */
    NULL,    /* RB_COS_MAP_TABLE_2 */
    NULL,    /* RB_COS_MAP_TABLE_3 */
    NULL,    /* RB_COS_MAP_TABLE_4 */
    NULL,    /* RB_COS_MAP_TABLE_5 */
    NULL,    /* RB_COS_MAP_TABLE_6 */
    NULL,    /* RB_COS_MAP_TABLE_7 */
    NULL,    /* RB_DEBUG_BAD_Q_IFH_0 */
    NULL,    /* RB_DEBUG_BAD_Q_IFH_1 */
    NULL,    /* RB_DEBUG_BAD_Q_IFH_2 */
    NULL,    /* RB_DEBUG_BAD_Q_IRH_0 */
    NULL,    /* RB_DEBUG_BAD_Q_IRH_1 */
    NULL,    /* RB_DEBUG_EDC_LINE_COUNT */
    NULL,    /* RB_DEBUG_ERESP_BYTE_CNT */
    NULL,    /* RB_DEBUG_ERESP_PCKT_CNT */
    NULL,    /* RB_DEBUG_ERESP_TEST_BYTE_CNT */
    NULL,    /* RB_DEBUG_ERESP_TEST_MESSAGE_0 */
    NULL,    /* RB_DEBUG_ERESP_TEST_MESSAGE_1 */
    NULL,    /* RB_DEBUG_ERESP_TEST_MESSAGE_2 */
    NULL,    /* RB_DEBUG_ERESP_TEST_MESSAGE_3 */
    NULL,    /* RB_DEBUG_ERESP_TEST_PCKT_CNT */
    NULL,    /* RB_DEBUG_ERESP_TEST_PCKT_THRESHOLD */
    NULL,    /* RB_DEBUG_ERROR_INJECT0 */
    NULL,    /* RB_DEBUG_ERROR_INJECT1 */
    NULL,    /* RB_DEBUG_ERROR_INJECT2 */
    NULL,    /* RB_DEBUG_ERROR_INJECT3 */
    NULL,    /* RB_DEBUG_ERROR_INJECT4 */
    NULL,    /* RB_DEBUG_ERROR_INJECT5 */
    NULL,    /* RB_DEBUG_ERROR_INJECT6 */
    NULL,    /* RB_DEBUG_ERROR_INJECT7 */
    NULL,    /* RB_DEBUG_ERROR_INJECT8 */
    NULL,    /* RB_DEBUG_IF0_BYTE_CNT */
    NULL,    /* RB_DEBUG_IF0_DROP_COUNT */
    NULL,    /* RB_DEBUG_IF0_PCKT_CNT */
    NULL,    /* RB_DEBUG_IF0_TEST_BYTE_CNT */
    NULL,    /* RB_DEBUG_IF0_TEST_IRH_0 */
    NULL,    /* RB_DEBUG_IF0_TEST_IRH_1 */
    NULL,    /* RB_DEBUG_IF0_TEST_PCKT_CNT */
    NULL,    /* RB_DEBUG_IF0_TEST_PCKT_THRESHOLD */
    NULL,    /* RB_DEBUG_IF1_BYTE_CNT */
    NULL,    /* RB_DEBUG_IF1_DROP_COUNT */
    NULL,    /* RB_DEBUG_IF1_PCKT_CNT */
    NULL,    /* RB_DEBUG_IF1_TEST_BYTE_CNT */
    NULL,    /* RB_DEBUG_IF1_TEST_IRH_0 */
    NULL,    /* RB_DEBUG_IF1_TEST_IRH_1 */
    NULL,    /* RB_DEBUG_IF1_TEST_PCKT_CNT */
    NULL,    /* RB_DEBUG_IF1_TEST_PCKT_THRESHOLD */
    NULL,    /* RB_DEBUG_IF2_BYTE_CNT */
    NULL,    /* RB_DEBUG_IF2_DROP_COUNT */
    NULL,    /* RB_DEBUG_IF2_PCKT_CNT */
    NULL,    /* RB_DEBUG_IF2_TEST_BYTE_CNT */
    NULL,    /* RB_DEBUG_IF2_TEST_IRH_0 */
    NULL,    /* RB_DEBUG_IF2_TEST_IRH_1 */
    NULL,    /* RB_DEBUG_IF2_TEST_PCKT_CNT */
    NULL,    /* RB_DEBUG_IF2_TEST_PCKT_THRESHOLD */
    NULL,    /* RB_DEBUG_IF3_BYTE_CNT */
    NULL,    /* RB_DEBUG_IF3_DROP_COUNT */
    NULL,    /* RB_DEBUG_IF3_PCKT_CNT */
    NULL,    /* RB_DEBUG_IF3_TEST_BYTE_CNT */
    NULL,    /* RB_DEBUG_IF3_TEST_IRH_0 */
    NULL,    /* RB_DEBUG_IF3_TEST_IRH_1 */
    NULL,    /* RB_DEBUG_IF3_TEST_PCKT_CNT */
    NULL,    /* RB_DEBUG_IF3_TEST_PCKT_THRESHOLD */
    NULL,    /* RB_DEBUG_IF4_BYTE_CNT */
    NULL,    /* RB_DEBUG_IF4_DROP_COUNT */
    NULL,    /* RB_DEBUG_IF4_PCKT_CNT */
    NULL,    /* RB_DEBUG_IF4_TEST_BYTE_CNT */
    NULL,    /* RB_DEBUG_IF4_TEST_IRH_0 */
    NULL,    /* RB_DEBUG_IF4_TEST_IRH_1 */
    NULL,    /* RB_DEBUG_IF4_TEST_PCKT_CNT */
    NULL,    /* RB_DEBUG_IF4_TEST_PCKT_THRESHOLD */
    NULL,    /* RB_DEBUG_IF5_BYTE_CNT */
    NULL,    /* RB_DEBUG_IF5_DROP_COUNT */
    NULL,    /* RB_DEBUG_IF5_PCKT_CNT */
    NULL,    /* RB_DEBUG_IF5_TEST_BYTE_CNT */
    NULL,    /* RB_DEBUG_IF5_TEST_IRH_0 */
    NULL,    /* RB_DEBUG_IF5_TEST_IRH_1 */
    NULL,    /* RB_DEBUG_IF5_TEST_PCKT_CNT */
    NULL,    /* RB_DEBUG_IF5_TEST_PCKT_THRESHOLD */
    NULL,    /* RB_DEBUG_IF6_BYTE_CNT */
    NULL,    /* RB_DEBUG_IF6_DROP_COUNT */
    NULL,    /* RB_DEBUG_IF6_PCKT_CNT */
    NULL,    /* RB_DEBUG_IF6_TEST_BYTE_CNT */
    NULL,    /* RB_DEBUG_IF6_TEST_IRH_0 */
    NULL,    /* RB_DEBUG_IF6_TEST_IRH_1 */
    NULL,    /* RB_DEBUG_IF6_TEST_PCKT_CNT */
    NULL,    /* RB_DEBUG_IF6_TEST_PCKT_THRESHOLD */
    NULL,    /* RB_DEBUG_TEST_CONFIG */
    NULL,    /* RB_DEF_Q_IX_0 */
    NULL,    /* RB_DEF_Q_IX_1 */
    NULL,    /* RB_DEF_Q_IX_2 */
    NULL,    /* RB_DEF_Q_IX_3 */
    NULL,    /* RB_DRR_CONFIG0 */
    NULL,    /* RB_DRR_CONFIG1 */
    NULL,    /* RB_DRR_CONFIG2 */
    NULL,    /* RB_ECC_DEBUG */
    NULL,    /* RB_ECC_ERROR_0 */
    NULL,    /* RB_ECC_ERROR_1 */
    NULL,    /* RB_ECC_ERROR_0_MASK */
    NULL,    /* RB_ECC_ERROR_1_MASK */
    NULL,    /* RB_ECC_STATUS0 */
    NULL,    /* RB_ECC_STATUS1 */
    NULL,    /* RB_ECC_STATUS2 */
    NULL,    /* RB_ECC_STATUS3 */
    NULL,    /* RB_ECC_STATUS4 */
    NULL,    /* RB_ECC_STATUS5 */
    NULL,    /* RB_ECC_STATUS6 */
    NULL,    /* RB_ECC_STATUS7 */
    NULL,    /* RB_ENQRESP_SB_DEBUG */
    NULL,    /* RB_ERROR_0 */
    NULL,    /* RB_ERROR_1 */
    NULL,    /* RB_ERROR_2 */
    NULL,    /* RB_ERROR_0_MASK */
    NULL,    /* RB_ERROR_1_MASK */
    NULL,    /* RB_ERROR_2_MASK */
    NULL,    /* RB_ERROR_HALT_MASK_0 */
    NULL,    /* RB_ERROR_HALT_MASK_1 */
    NULL,    /* RB_ERROR_HALT_MASK_2 */
    NULL,    /* RB_FC_E2ECC_CONFIG */
    NULL,    /* RB_FC_E2ECC_HCFC_CONFIG */
    NULL,    /* RB_FC_FORCE_MESSAGE */
    NULL,    /* RB_FIRST_CI_LOOKUP0 */
    NULL,    /* RB_FIRST_CI_LOOKUP1 */
    NULL,    /* RB_FIRST_CI_LOOKUP2 */
    NULL,    /* RB_FIRST_CI_LOOKUP3 */
    NULL,    /* RB_FIRST_CI_LOOKUP4 */
    NULL,    /* RB_FIRST_CI_LOOKUP5 */
    NULL,    /* RB_IF0_BP_CONFIG */
    NULL,    /* RB_IF0_BP_STATUS */
    NULL,    /* RB_IF0_DATA_FIFO_RESOURCE */
    NULL,    /* RB_IF0_DFIFO_CONFIG */
    NULL,    /* RB_IF0_EREQFIFO_CONFIG */
    NULL,    /* RB_IF0_EREQ_FIFO_RESOURCE */
    NULL,    /* RB_IF0_ERESPFIFO_CONFIG */
    NULL,    /* RB_IF0_ERESP_FIFO_RESOURCE */
    NULL,    /* RB_IF0_NOHEAD_FIELDS_0 */
    NULL,    /* RB_IF0_NOHEAD_FIELDS_1 */
    NULL,    /* RB_IF1_BP_CONFIG */
    NULL,    /* RB_IF1_BP_STATUS */
    NULL,    /* RB_IF1_DATA_FIFO_RESOURCE */
    NULL,    /* RB_IF1_DFIFO_CONFIG */
    NULL,    /* RB_IF1_EREQFIFO_CONFIG */
    NULL,    /* RB_IF1_EREQ_FIFO_RESOURCE */
    NULL,    /* RB_IF1_ERESPFIFO_CONFIG */
    NULL,    /* RB_IF1_ERESP_FIFO_RESOURCE */
    NULL,    /* RB_IF1_NOHEAD_FIELDS_0 */
    NULL,    /* RB_IF1_NOHEAD_FIELDS_1 */
    NULL,    /* RB_IF2_BP_CONFIG */
    NULL,    /* RB_IF2_BP_STATUS */
    NULL,    /* RB_IF2_DATA_FIFO_RESOURCE */
    NULL,    /* RB_IF2_DFIFO_CONFIG */
    NULL,    /* RB_IF2_EREQFIFO_CONFIG */
    NULL,    /* RB_IF2_EREQ_FIFO_RESOURCE */
    NULL,    /* RB_IF2_ERESPFIFO_CONFIG */
    NULL,    /* RB_IF2_ERESP_FIFO_RESOURCE */
    NULL,    /* RB_IF2_NOHEAD_FIELDS_0 */
    NULL,    /* RB_IF2_NOHEAD_FIELDS_1 */
    NULL,    /* RB_IF3_BP_CONFIG */
    NULL,    /* RB_IF3_BP_STATUS */
    NULL,    /* RB_IF3_DATA_FIFO_RESOURCE */
    NULL,    /* RB_IF3_DFIFO_CONFIG */
    NULL,    /* RB_IF3_EREQFIFO_CONFIG */
    NULL,    /* RB_IF3_EREQ_FIFO_RESOURCE */
    NULL,    /* RB_IF3_ERESPFIFO_CONFIG */
    NULL,    /* RB_IF3_ERESP_FIFO_RESOURCE */
    NULL,    /* RB_IF3_NOHEAD_FIELDS_0 */
    NULL,    /* RB_IF3_NOHEAD_FIELDS_1 */
    NULL,    /* RB_IF4_BP_CONFIG */
    NULL,    /* RB_IF4_BP_STATUS */
    NULL,    /* RB_IF4_DATA_FIFO_RESOURCE */
    NULL,    /* RB_IF4_DFIFO_CONFIG */
    NULL,    /* RB_IF4_EREQFIFO_CONFIG */
    NULL,    /* RB_IF4_EREQ_FIFO_RESOURCE */
    NULL,    /* RB_IF4_ERESPFIFO_CONFIG */
    NULL,    /* RB_IF4_ERESP_FIFO_RESOURCE */
    NULL,    /* RB_IF4_NOHEAD_FIELDS_0 */
    NULL,    /* RB_IF4_NOHEAD_FIELDS_1 */
    NULL,    /* RB_IF5_BP_CONFIG */
    NULL,    /* RB_IF5_BP_STATUS */
    NULL,    /* RB_IF5_DATA_FIFO_RESOURCE */
    NULL,    /* RB_IF5_DFIFO_CONFIG */
    NULL,    /* RB_IF5_EREQFIFO_CONFIG */
    NULL,    /* RB_IF5_EREQ_FIFO_RESOURCE */
    NULL,    /* RB_IF5_ERESPFIFO_CONFIG */
    NULL,    /* RB_IF5_ERESP_FIFO_RESOURCE */
    NULL,    /* RB_IF5_NOHEAD_FIELDS_0 */
    NULL,    /* RB_IF5_NOHEAD_FIELDS_1 */
    NULL,    /* RB_IF6_BP_CONFIG */
    NULL,    /* RB_IF6_BP_STATUS */
    NULL,    /* RB_IF6_DATA_FIFO_RESOURCE */
    NULL,    /* RB_IF6_DFIFO_CONFIG */
    NULL,    /* RB_IF6_EREQFIFO_CONFIG */
    NULL,    /* RB_IF6_EREQ_FIFO_RESOURCE */
    NULL,    /* RB_IF6_ERESPFIFO_CONFIG */
    NULL,    /* RB_IF6_ERESP_FIFO_RESOURCE */
    NULL,    /* RB_IF6_NOHEAD_FIELDS_0 */
    NULL,    /* RB_IF6_NOHEAD_FIELDS_1 */
    NULL,    /* RB_PRED_CONFIG0 */
    NULL,    /* RB_PRED_CONFIG1 */
    NULL,    /* RB_PRED_CONFIG2 */
    NULL,    /* RB_PRED_CONFIG3 */
    NULL,    /* RB_PRED_CONFIG4 */
    NULL,    /* RB_PRED_CONFIG5 */
    NULL,    /* RB_PRED_CONFIG6 */
    NULL,    /* RB_PRED_CONFIG7 */
    NULL,    /* RB_PRED_CONFIG8 */
    NULL,    /* RB_PRED_CONFIG9 */
    NULL,    /* RB_PRED_CONFIG10 */
    NULL,    /* RB_PRED_CONFIG11 */
    NULL,    /* RB_PRED_CONFIG12 */
    NULL,    /* RB_RAM_TM0 */
    NULL,    /* RB_SEG_BASE_7 */
    NULL,    /* RB_SEG_BASE_1_2 */
    NULL,    /* RB_SEG_BASE_3_4 */
    NULL,    /* RB_SEG_BASE_5_6 */
    NULL,    /* RB_SW_RESET */
    NULL,    /* RB_TWO_BYTE_DROP_CONFIG0 */
    NULL,    /* RB_TWO_BYTE_DROP_CONFIG1 */
    NULL,    /* RB_XP0_FC_HCFC_MESSAGE_0 */
    NULL,    /* RB_XP0_FC_HCFC_MESSAGE_1 */
    NULL,    /* RB_XP0_FC_HCFC_MESSAGE_2 */
    NULL,    /* RB_XP0_FC_HCFC_MESSAGE_3 */
    NULL,    /* RB_XP1_FC_HCFC_MESSAGE_0 */
    NULL,    /* RB_XP1_FC_HCFC_MESSAGE_1 */
    NULL,    /* RB_XP1_FC_HCFC_MESSAGE_2 */
    NULL,    /* RB_XP1_FC_HCFC_MESSAGE_3 */
    NULL,    /* RB_XP2_FC_HCFC_MESSAGE_0 */
    NULL,    /* RB_XP2_FC_HCFC_MESSAGE_1 */
    NULL,    /* RB_XP2_FC_HCFC_MESSAGE_2 */
    NULL,    /* RB_XP2_FC_HCFC_MESSAGE_3 */
    NULL,    /* RB_XP3_FC_HCFC_MESSAGE_0 */
    NULL,    /* RB_XP3_FC_HCFC_MESSAGE_1 */
    NULL,    /* RB_XP3_FC_HCFC_MESSAGE_2 */
    NULL,    /* RB_XP3_FC_HCFC_MESSAGE_3 */
    NULL,    /* RCDE */
    &soc_reg_list[SOC_REG_INT_RDBGC0_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC1_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC2_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC3_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC4_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC5_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC6_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC7_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC8_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC0_SELECT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC1_SELECT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC2_SELECT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC3_SELECT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC4_SELECT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC5_SELECT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC6_SELECT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC7_SELECT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RDBGC8_SELECT_BCM56624_A0r],
    NULL,    /* RDBGC_MEM_INST0_PARITY_CONTROL */
    NULL,    /* RDBGC_MEM_INST0_PARITY_STATUS_INTR */
    NULL,    /* RDBGC_MEM_INST0_PARITY_STATUS_NACK */
    NULL,    /* RDBGC_MEM_INST1_PARITY_CONTROL */
    NULL,    /* RDBGC_MEM_INST1_PARITY_STATUS_INTR */
    NULL,    /* RDBGC_MEM_INST1_PARITY_STATUS_NACK */
    NULL,    /* RDBGC_MEM_INST2_PARITY_CONTROL */
    NULL,    /* RDBGC_MEM_INST2_PARITY_STATUS_INTR */
    NULL,    /* RDBGC_MEM_INST2_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_RDBGC_SELECT_2r],
    NULL,    /* RDEECCPDROPCNT */
    NULL,    /* RDEERRORCODE */
    NULL,    /* RDEHDRMEMDEBUG */
    NULL,    /* RDEMEMDEBUG */
    NULL,    /* RDEOVERLIMITDROPCNT */
    NULL,    /* RDEPARITYERRORPTR */
    NULL,    /* RDEPGMAPPING */
    NULL,    /* RDEQEMPTY */
    NULL,    /* RDEQFULLDROPCNT */
    NULL,    /* RDEQPKTCNT */
    NULL,    /* RDEQRST */
    NULL,    /* RDERDLIMIT */
    NULL,    /* RDETHDIDROPCNT */
    NULL,    /* RDETHDODROPCNT */
    NULL,    /* RDE_PORT_COUNT_PACKET */
    NULL,    /* RDE_PORT_SHARED_COUNT_PACKET */
    NULL,    /* RDE_PORT_SHARED_LIMIT_PACKET */
    &soc_reg_list[SOC_REG_INT_RDISC_BCM56624_A0r],
    NULL,    /* RDROP */
    NULL,    /* REDIRECT_DROP_STATE_CELL */
    NULL,    /* REDIRECT_DROP_STATE_PACKET */
    NULL,    /* REDIRECT_XQ_DROP_STATE_PACKET */
    NULL,    /* RED_CNG_DROP_CNT */
    &soc_reg_list[SOC_REG_INT_REMOTE_CPU_DA_LSr],
    &soc_reg_list[SOC_REG_INT_REMOTE_CPU_DA_MSr],
    &soc_reg_list[SOC_REG_INT_REMOTE_CPU_LENGTH_TYPEr],
    NULL,    /* RESETLIMITS */
    NULL,    /* RESURRECT */
    NULL,    /* RESURRECTMOD0 */
    NULL,    /* RESURRECTMOD1 */
    NULL,    /* REVCD */
    NULL,    /* RFCR */
    NULL,    /* RFCS */
    NULL,    /* RFILDR */
    NULL,    /* RFLR */
    NULL,    /* RFRG */
    NULL,    /* RHTLSD */
    NULL,    /* RILNR */
    NULL,    /* RILRT */
    NULL,    /* RIMDR */
    NULL,    /* RIPC */
    &soc_reg_list[SOC_REG_INT_RIPC4_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RIPC6_BCM56624_A0r],
    NULL,    /* RIPD */
    &soc_reg_list[SOC_REG_INT_RIPD4_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RIPD6_BCM56624_A0r],
    NULL,    /* RIPHE */
    &soc_reg_list[SOC_REG_INT_RIPHE4_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RIPHE6_BCM56624_A0r],
    NULL,    /* RJBR */
    NULL,    /* RMCA */
    NULL,    /* RMEP_PARITY_CONTROL */
    NULL,    /* RMEP_PARITY_STATUS */
    NULL,    /* RMEP_PARITY_STATUS_INTR */
    NULL,    /* RMEP_PARITY_STATUS_NACK */
    NULL,    /* RM_START_OVRD */
    NULL,    /* ROVR */
    NULL,    /* RPDISC */
    NULL,    /* RPKT */
    &soc_reg_list[SOC_REG_INT_RPORTD_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RRBYT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RRPKT_BCM56624_A0r],
    NULL,    /* RSEL1_RAM_CONTROL */
    &soc_reg_list[SOC_REG_INT_RSEL1_RAM_DBGCTRLr],
    NULL,    /* RSEL1_RAM_DBGCTRL_2 */
    NULL,    /* RSEL2_RAM_CONTROL */
    NULL,    /* RSEL2_RAM_CONTROL_2 */
    &soc_reg_list[SOC_REG_INT_RSEL2_RAM_DBGCTRLr],
    NULL,    /* RSV_MASK */
    NULL,    /* RSV_READ */
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_CONTROL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_ECMP_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_4_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_5_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_HG_TRUNK_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_HG_TRUNK_FAILOVER_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_LBID_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_PLFS_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_SEED_A_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_SEED_B_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_RTAG7_HASH_TRUNK_BCM56624_A0r],
    NULL,    /* RTAG7_MIM_OUTER_HASH_FIELD_BMAP */
    NULL,    /* RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP */
    NULL,    /* RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP */
    NULL,    /* RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP */
    NULL,    /* RTAG7_MPLS_OUTER_HASH_FIELD_BMAP */
    &soc_reg_list[SOC_REG_INT_RUC_BCM56624_A0r],
    NULL,    /* RUND */
    NULL,    /* RU_CONFIG1 */
    NULL,    /* RU_CONFIG2 */
    NULL,    /* RXCF */
    NULL,    /* RXE2EIBPBKPSTATUS */
    &soc_reg_list[SOC_REG_INT_RXFIFO_STATr],
    NULL,    /* RXPF */
    NULL,    /* RXUO */
    &soc_reg_list[SOC_REG_INT_S1V_CONFIGr],
    &soc_reg_list[SOC_REG_INT_S1V_COSMASKr],
    &soc_reg_list[SOC_REG_INT_S1V_COSWEIGHTSr],
    &soc_reg_list[SOC_REG_INT_S1V_MINSPCONFIGr],
    &soc_reg_list[SOC_REG_INT_S1V_WDRRCOUNTr],
    NULL,    /* SAFC_PRI2COS_MAPPING_1 */
    NULL,    /* SAFC_PRI2COS_MAPPING_2 */
    NULL,    /* SAFC_RX_CONFIG_XPORT0 */
    NULL,    /* SAFC_RX_CONFIG_XPORT1 */
    NULL,    /* SAFC_RX_CONFIG_XPORT2 */
    NULL,    /* SAFC_RX_CONFIG_XPORT3 */
    NULL,    /* SBS_CONTROL */
    NULL,    /* SB_DEBUG_QS_CI */
    NULL,    /* SB_DEBUG_RB_CI */
    NULL,    /* SB_DEBUG_TX_CI */
    NULL,    /* SCHEDULERCONFIGMOD0_P24 */
    NULL,    /* SCHEDULERCONFIGMOD0_P25 */
    NULL,    /* SCHEDULERCONFIGMOD0_P26 */
    NULL,    /* SCHEDULERCONFIGMOD0_P27 */
    NULL,    /* SCHEDULERCONFIGMOD0_P28 */
    NULL,    /* SCHEDULERCONFIGMOD0_P0_7 */
    NULL,    /* SCHEDULERCONFIGMOD0_P16_23 */
    NULL,    /* SCHEDULERCONFIGMOD0_P8_15 */
    NULL,    /* SCHEDULERCONFIGMOD1_P24 */
    NULL,    /* SCHEDULERCONFIGMOD1_P0_7 */
    NULL,    /* SCHEDULERCONFIGMOD1_P16_23 */
    NULL,    /* SCHEDULERCONFIGMOD1_P8_15 */
    NULL,    /* SC_BYTE_METER_CONFIG */
    NULL,    /* SC_CMD_INJECT_CTRL0 */
    NULL,    /* SC_CMD_INJECT_CTRL1 */
    NULL,    /* SC_CMD_INJECT_CTRL2 */
    NULL,    /* SC_CMD_INJECT_DATA0 */
    NULL,    /* SC_CMD_INJECT_DATA1 */
    NULL,    /* SC_CMD_INJECT_DATA2 */
    NULL,    /* SC_CMD_INJECT_DATA3 */
    NULL,    /* SC_CMD_INJECT_DATA4 */
    NULL,    /* SC_CMD_INJECT_DATA5 */
    NULL,    /* SC_CMD_INJECT_DATA6 */
    NULL,    /* SC_CMD_INJECT_DATA7 */
    NULL,    /* SC_CMD_INJECT_DATA8 */
    NULL,    /* SC_CMD_INJECT_DATA9 */
    NULL,    /* SC_CONFIG0 */
    NULL,    /* SC_CONFIG1 */
    NULL,    /* SC_CONFIG2 */
    NULL,    /* SC_CONFIG3 */
    NULL,    /* SC_CONFIG_TDMCALSWAP */
    NULL,    /* SC_DEBUG_CMD_CODE0 */
    NULL,    /* SC_DEBUG_CMD_CODE1 */
    NULL,    /* SC_DEBUG_CMD_CODE2 */
    NULL,    /* SC_ECC_DEBUG */
    NULL,    /* SC_ECC_ERROR0 */
    NULL,    /* SC_ECC_ERROR0_MASK */
    NULL,    /* SC_ECC_STATUS0 */
    NULL,    /* SC_ERROR0 */
    NULL,    /* SC_ERROR1 */
    NULL,    /* SC_ERROR2 */
    NULL,    /* SC_ERROR0_MASK */
    NULL,    /* SC_ERROR1_MASK */
    NULL,    /* SC_ERROR2_MASK */
    NULL,    /* SC_LINK_ENABLE_REMAP0 */
    NULL,    /* SC_LINK_ENABLE_REMAP1 */
    NULL,    /* SC_LINK_ENABLE_REMAP2 */
    NULL,    /* SC_LINK_ENABLE_REMAP3 */
    NULL,    /* SC_LINK_STATUS_REMAP0 */
    NULL,    /* SC_LINK_STATUS_REMAP1 */
    NULL,    /* SC_LINK_STATUS_REMAP2 */
    NULL,    /* SC_LINK_STATUS_REMAP3 */
    NULL,    /* SC_LINK_STATUS_REMAP4 */
    NULL,    /* SC_LINK_STATUS_REMAP5 */
    NULL,    /* SC_SFI_PAUSE_STATUS0 */
    NULL,    /* SC_SFI_PAUSE_STATUS1 */
    NULL,    /* SC_STATUS0 */
    NULL,    /* SC_STATUS1 */
    NULL,    /* SC_STATUS_TDMCALSWAP0 */
    NULL,    /* SC_STATUS_TDMCALSWAP1 */
    NULL,    /* SC_SW_RESET */
    NULL,    /* SC_TOP_SFI_ERROR0 */
    NULL,    /* SC_TOP_SFI_ERROR0_MASK */
    NULL,    /* SC_TOP_SFI_NUM_REMAP0 */
    NULL,    /* SC_TOP_SFI_PORT_CONFIG0 */
    NULL,    /* SC_TOP_SFI_RX_SOT_CNT */
    NULL,    /* SC_TOP_SFI_RX_TEST_CNT */
    NULL,    /* SC_TOP_SFI_TX_TEST_CNT */
    NULL,    /* SC_TOP_SI_CONFIG0 */
    NULL,    /* SC_TOP_SI_CONFIG1 */
    NULL,    /* SC_TOP_SI_CONFIG2 */
    NULL,    /* SC_TOP_SI_CONFIG3 */
    NULL,    /* SC_TOP_SI_DEBUG0 */
    NULL,    /* SC_TOP_SI_DEBUG1 */
    NULL,    /* SC_TOP_SI_ECC_DEBUG */
    NULL,    /* SC_TOP_SI_ECC_ERROR */
    NULL,    /* SC_TOP_SI_ECC_ERROR_MASK */
    NULL,    /* SC_TOP_SI_ECC_STATUS */
    NULL,    /* SC_TOP_SI_ERROR0 */
    NULL,    /* SC_TOP_SI_ERROR1 */
    NULL,    /* SC_TOP_SI_ERROR0_MASK */
    NULL,    /* SC_TOP_SI_ERROR1_MASK */
    NULL,    /* SC_TOP_SI_MEM_DEBUG */
    NULL,    /* SC_TOP_SI_PRBS_STATUS */
    NULL,    /* SC_TOP_SI_SD_CONFIG */
    NULL,    /* SC_TOP_SI_SD_PLL_CONFIG */
    NULL,    /* SC_TOP_SI_SD_RESET */
    NULL,    /* SC_TOP_SI_SD_STATUS */
    NULL,    /* SC_TOP_SI_STATE */
    NULL,    /* SC_TOP_SI_STATUS0 */
    NULL,    /* SC_TOP_SI_STICKY_STATE */
    NULL,    /* SC_TRACE_IF_QS_SC_PU_CAPT_0 */
    NULL,    /* SC_TRACE_IF_QS_SC_PU_CONTROL */
    NULL,    /* SC_TRACE_IF_QS_SC_PU_COUNTER */
    NULL,    /* SC_TRACE_IF_QS_SC_PU_MASK0_FIELD */
    NULL,    /* SC_TRACE_IF_QS_SC_PU_VALUE0_FIELD */
    NULL,    /* SC_TRACE_IF_SI_SC_RX_PORT0_CAPT_0 */
    NULL,    /* SC_TRACE_IF_SI_SC_RX_PORT0_CONTROL */
    NULL,    /* SC_TRACE_IF_SI_SC_RX_PORT0_COUNTER */
    NULL,    /* SC_TRACE_IF_SI_SC_RX_PORT0_MASK0_FIELD */
    NULL,    /* SC_TRACE_IF_SI_SC_RX_PORT0_VALUE0_FIELD */
    NULL,    /* SC_TRACE_IF_SI_SC_RX_PORT1_CAPT_0 */
    NULL,    /* SC_TRACE_IF_SI_SC_RX_PORT1_CONTROL */
    NULL,    /* SC_TRACE_IF_SI_SC_RX_PORT1_COUNTER */
    NULL,    /* SC_TRACE_IF_SI_SC_RX_PORT1_MASK0_FIELD */
    NULL,    /* SC_TRACE_IF_SI_SC_RX_PORT1_VALUE0_FIELD */
    NULL,    /* SC_TRACE_IF_STATUS */
    NULL,    /* SC_TRACE_IF_STATUS_MASK */
    NULL,    /* SEER_CONFIG */
    NULL,    /* SEER_HG_L2_LOOKUP_CONFIG */
    &soc_reg_list[SOC_REG_INT_SFD_OFFSETr],
    NULL,    /* SFI_ERROR0 */
    NULL,    /* SFI_ERROR0_MASK */
    NULL,    /* SFI_NUM_REMAP0 */
    NULL,    /* SFI_PAUSE_STATUS0 */
    NULL,    /* SFI_PAUSE_STATUS1 */
    NULL,    /* SFI_PORT_CONFIG0 */
    NULL,    /* SFI_RX_SOT_CNT */
    NULL,    /* SFI_RX_TEST_CNT */
    NULL,    /* SFI_TOP_CONFIG0 */
    NULL,    /* SFI_TX_TEST_CNT */
    &soc_reg_list[SOC_REG_INT_SFLOW_EGR_RAND_SEED_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_SFLOW_EGR_THRESHOLD_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_SFLOW_ING_RAND_SEED_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_SFLOW_ING_THRESHOLD_BCM56624_A0r],
    NULL,    /* SF_TRACE_IF_CAPT_0 */
    NULL,    /* SF_TRACE_IF_CAPT_1 */
    NULL,    /* SF_TRACE_IF_CAPT_2 */
    NULL,    /* SF_TRACE_IF_CONTROL */
    NULL,    /* SF_TRACE_IF_COUNTER */
    NULL,    /* SF_TRACE_IF_FIELD_MASK0 */
    NULL,    /* SF_TRACE_IF_FIELD_VALUE0 */
    NULL,    /* SF_TRACE_IF_STATUS */
    NULL,    /* SF_TRACE_IF_STATUS_MASK */
    NULL,    /* SHAPERMAXBWCOS */
    NULL,    /* SHAPERMAXBWPORT */
    NULL,    /* SHAPER_EVENT_BLOCK */
    NULL,    /* SHAPER_LOOP_SIZE */
    NULL,    /* SHAPER_QUEUE_FABRIC_RANGE_END */
    NULL,    /* SHAPER_QUEUE_FABRIC_RANGE_START */
    NULL,    /* SHAPER_QUEUE_LOCAL_RANGE_END */
    NULL,    /* SHAPER_QUEUE_LOCAL_RANGE_START */
    NULL,    /* SHAPING_MODE */
    NULL,    /* SHAPING_MODE_24Q */
    NULL,    /* SIMPLEREDCONFIG */
    NULL,    /* SI_CONFIG0 */
    NULL,    /* SI_CONFIG1 */
    NULL,    /* SI_CONFIG2 */
    NULL,    /* SI_CONFIG3 */
    NULL,    /* SI_DEBUG0 */
    NULL,    /* SI_DEBUG1 */
    NULL,    /* SI_ECC_DEBUG */
    NULL,    /* SI_ECC_ERROR */
    NULL,    /* SI_ECC_ERROR_MASK */
    NULL,    /* SI_ECC_STATUS */
    NULL,    /* SI_ERROR0 */
    NULL,    /* SI_ERROR1 */
    NULL,    /* SI_ERROR0_MASK */
    NULL,    /* SI_ERROR1_MASK */
    NULL,    /* SI_MEM_DEBUG */
    NULL,    /* SI_PRBS_STATUS */
    NULL,    /* SI_SD_CONFIG */
    NULL,    /* SI_SD_PLL_CONFIG */
    NULL,    /* SI_SD_RESET */
    NULL,    /* SI_SD_STATUS */
    NULL,    /* SI_STATE */
    NULL,    /* SI_STATUS0 */
    NULL,    /* SI_STICKY_STATE */
    NULL,    /* SMALLINGBUFFERTHRES */
    NULL,    /* SMII_DLL_CONTROL */
    NULL,    /* SOFTRESETPBM */
    NULL,    /* SOFTRESETPBM_HI */
    NULL,    /* SOME_RDI_DEFECT_STATUS */
    NULL,    /* SOME_RMEP_CCM_DEFECT_STATUS */
    NULL,    /* SOURCE_TRUNK_MAP_PARITY_CONTROL */
    NULL,    /* SOURCE_TRUNK_MAP_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_SOURCE_VP_PARITY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_SOURCE_VP_PARITY_STATUSr],
    NULL,    /* SOURCE_VP_PARITY_STATUS_INTR */
    NULL,    /* SOURCE_VP_PARITY_STATUS_NACK */
    NULL,    /* SP0_POOL_MODE */
    &soc_reg_list[SOC_REG_INT_SPORT_CTL_REGr],
    NULL,    /* SPORT_ECC_CONTROL */
    NULL,    /* SPORT_FORCE_DOUBLE_BIT_ERROR */
    NULL,    /* SPORT_FORCE_SINGLE_BIT_ERROR */
    NULL,    /* SPORT_INTR_ENABLE */
    NULL,    /* SPORT_INTR_STATUS */
    NULL,    /* SPORT_RX_FIFO_MEM_ECC_STATUS */
    NULL,    /* SPORT_TX_FIFO_MEM_ECC_STATUS */
    NULL,    /* SPP_CFG_FIFO_THRESH */
    NULL,    /* SPP_CFG_NO_OVERRIDE */
    NULL,    /* SPP_PRIORITY0 */
    NULL,    /* SPP_PRIORITY1 */
    NULL,    /* SRCMOD2IBP */
    NULL,    /* SRC_MODID_BLOCK_PARITY_CONTROL */
    NULL,    /* SRC_MODID_BLOCK_PARITY_STATUS */
    NULL,    /* SRC_MODID_EGRESS_PARITY_CONTROL */
    NULL,    /* SRC_MODID_EGRESS_PARITY_STATUS_INTR */
    NULL,    /* SRC_MODID_EGRESS_PARITY_STATUS_NACK */
    NULL,    /* SRC_MODID_EGRESS_SEL */
    NULL,    /* SRC_MODID_INGRESS_BLOCK_PARITY_CONTROL */
    NULL,    /* SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_INTR */
    NULL,    /* SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_NACK */
    NULL,    /* SRC_TRUNK_ECC_CONTROL */
    NULL,    /* SRC_TRUNK_ECC_STATUS_INTR */
    NULL,    /* SRC_TRUNK_ECC_STATUS_NACK */
    NULL,    /* SRC_TRUNK_PARITY_CONTROL */
    NULL,    /* SRC_TRUNK_PARITY_STATUS */
    NULL,    /* SRP_CONTROL_1 */
    NULL,    /* SRP_CONTROL_2 */
    NULL,    /* START_BY_START_ERROR */
    &soc_reg_list[SOC_REG_INT_START_BY_START_ERROR_64r],
    NULL,    /* START_BY_START_ERR_STAT */
    NULL,    /* STATUS_BSE */
    NULL,    /* STATUS_CSE */
    NULL,    /* STATUS_HSE */
    NULL,    /* STAT_CAUSE */
    &soc_reg_list[SOC_REG_INT_STORM_CONTROL_METER_CONFIGr],
    &soc_reg_list[SOC_REG_INT_STORM_CONTROL_METER_MAPPINGr],
    NULL,    /* SUBNET_VLAN_CAM_BIST_ENABLE */
    NULL,    /* SUBNET_VLAN_CAM_BIST_S10_STATUS */
    NULL,    /* SUBNET_VLAN_CAM_BIST_S2_STATUS */
    NULL,    /* SUBNET_VLAN_CAM_BIST_S3_STATUS */
    NULL,    /* SUBNET_VLAN_CAM_BIST_S5_STATUS */
    NULL,    /* SUBNET_VLAN_CAM_BIST_S6_STATUS */
    NULL,    /* SUBNET_VLAN_CAM_BIST_S8_STATUS */
    NULL,    /* SUBNET_VLAN_CAM_BIST_STATUS */
    NULL,    /* SUBNET_VLAN_SAM */
    &soc_reg_list[SOC_REG_INT_SW1_RAM_DBGCTRLr],
    NULL,    /* SW2_EOP_BUFFER_A_PARITY_CONTROL */
    NULL,    /* SW2_EOP_BUFFER_A_PARITY_STATUS_INTR */
    NULL,    /* SW2_EOP_BUFFER_B_PARITY_CONTROL */
    NULL,    /* SW2_EOP_BUFFER_B_PARITY_STATUS_INTR */
    NULL,    /* SW2_EOP_BUFFER_C_PARITY_CONTROL */
    NULL,    /* SW2_EOP_BUFFER_C_PARITY_STATUS_INTR */
    &soc_reg_list[SOC_REG_INT_SW2_FP_DST_ACTION_CONTROLr],
    &soc_reg_list[SOC_REG_INT_SW2_HW_CONTROL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_SW2_RAM_CONTROL_1_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_SW2_RAM_CONTROL_2_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_SW2_RAM_CONTROL_3r],
    &soc_reg_list[SOC_REG_INT_SW2_RAM_CONTROL_4r],
    NULL,    /* SW2_RAM_CONTROL_5 */
    NULL,    /* SYSTEM_CONFIG_PARITY_CONTROL */
    NULL,    /* SYSTEM_CONFIG_PARITY_STATUS_INTR */
    NULL,    /* SYSTEM_CONFIG_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_SYS_CONTROLr],
    NULL,    /* SYS_MAC_ACTION */
    &soc_reg_list[SOC_REG_INT_SYS_MAC_COUNT_BCM56624_A0r],
    NULL,    /* SYS_MAC_LIMIT */
    &soc_reg_list[SOC_REG_INT_SYS_MAC_LIMIT_CONTROLr],
    NULL,    /* TABRT */
    NULL,    /* TAGE */
    &soc_reg_list[SOC_REG_INT_TAG_0r],
    &soc_reg_list[SOC_REG_INT_TAG_1r],
    NULL,    /* TBCA */
    NULL,    /* TBYT */
    NULL,    /* TCAM_TYPE1_IP_0 */
    NULL,    /* TCAM_TYPE1_IP_1 */
    NULL,    /* TCAM_TYPE1_IP_2 */
    NULL,    /* TCAM_TYPE2_T144_CONFIG */
    NULL,    /* TCAM_TYPE2_T72_CONFIG */
    NULL,    /* TCAM_TYPE2_UD_CONFIG */
    NULL,    /* TCE */
    NULL,    /* TCFIDR */
    &soc_reg_list[SOC_REG_INT_TDBGC0_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC1_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC2_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC3_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC4_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC5_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC6_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC7_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC8_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC9_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC10_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC11_BCM56624_A0r],
    NULL,    /* TDBGC12 */
    NULL,    /* TDBGC13 */
    NULL,    /* TDBGC14 */
    &soc_reg_list[SOC_REG_INT_TDBGC0_SELECT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC10_SELECT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC11_SELECT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC1_SELECT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC2_SELECT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC3_SELECT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC4_SELECT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC5_SELECT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC6_SELECT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC7_SELECT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC8_SELECT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_TDBGC9_SELECT_BCM56624_A0r],
    NULL,    /* TDBGC_SELECT */
    NULL,    /* TDFR */
    NULL,    /* TDM_EN */
    NULL,    /* TEDF */
    NULL,    /* TEST2 */
    NULL,    /* TFCS */
    NULL,    /* TFRG */
    &soc_reg_list[SOC_REG_INT_THDI_BYPASS_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_THDO_BYPASS_BCM56624_A0r],
    NULL,    /* THRESHOLD_CONTROL */
    NULL,    /* TIMDR */
    NULL,    /* TIMTLD */
    NULL,    /* TIP */
    NULL,    /* TIPAGE */
    NULL,    /* TIPD */
    NULL,    /* TJBR */
    NULL,    /* TLCL */
    NULL,    /* TMCA */
    NULL,    /* TMCL */
    NULL,    /* TNCL */
    NULL,    /* TNL_PROT_CHK */
    NULL,    /* TNL_PROT_VAL */
    NULL,    /* TOQEMPTY */
    &soc_reg_list[SOC_REG_INT_TOQEMPTY_64r],
    NULL,    /* TOQEMPTY_CPU_PORT_0 */
    NULL,    /* TOQEMPTY_CPU_PORT_1 */
    NULL,    /* TOQ_ACTIVATEQ */
    &soc_reg_list[SOC_REG_INT_TOQ_ACTIVATEQ_64r],
    NULL,    /* TOQ_ACTIVATEQ_CPU_PORT_0 */
    NULL,    /* TOQ_ACTIVATEQ_CPU_PORT_1 */
    &soc_reg_list[SOC_REG_INT_TOQ_CELLHDRERRPTR_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_TOQ_CELLLINKERRPTR_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_TOQ_CONFIG_BCM56624_A0r],
    NULL,    /* TOQ_CONFIG_64 */
    NULL,    /* TOQ_DIS_IPMC_REPLICATION */
    &soc_reg_list[SOC_REG_INT_TOQ_DIS_IPMC_REPLICATION_64r],
    NULL,    /* TOQ_ENQIPMCGRPERRPTR0 */
    NULL,    /* TOQ_ENQIPMCGRPERRPTR1 */
    NULL,    /* TOQ_EP_CREDIT */
    NULL,    /* TOQ_ERRINTR */
    NULL,    /* TOQ_ERRINTR0 */
    &soc_reg_list[SOC_REG_INT_TOQ_ERRINTR1r],
    &soc_reg_list[SOC_REG_INT_TOQ_ERRINTR0_64r],
    NULL,    /* TOQ_FAST_FLUSH */
    NULL,    /* TOQ_IPMCERRINTR */
    &soc_reg_list[SOC_REG_INT_TOQ_IPMCGRPERRPTR0_BCM56624_A0r],
    NULL,    /* TOQ_IPMCGRPERRPTR1 */
    &soc_reg_list[SOC_REG_INT_TOQ_IPMCVLANERRPTR_BCM56624_A0r],
    NULL,    /* TOQ_IPMC_FAST_FLUSH */
    &soc_reg_list[SOC_REG_INT_TOQ_IPMC_FAST_FLUSH_64r],
    NULL,    /* TOQ_IPMC_REPLICATION_STAT */
    &soc_reg_list[SOC_REG_INT_TOQ_IPMC_REPLICATION_STAT_64r],
    &soc_reg_list[SOC_REG_INT_TOQ_PKTHDR1ERRPTR_BCM56624_A0r],
    NULL,    /* TOQ_PKTLINKERRINTR */
    &soc_reg_list[SOC_REG_INT_TOQ_PKTLINKERRPTR_BCM56624_A0r],
    NULL,    /* TOQ_QUEUESTAT */
    &soc_reg_list[SOC_REG_INT_TOQ_QUEUESTAT_64r],
    NULL,    /* TOQ_QUEUESTAT_CPU_PORT_0 */
    NULL,    /* TOQ_QUEUESTAT_CPU_PORT_1 */
    NULL,    /* TOQ_RDEFIFOERRPTR */
    NULL,    /* TOQ_RDE_THRESHOLD */
    &soc_reg_list[SOC_REG_INT_TOQ_SPAREr],
    NULL,    /* TOQ_WLP_THROTTLE */
    NULL,    /* TOS_FN_PARITY_CONTROL */
    NULL,    /* TOS_FN_PARITY_STATUS_INTR */
    NULL,    /* TOS_FN_PARITY_STATUS_NACK */
    NULL,    /* TOTALDYNCELLLIMIT */
    NULL,    /* TOTALDYNCELLRESETLIMIT */
    NULL,    /* TOTALDYNCELLSETLIMIT */
    NULL,    /* TOTALDYNCELLUSED */
    NULL,    /* TOTAL_BUFFER_COUNT */
    &soc_reg_list[SOC_REG_INT_TOTAL_BUFFER_COUNT_CELLr],
    NULL,    /* TOTAL_BUFFER_COUNT_CELL_SP */
    NULL,    /* TOTAL_BUFFER_COUNT_CELL_SP_SHARED */
    &soc_reg_list[SOC_REG_INT_TOTAL_BUFFER_COUNT_PACKETr],
    NULL,    /* TOTAL_BUFFER_COUNT_PACKET_SP */
    NULL,    /* TOTAL_BUFFER_COUNT_PACKET_SP_SHARED */
    NULL,    /* TOTAL_SHARED_COUNT */
    &soc_reg_list[SOC_REG_INT_TOTAL_SHARED_COUNT_CELLr],
    &soc_reg_list[SOC_REG_INT_TOTAL_SHARED_COUNT_PACKETr],
    NULL,    /* TOTAL_SHARED_LIMIT */
    &soc_reg_list[SOC_REG_INT_TOTAL_SHARED_LIMIT_CELLr],
    &soc_reg_list[SOC_REG_INT_TOTAL_SHARED_LIMIT_PACKETr],
    NULL,    /* TOVR */
    &soc_reg_list[SOC_REG_INT_TPCE_BCM56624_A0r],
    NULL,    /* TPKT */
    NULL,    /* TR64 */
    NULL,    /* TR127 */
    NULL,    /* TR255 */
    NULL,    /* TR511 */
    NULL,    /* TR1023 */
    NULL,    /* TR1518 */
    NULL,    /* TR2047 */
    NULL,    /* TR4095 */
    NULL,    /* TR9216 */
    NULL,    /* TRACE_IF_DEQDONE_CAPT_0 */
    NULL,    /* TRACE_IF_DEQDONE_CAPT_1 */
    NULL,    /* TRACE_IF_DEQDONE_CAPT_2 */
    NULL,    /* TRACE_IF_DEQDONE_CONTROL */
    NULL,    /* TRACE_IF_DEQDONE_COUNTER */
    NULL,    /* TRACE_IF_DEQDONE_MASK0_FIELD */
    NULL,    /* TRACE_IF_DEQDONE_MASK1_FIELD */
    NULL,    /* TRACE_IF_DEQDONE_MASK2_FIELD */
    NULL,    /* TRACE_IF_DEQDONE_VALUE0_FIELD */
    NULL,    /* TRACE_IF_DEQDONE_VALUE1_FIELD */
    NULL,    /* TRACE_IF_DEQDONE_VALUE2_FIELD */
    NULL,    /* TRACE_IF_DEQD_CAPT_0 */
    NULL,    /* TRACE_IF_DEQD_CAPT_1 */
    NULL,    /* TRACE_IF_DEQD_CONTROL */
    NULL,    /* TRACE_IF_DEQD_COUNTER */
    NULL,    /* TRACE_IF_DEQD_MASK_FIELD */
    NULL,    /* TRACE_IF_DEQD_VALUE_FIELD */
    NULL,    /* TRACE_IF_DEQR_CONTROL */
    NULL,    /* TRACE_IF_DEQR_COUNTER */
    NULL,    /* TRACE_IF_DEQR_MASK_FIELD */
    NULL,    /* TRACE_IF_DEQR_VALUE_FIELD */
    NULL,    /* TRACE_IF_ENQDONE_CAPT_0 */
    NULL,    /* TRACE_IF_ENQDONE_CAPT_1 */
    NULL,    /* TRACE_IF_ENQDONE_CONTROL */
    NULL,    /* TRACE_IF_ENQDONE_COUNTER */
    NULL,    /* TRACE_IF_ENQDONE_MASK0_FIELD */
    NULL,    /* TRACE_IF_ENQDONE_MASK1_FIELD */
    NULL,    /* TRACE_IF_ENQDONE_VALUE0_FIELD */
    NULL,    /* TRACE_IF_ENQDONE_VALUE1_FIELD */
    NULL,    /* TRACE_IF_ENQD_CONTROL */
    NULL,    /* TRACE_IF_ENQD_COUNTER */
    NULL,    /* TRACE_IF_ENQD_MASK_FIELD */
    NULL,    /* TRACE_IF_ENQD_VALUE_FIELD */
    NULL,    /* TRACE_IF_ENQR_CONTROL */
    NULL,    /* TRACE_IF_ENQR_COUNTER */
    NULL,    /* TRACE_IF_ENQR_MASK_FIELD */
    NULL,    /* TRACE_IF_ENQR_VALUE_FIELD */
    NULL,    /* TRACE_IF_FABRIC_GRANT_REQ_CAPT_0 */
    NULL,    /* TRACE_IF_FABRIC_GRANT_REQ_CAPT_1 */
    NULL,    /* TRACE_IF_FABRIC_GRANT_REQ_CAPT_2 */
    NULL,    /* TRACE_IF_FABRIC_GRANT_REQ_CAPT_3 */
    NULL,    /* TRACE_IF_FABRIC_GRANT_REQ_CONTROL */
    NULL,    /* TRACE_IF_FABRIC_GRANT_REQ_COUNTER */
    NULL,    /* TRACE_IF_FABRIC_GRANT_REQ_MASK0_FIELD */
    NULL,    /* TRACE_IF_FABRIC_GRANT_REQ_MASK1_FIELD */
    NULL,    /* TRACE_IF_FABRIC_GRANT_REQ_MASK2_FIELD */
    NULL,    /* TRACE_IF_FABRIC_GRANT_REQ_MASK3_FIELD */
    NULL,    /* TRACE_IF_FABRIC_GRANT_REQ_VALUE0_FIELD */
    NULL,    /* TRACE_IF_FABRIC_GRANT_REQ_VALUE1_FIELD */
    NULL,    /* TRACE_IF_FABRIC_GRANT_REQ_VALUE2_FIELD */
    NULL,    /* TRACE_IF_FABRIC_GRANT_REQ_VALUE3_FIELD */
    NULL,    /* TRACE_IF_LOCAL_GRANT_REQ_CAPT_0 */
    NULL,    /* TRACE_IF_LOCAL_GRANT_REQ_CONTROL */
    NULL,    /* TRACE_IF_LOCAL_GRANT_REQ_COUNTER */
    NULL,    /* TRACE_IF_LOCAL_GRANT_REQ_MASK0_FIELD */
    NULL,    /* TRACE_IF_LOCAL_GRANT_REQ_VALUE0_FIELD */
    NULL,    /* TRACE_IF_QM_QS_RATE_READ_CAPT_0 */
    NULL,    /* TRACE_IF_QM_QS_RATE_READ_CONTROL */
    NULL,    /* TRACE_IF_QM_QS_RATE_READ_COUNTER */
    NULL,    /* TRACE_IF_QM_QS_RATE_READ_MASK0_FIELD */
    NULL,    /* TRACE_IF_QM_QS_RATE_READ_VALUE0_FIELD */
    NULL,    /* TRACE_IF_QS_DEQR_CAPT */
    NULL,    /* TRACE_IF_RB_ENQD_CAPT_0 */
    NULL,    /* TRACE_IF_RB_ENQD_CAPT_1 */
    NULL,    /* TRACE_IF_RB_ENQR_CAPT_0 */
    NULL,    /* TRACE_IF_RB_ENQR_CAPT_1 */
    NULL,    /* TRACE_IF_SCI_QS_RATE_UPD_CAPT_0 */
    NULL,    /* TRACE_IF_SCI_QS_RATE_UPD_CAPT_1 */
    NULL,    /* TRACE_IF_SCI_QS_RATE_UPD_CONTROL */
    NULL,    /* TRACE_IF_SCI_QS_RATE_UPD_COUNTER */
    NULL,    /* TRACE_IF_SCI_QS_RATE_UPD_MASK0_FIELD */
    NULL,    /* TRACE_IF_SCI_QS_RATE_UPD_MASK1_FIELD */
    NULL,    /* TRACE_IF_SCI_QS_RATE_UPD_VALUE0_FIELD */
    NULL,    /* TRACE_IF_SCI_QS_RATE_UPD_VALUE1_FIELD */
    NULL,    /* TRACE_IF_SCPB_CAPT_0 */
    NULL,    /* TRACE_IF_SCPB_CAPT_1 */
    NULL,    /* TRACE_IF_SCPB_CONTROL */
    NULL,    /* TRACE_IF_SCPB_COUNTER */
    NULL,    /* TRACE_IF_SCPB_MASK_FIELD */
    NULL,    /* TRACE_IF_SCPB_VALUE_FIELD */
    NULL,    /* TRACE_IF_STATUS */
    NULL,    /* TRACE_IF_STATUS_MASK */
    NULL,    /* TRMGV */
    NULL,    /* TRUNK_BITMAP_TABLE_PARITY_CONTROL */
    NULL,    /* TRUNK_BITMAP_TABLE_PARITY_STATUS_INTR */
    NULL,    /* TRUNK_BITMAP_TABLE_PARITY_STATUS_NACK */
    NULL,    /* TRUNK_EGR_MASK_PARITY_CONTROL */
    NULL,    /* TRUNK_EGR_MASK_PARITY_STATUS_INTR */
    NULL,    /* TRUNK_EGR_MASK_PARITY_STATUS_NACK */
    NULL,    /* TRUNK_GROUP_PARITY_CONTROL */
    NULL,    /* TRUNK_GROUP_PARITY_STATUS_INTR */
    NULL,    /* TRUNK_GROUP_PARITY_STATUS_NACK */
    NULL,    /* TSCL */
    NULL,    /* TSPDR */
    NULL,    /* TS_CONFIG0 */
    NULL,    /* TS_CONFIG1 */
    NULL,    /* TS_CONFIG2 */
    NULL,    /* TS_CONFIG3 */
    NULL,    /* TS_CONFIG4 */
    NULL,    /* TS_CONFIG5 */
    NULL,    /* TS_CONFIG6 */
    NULL,    /* TS_CONTROL */
    NULL,    /* TS_CONTROL_1 */
    NULL,    /* TS_CONTROL_2 */
    NULL,    /* TS_DEBUG_INFO */
    NULL,    /* TS_DEBUG_L1_STATUS */
    NULL,    /* TS_DEBUG_L1_STATUS_MASK */
    NULL,    /* TS_DEBUG_L2_STATUS */
    NULL,    /* TS_DEBUG_L2_STATUS_MASK */
    NULL,    /* TS_DEBUG_L3_STATUS */
    NULL,    /* TS_DEBUG_L3_STATUS_MASK */
    NULL,    /* TS_DEBUG_L4_STATUS */
    NULL,    /* TS_DEBUG_L4_STATUS_MASK */
    NULL,    /* TS_DEBUG_L5_STATUS */
    NULL,    /* TS_DEBUG_L5_STATUS_MASK */
    NULL,    /* TS_DEBUG_L6_STATUS */
    NULL,    /* TS_DEBUG_L6_STATUS_MASK */
    NULL,    /* TS_DEBUG_L7_STATUS */
    NULL,    /* TS_DEBUG_L7_STATUS_MASK */
    NULL,    /* TS_DEBUG_LEAF_STATUS */
    NULL,    /* TS_DEBUG_LEAF_STATUS_MASK */
    NULL,    /* TS_DEBUG_TRACE_GRANT_CAPT0 */
    NULL,    /* TS_DEBUG_TRACE_GRANT_CONTROL */
    NULL,    /* TS_DEBUG_TRACE_GRANT_COUNTER */
    NULL,    /* TS_DEBUG_TRACE_GRANT_FIELD_MASK0 */
    NULL,    /* TS_DEBUG_TRACE_GRANT_FIELD_VALUE0 */
    NULL,    /* TS_DEBUG_TRACE_PRI_CAPT0 */
    NULL,    /* TS_DEBUG_TRACE_PRI_CAPT1 */
    NULL,    /* TS_DEBUG_TRACE_PRI_CONTROL */
    NULL,    /* TS_DEBUG_TRACE_PRI_COUNTER */
    NULL,    /* TS_DEBUG_TRACE_PRI_FIELD_MASK0 */
    NULL,    /* TS_DEBUG_TRACE_PRI_FIELD_MASK1 */
    NULL,    /* TS_DEBUG_TRACE_PRI_FIELD_VALUE0 */
    NULL,    /* TS_DEBUG_TRACE_PRI_FIELD_VALUE1 */
    NULL,    /* TS_DEBUG_TRACE_STATUS */
    NULL,    /* TS_DEBUG_TRACE_STATUS_MASK */
    NULL,    /* TS_ECC_DEBUG0 */
    NULL,    /* TS_ECC_DEBUG1 */
    NULL,    /* TS_ECC_DEBUG2 */
    NULL,    /* TS_ECC_ERROR0 */
    NULL,    /* TS_ECC_ERROR1 */
    NULL,    /* TS_ECC_ERROR2 */
    NULL,    /* TS_ECC_ERROR0_MASK */
    NULL,    /* TS_ECC_ERROR1_MASK */
    NULL,    /* TS_ECC_ERROR2_MASK */
    NULL,    /* TS_ECC_STATUS0 */
    NULL,    /* TS_ECC_STATUS1 */
    NULL,    /* TS_ECC_STATUS2 */
    NULL,    /* TS_ECC_STATUS3 */
    NULL,    /* TS_ECC_STATUS4 */
    NULL,    /* TS_ECC_STATUS5 */
    NULL,    /* TS_ECC_STATUS6 */
    NULL,    /* TS_ECC_STATUS7 */
    NULL,    /* TS_ECC_STATUS8 */
    NULL,    /* TS_ECC_STATUS9 */
    NULL,    /* TS_ECC_STATUS10 */
    NULL,    /* TS_ECC_STATUS11 */
    NULL,    /* TS_ECC_STATUS12 */
    NULL,    /* TS_ECC_STATUS13 */
    NULL,    /* TS_LEVEL1_CONFIG0 */
    NULL,    /* TS_LEVEL2_CONFIG0 */
    NULL,    /* TS_LEVEL3_CONFIG0 */
    NULL,    /* TS_LEVEL4_CONFIG0 */
    NULL,    /* TS_LEVEL5_CONFIG0 */
    NULL,    /* TS_LEVEL6_CONFIG0 */
    NULL,    /* TS_LEVEL7_CONFIG0 */
    NULL,    /* TS_MEM_DEBUG0 */
    NULL,    /* TS_MEM_DEBUG1 */
    NULL,    /* TS_MEM_DEBUG2 */
    NULL,    /* TS_MEM_DEBUG3 */
    NULL,    /* TS_MEM_DEBUG4 */
    NULL,    /* TS_PRI_SB_DEBUG */
    NULL,    /* TS_QSB_RATE_SB_DEBUG */
    NULL,    /* TS_STATUS_CNTRL */
    NULL,    /* TTL_FN_PARITY_CONTROL */
    NULL,    /* TTL_FN_PARITY_STATUS_INTR */
    NULL,    /* TTL_FN_PARITY_STATUS_NACK */
    NULL,    /* TUNNEL_CAM_BIST_ENABLE */
    NULL,    /* TUNNEL_CAM_BIST_S2_STATUS */
    NULL,    /* TUNNEL_CAM_BIST_S3_STATUS */
    NULL,    /* TUNNEL_CAM_BIST_S5_STATUS */
    NULL,    /* TUNNEL_CAM_BIST_S6_STATUS */
    NULL,    /* TUNNEL_CAM_BIST_S8_STATUS */
    NULL,    /* TUNNEL_CAM_BIST_STATUS */
    NULL,    /* TUNNEL_SAM */
    NULL,    /* TVLAN */
    NULL,    /* TXCF */
    NULL,    /* TXCL */
    &soc_reg_list[SOC_REG_INT_TXFIFO_STATr],
    &soc_reg_list[SOC_REG_INT_TXLLFCMSGCNTr],
    NULL,    /* TXPF */
    NULL,    /* TX_CI_CONFIG */
    &soc_reg_list[SOC_REG_INT_TX_CNT_CONFIG_BCM56624_A0r],
    NULL,    /* TX_CONFIG0 */
    NULL,    /* TX_CONFIG1 */
    NULL,    /* TX_CONFIG2 */
    NULL,    /* TX_CONFIG3 */
    NULL,    /* TX_CONFIG4 */
    NULL,    /* TX_CONFIG5 */
    NULL,    /* TX_CONFIG6 */
    NULL,    /* TX_DEBUG_CAPTURE_CONFIG */
    NULL,    /* TX_DEBUG_CRC_ERROR_CNT */
    NULL,    /* TX_DEBUG_DEQUEUE_REQUEST_0 */
    NULL,    /* TX_DEBUG_DEQUEUE_REQUEST_1 */
    NULL,    /* TX_DEBUG_DEQUEUE_REQUEST_2 */
    NULL,    /* TX_DEBUG_DEQUEUE_REQUEST_3 */
    NULL,    /* TX_DEBUG_DEQUEUE_REQUEST_4 */
    NULL,    /* TX_DEBUG_DEQUEUE_REQUEST_5 */
    NULL,    /* TX_DEBUG_GRANT_TO_DEQ */
    NULL,    /* TX_DEBUG_HEC_CORR_ERROR_CNT */
    NULL,    /* TX_DEBUG_HEC_UNCORR_ERROR_CNT */
    NULL,    /* TX_DEBUG_INFO_0 */
    NULL,    /* TX_DEBUG_INFO_1 */
    NULL,    /* TX_DEBUG_TEST_BYTE_CNT */
    NULL,    /* TX_DEBUG_TEST_PCKT_CNT */
    NULL,    /* TX_DEBUG_TEST_PCKT_THRESHOLD */
    NULL,    /* TX_ECC_DEBUG */
    NULL,    /* TX_ECC_ERROR_0 */
    NULL,    /* TX_ECC_ERROR_0_MASK */
    NULL,    /* TX_ECC_STATUS0 */
    NULL,    /* TX_ERROR_0 */
    NULL,    /* TX_ERROR_0_MASK */
    NULL,    /* TX_ERROR_HALT_MASK_0 */
    NULL,    /* TX_FIRST_CI_LOOKUP0 */
    NULL,    /* TX_FIRST_CI_LOOKUP1 */
    NULL,    /* TX_FIRST_CI_LOOKUP2 */
    NULL,    /* TX_FIRST_CI_LOOKUP3 */
    NULL,    /* TX_FIRST_CI_LOOKUP4 */
    NULL,    /* TX_FIRST_CI_LOOKUP5 */
    &soc_reg_list[SOC_REG_INT_TX_IPG_LENGTHr],
    &soc_reg_list[SOC_REG_INT_TX_PKT_CNTr],
    NULL,    /* TX_PKT_HDR_ADJUST0 */
    NULL,    /* TX_PKT_HDR_ADJUST1 */
    NULL,    /* TX_PKT_HDR_ADJUST2 */
    NULL,    /* TX_PKT_HDR_ADJUST3 */
    NULL,    /* TX_PKT_HDR_ADJUST4 */
    NULL,    /* TX_RAM_TM0 */
    NULL,    /* TX_SW_RESET */
    NULL,    /* TX_TEST_IFH_0 */
    NULL,    /* TX_TEST_IFH_1 */
    NULL,    /* TX_TEST_IFH_2 */
    NULL,    /* TX_TS_DATA */
    NULL,    /* UDF_CAM_BIST_CONFIG */
    NULL,    /* UDF_CAM_BIST_DBG_DATA */
    NULL,    /* UDF_CAM_BIST_STATUS */
    NULL,    /* UDF_CAM_DBGCTRL */
    NULL,    /* UDF_CONFIG */
    &soc_reg_list[SOC_REG_INT_UDF_ETHERTYPE_MATCHr],
    &soc_reg_list[SOC_REG_INT_UDF_IPPROTO_MATCHr],
    NULL,    /* UMAN_EP_FLSH_WAIT_CNTR */
    NULL,    /* UMAN_IP_FLSH_WAIT_CNTR */
    NULL,    /* UMAN_LINKUP_DLY_CNTR */
    NULL,    /* UNIMAC_PFC_CTRL */
    &soc_reg_list[SOC_REG_INT_UNKNOWN_HGI_BITMAP_BCM56624_A0r],
    NULL,    /* UNKNOWN_HGI_BITMAP_64 */
    NULL,    /* UNKNOWN_HGI_BITMAP_PARITY_CONTROL */
    NULL,    /* UNKNOWN_HGI_BITMAP_PARITY_STATUS_INTR */
    NULL,    /* UNKNOWN_HGI_BITMAP_PARITY_STATUS_NACK */
    NULL,    /* UNKNOWN_MCAST_BLOCK_MASK */
    &soc_reg_list[SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_64r],
    NULL,    /* UNKNOWN_MCAST_BLOCK_MASK_HI */
    NULL,    /* UNKNOWN_MCAST_BLOCK_MASK_PARITY_CONTROL */
    NULL,    /* UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTR */
    NULL,    /* UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACK */
    NULL,    /* UNKNOWN_UCAST_BLOCK_MASK */
    &soc_reg_list[SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_64r],
    NULL,    /* UNKNOWN_UCAST_BLOCK_MASK_HI */
    NULL,    /* UNKNOWN_UCAST_BLOCK_MASK_PARITY_CONTROL */
    NULL,    /* UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_INTR */
    NULL,    /* UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_NACK */
    NULL,    /* USER_TRUNK_HASH_SELECT */
    NULL,    /* USE_EGRESS_PKT_SIZE */
    NULL,    /* USE_SP_SHARED */
    NULL,    /* VFI_1_PARITY_CONTROL */
    NULL,    /* VFI_1_PARITY_STATUS_INTR */
    NULL,    /* VFI_1_PARITY_STATUS_NACK */
    NULL,    /* VFI_PARITY_CONTROL */
    NULL,    /* VFI_PARITY_STATUS_INTR */
    NULL,    /* VFI_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_VFP_CAM_BIST_CONFIGr],
    &soc_reg_list[SOC_REG_INT_VFP_CAM_BIST_CONTROL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_VFP_CAM_BIST_DBG_DATAr],
    NULL,    /* VFP_CAM_BIST_S10_STATUS */
    NULL,    /* VFP_CAM_BIST_S12_STATUS */
    NULL,    /* VFP_CAM_BIST_S14_STATUS */
    NULL,    /* VFP_CAM_BIST_S15_STATUS */
    NULL,    /* VFP_CAM_BIST_S2_STATUS */
    NULL,    /* VFP_CAM_BIST_S3_STATUS */
    NULL,    /* VFP_CAM_BIST_S5_STATUS */
    NULL,    /* VFP_CAM_BIST_S6_STATUS */
    NULL,    /* VFP_CAM_BIST_S8_STATUS */
    &soc_reg_list[SOC_REG_INT_VFP_CAM_BIST_STATUS_BCM56624_A0r],
    NULL,    /* VFP_CAM_CONTROL_3_THRU_0 */
    &soc_reg_list[SOC_REG_INT_VFP_CAM_CONTROL_SLICE_3_0r],
    &soc_reg_list[SOC_REG_INT_VFP_CAM_CONTROL_TM_7_THRU_0r],
    NULL,    /* VFP_CAM_DEBUG_DATA_0 */
    NULL,    /* VFP_CAM_DEBUG_DATA_1 */
    NULL,    /* VFP_CAM_DEBUG_DATA_2 */
    NULL,    /* VFP_CAM_DEBUG_DATA_3 */
    NULL,    /* VFP_CAM_DEBUG_DATA_4 */
    NULL,    /* VFP_CAM_DEBUG_DATA_5 */
    NULL,    /* VFP_CAM_DEBUG_GLOBAL_MASK */
    NULL,    /* VFP_CAM_DEBUG_SEND */
    &soc_reg_list[SOC_REG_INT_VFP_KEY_CONTROL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_VFP_KEY_CONTROL_2r],
    NULL,    /* VFP_POLICY_PARITY_CONTROL */
    NULL,    /* VFP_POLICY_PARITY_STATUS_INTR */
    NULL,    /* VFP_POLICY_PARITY_STATUS_NACK */
    NULL,    /* VFP_POLICY_TABLE_PARITY_CONTROL */
    NULL,    /* VFP_POLICY_TABLE_PARITY_STATUS */
    &soc_reg_list[SOC_REG_INT_VFP_POLICY_TABLE_RAM_CONTROLr],
    &soc_reg_list[SOC_REG_INT_VFP_SLICE_CONTROL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_VFP_SLICE_MAPr],
    NULL,    /* VIRT_PORT_EGRPKTUSECOS */
    NULL,    /* VIRT_XQ_PARITY */
    NULL,    /* VLAN_CONTROL */
    NULL,    /* VLAN_COS_MAP_PARITY_CONTROL */
    NULL,    /* VLAN_COS_MAP_PARITY_STATUS_INTR */
    NULL,    /* VLAN_COS_MAP_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_VLAN_CTRL_BCM56504_B0r],
    &soc_reg_list[SOC_REG_INT_VLAN_DBGCTRL_BCM56624_A0r],
    NULL,    /* VLAN_DEFAULT */
    NULL,    /* VLAN_ING_PRI_CNG_MAP_DBGCTRL */
    NULL,    /* VLAN_MAC_AUX_HASH_CONTROL */
    NULL,    /* VLAN_MAC_DBGCTRL */
    NULL,    /* VLAN_MAC_OR_XLATE_PARITY_CONTROL */
    NULL,    /* VLAN_MAC_OR_XLATE_PARITY_STATUS */
    NULL,    /* VLAN_MEMORY_DBGCTRL */
    NULL,    /* VLAN_MPLS_PARITY_CONTROL */
    NULL,    /* VLAN_MPLS_PARITY_STATUS_INTR */
    NULL,    /* VLAN_MPLS_PARITY_STATUS_NACK */
    NULL,    /* VLAN_OR_VFI_MAC_COUNT_PARITY_CONTROL */
    NULL,    /* VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_INTR */
    NULL,    /* VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_NACK */
    NULL,    /* VLAN_OR_VFI_MAC_LIMIT_PARITY_CONTROL */
    NULL,    /* VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_INTR */
    NULL,    /* VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_VLAN_PARITY_CONTROL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_PARITY_STATUS_BCM56624_A0r],
    NULL,    /* VLAN_PARITY_STATUS_INTR */
    NULL,    /* VLAN_PARITY_STATUS_NACK */
    NULL,    /* VLAN_PROFILE_2_PARITY_CONTROL */
    NULL,    /* VLAN_PROFILE_2_PARITY_STATUS_INTR */
    NULL,    /* VLAN_PROFILE_2_PARITY_STATUS_NACK */
    NULL,    /* VLAN_PROTOCOL */
    NULL,    /* VLAN_PROTOCOL_DATA */
    &soc_reg_list[SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRL_BCM56624_A0r],
    NULL,    /* VLAN_PROTOCOL_DATA_PARITY_CONTROL */
    NULL,    /* VLAN_PROTOCOL_DATA_PARITY_STATUS */
    NULL,    /* VLAN_PROT_PARITY_CONTROL */
    NULL,    /* VLAN_PROT_PARITY_STATUS_INTR */
    NULL,    /* VLAN_PROT_PARITY_STATUS_NACK */
    NULL,    /* VLAN_RANGE_PARITY_CONTROL */
    NULL,    /* VLAN_RANGE_PARITY_STATUS_INTR */
    NULL,    /* VLAN_RANGE_PARITY_STATUS_NACK */
    NULL,    /* VLAN_STG_ADDR_MASK */
    &soc_reg_list[SOC_REG_INT_VLAN_STG_DBGCTRL_BCM56624_A0r],
    NULL,    /* VLAN_STG_PARITY_CONTROL */
    NULL,    /* VLAN_STG_PARITY_STATUS */
    NULL,    /* VLAN_STG_PARITY_STATUS_INTR */
    NULL,    /* VLAN_STG_PARITY_STATUS_NACK */
    &soc_reg_list[SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIGr],
    NULL,    /* VLAN_SUBNET_CAM_BIST_CONTROL */
    &soc_reg_list[SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATAr],
    NULL,    /* VLAN_SUBNET_CAM_BIST_DEBUG_DATA_VALID */
    NULL,    /* VLAN_SUBNET_CAM_BIST_DEBUG_SEND */
    NULL,    /* VLAN_SUBNET_CAM_BIST_S10_STATUS */
    NULL,    /* VLAN_SUBNET_CAM_BIST_S2_STATUS */
    NULL,    /* VLAN_SUBNET_CAM_BIST_S3_STATUS */
    NULL,    /* VLAN_SUBNET_CAM_BIST_S5_STATUS */
    NULL,    /* VLAN_SUBNET_CAM_BIST_S6_STATUS */
    NULL,    /* VLAN_SUBNET_CAM_BIST_S8_STATUS */
    &soc_reg_list[SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_BCM56624_A0r],
    NULL,    /* VLAN_SUBNET_CAM_CONTROL */
    &soc_reg_list[SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRL_BCM56624_A0r],
    NULL,    /* VLAN_SUBNET_DATA_PARITY_CONTROL */
    NULL,    /* VLAN_SUBNET_DATA_PARITY_STATUS */
    NULL,    /* VLAN_SUBNET_PARITY_CONTROL */
    NULL,    /* VLAN_SUBNET_PARITY_STATUS_INTR */
    NULL,    /* VLAN_SUBNET_PARITY_STATUS_NACK */
    NULL,    /* VLAN_XLATE_CAM_BIST_CONFIG */
    NULL,    /* VLAN_XLATE_CAM_BIST_CONTROL */
    NULL,    /* VLAN_XLATE_CAM_BIST_DBG_DATA */
    NULL,    /* VLAN_XLATE_CAM_BIST_DEBUG_DATA_VALID */
    NULL,    /* VLAN_XLATE_CAM_BIST_DEBUG_SEND */
    NULL,    /* VLAN_XLATE_CAM_BIST_S10_STATUS */
    NULL,    /* VLAN_XLATE_CAM_BIST_S2_STATUS */
    NULL,    /* VLAN_XLATE_CAM_BIST_S3_STATUS */
    NULL,    /* VLAN_XLATE_CAM_BIST_S5_STATUS */
    NULL,    /* VLAN_XLATE_CAM_BIST_S6_STATUS */
    NULL,    /* VLAN_XLATE_CAM_BIST_S8_STATUS */
    NULL,    /* VLAN_XLATE_CAM_BIST_STATUS */
    NULL,    /* VLAN_XLATE_CAM_CONTROL */
    NULL,    /* VLAN_XLATE_CAM_DBGCTRL */
    NULL,    /* VLAN_XLATE_DATA_DBGCTRL */
    &soc_reg_list[SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_0r],
    &soc_reg_list[SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_1r],
    NULL,    /* VLAN_XLATE_DBGCTRL */
    &soc_reg_list[SOC_REG_INT_VLAN_XLATE_HASH_CONTROLr],
    &soc_reg_list[SOC_REG_INT_VLAN_XLATE_PARITY_CONTROLr],
    &soc_reg_list[SOC_REG_INT_VLAN_XLATE_PARITY_STATUSr],
    NULL,    /* VLAN_XLATE_PARITY_STATUS_0 */
    NULL,    /* VLAN_XLATE_PARITY_STATUS_1 */
    NULL,    /* VLAN_XLATE_PARITY_STATUS_INTR_0 */
    NULL,    /* VLAN_XLATE_PARITY_STATUS_INTR_1 */
    NULL,    /* VLAN_XLATE_PARITY_STATUS_NACK_0 */
    NULL,    /* VLAN_XLATE_PARITY_STATUS_NACK_1 */
    &soc_reg_list[SOC_REG_INT_VRF_MASKr],
    NULL,    /* VRF_PARITY_CONTROL */
    NULL,    /* VRF_PARITY_STATUS_INTR */
    NULL,    /* VRF_PARITY_STATUS_NACK */
    NULL,    /* WAMUDROPCNT2BERR */
    NULL,    /* WAMUDROPCNTAGING */
    NULL,    /* WAMUDROPCNTLEN */
    NULL,    /* WAMUDROPCNTLENBYTE */
    NULL,    /* WAMUDROPCNTLRU */
    NULL,    /* WAMUDROPCNTNOLRU */
    NULL,    /* WAMUDROPCNTNOLRUBYTE */
    NULL,    /* WAMUDROPCNTTHD */
    NULL,    /* WAMUDROPCNTTHDBYTE */
    NULL,    /* WAMUDROPCNTTYPE */
    NULL,    /* WAMUMEMDEBUG */
    NULL,    /* WAMUNONFRAGMCNT */
    NULL,    /* WAMUPARITYERRADR */
    NULL,    /* WAMUREASMBCNT */
    NULL,    /* WAMUSTATUS */
    NULL,    /* WAMUTBFRAGMCNT */
    &soc_reg_list[SOC_REG_INT_WDRRCOUNT_BCM56624_A0r],
    NULL,    /* WFQCONFIGMOD0_P24 */
    NULL,    /* WFQCONFIGMOD0_P25 */
    NULL,    /* WFQCONFIGMOD0_P26 */
    NULL,    /* WFQCONFIGMOD0_P27 */
    NULL,    /* WFQCONFIGMOD0_P28 */
    NULL,    /* WFQCONFIGMOD0_P0_7 */
    NULL,    /* WFQCONFIGMOD0_P16_23 */
    NULL,    /* WFQCONFIGMOD0_P8_15 */
    NULL,    /* WFQCONFIGMOD1_P24 */
    NULL,    /* WFQCONFIGMOD1_P0_7 */
    NULL,    /* WFQCONFIGMOD1_P16_23 */
    NULL,    /* WFQCONFIGMOD1_P8_15 */
    NULL,    /* WFQCONFIG_GENERAL */
    NULL,    /* WFQCONFIG_MASKS */
    NULL,    /* WFQMINBWCOS */
    NULL,    /* WFQWEIGHTS */
    NULL,    /* WLAN_SVP_ECC_CONTROL */
    NULL,    /* WLAN_SVP_ECC_STATUS_INTR */
    NULL,    /* WLAN_SVP_ECC_STATUS_NACK */
    NULL,    /* WL_DROP_POLICY */
    NULL,    /* WL_PORT_COUNT_CELL */
    NULL,    /* WL_PORT_COUNT_PACKET */
    NULL,    /* WL_PORT_SHARED_COUNT_CELL */
    NULL,    /* WL_PORT_SHARED_COUNT_PACKET */
    NULL,    /* WL_PORT_SHARED_LIMIT_CELL */
    NULL,    /* WL_PORT_SHARED_LIMIT_PACKET */
    NULL,    /* WREDAVERAGINGTIME */
    &soc_reg_list[SOC_REG_INT_WREDAVGQSIZE_CELLr],
    &soc_reg_list[SOC_REG_INT_WREDAVGQSIZE_PACKETr],
    NULL,    /* WREDCNGPARAMETERCOS */
    &soc_reg_list[SOC_REG_INT_WREDCONFIG_CELLr],
    &soc_reg_list[SOC_REG_INT_WREDCONFIG_PACKETr],
    NULL,    /* WREDFUNCTION */
    &soc_reg_list[SOC_REG_INT_WREDMEMDEBUG_CFG_CELLr],
    &soc_reg_list[SOC_REG_INT_WREDMEMDEBUG_CFG_PACKETr],
    &soc_reg_list[SOC_REG_INT_WREDMEMDEBUG_THD_0_CELLr],
    &soc_reg_list[SOC_REG_INT_WREDMEMDEBUG_THD_0_PACKETr],
    &soc_reg_list[SOC_REG_INT_WREDMEMDEBUG_THD_1_CELLr],
    &soc_reg_list[SOC_REG_INT_WREDMEMDEBUG_THD_1_PACKETr],
    NULL,    /* WREDPARAMCOS */
    NULL,    /* WREDPARAMETERCOS */
    NULL,    /* WREDPARAMREDCOS */
    NULL,    /* WREDPARAMYELCOS */
    &soc_reg_list[SOC_REG_INT_WREDPARAM_CELLr],
    &soc_reg_list[SOC_REG_INT_WREDPARAM_NONTCP_CELLr],
    &soc_reg_list[SOC_REG_INT_WREDPARAM_NONTCP_PACKETr],
    &soc_reg_list[SOC_REG_INT_WREDPARAM_PACKETr],
    &soc_reg_list[SOC_REG_INT_WREDPARAM_RED_CELLr],
    &soc_reg_list[SOC_REG_INT_WREDPARAM_RED_PACKETr],
    &soc_reg_list[SOC_REG_INT_WREDPARAM_YELLOW_CELLr],
    &soc_reg_list[SOC_REG_INT_WREDPARAM_YELLOW_PACKETr],
    &soc_reg_list[SOC_REG_INT_WRED_PARITY_ERROR_BITMAPr],
    &soc_reg_list[SOC_REG_INT_WRED_PARITY_ERROR_INFOr],
    NULL,    /* WRRWEIGHTS */
    NULL,    /* WRRWEIGHT_COS */
    &soc_reg_list[SOC_REG_INT_XBOD_OVRFLW_BCM56624_A0r],
    NULL,    /* XCON_CCM_DEFECT_STATUS */
    NULL,    /* XEGR_ENABLE */
    &soc_reg_list[SOC_REG_INT_XGPORT_EXTRA_XGXS_NEWCTL_REGr],
    &soc_reg_list[SOC_REG_INT_XGPORT_EXTRA_XGXS_NEWSTATUS0_REGr],
    &soc_reg_list[SOC_REG_INT_XGPORT_EXTRA_XGXS_NEWSTATUS1_REGr],
    &soc_reg_list[SOC_REG_INT_XGPORT_EXTRA_XGXS_NEWSTATUS2_REGr],
    &soc_reg_list[SOC_REG_INT_XGPORT_EXTRA_XGXS_NEWSTATUS3_REGr],
    &soc_reg_list[SOC_REG_INT_XGPORT_MODE_REGr],
    &soc_reg_list[SOC_REG_INT_XGPORT_SERDES_CTLr],
    &soc_reg_list[SOC_REG_INT_XGPORT_XGXS_CTRLr],
    &soc_reg_list[SOC_REG_INT_XGPORT_XGXS_NEWCTL_REGr],
    &soc_reg_list[SOC_REG_INT_XGPORT_XGXS_NEWSTATUS0_REGr],
    &soc_reg_list[SOC_REG_INT_XGPORT_XGXS_NEWSTATUS1_REGr],
    &soc_reg_list[SOC_REG_INT_XGPORT_XGXS_NEWSTATUS2_REGr],
    &soc_reg_list[SOC_REG_INT_XGPORT_XGXS_NEWSTATUS3_REGr],
    &soc_reg_list[SOC_REG_INT_XGPORT_XGXS_STATr],
    NULL,    /* XHBADE2E */
    NULL,    /* XHOLD0 */
    NULL,    /* XHOLD1 */
    NULL,    /* XHOLD2 */
    &soc_reg_list[SOC_REG_INT_XHOL_D0_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XHOL_D1_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XHOL_D2_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XHOL_D3_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XHOL_MH0_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XHOL_MH1_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XHOL_MH2_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XHOL_MH3_BCM56624_A0r],
    NULL,    /* XHOL_RX_MH_DATA0 */
    NULL,    /* XHOL_RX_MH_DATA1 */
    NULL,    /* XHOL_RX_MH_DATA2 */
    NULL,    /* XHOL_RX_MH_DATA3 */
    NULL,    /* XHOL_RX_MH_MASK0 */
    NULL,    /* XHOL_RX_MH_MASK1 */
    NULL,    /* XHOL_RX_MH_MASK2 */
    NULL,    /* XHOL_RX_MH_MASK3 */
    NULL,    /* XHOL_RX_PKT_DATA0 */
    NULL,    /* XHOL_RX_PKT_DATA1 */
    NULL,    /* XHOL_RX_PKT_DATA2 */
    NULL,    /* XHOL_RX_PKT_DATA3 */
    NULL,    /* XHOL_RX_PKT_MASK0 */
    NULL,    /* XHOL_RX_PKT_MASK1 */
    NULL,    /* XHOL_RX_PKT_MASK2 */
    NULL,    /* XHOL_RX_PKT_MASK3 */
    NULL,    /* XH_E2E_CONTROL */
    &soc_reg_list[SOC_REG_INT_XIBP_D0_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XIBP_D1_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XIBP_D2_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XIBP_D3_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XIBP_MH0_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XIBP_MH1_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XIBP_MH2_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XIBP_MH3_BCM56624_A0r],
    NULL,    /* XIMBP */
    NULL,    /* XIMRP */
    NULL,    /* XLBADE2E */
    NULL,    /* XL_E2E_CONTROL */
    &soc_reg_list[SOC_REG_INT_XMODIDr],
    &soc_reg_list[SOC_REG_INT_XMODID_ENr],
    NULL,    /* XPAUSE_CTRL_RX_DA_LS */
    NULL,    /* XPAUSE_CTRL_RX_DA_MS */
    NULL,    /* XPAUSE_CTRL_RX_LENGTH_TYPE */
    NULL,    /* XPAUSE_CTRL_RX_OPCODE */
    &soc_reg_list[SOC_REG_INT_XPAUSE_D0_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XPAUSE_D1_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XPAUSE_D2_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XPAUSE_D3_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XPAUSE_MH0_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XPAUSE_MH1_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XPAUSE_MH2_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XPAUSE_MH3_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XPAUSE_RX_DA_LS_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XPAUSE_RX_DA_MS_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XPAUSE_RX_LENGTH_TYPE_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XPAUSE_RX_OPCODE_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XPAUSE_TX_PKT_XOFF_VAL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XPAUSE_WATCHDOG_INIT_VAL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XPAUSE_WATCHDOG_THRESH_BCM56624_A0r],
    NULL,    /* XPC_PARERR */
    NULL,    /* XPC_PARERR_ADDR0 */
    NULL,    /* XPC_PARERR_ADDR1 */
    NULL,    /* XPC_PARERR_ADDR2 */
    NULL,    /* XPC_PARERR_ADDR3 */
    NULL,    /* XPC_PARERR_ADDR4 */
    NULL,    /* XPC_PARERR_ADDR5 */
    NULL,    /* XPC_PARERR_ADDR6 */
    NULL,    /* XPC_PARERR_ADDR7 */
    NULL,    /* XPC_PARERR_ADDR8 */
    NULL,    /* XPC_PARERR_ADDR9 */
    NULL,    /* XPC_PARERR_ADDR10 */
    NULL,    /* XPC_PARITY_DIAG */
    NULL,    /* XPC_SPARE_REG0 */
    NULL,    /* XPC_SPARE_REG1 */
    NULL,    /* XPC_SPARE_REG2 */
    NULL,    /* XPC_SPARE_REG3 */
    NULL,    /* XPDISC */
    &soc_reg_list[SOC_REG_INT_XPORT_CONFIG_BCM56624_A0r],
    NULL,    /* XPORT_ECC_CONTROL */
    NULL,    /* XPORT_FORCE_DOUBLE_BIT_ERROR */
    NULL,    /* XPORT_FORCE_SINGLE_BIT_ERROR */
    NULL,    /* XPORT_INTR_ENABLE */
    NULL,    /* XPORT_INTR_STATUS */
    NULL,    /* XPORT_MEMORY_CONTROL */
    &soc_reg_list[SOC_REG_INT_XPORT_MODE_REGr],
    NULL,    /* XPORT_RX_FIFO_MEM_ECC_STATUS */
    NULL,    /* XPORT_TO_MMU_BKP */
    &soc_reg_list[SOC_REG_INT_XPORT_TO_MMU_BKP_HGr],
    NULL,    /* XPORT_TX_FIFO_MEM_ECC_STATUS */
    &soc_reg_list[SOC_REG_INT_XPORT_XGXS_NEWCTL_REGr],
    &soc_reg_list[SOC_REG_INT_XPORT_XGXS_NEWSTATUS0_REGr],
    &soc_reg_list[SOC_REG_INT_XPORT_XGXS_NEWSTATUS1_REGr],
    &soc_reg_list[SOC_REG_INT_XPORT_XGXS_NEWSTATUS2_REGr],
    &soc_reg_list[SOC_REG_INT_XPORT_XGXS_NEWSTATUS3_REGr],
    &soc_reg_list[SOC_REG_INT_XP_EGR_PKT_DROP_CTL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XP_XBODE_CELL_CNT_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XP_XBODE_CELL_REQ_CNT_BCM56624_A0r],
    NULL,    /* XQCOSARBSEL */
    NULL,    /* XQCOSENTRIES0_3 */
    NULL,    /* XQCOSENTRIES4_7 */
    NULL,    /* XQCOSPTR */
    NULL,    /* XQCOSRANGE1_0 */
    NULL,    /* XQCOSRANGE3_0 */
    NULL,    /* XQCOSRANGE3_2 */
    NULL,    /* XQCOSRANGE5_4 */
    NULL,    /* XQCOSRANGE7_4 */
    NULL,    /* XQCOSRANGE7_6 */
    NULL,    /* XQEMPTY */
    NULL,    /* XQMEMDEBUG */
    NULL,    /* XQPARITY */
    NULL,    /* XQPARITYERRORPBM */
    NULL,    /* XQPARITYERRORPBM_HI */
    NULL,    /* XQPARITYERRORPTR */
    NULL,    /* XQPORT_EHG_RX_DATA_PARITY_STATUS_INTR */
    NULL,    /* XQPORT_EHG_RX_DATA_PARITY_STATUS_NACK */
    NULL,    /* XQPORT_EHG_RX_MASK_PARITY_STATUS_INTR */
    NULL,    /* XQPORT_EHG_RX_MASK_PARITY_STATUS_NACK */
    NULL,    /* XQPORT_EHG_TX_DATA_PARITY_STATUS_INTR */
    NULL,    /* XQPORT_EHG_TX_DATA_PARITY_STATUS_NACK */
    NULL,    /* XQPORT_FORCE_DOUBLE_BIT_ERROR */
    NULL,    /* XQPORT_FORCE_SINGLE_BIT_ERROR */
    NULL,    /* XQPORT_INTR_ENABLE */
    NULL,    /* XQPORT_INTR_STATUS */
    NULL,    /* XQPORT_MODE_REG */
    NULL,    /* XQPORT_PARITY_CONTROL */
    NULL,    /* XQPORT_XGXS_NEWCTL_REG */
    NULL,    /* XQPORT_XGXS_NEWSTATUS0_REG */
    NULL,    /* XQPORT_XGXS_NEWSTATUS1_REG */
    NULL,    /* XQPORT_XGXS_NEWSTATUS2_REG */
    NULL,    /* XQPORT_XGXS_NEWSTATUS3_REG */
    NULL,    /* XQPORT_XQBODE_TXFIFO_PARITY_STATUS_INTR */
    NULL,    /* XQPORT_XQBOD_RXFIFO_PARITY_STATUS_INTR */
    NULL,    /* XQREADPOINTER */
    NULL,    /* XQ_CTRL */
    NULL,    /* XQ_MEM_FUSE */
    NULL,    /* XQ_MISC */
    NULL,    /* XQ_PARITY */
    NULL,    /* XRDISC */
    NULL,    /* XRDROP */
    NULL,    /* XRFILDR */
    NULL,    /* XRIMDR */
    NULL,    /* XRIPC */
    NULL,    /* XRIPD */
    NULL,    /* XRIPHE */
    NULL,    /* XRITPID */
    NULL,    /* XRPORTD */
    NULL,    /* XRSTPID */
    NULL,    /* XRTPID */
    NULL,    /* XRUC */
    NULL,    /* XRV0 */
    NULL,    /* XRV1 */
    NULL,    /* XTABRT */
    NULL,    /* XTAGE */
    NULL,    /* XTCE */
    NULL,    /* XTCFIDR */
    &soc_reg_list[SOC_REG_INT_XTHOL_BCM56624_A0r],
    &soc_reg_list[SOC_REG_INT_XTIBP_BCM56624_A0r],
    NULL,    /* XTIMDR */
    NULL,    /* XTIMTLD */
    NULL,    /* XTIP */
    NULL,    /* XTIPAGE */
    NULL,    /* XTIPD */
    NULL,    /* XTIPREP */
    NULL,    /* XTMSTDR */
    &soc_reg_list[SOC_REG_INT_XTPSE_BCM56624_A0r],
    NULL,    /* XTSTPID */
    NULL,    /* XTV0 */
    NULL,    /* XTV1 */
    NULL,    /* XTVLAN */
    NULL,    /* X_CPU_SLOT_COUNT */
    NULL,    /* X_TDM_EN */
    NULL,    /* YELLOW_CNG_DROP_CNT */
    NULL,    /* Y_CPU_SLOT_COUNT */
    NULL     /* Y_TDM_EN */
};

static soc_mem_info_t *soc_memories_bcm56624_a0[] = {
    NULL,    /* AGER_EVENT */
    NULL,    /* AGER_FLAGS */
    NULL,    /* AGER_THRESHOLD */
    NULL,    /* AGER_TS_0_HI */
    NULL,    /* AGER_TS_0_LO */
    NULL,    /* AGER_TS_1_HI */
    NULL,    /* AGER_TS_1_LO */
    NULL,    /* AGING_CTR_MEM */
    NULL,    /* AGING_EXP_MEM */
    NULL,    /* ALLOCBUFFSCNT */
    &soc_mem_list[SOC_MEM_INT_ALTERNATE_EMIRROR_BITMAP_BCM56624_A0m],
    NULL,    /* ARB_TDM_TABLE */
    NULL,    /* BAA_BUCKET_0 */
    NULL,    /* BAA_BUCKET_1 */
    NULL,    /* BAA_BUCKET_2 */
    NULL,    /* BAA_BUCKET_3 */
    NULL,    /* BAA_EVENT */
    NULL,    /* BAA_LEAK_A0 */
    NULL,    /* BAA_LEAK_A1 */
    NULL,    /* BAA_LEAK_A2 */
    NULL,    /* BAA_LEAK_A3 */
    NULL,    /* BAA_LEAK_B0 */
    NULL,    /* BAA_LEAK_B1 */
    NULL,    /* BAA_LEAK_B2 */
    NULL,    /* BAA_LEAK_B3 */
    NULL,    /* BAA_STATE_HUNGRY */
    NULL,    /* BAA_STATE_STARVING */
    NULL,    /* BSAFE_CMD_DATA_IN */
    NULL,    /* BSAFE_CMD_DATA_OUT */
    NULL,    /* BUFFER_AGE */
    NULL,    /* BUFFER_LIST */
    NULL,    /* BURST_SIZE_PER_ESET */
    NULL,    /* BURST_SIZE_PER_NODE */
    NULL,    /* C0_CELL */
    NULL,    /* C0_CPU_RQ */
    NULL,    /* C0_CPU_WQ */
    NULL,    /* C0_RQ */
    NULL,    /* C0_WQ */
    NULL,    /* C1_CELL */
    NULL,    /* C1_CPU_RQ */
    NULL,    /* C1_CPU_WQ */
    NULL,    /* C1_RQ */
    NULL,    /* C1_WQ */
    NULL,    /* C2_CELL */
    NULL,    /* C2_RQ */
    NULL,    /* C2_WQ */
    NULL,    /* C3_RQ */
    NULL,    /* C3_WQ */
    NULL,    /* CALENDAR */
    NULL,    /* CALENDAR0 */
    NULL,    /* CALENDAR1 */
    NULL,    /* CBLOCK_MOD_LOOKUP */
    NULL,    /* CCP_MEM */
    NULL,    /* CELL_BUF */
    NULL,    /* CELL_CHK_MEM */
    NULL,    /* CELL_DATA0_MEM */
    NULL,    /* CELL_DATA10_MEM */
    NULL,    /* CELL_DATA11_MEM */
    NULL,    /* CELL_DATA12_MEM */
    NULL,    /* CELL_DATA13_MEM */
    NULL,    /* CELL_DATA14_MEM */
    NULL,    /* CELL_DATA15_MEM */
    NULL,    /* CELL_DATA1_MEM */
    NULL,    /* CELL_DATA2_MEM */
    NULL,    /* CELL_DATA3_MEM */
    NULL,    /* CELL_DATA4_MEM */
    NULL,    /* CELL_DATA5_MEM */
    NULL,    /* CELL_DATA6_MEM */
    NULL,    /* CELL_DATA7_MEM */
    NULL,    /* CELL_DATA8_MEM */
    NULL,    /* CELL_DATA9_MEM */
    NULL,    /* CELL_HDR_MEM */
    NULL,    /* CFAP_MEM */
    NULL,    /* CHANNEL_MAP_TABLE */
    NULL,    /* CHANNEL_SHAPER_TABLE */
    NULL,    /* CHANNEL_WERR_TABLE */
    NULL,    /* COMMAND_MEMORY_BSE */
    NULL,    /* COMMAND_MEMORY_CSE */
    NULL,    /* COMMAND_MEMORY_HSE */
    &soc_mem_list[SOC_MEM_INT_CPU_COS_MAPm],
    &soc_mem_list[SOC_MEM_INT_CPU_COS_MAP_DATA_ONLYm],
    &soc_mem_list[SOC_MEM_INT_CPU_COS_MAP_ONLYm],
    &soc_mem_list[SOC_MEM_INT_CPU_TS_MAPm],
    NULL,    /* CS_BRICK_CONFIG_TABLE */
    NULL,    /* CS_EJECTION_MESSAGE_TABLE */
    NULL,    /* DC_MEM */
    NULL,    /* DEFIP */
    NULL,    /* DEFIP_ALL */
    NULL,    /* DEFIP_ENTRY */
    NULL,    /* DEFIP_HI */
    NULL,    /* DEFIP_HIT */
    NULL,    /* DEFIP_HIT_HI */
    NULL,    /* DEFIP_HIT_LO */
    NULL,    /* DEFIP_HI_ALL */
    NULL,    /* DEFIP_LO */
    NULL,    /* DEFIP_LO_ALL */
    NULL,    /* DISCARD_COUNTER_TAB */
    NULL,    /* DMT_MEM */
    NULL,    /* DSCP */
    NULL,    /* DSCP_PRIORITY_TABLE */
    &soc_mem_list[SOC_MEM_INT_DSCP_TABLE_BCM56624_A0m],
    NULL,    /* DT_MEM */
    &soc_mem_list[SOC_MEM_INT_E2E_HOL_STATUS_BCM56624_A0m],
    NULL,    /* E2E_HOL_STATUS_1 */
    NULL,    /* ECONTEXT_ALLOCBUFFSCNT */
    NULL,    /* ECONTEXT_INFLIGHTBUFFCNT */
    NULL,    /* ECONTEXT_TAIL_LLA */
    NULL,    /* EDC_LOOKUP */
    &soc_mem_list[SOC_MEM_INT_EFP_COUNTER_TABLE_BCM56624_A0m],
    NULL,    /* EFP_COUNTER_TABLE_X */
    NULL,    /* EFP_COUNTER_TABLE_Y */
    &soc_mem_list[SOC_MEM_INT_EFP_METER_TABLE_BCM56624_A0m],
    NULL,    /* EFP_METER_TABLE_X */
    NULL,    /* EFP_METER_TABLE_Y */
    &soc_mem_list[SOC_MEM_INT_EFP_POLICY_TABLE_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_EFP_TCAM_BCM56624_A0m],
    NULL,    /* EGRESS_ADJACENT_MAC */
    NULL,    /* EGRESS_DSCP_EXP */
    NULL,    /* EGRESS_IPMC_LS */
    NULL,    /* EGRESS_IPMC_MS */
    NULL,    /* EGRESS_IP_TUNNEL */
    NULL,    /* EGRESS_SPVLAN_ID */
    NULL,    /* EGRESS_VLAN_STG */
    NULL,    /* EGR_COS_MAP */
    NULL,    /* EGR_CPU_COS_MAP */
    &soc_mem_list[SOC_MEM_INT_EGR_DSCP_ECN_MAP_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_DSCP_TABLE_BCM56624_A0m],
    NULL,    /* EGR_EHG_QOS_MAPPING_TABLE */
    &soc_mem_list[SOC_MEM_INT_EGR_EM_MTP_INDEX_BCM56624_A0m],
    NULL,    /* EGR_EP_REDIRECT_EM_MTP_INDEX */
    &soc_mem_list[SOC_MEM_INT_EGR_ERSPANm],
    NULL,    /* EGR_FRAGMENT_ID_TABLE */
    &soc_mem_list[SOC_MEM_INT_EGR_IM_MTP_INDEX_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_IPFIX_DSCP_XLATE_TABLEm],
    &soc_mem_list[SOC_MEM_INT_EGR_IPFIX_EOP_BUFFERm],
    &soc_mem_list[SOC_MEM_INT_EGR_IPFIX_EXPORT_FIFOm],
    &soc_mem_list[SOC_MEM_INT_EGR_IPFIX_IPV4_MASK_SET_Am],
    &soc_mem_list[SOC_MEM_INT_EGR_IPFIX_IPV6_MASK_SET_Am],
    &soc_mem_list[SOC_MEM_INT_EGR_IPFIX_PROFILEm],
    &soc_mem_list[SOC_MEM_INT_EGR_IPFIX_SESSION_TABLEm],
    &soc_mem_list[SOC_MEM_INT_EGR_IPMCm],
    &soc_mem_list[SOC_MEM_INT_EGR_IP_TUNNEL_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_IP_TUNNEL_IPV6m],
    &soc_mem_list[SOC_MEM_INT_EGR_IP_TUNNEL_MPLSm],
    &soc_mem_list[SOC_MEM_INT_EGR_L3_INTF_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_L3_NEXT_HOP_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_MAC_DA_PROFILEm],
    &soc_mem_list[SOC_MEM_INT_EGR_MASK_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_MOD_MAP_TABLE_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_MPLS_EXP_MAPPING_1m],
    &soc_mem_list[SOC_MEM_INT_EGR_MPLS_EXP_MAPPING_2m],
    &soc_mem_list[SOC_MEM_INT_EGR_MPLS_EXP_PRI_MAPPINGm],
    &soc_mem_list[SOC_MEM_INT_EGR_MPLS_PRI_MAPPINGm],
    &soc_mem_list[SOC_MEM_INT_EGR_MPLS_VC_AND_SWAP_LABEL_TABLEm],
    NULL,    /* EGR_PBE_DEBUG */
    &soc_mem_list[SOC_MEM_INT_EGR_PERQ_XMT_COUNTERSm],
    &soc_mem_list[SOC_MEM_INT_EGR_PRI_CNG_MAP_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_PW_INIT_COUNTERSm],
    NULL,    /* EGR_SERVICE_COUNTER_TABLE */
    NULL,    /* EGR_VFI */
    NULL,    /* EGR_VINTF_COUNTER_TABLE */
    &soc_mem_list[SOC_MEM_INT_EGR_VLAN_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_VLAN_STG_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_EGR_VLAN_TAG_ACTION_PROFILEm],
    &soc_mem_list[SOC_MEM_INT_EGR_VLAN_XLATE_BCM56624_A0m],
    NULL,    /* EGR_VLAN_XLATE_DATA_ONLY */
    NULL,    /* EGR_VLAN_XLATE_MASK */
    NULL,    /* EGR_VLAN_XLATE_ONLY */
    &soc_mem_list[SOC_MEM_INT_EGR_VLAN_XLATE_SCRATCHm],
    NULL,    /* EGR_WLAN_DVP */
    NULL,    /* EG_FDM_PORT_REGS */
    NULL,    /* EG_FD_FCT */
    NULL,    /* EG_FD_FIFO_COUNT */
    NULL,    /* EG_FD_FIFO_THRESH */
    NULL,    /* EG_FD_FIFO_THRESH_OFFSET_RED */
    NULL,    /* EG_FD_FIFO_THRESH_OFFSET_YELLOW */
    NULL,    /* EG_FD_FIFO_THRESH_RESET_OFFSET */
    NULL,    /* EG_FD_GMT */
    NULL,    /* EG_FD_MDB */
    NULL,    /* EG_FD_PER_PORT_DROP_COUNT1 */
    NULL,    /* EG_FD_PER_PORT_DROP_COUNT2 */
    NULL,    /* EG_FD_SVT */
    &soc_mem_list[SOC_MEM_INT_EM_MTP_INDEX_BCM56624_A0m],
    NULL,    /* EP_CLASS_RESOLUTION */
    NULL,    /* EP_DEST_PORT_MAP */
    NULL,    /* EP_HDR_PARSING_CTRL */
    NULL,    /* EP_LENGTH_ADJ_MAP */
    NULL,    /* EP_OI2QB_MAP */
    NULL,    /* EP_PREDICTIVE_RANGING */
    NULL,    /* EP_REDIRECT_EM_MTP_INDEX */
    NULL,    /* EP_STATS_CTRL */
    NULL,    /* ESET_TO_NODE_TYPE */
    NULL,    /* ESET_TYPE_TAB */
    &soc_mem_list[SOC_MEM_INT_ESM_RANGE_CHECKm],
    &soc_mem_list[SOC_MEM_INT_ET_INST_OPC_TABLEm],
    &soc_mem_list[SOC_MEM_INT_ET_PA_XLATm],
    &soc_mem_list[SOC_MEM_INT_ET_UINST_MEMm],
    &soc_mem_list[SOC_MEM_INT_EXT_ACL144_TCAMm],
    &soc_mem_list[SOC_MEM_INT_EXT_ACL144_TCAM_IPV4m],
    &soc_mem_list[SOC_MEM_INT_EXT_ACL144_TCAM_IPV6m],
    &soc_mem_list[SOC_MEM_INT_EXT_ACL144_TCAM_L2m],
    &soc_mem_list[SOC_MEM_INT_EXT_ACL288_TCAMm],
    &soc_mem_list[SOC_MEM_INT_EXT_ACL288_TCAM_IPV4m],
    &soc_mem_list[SOC_MEM_INT_EXT_ACL288_TCAM_L2m],
    &soc_mem_list[SOC_MEM_INT_EXT_ACL360_TCAM_DATAm],
    &soc_mem_list[SOC_MEM_INT_EXT_ACL360_TCAM_DATA_IPV6_SHORTm],
    &soc_mem_list[SOC_MEM_INT_EXT_ACL360_TCAM_MASKm],
    &soc_mem_list[SOC_MEM_INT_EXT_ACL432_TCAM_DATAm],
    &soc_mem_list[SOC_MEM_INT_EXT_ACL432_TCAM_DATA_IPV6_LONGm],
    &soc_mem_list[SOC_MEM_INT_EXT_ACL432_TCAM_DATA_L2_IPV4m],
    &soc_mem_list[SOC_MEM_INT_EXT_ACL432_TCAM_DATA_L2_IPV6m],
    &soc_mem_list[SOC_MEM_INT_EXT_ACL432_TCAM_MASKm],
    &soc_mem_list[SOC_MEM_INT_EXT_DEFIP_DATAm],
    &soc_mem_list[SOC_MEM_INT_EXT_DEFIP_DATA_IPV4m],
    &soc_mem_list[SOC_MEM_INT_EXT_DEFIP_DATA_IPV6_64m],
    &soc_mem_list[SOC_MEM_INT_EXT_DEFIP_DATA_IPV6_128m],
    &soc_mem_list[SOC_MEM_INT_EXT_DST_HIT_BITSm],
    &soc_mem_list[SOC_MEM_INT_EXT_DST_HIT_BITS_IPV4m],
    &soc_mem_list[SOC_MEM_INT_EXT_DST_HIT_BITS_IPV6_64m],
    &soc_mem_list[SOC_MEM_INT_EXT_DST_HIT_BITS_IPV6_128m],
    &soc_mem_list[SOC_MEM_INT_EXT_DST_HIT_BITS_L2m],
    &soc_mem_list[SOC_MEM_INT_EXT_FP_CNTRm],
    &soc_mem_list[SOC_MEM_INT_EXT_FP_CNTR8m],
    &soc_mem_list[SOC_MEM_INT_EXT_FP_CNTR8_ACL144_IPV4m],
    &soc_mem_list[SOC_MEM_INT_EXT_FP_CNTR8_ACL144_IPV6m],
    &soc_mem_list[SOC_MEM_INT_EXT_FP_CNTR8_ACL144_L2m],
    &soc_mem_list[SOC_MEM_INT_EXT_FP_CNTR8_ACL288_IPV4m],
    &soc_mem_list[SOC_MEM_INT_EXT_FP_CNTR8_ACL288_L2m],
    &soc_mem_list[SOC_MEM_INT_EXT_FP_CNTR8_ACL360_IPV6_SHORTm],
    &soc_mem_list[SOC_MEM_INT_EXT_FP_CNTR8_ACL432_IPV6_LONGm],
    &soc_mem_list[SOC_MEM_INT_EXT_FP_CNTR8_ACL432_L2_IPV4m],
    &soc_mem_list[SOC_MEM_INT_EXT_FP_CNTR8_ACL432_L2_IPV6m],
    &soc_mem_list[SOC_MEM_INT_EXT_FP_CNTR_ACL144_IPV4m],
    &soc_mem_list[SOC_MEM_INT_EXT_FP_CNTR_ACL144_IPV6m],
    &soc_mem_list[SOC_MEM_INT_EXT_FP_CNTR_ACL144_L2m],
    &soc_mem_list[SOC_MEM_INT_EXT_FP_CNTR_ACL288_IPV4m],
    &soc_mem_list[SOC_MEM_INT_EXT_FP_CNTR_ACL288_L2m],
    &soc_mem_list[SOC_MEM_INT_EXT_FP_CNTR_ACL360_IPV6_SHORTm],
    &soc_mem_list[SOC_MEM_INT_EXT_FP_CNTR_ACL432_IPV6_LONGm],
    &soc_mem_list[SOC_MEM_INT_EXT_FP_CNTR_ACL432_L2_IPV4m],
    &soc_mem_list[SOC_MEM_INT_EXT_FP_CNTR_ACL432_L2_IPV6m],
    &soc_mem_list[SOC_MEM_INT_EXT_FP_POLICYm],
    &soc_mem_list[SOC_MEM_INT_EXT_FP_POLICY_ACL144_IPV4m],
    &soc_mem_list[SOC_MEM_INT_EXT_FP_POLICY_ACL144_IPV6m],
    &soc_mem_list[SOC_MEM_INT_EXT_FP_POLICY_ACL144_L2m],
    &soc_mem_list[SOC_MEM_INT_EXT_FP_POLICY_ACL288_IPV4m],
    &soc_mem_list[SOC_MEM_INT_EXT_FP_POLICY_ACL288_L2m],
    &soc_mem_list[SOC_MEM_INT_EXT_FP_POLICY_ACL360_IPV6_SHORTm],
    &soc_mem_list[SOC_MEM_INT_EXT_FP_POLICY_ACL432_IPV6_LONGm],
    &soc_mem_list[SOC_MEM_INT_EXT_FP_POLICY_ACL432_L2_IPV4m],
    &soc_mem_list[SOC_MEM_INT_EXT_FP_POLICY_ACL432_L2_IPV6m],
    &soc_mem_list[SOC_MEM_INT_EXT_IFP_ACTION_PROFILEm],
    &soc_mem_list[SOC_MEM_INT_EXT_IPV4_DEFIPm],
    &soc_mem_list[SOC_MEM_INT_EXT_IPV4_DEFIP_TCAMm],
    &soc_mem_list[SOC_MEM_INT_EXT_IPV6_128_DEFIPm],
    &soc_mem_list[SOC_MEM_INT_EXT_IPV6_128_DEFIP_TCAMm],
    &soc_mem_list[SOC_MEM_INT_EXT_IPV6_64_DEFIPm],
    &soc_mem_list[SOC_MEM_INT_EXT_IPV6_64_DEFIP_TCAMm],
    &soc_mem_list[SOC_MEM_INT_EXT_L2_ENTRYm],
    &soc_mem_list[SOC_MEM_INT_EXT_L2_ENTRY_DATAm],
    &soc_mem_list[SOC_MEM_INT_EXT_L2_ENTRY_TCAMm],
    &soc_mem_list[SOC_MEM_INT_EXT_L2_MOD_FIFOm],
    &soc_mem_list[SOC_MEM_INT_EXT_SRC_HIT_BITSm],
    &soc_mem_list[SOC_MEM_INT_EXT_SRC_HIT_BITS_IPV4m],
    &soc_mem_list[SOC_MEM_INT_EXT_SRC_HIT_BITS_IPV6_64m],
    &soc_mem_list[SOC_MEM_INT_EXT_SRC_HIT_BITS_IPV6_128m],
    &soc_mem_list[SOC_MEM_INT_EXT_SRC_HIT_BITS_L2m],
    NULL,    /* FC_CREDITS */
    NULL,    /* FE_IPMC_VEC */
    NULL,    /* FE_IPMC_VLAN */
    NULL,    /* FF_FC_CONFIG */
    NULL,    /* FF_FC_MEM_CONFIG */
    NULL,    /* FIFO_GROUP_MAP_TABLE */
    NULL,    /* FIFO_MAP_TABLE */
    NULL,    /* FIFO_SHAPER_TABLE_0 */
    NULL,    /* FIFO_SHAPER_TABLE_1 */
    NULL,    /* FIFO_SHAPER_TABLE_2 */
    NULL,    /* FIFO_SHAPER_TABLE_3 */
    NULL,    /* FIFO_WERR_TABLE */
    NULL,    /* FILTER_IMASK */
    NULL,    /* FILTER_IRULE */
    NULL,    /* FLOW_CONTROL_BASE_TABLE */
    NULL,    /* FLOW_CONTROL_MAP_TABLE */
    NULL,    /* FLOW_CONTROL_STATE_TABLE */
    NULL,    /* FLOW_CONTROL_TRANSLATE_TABLE */
    NULL,    /* FLUSH_PENDING */
    NULL,    /* FP_COUNTER_EXT */
    NULL,    /* FP_COUNTER_INT */
    &soc_mem_list[SOC_MEM_INT_FP_COUNTER_TABLE_BCM56624_A0m],
    NULL,    /* FP_COUNTER_TABLE_X */
    NULL,    /* FP_COUNTER_TABLE_Y */
    NULL,    /* FP_EXTERNAL */
    &soc_mem_list[SOC_MEM_INT_FP_GLOBAL_MASK_TCAMm],
    NULL,    /* FP_INTERNAL */
    &soc_mem_list[SOC_MEM_INT_FP_METER_TABLE_BCM56624_A0m],
    NULL,    /* FP_METER_TABLE_EXT */
    NULL,    /* FP_METER_TABLE_INT */
    NULL,    /* FP_METER_TABLE_X */
    NULL,    /* FP_METER_TABLE_Y */
    NULL,    /* FP_POLICY_EXTERNAL */
    NULL,    /* FP_POLICY_INTERNAL */
    &soc_mem_list[SOC_MEM_INT_FP_POLICY_TABLE_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_FP_PORT_FIELD_SEL_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_FP_PORT_METER_MAPm],
    &soc_mem_list[SOC_MEM_INT_FP_RANGE_CHECK_BCM56624_A0m],
    NULL,    /* FP_SC_BCAST_METER_TABLE */
    NULL,    /* FP_SC_DLF_METER_TABLE */
    NULL,    /* FP_SC_MCAST_METER_TABLE */
    NULL,    /* FP_SC_METER_TABLE */
    NULL,    /* FP_SLICE_ENTRY_PORT_SEL */
    &soc_mem_list[SOC_MEM_INT_FP_SLICE_KEY_CONTROLm],
    &soc_mem_list[SOC_MEM_INT_FP_SLICE_MAP_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_FP_STORM_CONTROL_METERSm],
    &soc_mem_list[SOC_MEM_INT_FP_TCAM_BCM56624_A0m],
    NULL,    /* FP_TCAM_EXTERNAL */
    NULL,    /* FP_TCAM_INTERNAL */
    NULL,    /* FP_TCAM_PLUS_POLICY */
    NULL,    /* FP_TCAM_X */
    NULL,    /* FP_TCAM_Y */
    NULL,    /* FP_TCP_UDP_PORT_RANGE */
    &soc_mem_list[SOC_MEM_INT_FP_UDF_OFFSET_BCM56624_A0m],
    NULL,    /* FP_UDF_TCAM */
    NULL,    /* FRAME_PARSING */
    NULL,    /* GE_IPMC_VEC */
    NULL,    /* GE_IPMC_VLAN */
    NULL,    /* GFILTER_FFPCOUNTERS */
    NULL,    /* GFILTER_FFPPACKETCOUNTERS */
    NULL,    /* GFILTER_FFP_IN_PROFILE_COUNTERS */
    NULL,    /* GFILTER_FFP_OUT_PROFILE_COUNTERS */
    NULL,    /* GFILTER_IMASK */
    NULL,    /* GFILTER_IRULE */
    NULL,    /* GFILTER_IRULELOOKUP */
    NULL,    /* GFILTER_IRULE_TEST0 */
    NULL,    /* GFILTER_IRULE_TEST1 */
    NULL,    /* GFILTER_IRULE_TEST2 */
    NULL,    /* GFILTER_IRULE_TEST3 */
    NULL,    /* GFILTER_METERING */
    NULL,    /* GLOBAL_STATS */
    NULL,    /* GPORT_EHG_RX_TUNNEL_DATA */
    NULL,    /* GPORT_EHG_RX_TUNNEL_MASK */
    NULL,    /* GPORT_EHG_TX_TUNNEL_DATA */
    NULL,    /* GROUP_MAX_SHAPER_TABLE */
    NULL,    /* GROUP_MEMBER_TABLE */
    NULL,    /* HASHINPUT */
    NULL,    /* HASH_TRAP_INFO */
    NULL,    /* HEAD_LLA */
    NULL,    /* HG_PORT_TABLE */
    &soc_mem_list[SOC_MEM_INT_HG_TRUNK_FAILOVER_SET_BCM56624_A0m],
    NULL,    /* IARB_TDM_TABLE */
    NULL,    /* IDP0_DFIFO_0 */
    NULL,    /* IDP0_DFIFO_1 */
    NULL,    /* IDP0_EREQFIFO */
    NULL,    /* IDP0_ERESPFIFO */
    NULL,    /* IDP1_DFIFO_0 */
    NULL,    /* IDP1_DFIFO_1 */
    NULL,    /* IDP1_EREQFIFO */
    NULL,    /* IDP1_ERESPFIFO */
    NULL,    /* IFP_PORT_FIELD_SEL */
    &soc_mem_list[SOC_MEM_INT_IFP_REDIRECTION_PROFILEm],
    NULL,    /* IGR_VLAN_RANGE_TBL */
    NULL,    /* IGR_VLAN_XLATE */
    &soc_mem_list[SOC_MEM_INT_IM_MTP_INDEX_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_ING_DVP_TABLEm],
    &soc_mem_list[SOC_MEM_INT_ING_IPFIX_DSCP_XLATE_TABLEm],
    &soc_mem_list[SOC_MEM_INT_ING_IPFIX_EOP_BUFFERm],
    &soc_mem_list[SOC_MEM_INT_ING_IPFIX_EXPORT_FIFOm],
    NULL,    /* ING_IPFIX_FLOW_RATE_METER_TABLE */
    &soc_mem_list[SOC_MEM_INT_ING_IPFIX_IPV4_MASK_SET_Am],
    &soc_mem_list[SOC_MEM_INT_ING_IPFIX_IPV4_MASK_SET_Bm],
    &soc_mem_list[SOC_MEM_INT_ING_IPFIX_IPV6_MASK_SET_Am],
    &soc_mem_list[SOC_MEM_INT_ING_IPFIX_IPV6_MASK_SET_Bm],
    &soc_mem_list[SOC_MEM_INT_ING_IPFIX_PROFILEm],
    &soc_mem_list[SOC_MEM_INT_ING_IPFIX_SESSION_TABLEm],
    &soc_mem_list[SOC_MEM_INT_ING_L3_NEXT_HOP_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_ING_L3_NEXT_HOP_Am],
    &soc_mem_list[SOC_MEM_INT_ING_L3_NEXT_HOP_Bm],
    &soc_mem_list[SOC_MEM_INT_ING_MOD_MAP_TABLE_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_ING_MPLS_EXP_MAPPINGm],
    &soc_mem_list[SOC_MEM_INT_ING_PRI_CNG_MAP_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_ING_PW_TERM_COUNTERSm],
    &soc_mem_list[SOC_MEM_INT_ING_PW_TERM_SEQ_NUMm],
    NULL,    /* ING_SERVICE_COUNTER_TABLE */
    NULL,    /* ING_SERVICE_PRI_MAP */
    NULL,    /* ING_VINTF_COUNTER_TABLE */
    &soc_mem_list[SOC_MEM_INT_ING_VLAN_RANGEm],
    &soc_mem_list[SOC_MEM_INT_ING_VLAN_TAG_ACTION_PROFILEm],
    &soc_mem_list[SOC_MEM_INT_INITIAL_ING_L3_NEXT_HOP_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_INITIAL_L3_ECMP_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_INITIAL_L3_ECMP_COUNTm],
    NULL,    /* INITIAL_PROT_GROUP_TABLE */
    NULL,    /* INITIAL_PROT_NHI_TABLE */
    NULL,    /* INTERFACE_MAX_SHAPER_TABLE */
    NULL,    /* IPMC_GROUP_V4 */
    NULL,    /* IPMC_GROUP_V6 */
    &soc_mem_list[SOC_MEM_INT_IPORT_TABLE_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_IPV4_IN_IPV6_PREFIX_MATCH_TABLE_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_IPV6_PROXY_ENABLE_TABLE_BCM56624_A0m],
    NULL,    /* L1_BK */
    NULL,    /* L1_BP */
    NULL,    /* L1_LA */
    NULL,    /* L1_N0 */
    NULL,    /* L1_N1 */
    NULL,    /* L1_N2 */
    NULL,    /* L1_NG */
    NULL,    /* L1_NM */
    NULL,    /* L1_NP */
    &soc_mem_list[SOC_MEM_INT_L2MC_BCM56624_A0m],
    NULL,    /* L2MC_TABLE */
    &soc_mem_list[SOC_MEM_INT_L2X_BCM56624_A0m],
    NULL,    /* L2X_BASE */
    NULL,    /* L2X_HIT */
    NULL,    /* L2X_MC */
    NULL,    /* L2X_PARITY */
    NULL,    /* L2X_STATIC */
    NULL,    /* L2X_VALID */
    NULL,    /* L2_BK */
    NULL,    /* L2_BP */
    NULL,    /* L2_ENTRY_EXTERNAL */
    NULL,    /* L2_ENTRY_INTERNAL */
    &soc_mem_list[SOC_MEM_INT_L2_ENTRY_ONLY_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_L2_ENTRY_OVERFLOW_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_L2_ENTRY_SCRATCHm],
    &soc_mem_list[SOC_MEM_INT_L2_HITDA_ONLY_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_L2_HITSA_ONLY_BCM56624_A0m],
    NULL,    /* L2_LA */
    NULL,    /* L2_MB */
    &soc_mem_list[SOC_MEM_INT_L2_MOD_FIFO_BCM56624_A0m],
    NULL,    /* L2_N0 */
    NULL,    /* L2_N1 */
    NULL,    /* L2_N2 */
    NULL,    /* L2_NG */
    NULL,    /* L2_NM */
    NULL,    /* L2_NP */
    &soc_mem_list[SOC_MEM_INT_L2_USER_ENTRY_BCM56624_A0m],
    NULL,    /* L2_USER_ENTRY_DATA */
    &soc_mem_list[SOC_MEM_INT_L2_USER_ENTRY_DATA_ONLY_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_L2_USER_ENTRY_ONLY_BCM56624_A0m],
    NULL,    /* L2_USER_ENTRY_TCAM */
    NULL,    /* L3INTF */
    NULL,    /* L3INTF_EGR_FILTER_LIST */
    NULL,    /* L3INTF_IGR_FILTER_LIST */
    NULL,    /* L3INTF_QOS */
    NULL,    /* L3X */
    NULL,    /* L3X_BASE */
    NULL,    /* L3X_HIT */
    NULL,    /* L3X_PARITY */
    NULL,    /* L3X_VALID */
    NULL,    /* L3_BK */
    NULL,    /* L3_BP */
    &soc_mem_list[SOC_MEM_INT_L3_DEFIP_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_L3_DEFIP_128m],
    &soc_mem_list[SOC_MEM_INT_L3_DEFIP_128_DATA_ONLYm],
    &soc_mem_list[SOC_MEM_INT_L3_DEFIP_128_HIT_ONLYm],
    &soc_mem_list[SOC_MEM_INT_L3_DEFIP_128_ONLYm],
    NULL,    /* L3_DEFIP_ALG */
    NULL,    /* L3_DEFIP_CAM */
    NULL,    /* L3_DEFIP_DATA */
    &soc_mem_list[SOC_MEM_INT_L3_DEFIP_DATA_ONLY_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_L3_DEFIP_HIT_ONLY_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_L3_DEFIP_ONLY_BCM56624_A0m],
    NULL,    /* L3_DEFIP_TCAM */
    &soc_mem_list[SOC_MEM_INT_L3_ECMP_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_L3_ECMP_COUNTm],
    &soc_mem_list[SOC_MEM_INT_L3_ENTRY_HIT_ONLY_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_SCRATCHm],
    &soc_mem_list[SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_SCRATCHm],
    &soc_mem_list[SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_SCRATCHm],
    &soc_mem_list[SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_SCRATCHm],
    &soc_mem_list[SOC_MEM_INT_L3_ENTRY_ONLY_BCM56624_A0m],
    NULL,    /* L3_ENTRY_V4 */
    NULL,    /* L3_ENTRY_V6 */
    &soc_mem_list[SOC_MEM_INT_L3_ENTRY_VALID_ONLY_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_L3_IIFm],
    NULL,    /* L3_INTF */
    &soc_mem_list[SOC_MEM_INT_L3_IPMC_BCM56624_A0m],
    NULL,    /* L3_IPMC_1 */
    NULL,    /* L3_IPMC_REMAP */
    NULL,    /* L3_LA */
    NULL,    /* L3_LPM_HITBIT */
    NULL,    /* L3_MB */
    &soc_mem_list[SOC_MEM_INT_L3_MTU_VALUESm],
    NULL,    /* L3_N0 */
    NULL,    /* L3_N1 */
    NULL,    /* L3_N2 */
    NULL,    /* L3_NG */
    NULL,    /* L3_NM */
    NULL,    /* L3_NP */
    &soc_mem_list[SOC_MEM_INT_L3_TUNNEL_BCM56624_A0m],
    NULL,    /* L3_TUNNEL_DATA */
    NULL,    /* L3_TUNNEL_TCAM */
    NULL,    /* L4_BK */
    NULL,    /* L4_BP */
    NULL,    /* L4_FL */
    NULL,    /* L4_FS */
    NULL,    /* L4_LA */
    NULL,    /* L4_MB */
    NULL,    /* L4_N0 */
    NULL,    /* L4_N1 */
    NULL,    /* L4_N2 */
    NULL,    /* L4_NG */
    NULL,    /* L4_NM */
    NULL,    /* L4_NP */
    NULL,    /* L5_BK */
    NULL,    /* L5_BP */
    NULL,    /* L5_FL */
    NULL,    /* L5_FS */
    NULL,    /* L5_MB */
    NULL,    /* L5_N0 */
    NULL,    /* L5_N1 */
    NULL,    /* L5_N2 */
    NULL,    /* L5_NG */
    NULL,    /* L5_NM */
    NULL,    /* L5_NP */
    NULL,    /* L6_BK */
    NULL,    /* L6_BP */
    NULL,    /* L6_FL */
    NULL,    /* L6_FS */
    NULL,    /* L6_MB */
    NULL,    /* L6_N0 */
    NULL,    /* L6_N1 */
    NULL,    /* L6_N2 */
    NULL,    /* L6_NG */
    NULL,    /* L6_NM */
    NULL,    /* L6_NP */
    NULL,    /* L7_BK */
    NULL,    /* L7_BP */
    NULL,    /* L7_N0 */
    NULL,    /* L7_N1 */
    NULL,    /* L7_N2 */
    NULL,    /* L7_NG */
    NULL,    /* L7_NM */
    NULL,    /* L7_NP */
    NULL,    /* LAST_SENT */
    NULL,    /* LEAFNODE_TO_QUEUE */
    NULL,    /* LF_QD */
    NULL,    /* LF_QP */
    NULL,    /* LLA_TRANS */
    NULL,    /* LMEP */
    NULL,    /* LMEP_1 */
    &soc_mem_list[SOC_MEM_INT_LPORT_TAB_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MAC_BLOCK_BCM56624_A0m],
    NULL,    /* MAC_LIMIT_PORT_MAP_TABLE */
    NULL,    /* MAC_LIMIT_TRUNK_MAP_TABLE */
    NULL,    /* MAID_REDUCTION */
    NULL,    /* MA_INDEX */
    NULL,    /* MA_STATE */
    NULL,    /* MCU_CHANNEL3_DATA */
    NULL,    /* MEM_EGR_MODMAP */
    NULL,    /* MEM_INGBUF */
    NULL,    /* MEM_ING_MODMAP */
    NULL,    /* MEM_ING_SRCMODBLK */
    NULL,    /* MEM_IPMC */
    NULL,    /* MEM_LLA */
    NULL,    /* MEM_MC */
    NULL,    /* MEM_PP */
    NULL,    /* MEM_TRUNK_PORT_POOL */
    NULL,    /* MEM_UC */
    NULL,    /* MEM_VID */
    NULL,    /* MEM_XQ */
    NULL,    /* MEM_XQ_PTRS */
    &soc_mem_list[SOC_MEM_INT_MMU_AGING_CTR_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_AGING_EXP_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPCELLHEADER_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA0_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA1_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA2_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA3_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA4_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA5_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA6_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA7_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA8_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA9_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA10_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA11_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA12_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA13_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA14_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA15_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA16m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA17m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA18m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA19m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA20m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA21m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA22m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA23m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA24m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA25m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA26m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA27m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA28m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA29m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA30m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPDATA31m],
    NULL,    /* MMU_CBPPKTHEADER0 */
    NULL,    /* MMU_CBPPKTHEADER1 */
    &soc_mem_list[SOC_MEM_INT_MMU_CBPPKTHEADER2m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM0_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM1_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM2_BCM56624_A0m],
    NULL,    /* MMU_CBPPKTHEADER0_MEM3 */
    &soc_mem_list[SOC_MEM_INT_MMU_CBPPKTHEADER1_MEM0_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPPKTHEADER1_MEM1_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPPKTHEADER1_MEM2m],
    &soc_mem_list[SOC_MEM_INT_MMU_CBPPKTHEADERCPU_BCM56624_A0m],
    NULL,    /* MMU_CBPPKTLENGTH */
    NULL,    /* MMU_CCP */
    NULL,    /* MMU_CCPTR */
    &soc_mem_list[SOC_MEM_INT_MMU_CCP_MEM_BCM56624_A0m],
    NULL,    /* MMU_CCP_RELEASE_FIFO */
    &soc_mem_list[SOC_MEM_INT_MMU_CELLCHK_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_CELLLINK_BCM56624_A0m],
    NULL,    /* MMU_CELLPTRSWAP_CG0_CH0_HI */
    NULL,    /* MMU_CELLPTRSWAP_CG0_CH0_LO */
    NULL,    /* MMU_CELLPTRSWAP_CG0_CH1_HI */
    NULL,    /* MMU_CELLPTRSWAP_CG0_CH1_LO */
    NULL,    /* MMU_CELLPTRSWAP_CG1_CH0_HI */
    NULL,    /* MMU_CELLPTRSWAP_CG1_CH0_LO */
    NULL,    /* MMU_CELLPTRSWAP_CG1_CH1_LO */
    NULL,    /* MMU_CELLPTRSWAP_CH0_HI */
    NULL,    /* MMU_CELLPTRSWAP_CH0_LO */
    NULL,    /* MMU_CELLPTRSWAP_CH1_HI */
    NULL,    /* MMU_CELLPTRSWAP_CH1_LO */
    NULL,    /* MMU_CFAP */
    &soc_mem_list[SOC_MEM_INT_MMU_CFAP_MEM_BCM56624_A0m],
    NULL,    /* MMU_FIRSTCELLPTR_CG0 */
    NULL,    /* MMU_FIRSTCELLPTR_CG1 */
    NULL,    /* MMU_IBPSTATUS */
    NULL,    /* MMU_IBS */
    NULL,    /* MMU_IBS_CG0_CH0 */
    NULL,    /* MMU_IBS_CG0_CH1 */
    NULL,    /* MMU_IBS_CG1_CH0 */
    NULL,    /* MMU_IBS_CG1_CH1 */
    NULL,    /* MMU_INGPKTCELLLIMITIBP */
    NULL,    /* MMU_INGPKTCELLUSE */
    NULL,    /* MMU_IPMCBITMAP_CG0 */
    NULL,    /* MMU_IPMCBITMAP_CG1 */
    &soc_mem_list[SOC_MEM_INT_MMU_IPMC_GROUP_TBL0_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_IPMC_GROUP_TBL1_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_IPMC_GROUP_TBL2_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_IPMC_GROUP_TBL3_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_IPMC_GROUP_TBL4_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_IPMC_GROUP_TBL5_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_IPMC_GROUP_TBL6_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_IPMC_GROUP_TBL7_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_IPMC_GROUP_TBL8m],
    NULL,    /* MMU_IPMC_INDEX */
    NULL,    /* MMU_IPMC_PTR */
    NULL,    /* MMU_IPMC_REP_10G_MEMORY */
    &soc_mem_list[SOC_MEM_INT_MMU_IPMC_VLAN_TBL_BCM56624_A0m],
    NULL,    /* MMU_IPMC_VLAN_TBL_MEM0 */
    NULL,    /* MMU_IPMC_VLAN_TBL_MEM1 */
    NULL,    /* MMU_MAX_BUCKET_GPORT */
    NULL,    /* MMU_MEMORIES1_AGING_CTR */
    NULL,    /* MMU_MEMORIES1_AGING_EXP */
    NULL,    /* MMU_MEMORIES1_CBPDATA0 */
    NULL,    /* MMU_MEMORIES1_CBPDATA1 */
    NULL,    /* MMU_MEMORIES1_CBPDATA2 */
    NULL,    /* MMU_MEMORIES1_CBPDATA3 */
    NULL,    /* MMU_MEMORIES1_CBPHEADER */
    NULL,    /* MMU_MEMORIES1_CCP */
    NULL,    /* MMU_MEMORIES1_CFAP */
    NULL,    /* MMU_MEMORIES1_E2EHOL_BM_0 */
    NULL,    /* MMU_MEMORIES1_E2EHOL_BM_1 */
    NULL,    /* MMU_MEMORIES1_E2EHOL_BM_2 */
    NULL,    /* MMU_MEMORIES1_IPMCREP */
    NULL,    /* MMU_MEMORIES1_IPMC_GROUP_TBL */
    NULL,    /* MMU_MEMORIES1_IPMC_VLAN_TBL */
    NULL,    /* MMU_MEMORIES1_MSTP_TBL */
    NULL,    /* MMU_MEMORIES1_ST_PORT_TBL */
    NULL,    /* MMU_MEMORIES2_EGR_TRUNK_MAP */
    NULL,    /* MMU_MEMORIES2_SRC_TRUNK_MAP */
    NULL,    /* MMU_MEMORIES2_XQ0 */
    NULL,    /* MMU_MEMORIES2_XQ1 */
    NULL,    /* MMU_MEMORIES2_XQ2 */
    NULL,    /* MMU_MEMORIES2_XQ3 */
    NULL,    /* MMU_MEMORIES2_XQ4 */
    NULL,    /* MMU_MEMORIES2_XQ5 */
    NULL,    /* MMU_MEMORIES2_XQ6 */
    NULL,    /* MMU_MEMORIES2_XQ7 */
    NULL,    /* MMU_MEMORIES2_XQ8 */
    NULL,    /* MMU_MEMORIES2_XQ9 */
    NULL,    /* MMU_MEMORIES2_XQ10 */
    NULL,    /* MMU_MEMORIES2_XQ11 */
    NULL,    /* MMU_MEMORIES2_XQ12 */
    NULL,    /* MMU_MEMORIES2_XQ13 */
    NULL,    /* MMU_MIN_BUCKET_GPORT */
    NULL,    /* MMU_PBM_COS_CCPTR_STATUS_CG0 */
    NULL,    /* MMU_PBM_COS_CCPTR_STATUS_CG1 */
    &soc_mem_list[SOC_MEM_INT_MMU_PFAP_MEMm],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK0_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK1_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK2_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK3_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK4_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK5_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK6_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK7_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK8_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK9_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK10_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK11_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK12_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK13_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK14_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK15_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK16_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK17_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK18_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK19_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK20_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK21m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK22m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK23m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK24m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK25m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK26m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK27m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK28m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK29m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK30m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK31m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK32m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK33m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK34m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK35m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK36m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK37m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK38m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK39m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK40m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK41m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK42m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK43m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK44m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK45m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK46m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK47m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK48m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK49m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK50m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK51m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK52m],
    &soc_mem_list[SOC_MEM_INT_MMU_PKTLINK53m],
    NULL,    /* MMU_PKTLINK54 */
    NULL,    /* MMU_PQE_MEM */
    NULL,    /* MMU_PTRCACHE_CG0_CH0 */
    NULL,    /* MMU_PTRCACHE_CG0_CH1 */
    NULL,    /* MMU_PTRCACHE_CG1_CH0 */
    NULL,    /* MMU_PTRCACHE_CG1_CH1 */
    NULL,    /* MMU_PTRCACHE_CH0 */
    NULL,    /* MMU_PTRCACHE_CH1 */
    NULL,    /* MMU_RDEHEADER_MEM0 */
    NULL,    /* MMU_RDEHEADER_MEM1 */
    NULL,    /* MMU_RDE_COSPCP_MEM */
    NULL,    /* MMU_RDE_DESCP_MEM */
    NULL,    /* MMU_RDE_FREELIST_MEM */
    NULL,    /* MMU_RDE_PKTLINK_MEM */
    NULL,    /* MMU_RDE_PRCP_MEM */
    NULL,    /* MMU_TOQRDE */
    NULL,    /* MMU_WAIT_QUEUE_BITMAP_CG0_CH0 */
    NULL,    /* MMU_WAIT_QUEUE_BITMAP_CG0_CH1 */
    NULL,    /* MMU_WAIT_QUEUE_BITMAP_CG1_CH0 */
    NULL,    /* MMU_WAIT_QUEUE_BITMAP_CG1_CH1 */
    NULL,    /* MMU_WAIT_QUEUE_CG0_CH0_HI */
    NULL,    /* MMU_WAIT_QUEUE_CG0_CH0_LO */
    NULL,    /* MMU_WAIT_QUEUE_CG0_CH1_HI */
    NULL,    /* MMU_WAIT_QUEUE_CG0_CH1_LO */
    NULL,    /* MMU_WAIT_QUEUE_CG1_CH0_HI */
    NULL,    /* MMU_WAIT_QUEUE_CG1_CH0_LO */
    NULL,    /* MMU_WAIT_QUEUE_CG1_CH1_HI */
    NULL,    /* MMU_WAIT_QUEUE_CG1_CH1_LO */
    NULL,    /* MMU_WAIT_QUEUE_CH0_HI */
    NULL,    /* MMU_WAIT_QUEUE_CH0_LO */
    NULL,    /* MMU_WAIT_QUEUE_CH1_HI */
    NULL,    /* MMU_WAIT_QUEUE_CH1_LO */
    NULL,    /* MMU_WAMU_MEM0 */
    NULL,    /* MMU_WAMU_MEM1 */
    NULL,    /* MMU_WAMU_MEM2 */
    NULL,    /* MMU_WAMU_MEM3 */
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_CFG_CELLm],
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_CFG_PACKETm],
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_PORT_CFG_CELLm],
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_PORT_CFG_PACKETm],
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_PORT_THD_0_CELLm],
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_PORT_THD_0_PACKETm],
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_PORT_THD_1_CELLm],
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_PORT_THD_1_PACKETm],
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_THD_0_CELLm],
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_THD_0_PACKETm],
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_THD_1_CELLm],
    &soc_mem_list[SOC_MEM_INT_MMU_WRED_THD_1_PACKETm],
    NULL,    /* MMU_XQ0 */
    NULL,    /* MMU_XQ1 */
    NULL,    /* MMU_XQ2 */
    NULL,    /* MMU_XQ3 */
    NULL,    /* MMU_XQ4 */
    NULL,    /* MMU_XQ5 */
    NULL,    /* MMU_XQ6 */
    NULL,    /* MMU_XQ7 */
    NULL,    /* MMU_XQ8 */
    NULL,    /* MMU_XQ9 */
    NULL,    /* MMU_XQ10 */
    NULL,    /* MMU_XQ11 */
    NULL,    /* MMU_XQ12 */
    NULL,    /* MMU_XQ13 */
    NULL,    /* MMU_XQ14 */
    NULL,    /* MMU_XQ15 */
    NULL,    /* MMU_XQ16 */
    NULL,    /* MMU_XQ17 */
    NULL,    /* MMU_XQ18 */
    NULL,    /* MMU_XQ19 */
    NULL,    /* MMU_XQ20 */
    NULL,    /* MMU_XQ21 */
    NULL,    /* MMU_XQ22 */
    NULL,    /* MMU_XQ23 */
    NULL,    /* MMU_XQ24 */
    NULL,    /* MMU_XQ25 */
    NULL,    /* MMU_XQ26 */
    NULL,    /* MMU_XQ27 */
    NULL,    /* MMU_XQ28 */
    NULL,    /* MMU_XQ29 */
    NULL,    /* MMU_XQ30 */
    NULL,    /* MMU_XQ31 */
    NULL,    /* MMU_XQ32 */
    NULL,    /* MMU_XQ33 */
    NULL,    /* MMU_XQ34 */
    NULL,    /* MMU_XQ35 */
    NULL,    /* MMU_XQ36 */
    NULL,    /* MMU_XQ37 */
    NULL,    /* MMU_XQ38 */
    NULL,    /* MMU_XQ39 */
    NULL,    /* MMU_XQ40 */
    NULL,    /* MMU_XQ41 */
    NULL,    /* MMU_XQ42 */
    NULL,    /* MMU_XQ43 */
    NULL,    /* MMU_XQ44 */
    NULL,    /* MMU_XQ45 */
    NULL,    /* MMU_XQ46 */
    NULL,    /* MMU_XQ47 */
    NULL,    /* MMU_XQ48 */
    NULL,    /* MMU_XQ49 */
    NULL,    /* MMU_XQ50 */
    NULL,    /* MMU_XQ51 */
    NULL,    /* MMU_XQ52 */
    NULL,    /* MMU_XQ53 */
    NULL,    /* MMU_XQ54 */
    NULL,    /* MMU_XQ55 */
    &soc_mem_list[SOC_MEM_INT_MODPORT_MAP_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MODPORT_MAP_EM_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MODPORT_MAP_IM_BCM56624_A0m],
    NULL,    /* MODPORT_MAP_MIRROR */
    NULL,    /* MODPORT_MAP_MIRROR_1 */
    &soc_mem_list[SOC_MEM_INT_MODPORT_MAP_SW_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_MPLS_ENTRYm],
    &soc_mem_list[SOC_MEM_INT_MPLS_ENTRY_SCRATCHm],
    NULL,    /* MPLS_EXP */
    &soc_mem_list[SOC_MEM_INT_MPLS_STATION_TCAMm],
    NULL,    /* MY_STATION */
    NULL,    /* NEXT_HOP_EXT */
    NULL,    /* NEXT_HOP_INT */
    &soc_mem_list[SOC_MEM_INT_NONUCAST_TRUNK_BLOCK_MASK_BCM56624_A0m],
    NULL,    /* OAM_LM_COUNTERS */
    NULL,    /* PBI_DEBUG_TABLE */
    NULL,    /* PHB2_COS_MAP */
    &soc_mem_list[SOC_MEM_INT_PORT_CBL_TABLEm],
    &soc_mem_list[SOC_MEM_INT_PORT_COS_MAPm],
    &soc_mem_list[SOC_MEM_INT_PORT_LAG_FAILOVER_SET_BCM56624_A0m],
    NULL,    /* PORT_OR_TRUNK_MAC_ACTION */
    &soc_mem_list[SOC_MEM_INT_PORT_OR_TRUNK_MAC_COUNT_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_PORT_OR_TRUNK_MAC_LIMIT_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_PORT_TAB_BCM56624_A0m],
    NULL,    /* PORT_TAB1 */
    NULL,    /* PRI_LUT */
    NULL,    /* PR_TAB */
    NULL,    /* PUPFIFO_HI */
    NULL,    /* PUPFIFO_LO */
    NULL,    /* QBUFFSPROFILE */
    NULL,    /* QDEPTH_THRESH0 */
    NULL,    /* QDEPTH_THRESH1 */
    NULL,    /* QUEUE_MAP */
    NULL,    /* QUEUE_PARAMETER_HI */
    NULL,    /* QUEUE_PARAMETER_LO */
    NULL,    /* QUEUE_STATE_HI */
    NULL,    /* QUEUE_STATE_LO */
    NULL,    /* QUEUE_TO_SC_0 */
    NULL,    /* QUEUE_TO_SC_1 */
    NULL,    /* QUEUE_TO_SC_2 */
    NULL,    /* QUEUE_TO_SC_3 */
    NULL,    /* Q_MAX_BUFFS */
    NULL,    /* Q_MIN_BUFFS */
    NULL,    /* RANDGEN */
    NULL,    /* RATE_DELTA_MAX */
    NULL,    /* RMEP */
    NULL,    /* RT_BK */
    NULL,    /* RT_FM */
    NULL,    /* RT_FS */
    NULL,    /* RT_IF */
    NULL,    /* RT_ST */
    NULL,    /* SHAPER_BUCKET_0 */
    NULL,    /* SHAPER_BUCKET_1 */
    NULL,    /* SHAPER_BUCKET_2 */
    NULL,    /* SHAPER_BUCKET_3 */
    NULL,    /* SHAPER_EVENT */
    NULL,    /* SHAPER_LEAK_0 */
    NULL,    /* SHAPER_LEAK_1 */
    NULL,    /* SHAPER_LEAK_2 */
    NULL,    /* SHAPER_LEAK_3 */
    NULL,    /* SHAPER_STATE */
    NULL,    /* SLQ_COUNTER */
    NULL,    /* SOURCE_MOD_PROXY_TABLE */
    NULL,    /* SOURCE_NODE_TYPE_TAB */
    &soc_mem_list[SOC_MEM_INT_SOURCE_TRUNK_MAP_TABLE_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_SOURCE_VPm],
    NULL,    /* SPORT_EHG_RX_TUNNEL_DATA */
    NULL,    /* SPORT_EHG_RX_TUNNEL_MASK */
    NULL,    /* SPORT_EHG_TX_TUNNEL_DATA */
    &soc_mem_list[SOC_MEM_INT_SRC_MODID_BLOCK_BCM56624_A0m],
    NULL,    /* SRC_MODID_EGRESS */
    NULL,    /* SRC_MODID_INGRESS_BLOCK */
    NULL,    /* STATSCFG */
    &soc_mem_list[SOC_MEM_INT_STG_TAB_BCM56624_A0m],
    NULL,    /* SUBPORT_MAP_TABLE */
    NULL,    /* SUBPORT_SHAPER_TABLE */
    NULL,    /* SUBPORT_WERR_TABLE */
    NULL,    /* SVP_DISABLE_VLAN_CHECKS_TAB */
    NULL,    /* SYSPORT_PRI_HI */
    NULL,    /* SYSPORT_PRI_LO */
    NULL,    /* SYSPORT_TO_NODE */
    NULL,    /* SYSPORT_TO_QUEUE */
    &soc_mem_list[SOC_MEM_INT_SYSTEM_CONFIG_TABLEm],
    NULL,    /* SYS_PORTMAP */
    NULL,    /* TAIL_LLA */
    &soc_mem_list[SOC_MEM_INT_TCP_FNm],
    NULL,    /* TC_FREE_POOL */
    NULL,    /* TDM_TABLE */
    NULL,    /* TIMESLOT_BURST_SIZE_BYTES */
    &soc_mem_list[SOC_MEM_INT_TOS_FNm],
    NULL,    /* TRNK_DST */
    &soc_mem_list[SOC_MEM_INT_TRUNK32_CONFIG_TABLEm],
    &soc_mem_list[SOC_MEM_INT_TRUNK32_PORT_TABLEm],
    &soc_mem_list[SOC_MEM_INT_TRUNK_BITMAP_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_TRUNK_CBL_TABLEm],
    &soc_mem_list[SOC_MEM_INT_TRUNK_EGR_MASK_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_TRUNK_GROUP_BCM56624_A0m],
    NULL,    /* TRUNK_VLAN_RANGE_IDX */
    &soc_mem_list[SOC_MEM_INT_TTL_FNm],
    NULL,    /* TX_SFI_CFIFO */
    NULL,    /* TX_SFI_DFIFO */
    NULL,    /* TYPE_RESOLUTION_TABLE */
    NULL,    /* UDF_OFFSET */
    &soc_mem_list[SOC_MEM_INT_VFIm],
    NULL,    /* VFI_1 */
    NULL,    /* VFI_BITMAP */
    &soc_mem_list[SOC_MEM_INT_VFP_POLICY_TABLE_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_VFP_TCAM_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_VLAN_COS_MAPm],
    NULL,    /* VLAN_DATA */
    &soc_mem_list[SOC_MEM_INT_VLAN_MAC_BCM56624_A0m],
    NULL,    /* VLAN_MAC_ENTRY */
    &soc_mem_list[SOC_MEM_INT_VLAN_MAC_SCRATCHm],
    NULL,    /* VLAN_MAC_VALID */
    NULL,    /* VLAN_MPLS */
    &soc_mem_list[SOC_MEM_INT_VLAN_OR_VFI_MAC_COUNTm],
    &soc_mem_list[SOC_MEM_INT_VLAN_OR_VFI_MAC_LIMITm],
    &soc_mem_list[SOC_MEM_INT_VLAN_PROFILE_2m],
    &soc_mem_list[SOC_MEM_INT_VLAN_PROFILE_TAB_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_VLAN_PROTOCOL_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_VLAN_PROTOCOL_DATA_BCM56624_A0m],
    NULL,    /* VLAN_RANGE_IDX */
    &soc_mem_list[SOC_MEM_INT_VLAN_SUBNET_BCM56624_A0m],
    NULL,    /* VLAN_SUBNET_DATA */
    &soc_mem_list[SOC_MEM_INT_VLAN_SUBNET_DATA_ONLY_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_VLAN_SUBNET_ONLY_BCM56624_A0m],
    NULL,    /* VLAN_SUBNET_TCAM */
    &soc_mem_list[SOC_MEM_INT_VLAN_TAB_BCM56624_A0m],
    &soc_mem_list[SOC_MEM_INT_VLAN_XLATE_BCM56624_A0m],
    NULL,    /* VLAN_XLATE_DATA_ONLY */
    NULL,    /* VLAN_XLATE_MASK */
    NULL,    /* VLAN_XLATE_ONLY */
    &soc_mem_list[SOC_MEM_INT_VLAN_XLATE_SCRATCHm],
    NULL,    /* VOQ_ARRIVALS */
    NULL,    /* VOQ_CONFIG */
    NULL,    /* VPLSTABLE */
    NULL,    /* VPLS_BITMAP_TABLE */
    NULL,    /* VPLS_LABEL */
    NULL,    /* VRF */
    NULL,    /* VRF_VFI_INTF */
    NULL,    /* WLAN_SVP_TABLE */
    NULL,    /* WRED_AVG_QUEUE_LENGTH */
    NULL,    /* WRED_CURVE */
    NULL,    /* WRED_STATE */
    NULL,    /* XFILTER_FFPCOUNTERS */
    NULL,    /* XFILTER_FFPCOUNTERS_TEST0 */
    NULL,    /* XFILTER_FFPCOUNTERS_TEST1 */
    NULL,    /* XFILTER_FFPIPBYTECOUNTERS */
    NULL,    /* XFILTER_FFPIPBYTECOUNTERS_TEST0 */
    NULL,    /* XFILTER_FFPIPBYTECOUNTERS_TEST1 */
    NULL,    /* XFILTER_FFPIPPACKETCOUNTERS */
    NULL,    /* XFILTER_FFPIPPACKETCOUNTERS_TEST0 */
    NULL,    /* XFILTER_FFPIPPACKETCOUNTERS_TEST1 */
    NULL,    /* XFILTER_FFPOPBYTECOUNTERS */
    NULL,    /* XFILTER_FFPOPBYTECOUNTERS_TEST0 */
    NULL,    /* XFILTER_FFPOPBYTECOUNTERS_TEST1 */
    NULL,    /* XFILTER_FFPOPPACKETCOUNTERS */
    NULL,    /* XFILTER_FFPOPPACKETCOUNTERS_TEST0 */
    NULL,    /* XFILTER_FFPOPPACKETCOUNTERS_TEST1 */
    NULL,    /* XFILTER_METERING */
    NULL,    /* XFILTER_METERING_TEST0 */
    NULL,    /* XFILTER_METERING_TEST1 */
    NULL,    /* XFILTER_METERING_TEST2 */
    NULL,    /* XFILTER_METERING_TEST3 */
    NULL,    /* XPORT_EHG_RX_TUNNEL_DATA */
    NULL,    /* XPORT_EHG_RX_TUNNEL_MASK */
    NULL,    /* XPORT_EHG_TX_TUNNEL_DATA */
    NULL,    /* XQPORT_EHG_RX_TUNNEL_DATA */
    NULL,    /* XQPORT_EHG_RX_TUNNEL_MASK */
    NULL,    /* XQPORT_EHG_TX_TUNNEL_DATA */
    NULL,    /* X_ARB_TDM_TABLE */
    NULL     /* Y_ARB_TDM_TABLE */
};

#define SOC_AGGR_MAX_bcm56624_a0 5
static soc_mem_t soc_mem_aggr_ent_bcm56624_a0[][SOC_AGGR_MAX_bcm56624_a0] = {
    {CPU_COS_MAPm, CPU_COS_MAP_ONLYm, CPU_COS_MAP_DATA_ONLYm, INVALIDm, INVALIDm},
    {ING_L3_NEXT_HOPm, ING_L3_NEXT_HOP_Am, ING_L3_NEXT_HOP_Bm, INVALIDm, INVALIDm},
    {L2Xm, L2_ENTRY_ONLYm, L2_HITDA_ONLYm, L2_HITSA_ONLYm, INVALIDm},
    {L2_USER_ENTRYm, L2_USER_ENTRY_ONLYm, L2_USER_ENTRY_DATA_ONLYm, INVALIDm, INVALIDm},
    {L3_DEFIPm, L3_DEFIP_ONLYm, L3_DEFIP_DATA_ONLYm, L3_DEFIP_HIT_ONLYm, INVALIDm},
    {L3_DEFIP_128m, L3_DEFIP_128_ONLYm, L3_DEFIP_128_DATA_ONLYm, L3_DEFIP_128_HIT_ONLYm, INVALIDm},
    {MODPORT_MAPm, MODPORT_MAP_SWm, MODPORT_MAP_IMm, MODPORT_MAP_EMm, INVALIDm},
    {VLAN_SUBNETm, VLAN_SUBNET_ONLYm, VLAN_SUBNET_DATA_ONLYm, INVALIDm, INVALIDm},
    {INVALIDm, INVALIDm, INVALIDm, INVALIDm, INVALIDm},

};

static soc_mem_t *soc_mem_aggr_bcm56624_a0[] = {
    &soc_mem_aggr_ent_bcm56624_a0[0][0],
    &soc_mem_aggr_ent_bcm56624_a0[1][0],
    &soc_mem_aggr_ent_bcm56624_a0[2][0],
    &soc_mem_aggr_ent_bcm56624_a0[3][0],
    &soc_mem_aggr_ent_bcm56624_a0[4][0],
    &soc_mem_aggr_ent_bcm56624_a0[5][0],
    &soc_mem_aggr_ent_bcm56624_a0[6][0],
    &soc_mem_aggr_ent_bcm56624_a0[7][0],
&soc_mem_aggr_ent_bcm56624_a0[8][0]

};

/*
 * Packet Statistics Counter Map for bcm56624_a0
 *
 * NOTE: soc_attach verifies this map is correct and prints warnings if
 * not. The map should contain only registers with a single field named
 * COUNT, and all such registers should be in the map.
 *
 * The soc_counter_map array is a list of counter registers in the order
 * found in the internal address map and counter DMA buffer.
 * counter_map[0 to NUM_COUNTER-1] corresponds to internal addresses
 * COUNTER_REG_FIRST through COUNTER_REG_LAST.
 *
 * This map structure, contents, and size are exposed only to provide a
 * convenient way to loop through all available counters.
 */

static soc_ctr_ref_t _ge_counters_bcm56624_a0[] = {
    {         RIPD4r, 0}, /* 0x000 */
    {         RIPC4r, 0}, /* 0x001 */
    {        RIPHE4r, 0}, /* 0x002 */
    {         IMRP4r, 0}, /* 0x003 */
    {         RIPD6r, 0}, /* 0x004 */
    {         RIPC6r, 0}, /* 0x005 */
    {        RIPHE6r, 0}, /* 0x006 */
    {         IMRP6r, 0}, /* 0x007 */
    {         RDISCr, 0}, /* 0x008 */
    {           RUCr, 0}, /* 0x009 */
    {        RPORTDr, 0}, /* 0x00a */
    {        RDBGC0r, 0}, /* 0x00b */
    {        RDBGC1r, 0}, /* 0x00c */
    {        RDBGC2r, 0}, /* 0x00d */
    {        RDBGC3r, 0}, /* 0x00e */
    {        RDBGC4r, 0}, /* 0x00f */
    {       INVALIDr, 0}, /* 0x010 */
    {       INVALIDr, 0}, /* 0x011 */
    {       INVALIDr, 0}, /* 0x012 */
    {       INVALIDr, 0}, /* 0x013 */
    {       INVALIDr, 0}, /* 0x014 */
    {       INVALIDr, 0}, /* 0x015 */
    {       INVALIDr, 0}, /* 0x016 */
    {       INVALIDr, 0}, /* 0x017 */
    {        RDBGC5r, 0}, /* 0x018 */
    {        RDBGC6r, 0}, /* 0x019 */
    {        RDBGC7r, 0}, /* 0x01a */
    {        RDBGC8r, 0}, /* 0x01b */
    {          HOLDr, 0}, /* 0x01c */
    {        TDBGC0r, 0}, /* 0x01d */
    {        TDBGC1r, 0}, /* 0x01e */
    {        TDBGC2r, 0}, /* 0x01f */
    {        TDBGC3r, 0}, /* 0x020 */
    {        TDBGC4r, 0}, /* 0x021 */
    {        TDBGC5r, 0}, /* 0x022 */
    {        TDBGC6r, 0}, /* 0x023 */
    {        TDBGC7r, 0}, /* 0x024 */
    {        TDBGC8r, 0}, /* 0x025 */
    {        TDBGC9r, 0}, /* 0x026 */
    {       TDBGC10r, 0}, /* 0x027 */
    {       TDBGC11r, 0}, /* 0x028 */
    {          TPCEr, 0}, /* 0x029 */
    {       INVALIDr, 0}, /* 0x02a */
    {       INVALIDr, 0}, /* 0x02b */
    {       INVALIDr, 0}, /* 0x02c */
    {       INVALIDr, 0}, /* 0x02d */
    {       INVALIDr, 0}, /* 0x02e */
    {       INVALIDr, 0}, /* 0x02f */
    {       INVALIDr, 0}, /* 0x030 */
    {       INVALIDr, 0}, /* 0x031 */
    {       INVALIDr, 0}, /* 0x032 */
    {       INVALIDr, 0}, /* 0x033 */
    {       INVALIDr, 0}, /* 0x034 */
    {       INVALIDr, 0}, /* 0x035 */
    {       INVALIDr, 0}, /* 0x036 */
    {       INVALIDr, 0}, /* 0x037 */
    {       INVALIDr, 0}, /* 0x038 */
    {       INVALIDr, 0}, /* 0x039 */
    {       INVALIDr, 0}, /* 0x03a */
    {       INVALIDr, 0}, /* 0x03b */
    {       INVALIDr, 0}, /* 0x03c */
    {       INVALIDr, 0}, /* 0x03d */
    {       INVALIDr, 0}, /* 0x03e */
    {       INVALIDr, 0}, /* 0x03f */
    {       INVALIDr, 0}, /* 0x040 */
    {       INVALIDr, 0}, /* 0x041 */
    {       INVALIDr, 0}, /* 0x042 */
    {       INVALIDr, 0}, /* 0x043 */
    {       INVALIDr, 0}, /* 0x044 */
    {       INVALIDr, 0}, /* 0x045 */
    {       INVALIDr, 0}, /* 0x046 */
    {       INVALIDr, 0}, /* 0x047 */
    {       INVALIDr, 0}, /* 0x048 */
    {       INVALIDr, 0}, /* 0x049 */
    {       INVALIDr, 0}, /* 0x04a */
    {       INVALIDr, 0}, /* 0x04b */
    {       INVALIDr, 0}, /* 0x04c */
    {       INVALIDr, 0}, /* 0x04d */
    {       INVALIDr, 0}, /* 0x04e */
    {       INVALIDr, 0}, /* 0x04f */
    {       INVALIDr, 0}, /* 0x050 */
    {       INVALIDr, 0}, /* 0x051 */
    {       INVALIDr, 0}, /* 0x052 */
    {       INVALIDr, 0}, /* 0x053 */
    {       INVALIDr, 0}, /* 0x054 */
    {       INVALIDr, 0}, /* 0x055 */
    {       INVALIDr, 0}, /* 0x056 */
    {       INVALIDr, 0}, /* 0x057 */
    {       INVALIDr, 0}, /* 0x058 */
    {       INVALIDr, 0}, /* 0x059 */
    {       INVALIDr, 0}, /* 0x05a */
    {       INVALIDr, 0}, /* 0x05b */
    {       INVALIDr, 0}, /* 0x05c */
    {       INVALIDr, 0}, /* 0x05d */
    {       INVALIDr, 0}, /* 0x05e */
    {       INVALIDr, 0}, /* 0x05f */
    {       INVALIDr, 0}, /* 0x060 */
    {       INVALIDr, 0}, /* 0x061 */
    {       INVALIDr, 0}, /* 0x062 */
    {       INVALIDr, 0}, /* 0x063 */
    {       INVALIDr, 0}, /* 0x064 */
    {       INVALIDr, 0}, /* 0x065 */
    {       INVALIDr, 0}, /* 0x066 */
    {       INVALIDr, 0}, /* 0x067 */
    {       INVALIDr, 0}, /* 0x068 */
    {       INVALIDr, 0}, /* 0x069 */
    {       INVALIDr, 0}, /* 0x06a */
    {       INVALIDr, 0}, /* 0x06b */
    {       INVALIDr, 0}, /* 0x06c */
    {       INVALIDr, 0}, /* 0x06d */
    {       INVALIDr, 0}, /* 0x06e */
    {       INVALIDr, 0}, /* 0x06f */
    {       INVALIDr, 0}, /* 0x070 */
    {       INVALIDr, 0}, /* 0x071 */
    {       INVALIDr, 0}, /* 0x072 */
    {       INVALIDr, 0}, /* 0x073 */
    {       INVALIDr, 0}, /* 0x074 */
    {       INVALIDr, 0}, /* 0x075 */
    {       INVALIDr, 0}, /* 0x076 */
    {       INVALIDr, 0}, /* 0x077 */
    {       INVALIDr, 0}, /* 0x078 */
    {       INVALIDr, 0}, /* 0x079 */
    {       INVALIDr, 0}, /* 0x07a */
    {       INVALIDr, 0}, /* 0x07b */
    {       INVALIDr, 0}, /* 0x07c */
    {       INVALIDr, 0}, /* 0x07d */
    {       INVALIDr, 0}, /* 0x07e */
    {       INVALIDr, 0}, /* 0x07f */
    {       INVALIDr, 0}, /* 0x080 */
    {       INVALIDr, 0}, /* 0x081 */
    {       INVALIDr, 0}, /* 0x082 */
    {       INVALIDr, 0}, /* 0x083 */
    {       INVALIDr, 0}, /* 0x084 */
    {       INVALIDr, 0}, /* 0x085 */
    {       INVALIDr, 0}, /* 0x086 */
    {       INVALIDr, 0}, /* 0x087 */
    {       INVALIDr, 0}, /* 0x088 */
    {       INVALIDr, 0}, /* 0x089 */
    {       INVALIDr, 0}, /* 0x08a */
    {       INVALIDr, 0}, /* 0x08b */
    {       INVALIDr, 0}, /* 0x08c */
    {       INVALIDr, 0}, /* 0x08d */
    {       INVALIDr, 0}, /* 0x08e */
    {       INVALIDr, 0}, /* 0x08f */
    {       INVALIDr, 0}, /* 0x090 */
    {       INVALIDr, 0}, /* 0x091 */
    {       INVALIDr, 0}, /* 0x092 */
    {       INVALIDr, 0}, /* 0x093 */
    {       INVALIDr, 0}, /* 0x094 */
    {       INVALIDr, 0}, /* 0x095 */
    {       INVALIDr, 0}, /* 0x096 */
    {       INVALIDr, 0}, /* 0x097 */
    {       INVALIDr, 0}, /* 0x098 */
    {       INVALIDr, 0}, /* 0x099 */
    {       INVALIDr, 0}, /* 0x09a */
    {       INVALIDr, 0}, /* 0x09b */
    {       INVALIDr, 0}, /* 0x09c */
    {       INVALIDr, 0}, /* 0x09d */
    {       INVALIDr, 0}, /* 0x09e */
    {       INVALIDr, 0}, /* 0x09f */
    {       INVALIDr, 0}, /* 0x0a0 */
    {       INVALIDr, 0}, /* 0x0a1 */
    {       INVALIDr, 0}, /* 0x0a2 */
    {       INVALIDr, 0}, /* 0x0a3 */
    {       INVALIDr, 0}, /* 0x0a4 */
    {       INVALIDr, 0}, /* 0x0a5 */
    {       INVALIDr, 0}, /* 0x0a6 */
    {       INVALIDr, 0}, /* 0x0a7 */
    {       INVALIDr, 0}, /* 0x0a8 */
    {       INVALIDr, 0}, /* 0x0a9 */
    {          GR64r, 0}, /* 0x0aa */
    {         GR127r, 0}, /* 0x0ab */
    {         GR255r, 0}, /* 0x0ac */
    {         GR511r, 0}, /* 0x0ad */
    {        GR1023r, 0}, /* 0x0ae */
    {        GR1518r, 0}, /* 0x0af */
    {         GRMGVr, 0}, /* 0x0b0 */
    {        GR2047r, 0}, /* 0x0b1 */
    {        GR4095r, 0}, /* 0x0b2 */
    {        GR9216r, 0}, /* 0x0b3 */
    {         GRPKTr, 0}, /* 0x0b4 */
    {         GRBYTr, 0}, /* 0x0b5 */
    {         GRMCAr, 0}, /* 0x0b6 */
    {         GRBCAr, 0}, /* 0x0b7 */
    {         GRFCSr, 0}, /* 0x0b8 */
    {         GRXCFr, 0}, /* 0x0b9 */
    {         GRXPFr, 0}, /* 0x0ba */
    {         GRXUOr, 0}, /* 0x0bb */
    {         GRALNr, 0}, /* 0x0bc */
    {         GRFLRr, 0}, /* 0x0bd */
    {         GRCDEr, 0}, /* 0x0be */
    {         GRFCRr, 0}, /* 0x0bf */
    {         GROVRr, 0}, /* 0x0c0 */
    {         GRJBRr, 0}, /* 0x0c1 */
    {        GRMTUEr, 0}, /* 0x0c2 */
    {          GRUCr, 0}, /* 0x0c3 */
    {         GRPOKr, 0}, /* 0x0c4 */
    {         RRPKTr, 0}, /* 0x0c5 */
    {         GRUNDr, 0}, /* 0x0c6 */
    {         GRFRGr, 0}, /* 0x0c7 */
    {         RRBYTr, 0}, /* 0x0c8 */
    {          GT64r, 0}, /* 0x0c9 */
    {         GT127r, 0}, /* 0x0ca */
    {         GT255r, 0}, /* 0x0cb */
    {         GT511r, 0}, /* 0x0cc */
    {        GT1023r, 0}, /* 0x0cd */
    {        GT1518r, 0}, /* 0x0ce */
    {         GTMGVr, 0}, /* 0x0cf */
    {        GT2047r, 0}, /* 0x0d0 */
    {        GT4095r, 0}, /* 0x0d1 */
    {        GT9216r, 0}, /* 0x0d2 */
    {         GTPKTr, 0}, /* 0x0d3 */
    {         GTMCAr, 0}, /* 0x0d4 */
    {         GTBCAr, 0}, /* 0x0d5 */
    {         GTXPFr, 0}, /* 0x0d6 */
    {         GTJBRr, 0}, /* 0x0d7 */
    {         GTFCSr, 0}, /* 0x0d8 */
    {         GTXCFr, 0}, /* 0x0d9 */
    {         GTOVRr, 0}, /* 0x0da */
    {         GTDFRr, 0}, /* 0x0db */
    {         GTEDFr, 0}, /* 0x0dc */
    {         GTSCLr, 0}, /* 0x0dd */
    {         GTMCLr, 0}, /* 0x0de */
    {         GTLCLr, 0}, /* 0x0df */
    {         GTXCLr, 0}, /* 0x0e0 */
    {         GTFRGr, 0}, /* 0x0e1 */
    {         GTNCLr, 0}, /* 0x0e2 */
    {         GTBYTr, 0}, /* 0x0e3 */
    {          GTUCr, 0}, /* 0x0e4 */
    {         GTPOKr, 0}, /* 0x0e5 */
};

static soc_ctr_ref_t _hg_counters_bcm56624_a0[] = {
    {         RIPD4r, 0}, /* 0x000 */
    {         RIPC4r, 0}, /* 0x001 */
    {        RIPHE4r, 0}, /* 0x002 */
    {         IMRP4r, 0}, /* 0x003 */
    {         RIPD6r, 0}, /* 0x004 */
    {         RIPC6r, 0}, /* 0x005 */
    {        RIPHE6r, 0}, /* 0x006 */
    {         IMRP6r, 0}, /* 0x007 */
    {         RDISCr, 0}, /* 0x008 */
    {           RUCr, 0}, /* 0x009 */
    {        RPORTDr, 0}, /* 0x00a */
    {        RDBGC0r, 0}, /* 0x00b */
    {        RDBGC1r, 0}, /* 0x00c */
    {        RDBGC2r, 0}, /* 0x00d */
    {        RDBGC3r, 0}, /* 0x00e */
    {        RDBGC4r, 0}, /* 0x00f */
    {       INVALIDr, 0}, /* 0x010 */
    {        IUNHGIr, 0}, /* 0x011 */
    {         ICTRLr, 0}, /* 0x012 */
    {        IBCASTr, 0}, /* 0x013 */
    {        ILTOMCr, 0}, /* 0x014 */
    {         IIPMCr, 0}, /* 0x015 */
    {       IUNKOPCr, 0}, /* 0x016 */
    {       INVALIDr, 0}, /* 0x017 */
    {        RDBGC5r, 0}, /* 0x018 */
    {        RDBGC6r, 0}, /* 0x019 */
    {        RDBGC7r, 0}, /* 0x01a */
    {        RDBGC8r, 0}, /* 0x01b */
    {          HOLDr, 0}, /* 0x01c */
    {        TDBGC0r, 0}, /* 0x01d */
    {        TDBGC1r, 0}, /* 0x01e */
    {        TDBGC2r, 0}, /* 0x01f */
    {        TDBGC3r, 0}, /* 0x020 */
    {        TDBGC4r, 0}, /* 0x021 */
    {        TDBGC5r, 0}, /* 0x022 */
    {        TDBGC6r, 0}, /* 0x023 */
    {        TDBGC7r, 0}, /* 0x024 */
    {        TDBGC8r, 0}, /* 0x025 */
    {        TDBGC9r, 0}, /* 0x026 */
    {       TDBGC10r, 0}, /* 0x027 */
    {       TDBGC11r, 0}, /* 0x028 */
    {          TPCEr, 0}, /* 0x029 */
    {       INVALIDr, 0}, /* 0x02a */
    {       INVALIDr, 0}, /* 0x02b */
    {       INVALIDr, 0}, /* 0x02c */
    {       INVALIDr, 0}, /* 0x02d */
    {       INVALIDr, 0}, /* 0x02e */
    {       INVALIDr, 0}, /* 0x02f */
    {       INVALIDr, 0}, /* 0x030 */
    {       INVALIDr, 0}, /* 0x031 */
    {       INVALIDr, 0}, /* 0x032 */
    {       INVALIDr, 0}, /* 0x033 */
    {       INVALIDr, 0}, /* 0x034 */
    {       INVALIDr, 0}, /* 0x035 */
    {       INVALIDr, 0}, /* 0x036 */
    {         ITPOKr, 0}, /* 0x037 */
    {         ITXPFr, 0}, /* 0x038 */
    {         ITFCSr, 0}, /* 0x039 */
    {          ITUCr, 0}, /* 0x03a */
    {         ITMCAr, 0}, /* 0x03b */
    {         ITBCAr, 0}, /* 0x03c */
    {         ITOVRr, 0}, /* 0x03d */
    {         ITFRGr, 0}, /* 0x03e */
    {         ITPKTr, 0}, /* 0x03f */
    {          IT64r, 0}, /* 0x040 */
    {         IT127r, 0}, /* 0x041 */
    {         IT255r, 0}, /* 0x042 */
    {         IT511r, 0}, /* 0x043 */
    {        IT1023r, 0}, /* 0x044 */
    {        IT1518r, 0}, /* 0x045 */
    {        IT2047r, 0}, /* 0x046 */
    {        IT4095r, 0}, /* 0x047 */
    {        IT9216r, 0}, /* 0x048 */
    {       IT16383r, 0}, /* 0x049 */
    {         ITMAXr, 0}, /* 0x04a */
    {         ITUFLr, 0}, /* 0x04b */
    {         ITERRr, 0}, /* 0x04c */
    {         ITBYTr, 0}, /* 0x04d */
    {       INVALIDr, 0}, /* 0x04e */
    {       INVALIDr, 0}, /* 0x04f */
    {       INVALIDr, 0}, /* 0x050 */
    {       INVALIDr, 0}, /* 0x051 */
    {       INVALIDr, 0}, /* 0x052 */
    {       INVALIDr, 0}, /* 0x053 */
    {       INVALIDr, 0}, /* 0x054 */
    {       INVALIDr, 0}, /* 0x055 */
    {       INVALIDr, 0}, /* 0x056 */
    {       INVALIDr, 0}, /* 0x057 */
    {          IR64r, 0}, /* 0x058 */
    {         IR127r, 0}, /* 0x059 */
    {         IR255r, 0}, /* 0x05a */
    {         IR511r, 0}, /* 0x05b */
    {        IR1023r, 0}, /* 0x05c */
    {        IR1518r, 0}, /* 0x05d */
    {        IR2047r, 0}, /* 0x05e */
    {        IR4095r, 0}, /* 0x05f */
    {        IR9216r, 0}, /* 0x060 */
    {       IR16383r, 0}, /* 0x061 */
    {         IRMAXr, 0}, /* 0x062 */
    {         IRPKTr, 0}, /* 0x063 */
    {         IRFCSr, 0}, /* 0x064 */
    {          IRUCr, 0}, /* 0x065 */
    {         IRMCAr, 0}, /* 0x066 */
    {         IRBCAr, 0}, /* 0x067 */
    {         IRXCFr, 0}, /* 0x068 */
    {         IRXPFr, 0}, /* 0x069 */
    {         IRXUOr, 0}, /* 0x06a */
    {         IRJBRr, 0}, /* 0x06b */
    {         IROVRr, 0}, /* 0x06c */
    {         IRFLRr, 0}, /* 0x06d */
    {         IRPOKr, 0}, /* 0x06e */
    {         IRMEGr, 0}, /* 0x06f */
    {         IRMEBr, 0}, /* 0x070 */
    {         IRBYTr, 0}, /* 0x071 */
    {         IRUNDr, 0}, /* 0x072 */
    {         IRFRGr, 0}, /* 0x073 */
    {       IRERBYTr, 0}, /* 0x074 */
    {       IRERPKTr, 0}, /* 0x075 */
    {        IRJUNKr, 0}, /* 0x076 */
    {       INVALIDr, 0}, /* 0x077 */
    {       INVALIDr, 0}, /* 0x078 */
    {       INVALIDr, 0}, /* 0x079 */
    {       INVALIDr, 0}, /* 0x07a */
    {       INVALIDr, 0}, /* 0x07b */
    {       INVALIDr, 0}, /* 0x07c */
    {MAC_RXLLFCMSGCNTr, 0}, /* 0x07d */
    {       INVALIDr, 0}, /* 0x07e */
    {       INVALIDr, 0}, /* 0x07f */
    {       INVALIDr, 0}, /* 0x080 */
    {       INVALIDr, 0}, /* 0x081 */
    {       INVALIDr, 0}, /* 0x082 */
    {       INVALIDr, 0}, /* 0x083 */
    {       INVALIDr, 0}, /* 0x084 */
    {       INVALIDr, 0}, /* 0x085 */
    {       INVALIDr, 0}, /* 0x086 */
    {       INVALIDr, 0}, /* 0x087 */
    {       INVALIDr, 0}, /* 0x088 */
    {       INVALIDr, 0}, /* 0x089 */
    {       INVALIDr, 0}, /* 0x08a */
    {       INVALIDr, 0}, /* 0x08b */
    {       INVALIDr, 0}, /* 0x08c */
    {       INVALIDr, 0}, /* 0x08d */
    {       INVALIDr, 0}, /* 0x08e */
    {       INVALIDr, 0}, /* 0x08f */
    {       INVALIDr, 0}, /* 0x090 */
    {       INVALIDr, 0}, /* 0x091 */
    {       INVALIDr, 0}, /* 0x092 */
    {       INVALIDr, 0}, /* 0x093 */
    {       INVALIDr, 0}, /* 0x094 */
    {       INVALIDr, 0}, /* 0x095 */
    {       INVALIDr, 0}, /* 0x096 */
    {       INVALIDr, 0}, /* 0x097 */
    {       INVALIDr, 0}, /* 0x098 */
    {       INVALIDr, 0}, /* 0x099 */
    {       INVALIDr, 0}, /* 0x09a */
    {       INVALIDr, 0}, /* 0x09b */
    {       INVALIDr, 0}, /* 0x09c */
    {       INVALIDr, 0}, /* 0x09d */
    {       INVALIDr, 0}, /* 0x09e */
    {       INVALIDr, 0}, /* 0x09f */
    {       INVALIDr, 0}, /* 0x0a0 */
    {       INVALIDr, 0}, /* 0x0a1 */
    {       INVALIDr, 0}, /* 0x0a2 */
    {       INVALIDr, 0}, /* 0x0a3 */
    {       INVALIDr, 0}, /* 0x0a4 */
    {       INVALIDr, 0}, /* 0x0a5 */
    {       INVALIDr, 0}, /* 0x0a6 */
    {       INVALIDr, 0}, /* 0x0a7 */
    {       INVALIDr, 0}, /* 0x0a8 */
    {       INVALIDr, 0}, /* 0x0a9 */
    {          GR64r, 0}, /* 0x0aa */
    {         GR127r, 0}, /* 0x0ab */
    {         GR255r, 0}, /* 0x0ac */
    {         GR511r, 0}, /* 0x0ad */
    {        GR1023r, 0}, /* 0x0ae */
    {        GR1518r, 0}, /* 0x0af */
    {         GRMGVr, 0}, /* 0x0b0 */
    {        GR2047r, 0}, /* 0x0b1 */
    {        GR4095r, 0}, /* 0x0b2 */
    {        GR9216r, 0}, /* 0x0b3 */
    {         GRPKTr, 0}, /* 0x0b4 */
    {         GRBYTr, 0}, /* 0x0b5 */
    {         GRMCAr, 0}, /* 0x0b6 */
    {         GRBCAr, 0}, /* 0x0b7 */
    {         GRFCSr, 0}, /* 0x0b8 */
    {         GRXCFr, 0}, /* 0x0b9 */
    {         GRXPFr, 0}, /* 0x0ba */
    {         GRXUOr, 0}, /* 0x0bb */
    {         GRALNr, 0}, /* 0x0bc */
    {         GRFLRr, 0}, /* 0x0bd */
    {         GRCDEr, 0}, /* 0x0be */
    {         GRFCRr, 0}, /* 0x0bf */
    {         GROVRr, 0}, /* 0x0c0 */
    {         GRJBRr, 0}, /* 0x0c1 */
    {        GRMTUEr, 0}, /* 0x0c2 */
    {          GRUCr, 0}, /* 0x0c3 */
    {         GRPOKr, 0}, /* 0x0c4 */
    {         RRPKTr, 0}, /* 0x0c5 */
    {         GRUNDr, 0}, /* 0x0c6 */
    {         GRFRGr, 0}, /* 0x0c7 */
    {         RRBYTr, 0}, /* 0x0c8 */
    {          GT64r, 0}, /* 0x0c9 */
    {         GT127r, 0}, /* 0x0ca */
    {         GT255r, 0}, /* 0x0cb */
    {         GT511r, 0}, /* 0x0cc */
    {        GT1023r, 0}, /* 0x0cd */
    {        GT1518r, 0}, /* 0x0ce */
    {         GTMGVr, 0}, /* 0x0cf */
    {        GT2047r, 0}, /* 0x0d0 */
    {        GT4095r, 0}, /* 0x0d1 */
    {        GT9216r, 0}, /* 0x0d2 */
    {         GTPKTr, 0}, /* 0x0d3 */
    {         GTMCAr, 0}, /* 0x0d4 */
    {         GTBCAr, 0}, /* 0x0d5 */
    {         GTXPFr, 0}, /* 0x0d6 */
    {         GTJBRr, 0}, /* 0x0d7 */
    {         GTFCSr, 0}, /* 0x0d8 */
    {         GTXCFr, 0}, /* 0x0d9 */
    {         GTOVRr, 0}, /* 0x0da */
    {         GTDFRr, 0}, /* 0x0db */
    {         GTEDFr, 0}, /* 0x0dc */
    {         GTSCLr, 0}, /* 0x0dd */
    {         GTMCLr, 0}, /* 0x0de */
    {         GTLCLr, 0}, /* 0x0df */
    {         GTXCLr, 0}, /* 0x0e0 */
    {         GTFRGr, 0}, /* 0x0e1 */
    {         GTNCLr, 0}, /* 0x0e2 */
    {         GTBYTr, 0}, /* 0x0e3 */
    {          GTUCr, 0}, /* 0x0e4 */
    {         GTPOKr, 0}, /* 0x0e5 */
};

static soc_ctr_ref_t _xe_counters_bcm56624_a0[] = {
    {         RIPD4r, 0}, /* 0x000 */
    {         RIPC4r, 0}, /* 0x001 */
    {        RIPHE4r, 0}, /* 0x002 */
    {         IMRP4r, 0}, /* 0x003 */
    {         RIPD6r, 0}, /* 0x004 */
    {         RIPC6r, 0}, /* 0x005 */
    {        RIPHE6r, 0}, /* 0x006 */
    {         IMRP6r, 0}, /* 0x007 */
    {         RDISCr, 0}, /* 0x008 */
    {           RUCr, 0}, /* 0x009 */
    {        RPORTDr, 0}, /* 0x00a */
    {        RDBGC0r, 0}, /* 0x00b */
    {        RDBGC1r, 0}, /* 0x00c */
    {        RDBGC2r, 0}, /* 0x00d */
    {        RDBGC3r, 0}, /* 0x00e */
    {        RDBGC4r, 0}, /* 0x00f */
    {       INVALIDr, 0}, /* 0x010 */
    {        IUNHGIr, 0}, /* 0x011 */
    {         ICTRLr, 0}, /* 0x012 */
    {        IBCASTr, 0}, /* 0x013 */
    {        ILTOMCr, 0}, /* 0x014 */
    {         IIPMCr, 0}, /* 0x015 */
    {       IUNKOPCr, 0}, /* 0x016 */
    {       INVALIDr, 0}, /* 0x017 */
    {        RDBGC5r, 0}, /* 0x018 */
    {        RDBGC6r, 0}, /* 0x019 */
    {        RDBGC7r, 0}, /* 0x01a */
    {        RDBGC8r, 0}, /* 0x01b */
    {          HOLDr, 0}, /* 0x01c */
    {        TDBGC0r, 0}, /* 0x01d */
    {        TDBGC1r, 0}, /* 0x01e */
    {        TDBGC2r, 0}, /* 0x01f */
    {        TDBGC3r, 0}, /* 0x020 */
    {        TDBGC4r, 0}, /* 0x021 */
    {        TDBGC5r, 0}, /* 0x022 */
    {        TDBGC6r, 0}, /* 0x023 */
    {        TDBGC7r, 0}, /* 0x024 */
    {        TDBGC8r, 0}, /* 0x025 */
    {        TDBGC9r, 0}, /* 0x026 */
    {       TDBGC10r, 0}, /* 0x027 */
    {       TDBGC11r, 0}, /* 0x028 */
    {          TPCEr, 0}, /* 0x029 */
    {       INVALIDr, 0}, /* 0x02a */
    {       INVALIDr, 0}, /* 0x02b */
    {       INVALIDr, 0}, /* 0x02c */
    {       INVALIDr, 0}, /* 0x02d */
    {       INVALIDr, 0}, /* 0x02e */
    {       INVALIDr, 0}, /* 0x02f */
    {       INVALIDr, 0}, /* 0x030 */
    {       INVALIDr, 0}, /* 0x031 */
    {       INVALIDr, 0}, /* 0x032 */
    {       INVALIDr, 0}, /* 0x033 */
    {       INVALIDr, 0}, /* 0x034 */
    {       INVALIDr, 0}, /* 0x035 */
    {       INVALIDr, 0}, /* 0x036 */
    {         ITPOKr, 0}, /* 0x037 */
    {         ITXPFr, 0}, /* 0x038 */
    {         ITFCSr, 0}, /* 0x039 */
    {          ITUCr, 0}, /* 0x03a */
    {         ITMCAr, 0}, /* 0x03b */
    {         ITBCAr, 0}, /* 0x03c */
    {         ITOVRr, 0}, /* 0x03d */
    {         ITFRGr, 0}, /* 0x03e */
    {         ITPKTr, 0}, /* 0x03f */
    {          IT64r, 0}, /* 0x040 */
    {         IT127r, 0}, /* 0x041 */
    {         IT255r, 0}, /* 0x042 */
    {         IT511r, 0}, /* 0x043 */
    {        IT1023r, 0}, /* 0x044 */
    {        IT1518r, 0}, /* 0x045 */
    {        IT2047r, 0}, /* 0x046 */
    {        IT4095r, 0}, /* 0x047 */
    {        IT9216r, 0}, /* 0x048 */
    {       IT16383r, 0}, /* 0x049 */
    {         ITMAXr, 0}, /* 0x04a */
    {         ITUFLr, 0}, /* 0x04b */
    {         ITERRr, 0}, /* 0x04c */
    {         ITBYTr, 0}, /* 0x04d */
    {       INVALIDr, 0}, /* 0x04e */
    {       INVALIDr, 0}, /* 0x04f */
    {       INVALIDr, 0}, /* 0x050 */
    {       INVALIDr, 0}, /* 0x051 */
    {       INVALIDr, 0}, /* 0x052 */
    {       INVALIDr, 0}, /* 0x053 */
    {       INVALIDr, 0}, /* 0x054 */
    {       INVALIDr, 0}, /* 0x055 */
    {       INVALIDr, 0}, /* 0x056 */
    {       INVALIDr, 0}, /* 0x057 */
    {          IR64r, 0}, /* 0x058 */
    {         IR127r, 0}, /* 0x059 */
    {         IR255r, 0}, /* 0x05a */
    {         IR511r, 0}, /* 0x05b */
    {        IR1023r, 0}, /* 0x05c */
    {        IR1518r, 0}, /* 0x05d */
    {        IR2047r, 0}, /* 0x05e */
    {        IR4095r, 0}, /* 0x05f */
    {        IR9216r, 0}, /* 0x060 */
    {       IR16383r, 0}, /* 0x061 */
    {         IRMAXr, 0}, /* 0x062 */
    {         IRPKTr, 0}, /* 0x063 */
    {         IRFCSr, 0}, /* 0x064 */
    {          IRUCr, 0}, /* 0x065 */
    {         IRMCAr, 0}, /* 0x066 */
    {         IRBCAr, 0}, /* 0x067 */
    {         IRXCFr, 0}, /* 0x068 */
    {         IRXPFr, 0}, /* 0x069 */
    {         IRXUOr, 0}, /* 0x06a */
    {         IRJBRr, 0}, /* 0x06b */
    {         IROVRr, 0}, /* 0x06c */
    {         IRFLRr, 0}, /* 0x06d */
    {         IRPOKr, 0}, /* 0x06e */
    {         IRMEGr, 0}, /* 0x06f */
    {         IRMEBr, 0}, /* 0x070 */
    {         IRBYTr, 0}, /* 0x071 */
    {         IRUNDr, 0}, /* 0x072 */
    {         IRFRGr, 0}, /* 0x073 */
    {       IRERBYTr, 0}, /* 0x074 */
    {       IRERPKTr, 0}, /* 0x075 */
    {        IRJUNKr, 0}, /* 0x076 */
    {       INVALIDr, 0}, /* 0x077 */
    {       INVALIDr, 0}, /* 0x078 */
    {       INVALIDr, 0}, /* 0x079 */
    {       INVALIDr, 0}, /* 0x07a */
    {       INVALIDr, 0}, /* 0x07b */
    {       INVALIDr, 0}, /* 0x07c */
    {MAC_RXLLFCMSGCNTr, 0}, /* 0x07d */
    {       INVALIDr, 0}, /* 0x07e */
    {       INVALIDr, 0}, /* 0x07f */
    {       INVALIDr, 0}, /* 0x080 */
    {       INVALIDr, 0}, /* 0x081 */
    {       INVALIDr, 0}, /* 0x082 */
    {       INVALIDr, 0}, /* 0x083 */
    {       INVALIDr, 0}, /* 0x084 */
    {       INVALIDr, 0}, /* 0x085 */
    {       INVALIDr, 0}, /* 0x086 */
    {       INVALIDr, 0}, /* 0x087 */
    {       INVALIDr, 0}, /* 0x088 */
    {       INVALIDr, 0}, /* 0x089 */
    {       INVALIDr, 0}, /* 0x08a */
    {       INVALIDr, 0}, /* 0x08b */
    {       INVALIDr, 0}, /* 0x08c */
    {       INVALIDr, 0}, /* 0x08d */
    {       INVALIDr, 0}, /* 0x08e */
    {       INVALIDr, 0}, /* 0x08f */
    {       INVALIDr, 0}, /* 0x090 */
    {       INVALIDr, 0}, /* 0x091 */
    {       INVALIDr, 0}, /* 0x092 */
    {       INVALIDr, 0}, /* 0x093 */
    {       INVALIDr, 0}, /* 0x094 */
    {       INVALIDr, 0}, /* 0x095 */
    {       INVALIDr, 0}, /* 0x096 */
    {       INVALIDr, 0}, /* 0x097 */
    {       INVALIDr, 0}, /* 0x098 */
    {       INVALIDr, 0}, /* 0x099 */
    {       INVALIDr, 0}, /* 0x09a */
    {       INVALIDr, 0}, /* 0x09b */
    {       INVALIDr, 0}, /* 0x09c */
    {       INVALIDr, 0}, /* 0x09d */
    {       INVALIDr, 0}, /* 0x09e */
    {       INVALIDr, 0}, /* 0x09f */
    {       INVALIDr, 0}, /* 0x0a0 */
    {       INVALIDr, 0}, /* 0x0a1 */
    {       INVALIDr, 0}, /* 0x0a2 */
    {       INVALIDr, 0}, /* 0x0a3 */
    {       INVALIDr, 0}, /* 0x0a4 */
    {       INVALIDr, 0}, /* 0x0a5 */
    {       INVALIDr, 0}, /* 0x0a6 */
    {       INVALIDr, 0}, /* 0x0a7 */
    {       INVALIDr, 0}, /* 0x0a8 */
    {       INVALIDr, 0}, /* 0x0a9 */
    {          GR64r, 0}, /* 0x0aa */
    {         GR127r, 0}, /* 0x0ab */
    {         GR255r, 0}, /* 0x0ac */
    {         GR511r, 0}, /* 0x0ad */
    {        GR1023r, 0}, /* 0x0ae */
    {        GR1518r, 0}, /* 0x0af */
    {         GRMGVr, 0}, /* 0x0b0 */
    {        GR2047r, 0}, /* 0x0b1 */
    {        GR4095r, 0}, /* 0x0b2 */
    {        GR9216r, 0}, /* 0x0b3 */
    {         GRPKTr, 0}, /* 0x0b4 */
    {         GRBYTr, 0}, /* 0x0b5 */
    {         GRMCAr, 0}, /* 0x0b6 */
    {         GRBCAr, 0}, /* 0x0b7 */
    {         GRFCSr, 0}, /* 0x0b8 */
    {         GRXCFr, 0}, /* 0x0b9 */
    {         GRXPFr, 0}, /* 0x0ba */
    {         GRXUOr, 0}, /* 0x0bb */
    {         GRALNr, 0}, /* 0x0bc */
    {         GRFLRr, 0}, /* 0x0bd */
    {         GRCDEr, 0}, /* 0x0be */
    {         GRFCRr, 0}, /* 0x0bf */
    {         GROVRr, 0}, /* 0x0c0 */
    {         GRJBRr, 0}, /* 0x0c1 */
    {        GRMTUEr, 0}, /* 0x0c2 */
    {          GRUCr, 0}, /* 0x0c3 */
    {         GRPOKr, 0}, /* 0x0c4 */
    {         RRPKTr, 0}, /* 0x0c5 */
    {         GRUNDr, 0}, /* 0x0c6 */
    {         GRFRGr, 0}, /* 0x0c7 */
    {         RRBYTr, 0}, /* 0x0c8 */
    {          GT64r, 0}, /* 0x0c9 */
    {         GT127r, 0}, /* 0x0ca */
    {         GT255r, 0}, /* 0x0cb */
    {         GT511r, 0}, /* 0x0cc */
    {        GT1023r, 0}, /* 0x0cd */
    {        GT1518r, 0}, /* 0x0ce */
    {         GTMGVr, 0}, /* 0x0cf */
    {        GT2047r, 0}, /* 0x0d0 */
    {        GT4095r, 0}, /* 0x0d1 */
    {        GT9216r, 0}, /* 0x0d2 */
    {         GTPKTr, 0}, /* 0x0d3 */
    {         GTMCAr, 0}, /* 0x0d4 */
    {         GTBCAr, 0}, /* 0x0d5 */
    {         GTXPFr, 0}, /* 0x0d6 */
    {         GTJBRr, 0}, /* 0x0d7 */
    {         GTFCSr, 0}, /* 0x0d8 */
    {         GTXCFr, 0}, /* 0x0d9 */
    {         GTOVRr, 0}, /* 0x0da */
    {         GTDFRr, 0}, /* 0x0db */
    {         GTEDFr, 0}, /* 0x0dc */
    {         GTSCLr, 0}, /* 0x0dd */
    {         GTMCLr, 0}, /* 0x0de */
    {         GTLCLr, 0}, /* 0x0df */
    {         GTXCLr, 0}, /* 0x0e0 */
    {         GTFRGr, 0}, /* 0x0e1 */
    {         GTNCLr, 0}, /* 0x0e2 */
    {         GTBYTr, 0}, /* 0x0e3 */
    {          GTUCr, 0}, /* 0x0e4 */
    {         GTPOKr, 0}, /* 0x0e5 */
};

static soc_ctr_ref_t _cpu_counters_bcm56624_a0[] = {
    {         RIPD4r, 0}, /* 0x000 */
    {         RIPC4r, 0}, /* 0x001 */
    {        RIPHE4r, 0}, /* 0x002 */
    {         IMRP4r, 0}, /* 0x003 */
    {         RIPD6r, 0}, /* 0x004 */
    {         RIPC6r, 0}, /* 0x005 */
    {        RIPHE6r, 0}, /* 0x006 */
    {         IMRP6r, 0}, /* 0x007 */
    {         RDISCr, 0}, /* 0x008 */
    {           RUCr, 0}, /* 0x009 */
    {        RPORTDr, 0}, /* 0x00a */
    {        RDBGC0r, 0}, /* 0x00b */
    {        RDBGC1r, 0}, /* 0x00c */
    {        RDBGC2r, 0}, /* 0x00d */
    {        RDBGC3r, 0}, /* 0x00e */
    {        RDBGC4r, 0}, /* 0x00f */
    {       INVALIDr, 0}, /* 0x010 */
    {        IUNHGIr, 0}, /* 0x011 */
    {         ICTRLr, 0}, /* 0x012 */
    {        IBCASTr, 0}, /* 0x013 */
    {        ILTOMCr, 0}, /* 0x014 */
    {         IIPMCr, 0}, /* 0x015 */
    {       IUNKOPCr, 0}, /* 0x016 */
    {       INVALIDr, 0}, /* 0x017 */
    {        RDBGC5r, 0}, /* 0x018 */
    {        RDBGC6r, 0}, /* 0x019 */
    {        RDBGC7r, 0}, /* 0x01a */
    {        RDBGC8r, 0}, /* 0x01b */
    {          HOLDr, 0}, /* 0x01c */
    {        TDBGC0r, 0}, /* 0x01d */
    {        TDBGC1r, 0}, /* 0x01e */
    {        TDBGC2r, 0}, /* 0x01f */
    {        TDBGC3r, 0}, /* 0x020 */
    {        TDBGC4r, 0}, /* 0x021 */
    {        TDBGC5r, 0}, /* 0x022 */
    {        TDBGC6r, 0}, /* 0x023 */
    {        TDBGC7r, 0}, /* 0x024 */
    {        TDBGC8r, 0}, /* 0x025 */
    {        TDBGC9r, 0}, /* 0x026 */
    {       TDBGC10r, 0}, /* 0x027 */
    {       TDBGC11r, 0}, /* 0x028 */
    {          TPCEr, 0}, /* 0x029 */
    {       INVALIDr, 0}, /* 0x02a */
    {       INVALIDr, 0}, /* 0x02b */
    {       INVALIDr, 0}, /* 0x02c */
    {       INVALIDr, 0}, /* 0x02d */
    {       INVALIDr, 0}, /* 0x02e */
    {       INVALIDr, 0}, /* 0x02f */
    {       INVALIDr, 0}, /* 0x030 */
    {       INVALIDr, 0}, /* 0x031 */
    {       INVALIDr, 0}, /* 0x032 */
    {       INVALIDr, 0}, /* 0x033 */
    {       INVALIDr, 0}, /* 0x034 */
    {       INVALIDr, 0}, /* 0x035 */
    {       INVALIDr, 0}, /* 0x036 */
    {       INVALIDr, 0}, /* 0x037 */
    {       INVALIDr, 0}, /* 0x038 */
    {       INVALIDr, 0}, /* 0x039 */
    {       INVALIDr, 0}, /* 0x03a */
    {       INVALIDr, 0}, /* 0x03b */
    {       INVALIDr, 0}, /* 0x03c */
    {       INVALIDr, 0}, /* 0x03d */
    {       INVALIDr, 0}, /* 0x03e */
    {       INVALIDr, 0}, /* 0x03f */
    {       INVALIDr, 0}, /* 0x040 */
    {       INVALIDr, 0}, /* 0x041 */
    {       INVALIDr, 0}, /* 0x042 */
    {       INVALIDr, 0}, /* 0x043 */
    {       INVALIDr, 0}, /* 0x044 */
    {       INVALIDr, 0}, /* 0x045 */
    {       INVALIDr, 0}, /* 0x046 */
    {       INVALIDr, 0}, /* 0x047 */
    {       INVALIDr, 0}, /* 0x048 */
    {       INVALIDr, 0}, /* 0x049 */
    {       INVALIDr, 0}, /* 0x04a */
    {       INVALIDr, 0}, /* 0x04b */
    {       INVALIDr, 0}, /* 0x04c */
    {       INVALIDr, 0}, /* 0x04d */
    {       INVALIDr, 0}, /* 0x04e */
    {       INVALIDr, 0}, /* 0x04f */
    {       INVALIDr, 0}, /* 0x050 */
    {       INVALIDr, 0}, /* 0x051 */
    {       INVALIDr, 0}, /* 0x052 */
    {       INVALIDr, 0}, /* 0x053 */
    {       INVALIDr, 0}, /* 0x054 */
    {       INVALIDr, 0}, /* 0x055 */
    {       INVALIDr, 0}, /* 0x056 */
    {       INVALIDr, 0}, /* 0x057 */
    {       INVALIDr, 0}, /* 0x058 */
    {       INVALIDr, 0}, /* 0x059 */
    {       INVALIDr, 0}, /* 0x05a */
    {       INVALIDr, 0}, /* 0x05b */
    {       INVALIDr, 0}, /* 0x05c */
    {       INVALIDr, 0}, /* 0x05d */
    {       INVALIDr, 0}, /* 0x05e */
    {       INVALIDr, 0}, /* 0x05f */
    {       INVALIDr, 0}, /* 0x060 */
    {       INVALIDr, 0}, /* 0x061 */
    {       INVALIDr, 0}, /* 0x062 */
    {       INVALIDr, 0}, /* 0x063 */
    {       INVALIDr, 0}, /* 0x064 */
    {       INVALIDr, 0}, /* 0x065 */
    {       INVALIDr, 0}, /* 0x066 */
    {       INVALIDr, 0}, /* 0x067 */
    {       INVALIDr, 0}, /* 0x068 */
    {       INVALIDr, 0}, /* 0x069 */
    {       INVALIDr, 0}, /* 0x06a */
    {       INVALIDr, 0}, /* 0x06b */
    {       INVALIDr, 0}, /* 0x06c */
    {       INVALIDr, 0}, /* 0x06d */
    {       INVALIDr, 0}, /* 0x06e */
    {       INVALIDr, 0}, /* 0x06f */
    {       INVALIDr, 0}, /* 0x070 */
    {       INVALIDr, 0}, /* 0x071 */
    {       INVALIDr, 0}, /* 0x072 */
    {       INVALIDr, 0}, /* 0x073 */
    {       INVALIDr, 0}, /* 0x074 */
    {       INVALIDr, 0}, /* 0x075 */
    {       INVALIDr, 0}, /* 0x076 */
    {       INVALIDr, 0}, /* 0x077 */
    {       INVALIDr, 0}, /* 0x078 */
    {       INVALIDr, 0}, /* 0x079 */
    {       INVALIDr, 0}, /* 0x07a */
    {       INVALIDr, 0}, /* 0x07b */
    {       INVALIDr, 0}, /* 0x07c */
    {       INVALIDr, 0}, /* 0x07d */
    {       INVALIDr, 0}, /* 0x07e */
    {       INVALIDr, 0}, /* 0x07f */
    {       INVALIDr, 0}, /* 0x080 */
    {       INVALIDr, 0}, /* 0x081 */
    {       INVALIDr, 0}, /* 0x082 */
    {       INVALIDr, 0}, /* 0x083 */
    {       INVALIDr, 0}, /* 0x084 */
    {       INVALIDr, 0}, /* 0x085 */
    {       INVALIDr, 0}, /* 0x086 */
    {       INVALIDr, 0}, /* 0x087 */
    {       INVALIDr, 0}, /* 0x088 */
    {       INVALIDr, 0}, /* 0x089 */
    {       INVALIDr, 0}, /* 0x08a */
    {       INVALIDr, 0}, /* 0x08b */
    {       INVALIDr, 0}, /* 0x08c */
    {       INVALIDr, 0}, /* 0x08d */
    {       INVALIDr, 0}, /* 0x08e */
    {       INVALIDr, 0}, /* 0x08f */
    {       INVALIDr, 0}, /* 0x090 */
    {       INVALIDr, 0}, /* 0x091 */
    {       INVALIDr, 0}, /* 0x092 */
    {       INVALIDr, 0}, /* 0x093 */
    {       INVALIDr, 0}, /* 0x094 */
    {       INVALIDr, 0}, /* 0x095 */
    {       INVALIDr, 0}, /* 0x096 */
    {       INVALIDr, 0}, /* 0x097 */
    {       INVALIDr, 0}, /* 0x098 */
    {       INVALIDr, 0}, /* 0x099 */
    {       INVALIDr, 0}, /* 0x09a */
    {       INVALIDr, 0}, /* 0x09b */
    {       INVALIDr, 0}, /* 0x09c */
    {       INVALIDr, 0}, /* 0x09d */
    {       INVALIDr, 0}, /* 0x09e */
    {       INVALIDr, 0}, /* 0x09f */
    {       INVALIDr, 0}, /* 0x0a0 */
    {       INVALIDr, 0}, /* 0x0a1 */
    {       INVALIDr, 0}, /* 0x0a2 */
    {       INVALIDr, 0}, /* 0x0a3 */
    {       INVALIDr, 0}, /* 0x0a4 */
    {       INVALIDr, 0}, /* 0x0a5 */
    {       INVALIDr, 0}, /* 0x0a6 */
    {       INVALIDr, 0}, /* 0x0a7 */
    {       INVALIDr, 0}, /* 0x0a8 */
    {       INVALIDr, 0}, /* 0x0a9 */
    {       INVALIDr, 0}, /* 0x0aa */
    {       INVALIDr, 0}, /* 0x0ab */
    {       INVALIDr, 0}, /* 0x0ac */
    {       INVALIDr, 0}, /* 0x0ad */
    {       INVALIDr, 0}, /* 0x0ae */
    {       INVALIDr, 0}, /* 0x0af */
    {       INVALIDr, 0}, /* 0x0b0 */
    {       INVALIDr, 0}, /* 0x0b1 */
    {       INVALIDr, 0}, /* 0x0b2 */
    {       INVALIDr, 0}, /* 0x0b3 */
    {       INVALIDr, 0}, /* 0x0b4 */
    {       INVALIDr, 0}, /* 0x0b5 */
    {       INVALIDr, 0}, /* 0x0b6 */
    {       INVALIDr, 0}, /* 0x0b7 */
    {       INVALIDr, 0}, /* 0x0b8 */
    {       INVALIDr, 0}, /* 0x0b9 */
    {       INVALIDr, 0}, /* 0x0ba */
    {       INVALIDr, 0}, /* 0x0bb */
    {       INVALIDr, 0}, /* 0x0bc */
    {       INVALIDr, 0}, /* 0x0bd */
    {       INVALIDr, 0}, /* 0x0be */
    {       INVALIDr, 0}, /* 0x0bf */
    {       INVALIDr, 0}, /* 0x0c0 */
    {       INVALIDr, 0}, /* 0x0c1 */
    {       INVALIDr, 0}, /* 0x0c2 */
    {       INVALIDr, 0}, /* 0x0c3 */
    {       INVALIDr, 0}, /* 0x0c4 */
    {       INVALIDr, 0}, /* 0x0c5 */
    {       INVALIDr, 0}, /* 0x0c6 */
    {       INVALIDr, 0}, /* 0x0c7 */
    {       INVALIDr, 0}, /* 0x0c8 */
    {       INVALIDr, 0}, /* 0x0c9 */
    {       INVALIDr, 0}, /* 0x0ca */
    {       INVALIDr, 0}, /* 0x0cb */
    {       INVALIDr, 0}, /* 0x0cc */
    {       INVALIDr, 0}, /* 0x0cd */
    {       INVALIDr, 0}, /* 0x0ce */
    {       INVALIDr, 0}, /* 0x0cf */
    {       INVALIDr, 0}, /* 0x0d0 */
    {       INVALIDr, 0}, /* 0x0d1 */
    {       INVALIDr, 0}, /* 0x0d2 */
    {       INVALIDr, 0}, /* 0x0d3 */
    {       INVALIDr, 0}, /* 0x0d4 */
    {       INVALIDr, 0}, /* 0x0d5 */
    {       INVALIDr, 0}, /* 0x0d6 */
    {       INVALIDr, 0}, /* 0x0d7 */
    {       INVALIDr, 0}, /* 0x0d8 */
    {       INVALIDr, 0}, /* 0x0d9 */
    {       INVALIDr, 0}, /* 0x0da */
    {       INVALIDr, 0}, /* 0x0db */
    {       INVALIDr, 0}, /* 0x0dc */
    {       INVALIDr, 0}, /* 0x0dd */
    {       INVALIDr, 0}, /* 0x0de */
    {       INVALIDr, 0}, /* 0x0df */
    {       INVALIDr, 0}, /* 0x0e0 */
    {       INVALIDr, 0}, /* 0x0e1 */
    {       INVALIDr, 0}, /* 0x0e2 */
    {       INVALIDr, 0}, /* 0x0e3 */
    {       INVALIDr, 0}, /* 0x0e4 */
    {       INVALIDr, 0}, /* 0x0e5 */
};

/*
 * The array to put into chip parameters.
 * This array is indexed by SOC_CTR_TYPE_xxx (soc_ctr_types_t)
 */
static soc_cmap_t soc_counter_maps_bcm56624_a0[SOC_CTR_NUM_TYPES] = {
    {NULL, 0},                        /* FE */
    {_ge_counters_bcm56624_a0, 230},    /* GE */
    {NULL, 0},                        /* GFE */
    {_hg_counters_bcm56624_a0, 230},    /* HG */
    {_xe_counters_bcm56624_a0, 230},    /* XE */
    {_cpu_counters_bcm56624_a0, 230},    /* CPU */
};

static soc_block_info_t soc_blocks_bcm56624_a0[] = {
	{ SOC_BLK_CMIC,	0,	15,	15	},	/* 0 C0 */
	{ SOC_BLK_EPIPE,	0,	11,	11	},	/* 1 E0 */
	{ SOC_BLK_ESM,	0,	14,	14	},	/* 2 E0 */
	{ SOC_BLK_GXPORT,	0,	6,	6	},	/* 3 G0 */
	{ SOC_BLK_GXPORT,	1,	7,	7	},	/* 4 G1 */
	{ SOC_BLK_GXPORT,	2,	8,	8	},	/* 5 G2 */
	{ SOC_BLK_GXPORT,	3,	9,	9	},	/* 6 G3 */
	{ SOC_BLK_IPIPE,	0,	10,	10	},	/* 7 I0 */
	{ SOC_BLK_MMU,	0,	12,	12	},	/* 8 M0 */
	{ SOC_BLK_SPORT,	0,	1,	1	},	/* 9 S0 */
	{ SOC_BLK_XGPORT,	0,	2,	2	},	/* 10 X0 */
	{ SOC_BLK_XGPORT,	1,	3,	3	},	/* 11 X1 */
	{ SOC_BLK_XGPORT,	2,	4,	4	},	/* 12 X2 */
	{ SOC_BLK_XGPORT,	3,	5,	5	},	/* 13 X3 */
	{ -1,		-1,	-1,	-1	}	/* end */
};

static soc_port_info_t soc_ports_bcm56624_a0[] = {
	{ 0,	0	},	/* 0 C0.0 */
	{ 9,	0	},	/* 1 S0.0 */
	{ 10,	0	},	/* 2 X0.0 */
	{ 10,	1	},	/* 3 X0.1 */
	{ 10,	2	},	/* 4 X0.2 */
	{ 10,	3	},	/* 5 X0.3 */
	{ 10,	4	},	/* 6 X0.4 */
	{ 10,	5	},	/* 7 X0.5 */
	{ 10,	6	},	/* 8 X0.6 */
	{ 10,	7	},	/* 9 X0.7 */
	{ 10,	8	},	/* 10 X0.8 */
	{ 10,	9	},	/* 11 X0.9 */
	{ 10,	10	},	/* 12 X0.10 */
	{ 10,	11	},	/* 13 X0.11 */
	{ 11,	0	},	/* 14 X1.0 */
	{ 11,	1	},	/* 15 X1.1 */
	{ 11,	2	},	/* 16 X1.2 */
	{ 11,	3	},	/* 17 X1.3 */
	{ 11,	4	},	/* 18 X1.4 */
	{ 11,	5	},	/* 19 X1.5 */
	{ 11,	6	},	/* 20 X1.6 */
	{ 11,	7	},	/* 21 X1.7 */
	{ 11,	8	},	/* 22 X1.8 */
	{ 11,	9	},	/* 23 X1.9 */
	{ 11,	10	},	/* 24 X1.10 */
	{ 11,	11	},	/* 25 X1.11 */
	{ 12,	0	},	/* 26 X2.0 */
	{ 13,	0	},	/* 27 X3.0 */
	{ 3,	0	},	/* 28 G0.0 */
	{ 4,	0	},	/* 29 G1.0 */
	{ 5,	0	},	/* 30 G2.0 */
	{ 6,	0	},	/* 31 G3.0 */
	{ 12,	1	},	/* 32 X2.1 */
	{ 12,	2	},	/* 33 X2.2 */
	{ 12,	3	},	/* 34 X2.3 */
	{ 12,	4	},	/* 35 X2.4 */
	{ 12,	5	},	/* 36 X2.5 */
	{ 12,	6	},	/* 37 X2.6 */
	{ 12,	7	},	/* 38 X2.7 */
	{ 12,	8	},	/* 39 X2.8 */
	{ 12,	9	},	/* 40 X2.9 */
	{ 12,	10	},	/* 41 X2.10 */
	{ 12,	11	},	/* 42 X2.11 */
	{ 13,	1	},	/* 43 X3.1 */
	{ 13,	2	},	/* 44 X3.2 */
	{ 13,	3	},	/* 45 X3.3 */
	{ 13,	4	},	/* 46 X3.4 */
	{ 13,	5	},	/* 47 X3.5 */
	{ 13,	6	},	/* 48 X3.6 */
	{ 13,	7	},	/* 49 X3.7 */
	{ 13,	8	},	/* 50 X3.8 */
	{ 13,	9	},	/* 51 X3.9 */
	{ 13,	10	},	/* 52 X3.10 */
	{ 13,	11	},	/* 53 X3.11 */
	{ -1,	-1	}	/* end */
};

/* Forward declaration of init function */
static void chip_init_bcm56624_a0(void);

soc_driver_t soc_driver_bcm56624_a0 = {
	/* type         */	SOC_CHIP_BCM56624_A0,
	/* chip_string  */	"triumph",
	/* origin       */	"DE 11/17/07",
	/* pci_vendor   */	BROADCOM_VENDOR_ID,
	/* pci_device   */	BCM56624_DEVICE_ID,
	/* pci_revision */	BCM56624_A0_REV_ID,
	/* num_cos      */	48,
	/* reg_info     */	soc_registers_bcm56624_a0,
	/* mem_info     */	soc_memories_bcm56624_a0,
	/* mem_aggr     */	soc_mem_aggr_bcm56624_a0,
	/* block_info   */	soc_blocks_bcm56624_a0,
	/* port_info    */	soc_ports_bcm56624_a0,
	/* counter_maps */	soc_counter_maps_bcm56624_a0,
	/* features     */	soc_features_bcm56624_a0,
	/* init         */	chip_init_bcm56624_a0
};  /* soc_driver */

/* Chip specific bottom matter from memory file */

/****************************************************************
 *
 * Function:    chip_init_bcm56624_a0
 * Purpose:
 *     Initialize software internals for bcm56624_a0 device:
 *         Initialize null memories
 * Parameters:  void
 * Returns:     void
 *
 ****************************************************************/
static void
chip_init_bcm56624_a0(void)
{
    soc_mem_t mem;
    uint32 mask_field[SOC_MAX_MEM_WORDS];

#define _BCM56624_FP_SLICE_MAP_FIELD_INIT(slice)                        \
    SOC_MEM_INIT_FLD_FORCE(                                             \
        soc_memories_bcm56624_a0,                                       \
        FP_SLICE_MAPm,                                                  \
        &_soc_mem_entry_null_fp_slice_map_entry_bcm56624_a0,            \
        VIRTUAL_SLICE_##slice##_PHYSICAL_SLICE_NUMBER_ENTRY_0f, slice); \
    SOC_MEM_INIT_FLD_FORCE(                                             \
        soc_memories_bcm56624_a0,                                       \
        FP_SLICE_MAPm,                                                  \
        &_soc_mem_entry_null_fp_slice_map_entry_bcm56624_a0,            \
        VIRTUAL_SLICE_##slice##_PHYSICAL_SLICE_NUMBER_ENTRY_1f, slice); \
    SOC_MEM_INIT_FLD_FORCE(                                             \
        soc_memories_bcm56624_a0,                                       \
        FP_SLICE_MAPm,                                                  \
        &_soc_mem_entry_null_fp_slice_map_entry_bcm56624_a0,            \
        VIRTUAL_SLICE_##slice##_PHYSICAL_SLICE_NUMBER_ENTRY_2f, slice); \
    SOC_MEM_INIT_FLD_FORCE(                                             \
        soc_memories_bcm56624_a0,                                       \
        FP_SLICE_MAPm,                                                  \
        &_soc_mem_entry_null_fp_slice_map_entry_bcm56624_a0,            \
        VIRTUAL_SLICE_##slice##_VIRTUAL_SLICE_GROUP_ENTRY_0f, slice);   \
    SOC_MEM_INIT_FLD_FORCE(                                             \
        soc_memories_bcm56624_a0,                                       \
        FP_SLICE_MAPm,                                                  \
        &_soc_mem_entry_null_fp_slice_map_entry_bcm56624_a0,            \
        VIRTUAL_SLICE_##slice##_VIRTUAL_SLICE_GROUP_ENTRY_1f, slice);   \
    SOC_MEM_INIT_FLD_FORCE(                                             \
        soc_memories_bcm56624_a0,                                       \
        FP_SLICE_MAPm,                                                  \
        &_soc_mem_entry_null_fp_slice_map_entry_bcm56624_a0,            \
        VIRTUAL_SLICE_##slice##_VIRTUAL_SLICE_GROUP_ENTRY_2f, slice)

        _BCM56624_FP_SLICE_MAP_FIELD_INIT(0);
        _BCM56624_FP_SLICE_MAP_FIELD_INIT(1);
        _BCM56624_FP_SLICE_MAP_FIELD_INIT(2);
        _BCM56624_FP_SLICE_MAP_FIELD_INIT(3);
        _BCM56624_FP_SLICE_MAP_FIELD_INIT(4);
        _BCM56624_FP_SLICE_MAP_FIELD_INIT(5);
        _BCM56624_FP_SLICE_MAP_FIELD_INIT(6);
        _BCM56624_FP_SLICE_MAP_FIELD_INIT(7);
        _BCM56624_FP_SLICE_MAP_FIELD_INIT(8);
        _BCM56624_FP_SLICE_MAP_FIELD_INIT(9);
        _BCM56624_FP_SLICE_MAP_FIELD_INIT(10);
        _BCM56624_FP_SLICE_MAP_FIELD_INIT(11);
        _BCM56624_FP_SLICE_MAP_FIELD_INIT(12);
        _BCM56624_FP_SLICE_MAP_FIELD_INIT(13);
        _BCM56624_FP_SLICE_MAP_FIELD_INIT(14);
        _BCM56624_FP_SLICE_MAP_FIELD_INIT(15);
        _BCM56624_FP_SLICE_MAP_FIELD_INIT(16);
#undef _BCM56624_FP_SLICE_MAP_FIELD_INIT

        SOC_MEM_INIT_FLD_FORCE(soc_memories_bcm56624_a0, L3_MTU_VALUESm, 
                               & _soc_mem_entry_null_l3_mtu_values_bcm56624_a0,
                               MTU_SIZEf, 0x3fff);

    SOC_MEM_INIT_FLD_FORCE(soc_memories_bcm56624_a0, PORT_OR_TRUNK_MAC_LIMITm,
                           &_soc_mem_entry_null_port_or_trunk_mac_limit_bcm56624_a0,
                           LIMITf, 0x7fff);

    SOC_MEM_INIT_FLD_FORCE(soc_memories_bcm56624_a0, VLAN_OR_VFI_MAC_LIMITm,
                           &_soc_mem_entry_null_vlan_or_vfi_mac_limit_bcm56624_a0,
                           LIMITf, 0x7fff);

    mask_field[0] = 0xffffffff;
    mask_field[1] = 0xffffffff;
    mask_field[2] = 0xff;
    SOC_MEM_INIT_FLD(soc_memories_bcm56624_a0, EXT_L2_ENTRY_TCAMm,
                     &_soc_mem_entry_null_ext_l2_entry_tcam_bcm56624_a0,
                     TMW0f, mask_field);
    SOC_MEM_INIT_FLD_FORCE(soc_memories_bcm56624_a0, EXT_L2_ENTRY_TCAMm,
                           &_soc_mem_entry_null_ext_l2_entry_tcam_bcm56624_a0,
                           MASK_FREEf, 0);
    SOC_MEM_INIT_FLD_FORCE(soc_memories_bcm56624_a0, EXT_L2_ENTRY_TCAMm,
                           &_soc_mem_entry_null_ext_l2_entry_tcam_bcm56624_a0,
                           FREEf, 1);

    for (mem = 0; mem < NUM_SOC_MEM; mem++) {
        SOC_MEM_VALIDATE(soc_memories_bcm56624_a0, mem);
    }
}

/* End of chip specific bottom matter */

#endif /* BCM_56624_A0 */
