Execute       source -notrace -encoding utf-8 C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command         ap_source done; 0.186 sec.
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.369 sec.
INFO-FLOW: Workspace C:/GEMM/sep6/fmm_reduce_kernel/hls opened at Sun Sep 07 15:34:16 +0530 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component C:/GEMM/sep6/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file C:/GEMM/sep6/hls_config.cfg
Execute       apply_ini C:/GEMM/sep6/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=fmm_hls_greedy_potential.cpp' from C:/GEMM/sep6/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=fmm_hls_greedy_potential.cpp' from C:/GEMM/sep6/hls_config.cfg(8)
Execute         add_files C:/GEMM/sep6/fmm_hls_greedy_potential.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GEMM/sep6/fmm_hls_greedy_potential.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=tb_fmm_hls.cpp' from C:/GEMM/sep6/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=tb_fmm_hls.cpp' from C:/GEMM/sep6/hls_config.cfg(9)
Execute         add_files -tb C:/GEMM/sep6/tb_fmm_hls.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/GEMM/sep6/tb_fmm_hls.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=fmm_reduce_kernel' from C:/GEMM/sep6/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=fmm_reduce_kernel' from C:/GEMM/sep6/hls_config.cfg(7)
Execute         set_top fmm_reduce_kernel 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/GEMM/sep6/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/GEMM/sep6/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-3' from C:/GEMM/sep6/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg400-3' from C:/GEMM/sep6/hls_config.cfg(1)
Execute         set_part xc7z020clg400-3 
Execute           create_platform xc7z020clg400-3 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-3'
Command           create_platform done; 0.791 sec.
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xc7z020-clg400-3 -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.895 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/GEMM/sep6/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/GEMM/sep6/hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Command       apply_ini done; 0.918 sec.
Execute       write_component -config C:/GEMM/sep6/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s C:/GEMM/sep6/fmm_reduce_kernel/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/GEMM/sep6/fmm_reduce_kernel/vitis-comp.json
Command     open_solution done; 1.32 sec.
Command   open_component done; 1.322 sec.
Execute   apply_ini C:/GEMM/sep6/fmm_reduce_kernel/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
Execute     ap_part_info -name xc7z020-clg400-3 -data info 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector fmm_hls_greedy_potential.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu > C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_hls_greedy_potential.cpp.xilinx-performance-pragma-detector.out.log 2> C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_hls_greedy_potential.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 2.661 seconds; current allocated memory: 156.281 MB.
Execute       set_directive_top fmm_reduce_kernel -name=fmm_reduce_kernel 
INFO: [HLS 200-10] Analyzing design file 'fmm_hls_greedy_potential.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling fmm_hls_greedy_potential.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-3 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang fmm_hls_greedy_potential.cpp -foptimization-record-file=C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_hls_greedy_potential.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_hls_greedy_potential.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_fast -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-3 > C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_hls_greedy_potential.cpp.clang.out.log 2> C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_hls_greedy_potential.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_hls_greedy_potential.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_fast -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-3 > C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/clang.out.log 2> C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_hls_greedy_potential.pp.0.cpp  -target fpga  -directive=C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/.systemc_flag -fix-errors C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_hls_greedy_potential.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.409 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_hls_greedy_potential.pp.0.cpp  -target fpga  -directive=C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/all.directive.json -fix-errors C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_hls_greedy_potential.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.728 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_hls_greedy_potential.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_hls_greedy_potential.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_hls_greedy_potential.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_hls_greedy_potential.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_hls_greedy_potential.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command       clang_tidy done; 0.966 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_hls_greedy_potential.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_hls_greedy_potential.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_hls_greedy_potential.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_hls_greedy_potential.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (fmm_hls_greedy_potential.cpp:303:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (fmm_hls_greedy_potential.cpp:317:32)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (fmm_hls_greedy_potential.cpp:319:31)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (fmm_hls_greedy_potential.cpp:304:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 4 fmm_hls_greedy_potential.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file fmm_hls_greedy_potential.cpp
Execute       ap_part_info -name xc7z020-clg400-3 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_hls_greedy_potential.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_hls_greedy_potential.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_hls_greedy_potential.bc {-hls-platform-db-name=C:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_fast -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-3 > C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_hls_greedy_potential.pp.0.cpp.clang.out.log 2> C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_hls_greedy_potential.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.12 seconds; current allocated memory: 159.582 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_hls_greedy_potential.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_hls_greedy_potential.g.bc -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.0.bc > C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/2025.1/Vitis/win64/lib/libhlsm_39.bc C:/Xilinx/2025.1/Vitis/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/2025.1/Vitis/win64/lib/libhlsm_39.bc C:/Xilinx/2025.1/Vitis/win64/lib/libhlsmc++_39.bc -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.497 sec.
Execute       run_link_or_opt -opt -out C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fmm_reduce_kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fmm_reduce_kernel -reflow-float-conversion -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.766 sec.
Execute       run_link_or_opt -out C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/2025.1/Vitis/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/2025.1/Vitis/win64/lib/libfloatconversion_39.bc -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fmm_reduce_kernel 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fmm_reduce_kernel -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=fmm_reduce_kernel -mllvm -hls-db-dir -mllvm C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_fast -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-3 2> C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,119 Compile/Link (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 4,119 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,315 Unroll/Inline (step 1) (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,315 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 833 Unroll/Inline (step 2) (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 833 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 873 Unroll/Inline (step 3) (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 873 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 863 Unroll/Inline (step 4) (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 815 Array/Struct (step 1) (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 815 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 815 Array/Struct (step 2) (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 815 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 815 Array/Struct (step 3) (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 815 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 815 Array/Struct (step 4) (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 815 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 873 Array/Struct (step 5) (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 873 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 873 Performance (step 1) (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 873 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 843 Performance (step 2) (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 843 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 815 Performance (step 3) (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 815 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 815 Performance (step 4) (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 815 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 863 HW Transforms (step 1) (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 891 HW Transforms (step 2) (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 891 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-131] Inlining function 'column_weight(Matrix const&, int)' into 'num_additions(Matrix const&)' (fmm_hls_greedy_potential.cpp:106:10)
INFO: [HLS 214-131] Inlining function 'compute_pp_nn(Matrix const&, int, int, int&, int&)' into 'total_potential(Matrix const&)' (fmm_hls_greedy_potential.cpp:196:13)
INFO: [HLS 214-131] Inlining function 'compute_pp_nn(Matrix const&, int, int, int&, int&)' into 'compute_greedy_potential_score(Matrix&, int, int, int, int, int)' (fmm_hls_greedy_potential.cpp:207:5)
INFO: [HLS 214-131] Inlining function 'reduction_move_undo(Matrix&)' into 'compute_greedy_potential_score(Matrix&, int, int, int, int, int)' (fmm_hls_greedy_potential.cpp:214:9)
INFO: [HLS 214-131] Inlining function 'total_potential(Matrix const&)' into 'compute_greedy_potential_score(Matrix&, int, int, int, int, int)' (fmm_hls_greedy_potential.cpp:213:19)
INFO: [HLS 214-131] Inlining function 'reduction_move(Matrix&, int, int, int)' into 'compute_greedy_potential_score(Matrix&, int, int, int, int, int)' (fmm_hls_greedy_potential.cpp:212:9)
INFO: [HLS 214-131] Inlining function 'compute_pp_nn(Matrix const&, int, int, int&, int&)' into 'find_best_move(Matrix&, int&, int&, int&, int, int)' (fmm_hls_greedy_potential.cpp:228:13)
INFO: [HLS 214-131] Inlining function 'compute_greedy_potential_score(Matrix&, int, int, int, int, int)' into 'find_best_move(Matrix&, int&, int&, int&, int, int)' (fmm_hls_greedy_potential.cpp:234:25)
INFO: [HLS 214-131] Inlining function 'num_additions(Matrix const&)' into 'greedy_potential_reduce_with_debug(Matrix&, int, int, int volatile*, int)' (fmm_hls_greedy_potential.cpp:255:25)
INFO: [HLS 214-131] Inlining function 'reduction_move(Matrix&, int, int, int)' into 'greedy_potential_reduce_with_debug(Matrix&, int, int, int volatile*, int)' (fmm_hls_greedy_potential.cpp:264:9)
INFO: [HLS 214-131] Inlining function 'find_best_move(Matrix&, int&, int&, int&, int, int)' into 'greedy_potential_reduce_with_debug(Matrix&, int, int, int volatile*, int)' (fmm_hls_greedy_potential.cpp:262:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_116_1' is marked as complete unroll implied by the pipeline pragma (fmm_hls_greedy_potential.cpp:116:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_136_1' is marked as complete unroll implied by the pipeline pragma (fmm_hls_greedy_potential.cpp:136:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_192_1' is marked as complete unroll implied by the pipeline pragma (fmm_hls_greedy_potential.cpp:192:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_193_2' is marked as complete unroll implied by the pipeline pragma (fmm_hls_greedy_potential.cpp:193:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_158_1' is marked as complete unroll implied by the pipeline pragma (fmm_hls_greedy_potential.cpp:158:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_164_2' is marked as complete unroll implied by the pipeline pragma (fmm_hls_greedy_potential.cpp:164:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_175_3' is marked as complete unroll implied by the pipeline pragma (fmm_hls_greedy_potential.cpp:175:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_1' is marked as complete unroll implied by the pipeline pragma (fmm_hls_greedy_potential.cpp:93:22)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 320 for loop 'VITIS_LOOP_50_1' (fmm_hls_greedy_potential.cpp:50:22) in function 'load_matrix_from_dram_safe'. (fmm_hls_greedy_potential.cpp:43:0)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_116_1' (fmm_hls_greedy_potential.cpp:116:23) in function 'greedy_potential_reduce_with_debug' as it has a variable trip count (fmm_hls_greedy_potential.cpp:116:23)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_136_1' (fmm_hls_greedy_potential.cpp:136:23) in function 'greedy_potential_reduce_with_debug' as it has a variable trip count (fmm_hls_greedy_potential.cpp:136:23)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_192_1' (fmm_hls_greedy_potential.cpp:192:23) in function 'greedy_potential_reduce_with_debug' as it has a variable trip count (fmm_hls_greedy_potential.cpp:192:23)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_193_2' (fmm_hls_greedy_potential.cpp:193:27) in function 'greedy_potential_reduce_with_debug' as it has a variable trip count (fmm_hls_greedy_potential.cpp:193:27)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_158_1' (fmm_hls_greedy_potential.cpp:158:23) in function 'greedy_potential_reduce_with_debug' as it has a variable trip count (fmm_hls_greedy_potential.cpp:158:23)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_164_2' (fmm_hls_greedy_potential.cpp:164:23) in function 'greedy_potential_reduce_with_debug' as it has a variable trip count (fmm_hls_greedy_potential.cpp:164:23)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_175_3' (fmm_hls_greedy_potential.cpp:175:23) in function 'greedy_potential_reduce_with_debug' as it has a variable trip count (fmm_hls_greedy_potential.cpp:175:23)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_93_1' (fmm_hls_greedy_potential.cpp:93:22) in function 'greedy_potential_reduce_with_debug' as it has a variable trip count (fmm_hls_greedy_potential.cpp:93:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.164 seconds; current allocated memory: 163.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 163.211 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top fmm_reduce_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.0.bc -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 169.117 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.1.bc -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.2.prechk.bc -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 172.094 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.g.1.bc to C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.o.1.bc -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'fmm_reduce_kernel' (fmm_hls_greedy_potential.cpp:280:1), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'Block_entry_proc.1'
	 'Block_entry_proc'.
Command         transform done; 0.281 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.o.1.tmp.bc -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fmm_hls_greedy_potential.cpp:117:9) to (fmm_hls_greedy_potential.cpp:116:23) in function 'greedy_potential_reduce_with_debug'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fmm_hls_greedy_potential.cpp:117:9) to (fmm_hls_greedy_potential.cpp:116:23) in function 'greedy_potential_reduce_with_debug'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fmm_hls_greedy_potential.cpp:117:9) to (fmm_hls_greedy_potential.cpp:116:23) in function 'greedy_potential_reduce_with_debug'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fmm_hls_greedy_potential.cpp:117:9) to (fmm_hls_greedy_potential.cpp:116:23) in function 'greedy_potential_reduce_with_debug'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fmm_hls_greedy_potential.cpp:117:9) to (fmm_hls_greedy_potential.cpp:116:23) in function 'greedy_potential_reduce_with_debug'... converting 6 basic blocks.
Command         transform done; 0.159 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 196.234 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.o.2.bc -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_77_1'(fmm_hls_greedy_potential.cpp:77:22) and 'VITIS_LOOP_78_2'(fmm_hls_greedy_potential.cpp:78:26) in function 'store_matrix_to_dram_safe' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_50_1'(fmm_hls_greedy_potential.cpp:50:22) and 'VITIS_LOOP_52_2'(fmm_hls_greedy_potential.cpp:52:19) in function 'load_matrix_from_dram_safe' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_59_3'(fmm_hls_greedy_potential.cpp:59:22) and 'VITIS_LOOP_60_4'(fmm_hls_greedy_potential.cpp:60:26) in function 'load_matrix_from_dram_safe' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_104_1'(fmm_hls_greedy_potential.cpp:104:23) and 'VITIS_LOOP_93_1'(fmm_hls_greedy_potential.cpp:93:22) in function 'greedy_potential_reduce_with_debug' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_104_1'(fmm_hls_greedy_potential.cpp:104:23) and 'VITIS_LOOP_93_1'(fmm_hls_greedy_potential.cpp:93:22) in function 'greedy_potential_reduce_with_debug' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_1' (fmm_hls_greedy_potential.cpp:77:22) in function 'store_matrix_to_dram_safe'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_1' (fmm_hls_greedy_potential.cpp:50:22) in function 'load_matrix_from_dram_safe'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_3' (fmm_hls_greedy_potential.cpp:59:22) in function 'load_matrix_from_dram_safe'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_104_1' (fmm_hls_greedy_potential.cpp:104:23) in function 'greedy_potential_reduce_with_debug'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_193_2' (fmm_hls_greedy_potential.cpp:193:27) in function 'greedy_potential_reduce_with_debug'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_192_1' (fmm_hls_greedy_potential.cpp:192:23) in function 'greedy_potential_reduce_with_debug' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_193_2' (fmm_hls_greedy_potential.cpp:193:27) in function 'greedy_potential_reduce_with_debug'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_192_1' (fmm_hls_greedy_potential.cpp:192:23) in function 'greedy_potential_reduce_with_debug' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_224_1' (fmm_hls_greedy_potential.cpp:224:23) in function 'greedy_potential_reduce_with_debug' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_104_1' (fmm_hls_greedy_potential.cpp:104:23) in function 'greedy_potential_reduce_with_debug'.
Execute           auto_get_db
Command         transform done; 1.718 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.o.3.bc -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-1449] Process Block_entry_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 0.179 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.899 seconds; current allocated memory: 410.910 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.548 sec.
Command     elaborate done; 16.84 sec.
Execute     ap_eval exec zip -j C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.128 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'fmm_reduce_kernel' ...
Execute       ap_set_top_model fmm_reduce_kernel 
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.1' to 'Block_entry_proc_1'.
Execute       get_model_list fmm_reduce_kernel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model fmm_reduce_kernel 
Execute       preproc_iomode -model Block_entry_proc 
Execute       preproc_iomode -model store_matrix_to_dram_safe 
Execute       preproc_iomode -model store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 
Execute       preproc_iomode -model greedy_potential_reduce_with_debug 
Execute       preproc_iomode -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 
Execute       preproc_iomode -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 
Execute       preproc_iomode -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 
Execute       preproc_iomode -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 
Execute       preproc_iomode -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 
Execute       preproc_iomode -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 
Execute       preproc_iomode -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 
Execute       preproc_iomode -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 
Execute       preproc_iomode -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 
Execute       preproc_iomode -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 
Execute       preproc_iomode -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 
Execute       preproc_iomode -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 
Execute       preproc_iomode -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 
Execute       preproc_iomode -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 
Execute       preproc_iomode -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 
Execute       preproc_iomode -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 
Execute       preproc_iomode -model load_matrix_from_dram_safe 
Execute       preproc_iomode -model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 
Execute       preproc_iomode -model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 
Execute       preproc_iomode -model Block_entry_proc.1 
Execute       preproc_iomode -model entry_proc 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list fmm_reduce_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc Block_entry_proc.1 load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 load_matrix_from_dram_safe greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 greedy_potential_reduce_with_debug store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 store_matrix_to_dram_safe Block_entry_proc fmm_reduce_kernel
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : Block_entry_proc.1 ...
Execute       set_default_model Block_entry_proc.1 
Execute       apply_spec_resource_limit Block_entry_proc.1 
INFO-FLOW: Configuring Module : load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 ...
Execute       set_default_model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 
Execute       apply_spec_resource_limit load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 
INFO-FLOW: Configuring Module : load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 ...
Execute       set_default_model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 
Execute       apply_spec_resource_limit load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 
INFO-FLOW: Configuring Module : load_matrix_from_dram_safe ...
Execute       set_default_model load_matrix_from_dram_safe 
Execute       apply_spec_resource_limit load_matrix_from_dram_safe 
INFO-FLOW: Configuring Module : greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 
Execute       apply_spec_resource_limit greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 
INFO-FLOW: Configuring Module : greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 
Execute       apply_spec_resource_limit greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 
INFO-FLOW: Configuring Module : greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 
Execute       apply_spec_resource_limit greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 
INFO-FLOW: Configuring Module : greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 
Execute       apply_spec_resource_limit greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 
INFO-FLOW: Configuring Module : greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 
Execute       apply_spec_resource_limit greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 
INFO-FLOW: Configuring Module : greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 
Execute       apply_spec_resource_limit greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 
INFO-FLOW: Configuring Module : greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 
Execute       apply_spec_resource_limit greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 
INFO-FLOW: Configuring Module : greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 
Execute       apply_spec_resource_limit greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 
INFO-FLOW: Configuring Module : greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 
Execute       apply_spec_resource_limit greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 
INFO-FLOW: Configuring Module : greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 
Execute       apply_spec_resource_limit greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 
INFO-FLOW: Configuring Module : greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 
Execute       apply_spec_resource_limit greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 
INFO-FLOW: Configuring Module : greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 
Execute       apply_spec_resource_limit greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 
INFO-FLOW: Configuring Module : greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 
Execute       apply_spec_resource_limit greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 
INFO-FLOW: Configuring Module : greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 
Execute       apply_spec_resource_limit greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 
INFO-FLOW: Configuring Module : greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 
Execute       apply_spec_resource_limit greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 
INFO-FLOW: Configuring Module : greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 
Execute       apply_spec_resource_limit greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 
INFO-FLOW: Configuring Module : greedy_potential_reduce_with_debug ...
Execute       set_default_model greedy_potential_reduce_with_debug 
Execute       apply_spec_resource_limit greedy_potential_reduce_with_debug 
INFO-FLOW: Configuring Module : store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 ...
Execute       set_default_model store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 
Execute       apply_spec_resource_limit store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 
INFO-FLOW: Configuring Module : store_matrix_to_dram_safe ...
Execute       set_default_model store_matrix_to_dram_safe 
Execute       apply_spec_resource_limit store_matrix_to_dram_safe 
INFO-FLOW: Configuring Module : Block_entry_proc ...
Execute       set_default_model Block_entry_proc 
Execute       apply_spec_resource_limit Block_entry_proc 
INFO-FLOW: Configuring Module : fmm_reduce_kernel ...
Execute       set_default_model fmm_reduce_kernel 
Execute       apply_spec_resource_limit fmm_reduce_kernel 
INFO-FLOW: Model list for preprocess: entry_proc Block_entry_proc.1 load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 load_matrix_from_dram_safe greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 greedy_potential_reduce_with_debug store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 store_matrix_to_dram_safe Block_entry_proc fmm_reduce_kernel
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: Block_entry_proc.1 ...
Execute       set_default_model Block_entry_proc.1 
Execute       cdfg_preprocess -model Block_entry_proc.1 
Execute       rtl_gen_preprocess Block_entry_proc.1 
INFO-FLOW: Preprocessing Module: load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 ...
Execute       set_default_model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 
Execute       cdfg_preprocess -model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 
Execute       rtl_gen_preprocess load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 
INFO-FLOW: Preprocessing Module: load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 ...
Execute       set_default_model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 
Execute       cdfg_preprocess -model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 
Execute       rtl_gen_preprocess load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 
INFO-FLOW: Preprocessing Module: load_matrix_from_dram_safe ...
Execute       set_default_model load_matrix_from_dram_safe 
Execute       cdfg_preprocess -model load_matrix_from_dram_safe 
Execute       rtl_gen_preprocess load_matrix_from_dram_safe 
INFO-FLOW: Preprocessing Module: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 
Execute       cdfg_preprocess -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 
INFO-FLOW: Preprocessing Module: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 
Execute       cdfg_preprocess -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 
INFO-FLOW: Preprocessing Module: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 
Execute       cdfg_preprocess -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 
INFO-FLOW: Preprocessing Module: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 
Execute       cdfg_preprocess -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 
INFO-FLOW: Preprocessing Module: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 
Execute       cdfg_preprocess -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 
INFO-FLOW: Preprocessing Module: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 
Execute       cdfg_preprocess -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 
INFO-FLOW: Preprocessing Module: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 
Execute       cdfg_preprocess -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 
INFO-FLOW: Preprocessing Module: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 
Execute       cdfg_preprocess -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 
INFO-FLOW: Preprocessing Module: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 
Execute       cdfg_preprocess -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 
INFO-FLOW: Preprocessing Module: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 
Execute       cdfg_preprocess -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 
INFO-FLOW: Preprocessing Module: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 
Execute       cdfg_preprocess -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 
INFO-FLOW: Preprocessing Module: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 
Execute       cdfg_preprocess -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 
INFO-FLOW: Preprocessing Module: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 
Execute       cdfg_preprocess -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 
INFO-FLOW: Preprocessing Module: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 
Execute       cdfg_preprocess -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 
INFO-FLOW: Preprocessing Module: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 
Execute       cdfg_preprocess -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 
INFO-FLOW: Preprocessing Module: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 ...
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 
Execute       cdfg_preprocess -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 
INFO-FLOW: Preprocessing Module: greedy_potential_reduce_with_debug ...
Execute       set_default_model greedy_potential_reduce_with_debug 
Execute       cdfg_preprocess -model greedy_potential_reduce_with_debug 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug 
INFO-FLOW: Preprocessing Module: store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 ...
Execute       set_default_model store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 
Execute       cdfg_preprocess -model store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 
Execute       rtl_gen_preprocess store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 
INFO-FLOW: Preprocessing Module: store_matrix_to_dram_safe ...
Execute       set_default_model store_matrix_to_dram_safe 
Execute       cdfg_preprocess -model store_matrix_to_dram_safe 
Execute       rtl_gen_preprocess store_matrix_to_dram_safe 
INFO-FLOW: Preprocessing Module: Block_entry_proc ...
Execute       set_default_model Block_entry_proc 
Execute       cdfg_preprocess -model Block_entry_proc 
Execute       rtl_gen_preprocess Block_entry_proc 
INFO-FLOW: Preprocessing Module: fmm_reduce_kernel ...
Execute       set_default_model fmm_reduce_kernel 
Execute       cdfg_preprocess -model fmm_reduce_kernel 
Execute       rtl_gen_preprocess fmm_reduce_kernel 
INFO-FLOW: Model list for synthesis: entry_proc Block_entry_proc.1 load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 load_matrix_from_dram_safe greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 greedy_potential_reduce_with_debug store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 store_matrix_to_dram_safe Block_entry_proc fmm_reduce_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 414.016 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 415.012 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_entry_proc.1 
Execute       schedule -model Block_entry_proc.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 415.934 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/Block_entry_proc_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/Block_entry_proc_1.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry_proc.1.
Execute       set_default_model Block_entry_proc.1 
Execute       bind -model Block_entry_proc.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 416.078 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/Block_entry_proc_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/Block_entry_proc_1.bind.adb -f 
INFO-FLOW: Finish binding Block_entry_proc.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 
Execute       schedule -model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_1_VITIS_LOOP_52_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_50_1_VITIS_LOOP_52_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.219 seconds; current allocated memory: 417.020 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2.sched.adb -f 
INFO-FLOW: Finish scheduling load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2.
Execute       set_default_model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 
Execute       bind -model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 417.117 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2.bind.adb -f 
INFO-FLOW: Finish binding load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 
Execute       schedule -model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_3_VITIS_LOOP_60_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_59_3_VITIS_LOOP_60_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 417.445 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4.sched.adb -f 
INFO-FLOW: Finish scheduling load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4.
Execute       set_default_model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 
Execute       bind -model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 417.500 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4.bind.adb -f 
INFO-FLOW: Finish binding load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_matrix_from_dram_safe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_matrix_from_dram_safe 
Execute       schedule -model load_matrix_from_dram_safe 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 417.805 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe.sched.adb -f 
INFO-FLOW: Finish scheduling load_matrix_from_dram_safe.
Execute       set_default_model load_matrix_from_dram_safe 
Execute       bind -model load_matrix_from_dram_safe 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 417.809 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe.bind.adb -f 
INFO-FLOW: Finish binding load_matrix_from_dram_safe.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 
Execute       schedule -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_1_VITIS_LOOP_93_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_104_1_VITIS_LOOP_93_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 418.121 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1.sched.adb -f 
INFO-FLOW: Finish scheduling greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1.
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 
Execute       bind -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 418.121 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1.bind.adb -f 
INFO-FLOW: Finish binding greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 
Execute       schedule -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.779 seconds; current allocated memory: 418.605 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1.sched.adb -f 
INFO-FLOW: Finish scheduling greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1.
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 
Execute       bind -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 418.910 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1.bind.adb -f 
INFO-FLOW: Finish binding greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 
Execute       schedule -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 419.160 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13.sched.adb -f 
INFO-FLOW: Finish scheduling greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13.
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 
Execute       bind -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 419.164 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13.bind.adb -f 
INFO-FLOW: Finish binding greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 
Execute       schedule -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_1'.
WARNING: [HLS 200-885] The II Violation in module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1' (loop 'VITIS_LOOP_136_1'): Unable to schedule 'load' operation 32 bit ('e2', fmm_hls_greedy_potential.cpp:140->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) on array 'M_e' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'M_e'.
WARNING: [HLS 200-885] The II Violation in module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1' (loop 'VITIS_LOOP_136_1'): Unable to schedule 'store' operation 0 bit ('M_e_addr_9_write_ln144', fmm_hls_greedy_potential.cpp:144->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) of constant 0 on array 'M_e' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'M_e'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_136_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.891 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.913 seconds; current allocated memory: 419.516 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1.sched.adb -f 
INFO-FLOW: Finish scheduling greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1.
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 
Execute       bind -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 419.664 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1.bind.adb -f 
INFO-FLOW: Finish binding greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 
Execute       schedule -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_2_VITIS_LOOP_116_1'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) to 'select' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:198->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) (combination delay: 7.732 ns) to honor II or Latency constraint in region 'VITIS_LOOP_193_2_VITIS_LOOP_116_1'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) to 'select' operation 32 bit ('select_ln193_1', fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) (combination delay: 8.386 ns) to honor II or Latency constraint in region 'VITIS_LOOP_193_2_VITIS_LOOP_116_1'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) to 'store' operation 0 bit ('s_5_write_ln191', fmm_hls_greedy_potential.cpp:191->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) of variable 'select_ln193_1', fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262 on local variable 's', fmm_hls_greedy_potential.cpp:191->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262 (combination delay: 9.532 ns) to honor II or Latency constraint in region 'VITIS_LOOP_193_2_VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_193_2_VITIS_LOOP_116_1'
WARNING: [HLS 200-871] Estimated clock period (9.532 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1' consists of the following:
	'load' operation 32 bit ('p', fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) on local variable 'p', fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262 [29]  (0.000 ns)
	'add' operation 32 bit ('add_ln197', fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) [38]  (0.000 ns)
	'add' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) [39]  (3.212 ns)
	'select' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) [40]  (0.654 ns)
	'add' operation 32 bit ('add_ln198', fmm_hls_greedy_potential.cpp:198->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) [43]  (0.000 ns)
	'add' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:198->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) [44]  (3.212 ns)
	'select' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:198->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) [45]  (0.654 ns)
	'select' operation 32 bit ('select_ln193_1', fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) [64]  (0.654 ns)
	'store' operation 0 bit ('s_5_write_ln191', fmm_hls_greedy_potential.cpp:191->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) of variable 'select_ln193_1', fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262 on local variable 's', fmm_hls_greedy_potential.cpp:191->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262 [94]  (1.146 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.957 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.978 seconds; current allocated memory: 420.336 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1.sched.adb -f 
INFO-FLOW: Finish scheduling greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1.
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 
Execute       bind -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 420.809 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1.bind.adb -f 
INFO-FLOW: Finish binding greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 
Execute       schedule -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_158_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 421.188 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1.sched.adb -f 
INFO-FLOW: Finish scheduling greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1.
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 
Execute       bind -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.905 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.92 seconds; current allocated memory: 421.188 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1.bind.adb -f 
INFO-FLOW: Finish binding greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 
Execute       schedule -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_164_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_164_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 421.426 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2.sched.adb -f 
INFO-FLOW: Finish scheduling greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2.
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 
Execute       bind -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 421.609 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2.bind.adb -f 
INFO-FLOW: Finish binding greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 
Execute       schedule -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_175_3'.
WARNING: [HLS 200-885] The II Violation in module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3' (loop 'VITIS_LOOP_175_3'): Unable to schedule 'store' operation 0 bit ('M_e_addr_write_ln179', fmm_hls_greedy_potential.cpp:179->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) of constant 0 on array 'M_e' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'M_e'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_175_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 421.844 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3.sched.adb -f 
INFO-FLOW: Finish scheduling greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3.
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 
Execute       bind -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 421.852 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3.bind.adb -f 
INFO-FLOW: Finish binding greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 
Execute       schedule -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.874 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.894 seconds; current allocated memory: 422.105 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14.sched.adb -f 
INFO-FLOW: Finish scheduling greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14.
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 
Execute       bind -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 422.305 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14.bind.adb -f 
INFO-FLOW: Finish binding greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 
Execute       schedule -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_1'.
WARNING: [HLS 200-885] The II Violation in module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15' (loop 'VITIS_LOOP_136_1'): Unable to schedule 'load' operation 32 bit ('e2', fmm_hls_greedy_potential.cpp:140->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) on array 'M_e' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'M_e'.
WARNING: [HLS 200-885] The II Violation in module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15' (loop 'VITIS_LOOP_136_1'): Unable to schedule 'store' operation 0 bit ('M_e_addr_7_write_ln144', fmm_hls_greedy_potential.cpp:144->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) of constant 0 on array 'M_e' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'M_e'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 6, loop 'VITIS_LOOP_136_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 422.625 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15.sched.adb -f 
INFO-FLOW: Finish scheduling greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15.
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 
Execute       bind -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 422.629 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15.bind.adb -f 
INFO-FLOW: Finish binding greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 
Execute       schedule -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_2_VITIS_LOOP_116_1'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) to 'select' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:198->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) (combination delay: 7.732 ns) to honor II or Latency constraint in region 'VITIS_LOOP_193_2_VITIS_LOOP_116_1'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) to 'select' operation 32 bit ('select_ln193_1', fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) (combination delay: 8.386 ns) to honor II or Latency constraint in region 'VITIS_LOOP_193_2_VITIS_LOOP_116_1'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) to 'store' operation 0 bit ('s_write_ln191', fmm_hls_greedy_potential.cpp:191->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) of variable 'select_ln193_1', fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262 on local variable 's', fmm_hls_greedy_potential.cpp:191->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262 (combination delay: 9.532 ns) to honor II or Latency constraint in region 'VITIS_LOOP_193_2_VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_193_2_VITIS_LOOP_116_1'
WARNING: [HLS 200-871] Estimated clock period (9.532 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16' consists of the following:
	'load' operation 32 bit ('p', fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) on local variable 'p', fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262 [29]  (0.000 ns)
	'add' operation 32 bit ('add_ln197', fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [38]  (0.000 ns)
	'add' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [39]  (3.212 ns)
	'select' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [40]  (0.654 ns)
	'add' operation 32 bit ('add_ln198', fmm_hls_greedy_potential.cpp:198->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [43]  (0.000 ns)
	'add' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:198->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [44]  (3.212 ns)
	'select' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:198->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [45]  (0.654 ns)
	'select' operation 32 bit ('select_ln193_1', fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [64]  (0.654 ns)
	'store' operation 0 bit ('s_write_ln191', fmm_hls_greedy_potential.cpp:191->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) of variable 'select_ln193_1', fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262 on local variable 's', fmm_hls_greedy_potential.cpp:191->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262 [94]  (1.146 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.915 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.935 seconds; current allocated memory: 423.531 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16.sched.adb -f 
INFO-FLOW: Finish scheduling greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16.
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 
Execute       bind -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 423.766 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16.bind.adb -f 
INFO-FLOW: Finish binding greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 
Execute       schedule -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_158_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 423.910 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17.sched.adb -f 
INFO-FLOW: Finish scheduling greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17.
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 
Execute       bind -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 423.914 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17.bind.adb -f 
INFO-FLOW: Finish binding greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 
Execute       schedule -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_164_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_164_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 424.023 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28.sched.adb -f 
INFO-FLOW: Finish scheduling greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28.
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 
Execute       bind -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 424.117 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28.bind.adb -f 
INFO-FLOW: Finish binding greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 
Execute       schedule -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_175_3'.
WARNING: [HLS 200-885] The II Violation in module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39' (loop 'VITIS_LOOP_175_3'): Unable to schedule 'store' operation 0 bit ('M_e_addr_write_ln179', fmm_hls_greedy_potential.cpp:179->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) of constant 0 on array 'M_e' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'M_e'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_175_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.829 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.85 seconds; current allocated memory: 424.312 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39.sched.adb -f 
INFO-FLOW: Finish scheduling greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39.
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 
Execute       bind -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 424.336 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39.bind.adb -f 
INFO-FLOW: Finish binding greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 
Execute       schedule -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_1'.
WARNING: [HLS 200-885] The II Violation in module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110' (loop 'VITIS_LOOP_136_1'): Unable to schedule 'load' operation 32 bit ('e2', fmm_hls_greedy_potential.cpp:140->fmm_hls_greedy_potential.cpp:264) on array 'M_e' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'M_e'.
WARNING: [HLS 200-885] The II Violation in module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110' (loop 'VITIS_LOOP_136_1'): Unable to schedule 'store' operation 0 bit ('M_e_addr_7_write_ln144', fmm_hls_greedy_potential.cpp:144->fmm_hls_greedy_potential.cpp:264) of constant 0 on array 'M_e' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'M_e'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 6, loop 'VITIS_LOOP_136_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 424.859 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110.sched.adb -f 
INFO-FLOW: Finish scheduling greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110.
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 
Execute       bind -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 424.898 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110.bind.adb -f 
INFO-FLOW: Finish binding greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 
Execute       schedule -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_1_VITIS_LOOP_93_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_104_1_VITIS_LOOP_93_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 425.211 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111.sched.adb -f 
INFO-FLOW: Finish scheduling greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111.
Execute       set_default_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 
Execute       bind -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 425.363 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111.bind.adb -f 
INFO-FLOW: Finish binding greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_with_debug' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model greedy_potential_reduce_with_debug 
Execute       schedule -model greedy_potential_reduce_with_debug 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_225_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [HLS 200-871] Estimated clock period (7.732 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'greedy_potential_reduce_with_debug' consists of the following:
	'call' operation 0 bit ('_ln193', fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) to 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1' [218]  (7.732 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.279 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 434.160 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug.sched.adb -f 
INFO-FLOW: Finish scheduling greedy_potential_reduce_with_debug.
Execute       set_default_model greedy_potential_reduce_with_debug 
Execute       bind -model greedy_potential_reduce_with_debug 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 434.195 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug.bind.adb -f 
INFO-FLOW: Finish binding greedy_potential_reduce_with_debug.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 
Execute       schedule -model store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_1_VITIS_LOOP_78_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_77_1_VITIS_LOOP_78_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 434.242 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2.sched.adb -f 
INFO-FLOW: Finish scheduling store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2.
Execute       set_default_model store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 
Execute       bind -model store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 434.242 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2.bind.adb -f 
INFO-FLOW: Finish binding store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_matrix_to_dram_safe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model store_matrix_to_dram_safe 
Execute       schedule -model store_matrix_to_dram_safe 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 434.312 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/store_matrix_to_dram_safe.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/store_matrix_to_dram_safe.sched.adb -f 
INFO-FLOW: Finish scheduling store_matrix_to_dram_safe.
Execute       set_default_model store_matrix_to_dram_safe 
Execute       bind -model store_matrix_to_dram_safe 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 434.312 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/store_matrix_to_dram_safe.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/store_matrix_to_dram_safe.bind.adb -f 
INFO-FLOW: Finish binding store_matrix_to_dram_safe.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_entry_proc 
Execute       schedule -model Block_entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.343 seconds; current allocated memory: 434.379 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/Block_entry_proc.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/Block_entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry_proc.
Execute       set_default_model Block_entry_proc 
Execute       bind -model Block_entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 434.410 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/Block_entry_proc.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/Block_entry_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fmm_reduce_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fmm_reduce_kernel 
Execute       schedule -model fmm_reduce_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 434.539 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling fmm_reduce_kernel.
Execute       set_default_model fmm_reduce_kernel 
Execute       bind -model fmm_reduce_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 434.801 MB.
Execute       syn_report -verbosereport -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.bind.adb -f 
INFO-FLOW: Finish binding fmm_reduce_kernel.
Execute       get_model_list fmm_reduce_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess Block_entry_proc.1 
Execute       rtl_gen_preprocess load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 
Execute       rtl_gen_preprocess load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 
Execute       rtl_gen_preprocess load_matrix_from_dram_safe 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 
Execute       rtl_gen_preprocess greedy_potential_reduce_with_debug 
Execute       rtl_gen_preprocess store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 
Execute       rtl_gen_preprocess store_matrix_to_dram_safe 
Execute       rtl_gen_preprocess Block_entry_proc 
Execute       rtl_gen_preprocess fmm_reduce_kernel 
INFO-FLOW: Model list for RTL generation: entry_proc Block_entry_proc.1 load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 load_matrix_from_dram_safe greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 greedy_potential_reduce_with_debug store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 store_matrix_to_dram_safe Block_entry_proc fmm_reduce_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 435.887 MB.
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/vhdl/fmm_reduce_kernel_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/verilog/fmm_reduce_kernel_entry_proc 
Execute       syn_report -csynth -model entry_proc -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/entry_proc_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model entry_proc -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/entry_proc_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model entry_proc -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/entry_proc.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model entry_proc -f -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Block_entry_proc.1 -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/Block_entry_proc_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 437.418 MB.
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_entry_proc.1 -style xilinx -f -lang vhdl -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/vhdl/fmm_reduce_kernel_Block_entry_proc_1 
Execute       gen_rtl Block_entry_proc.1 -style xilinx -f -lang vlog -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/verilog/fmm_reduce_kernel_Block_entry_proc_1 
Execute       syn_report -csynth -model Block_entry_proc.1 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/Block_entry_proc_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model Block_entry_proc.1 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/Block_entry_proc_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model Block_entry_proc.1 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/Block_entry_proc_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model Block_entry_proc.1 -f -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/Block_entry_proc_1.adb 
Execute       db_write -model Block_entry_proc.1 -bindview -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Block_entry_proc.1 -p C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/Block_entry_proc_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2' pipeline 'VITIS_LOOP_50_1_VITIS_LOOP_52_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 438.062 MB.
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 -style xilinx -f -lang vhdl -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/vhdl/fmm_reduce_kernel_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 
Execute       gen_rtl load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 -style xilinx -f -lang vlog -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/verilog/fmm_reduce_kernel_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 
Execute       syn_report -csynth -model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 -f -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2.adb 
Execute       db_write -model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 -bindview -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 -p C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4' pipeline 'VITIS_LOOP_59_3_VITIS_LOOP_60_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 439.332 MB.
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 -style xilinx -f -lang vhdl -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/vhdl/fmm_reduce_kernel_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 
Execute       gen_rtl load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 -style xilinx -f -lang vlog -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/verilog/fmm_reduce_kernel_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 
Execute       syn_report -csynth -model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 -f -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4.adb 
Execute       db_write -model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 -bindview -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 -p C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_matrix_from_dram_safe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_matrix_from_dram_safe -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_matrix_from_dram_safe'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 441.145 MB.
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_matrix_from_dram_safe -style xilinx -f -lang vhdl -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/vhdl/fmm_reduce_kernel_load_matrix_from_dram_safe 
Execute       gen_rtl load_matrix_from_dram_safe -style xilinx -f -lang vlog -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/verilog/fmm_reduce_kernel_load_matrix_from_dram_safe 
Execute       syn_report -csynth -model load_matrix_from_dram_safe -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/load_matrix_from_dram_safe_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model load_matrix_from_dram_safe -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/load_matrix_from_dram_safe_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model load_matrix_from_dram_safe -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model load_matrix_from_dram_safe -f -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe.adb 
Execute       db_write -model load_matrix_from_dram_safe -bindview -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_matrix_from_dram_safe -p C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1' pipeline 'VITIS_LOOP_104_1_VITIS_LOOP_93_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 442.191 MB.
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 -style xilinx -f -lang vhdl -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/vhdl/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 -style xilinx -f -lang vlog -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 
Execute       syn_report -csynth -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 -f -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1.adb 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 -bindview -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 -p C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 444.008 MB.
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 -style xilinx -f -lang vhdl -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/vhdl/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 -style xilinx -f -lang vlog -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 
Execute       syn_report -csynth -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 -f -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1.adb 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 -bindview -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 -p C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 445.094 MB.
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 -style xilinx -f -lang vhdl -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/vhdl/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 -style xilinx -f -lang vlog -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 
Execute       syn_report -csynth -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 -f -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13.adb 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 -bindview -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 -p C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1' pipeline 'VITIS_LOOP_136_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 446.008 MB.
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 -style xilinx -f -lang vhdl -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/vhdl/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 -style xilinx -f -lang vlog -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 
Execute       syn_report -csynth -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 -f -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1.adb 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 -bindview -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 -p C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1' pipeline 'VITIS_LOOP_193_2_VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1'.
Command       create_rtl_model done; 1.283 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.403 seconds; current allocated memory: 447.398 MB.
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 -style xilinx -f -lang vhdl -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/vhdl/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 -style xilinx -f -lang vlog -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 
Execute       syn_report -csynth -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 -f -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1.adb 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 -bindview -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 -p C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 449.879 MB.
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 -style xilinx -f -lang vhdl -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/vhdl/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 -style xilinx -f -lang vlog -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 
Execute       syn_report -csynth -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 -f -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1.adb 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 -bindview -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 -p C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2' pipeline 'VITIS_LOOP_164_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 450.762 MB.
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 -style xilinx -f -lang vhdl -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/vhdl/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 -style xilinx -f -lang vlog -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 
Execute       syn_report -csynth -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 -f -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2.adb 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 -bindview -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 -p C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3' pipeline 'VITIS_LOOP_175_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 452.168 MB.
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 -style xilinx -f -lang vhdl -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/vhdl/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 -style xilinx -f -lang vlog -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 
Execute       syn_report -csynth -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 -f -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3.adb 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 -bindview -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 -p C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 453.406 MB.
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 -style xilinx -f -lang vhdl -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/vhdl/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 -style xilinx -f -lang vlog -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 
Execute       syn_report -csynth -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 -f -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14.adb 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 -bindview -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 -p C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15' pipeline 'VITIS_LOOP_136_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 454.398 MB.
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 -style xilinx -f -lang vhdl -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/vhdl/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 -style xilinx -f -lang vlog -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 
Execute       syn_report -csynth -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 -f -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15.adb 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 -bindview -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 -p C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16' pipeline 'VITIS_LOOP_193_2_VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.364 seconds; current allocated memory: 455.637 MB.
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 -style xilinx -f -lang vhdl -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/vhdl/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 -style xilinx -f -lang vlog -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 
Execute       syn_report -csynth -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 -f -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16.adb 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 -bindview -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 -p C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 458.090 MB.
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 -style xilinx -f -lang vhdl -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/vhdl/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 -style xilinx -f -lang vlog -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 
Execute       syn_report -csynth -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 -f -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17.adb 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 -bindview -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 -p C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28' pipeline 'VITIS_LOOP_164_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.107 seconds; current allocated memory: 458.922 MB.
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 -style xilinx -f -lang vhdl -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/vhdl/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 -style xilinx -f -lang vlog -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 
Execute       syn_report -csynth -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 -f -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28.adb 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 -bindview -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 -p C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39' pipeline 'VITIS_LOOP_175_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 460.258 MB.
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 -style xilinx -f -lang vhdl -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/vhdl/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 -style xilinx -f -lang vlog -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 
Execute       syn_report -csynth -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 -f -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39.adb 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 -bindview -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 -p C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110' pipeline 'VITIS_LOOP_136_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 461.398 MB.
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 -style xilinx -f -lang vhdl -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/vhdl/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 -style xilinx -f -lang vlog -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 
Execute       syn_report -csynth -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 -f -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110.adb 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 -bindview -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 -p C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111' pipeline 'VITIS_LOOP_104_1_VITIS_LOOP_93_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 462.953 MB.
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 -style xilinx -f -lang vhdl -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/vhdl/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 
Execute       gen_rtl greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 -style xilinx -f -lang vlog -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 
Execute       syn_report -csynth -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 -f -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111.adb 
Execute       db_write -model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 -bindview -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 -p C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_with_debug' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model greedy_potential_reduce_with_debug -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_31ns_95_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_with_debug'.
Command       create_rtl_model done; 0.168 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 468.379 MB.
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl greedy_potential_reduce_with_debug -style xilinx -f -lang vhdl -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/vhdl/fmm_reduce_kernel_greedy_potential_reduce_with_debug 
Execute       gen_rtl greedy_potential_reduce_with_debug -style xilinx -f -lang vlog -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug 
Execute       syn_report -csynth -model greedy_potential_reduce_with_debug -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model greedy_potential_reduce_with_debug -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/greedy_potential_reduce_with_debug_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model greedy_potential_reduce_with_debug -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model greedy_potential_reduce_with_debug -f -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug.adb 
Command       db_write done; 0.113 sec.
Execute       db_write -model greedy_potential_reduce_with_debug -bindview -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info greedy_potential_reduce_with_debug -p C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2' pipeline 'VITIS_LOOP_77_1_VITIS_LOOP_78_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.663 seconds; current allocated memory: 482.145 MB.
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 -style xilinx -f -lang vhdl -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/vhdl/fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 
Execute       gen_rtl store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 -style xilinx -f -lang vlog -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/verilog/fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 
Execute       syn_report -csynth -model store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 -f -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2.adb 
Execute       db_write -model store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 -bindview -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 -p C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_matrix_to_dram_safe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model store_matrix_to_dram_safe -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/store_matrix_to_dram_safe.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_matrix_to_dram_safe'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 482.148 MB.
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl store_matrix_to_dram_safe -style xilinx -f -lang vhdl -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/vhdl/fmm_reduce_kernel_store_matrix_to_dram_safe 
Execute       gen_rtl store_matrix_to_dram_safe -style xilinx -f -lang vlog -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/verilog/fmm_reduce_kernel_store_matrix_to_dram_safe 
Execute       syn_report -csynth -model store_matrix_to_dram_safe -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/store_matrix_to_dram_safe_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model store_matrix_to_dram_safe -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/store_matrix_to_dram_safe_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model store_matrix_to_dram_safe -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/store_matrix_to_dram_safe.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model store_matrix_to_dram_safe -f -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/store_matrix_to_dram_safe.adb 
Execute       db_write -model store_matrix_to_dram_safe -bindview -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info store_matrix_to_dram_safe -p C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/store_matrix_to_dram_safe 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Block_entry_proc -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/Block_entry_proc.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'M_rows' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_cols' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_t' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_t_capacity' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc'.
INFO: [RTMG 210-278] Implementing memory 'fmm_reduce_kernel_Block_entry_proc_M_e_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 483.617 MB.
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_entry_proc -style xilinx -f -lang vhdl -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/vhdl/fmm_reduce_kernel_Block_entry_proc 
Execute       gen_rtl Block_entry_proc -style xilinx -f -lang vlog -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/verilog/fmm_reduce_kernel_Block_entry_proc 
Execute       syn_report -csynth -model Block_entry_proc -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/Block_entry_proc_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model Block_entry_proc -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/Block_entry_proc_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model Block_entry_proc -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/Block_entry_proc.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model Block_entry_proc -f -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/Block_entry_proc.adb 
Execute       db_write -model Block_entry_proc -bindview -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Block_entry_proc -p C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/Block_entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fmm_reduce_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fmm_reduce_kernel -top_prefix  -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fmm_reduce_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fmm_reduce_kernel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fmm_reduce_kernel/A_dram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fmm_reduce_kernel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fmm_reduce_kernel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fmm_reduce_kernel/t_capacity' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fmm_reduce_kernel/k1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fmm_reduce_kernel/k2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fmm_reduce_kernel/verbose' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fmm_reduce_kernel/debug_dram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fmm_reduce_kernel/debug_capacity' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fmm_reduce_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'rows', 'cols', 't_capacity', 'k1', 'k2', 'verbose', 'debug_capacity' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'A_dram' and 'debug_dram' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fmm_reduce_kernel'.
INFO: [RTMG 210-285] Implementing FIFO 'A_dram_c_U(fmm_reduce_kernel_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 't_capacity_c_U(fmm_reduce_kernel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'k1_c_U(fmm_reduce_kernel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'k2_c_U(fmm_reduce_kernel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'debug_dram_c_U(fmm_reduce_kernel_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(fmm_reduce_kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(fmm_reduce_kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'debug_capacity_c_U(fmm_reduce_kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'spec_select_loc_channel_U(fmm_reduce_kernel_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_channel_U(fmm_reduce_kernel_fifo_w1_d2_S)' using Shift Registers.
Command       create_rtl_model done; 0.653 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.796 seconds; current allocated memory: 486.902 MB.
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl fmm_reduce_kernel -istop -style xilinx -f -lang vhdl -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/vhdl/fmm_reduce_kernel 
Execute       gen_rtl fmm_reduce_kernel -istop -style xilinx -f -lang vlog -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/verilog/fmm_reduce_kernel 
Execute       syn_report -csynth -model fmm_reduce_kernel -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/fmm_reduce_kernel_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model fmm_reduce_kernel -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/fmm_reduce_kernel_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model fmm_reduce_kernel -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model fmm_reduce_kernel -f -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.adb 
Execute       db_write -model fmm_reduce_kernel -bindview -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fmm_reduce_kernel -p C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel 
Execute       export_constraint_db -f -tool general -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.constraint.tcl 
Execute       syn_report -designview -model fmm_reduce_kernel -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.design.xml 
Execute       syn_report -csynthDesign -model fmm_reduce_kernel -o C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth.rpt -MHOut C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -wcfg -model fmm_reduce_kernel -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model fmm_reduce_kernel -o C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.protoinst 
Execute       sc_get_clocks fmm_reduce_kernel 
Execute       sc_get_portdomain fmm_reduce_kernel 
INFO-FLOW: Model list for RTL component generation: entry_proc Block_entry_proc.1 load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 load_matrix_from_dram_safe greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 greedy_potential_reduce_with_debug store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 store_matrix_to_dram_safe Block_entry_proc fmm_reduce_kernel
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Block_entry_proc_1] ... 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/Block_entry_proc_1.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_mul_32s_32s_64_1_1.
INFO-FLOW: Append model fmm_reduce_kernel_mul_32s_32s_64_1_1
INFO-FLOW: Handling components in module [load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2] ... 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4] ... 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_mul_32s_31ns_62_1_1.
INFO-FLOW: Append model fmm_reduce_kernel_mul_32s_31ns_62_1_1
INFO-FLOW: Found component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_matrix_from_dram_safe] ... 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_mul_31ns_31ns_62_1_1.
INFO-FLOW: Append model fmm_reduce_kernel_mul_31ns_31ns_62_1_1
INFO-FLOW: Handling components in module [greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1] ... 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1] ... 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13] ... 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1] ... 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1] ... 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1] ... 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2] ... 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3] ... 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14] ... 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15] ... 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16] ... 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17] ... 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28] ... 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39] ... 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110] ... 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111] ... 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [greedy_potential_reduce_with_debug] ... 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_mul_32ns_34ns_64_1_1.
INFO-FLOW: Append model fmm_reduce_kernel_mul_32ns_34ns_64_1_1
INFO-FLOW: Found component fmm_reduce_kernel_mul_32s_32s_32_1_1.
INFO-FLOW: Append model fmm_reduce_kernel_mul_32s_32s_32_1_1
INFO-FLOW: Found component fmm_reduce_kernel_mul_64ns_31ns_95_3_1.
INFO-FLOW: Append model fmm_reduce_kernel_mul_64ns_31ns_95_3_1
INFO-FLOW: Handling components in module [store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2] ... 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [store_matrix_to_dram_safe] ... 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/store_matrix_to_dram_safe.compgen.tcl 
INFO-FLOW: Handling components in module [Block_entry_proc] ... 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/Block_entry_proc.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_Block_entry_proc_M_e_RAM_AUTO_1R1W.
INFO-FLOW: Append model fmm_reduce_kernel_Block_entry_proc_M_e_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [fmm_reduce_kernel] ... 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_fifo_w64_d3_S.
INFO-FLOW: Append model fmm_reduce_kernel_fifo_w64_d3_S
INFO-FLOW: Found component fmm_reduce_kernel_fifo_w32_d3_S.
INFO-FLOW: Append model fmm_reduce_kernel_fifo_w32_d3_S
INFO-FLOW: Found component fmm_reduce_kernel_fifo_w32_d3_S.
INFO-FLOW: Append model fmm_reduce_kernel_fifo_w32_d3_S
INFO-FLOW: Found component fmm_reduce_kernel_fifo_w32_d3_S.
INFO-FLOW: Append model fmm_reduce_kernel_fifo_w32_d3_S
INFO-FLOW: Found component fmm_reduce_kernel_fifo_w64_d3_S.
INFO-FLOW: Append model fmm_reduce_kernel_fifo_w64_d3_S
INFO-FLOW: Found component fmm_reduce_kernel_fifo_w32_d2_S.
INFO-FLOW: Append model fmm_reduce_kernel_fifo_w32_d2_S
INFO-FLOW: Found component fmm_reduce_kernel_fifo_w32_d2_S.
INFO-FLOW: Append model fmm_reduce_kernel_fifo_w32_d2_S
INFO-FLOW: Found component fmm_reduce_kernel_fifo_w32_d2_S.
INFO-FLOW: Append model fmm_reduce_kernel_fifo_w32_d2_S
INFO-FLOW: Found component fmm_reduce_kernel_fifo_w1_d2_S.
INFO-FLOW: Append model fmm_reduce_kernel_fifo_w1_d2_S
INFO-FLOW: Found component fmm_reduce_kernel_fifo_w1_d2_S.
INFO-FLOW: Append model fmm_reduce_kernel_fifo_w1_d2_S
INFO-FLOW: Found component fmm_reduce_kernel_gmem_m_axi.
INFO-FLOW: Append model fmm_reduce_kernel_gmem_m_axi
INFO-FLOW: Found component fmm_reduce_kernel_gmem2_m_axi.
INFO-FLOW: Append model fmm_reduce_kernel_gmem2_m_axi
INFO-FLOW: Found component fmm_reduce_kernel_control_s_axi.
INFO-FLOW: Append model fmm_reduce_kernel_control_s_axi
INFO-FLOW: Found component fmm_reduce_kernel_control_r_s_axi.
INFO-FLOW: Append model fmm_reduce_kernel_control_r_s_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model Block_entry_proc_1
INFO-FLOW: Append model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2
INFO-FLOW: Append model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4
INFO-FLOW: Append model load_matrix_from_dram_safe
INFO-FLOW: Append model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1
INFO-FLOW: Append model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1
INFO-FLOW: Append model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13
INFO-FLOW: Append model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1
INFO-FLOW: Append model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1
INFO-FLOW: Append model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1
INFO-FLOW: Append model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2
INFO-FLOW: Append model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3
INFO-FLOW: Append model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14
INFO-FLOW: Append model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15
INFO-FLOW: Append model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16
INFO-FLOW: Append model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17
INFO-FLOW: Append model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28
INFO-FLOW: Append model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39
INFO-FLOW: Append model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110
INFO-FLOW: Append model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111
INFO-FLOW: Append model greedy_potential_reduce_with_debug
INFO-FLOW: Append model store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2
INFO-FLOW: Append model store_matrix_to_dram_safe
INFO-FLOW: Append model Block_entry_proc
INFO-FLOW: Append model fmm_reduce_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fmm_reduce_kernel_mul_32s_32s_64_1_1 fmm_reduce_kernel_flow_control_loop_pipe_sequential_init fmm_reduce_kernel_mul_32s_31ns_62_1_1 fmm_reduce_kernel_flow_control_loop_pipe_sequential_init fmm_reduce_kernel_mul_31ns_31ns_62_1_1 fmm_reduce_kernel_flow_control_loop_pipe_sequential_init fmm_reduce_kernel_flow_control_loop_pipe_sequential_init fmm_reduce_kernel_flow_control_loop_pipe_sequential_init fmm_reduce_kernel_flow_control_loop_pipe_sequential_init fmm_reduce_kernel_flow_control_loop_pipe_sequential_init fmm_reduce_kernel_flow_control_loop_pipe_sequential_init fmm_reduce_kernel_flow_control_loop_pipe_sequential_init fmm_reduce_kernel_flow_control_loop_pipe_sequential_init fmm_reduce_kernel_flow_control_loop_pipe_sequential_init fmm_reduce_kernel_flow_control_loop_pipe_sequential_init fmm_reduce_kernel_flow_control_loop_pipe_sequential_init fmm_reduce_kernel_flow_control_loop_pipe_sequential_init fmm_reduce_kernel_flow_control_loop_pipe_sequential_init fmm_reduce_kernel_flow_control_loop_pipe_sequential_init fmm_reduce_kernel_flow_control_loop_pipe_sequential_init fmm_reduce_kernel_flow_control_loop_pipe_sequential_init fmm_reduce_kernel_mul_32ns_34ns_64_1_1 fmm_reduce_kernel_mul_32s_32s_32_1_1 fmm_reduce_kernel_mul_64ns_31ns_95_3_1 fmm_reduce_kernel_flow_control_loop_pipe_sequential_init fmm_reduce_kernel_Block_entry_proc_M_e_RAM_AUTO_1R1W fmm_reduce_kernel_fifo_w64_d3_S fmm_reduce_kernel_fifo_w32_d3_S fmm_reduce_kernel_fifo_w32_d3_S fmm_reduce_kernel_fifo_w32_d3_S fmm_reduce_kernel_fifo_w64_d3_S fmm_reduce_kernel_fifo_w32_d2_S fmm_reduce_kernel_fifo_w32_d2_S fmm_reduce_kernel_fifo_w32_d2_S fmm_reduce_kernel_fifo_w1_d2_S fmm_reduce_kernel_fifo_w1_d2_S fmm_reduce_kernel_gmem_m_axi fmm_reduce_kernel_gmem2_m_axi fmm_reduce_kernel_control_s_axi fmm_reduce_kernel_control_r_s_axi entry_proc Block_entry_proc_1 load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 load_matrix_from_dram_safe greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 greedy_potential_reduce_with_debug store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 store_matrix_to_dram_safe Block_entry_proc fmm_reduce_kernel
INFO-FLOW: Generating C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model fmm_reduce_kernel_mul_32s_32s_64_1_1
INFO-FLOW: To file: write model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fmm_reduce_kernel_mul_32s_31ns_62_1_1
INFO-FLOW: To file: write model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fmm_reduce_kernel_mul_31ns_31ns_62_1_1
INFO-FLOW: To file: write model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fmm_reduce_kernel_mul_32ns_34ns_64_1_1
INFO-FLOW: To file: write model fmm_reduce_kernel_mul_32s_32s_32_1_1
INFO-FLOW: To file: write model fmm_reduce_kernel_mul_64ns_31ns_95_3_1
INFO-FLOW: To file: write model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fmm_reduce_kernel_Block_entry_proc_M_e_RAM_AUTO_1R1W
INFO-FLOW: To file: write model fmm_reduce_kernel_fifo_w64_d3_S
INFO-FLOW: To file: write model fmm_reduce_kernel_fifo_w32_d3_S
INFO-FLOW: To file: write model fmm_reduce_kernel_fifo_w32_d3_S
INFO-FLOW: To file: write model fmm_reduce_kernel_fifo_w32_d3_S
INFO-FLOW: To file: write model fmm_reduce_kernel_fifo_w64_d3_S
INFO-FLOW: To file: write model fmm_reduce_kernel_fifo_w32_d2_S
INFO-FLOW: To file: write model fmm_reduce_kernel_fifo_w32_d2_S
INFO-FLOW: To file: write model fmm_reduce_kernel_fifo_w32_d2_S
INFO-FLOW: To file: write model fmm_reduce_kernel_fifo_w1_d2_S
INFO-FLOW: To file: write model fmm_reduce_kernel_fifo_w1_d2_S
INFO-FLOW: To file: write model fmm_reduce_kernel_gmem_m_axi
INFO-FLOW: To file: write model fmm_reduce_kernel_gmem2_m_axi
INFO-FLOW: To file: write model fmm_reduce_kernel_control_s_axi
INFO-FLOW: To file: write model fmm_reduce_kernel_control_r_s_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model Block_entry_proc_1
INFO-FLOW: To file: write model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2
INFO-FLOW: To file: write model load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4
INFO-FLOW: To file: write model load_matrix_from_dram_safe
INFO-FLOW: To file: write model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1
INFO-FLOW: To file: write model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1
INFO-FLOW: To file: write model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13
INFO-FLOW: To file: write model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1
INFO-FLOW: To file: write model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1
INFO-FLOW: To file: write model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1
INFO-FLOW: To file: write model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2
INFO-FLOW: To file: write model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3
INFO-FLOW: To file: write model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14
INFO-FLOW: To file: write model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15
INFO-FLOW: To file: write model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16
INFO-FLOW: To file: write model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17
INFO-FLOW: To file: write model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28
INFO-FLOW: To file: write model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39
INFO-FLOW: To file: write model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110
INFO-FLOW: To file: write model greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111
INFO-FLOW: To file: write model greedy_potential_reduce_with_debug
INFO-FLOW: To file: write model store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2
INFO-FLOW: To file: write model store_matrix_to_dram_safe
INFO-FLOW: To file: write model Block_entry_proc
INFO-FLOW: To file: write model fmm_reduce_kernel
INFO-FLOW: Generating C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/vhdl' dstVlogDir='C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/vlog' tclDir='C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db' modelList='fmm_reduce_kernel_mul_32s_32s_64_1_1
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_mul_32s_31ns_62_1_1
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_mul_31ns_31ns_62_1_1
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_mul_32ns_34ns_64_1_1
fmm_reduce_kernel_mul_32s_32s_32_1_1
fmm_reduce_kernel_mul_64ns_31ns_95_3_1
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_Block_entry_proc_M_e_RAM_AUTO_1R1W
fmm_reduce_kernel_fifo_w64_d3_S
fmm_reduce_kernel_fifo_w32_d3_S
fmm_reduce_kernel_fifo_w32_d3_S
fmm_reduce_kernel_fifo_w32_d3_S
fmm_reduce_kernel_fifo_w64_d3_S
fmm_reduce_kernel_fifo_w32_d2_S
fmm_reduce_kernel_fifo_w32_d2_S
fmm_reduce_kernel_fifo_w32_d2_S
fmm_reduce_kernel_fifo_w1_d2_S
fmm_reduce_kernel_fifo_w1_d2_S
fmm_reduce_kernel_gmem_m_axi
fmm_reduce_kernel_gmem2_m_axi
fmm_reduce_kernel_control_s_axi
fmm_reduce_kernel_control_r_s_axi
entry_proc
Block_entry_proc_1
load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2
load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4
load_matrix_from_dram_safe
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111
greedy_potential_reduce_with_debug
store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2
store_matrix_to_dram_safe
Block_entry_proc
fmm_reduce_kernel
' expOnly='0'
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-3 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-3 -data info -quiet 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/entry_proc.compgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/Block_entry_proc_1.compgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2.compgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4.compgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe.compgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1.compgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1.compgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13.compgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1.compgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1.compgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1.compgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2.compgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3.compgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14.compgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15.compgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16.compgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17.compgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28.compgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39.compgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110.compgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111.compgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug.compgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2.compgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/store_matrix_to_dram_safe.compgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/Block_entry_proc.compgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.compgen.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./control_r.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.287 seconds; current allocated memory: 491.312 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='fmm_reduce_kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/GEMM/sep6/fmm_reduce_kernel/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='fmm_reduce_kernel_mul_32s_32s_64_1_1
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_mul_32s_31ns_62_1_1
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_mul_31ns_31ns_62_1_1
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_mul_32ns_34ns_64_1_1
fmm_reduce_kernel_mul_32s_32s_32_1_1
fmm_reduce_kernel_mul_64ns_31ns_95_3_1
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_Block_entry_proc_M_e_RAM_AUTO_1R1W
fmm_reduce_kernel_fifo_w64_d3_S
fmm_reduce_kernel_fifo_w32_d3_S
fmm_reduce_kernel_fifo_w32_d3_S
fmm_reduce_kernel_fifo_w32_d3_S
fmm_reduce_kernel_fifo_w64_d3_S
fmm_reduce_kernel_fifo_w32_d2_S
fmm_reduce_kernel_fifo_w32_d2_S
fmm_reduce_kernel_fifo_w32_d2_S
fmm_reduce_kernel_fifo_w1_d2_S
fmm_reduce_kernel_fifo_w1_d2_S
fmm_reduce_kernel_gmem_m_axi
fmm_reduce_kernel_gmem2_m_axi
fmm_reduce_kernel_control_s_axi
fmm_reduce_kernel_control_r_s_axi
entry_proc
Block_entry_proc_1
load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2
load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4
load_matrix_from_dram_safe
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110
greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111
greedy_potential_reduce_with_debug
store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2
store_matrix_to_dram_safe
Block_entry_proc
fmm_reduce_kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.compgen.dataonly.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.compgen.dataonly.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.compgen.dataonly.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.compgen.dataonly.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.compgen.dataonly.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/Block_entry_proc_1.tbgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2.tbgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4.tbgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/load_matrix_from_dram_safe.tbgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1.tbgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1.tbgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13.tbgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1.tbgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1.tbgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1.tbgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2.tbgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3.tbgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14.tbgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15.tbgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16.tbgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17.tbgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28.tbgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39.tbgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110.tbgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111.tbgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/greedy_potential_reduce_with_debug.tbgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2.tbgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/store_matrix_to_dram_safe.tbgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/Block_entry_proc.tbgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-3 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-3 -data info -quiet 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.constraint.tcl 
Execute       sc_get_clocks fmm_reduce_kernel 
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_r_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control_r DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST fmm_reduce_kernel MODULE2INSTS {fmm_reduce_kernel fmm_reduce_kernel entry_proc entry_proc_U0 Block_entry_proc_1 Block_entry_proc_1_U0 Block_entry_proc Block_entry_proc_U0 load_matrix_from_dram_safe grp_load_matrix_from_dram_safe_fu_174 load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2_fu_72 load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4_fu_78 greedy_potential_reduce_with_debug grp_greedy_potential_reduce_with_debug_fu_198 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055 store_matrix_to_dram_safe grp_store_matrix_to_dram_safe_fu_218 store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2_fu_40} INST2MODULE {fmm_reduce_kernel fmm_reduce_kernel entry_proc_U0 entry_proc Block_entry_proc_1_U0 Block_entry_proc_1 Block_entry_proc_U0 Block_entry_proc grp_load_matrix_from_dram_safe_fu_174 load_matrix_from_dram_safe grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2_fu_72 load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4_fu_78 load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 grp_greedy_potential_reduce_with_debug_fu_198 greedy_potential_reduce_with_debug grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055 greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 grp_store_matrix_to_dram_safe_fu_218 store_matrix_to_dram_safe grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2_fu_40 store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2} INSTDATA {fmm_reduce_kernel {DEPTH 1 CHILDREN {entry_proc_U0 Block_entry_proc_1_U0 Block_entry_proc_U0}} entry_proc_U0 {DEPTH 2 CHILDREN {}} Block_entry_proc_1_U0 {DEPTH 2 CHILDREN {}} Block_entry_proc_U0 {DEPTH 2 CHILDREN {grp_load_matrix_from_dram_safe_fu_174 grp_greedy_potential_reduce_with_debug_fu_198 grp_store_matrix_to_dram_safe_fu_218}} grp_load_matrix_from_dram_safe_fu_174 {DEPTH 3 CHILDREN {grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2_fu_72 grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4_fu_78}} grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2_fu_72 {DEPTH 4 CHILDREN {}} grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4_fu_78 {DEPTH 4 CHILDREN {}} grp_greedy_potential_reduce_with_debug_fu_198 {DEPTH 3 CHILDREN {grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055}} grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895 {DEPTH 4 CHILDREN {}} grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904 {DEPTH 4 CHILDREN {}} grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915 {DEPTH 4 CHILDREN {}} grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925 {DEPTH 4 CHILDREN {}} grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935 {DEPTH 4 CHILDREN {}} grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948 {DEPTH 4 CHILDREN {}} grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957 {DEPTH 4 CHILDREN {}} grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968 {DEPTH 4 CHILDREN {}} grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979 {DEPTH 4 CHILDREN {}} grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989 {DEPTH 4 CHILDREN {}} grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999 {DEPTH 4 CHILDREN {}} grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012 {DEPTH 4 CHILDREN {}} grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021 {DEPTH 4 CHILDREN {}} grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032 {DEPTH 4 CHILDREN {}} grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043 {DEPTH 4 CHILDREN {}} grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055 {DEPTH 4 CHILDREN {}} grp_store_matrix_to_dram_safe_fu_218 {DEPTH 3 CHILDREN grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2_fu_40} grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2_fu_40 {DEPTH 4 CHILDREN {}}} MODULEDATA {Block_entry_proc_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_1_U11 SOURCE fmm_hls_greedy_potential.cpp:306 VARIABLE mul_ln306 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln307_fu_128_p2 SOURCE fmm_hls_greedy_potential.cpp:307 VARIABLE icmp_ln307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln307_1_fu_133_p2 SOURCE fmm_hls_greedy_potential.cpp:307 VARIABLE icmp_ln307_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln307_fu_138_p2 SOURCE fmm_hls_greedy_potential.cpp:307 VARIABLE and_ln307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln308_fu_110_p2 SOURCE fmm_hls_greedy_potential.cpp:308 VARIABLE xor_ln308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln308_fu_116_p2 SOURCE fmm_hls_greedy_potential.cpp:308 VARIABLE icmp_ln308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln308_fu_122_p2 SOURCE fmm_hls_greedy_potential.cpp:308 VARIABLE and_ln308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false}} AREA {DSP 4 BRAM 0 URAM 0}} load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln50_fu_84_p2 SOURCE fmm_hls_greedy_potential.cpp:50 VARIABLE icmp_ln50 LOOP VITIS_LOOP_50_1_VITIS_LOOP_52_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_90_p2 SOURCE fmm_hls_greedy_potential.cpp:50 VARIABLE add_ln50_1 LOOP VITIS_LOOP_50_1_VITIS_LOOP_52_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_102_p2 SOURCE fmm_hls_greedy_potential.cpp:50 VARIABLE add_ln50 LOOP VITIS_LOOP_50_1_VITIS_LOOP_52_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_fu_108_p2 SOURCE fmm_hls_greedy_potential.cpp:52 VARIABLE icmp_ln52 LOOP VITIS_LOOP_50_1_VITIS_LOOP_52_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln50_fu_114_p3 SOURCE fmm_hls_greedy_potential.cpp:50 VARIABLE select_ln50 LOOP VITIS_LOOP_50_1_VITIS_LOOP_52_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln50_1_fu_122_p3 SOURCE fmm_hls_greedy_potential.cpp:50 VARIABLE select_ln50_1 LOOP VITIS_LOOP_50_1_VITIS_LOOP_52_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_166_p2 SOURCE fmm_hls_greedy_potential.cpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_50_1_VITIS_LOOP_52_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln60_fu_189_p2 SOURCE fmm_hls_greedy_potential.cpp:60 VARIABLE icmp_ln60 LOOP VITIS_LOOP_59_3_VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln59_fu_194_p2 SOURCE fmm_hls_greedy_potential.cpp:59 VARIABLE icmp_ln59 LOOP VITIS_LOOP_59_3_VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_1_fu_199_p2 SOURCE fmm_hls_greedy_potential.cpp:59 VARIABLE add_ln59_1 LOOP VITIS_LOOP_59_3_VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_208_p2 SOURCE fmm_hls_greedy_potential.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_59_3_VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_fu_214_p3 SOURCE fmm_hls_greedy_potential.cpp:59 VARIABLE select_ln59 LOOP VITIS_LOOP_59_3_VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_1_fu_222_p3 SOURCE fmm_hls_greedy_potential.cpp:59 VARIABLE select_ln59_1 LOOP VITIS_LOOP_59_3_VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1_fu_254_p2 SOURCE fmm_hls_greedy_potential.cpp:66 VARIABLE add_ln66_1 LOOP VITIS_LOOP_59_3_VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_31ns_62_1_1_U20 SOURCE fmm_hls_greedy_potential.cpp:59 VARIABLE empty LOOP VITIS_LOOP_59_3_VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_293_p2 SOURCE fmm_hls_greedy_potential.cpp:66 VARIABLE add_ln66 LOOP VITIS_LOOP_59_3_VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_305_p2 SOURCE fmm_hls_greedy_potential.cpp:62 VARIABLE add_ln62 LOOP VITIS_LOOP_59_3_VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln63_fu_320_p2 SOURCE fmm_hls_greedy_potential.cpp:63 VARIABLE icmp_ln63 LOOP VITIS_LOOP_59_3_VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_334_p2 SOURCE fmm_hls_greedy_potential.cpp:64 VARIABLE add_ln64 LOOP VITIS_LOOP_59_3_VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_268_p2 SOURCE fmm_hls_greedy_potential.cpp:60 VARIABLE add_ln60 LOOP VITIS_LOOP_59_3_VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 4 BRAM 0 URAM 0}} load_matrix_from_dram_safe {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME empty_41_fu_115_p2 SOURCE {} VARIABLE empty_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME smax_fu_121_p3 SOURCE {} VARIABLE smax LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME empty_42_fu_129_p2 SOURCE {} VARIABLE empty_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME smax2_fu_135_p3 SOURCE {} VARIABLE smax2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_31ns_62_1_1_U28 SOURCE fmm_hls_greedy_potential.cpp:59 VARIABLE mul_ln59 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true}} AREA {DSP 8 BRAM 0 URAM 0}} greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln93_fu_133_p2 SOURCE fmm_hls_greedy_potential.cpp:93 VARIABLE icmp_ln93 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln107_fu_252_p2 SOURCE fmm_hls_greedy_potential.cpp:107 VARIABLE icmp_ln107 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_fu_258_p2 SOURCE fmm_hls_greedy_potential.cpp:107 VARIABLE add_ln107 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln107_fu_264_p3 SOURCE fmm_hls_greedy_potential.cpp:107 VARIABLE select_ln107 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME s_12_fu_276_p2 SOURCE fmm_hls_greedy_potential.cpp:107 VARIABLE s_12 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln104_fu_138_p2 SOURCE fmm_hls_greedy_potential.cpp:104 VARIABLE icmp_ln104 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_2_fu_143_p2 SOURCE fmm_hls_greedy_potential.cpp:104 VARIABLE add_ln104_2 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_210_p2 SOURCE fmm_hls_greedy_potential.cpp:104 VARIABLE add_ln104 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln104_fu_149_p3 SOURCE fmm_hls_greedy_potential.cpp:104 VARIABLE select_ln104 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln104_1_fu_283_p3 SOURCE fmm_hls_greedy_potential.cpp:104 VARIABLE select_ln104_1 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln104_2_fu_216_p3 SOURCE fmm_hls_greedy_potential.cpp:104 VARIABLE select_ln104_2 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln104_3_fu_290_p3 SOURCE fmm_hls_greedy_potential.cpp:104 VARIABLE select_ln104_3 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_3_fu_181_p2 SOURCE fmm_hls_greedy_potential.cpp:95 VARIABLE add_ln95_3 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_2_fu_227_p2 SOURCE fmm_hls_greedy_potential.cpp:95 VARIABLE add_ln95_2 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln95_fu_297_p2 SOURCE fmm_hls_greedy_potential.cpp:95 VARIABLE icmp_ln95 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_303_p2 SOURCE fmm_hls_greedy_potential.cpp:95 VARIABLE add_ln95 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_4_fu_309_p3 SOURCE fmm_hls_greedy_potential.cpp:95 VARIABLE cnt_4 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_191_p2 SOURCE fmm_hls_greedy_potential.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln116_fu_135_p2 SOURCE fmm_hls_greedy_potential.cpp:116 VARIABLE icmp_ln116 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_141_p2 SOURCE fmm_hls_greedy_potential.cpp:116 VARIABLE add_ln116 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_fu_151_p2 SOURCE fmm_hls_greedy_potential.cpp:118 VARIABLE add_ln118 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln119_fu_201_p2 SOURCE fmm_hls_greedy_potential.cpp:119 VARIABLE icmp_ln119 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln121_fu_207_p2 SOURCE fmm_hls_greedy_potential.cpp:121 VARIABLE icmp_ln121 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln122_fu_212_p2 SOURCE fmm_hls_greedy_potential.cpp:122 VARIABLE icmp_ln122 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_7_fu_217_p2 SOURCE fmm_hls_greedy_potential.cpp:122 VARIABLE p_7 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln123_fu_226_p2 SOURCE fmm_hls_greedy_potential.cpp:123 VARIABLE sub_ln123 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln123_fu_236_p2 SOURCE fmm_hls_greedy_potential.cpp:123 VARIABLE icmp_ln123 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_242_p2 SOURCE fmm_hls_greedy_potential.cpp:123 VARIABLE add_ln123 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n_8_fu_248_p3 SOURCE fmm_hls_greedy_potential.cpp:123 VARIABLE n_8 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln121_fu_256_p2 SOURCE fmm_hls_greedy_potential.cpp:121 VARIABLE or_ln121 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln122_fu_262_p2 SOURCE fmm_hls_greedy_potential.cpp:122 VARIABLE xor_ln122 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln122_fu_268_p2 SOURCE fmm_hls_greedy_potential.cpp:122 VARIABLE or_ln122 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME p_3_fu_274_p3 SOURCE fmm_hls_greedy_potential.cpp:122 VARIABLE p_3 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln122_1_fu_282_p2 SOURCE fmm_hls_greedy_potential.cpp:122 VARIABLE or_ln122_1 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n_2_fu_288_p3 SOURCE fmm_hls_greedy_potential.cpp:122 VARIABLE n_2 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln116_fu_113_p2 SOURCE fmm_hls_greedy_potential.cpp:116 VARIABLE icmp_ln116 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_119_p2 SOURCE fmm_hls_greedy_potential.cpp:116 VARIABLE add_ln116 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_fu_129_p2 SOURCE fmm_hls_greedy_potential.cpp:118 VARIABLE add_ln118 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln119_fu_177_p2 SOURCE fmm_hls_greedy_potential.cpp:119 VARIABLE icmp_ln119 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln121_fu_183_p2 SOURCE fmm_hls_greedy_potential.cpp:121 VARIABLE icmp_ln121 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln122_fu_189_p2 SOURCE fmm_hls_greedy_potential.cpp:122 VARIABLE icmp_ln122 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln121_fu_195_p2 SOURCE fmm_hls_greedy_potential.cpp:121 VARIABLE and_ln121 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_fu_201_p2 SOURCE fmm_hls_greedy_potential.cpp:122 VARIABLE add_ln122 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln121_fu_207_p3 SOURCE fmm_hls_greedy_potential.cpp:121 VARIABLE select_ln121 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME p_4_fu_215_p3 SOURCE fmm_hls_greedy_potential.cpp:119 VARIABLE p_4 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln136_fu_106_p2 SOURCE fmm_hls_greedy_potential.cpp:136 VARIABLE icmp_ln136 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_112_p2 SOURCE fmm_hls_greedy_potential.cpp:136 VARIABLE add_ln136 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_fu_122_p2 SOURCE fmm_hls_greedy_potential.cpp:138 VARIABLE add_ln138 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_133_p2 SOURCE fmm_hls_greedy_potential.cpp:140 VARIABLE add_ln140 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_139_p2 SOURCE fmm_hls_greedy_potential.cpp:145 VARIABLE add_ln145 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln139_fu_158_p2 SOURCE fmm_hls_greedy_potential.cpp:139 VARIABLE icmp_ln139 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln141_fu_164_p2 SOURCE fmm_hls_greedy_potential.cpp:141 VARIABLE icmp_ln141 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln142_fu_170_p2 SOURCE fmm_hls_greedy_potential.cpp:142 VARIABLE icmp_ln142 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln116_fu_196_p2 SOURCE fmm_hls_greedy_potential.cpp:116 VARIABLE icmp_ln116 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln197_fu_328_p2 SOURCE fmm_hls_greedy_potential.cpp:197 VARIABLE icmp_ln197 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME s_7_fu_346_p3 SOURCE fmm_hls_greedy_potential.cpp:197 VARIABLE s_7 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln198_fu_364_p2 SOURCE fmm_hls_greedy_potential.cpp:198 VARIABLE icmp_ln198 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME s_9_fu_382_p3 SOURCE fmm_hls_greedy_potential.cpp:198 VARIABLE s_9 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln193_fu_201_p2 SOURCE fmm_hls_greedy_potential.cpp:193 VARIABLE icmp_ln193 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_fu_206_p2 SOURCE fmm_hls_greedy_potential.cpp:193 VARIABLE add_ln193 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_1_fu_215_p2 SOURCE fmm_hls_greedy_potential.cpp:193 VARIABLE add_ln193_1 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln194_fu_221_p3 SOURCE fmm_hls_greedy_potential.cpp:194 VARIABLE select_ln194 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln194_1_fu_391_p3 SOURCE fmm_hls_greedy_potential.cpp:194 VARIABLE select_ln194_1 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln194_2_fu_398_p3 SOURCE fmm_hls_greedy_potential.cpp:194 VARIABLE select_ln194_2 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln193_fu_229_p3 SOURCE fmm_hls_greedy_potential.cpp:193 VARIABLE select_ln193 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln193_1_fu_405_p3 SOURCE fmm_hls_greedy_potential.cpp:193 VARIABLE select_ln193_1 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_fu_290_p2 SOURCE fmm_hls_greedy_potential.cpp:118 VARIABLE add_ln118 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln119_fu_412_p2 SOURCE fmm_hls_greedy_potential.cpp:119 VARIABLE icmp_ln119 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln121_fu_418_p2 SOURCE fmm_hls_greedy_potential.cpp:121 VARIABLE icmp_ln121 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln122_fu_424_p2 SOURCE fmm_hls_greedy_potential.cpp:122 VARIABLE icmp_ln122 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_5_fu_430_p2 SOURCE fmm_hls_greedy_potential.cpp:122 VARIABLE p_5 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln123_fu_440_p2 SOURCE fmm_hls_greedy_potential.cpp:123 VARIABLE sub_ln123 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln123_fu_450_p2 SOURCE fmm_hls_greedy_potential.cpp:123 VARIABLE icmp_ln123 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_456_p2 SOURCE fmm_hls_greedy_potential.cpp:123 VARIABLE add_ln123 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n_4_fu_462_p3 SOURCE fmm_hls_greedy_potential.cpp:123 VARIABLE n_4 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln121_fu_470_p2 SOURCE fmm_hls_greedy_potential.cpp:121 VARIABLE or_ln121 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln122_fu_476_p2 SOURCE fmm_hls_greedy_potential.cpp:122 VARIABLE or_ln122 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n_5_fu_482_p3 SOURCE fmm_hls_greedy_potential.cpp:122 VARIABLE n_5 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln122_fu_490_p2 SOURCE fmm_hls_greedy_potential.cpp:122 VARIABLE xor_ln122 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln122_2_fu_496_p2 SOURCE fmm_hls_greedy_potential.cpp:122 VARIABLE or_ln122_2 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME p_6_fu_502_p3 SOURCE fmm_hls_greedy_potential.cpp:122 VARIABLE p_6 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_249_p2 SOURCE fmm_hls_greedy_potential.cpp:116 VARIABLE add_ln116 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln158_fu_102_p2 SOURCE fmm_hls_greedy_potential.cpp:158 VARIABLE icmp_ln158 LOOP VITIS_LOOP_158_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln158_fu_108_p2 SOURCE fmm_hls_greedy_potential.cpp:158 VARIABLE add_ln158 LOOP VITIS_LOOP_158_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_2_fu_138_p2 SOURCE fmm_hls_greedy_potential.cpp:160 VARIABLE add_ln160_2 LOOP VITIS_LOOP_158_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_fu_148_p2 SOURCE fmm_hls_greedy_potential.cpp:160 VARIABLE add_ln160 LOOP VITIS_LOOP_158_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln161_fu_159_p2 SOURCE fmm_hls_greedy_potential.cpp:161 VARIABLE icmp_ln161 LOOP VITIS_LOOP_158_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_2_fu_153_p2 SOURCE fmm_hls_greedy_potential.cpp:166 VARIABLE add_ln166_2 LOOP VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_fu_163_p2 SOURCE fmm_hls_greedy_potential.cpp:166 VARIABLE add_ln166 LOOP VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln167_fu_196_p2 SOURCE fmm_hls_greedy_potential.cpp:167 VARIABLE icmp_ln167 LOOP VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME move_type_4_fu_202_p3 SOURCE fmm_hls_greedy_potential.cpp:167 VARIABLE move_type_4 LOOP VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME row2_4_fu_211_p3 SOURCE fmm_hls_greedy_potential.cpp:167 VARIABLE row2_4 LOOP VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_fu_178_p2 SOURCE fmm_hls_greedy_potential.cpp:164 VARIABLE add_ln164 LOOP VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln164_fu_184_p2 SOURCE fmm_hls_greedy_potential.cpp:164 VARIABLE icmp_ln164 LOOP VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME or_cond284_i_fu_219_p2 SOURCE fmm_hls_greedy_potential.cpp:167 VARIABLE or_cond284_i LOOP VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp80_i_i431_i_i_fu_105_p2 SOURCE {} VARIABLE cmp80_i_i431_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln175_fu_123_p2 SOURCE fmm_hls_greedy_potential.cpp:175 VARIABLE icmp_ln175 LOOP VITIS_LOOP_175_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_fu_129_p2 SOURCE fmm_hls_greedy_potential.cpp:175 VARIABLE add_ln175 LOOP VITIS_LOOP_175_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_fu_139_p2 SOURCE fmm_hls_greedy_potential.cpp:177 VARIABLE add_ln177 LOOP VITIS_LOOP_175_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_fu_161_p2 SOURCE fmm_hls_greedy_potential.cpp:180 VARIABLE add_ln180 LOOP VITIS_LOOP_175_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_fu_170_p2 SOURCE fmm_hls_greedy_potential.cpp:182 VARIABLE add_ln182 LOOP VITIS_LOOP_175_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln178_fu_155_p2 SOURCE fmm_hls_greedy_potential.cpp:178 VARIABLE icmp_ln178 LOOP VITIS_LOOP_175_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME v2_fu_179_p2 SOURCE fmm_hls_greedy_potential.cpp:181 VARIABLE v2 LOOP VITIS_LOOP_175_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME v2_2_fu_184_p3 SOURCE fmm_hls_greedy_potential.cpp:181 VARIABLE v2_2 LOOP VITIS_LOOP_175_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln116_fu_115_p2 SOURCE fmm_hls_greedy_potential.cpp:116 VARIABLE icmp_ln116 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_121_p2 SOURCE fmm_hls_greedy_potential.cpp:116 VARIABLE add_ln116 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_fu_131_p2 SOURCE fmm_hls_greedy_potential.cpp:118 VARIABLE add_ln118 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln119_fu_178_p2 SOURCE fmm_hls_greedy_potential.cpp:119 VARIABLE icmp_ln119 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln121_fu_184_p2 SOURCE fmm_hls_greedy_potential.cpp:121 VARIABLE icmp_ln121 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln122_fu_189_p2 SOURCE fmm_hls_greedy_potential.cpp:122 VARIABLE icmp_ln122 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln123_fu_197_p2 SOURCE fmm_hls_greedy_potential.cpp:123 VARIABLE sub_ln123 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln123_fu_207_p2 SOURCE fmm_hls_greedy_potential.cpp:123 VARIABLE icmp_ln123 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_213_p2 SOURCE fmm_hls_greedy_potential.cpp:123 VARIABLE add_ln123 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n_6_fu_219_p3 SOURCE fmm_hls_greedy_potential.cpp:123 VARIABLE n_6 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln121_fu_227_p2 SOURCE fmm_hls_greedy_potential.cpp:121 VARIABLE or_ln121 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln121_1_fu_233_p2 SOURCE fmm_hls_greedy_potential.cpp:121 VARIABLE or_ln121_1 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n_7_fu_239_p3 SOURCE fmm_hls_greedy_potential.cpp:121 VARIABLE n_7 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln136_fu_113_p2 SOURCE fmm_hls_greedy_potential.cpp:136 VARIABLE icmp_ln136 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_119_p2 SOURCE fmm_hls_greedy_potential.cpp:136 VARIABLE add_ln136 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_fu_129_p2 SOURCE fmm_hls_greedy_potential.cpp:138 VARIABLE add_ln138 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_145_p2 SOURCE fmm_hls_greedy_potential.cpp:140 VARIABLE add_ln140 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_154_p2 SOURCE fmm_hls_greedy_potential.cpp:145 VARIABLE add_ln145 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME grp_fu_95_p2 SOURCE fmm_hls_greedy_potential.cpp:139 VARIABLE icmp_ln139 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME grp_fu_95_p2 SOURCE fmm_hls_greedy_potential.cpp:141 VARIABLE icmp_ln141 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_fu_167_p2 SOURCE fmm_hls_greedy_potential.cpp:142 VARIABLE sub_ln142 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln142_fu_176_p2 SOURCE fmm_hls_greedy_potential.cpp:142 VARIABLE icmp_ln142 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln116_fu_196_p2 SOURCE fmm_hls_greedy_potential.cpp:116 VARIABLE icmp_ln116 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln197_fu_328_p2 SOURCE fmm_hls_greedy_potential.cpp:197 VARIABLE icmp_ln197 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME s_3_fu_346_p3 SOURCE fmm_hls_greedy_potential.cpp:197 VARIABLE s_3 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln198_fu_364_p2 SOURCE fmm_hls_greedy_potential.cpp:198 VARIABLE icmp_ln198 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME s_5_fu_382_p3 SOURCE fmm_hls_greedy_potential.cpp:198 VARIABLE s_5 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln193_fu_201_p2 SOURCE fmm_hls_greedy_potential.cpp:193 VARIABLE icmp_ln193 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_fu_206_p2 SOURCE fmm_hls_greedy_potential.cpp:193 VARIABLE add_ln193 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_1_fu_215_p2 SOURCE fmm_hls_greedy_potential.cpp:193 VARIABLE add_ln193_1 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln194_fu_221_p3 SOURCE fmm_hls_greedy_potential.cpp:194 VARIABLE select_ln194 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln194_1_fu_391_p3 SOURCE fmm_hls_greedy_potential.cpp:194 VARIABLE select_ln194_1 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln194_2_fu_398_p3 SOURCE fmm_hls_greedy_potential.cpp:194 VARIABLE select_ln194_2 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln193_fu_229_p3 SOURCE fmm_hls_greedy_potential.cpp:193 VARIABLE select_ln193 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln193_1_fu_405_p3 SOURCE fmm_hls_greedy_potential.cpp:193 VARIABLE select_ln193_1 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_fu_290_p2 SOURCE fmm_hls_greedy_potential.cpp:118 VARIABLE add_ln118 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln119_fu_412_p2 SOURCE fmm_hls_greedy_potential.cpp:119 VARIABLE icmp_ln119 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln121_fu_418_p2 SOURCE fmm_hls_greedy_potential.cpp:121 VARIABLE icmp_ln121 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln122_fu_424_p2 SOURCE fmm_hls_greedy_potential.cpp:122 VARIABLE icmp_ln122 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_2_fu_430_p2 SOURCE fmm_hls_greedy_potential.cpp:122 VARIABLE p_2 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln123_fu_440_p2 SOURCE fmm_hls_greedy_potential.cpp:123 VARIABLE sub_ln123 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln123_fu_450_p2 SOURCE fmm_hls_greedy_potential.cpp:123 VARIABLE icmp_ln123 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_456_p2 SOURCE fmm_hls_greedy_potential.cpp:123 VARIABLE add_ln123 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n_2_fu_462_p3 SOURCE fmm_hls_greedy_potential.cpp:123 VARIABLE n_2 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln121_fu_470_p2 SOURCE fmm_hls_greedy_potential.cpp:121 VARIABLE or_ln121 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln122_fu_476_p2 SOURCE fmm_hls_greedy_potential.cpp:122 VARIABLE or_ln122 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n_3_fu_482_p3 SOURCE fmm_hls_greedy_potential.cpp:122 VARIABLE n_3 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln122_fu_490_p2 SOURCE fmm_hls_greedy_potential.cpp:122 VARIABLE xor_ln122 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln122_1_fu_496_p2 SOURCE fmm_hls_greedy_potential.cpp:122 VARIABLE or_ln122_1 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME p_3_fu_502_p3 SOURCE fmm_hls_greedy_potential.cpp:122 VARIABLE p_3 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_249_p2 SOURCE fmm_hls_greedy_potential.cpp:116 VARIABLE add_ln116 LOOP VITIS_LOOP_193_2_VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln158_fu_102_p2 SOURCE fmm_hls_greedy_potential.cpp:158 VARIABLE icmp_ln158 LOOP VITIS_LOOP_158_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln158_fu_108_p2 SOURCE fmm_hls_greedy_potential.cpp:158 VARIABLE add_ln158 LOOP VITIS_LOOP_158_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_fu_138_p2 SOURCE fmm_hls_greedy_potential.cpp:160 VARIABLE add_ln160 LOOP VITIS_LOOP_158_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_1_fu_148_p2 SOURCE fmm_hls_greedy_potential.cpp:160 VARIABLE add_ln160_1 LOOP VITIS_LOOP_158_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln161_fu_159_p2 SOURCE fmm_hls_greedy_potential.cpp:161 VARIABLE icmp_ln161 LOOP VITIS_LOOP_158_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_fu_153_p2 SOURCE fmm_hls_greedy_potential.cpp:166 VARIABLE add_ln166 LOOP VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_1_fu_163_p2 SOURCE fmm_hls_greedy_potential.cpp:166 VARIABLE add_ln166_1 LOOP VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln167_fu_196_p2 SOURCE fmm_hls_greedy_potential.cpp:167 VARIABLE icmp_ln167 LOOP VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME move_type_4_out SOURCE fmm_hls_greedy_potential.cpp:167 VARIABLE move_type_2 LOOP VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME row2_4_out SOURCE fmm_hls_greedy_potential.cpp:167 VARIABLE row2_2 LOOP VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_fu_178_p2 SOURCE fmm_hls_greedy_potential.cpp:164 VARIABLE add_ln164 LOOP VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln164_fu_184_p2 SOURCE fmm_hls_greedy_potential.cpp:164 VARIABLE icmp_ln164 LOOP VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME or_cond285_i_fu_219_p2 SOURCE fmm_hls_greedy_potential.cpp:167 VARIABLE or_cond285_i LOOP VITIS_LOOP_164_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp80_i_i_i_i_fu_105_p2 SOURCE {} VARIABLE cmp80_i_i_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln175_fu_123_p2 SOURCE fmm_hls_greedy_potential.cpp:175 VARIABLE icmp_ln175 LOOP VITIS_LOOP_175_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_fu_129_p2 SOURCE fmm_hls_greedy_potential.cpp:175 VARIABLE add_ln175 LOOP VITIS_LOOP_175_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_fu_139_p2 SOURCE fmm_hls_greedy_potential.cpp:177 VARIABLE add_ln177 LOOP VITIS_LOOP_175_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_fu_161_p2 SOURCE fmm_hls_greedy_potential.cpp:180 VARIABLE add_ln180 LOOP VITIS_LOOP_175_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_fu_170_p2 SOURCE fmm_hls_greedy_potential.cpp:182 VARIABLE add_ln182 LOOP VITIS_LOOP_175_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln178_fu_155_p2 SOURCE fmm_hls_greedy_potential.cpp:178 VARIABLE icmp_ln178 LOOP VITIS_LOOP_175_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME v2_fu_179_p2 SOURCE fmm_hls_greedy_potential.cpp:181 VARIABLE v2 LOOP VITIS_LOOP_175_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME v2_1_fu_184_p3 SOURCE fmm_hls_greedy_potential.cpp:181 VARIABLE v2_1 LOOP VITIS_LOOP_175_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln136_fu_131_p2 SOURCE fmm_hls_greedy_potential.cpp:136 VARIABLE icmp_ln136 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_137_p2 SOURCE fmm_hls_greedy_potential.cpp:136 VARIABLE add_ln136 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_fu_147_p2 SOURCE fmm_hls_greedy_potential.cpp:138 VARIABLE add_ln138 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_163_p2 SOURCE fmm_hls_greedy_potential.cpp:140 VARIABLE add_ln140 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_172_p2 SOURCE fmm_hls_greedy_potential.cpp:145 VARIABLE add_ln145 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME grp_fu_113_p2 SOURCE fmm_hls_greedy_potential.cpp:139 VARIABLE icmp_ln139 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME grp_fu_113_p2 SOURCE fmm_hls_greedy_potential.cpp:141 VARIABLE icmp_ln141 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln142_fu_181_p2 SOURCE fmm_hls_greedy_potential.cpp:142 VARIABLE icmp_ln142 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln142_fu_186_p2 SOURCE fmm_hls_greedy_potential.cpp:142 VARIABLE and_ln142 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln142_fu_191_p2 SOURCE fmm_hls_greedy_potential.cpp:142 VARIABLE or_ln142 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_fu_200_p2 SOURCE fmm_hls_greedy_potential.cpp:142 VARIABLE sub_ln142 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln142_1_fu_209_p2 SOURCE fmm_hls_greedy_potential.cpp:142 VARIABLE icmp_ln142_1 LOOP VITIS_LOOP_136_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln93_fu_133_p2 SOURCE fmm_hls_greedy_potential.cpp:93 VARIABLE icmp_ln93 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln107_fu_252_p2 SOURCE fmm_hls_greedy_potential.cpp:107 VARIABLE icmp_ln107 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_fu_258_p2 SOURCE fmm_hls_greedy_potential.cpp:107 VARIABLE add_ln107 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln107_fu_264_p3 SOURCE fmm_hls_greedy_potential.cpp:107 VARIABLE select_ln107 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME s_10_fu_276_p2 SOURCE fmm_hls_greedy_potential.cpp:107 VARIABLE s_10 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln104_fu_138_p2 SOURCE fmm_hls_greedy_potential.cpp:104 VARIABLE icmp_ln104 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_143_p2 SOURCE fmm_hls_greedy_potential.cpp:104 VARIABLE add_ln104 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_1_fu_210_p2 SOURCE fmm_hls_greedy_potential.cpp:104 VARIABLE add_ln104_1 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln104_fu_149_p3 SOURCE fmm_hls_greedy_potential.cpp:104 VARIABLE select_ln104 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln104_1_fu_283_p3 SOURCE fmm_hls_greedy_potential.cpp:104 VARIABLE select_ln104_1 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln104_2_fu_216_p3 SOURCE fmm_hls_greedy_potential.cpp:104 VARIABLE select_ln104_2 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln104_3_fu_290_p3 SOURCE fmm_hls_greedy_potential.cpp:104 VARIABLE select_ln104_3 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_181_p2 SOURCE fmm_hls_greedy_potential.cpp:95 VARIABLE add_ln95 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_2_fu_227_p2 SOURCE fmm_hls_greedy_potential.cpp:95 VARIABLE add_ln95_2 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln95_fu_297_p2 SOURCE fmm_hls_greedy_potential.cpp:95 VARIABLE icmp_ln95 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_1_fu_303_p2 SOURCE fmm_hls_greedy_potential.cpp:95 VARIABLE add_ln95_1 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cnt_2_fu_309_p3 SOURCE fmm_hls_greedy_potential.cpp:95 VARIABLE cnt_2 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_191_p2 SOURCE fmm_hls_greedy_potential.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_104_1_VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} greedy_potential_reduce_with_debug {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln245_fu_1105_p2 SOURCE fmm_hls_greedy_potential.cpp:245 VARIABLE icmp_ln245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_34ns_64_1_1_U128 SOURCE {} VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME rec_capacity_fu_1125_p3 SOURCE fmm_hls_greedy_potential.cpp:245 VARIABLE rec_capacity LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln249_fu_1132_p2 SOURCE fmm_hls_greedy_potential.cpp:249 VARIABLE icmp_ln249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_fu_1177_p2 SOURCE fmm_hls_greedy_potential.cpp:252 VARIABLE add_ln252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln253_fu_1251_p2 SOURCE fmm_hls_greedy_potential.cpp:253 VARIABLE add_ln253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln254_fu_1284_p2 SOURCE fmm_hls_greedy_potential.cpp:254 VARIABLE add_ln254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME total_cols_fu_1203_p2 SOURCE fmm_hls_greedy_potential.cpp:102 VARIABLE total_cols LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME total_rows_fu_1213_p2 SOURCE fmm_hls_greedy_potential.cpp:249 VARIABLE total_rows LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME empty_43_fu_1223_p2 SOURCE fmm_hls_greedy_potential.cpp:102 VARIABLE empty_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME smax_fu_1229_p3 SOURCE fmm_hls_greedy_potential.cpp:102 VARIABLE smax LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME empty_44_fu_1237_p2 SOURCE fmm_hls_greedy_potential.cpp:249 VARIABLE empty_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME smax1_fu_1243_p3 SOURCE fmm_hls_greedy_potential.cpp:249 VARIABLE smax1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_31ns_62_1_1_U127 SOURCE fmm_hls_greedy_potential.cpp:251 VARIABLE mul_ln251 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln255_fu_1309_p2 SOURCE fmm_hls_greedy_potential.cpp:255 VARIABLE add_ln255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME cmp2_i140_i_i_fu_1342_p2 SOURCE {} VARIABLE cmp2_i140_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME empty_45_fu_1351_p2 SOURCE fmm_hls_greedy_potential.cpp:102 VARIABLE empty_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME smax3_fu_1356_p3 SOURCE fmm_hls_greedy_potential.cpp:102 VARIABLE smax3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME R_fu_1377_p2 SOURCE fmm_hls_greedy_potential.cpp:223 VARIABLE R LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln225_fu_1390_p2 SOURCE fmm_hls_greedy_potential.cpp:225 VARIABLE icmp_ln225 LOOP VITIS_LOOP_224_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln225_fu_1395_p2 SOURCE fmm_hls_greedy_potential.cpp:225 VARIABLE add_ln225 LOOP VITIS_LOOP_224_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_fu_1429_p2 SOURCE fmm_hls_greedy_potential.cpp:118 VARIABLE add_ln118 LOOP VITIS_LOOP_224_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln225_1_fu_1518_p2 SOURCE fmm_hls_greedy_potential.cpp:225 VARIABLE icmp_ln225_1 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln229_fu_1550_p2 SOURCE fmm_hls_greedy_potential.cpp:229 VARIABLE icmp_ln229 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln209_fu_1570_p2 SOURCE fmm_hls_greedy_potential.cpp:209 VARIABLE icmp_ln209 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U129 SOURCE fmm_hls_greedy_potential.cpp:210 VARIABLE score LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln130_1_fu_1580_p2 SOURCE fmm_hls_greedy_potential.cpp:130 VARIABLE icmp_ln130_1 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME new_col_fu_1585_p2 SOURCE fmm_hls_greedy_potential.cpp:131 VARIABLE new_col LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME new_row_1_fu_1590_p2 SOURCE fmm_hls_greedy_potential.cpp:132 VARIABLE new_row_1 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_1_fu_1599_p2 SOURCE fmm_hls_greedy_potential.cpp:133 VARIABLE add_ln133_1 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_fu_1633_p2 SOURCE fmm_hls_greedy_potential.cpp:120 VARIABLE add_ln120 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_1_fu_1639_p2 SOURCE fmm_hls_greedy_potential.cpp:134 VARIABLE add_ln134_1 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_1_fu_1668_p2 SOURCE fmm_hls_greedy_potential.cpp:136 VARIABLE add_ln136_1 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_1_fu_1675_p2 SOURCE fmm_hls_greedy_potential.cpp:148 VARIABLE add_ln148_1 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME R_1_fu_1688_p2 SOURCE fmm_hls_greedy_potential.cpp:190 VARIABLE R_1 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_2_fu_1697_p2 SOURCE fmm_hls_greedy_potential.cpp:192 VARIABLE add_ln192_2 LOOP VITIS_LOOP_192_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln193_fu_1707_p2 SOURCE fmm_hls_greedy_potential.cpp:193 VARIABLE icmp_ln193 LOOP VITIS_LOOP_192_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_fu_1712_p2 SOURCE fmm_hls_greedy_potential.cpp:193 VARIABLE add_ln193 LOOP VITIS_LOOP_192_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_1_fu_1746_p2 SOURCE fmm_hls_greedy_potential.cpp:118 VARIABLE add_ln118_1 LOOP VITIS_LOOP_192_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_31ns_95_3_1_U130 SOURCE fmm_hls_greedy_potential.cpp:192 VARIABLE mul_ln192 LOOP VITIS_LOOP_192_1 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_fu_1756_p2 SOURCE fmm_hls_greedy_potential.cpp:192 VARIABLE add_ln192 LOOP VITIS_LOOP_192_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln153_fu_1762_p2 SOURCE fmm_hls_greedy_potential.cpp:153 VARIABLE icmp_ln153 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME t_old_fu_1768_p2 SOURCE fmm_hls_greedy_potential.cpp:154 VARIABLE t_old LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rowt_fu_1785_p2 SOURCE fmm_hls_greedy_potential.cpp:155 VARIABLE rowt LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME colt_fu_1790_p2 SOURCE fmm_hls_greedy_potential.cpp:156 VARIABLE colt LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_fu_1823_p2 SOURCE fmm_hls_greedy_potential.cpp:177 VARIABLE add_ln177 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_fu_1836_p2 SOURCE fmm_hls_greedy_potential.cpp:164 VARIABLE r LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln164_fu_1841_p2 SOURCE fmm_hls_greedy_potential.cpp:164 VARIABLE icmp_ln164 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln172_fu_1866_p2 SOURCE fmm_hls_greedy_potential.cpp:172 VARIABLE xor_ln172 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln172_fu_1872_p2 SOURCE fmm_hls_greedy_potential.cpp:172 VARIABLE icmp_ln172 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln172_fu_1877_p2 SOURCE fmm_hls_greedy_potential.cpp:172 VARIABLE and_ln172 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_47_fu_1883_p2 SOURCE {} VARIABLE empty_47 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_48_fu_1889_p2 SOURCE {} VARIABLE empty_48 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_49_fu_1895_p2 SOURCE {} VARIABLE empty_49 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_2_fu_1923_p2 SOURCE fmm_hls_greedy_potential.cpp:173 VARIABLE add_ln173_2 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_1933_p2 SOURCE fmm_hls_greedy_potential.cpp:173 VARIABLE add_ln173 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_2_fu_1967_p2 SOURCE fmm_hls_greedy_potential.cpp:174 VARIABLE add_ln174_2 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_1982_p2 SOURCE fmm_hls_greedy_potential.cpp:174 VARIABLE add_ln174 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U129 SOURCE fmm_hls_greedy_potential.cpp:215 VARIABLE mul_ln215 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME score_1_fu_1991_p2 SOURCE fmm_hls_greedy_potential.cpp:215 VARIABLE score_1 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln231_fu_1995_p2 SOURCE fmm_hls_greedy_potential.cpp:231 VARIABLE icmp_ln231 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME r1_2_fu_2001_p3 SOURCE fmm_hls_greedy_potential.cpp:231 VARIABLE r1_2 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME r2_2_fu_2013_p3 SOURCE fmm_hls_greedy_potential.cpp:231 VARIABLE r2_2 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sign_2_fu_2022_p3 SOURCE fmm_hls_greedy_potential.cpp:231 VARIABLE sign_2 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME best_score_2_fu_2031_p3 SOURCE fmm_hls_greedy_potential.cpp:231 VARIABLE best_score_2 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln233_fu_2049_p2 SOURCE fmm_hls_greedy_potential.cpp:233 VARIABLE icmp_ln233 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln209_1_fu_2069_p2 SOURCE fmm_hls_greedy_potential.cpp:209 VARIABLE icmp_ln209_1 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U129 SOURCE fmm_hls_greedy_potential.cpp:210 VARIABLE score_2 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln130_2_fu_2079_p2 SOURCE fmm_hls_greedy_potential.cpp:130 VARIABLE icmp_ln130_2 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME new_col_2_fu_2084_p2 SOURCE fmm_hls_greedy_potential.cpp:131 VARIABLE new_col_2 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME new_row_2_fu_2089_p2 SOURCE fmm_hls_greedy_potential.cpp:132 VARIABLE new_row_2 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_2_fu_2098_p2 SOURCE fmm_hls_greedy_potential.cpp:133 VARIABLE add_ln133_2 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_5_fu_2132_p2 SOURCE fmm_hls_greedy_potential.cpp:120 VARIABLE add_ln120_5 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_2_fu_2138_p2 SOURCE fmm_hls_greedy_potential.cpp:134 VARIABLE add_ln134_2 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_2_fu_2167_p2 SOURCE fmm_hls_greedy_potential.cpp:136 VARIABLE add_ln136_2 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_2_fu_2174_p2 SOURCE fmm_hls_greedy_potential.cpp:148 VARIABLE add_ln148_2 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME R_2_fu_2187_p2 SOURCE fmm_hls_greedy_potential.cpp:190 VARIABLE R_2 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_3_fu_2196_p2 SOURCE fmm_hls_greedy_potential.cpp:192 VARIABLE add_ln192_3 LOOP VITIS_LOOP_192_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln193_1_fu_2206_p2 SOURCE fmm_hls_greedy_potential.cpp:193 VARIABLE icmp_ln193_1 LOOP VITIS_LOOP_192_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_2_fu_2211_p2 SOURCE fmm_hls_greedy_potential.cpp:193 VARIABLE add_ln193_2 LOOP VITIS_LOOP_192_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_2_fu_2245_p2 SOURCE fmm_hls_greedy_potential.cpp:118 VARIABLE add_ln118_2 LOOP VITIS_LOOP_192_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_31ns_95_3_1_U130 SOURCE fmm_hls_greedy_potential.cpp:192 VARIABLE mul_ln192_1 LOOP VITIS_LOOP_192_1 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_1_fu_2255_p2 SOURCE fmm_hls_greedy_potential.cpp:192 VARIABLE add_ln192_1 LOOP VITIS_LOOP_192_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln153_1_fu_2261_p2 SOURCE fmm_hls_greedy_potential.cpp:153 VARIABLE icmp_ln153_1 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME t_old_1_fu_2267_p2 SOURCE fmm_hls_greedy_potential.cpp:154 VARIABLE t_old_1 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rowt_1_fu_2284_p2 SOURCE fmm_hls_greedy_potential.cpp:155 VARIABLE rowt_1 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME colt_1_fu_2289_p2 SOURCE fmm_hls_greedy_potential.cpp:156 VARIABLE colt_1 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_1_fu_2322_p2 SOURCE fmm_hls_greedy_potential.cpp:177 VARIABLE add_ln177_1 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_4_fu_2332_p2 SOURCE fmm_hls_greedy_potential.cpp:164 VARIABLE r_4 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln164_1_fu_2341_p2 SOURCE fmm_hls_greedy_potential.cpp:164 VARIABLE icmp_ln164_1 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln172_1_fu_2365_p2 SOURCE fmm_hls_greedy_potential.cpp:172 VARIABLE xor_ln172_1 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln172_1_fu_2371_p2 SOURCE fmm_hls_greedy_potential.cpp:172 VARIABLE icmp_ln172_1 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln172_1_fu_2376_p2 SOURCE fmm_hls_greedy_potential.cpp:172 VARIABLE and_ln172_1 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_51_fu_2382_p2 SOURCE {} VARIABLE empty_51 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_52_fu_2388_p2 SOURCE {} VARIABLE empty_52 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_53_fu_2394_p2 SOURCE {} VARIABLE empty_53 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_3_fu_2422_p2 SOURCE fmm_hls_greedy_potential.cpp:173 VARIABLE add_ln173_3 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_1_fu_2432_p2 SOURCE fmm_hls_greedy_potential.cpp:173 VARIABLE add_ln173_1 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_3_fu_2466_p2 SOURCE fmm_hls_greedy_potential.cpp:174 VARIABLE add_ln174_3 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_1_fu_2481_p2 SOURCE fmm_hls_greedy_potential.cpp:174 VARIABLE add_ln174_1 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U129 SOURCE fmm_hls_greedy_potential.cpp:215 VARIABLE mul_ln215_1 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME score_3_fu_2490_p2 SOURCE fmm_hls_greedy_potential.cpp:215 VARIABLE score_3 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln235_fu_2495_p2 SOURCE fmm_hls_greedy_potential.cpp:235 VARIABLE icmp_ln235 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME r1_4_fu_2501_p3 SOURCE fmm_hls_greedy_potential.cpp:235 VARIABLE r1_4 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME r2_4_fu_2513_p3 SOURCE fmm_hls_greedy_potential.cpp:235 VARIABLE r2_4 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sign_4_fu_2522_p3 SOURCE fmm_hls_greedy_potential.cpp:235 VARIABLE sign_4 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME best_score_4_fu_2531_p3 SOURCE fmm_hls_greedy_potential.cpp:235 VARIABLE best_score_4 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln225_1_fu_2540_p2 SOURCE fmm_hls_greedy_potential.cpp:225 VARIABLE add_ln225_1 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln224_fu_1528_p2 SOURCE fmm_hls_greedy_potential.cpp:224 VARIABLE add_ln224 LOOP VITIS_LOOP_224_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln263_fu_1449_p2 SOURCE fmm_hls_greedy_potential.cpp:263 VARIABLE icmp_ln263 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln130_fu_1459_p2 SOURCE fmm_hls_greedy_potential.cpp:130 VARIABLE icmp_ln130 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME new_col_3_fu_1464_p2 SOURCE fmm_hls_greedy_potential.cpp:131 VARIABLE new_col_3 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME new_row_fu_2546_p2 SOURCE fmm_hls_greedy_potential.cpp:132 VARIABLE new_row LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_3_fu_1493_p2 SOURCE fmm_hls_greedy_potential.cpp:133 VARIABLE add_ln133_3 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_1507_p2 SOURCE fmm_hls_greedy_potential.cpp:133 VARIABLE add_ln133 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln134_fu_2550_p2 SOURCE fmm_hls_greedy_potential.cpp:134 VARIABLE icmp_ln134 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln134_fu_2556_p3 SOURCE fmm_hls_greedy_potential.cpp:134 VARIABLE select_ln134 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_3_fu_2589_p2 SOURCE fmm_hls_greedy_potential.cpp:134 VARIABLE add_ln134_3 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_fu_2599_p2 SOURCE fmm_hls_greedy_potential.cpp:134 VARIABLE add_ln134 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME cmp34_i_i_fu_2609_p2 SOURCE fmm_hls_greedy_potential.cpp:235 VARIABLE cmp34_i_i LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_2634_p2 SOURCE fmm_hls_greedy_potential.cpp:136 VARIABLE add_ln136 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_2641_p2 SOURCE fmm_hls_greedy_potential.cpp:148 VARIABLE add_ln148 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln266_fu_2656_p2 SOURCE fmm_hls_greedy_potential.cpp:266 VARIABLE icmp_ln266 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME base_fu_2667_p2 SOURCE fmm_hls_greedy_potential.cpp:267 VARIABLE base LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln268_fu_2685_p2 SOURCE fmm_hls_greedy_potential.cpp:268 VARIABLE add_ln268 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln269_fu_2767_p2 SOURCE fmm_hls_greedy_potential.cpp:269 VARIABLE add_ln269 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln269_1_fu_2784_p2 SOURCE fmm_hls_greedy_potential.cpp:269 VARIABLE add_ln269_1 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln270_fu_2809_p2 SOURCE fmm_hls_greedy_potential.cpp:270 VARIABLE add_ln270 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln270_1_fu_2826_p2 SOURCE fmm_hls_greedy_potential.cpp:270 VARIABLE add_ln270_1 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_fu_2851_p2 SOURCE fmm_hls_greedy_potential.cpp:271 VARIABLE add_ln271 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_1_fu_2868_p2 SOURCE fmm_hls_greedy_potential.cpp:271 VARIABLE add_ln271_1 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME total_cols_1_fu_2710_p2 SOURCE fmm_hls_greedy_potential.cpp:102 VARIABLE total_cols_1 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME total_rows_1_fu_2719_p2 SOURCE fmm_hls_greedy_potential.cpp:249 VARIABLE total_rows_1 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME empty_55_fu_2728_p2 SOURCE fmm_hls_greedy_potential.cpp:102 VARIABLE empty_55 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME smax21_fu_2734_p3 SOURCE fmm_hls_greedy_potential.cpp:102 VARIABLE smax21 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME empty_56_fu_2742_p2 SOURCE fmm_hls_greedy_potential.cpp:249 VARIABLE empty_56 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME smax22_fu_2748_p3 SOURCE fmm_hls_greedy_potential.cpp:249 VARIABLE smax22 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_31ns_62_1_1_U127 SOURCE fmm_hls_greedy_potential.cpp:267 VARIABLE mul_ln267 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln272_fu_2901_p2 SOURCE fmm_hls_greedy_potential.cpp:272 VARIABLE add_ln272 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln272_1_fu_2918_p2 SOURCE fmm_hls_greedy_potential.cpp:272 VARIABLE add_ln272_1 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rec_idx_2_fu_2756_p2 SOURCE fmm_hls_greedy_potential.cpp:273 VARIABLE rec_idx_2 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln275_fu_2947_p2 SOURCE fmm_hls_greedy_potential.cpp:275 VARIABLE add_ln275 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln275_fu_2976_p2 SOURCE fmm_hls_greedy_potential.cpp:275 VARIABLE icmp_ln275 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln260_fu_2982_p2 SOURCE fmm_hls_greedy_potential.cpp:260 VARIABLE add_ln260 LOOP VITIS_LOOP_260_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 19 BRAM 0 URAM 0}} store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln78_fu_190_p2 SOURCE fmm_hls_greedy_potential.cpp:78 VARIABLE icmp_ln78 LOOP VITIS_LOOP_77_1_VITIS_LOOP_78_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_fu_195_p2 SOURCE fmm_hls_greedy_potential.cpp:77 VARIABLE icmp_ln77 LOOP VITIS_LOOP_77_1_VITIS_LOOP_78_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_1_fu_200_p2 SOURCE fmm_hls_greedy_potential.cpp:77 VARIABLE add_ln77_1 LOOP VITIS_LOOP_77_1_VITIS_LOOP_78_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_209_p2 SOURCE fmm_hls_greedy_potential.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_77_1_VITIS_LOOP_78_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln77_fu_215_p3 SOURCE fmm_hls_greedy_potential.cpp:77 VARIABLE select_ln77 LOOP VITIS_LOOP_77_1_VITIS_LOOP_78_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln77_1_fu_223_p3 SOURCE fmm_hls_greedy_potential.cpp:77 VARIABLE select_ln77_1 LOOP VITIS_LOOP_77_1_VITIS_LOOP_78_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_2_fu_255_p2 SOURCE fmm_hls_greedy_potential.cpp:82 VARIABLE add_ln82_2 LOOP VITIS_LOOP_77_1_VITIS_LOOP_78_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_31ns_62_1_1_U144 SOURCE fmm_hls_greedy_potential.cpp:77 VARIABLE empty LOOP VITIS_LOOP_77_1_VITIS_LOOP_78_2 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_1_fu_294_p2 SOURCE fmm_hls_greedy_potential.cpp:82 VARIABLE add_ln82_1 LOOP VITIS_LOOP_77_1_VITIS_LOOP_78_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_305_p2 SOURCE fmm_hls_greedy_potential.cpp:80 VARIABLE add_ln80 LOOP VITIS_LOOP_77_1_VITIS_LOOP_78_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln81_fu_320_p2 SOURCE fmm_hls_greedy_potential.cpp:81 VARIABLE icmp_ln81 LOOP VITIS_LOOP_77_1_VITIS_LOOP_78_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_fu_334_p2 SOURCE fmm_hls_greedy_potential.cpp:82 VARIABLE add_ln82 LOOP VITIS_LOOP_77_1_VITIS_LOOP_78_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_269_p2 SOURCE fmm_hls_greedy_potential.cpp:78 VARIABLE add_ln78 LOOP VITIS_LOOP_77_1_VITIS_LOOP_78_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 4 BRAM 0 URAM 0}} store_matrix_to_dram_safe {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME empty_fu_73_p2 SOURCE fmm_hls_greedy_potential.cpp:74 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME smax_fu_79_p3 SOURCE fmm_hls_greedy_potential.cpp:74 VARIABLE smax LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME empty_39_fu_87_p2 SOURCE fmm_hls_greedy_potential.cpp:75 VARIABLE empty_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME smax1_fu_93_p3 SOURCE fmm_hls_greedy_potential.cpp:75 VARIABLE smax1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_31ns_62_1_1_U151 SOURCE fmm_hls_greedy_potential.cpp:74 VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true}} AREA {DSP 8 BRAM 0 URAM 0}} Block_entry_proc {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln309_fu_231_p2 SOURCE fmm_hls_greedy_potential.cpp:309 VARIABLE and_ln309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln310_fu_237_p2 SOURCE fmm_hls_greedy_potential.cpp:310 VARIABLE icmp_ln310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln311_fu_243_p3 SOURCE fmm_hls_greedy_potential.cpp:311 VARIABLE select_ln311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME M_e_U SOURCE {} VARIABLE M_e LOOP {} BUNDLEDNAME {} DSP 0 BRAM 256 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 102400 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true}} AREA {DSP 35 BRAM 256 URAM 0}} fmm_reduce_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_dram_c_U SOURCE fmm_hls_greedy_potential.cpp:304 VARIABLE A_dram_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME t_capacity_c_U SOURCE fmm_hls_greedy_potential.cpp:304 VARIABLE t_capacity_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME k1_c_U SOURCE fmm_hls_greedy_potential.cpp:304 VARIABLE k1_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME k2_c_U SOURCE fmm_hls_greedy_potential.cpp:304 VARIABLE k2_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME debug_dram_c_U SOURCE fmm_hls_greedy_potential.cpp:304 VARIABLE debug_dram_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME rows_c_U SOURCE fmm_hls_greedy_potential.cpp:304 VARIABLE rows_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cols_c_U SOURCE fmm_hls_greedy_potential.cpp:304 VARIABLE cols_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME debug_capacity_c_U SOURCE fmm_hls_greedy_potential.cpp:304 VARIABLE debug_capacity_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME spec_select_loc_channel_U SOURCE fmm_hls_greedy_potential.cpp:306 VARIABLE spec_select_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {1 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_loc_channel_U SOURCE fmm_hls_greedy_potential.cpp:306 VARIABLE p_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {1 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 39 BRAM 258 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.211 seconds; current allocated memory: 506.824 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fmm_reduce_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for fmm_reduce_kernel.
Execute       syn_report -model fmm_reduce_kernel -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 104.91 MHz
Command     autosyn done; 36.007 sec.
Command   csynth_design done; 53.372 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command         ap_source done; 0.16 sec.
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.321 sec.
INFO-FLOW: Workspace C:/GEMM/sep6/fmm_reduce_kernel/hls opened at Sun Sep 07 15:35:50 +0530 2025
Execute       source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/global.setting.tcl 
Execute       set_part xc7z020-clg400-3 
Execute         create_platform xc7z020-clg400-3 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-3'
Command         create_platform done; 0.69 sec.
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xc7z020-clg400-3 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.791 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component C:/GEMM/sep6/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file C:/GEMM/sep6/hls_config.cfg
Execute       apply_ini C:/GEMM/sep6/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=fmm_hls_greedy_potential.cpp' from C:/GEMM/sep6/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=fmm_hls_greedy_potential.cpp' from C:/GEMM/sep6/hls_config.cfg(8)
Execute         add_files C:/GEMM/sep6/fmm_hls_greedy_potential.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GEMM/sep6/fmm_hls_greedy_potential.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=tb_fmm_hls.cpp' from C:/GEMM/sep6/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=tb_fmm_hls.cpp' from C:/GEMM/sep6/hls_config.cfg(9)
Execute         add_files -tb C:/GEMM/sep6/tb_fmm_hls.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/GEMM/sep6/tb_fmm_hls.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=fmm_reduce_kernel' from C:/GEMM/sep6/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=fmm_reduce_kernel' from C:/GEMM/sep6/hls_config.cfg(7)
Execute         set_top fmm_reduce_kernel 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/GEMM/sep6/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/GEMM/sep6/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-3' from C:/GEMM/sep6/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg400-3' from C:/GEMM/sep6/hls_config.cfg(1)
Execute         set_part xc7z020clg400-3 
Execute           create_platform xc7z020clg400-3 -board  
Command           create_platform done; 0.137 sec.
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xc7z020-clg400-3 -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.232 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/GEMM/sep6/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/GEMM/sep6/hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Command       apply_ini done; 0.253 sec.
Execute       write_component -config C:/GEMM/sep6/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s C:/GEMM/sep6/fmm_reduce_kernel/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/GEMM/sep6/fmm_reduce_kernel/vitis-comp.json
Command     open_solution done; 1.395 sec.
Command   open_component done; 1.398 sec.
Execute   apply_ini C:/GEMM/sep6/fmm_reduce_kernel/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file cosim 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   cosim_design 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-3 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-3 -data info -quiet 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/cosimDB.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-3 -data info 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ --target=x86_64-w64-windows-gnu -D__USE_XOPEN2K8 -I C:/Xilinx/2025.1/Vitis/include -I include C:/GEMM/sep6/tb_fmm_hls.cpp -o C:/GEMM/sep6/fmm_reduce_kernel/hls/./sim/autowrap/testbench/tb_fmm_hls.cpp_pre.cpp -std=gnu++14 -D__DSP48E1__ --sysroot=C:/Xilinx/2025.1/Vitis/tps/mingw/10.0.0/win64.o/nt > C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/tb_fmm_hls.cpp.clang.autosim-tb.out.log 2> C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/tb_fmm_hls.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: C:/GEMM/sep6/tb_fmm_hls.cpp C:/GEMM/sep6/fmm_reduce_kernel/hls/./sim/autowrap/testbench/tb_fmm_hls.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/GEMM/sep6/fmm_reduce_kernel/hls/./sim/autowrap/testbench/tb_fmm_hls.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/GEMM/sep6/fmm_reduce_kernel/hls/./sim/autowrap/testbench/tb_fmm_hls.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.642 sec.
Execute     ap_part_info -name xc7z020-clg400-3 -data info 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ --target=x86_64-w64-windows-gnu -D__USE_XOPEN2K8 -I C:/Xilinx/2025.1/Vitis/include -I include C:/GEMM/sep6/fmm_hls_greedy_potential.cpp -o C:/GEMM/sep6/fmm_reduce_kernel/hls/./sim/autowrap/testbench/fmm_hls_greedy_potential.cpp_pre.cpp -std=gnu++14 -D__DSP48E1__ --sysroot=C:/Xilinx/2025.1/Vitis/tps/mingw/10.0.0/win64.o/nt > C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_hls_greedy_potential.cpp.clang.autosim-tb.out.log 2> C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_hls_greedy_potential.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: C:/GEMM/sep6/fmm_hls_greedy_potential.cpp C:/GEMM/sep6/fmm_reduce_kernel/hls/./sim/autowrap/testbench/fmm_hls_greedy_potential.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/GEMM/sep6/fmm_reduce_kernel/hls/./sim/autowrap/testbench/fmm_hls_greedy_potential.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/GEMM/sep6/fmm_reduce_kernel/hls/./sim/autowrap/testbench/fmm_hls_greedy_potential.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.311 sec.
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-3 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 2.087 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     send_msg_by_id WARNING @200-616@ 
WARNING: [HLS 200-616] This design uses AXI slave interface in dataflow mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.DependenceCheck.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     send_msg_by_id WARNING @200-616@ 
WARNING: [HLS 200-616] This design uses AXI slave interface in dataflow mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute     source C:/GEMM/sep6/fmm_reduce_kernel/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 73.251 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 95.567 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
