
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
                  0.00    0.00   18.07 v wb_rst_i (in)
     1    0.17                           wb_rst_i (net)
                  0.20    0.11   18.18 v mprj/wb_rst_i (user_proj_example)
                                 18.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
                  0.61    0.00   29.65 ^ wb_clk_i (in)
     1    0.33                           wb_clk_i (net)
                  0.87    0.13   29.78 ^ mprj/clk (user_proj_example)
                         -0.25   29.53   clock uncertainty
                          0.00   29.53   clock reconvergence pessimism
                          1.75   31.27   library setup time
                                 31.27   data required time
-----------------------------------------------------------------------------
                                 31.27   data required time
                                -18.18   data arrival time
-----------------------------------------------------------------------------
                                 13.10   slack (MET)



