
ULTRASONIC.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003c9a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000128  00800060  00003c9a  00003d2e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000015  00800188  00800188  00003e56  2**0
                  ALLOC
  3 .stab         00002b98  00000000  00000000  00003e58  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000011a5  00000000  00000000  000069f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  00007b95  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f2  00000000  00000000  00007d35  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000240b  00000000  00000000  00007f27  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001386  00000000  00000000  0000a332  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000011d6  00000000  00000000  0000b6b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  0000c890  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f6  00000000  00000000  0000ca50  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000096e  00000000  00000000  0000cd46  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000d6b4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 76 15 	jmp	0x2aec	; 0x2aec <__vector_1>
       8:	0c 94 a9 15 	jmp	0x2b52	; 0x2b52 <__vector_2>
       c:	0c 94 dc 15 	jmp	0x2bb8	; 0x2bb8 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 3f 1b 	jmp	0x367e	; 0x367e <__vector_10>
      2c:	0c 94 4f 1b 	jmp	0x369e	; 0x369e <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ea e9       	ldi	r30, 0x9A	; 154
      68:	fc e3       	ldi	r31, 0x3C	; 60
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 38       	cpi	r26, 0x88	; 136
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a8 e8       	ldi	r26, 0x88	; 136
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ad 39       	cpi	r26, 0x9D	; 157
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 a2 1b 	call	0x3744	; 0x3744 <main>
      8a:	0c 94 4b 1e 	jmp	0x3c96	; 0x3c96 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 e3 1d 	jmp	0x3bc6	; 0x3bc6 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	af e7       	ldi	r26, 0x7F	; 127
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 ff 1d 	jmp	0x3bfe	; 0x3bfe <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 ef 1d 	jmp	0x3bde	; 0x3bde <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 0b 1e 	jmp	0x3c16	; 0x3c16 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 ef 1d 	jmp	0x3bde	; 0x3bde <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 0b 1e 	jmp	0x3c16	; 0x3c16 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 e3 1d 	jmp	0x3bc6	; 0x3bc6 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	8f e7       	ldi	r24, 0x7F	; 127
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 ff 1d 	jmp	0x3bfe	; 0x3bfe <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 eb 1d 	jmp	0x3bd6	; 0x3bd6 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	6f e7       	ldi	r22, 0x7F	; 127
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 07 1e 	jmp	0x3c0e	; 0x3c0e <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 ef 1d 	jmp	0x3bde	; 0x3bde <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 0b 1e 	jmp	0x3c16	; 0x3c16 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 ef 1d 	jmp	0x3bde	; 0x3bde <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 0b 1e 	jmp	0x3c16	; 0x3c16 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 ef 1d 	jmp	0x3bde	; 0x3bde <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 0b 1e 	jmp	0x3c16	; 0x3c16 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 f3 1d 	jmp	0x3be6	; 0x3be6 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 0f 1e 	jmp	0x3c1e	; 0x3c1e <__epilogue_restores__+0x20>

00000952 <__floatunsisf>:
     952:	a8 e0       	ldi	r26, 0x08	; 8
     954:	b0 e0       	ldi	r27, 0x00	; 0
     956:	ef ea       	ldi	r30, 0xAF	; 175
     958:	f4 e0       	ldi	r31, 0x04	; 4
     95a:	0c 94 eb 1d 	jmp	0x3bd6	; 0x3bd6 <__prologue_saves__+0x10>
     95e:	7b 01       	movw	r14, r22
     960:	8c 01       	movw	r16, r24
     962:	61 15       	cp	r22, r1
     964:	71 05       	cpc	r23, r1
     966:	81 05       	cpc	r24, r1
     968:	91 05       	cpc	r25, r1
     96a:	19 f4       	brne	.+6      	; 0x972 <__floatunsisf+0x20>
     96c:	82 e0       	ldi	r24, 0x02	; 2
     96e:	89 83       	std	Y+1, r24	; 0x01
     970:	60 c0       	rjmp	.+192    	; 0xa32 <__floatunsisf+0xe0>
     972:	83 e0       	ldi	r24, 0x03	; 3
     974:	89 83       	std	Y+1, r24	; 0x01
     976:	8e e1       	ldi	r24, 0x1E	; 30
     978:	c8 2e       	mov	r12, r24
     97a:	d1 2c       	mov	r13, r1
     97c:	dc 82       	std	Y+4, r13	; 0x04
     97e:	cb 82       	std	Y+3, r12	; 0x03
     980:	ed 82       	std	Y+5, r14	; 0x05
     982:	fe 82       	std	Y+6, r15	; 0x06
     984:	0f 83       	std	Y+7, r16	; 0x07
     986:	18 87       	std	Y+8, r17	; 0x08
     988:	c8 01       	movw	r24, r16
     98a:	b7 01       	movw	r22, r14
     98c:	0e 94 22 05 	call	0xa44	; 0xa44 <__clzsi2>
     990:	fc 01       	movw	r30, r24
     992:	31 97       	sbiw	r30, 0x01	; 1
     994:	f7 ff       	sbrs	r31, 7
     996:	3b c0       	rjmp	.+118    	; 0xa0e <__floatunsisf+0xbc>
     998:	22 27       	eor	r18, r18
     99a:	33 27       	eor	r19, r19
     99c:	2e 1b       	sub	r18, r30
     99e:	3f 0b       	sbc	r19, r31
     9a0:	57 01       	movw	r10, r14
     9a2:	68 01       	movw	r12, r16
     9a4:	02 2e       	mov	r0, r18
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__floatunsisf+0x5e>
     9a8:	d6 94       	lsr	r13
     9aa:	c7 94       	ror	r12
     9ac:	b7 94       	ror	r11
     9ae:	a7 94       	ror	r10
     9b0:	0a 94       	dec	r0
     9b2:	d2 f7       	brpl	.-12     	; 0x9a8 <__floatunsisf+0x56>
     9b4:	40 e0       	ldi	r20, 0x00	; 0
     9b6:	50 e0       	ldi	r21, 0x00	; 0
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	70 e0       	ldi	r23, 0x00	; 0
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	a0 e0       	ldi	r26, 0x00	; 0
     9c2:	b0 e0       	ldi	r27, 0x00	; 0
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__floatunsisf+0x7c>
     9c6:	88 0f       	add	r24, r24
     9c8:	99 1f       	adc	r25, r25
     9ca:	aa 1f       	adc	r26, r26
     9cc:	bb 1f       	adc	r27, r27
     9ce:	2a 95       	dec	r18
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__floatunsisf+0x74>
     9d2:	01 97       	sbiw	r24, 0x01	; 1
     9d4:	a1 09       	sbc	r26, r1
     9d6:	b1 09       	sbc	r27, r1
     9d8:	8e 21       	and	r24, r14
     9da:	9f 21       	and	r25, r15
     9dc:	a0 23       	and	r26, r16
     9de:	b1 23       	and	r27, r17
     9e0:	00 97       	sbiw	r24, 0x00	; 0
     9e2:	a1 05       	cpc	r26, r1
     9e4:	b1 05       	cpc	r27, r1
     9e6:	21 f0       	breq	.+8      	; 0x9f0 <__floatunsisf+0x9e>
     9e8:	41 e0       	ldi	r20, 0x01	; 1
     9ea:	50 e0       	ldi	r21, 0x00	; 0
     9ec:	60 e0       	ldi	r22, 0x00	; 0
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	4a 29       	or	r20, r10
     9f2:	5b 29       	or	r21, r11
     9f4:	6c 29       	or	r22, r12
     9f6:	7d 29       	or	r23, r13
     9f8:	4d 83       	std	Y+5, r20	; 0x05
     9fa:	5e 83       	std	Y+6, r21	; 0x06
     9fc:	6f 83       	std	Y+7, r22	; 0x07
     9fe:	78 87       	std	Y+8, r23	; 0x08
     a00:	8e e1       	ldi	r24, 0x1E	; 30
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	8e 1b       	sub	r24, r30
     a06:	9f 0b       	sbc	r25, r31
     a08:	9c 83       	std	Y+4, r25	; 0x04
     a0a:	8b 83       	std	Y+3, r24	; 0x03
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__floatunsisf+0xe0>
     a0e:	30 97       	sbiw	r30, 0x00	; 0
     a10:	81 f0       	breq	.+32     	; 0xa32 <__floatunsisf+0xe0>
     a12:	0e 2e       	mov	r0, r30
     a14:	04 c0       	rjmp	.+8      	; 0xa1e <__floatunsisf+0xcc>
     a16:	ee 0c       	add	r14, r14
     a18:	ff 1c       	adc	r15, r15
     a1a:	00 1f       	adc	r16, r16
     a1c:	11 1f       	adc	r17, r17
     a1e:	0a 94       	dec	r0
     a20:	d2 f7       	brpl	.-12     	; 0xa16 <__floatunsisf+0xc4>
     a22:	ed 82       	std	Y+5, r14	; 0x05
     a24:	fe 82       	std	Y+6, r15	; 0x06
     a26:	0f 83       	std	Y+7, r16	; 0x07
     a28:	18 87       	std	Y+8, r17	; 0x08
     a2a:	ce 1a       	sub	r12, r30
     a2c:	df 0a       	sbc	r13, r31
     a2e:	dc 82       	std	Y+4, r13	; 0x04
     a30:	cb 82       	std	Y+3, r12	; 0x03
     a32:	1a 82       	std	Y+2, r1	; 0x02
     a34:	ce 01       	movw	r24, r28
     a36:	01 96       	adiw	r24, 0x01	; 1
     a38:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     a3c:	28 96       	adiw	r28, 0x08	; 8
     a3e:	ea e0       	ldi	r30, 0x0A	; 10
     a40:	0c 94 07 1e 	jmp	0x3c0e	; 0x3c0e <__epilogue_restores__+0x10>

00000a44 <__clzsi2>:
     a44:	ef 92       	push	r14
     a46:	ff 92       	push	r15
     a48:	0f 93       	push	r16
     a4a:	1f 93       	push	r17
     a4c:	7b 01       	movw	r14, r22
     a4e:	8c 01       	movw	r16, r24
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	e8 16       	cp	r14, r24
     a54:	80 e0       	ldi	r24, 0x00	; 0
     a56:	f8 06       	cpc	r15, r24
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	08 07       	cpc	r16, r24
     a5c:	80 e0       	ldi	r24, 0x00	; 0
     a5e:	18 07       	cpc	r17, r24
     a60:	88 f4       	brcc	.+34     	; 0xa84 <__clzsi2+0x40>
     a62:	8f ef       	ldi	r24, 0xFF	; 255
     a64:	e8 16       	cp	r14, r24
     a66:	f1 04       	cpc	r15, r1
     a68:	01 05       	cpc	r16, r1
     a6a:	11 05       	cpc	r17, r1
     a6c:	31 f0       	breq	.+12     	; 0xa7a <__clzsi2+0x36>
     a6e:	28 f0       	brcs	.+10     	; 0xa7a <__clzsi2+0x36>
     a70:	88 e0       	ldi	r24, 0x08	; 8
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	a0 e0       	ldi	r26, 0x00	; 0
     a76:	b0 e0       	ldi	r27, 0x00	; 0
     a78:	17 c0       	rjmp	.+46     	; 0xaa8 <__clzsi2+0x64>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	a0 e0       	ldi	r26, 0x00	; 0
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	12 c0       	rjmp	.+36     	; 0xaa8 <__clzsi2+0x64>
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	e8 16       	cp	r14, r24
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	f8 06       	cpc	r15, r24
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	08 07       	cpc	r16, r24
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	18 07       	cpc	r17, r24
     a94:	28 f0       	brcs	.+10     	; 0xaa0 <__clzsi2+0x5c>
     a96:	88 e1       	ldi	r24, 0x18	; 24
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__clzsi2+0x64>
     aa0:	80 e1       	ldi	r24, 0x10	; 16
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	a0 e0       	ldi	r26, 0x00	; 0
     aa6:	b0 e0       	ldi	r27, 0x00	; 0
     aa8:	20 e2       	ldi	r18, 0x20	; 32
     aaa:	30 e0       	ldi	r19, 0x00	; 0
     aac:	40 e0       	ldi	r20, 0x00	; 0
     aae:	50 e0       	ldi	r21, 0x00	; 0
     ab0:	28 1b       	sub	r18, r24
     ab2:	39 0b       	sbc	r19, r25
     ab4:	4a 0b       	sbc	r20, r26
     ab6:	5b 0b       	sbc	r21, r27
     ab8:	04 c0       	rjmp	.+8      	; 0xac2 <__clzsi2+0x7e>
     aba:	16 95       	lsr	r17
     abc:	07 95       	ror	r16
     abe:	f7 94       	ror	r15
     ac0:	e7 94       	ror	r14
     ac2:	8a 95       	dec	r24
     ac4:	d2 f7       	brpl	.-12     	; 0xaba <__clzsi2+0x76>
     ac6:	f7 01       	movw	r30, r14
     ac8:	e9 57       	subi	r30, 0x79	; 121
     aca:	ff 4f       	sbci	r31, 0xFF	; 255
     acc:	80 81       	ld	r24, Z
     ace:	28 1b       	sub	r18, r24
     ad0:	31 09       	sbc	r19, r1
     ad2:	41 09       	sbc	r20, r1
     ad4:	51 09       	sbc	r21, r1
     ad6:	c9 01       	movw	r24, r18
     ad8:	1f 91       	pop	r17
     ada:	0f 91       	pop	r16
     adc:	ff 90       	pop	r15
     ade:	ef 90       	pop	r14
     ae0:	08 95       	ret

00000ae2 <__pack_f>:
     ae2:	df 92       	push	r13
     ae4:	ef 92       	push	r14
     ae6:	ff 92       	push	r15
     ae8:	0f 93       	push	r16
     aea:	1f 93       	push	r17
     aec:	fc 01       	movw	r30, r24
     aee:	e4 80       	ldd	r14, Z+4	; 0x04
     af0:	f5 80       	ldd	r15, Z+5	; 0x05
     af2:	06 81       	ldd	r16, Z+6	; 0x06
     af4:	17 81       	ldd	r17, Z+7	; 0x07
     af6:	d1 80       	ldd	r13, Z+1	; 0x01
     af8:	80 81       	ld	r24, Z
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	48 f4       	brcc	.+18     	; 0xb10 <__pack_f+0x2e>
     afe:	80 e0       	ldi	r24, 0x00	; 0
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	a0 e1       	ldi	r26, 0x10	; 16
     b04:	b0 e0       	ldi	r27, 0x00	; 0
     b06:	e8 2a       	or	r14, r24
     b08:	f9 2a       	or	r15, r25
     b0a:	0a 2b       	or	r16, r26
     b0c:	1b 2b       	or	r17, r27
     b0e:	a5 c0       	rjmp	.+330    	; 0xc5a <__pack_f+0x178>
     b10:	84 30       	cpi	r24, 0x04	; 4
     b12:	09 f4       	brne	.+2      	; 0xb16 <__pack_f+0x34>
     b14:	9f c0       	rjmp	.+318    	; 0xc54 <__pack_f+0x172>
     b16:	82 30       	cpi	r24, 0x02	; 2
     b18:	21 f4       	brne	.+8      	; 0xb22 <__pack_f+0x40>
     b1a:	ee 24       	eor	r14, r14
     b1c:	ff 24       	eor	r15, r15
     b1e:	87 01       	movw	r16, r14
     b20:	05 c0       	rjmp	.+10     	; 0xb2c <__pack_f+0x4a>
     b22:	e1 14       	cp	r14, r1
     b24:	f1 04       	cpc	r15, r1
     b26:	01 05       	cpc	r16, r1
     b28:	11 05       	cpc	r17, r1
     b2a:	19 f4       	brne	.+6      	; 0xb32 <__pack_f+0x50>
     b2c:	e0 e0       	ldi	r30, 0x00	; 0
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	96 c0       	rjmp	.+300    	; 0xc5e <__pack_f+0x17c>
     b32:	62 81       	ldd	r22, Z+2	; 0x02
     b34:	73 81       	ldd	r23, Z+3	; 0x03
     b36:	9f ef       	ldi	r25, 0xFF	; 255
     b38:	62 38       	cpi	r22, 0x82	; 130
     b3a:	79 07       	cpc	r23, r25
     b3c:	0c f0       	brlt	.+2      	; 0xb40 <__pack_f+0x5e>
     b3e:	5b c0       	rjmp	.+182    	; 0xbf6 <__pack_f+0x114>
     b40:	22 e8       	ldi	r18, 0x82	; 130
     b42:	3f ef       	ldi	r19, 0xFF	; 255
     b44:	26 1b       	sub	r18, r22
     b46:	37 0b       	sbc	r19, r23
     b48:	2a 31       	cpi	r18, 0x1A	; 26
     b4a:	31 05       	cpc	r19, r1
     b4c:	2c f0       	brlt	.+10     	; 0xb58 <__pack_f+0x76>
     b4e:	20 e0       	ldi	r18, 0x00	; 0
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	40 e0       	ldi	r20, 0x00	; 0
     b54:	50 e0       	ldi	r21, 0x00	; 0
     b56:	2a c0       	rjmp	.+84     	; 0xbac <__pack_f+0xca>
     b58:	b8 01       	movw	r22, r16
     b5a:	a7 01       	movw	r20, r14
     b5c:	02 2e       	mov	r0, r18
     b5e:	04 c0       	rjmp	.+8      	; 0xb68 <__pack_f+0x86>
     b60:	76 95       	lsr	r23
     b62:	67 95       	ror	r22
     b64:	57 95       	ror	r21
     b66:	47 95       	ror	r20
     b68:	0a 94       	dec	r0
     b6a:	d2 f7       	brpl	.-12     	; 0xb60 <__pack_f+0x7e>
     b6c:	81 e0       	ldi	r24, 0x01	; 1
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	a0 e0       	ldi	r26, 0x00	; 0
     b72:	b0 e0       	ldi	r27, 0x00	; 0
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__pack_f+0x9c>
     b76:	88 0f       	add	r24, r24
     b78:	99 1f       	adc	r25, r25
     b7a:	aa 1f       	adc	r26, r26
     b7c:	bb 1f       	adc	r27, r27
     b7e:	2a 95       	dec	r18
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__pack_f+0x94>
     b82:	01 97       	sbiw	r24, 0x01	; 1
     b84:	a1 09       	sbc	r26, r1
     b86:	b1 09       	sbc	r27, r1
     b88:	8e 21       	and	r24, r14
     b8a:	9f 21       	and	r25, r15
     b8c:	a0 23       	and	r26, r16
     b8e:	b1 23       	and	r27, r17
     b90:	00 97       	sbiw	r24, 0x00	; 0
     b92:	a1 05       	cpc	r26, r1
     b94:	b1 05       	cpc	r27, r1
     b96:	21 f0       	breq	.+8      	; 0xba0 <__pack_f+0xbe>
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	9a 01       	movw	r18, r20
     ba2:	ab 01       	movw	r20, r22
     ba4:	28 2b       	or	r18, r24
     ba6:	39 2b       	or	r19, r25
     ba8:	4a 2b       	or	r20, r26
     baa:	5b 2b       	or	r21, r27
     bac:	da 01       	movw	r26, r20
     bae:	c9 01       	movw	r24, r18
     bb0:	8f 77       	andi	r24, 0x7F	; 127
     bb2:	90 70       	andi	r25, 0x00	; 0
     bb4:	a0 70       	andi	r26, 0x00	; 0
     bb6:	b0 70       	andi	r27, 0x00	; 0
     bb8:	80 34       	cpi	r24, 0x40	; 64
     bba:	91 05       	cpc	r25, r1
     bbc:	a1 05       	cpc	r26, r1
     bbe:	b1 05       	cpc	r27, r1
     bc0:	39 f4       	brne	.+14     	; 0xbd0 <__pack_f+0xee>
     bc2:	27 ff       	sbrs	r18, 7
     bc4:	09 c0       	rjmp	.+18     	; 0xbd8 <__pack_f+0xf6>
     bc6:	20 5c       	subi	r18, 0xC0	; 192
     bc8:	3f 4f       	sbci	r19, 0xFF	; 255
     bca:	4f 4f       	sbci	r20, 0xFF	; 255
     bcc:	5f 4f       	sbci	r21, 0xFF	; 255
     bce:	04 c0       	rjmp	.+8      	; 0xbd8 <__pack_f+0xf6>
     bd0:	21 5c       	subi	r18, 0xC1	; 193
     bd2:	3f 4f       	sbci	r19, 0xFF	; 255
     bd4:	4f 4f       	sbci	r20, 0xFF	; 255
     bd6:	5f 4f       	sbci	r21, 0xFF	; 255
     bd8:	e0 e0       	ldi	r30, 0x00	; 0
     bda:	f0 e0       	ldi	r31, 0x00	; 0
     bdc:	20 30       	cpi	r18, 0x00	; 0
     bde:	a0 e0       	ldi	r26, 0x00	; 0
     be0:	3a 07       	cpc	r19, r26
     be2:	a0 e0       	ldi	r26, 0x00	; 0
     be4:	4a 07       	cpc	r20, r26
     be6:	a0 e4       	ldi	r26, 0x40	; 64
     be8:	5a 07       	cpc	r21, r26
     bea:	10 f0       	brcs	.+4      	; 0xbf0 <__pack_f+0x10e>
     bec:	e1 e0       	ldi	r30, 0x01	; 1
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	79 01       	movw	r14, r18
     bf2:	8a 01       	movw	r16, r20
     bf4:	27 c0       	rjmp	.+78     	; 0xc44 <__pack_f+0x162>
     bf6:	60 38       	cpi	r22, 0x80	; 128
     bf8:	71 05       	cpc	r23, r1
     bfa:	64 f5       	brge	.+88     	; 0xc54 <__pack_f+0x172>
     bfc:	fb 01       	movw	r30, r22
     bfe:	e1 58       	subi	r30, 0x81	; 129
     c00:	ff 4f       	sbci	r31, 0xFF	; 255
     c02:	d8 01       	movw	r26, r16
     c04:	c7 01       	movw	r24, r14
     c06:	8f 77       	andi	r24, 0x7F	; 127
     c08:	90 70       	andi	r25, 0x00	; 0
     c0a:	a0 70       	andi	r26, 0x00	; 0
     c0c:	b0 70       	andi	r27, 0x00	; 0
     c0e:	80 34       	cpi	r24, 0x40	; 64
     c10:	91 05       	cpc	r25, r1
     c12:	a1 05       	cpc	r26, r1
     c14:	b1 05       	cpc	r27, r1
     c16:	39 f4       	brne	.+14     	; 0xc26 <__pack_f+0x144>
     c18:	e7 fe       	sbrs	r14, 7
     c1a:	0d c0       	rjmp	.+26     	; 0xc36 <__pack_f+0x154>
     c1c:	80 e4       	ldi	r24, 0x40	; 64
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	a0 e0       	ldi	r26, 0x00	; 0
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	04 c0       	rjmp	.+8      	; 0xc2e <__pack_f+0x14c>
     c26:	8f e3       	ldi	r24, 0x3F	; 63
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	a0 e0       	ldi	r26, 0x00	; 0
     c2c:	b0 e0       	ldi	r27, 0x00	; 0
     c2e:	e8 0e       	add	r14, r24
     c30:	f9 1e       	adc	r15, r25
     c32:	0a 1f       	adc	r16, r26
     c34:	1b 1f       	adc	r17, r27
     c36:	17 ff       	sbrs	r17, 7
     c38:	05 c0       	rjmp	.+10     	; 0xc44 <__pack_f+0x162>
     c3a:	16 95       	lsr	r17
     c3c:	07 95       	ror	r16
     c3e:	f7 94       	ror	r15
     c40:	e7 94       	ror	r14
     c42:	31 96       	adiw	r30, 0x01	; 1
     c44:	87 e0       	ldi	r24, 0x07	; 7
     c46:	16 95       	lsr	r17
     c48:	07 95       	ror	r16
     c4a:	f7 94       	ror	r15
     c4c:	e7 94       	ror	r14
     c4e:	8a 95       	dec	r24
     c50:	d1 f7       	brne	.-12     	; 0xc46 <__pack_f+0x164>
     c52:	05 c0       	rjmp	.+10     	; 0xc5e <__pack_f+0x17c>
     c54:	ee 24       	eor	r14, r14
     c56:	ff 24       	eor	r15, r15
     c58:	87 01       	movw	r16, r14
     c5a:	ef ef       	ldi	r30, 0xFF	; 255
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	6e 2f       	mov	r22, r30
     c60:	67 95       	ror	r22
     c62:	66 27       	eor	r22, r22
     c64:	67 95       	ror	r22
     c66:	90 2f       	mov	r25, r16
     c68:	9f 77       	andi	r25, 0x7F	; 127
     c6a:	d7 94       	ror	r13
     c6c:	dd 24       	eor	r13, r13
     c6e:	d7 94       	ror	r13
     c70:	8e 2f       	mov	r24, r30
     c72:	86 95       	lsr	r24
     c74:	49 2f       	mov	r20, r25
     c76:	46 2b       	or	r20, r22
     c78:	58 2f       	mov	r21, r24
     c7a:	5d 29       	or	r21, r13
     c7c:	b7 01       	movw	r22, r14
     c7e:	ca 01       	movw	r24, r20
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	ff 90       	pop	r15
     c86:	ef 90       	pop	r14
     c88:	df 90       	pop	r13
     c8a:	08 95       	ret

00000c8c <__unpack_f>:
     c8c:	fc 01       	movw	r30, r24
     c8e:	db 01       	movw	r26, r22
     c90:	40 81       	ld	r20, Z
     c92:	51 81       	ldd	r21, Z+1	; 0x01
     c94:	22 81       	ldd	r18, Z+2	; 0x02
     c96:	62 2f       	mov	r22, r18
     c98:	6f 77       	andi	r22, 0x7F	; 127
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	22 1f       	adc	r18, r18
     c9e:	22 27       	eor	r18, r18
     ca0:	22 1f       	adc	r18, r18
     ca2:	93 81       	ldd	r25, Z+3	; 0x03
     ca4:	89 2f       	mov	r24, r25
     ca6:	88 0f       	add	r24, r24
     ca8:	82 2b       	or	r24, r18
     caa:	28 2f       	mov	r18, r24
     cac:	30 e0       	ldi	r19, 0x00	; 0
     cae:	99 1f       	adc	r25, r25
     cb0:	99 27       	eor	r25, r25
     cb2:	99 1f       	adc	r25, r25
     cb4:	11 96       	adiw	r26, 0x01	; 1
     cb6:	9c 93       	st	X, r25
     cb8:	11 97       	sbiw	r26, 0x01	; 1
     cba:	21 15       	cp	r18, r1
     cbc:	31 05       	cpc	r19, r1
     cbe:	a9 f5       	brne	.+106    	; 0xd2a <__unpack_f+0x9e>
     cc0:	41 15       	cp	r20, r1
     cc2:	51 05       	cpc	r21, r1
     cc4:	61 05       	cpc	r22, r1
     cc6:	71 05       	cpc	r23, r1
     cc8:	11 f4       	brne	.+4      	; 0xcce <__unpack_f+0x42>
     cca:	82 e0       	ldi	r24, 0x02	; 2
     ccc:	37 c0       	rjmp	.+110    	; 0xd3c <__unpack_f+0xb0>
     cce:	82 e8       	ldi	r24, 0x82	; 130
     cd0:	9f ef       	ldi	r25, 0xFF	; 255
     cd2:	13 96       	adiw	r26, 0x03	; 3
     cd4:	9c 93       	st	X, r25
     cd6:	8e 93       	st	-X, r24
     cd8:	12 97       	sbiw	r26, 0x02	; 2
     cda:	9a 01       	movw	r18, r20
     cdc:	ab 01       	movw	r20, r22
     cde:	67 e0       	ldi	r22, 0x07	; 7
     ce0:	22 0f       	add	r18, r18
     ce2:	33 1f       	adc	r19, r19
     ce4:	44 1f       	adc	r20, r20
     ce6:	55 1f       	adc	r21, r21
     ce8:	6a 95       	dec	r22
     cea:	d1 f7       	brne	.-12     	; 0xce0 <__unpack_f+0x54>
     cec:	83 e0       	ldi	r24, 0x03	; 3
     cee:	8c 93       	st	X, r24
     cf0:	0d c0       	rjmp	.+26     	; 0xd0c <__unpack_f+0x80>
     cf2:	22 0f       	add	r18, r18
     cf4:	33 1f       	adc	r19, r19
     cf6:	44 1f       	adc	r20, r20
     cf8:	55 1f       	adc	r21, r21
     cfa:	12 96       	adiw	r26, 0x02	; 2
     cfc:	8d 91       	ld	r24, X+
     cfe:	9c 91       	ld	r25, X
     d00:	13 97       	sbiw	r26, 0x03	; 3
     d02:	01 97       	sbiw	r24, 0x01	; 1
     d04:	13 96       	adiw	r26, 0x03	; 3
     d06:	9c 93       	st	X, r25
     d08:	8e 93       	st	-X, r24
     d0a:	12 97       	sbiw	r26, 0x02	; 2
     d0c:	20 30       	cpi	r18, 0x00	; 0
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	38 07       	cpc	r19, r24
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	48 07       	cpc	r20, r24
     d16:	80 e4       	ldi	r24, 0x40	; 64
     d18:	58 07       	cpc	r21, r24
     d1a:	58 f3       	brcs	.-42     	; 0xcf2 <__unpack_f+0x66>
     d1c:	14 96       	adiw	r26, 0x04	; 4
     d1e:	2d 93       	st	X+, r18
     d20:	3d 93       	st	X+, r19
     d22:	4d 93       	st	X+, r20
     d24:	5c 93       	st	X, r21
     d26:	17 97       	sbiw	r26, 0x07	; 7
     d28:	08 95       	ret
     d2a:	2f 3f       	cpi	r18, 0xFF	; 255
     d2c:	31 05       	cpc	r19, r1
     d2e:	79 f4       	brne	.+30     	; 0xd4e <__unpack_f+0xc2>
     d30:	41 15       	cp	r20, r1
     d32:	51 05       	cpc	r21, r1
     d34:	61 05       	cpc	r22, r1
     d36:	71 05       	cpc	r23, r1
     d38:	19 f4       	brne	.+6      	; 0xd40 <__unpack_f+0xb4>
     d3a:	84 e0       	ldi	r24, 0x04	; 4
     d3c:	8c 93       	st	X, r24
     d3e:	08 95       	ret
     d40:	64 ff       	sbrs	r22, 4
     d42:	03 c0       	rjmp	.+6      	; 0xd4a <__unpack_f+0xbe>
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	8c 93       	st	X, r24
     d48:	12 c0       	rjmp	.+36     	; 0xd6e <__unpack_f+0xe2>
     d4a:	1c 92       	st	X, r1
     d4c:	10 c0       	rjmp	.+32     	; 0xd6e <__unpack_f+0xe2>
     d4e:	2f 57       	subi	r18, 0x7F	; 127
     d50:	30 40       	sbci	r19, 0x00	; 0
     d52:	13 96       	adiw	r26, 0x03	; 3
     d54:	3c 93       	st	X, r19
     d56:	2e 93       	st	-X, r18
     d58:	12 97       	sbiw	r26, 0x02	; 2
     d5a:	83 e0       	ldi	r24, 0x03	; 3
     d5c:	8c 93       	st	X, r24
     d5e:	87 e0       	ldi	r24, 0x07	; 7
     d60:	44 0f       	add	r20, r20
     d62:	55 1f       	adc	r21, r21
     d64:	66 1f       	adc	r22, r22
     d66:	77 1f       	adc	r23, r23
     d68:	8a 95       	dec	r24
     d6a:	d1 f7       	brne	.-12     	; 0xd60 <__unpack_f+0xd4>
     d6c:	70 64       	ori	r23, 0x40	; 64
     d6e:	14 96       	adiw	r26, 0x04	; 4
     d70:	4d 93       	st	X+, r20
     d72:	5d 93       	st	X+, r21
     d74:	6d 93       	st	X+, r22
     d76:	7c 93       	st	X, r23
     d78:	17 97       	sbiw	r26, 0x07	; 7
     d7a:	08 95       	ret

00000d7c <__fpcmp_parts_f>:
     d7c:	1f 93       	push	r17
     d7e:	dc 01       	movw	r26, r24
     d80:	fb 01       	movw	r30, r22
     d82:	9c 91       	ld	r25, X
     d84:	92 30       	cpi	r25, 0x02	; 2
     d86:	08 f4       	brcc	.+2      	; 0xd8a <__fpcmp_parts_f+0xe>
     d88:	47 c0       	rjmp	.+142    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d8a:	80 81       	ld	r24, Z
     d8c:	82 30       	cpi	r24, 0x02	; 2
     d8e:	08 f4       	brcc	.+2      	; 0xd92 <__fpcmp_parts_f+0x16>
     d90:	43 c0       	rjmp	.+134    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d92:	94 30       	cpi	r25, 0x04	; 4
     d94:	51 f4       	brne	.+20     	; 0xdaa <__fpcmp_parts_f+0x2e>
     d96:	11 96       	adiw	r26, 0x01	; 1
     d98:	1c 91       	ld	r17, X
     d9a:	84 30       	cpi	r24, 0x04	; 4
     d9c:	99 f5       	brne	.+102    	; 0xe04 <__fpcmp_parts_f+0x88>
     d9e:	81 81       	ldd	r24, Z+1	; 0x01
     da0:	68 2f       	mov	r22, r24
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	61 1b       	sub	r22, r17
     da6:	71 09       	sbc	r23, r1
     da8:	3f c0       	rjmp	.+126    	; 0xe28 <__fpcmp_parts_f+0xac>
     daa:	84 30       	cpi	r24, 0x04	; 4
     dac:	21 f0       	breq	.+8      	; 0xdb6 <__fpcmp_parts_f+0x3a>
     dae:	92 30       	cpi	r25, 0x02	; 2
     db0:	31 f4       	brne	.+12     	; 0xdbe <__fpcmp_parts_f+0x42>
     db2:	82 30       	cpi	r24, 0x02	; 2
     db4:	b9 f1       	breq	.+110    	; 0xe24 <__fpcmp_parts_f+0xa8>
     db6:	81 81       	ldd	r24, Z+1	; 0x01
     db8:	88 23       	and	r24, r24
     dba:	89 f1       	breq	.+98     	; 0xe1e <__fpcmp_parts_f+0xa2>
     dbc:	2d c0       	rjmp	.+90     	; 0xe18 <__fpcmp_parts_f+0x9c>
     dbe:	11 96       	adiw	r26, 0x01	; 1
     dc0:	1c 91       	ld	r17, X
     dc2:	11 97       	sbiw	r26, 0x01	; 1
     dc4:	82 30       	cpi	r24, 0x02	; 2
     dc6:	f1 f0       	breq	.+60     	; 0xe04 <__fpcmp_parts_f+0x88>
     dc8:	81 81       	ldd	r24, Z+1	; 0x01
     dca:	18 17       	cp	r17, r24
     dcc:	d9 f4       	brne	.+54     	; 0xe04 <__fpcmp_parts_f+0x88>
     dce:	12 96       	adiw	r26, 0x02	; 2
     dd0:	2d 91       	ld	r18, X+
     dd2:	3c 91       	ld	r19, X
     dd4:	13 97       	sbiw	r26, 0x03	; 3
     dd6:	82 81       	ldd	r24, Z+2	; 0x02
     dd8:	93 81       	ldd	r25, Z+3	; 0x03
     dda:	82 17       	cp	r24, r18
     ddc:	93 07       	cpc	r25, r19
     dde:	94 f0       	brlt	.+36     	; 0xe04 <__fpcmp_parts_f+0x88>
     de0:	28 17       	cp	r18, r24
     de2:	39 07       	cpc	r19, r25
     de4:	bc f0       	brlt	.+46     	; 0xe14 <__fpcmp_parts_f+0x98>
     de6:	14 96       	adiw	r26, 0x04	; 4
     de8:	8d 91       	ld	r24, X+
     dea:	9d 91       	ld	r25, X+
     dec:	0d 90       	ld	r0, X+
     dee:	bc 91       	ld	r27, X
     df0:	a0 2d       	mov	r26, r0
     df2:	24 81       	ldd	r18, Z+4	; 0x04
     df4:	35 81       	ldd	r19, Z+5	; 0x05
     df6:	46 81       	ldd	r20, Z+6	; 0x06
     df8:	57 81       	ldd	r21, Z+7	; 0x07
     dfa:	28 17       	cp	r18, r24
     dfc:	39 07       	cpc	r19, r25
     dfe:	4a 07       	cpc	r20, r26
     e00:	5b 07       	cpc	r21, r27
     e02:	18 f4       	brcc	.+6      	; 0xe0a <__fpcmp_parts_f+0x8e>
     e04:	11 23       	and	r17, r17
     e06:	41 f0       	breq	.+16     	; 0xe18 <__fpcmp_parts_f+0x9c>
     e08:	0a c0       	rjmp	.+20     	; 0xe1e <__fpcmp_parts_f+0xa2>
     e0a:	82 17       	cp	r24, r18
     e0c:	93 07       	cpc	r25, r19
     e0e:	a4 07       	cpc	r26, r20
     e10:	b5 07       	cpc	r27, r21
     e12:	40 f4       	brcc	.+16     	; 0xe24 <__fpcmp_parts_f+0xa8>
     e14:	11 23       	and	r17, r17
     e16:	19 f0       	breq	.+6      	; 0xe1e <__fpcmp_parts_f+0xa2>
     e18:	61 e0       	ldi	r22, 0x01	; 1
     e1a:	70 e0       	ldi	r23, 0x00	; 0
     e1c:	05 c0       	rjmp	.+10     	; 0xe28 <__fpcmp_parts_f+0xac>
     e1e:	6f ef       	ldi	r22, 0xFF	; 255
     e20:	7f ef       	ldi	r23, 0xFF	; 255
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <__fpcmp_parts_f+0xac>
     e24:	60 e0       	ldi	r22, 0x00	; 0
     e26:	70 e0       	ldi	r23, 0x00	; 0
     e28:	cb 01       	movw	r24, r22
     e2a:	1f 91       	pop	r17
     e2c:	08 95       	ret

00000e2e <HLCD_voidInit>:
#include "MDIO_private.h"
#include "MDIO_interface.h"
#include "HLCD_interface.h"

void  HLCD_voidInit(void)
{
     e2e:	df 93       	push	r29
     e30:	cf 93       	push	r28
     e32:	cd b7       	in	r28, 0x3d	; 61
     e34:	de b7       	in	r29, 0x3e	; 62
     e36:	e8 97       	sbiw	r28, 0x38	; 56
     e38:	0f b6       	in	r0, 0x3f	; 63
     e3a:	f8 94       	cli
     e3c:	de bf       	out	0x3e, r29	; 62
     e3e:	0f be       	out	0x3f, r0	; 63
     e40:	cd bf       	out	0x3d, r28	; 61
MDIO_voidSetPortDirection(HLCD_DATA_PORT,0xff);
     e42:	8c e0       	ldi	r24, 0x0C	; 12
     e44:	6f ef       	ldi	r22, 0xFF	; 255
     e46:	0e 94 32 0f 	call	0x1e64	; 0x1e64 <MDIO_voidSetPortDirection>
MDIO_voidSetPinDirection(HLCD_CTRL_PORT, HLCD_RS_PIN , MDIO_OUTPUT);
     e4a:	81 e2       	ldi	r24, 0x21	; 33
     e4c:	60 e0       	ldi	r22, 0x00	; 0
     e4e:	4a e5       	ldi	r20, 0x5A	; 90
     e50:	0e 94 f9 0f 	call	0x1ff2	; 0x1ff2 <MDIO_voidSetPinDirection>
MDIO_voidSetPinDirection(HLCD_CTRL_PORT, HLCD_RW_PIN , MDIO_OUTPUT);
     e54:	81 e2       	ldi	r24, 0x21	; 33
     e56:	61 e0       	ldi	r22, 0x01	; 1
     e58:	4a e5       	ldi	r20, 0x5A	; 90
     e5a:	0e 94 f9 0f 	call	0x1ff2	; 0x1ff2 <MDIO_voidSetPinDirection>
MDIO_voidSetPinDirection(HLCD_CTRL_PORT, HLCD_EN_PIN , MDIO_OUTPUT);
     e5e:	81 e2       	ldi	r24, 0x21	; 33
     e60:	62 e0       	ldi	r22, 0x02	; 2
     e62:	4a e5       	ldi	r20, 0x5A	; 90
     e64:	0e 94 f9 0f 	call	0x1ff2	; 0x1ff2 <MDIO_voidSetPinDirection>
     e68:	80 e0       	ldi	r24, 0x00	; 0
     e6a:	90 e0       	ldi	r25, 0x00	; 0
     e6c:	a0 ef       	ldi	r26, 0xF0	; 240
     e6e:	b1 e4       	ldi	r27, 0x41	; 65
     e70:	8d ab       	std	Y+53, r24	; 0x35
     e72:	9e ab       	std	Y+54, r25	; 0x36
     e74:	af ab       	std	Y+55, r26	; 0x37
     e76:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     e78:	6d a9       	ldd	r22, Y+53	; 0x35
     e7a:	7e a9       	ldd	r23, Y+54	; 0x36
     e7c:	8f a9       	ldd	r24, Y+55	; 0x37
     e7e:	98 ad       	ldd	r25, Y+56	; 0x38
     e80:	20 e0       	ldi	r18, 0x00	; 0
     e82:	30 e0       	ldi	r19, 0x00	; 0
     e84:	4a ef       	ldi	r20, 0xFA	; 250
     e86:	54 e4       	ldi	r21, 0x44	; 68
     e88:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e8c:	dc 01       	movw	r26, r24
     e8e:	cb 01       	movw	r24, r22
     e90:	89 ab       	std	Y+49, r24	; 0x31
     e92:	9a ab       	std	Y+50, r25	; 0x32
     e94:	ab ab       	std	Y+51, r26	; 0x33
     e96:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
     e98:	69 a9       	ldd	r22, Y+49	; 0x31
     e9a:	7a a9       	ldd	r23, Y+50	; 0x32
     e9c:	8b a9       	ldd	r24, Y+51	; 0x33
     e9e:	9c a9       	ldd	r25, Y+52	; 0x34
     ea0:	20 e0       	ldi	r18, 0x00	; 0
     ea2:	30 e0       	ldi	r19, 0x00	; 0
     ea4:	40 e8       	ldi	r20, 0x80	; 128
     ea6:	5f e3       	ldi	r21, 0x3F	; 63
     ea8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
     eac:	88 23       	and	r24, r24
     eae:	2c f4       	brge	.+10     	; 0xeba <HLCD_voidInit+0x8c>
		__ticks = 1;
     eb0:	81 e0       	ldi	r24, 0x01	; 1
     eb2:	90 e0       	ldi	r25, 0x00	; 0
     eb4:	98 ab       	std	Y+48, r25	; 0x30
     eb6:	8f a7       	std	Y+47, r24	; 0x2f
     eb8:	3f c0       	rjmp	.+126    	; 0xf38 <HLCD_voidInit+0x10a>
	else if (__tmp > 65535)
     eba:	69 a9       	ldd	r22, Y+49	; 0x31
     ebc:	7a a9       	ldd	r23, Y+50	; 0x32
     ebe:	8b a9       	ldd	r24, Y+51	; 0x33
     ec0:	9c a9       	ldd	r25, Y+52	; 0x34
     ec2:	20 e0       	ldi	r18, 0x00	; 0
     ec4:	3f ef       	ldi	r19, 0xFF	; 255
     ec6:	4f e7       	ldi	r20, 0x7F	; 127
     ec8:	57 e4       	ldi	r21, 0x47	; 71
     eca:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
     ece:	18 16       	cp	r1, r24
     ed0:	4c f5       	brge	.+82     	; 0xf24 <HLCD_voidInit+0xf6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     ed2:	6d a9       	ldd	r22, Y+53	; 0x35
     ed4:	7e a9       	ldd	r23, Y+54	; 0x36
     ed6:	8f a9       	ldd	r24, Y+55	; 0x37
     ed8:	98 ad       	ldd	r25, Y+56	; 0x38
     eda:	20 e0       	ldi	r18, 0x00	; 0
     edc:	30 e0       	ldi	r19, 0x00	; 0
     ede:	40 e2       	ldi	r20, 0x20	; 32
     ee0:	51 e4       	ldi	r21, 0x41	; 65
     ee2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     ee6:	dc 01       	movw	r26, r24
     ee8:	cb 01       	movw	r24, r22
     eea:	bc 01       	movw	r22, r24
     eec:	cd 01       	movw	r24, r26
     eee:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     ef2:	dc 01       	movw	r26, r24
     ef4:	cb 01       	movw	r24, r22
     ef6:	98 ab       	std	Y+48, r25	; 0x30
     ef8:	8f a7       	std	Y+47, r24	; 0x2f
     efa:	0f c0       	rjmp	.+30     	; 0xf1a <HLCD_voidInit+0xec>
     efc:	88 ec       	ldi	r24, 0xC8	; 200
     efe:	90 e0       	ldi	r25, 0x00	; 0
     f00:	9e a7       	std	Y+46, r25	; 0x2e
     f02:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     f04:	8d a5       	ldd	r24, Y+45	; 0x2d
     f06:	9e a5       	ldd	r25, Y+46	; 0x2e
     f08:	01 97       	sbiw	r24, 0x01	; 1
     f0a:	f1 f7       	brne	.-4      	; 0xf08 <HLCD_voidInit+0xda>
     f0c:	9e a7       	std	Y+46, r25	; 0x2e
     f0e:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     f10:	8f a5       	ldd	r24, Y+47	; 0x2f
     f12:	98 a9       	ldd	r25, Y+48	; 0x30
     f14:	01 97       	sbiw	r24, 0x01	; 1
     f16:	98 ab       	std	Y+48, r25	; 0x30
     f18:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     f1a:	8f a5       	ldd	r24, Y+47	; 0x2f
     f1c:	98 a9       	ldd	r25, Y+48	; 0x30
     f1e:	00 97       	sbiw	r24, 0x00	; 0
     f20:	69 f7       	brne	.-38     	; 0xefc <HLCD_voidInit+0xce>
     f22:	14 c0       	rjmp	.+40     	; 0xf4c <HLCD_voidInit+0x11e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     f24:	69 a9       	ldd	r22, Y+49	; 0x31
     f26:	7a a9       	ldd	r23, Y+50	; 0x32
     f28:	8b a9       	ldd	r24, Y+51	; 0x33
     f2a:	9c a9       	ldd	r25, Y+52	; 0x34
     f2c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     f30:	dc 01       	movw	r26, r24
     f32:	cb 01       	movw	r24, r22
     f34:	98 ab       	std	Y+48, r25	; 0x30
     f36:	8f a7       	std	Y+47, r24	; 0x2f
     f38:	8f a5       	ldd	r24, Y+47	; 0x2f
     f3a:	98 a9       	ldd	r25, Y+48	; 0x30
     f3c:	9c a7       	std	Y+44, r25	; 0x2c
     f3e:	8b a7       	std	Y+43, r24	; 0x2b
     f40:	8b a5       	ldd	r24, Y+43	; 0x2b
     f42:	9c a5       	ldd	r25, Y+44	; 0x2c
     f44:	01 97       	sbiw	r24, 0x01	; 1
     f46:	f1 f7       	brne	.-4      	; 0xf44 <HLCD_voidInit+0x116>
     f48:	9c a7       	std	Y+44, r25	; 0x2c
     f4a:	8b a7       	std	Y+43, r24	; 0x2b
_delay_ms(30);
HLCD_voidWriteCmd(0x3f);
     f4c:	8f e3       	ldi	r24, 0x3F	; 63
     f4e:	0e 94 bd 0a 	call	0x157a	; 0x157a <HLCD_voidWriteCmd>
     f52:	80 e0       	ldi	r24, 0x00	; 0
     f54:	90 e0       	ldi	r25, 0x00	; 0
     f56:	a8 e4       	ldi	r26, 0x48	; 72
     f58:	b2 e4       	ldi	r27, 0x42	; 66
     f5a:	8f a3       	std	Y+39, r24	; 0x27
     f5c:	98 a7       	std	Y+40, r25	; 0x28
     f5e:	a9 a7       	std	Y+41, r26	; 0x29
     f60:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     f62:	6f a1       	ldd	r22, Y+39	; 0x27
     f64:	78 a5       	ldd	r23, Y+40	; 0x28
     f66:	89 a5       	ldd	r24, Y+41	; 0x29
     f68:	9a a5       	ldd	r25, Y+42	; 0x2a
     f6a:	20 e0       	ldi	r18, 0x00	; 0
     f6c:	30 e0       	ldi	r19, 0x00	; 0
     f6e:	4a ef       	ldi	r20, 0xFA	; 250
     f70:	54 e4       	ldi	r21, 0x44	; 68
     f72:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f76:	dc 01       	movw	r26, r24
     f78:	cb 01       	movw	r24, r22
     f7a:	8b a3       	std	Y+35, r24	; 0x23
     f7c:	9c a3       	std	Y+36, r25	; 0x24
     f7e:	ad a3       	std	Y+37, r26	; 0x25
     f80:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
     f82:	6b a1       	ldd	r22, Y+35	; 0x23
     f84:	7c a1       	ldd	r23, Y+36	; 0x24
     f86:	8d a1       	ldd	r24, Y+37	; 0x25
     f88:	9e a1       	ldd	r25, Y+38	; 0x26
     f8a:	20 e0       	ldi	r18, 0x00	; 0
     f8c:	30 e0       	ldi	r19, 0x00	; 0
     f8e:	40 e8       	ldi	r20, 0x80	; 128
     f90:	5f e3       	ldi	r21, 0x3F	; 63
     f92:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
     f96:	88 23       	and	r24, r24
     f98:	2c f4       	brge	.+10     	; 0xfa4 <HLCD_voidInit+0x176>
		__ticks = 1;
     f9a:	81 e0       	ldi	r24, 0x01	; 1
     f9c:	90 e0       	ldi	r25, 0x00	; 0
     f9e:	9a a3       	std	Y+34, r25	; 0x22
     fa0:	89 a3       	std	Y+33, r24	; 0x21
     fa2:	3f c0       	rjmp	.+126    	; 0x1022 <HLCD_voidInit+0x1f4>
	else if (__tmp > 65535)
     fa4:	6b a1       	ldd	r22, Y+35	; 0x23
     fa6:	7c a1       	ldd	r23, Y+36	; 0x24
     fa8:	8d a1       	ldd	r24, Y+37	; 0x25
     faa:	9e a1       	ldd	r25, Y+38	; 0x26
     fac:	20 e0       	ldi	r18, 0x00	; 0
     fae:	3f ef       	ldi	r19, 0xFF	; 255
     fb0:	4f e7       	ldi	r20, 0x7F	; 127
     fb2:	57 e4       	ldi	r21, 0x47	; 71
     fb4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
     fb8:	18 16       	cp	r1, r24
     fba:	4c f5       	brge	.+82     	; 0x100e <HLCD_voidInit+0x1e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     fbc:	6f a1       	ldd	r22, Y+39	; 0x27
     fbe:	78 a5       	ldd	r23, Y+40	; 0x28
     fc0:	89 a5       	ldd	r24, Y+41	; 0x29
     fc2:	9a a5       	ldd	r25, Y+42	; 0x2a
     fc4:	20 e0       	ldi	r18, 0x00	; 0
     fc6:	30 e0       	ldi	r19, 0x00	; 0
     fc8:	40 e2       	ldi	r20, 0x20	; 32
     fca:	51 e4       	ldi	r21, 0x41	; 65
     fcc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     fd0:	dc 01       	movw	r26, r24
     fd2:	cb 01       	movw	r24, r22
     fd4:	bc 01       	movw	r22, r24
     fd6:	cd 01       	movw	r24, r26
     fd8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     fdc:	dc 01       	movw	r26, r24
     fde:	cb 01       	movw	r24, r22
     fe0:	9a a3       	std	Y+34, r25	; 0x22
     fe2:	89 a3       	std	Y+33, r24	; 0x21
     fe4:	0f c0       	rjmp	.+30     	; 0x1004 <HLCD_voidInit+0x1d6>
     fe6:	88 ec       	ldi	r24, 0xC8	; 200
     fe8:	90 e0       	ldi	r25, 0x00	; 0
     fea:	98 a3       	std	Y+32, r25	; 0x20
     fec:	8f 8f       	std	Y+31, r24	; 0x1f
     fee:	8f 8d       	ldd	r24, Y+31	; 0x1f
     ff0:	98 a1       	ldd	r25, Y+32	; 0x20
     ff2:	01 97       	sbiw	r24, 0x01	; 1
     ff4:	f1 f7       	brne	.-4      	; 0xff2 <HLCD_voidInit+0x1c4>
     ff6:	98 a3       	std	Y+32, r25	; 0x20
     ff8:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     ffa:	89 a1       	ldd	r24, Y+33	; 0x21
     ffc:	9a a1       	ldd	r25, Y+34	; 0x22
     ffe:	01 97       	sbiw	r24, 0x01	; 1
    1000:	9a a3       	std	Y+34, r25	; 0x22
    1002:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1004:	89 a1       	ldd	r24, Y+33	; 0x21
    1006:	9a a1       	ldd	r25, Y+34	; 0x22
    1008:	00 97       	sbiw	r24, 0x00	; 0
    100a:	69 f7       	brne	.-38     	; 0xfe6 <HLCD_voidInit+0x1b8>
    100c:	14 c0       	rjmp	.+40     	; 0x1036 <HLCD_voidInit+0x208>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    100e:	6b a1       	ldd	r22, Y+35	; 0x23
    1010:	7c a1       	ldd	r23, Y+36	; 0x24
    1012:	8d a1       	ldd	r24, Y+37	; 0x25
    1014:	9e a1       	ldd	r25, Y+38	; 0x26
    1016:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    101a:	dc 01       	movw	r26, r24
    101c:	cb 01       	movw	r24, r22
    101e:	9a a3       	std	Y+34, r25	; 0x22
    1020:	89 a3       	std	Y+33, r24	; 0x21
    1022:	89 a1       	ldd	r24, Y+33	; 0x21
    1024:	9a a1       	ldd	r25, Y+34	; 0x22
    1026:	9e 8f       	std	Y+30, r25	; 0x1e
    1028:	8d 8f       	std	Y+29, r24	; 0x1d
    102a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    102c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    102e:	01 97       	sbiw	r24, 0x01	; 1
    1030:	f1 f7       	brne	.-4      	; 0x102e <HLCD_voidInit+0x200>
    1032:	9e 8f       	std	Y+30, r25	; 0x1e
    1034:	8d 8f       	std	Y+29, r24	; 0x1d
_delay_ms(50);
HLCD_voidWriteCmd(0x0f); /*if you don't want cursor put ii:(0x0C)*/
    1036:	8f e0       	ldi	r24, 0x0F	; 15
    1038:	0e 94 bd 0a 	call	0x157a	; 0x157a <HLCD_voidWriteCmd>
    103c:	80 e0       	ldi	r24, 0x00	; 0
    103e:	90 e0       	ldi	r25, 0x00	; 0
    1040:	a8 e4       	ldi	r26, 0x48	; 72
    1042:	b2 e4       	ldi	r27, 0x42	; 66
    1044:	89 8f       	std	Y+25, r24	; 0x19
    1046:	9a 8f       	std	Y+26, r25	; 0x1a
    1048:	ab 8f       	std	Y+27, r26	; 0x1b
    104a:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    104c:	69 8d       	ldd	r22, Y+25	; 0x19
    104e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1050:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1052:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1054:	20 e0       	ldi	r18, 0x00	; 0
    1056:	30 e0       	ldi	r19, 0x00	; 0
    1058:	4a ef       	ldi	r20, 0xFA	; 250
    105a:	54 e4       	ldi	r21, 0x44	; 68
    105c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1060:	dc 01       	movw	r26, r24
    1062:	cb 01       	movw	r24, r22
    1064:	8d 8b       	std	Y+21, r24	; 0x15
    1066:	9e 8b       	std	Y+22, r25	; 0x16
    1068:	af 8b       	std	Y+23, r26	; 0x17
    106a:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    106c:	6d 89       	ldd	r22, Y+21	; 0x15
    106e:	7e 89       	ldd	r23, Y+22	; 0x16
    1070:	8f 89       	ldd	r24, Y+23	; 0x17
    1072:	98 8d       	ldd	r25, Y+24	; 0x18
    1074:	20 e0       	ldi	r18, 0x00	; 0
    1076:	30 e0       	ldi	r19, 0x00	; 0
    1078:	40 e8       	ldi	r20, 0x80	; 128
    107a:	5f e3       	ldi	r21, 0x3F	; 63
    107c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1080:	88 23       	and	r24, r24
    1082:	2c f4       	brge	.+10     	; 0x108e <HLCD_voidInit+0x260>
		__ticks = 1;
    1084:	81 e0       	ldi	r24, 0x01	; 1
    1086:	90 e0       	ldi	r25, 0x00	; 0
    1088:	9c 8b       	std	Y+20, r25	; 0x14
    108a:	8b 8b       	std	Y+19, r24	; 0x13
    108c:	3f c0       	rjmp	.+126    	; 0x110c <HLCD_voidInit+0x2de>
	else if (__tmp > 65535)
    108e:	6d 89       	ldd	r22, Y+21	; 0x15
    1090:	7e 89       	ldd	r23, Y+22	; 0x16
    1092:	8f 89       	ldd	r24, Y+23	; 0x17
    1094:	98 8d       	ldd	r25, Y+24	; 0x18
    1096:	20 e0       	ldi	r18, 0x00	; 0
    1098:	3f ef       	ldi	r19, 0xFF	; 255
    109a:	4f e7       	ldi	r20, 0x7F	; 127
    109c:	57 e4       	ldi	r21, 0x47	; 71
    109e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    10a2:	18 16       	cp	r1, r24
    10a4:	4c f5       	brge	.+82     	; 0x10f8 <HLCD_voidInit+0x2ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    10a6:	69 8d       	ldd	r22, Y+25	; 0x19
    10a8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    10aa:	8b 8d       	ldd	r24, Y+27	; 0x1b
    10ac:	9c 8d       	ldd	r25, Y+28	; 0x1c
    10ae:	20 e0       	ldi	r18, 0x00	; 0
    10b0:	30 e0       	ldi	r19, 0x00	; 0
    10b2:	40 e2       	ldi	r20, 0x20	; 32
    10b4:	51 e4       	ldi	r21, 0x41	; 65
    10b6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    10ba:	dc 01       	movw	r26, r24
    10bc:	cb 01       	movw	r24, r22
    10be:	bc 01       	movw	r22, r24
    10c0:	cd 01       	movw	r24, r26
    10c2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    10c6:	dc 01       	movw	r26, r24
    10c8:	cb 01       	movw	r24, r22
    10ca:	9c 8b       	std	Y+20, r25	; 0x14
    10cc:	8b 8b       	std	Y+19, r24	; 0x13
    10ce:	0f c0       	rjmp	.+30     	; 0x10ee <HLCD_voidInit+0x2c0>
    10d0:	88 ec       	ldi	r24, 0xC8	; 200
    10d2:	90 e0       	ldi	r25, 0x00	; 0
    10d4:	9a 8b       	std	Y+18, r25	; 0x12
    10d6:	89 8b       	std	Y+17, r24	; 0x11
    10d8:	89 89       	ldd	r24, Y+17	; 0x11
    10da:	9a 89       	ldd	r25, Y+18	; 0x12
    10dc:	01 97       	sbiw	r24, 0x01	; 1
    10de:	f1 f7       	brne	.-4      	; 0x10dc <HLCD_voidInit+0x2ae>
    10e0:	9a 8b       	std	Y+18, r25	; 0x12
    10e2:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    10e4:	8b 89       	ldd	r24, Y+19	; 0x13
    10e6:	9c 89       	ldd	r25, Y+20	; 0x14
    10e8:	01 97       	sbiw	r24, 0x01	; 1
    10ea:	9c 8b       	std	Y+20, r25	; 0x14
    10ec:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    10ee:	8b 89       	ldd	r24, Y+19	; 0x13
    10f0:	9c 89       	ldd	r25, Y+20	; 0x14
    10f2:	00 97       	sbiw	r24, 0x00	; 0
    10f4:	69 f7       	brne	.-38     	; 0x10d0 <HLCD_voidInit+0x2a2>
    10f6:	14 c0       	rjmp	.+40     	; 0x1120 <HLCD_voidInit+0x2f2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    10f8:	6d 89       	ldd	r22, Y+21	; 0x15
    10fa:	7e 89       	ldd	r23, Y+22	; 0x16
    10fc:	8f 89       	ldd	r24, Y+23	; 0x17
    10fe:	98 8d       	ldd	r25, Y+24	; 0x18
    1100:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1104:	dc 01       	movw	r26, r24
    1106:	cb 01       	movw	r24, r22
    1108:	9c 8b       	std	Y+20, r25	; 0x14
    110a:	8b 8b       	std	Y+19, r24	; 0x13
    110c:	8b 89       	ldd	r24, Y+19	; 0x13
    110e:	9c 89       	ldd	r25, Y+20	; 0x14
    1110:	98 8b       	std	Y+16, r25	; 0x10
    1112:	8f 87       	std	Y+15, r24	; 0x0f
    1114:	8f 85       	ldd	r24, Y+15	; 0x0f
    1116:	98 89       	ldd	r25, Y+16	; 0x10
    1118:	01 97       	sbiw	r24, 0x01	; 1
    111a:	f1 f7       	brne	.-4      	; 0x1118 <HLCD_voidInit+0x2ea>
    111c:	98 8b       	std	Y+16, r25	; 0x10
    111e:	8f 87       	std	Y+15, r24	; 0x0f
_delay_ms(50);
HLCD_voidClearScreen();
    1120:	0e 94 6a 0c 	call	0x18d4	; 0x18d4 <HLCD_voidClearScreen>
HLCD_voidWriteCmd(0x06);
    1124:	86 e0       	ldi	r24, 0x06	; 6
    1126:	0e 94 bd 0a 	call	0x157a	; 0x157a <HLCD_voidWriteCmd>
    112a:	80 e0       	ldi	r24, 0x00	; 0
    112c:	90 e0       	ldi	r25, 0x00	; 0
    112e:	a8 e4       	ldi	r26, 0x48	; 72
    1130:	b2 e4       	ldi	r27, 0x42	; 66
    1132:	8b 87       	std	Y+11, r24	; 0x0b
    1134:	9c 87       	std	Y+12, r25	; 0x0c
    1136:	ad 87       	std	Y+13, r26	; 0x0d
    1138:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    113a:	6b 85       	ldd	r22, Y+11	; 0x0b
    113c:	7c 85       	ldd	r23, Y+12	; 0x0c
    113e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1140:	9e 85       	ldd	r25, Y+14	; 0x0e
    1142:	20 e0       	ldi	r18, 0x00	; 0
    1144:	30 e0       	ldi	r19, 0x00	; 0
    1146:	4a ef       	ldi	r20, 0xFA	; 250
    1148:	54 e4       	ldi	r21, 0x44	; 68
    114a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    114e:	dc 01       	movw	r26, r24
    1150:	cb 01       	movw	r24, r22
    1152:	8f 83       	std	Y+7, r24	; 0x07
    1154:	98 87       	std	Y+8, r25	; 0x08
    1156:	a9 87       	std	Y+9, r26	; 0x09
    1158:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    115a:	6f 81       	ldd	r22, Y+7	; 0x07
    115c:	78 85       	ldd	r23, Y+8	; 0x08
    115e:	89 85       	ldd	r24, Y+9	; 0x09
    1160:	9a 85       	ldd	r25, Y+10	; 0x0a
    1162:	20 e0       	ldi	r18, 0x00	; 0
    1164:	30 e0       	ldi	r19, 0x00	; 0
    1166:	40 e8       	ldi	r20, 0x80	; 128
    1168:	5f e3       	ldi	r21, 0x3F	; 63
    116a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    116e:	88 23       	and	r24, r24
    1170:	2c f4       	brge	.+10     	; 0x117c <HLCD_voidInit+0x34e>
		__ticks = 1;
    1172:	81 e0       	ldi	r24, 0x01	; 1
    1174:	90 e0       	ldi	r25, 0x00	; 0
    1176:	9e 83       	std	Y+6, r25	; 0x06
    1178:	8d 83       	std	Y+5, r24	; 0x05
    117a:	3f c0       	rjmp	.+126    	; 0x11fa <HLCD_voidInit+0x3cc>
	else if (__tmp > 65535)
    117c:	6f 81       	ldd	r22, Y+7	; 0x07
    117e:	78 85       	ldd	r23, Y+8	; 0x08
    1180:	89 85       	ldd	r24, Y+9	; 0x09
    1182:	9a 85       	ldd	r25, Y+10	; 0x0a
    1184:	20 e0       	ldi	r18, 0x00	; 0
    1186:	3f ef       	ldi	r19, 0xFF	; 255
    1188:	4f e7       	ldi	r20, 0x7F	; 127
    118a:	57 e4       	ldi	r21, 0x47	; 71
    118c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1190:	18 16       	cp	r1, r24
    1192:	4c f5       	brge	.+82     	; 0x11e6 <HLCD_voidInit+0x3b8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1194:	6b 85       	ldd	r22, Y+11	; 0x0b
    1196:	7c 85       	ldd	r23, Y+12	; 0x0c
    1198:	8d 85       	ldd	r24, Y+13	; 0x0d
    119a:	9e 85       	ldd	r25, Y+14	; 0x0e
    119c:	20 e0       	ldi	r18, 0x00	; 0
    119e:	30 e0       	ldi	r19, 0x00	; 0
    11a0:	40 e2       	ldi	r20, 0x20	; 32
    11a2:	51 e4       	ldi	r21, 0x41	; 65
    11a4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    11a8:	dc 01       	movw	r26, r24
    11aa:	cb 01       	movw	r24, r22
    11ac:	bc 01       	movw	r22, r24
    11ae:	cd 01       	movw	r24, r26
    11b0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    11b4:	dc 01       	movw	r26, r24
    11b6:	cb 01       	movw	r24, r22
    11b8:	9e 83       	std	Y+6, r25	; 0x06
    11ba:	8d 83       	std	Y+5, r24	; 0x05
    11bc:	0f c0       	rjmp	.+30     	; 0x11dc <HLCD_voidInit+0x3ae>
    11be:	88 ec       	ldi	r24, 0xC8	; 200
    11c0:	90 e0       	ldi	r25, 0x00	; 0
    11c2:	9c 83       	std	Y+4, r25	; 0x04
    11c4:	8b 83       	std	Y+3, r24	; 0x03
    11c6:	8b 81       	ldd	r24, Y+3	; 0x03
    11c8:	9c 81       	ldd	r25, Y+4	; 0x04
    11ca:	01 97       	sbiw	r24, 0x01	; 1
    11cc:	f1 f7       	brne	.-4      	; 0x11ca <HLCD_voidInit+0x39c>
    11ce:	9c 83       	std	Y+4, r25	; 0x04
    11d0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    11d2:	8d 81       	ldd	r24, Y+5	; 0x05
    11d4:	9e 81       	ldd	r25, Y+6	; 0x06
    11d6:	01 97       	sbiw	r24, 0x01	; 1
    11d8:	9e 83       	std	Y+6, r25	; 0x06
    11da:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    11dc:	8d 81       	ldd	r24, Y+5	; 0x05
    11de:	9e 81       	ldd	r25, Y+6	; 0x06
    11e0:	00 97       	sbiw	r24, 0x00	; 0
    11e2:	69 f7       	brne	.-38     	; 0x11be <HLCD_voidInit+0x390>
    11e4:	14 c0       	rjmp	.+40     	; 0x120e <HLCD_voidInit+0x3e0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    11e6:	6f 81       	ldd	r22, Y+7	; 0x07
    11e8:	78 85       	ldd	r23, Y+8	; 0x08
    11ea:	89 85       	ldd	r24, Y+9	; 0x09
    11ec:	9a 85       	ldd	r25, Y+10	; 0x0a
    11ee:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    11f2:	dc 01       	movw	r26, r24
    11f4:	cb 01       	movw	r24, r22
    11f6:	9e 83       	std	Y+6, r25	; 0x06
    11f8:	8d 83       	std	Y+5, r24	; 0x05
    11fa:	8d 81       	ldd	r24, Y+5	; 0x05
    11fc:	9e 81       	ldd	r25, Y+6	; 0x06
    11fe:	9a 83       	std	Y+2, r25	; 0x02
    1200:	89 83       	std	Y+1, r24	; 0x01
    1202:	89 81       	ldd	r24, Y+1	; 0x01
    1204:	9a 81       	ldd	r25, Y+2	; 0x02
    1206:	01 97       	sbiw	r24, 0x01	; 1
    1208:	f1 f7       	brne	.-4      	; 0x1206 <HLCD_voidInit+0x3d8>
    120a:	9a 83       	std	Y+2, r25	; 0x02
    120c:	89 83       	std	Y+1, r24	; 0x01
_delay_ms(50);
}
    120e:	e8 96       	adiw	r28, 0x38	; 56
    1210:	0f b6       	in	r0, 0x3f	; 63
    1212:	f8 94       	cli
    1214:	de bf       	out	0x3e, r29	; 62
    1216:	0f be       	out	0x3f, r0	; 63
    1218:	cd bf       	out	0x3d, r28	; 61
    121a:	cf 91       	pop	r28
    121c:	df 91       	pop	r29
    121e:	08 95       	ret

00001220 <HLCD_voidWriteChar>:
void  HLCD_voidWriteChar(const char ARG_ccharChar)
{
    1220:	df 93       	push	r29
    1222:	cf 93       	push	r28
    1224:	cd b7       	in	r28, 0x3d	; 61
    1226:	de b7       	in	r29, 0x3e	; 62
    1228:	e1 97       	sbiw	r28, 0x31	; 49
    122a:	0f b6       	in	r0, 0x3f	; 63
    122c:	f8 94       	cli
    122e:	de bf       	out	0x3e, r29	; 62
    1230:	0f be       	out	0x3f, r0	; 63
    1232:	cd bf       	out	0x3d, r28	; 61
    1234:	89 ab       	std	Y+49, r24	; 0x31
MDIO_voidSetPinValue(HLCD_CTRL_PORT, HLCD_RW_PIN , MDIO_LOW);
    1236:	81 e2       	ldi	r24, 0x21	; 33
    1238:	61 e0       	ldi	r22, 0x01	; 1
    123a:	40 e0       	ldi	r20, 0x00	; 0
    123c:	0e 94 df 11 	call	0x23be	; 0x23be <MDIO_voidSetPinValue>
MDIO_voidSetPinValue(HLCD_CTRL_PORT, HLCD_RS_PIN , MDIO_HIGH);
    1240:	81 e2       	ldi	r24, 0x21	; 33
    1242:	60 e0       	ldi	r22, 0x00	; 0
    1244:	41 e0       	ldi	r20, 0x01	; 1
    1246:	0e 94 df 11 	call	0x23be	; 0x23be <MDIO_voidSetPinValue>
MDIO_voidSetPortValue(HLCD_DATA_PORT, ARG_ccharChar);
    124a:	8c e0       	ldi	r24, 0x0C	; 12
    124c:	69 a9       	ldd	r22, Y+49	; 0x31
    124e:	0e 94 74 0f 	call	0x1ee8	; 0x1ee8 <MDIO_voidSetPortValue>
MDIO_voidSetPinValue(HLCD_CTRL_PORT, HLCD_EN_PIN , MDIO_LOW);
    1252:	81 e2       	ldi	r24, 0x21	; 33
    1254:	62 e0       	ldi	r22, 0x02	; 2
    1256:	40 e0       	ldi	r20, 0x00	; 0
    1258:	0e 94 df 11 	call	0x23be	; 0x23be <MDIO_voidSetPinValue>
MDIO_voidSetPinValue(HLCD_CTRL_PORT, HLCD_EN_PIN , MDIO_HIGH);
    125c:	81 e2       	ldi	r24, 0x21	; 33
    125e:	62 e0       	ldi	r22, 0x02	; 2
    1260:	41 e0       	ldi	r20, 0x01	; 1
    1262:	0e 94 df 11 	call	0x23be	; 0x23be <MDIO_voidSetPinValue>
    1266:	80 e0       	ldi	r24, 0x00	; 0
    1268:	90 e0       	ldi	r25, 0x00	; 0
    126a:	a0 e8       	ldi	r26, 0x80	; 128
    126c:	bf e3       	ldi	r27, 0x3F	; 63
    126e:	8d a7       	std	Y+45, r24	; 0x2d
    1270:	9e a7       	std	Y+46, r25	; 0x2e
    1272:	af a7       	std	Y+47, r26	; 0x2f
    1274:	b8 ab       	std	Y+48, r27	; 0x30
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1276:	6d a5       	ldd	r22, Y+45	; 0x2d
    1278:	7e a5       	ldd	r23, Y+46	; 0x2e
    127a:	8f a5       	ldd	r24, Y+47	; 0x2f
    127c:	98 a9       	ldd	r25, Y+48	; 0x30
    127e:	2b ea       	ldi	r18, 0xAB	; 171
    1280:	3a ea       	ldi	r19, 0xAA	; 170
    1282:	4a e2       	ldi	r20, 0x2A	; 42
    1284:	50 e4       	ldi	r21, 0x40	; 64
    1286:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    128a:	dc 01       	movw	r26, r24
    128c:	cb 01       	movw	r24, r22
    128e:	89 a7       	std	Y+41, r24	; 0x29
    1290:	9a a7       	std	Y+42, r25	; 0x2a
    1292:	ab a7       	std	Y+43, r26	; 0x2b
    1294:	bc a7       	std	Y+44, r27	; 0x2c
	if (__tmp < 1.0)
    1296:	69 a5       	ldd	r22, Y+41	; 0x29
    1298:	7a a5       	ldd	r23, Y+42	; 0x2a
    129a:	8b a5       	ldd	r24, Y+43	; 0x2b
    129c:	9c a5       	ldd	r25, Y+44	; 0x2c
    129e:	20 e0       	ldi	r18, 0x00	; 0
    12a0:	30 e0       	ldi	r19, 0x00	; 0
    12a2:	40 e8       	ldi	r20, 0x80	; 128
    12a4:	5f e3       	ldi	r21, 0x3F	; 63
    12a6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    12aa:	88 23       	and	r24, r24
    12ac:	1c f4       	brge	.+6      	; 0x12b4 <HLCD_voidWriteChar+0x94>
		__ticks = 1;
    12ae:	81 e0       	ldi	r24, 0x01	; 1
    12b0:	88 a7       	std	Y+40, r24	; 0x28
    12b2:	91 c0       	rjmp	.+290    	; 0x13d6 <HLCD_voidWriteChar+0x1b6>
	else if (__tmp > 255)
    12b4:	69 a5       	ldd	r22, Y+41	; 0x29
    12b6:	7a a5       	ldd	r23, Y+42	; 0x2a
    12b8:	8b a5       	ldd	r24, Y+43	; 0x2b
    12ba:	9c a5       	ldd	r25, Y+44	; 0x2c
    12bc:	20 e0       	ldi	r18, 0x00	; 0
    12be:	30 e0       	ldi	r19, 0x00	; 0
    12c0:	4f e7       	ldi	r20, 0x7F	; 127
    12c2:	53 e4       	ldi	r21, 0x43	; 67
    12c4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    12c8:	18 16       	cp	r1, r24
    12ca:	0c f0       	brlt	.+2      	; 0x12ce <HLCD_voidWriteChar+0xae>
    12cc:	7b c0       	rjmp	.+246    	; 0x13c4 <HLCD_voidWriteChar+0x1a4>
	{
		_delay_ms(__us / 1000.0);
    12ce:	6d a5       	ldd	r22, Y+45	; 0x2d
    12d0:	7e a5       	ldd	r23, Y+46	; 0x2e
    12d2:	8f a5       	ldd	r24, Y+47	; 0x2f
    12d4:	98 a9       	ldd	r25, Y+48	; 0x30
    12d6:	20 e0       	ldi	r18, 0x00	; 0
    12d8:	30 e0       	ldi	r19, 0x00	; 0
    12da:	4a e7       	ldi	r20, 0x7A	; 122
    12dc:	54 e4       	ldi	r21, 0x44	; 68
    12de:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    12e2:	dc 01       	movw	r26, r24
    12e4:	cb 01       	movw	r24, r22
    12e6:	8c a3       	std	Y+36, r24	; 0x24
    12e8:	9d a3       	std	Y+37, r25	; 0x25
    12ea:	ae a3       	std	Y+38, r26	; 0x26
    12ec:	bf a3       	std	Y+39, r27	; 0x27
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    12ee:	6c a1       	ldd	r22, Y+36	; 0x24
    12f0:	7d a1       	ldd	r23, Y+37	; 0x25
    12f2:	8e a1       	ldd	r24, Y+38	; 0x26
    12f4:	9f a1       	ldd	r25, Y+39	; 0x27
    12f6:	20 e0       	ldi	r18, 0x00	; 0
    12f8:	30 e0       	ldi	r19, 0x00	; 0
    12fa:	4a ef       	ldi	r20, 0xFA	; 250
    12fc:	54 e4       	ldi	r21, 0x44	; 68
    12fe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1302:	dc 01       	movw	r26, r24
    1304:	cb 01       	movw	r24, r22
    1306:	88 a3       	std	Y+32, r24	; 0x20
    1308:	99 a3       	std	Y+33, r25	; 0x21
    130a:	aa a3       	std	Y+34, r26	; 0x22
    130c:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
    130e:	68 a1       	ldd	r22, Y+32	; 0x20
    1310:	79 a1       	ldd	r23, Y+33	; 0x21
    1312:	8a a1       	ldd	r24, Y+34	; 0x22
    1314:	9b a1       	ldd	r25, Y+35	; 0x23
    1316:	20 e0       	ldi	r18, 0x00	; 0
    1318:	30 e0       	ldi	r19, 0x00	; 0
    131a:	40 e8       	ldi	r20, 0x80	; 128
    131c:	5f e3       	ldi	r21, 0x3F	; 63
    131e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1322:	88 23       	and	r24, r24
    1324:	2c f4       	brge	.+10     	; 0x1330 <HLCD_voidWriteChar+0x110>
		__ticks = 1;
    1326:	81 e0       	ldi	r24, 0x01	; 1
    1328:	90 e0       	ldi	r25, 0x00	; 0
    132a:	9f 8f       	std	Y+31, r25	; 0x1f
    132c:	8e 8f       	std	Y+30, r24	; 0x1e
    132e:	3f c0       	rjmp	.+126    	; 0x13ae <HLCD_voidWriteChar+0x18e>
	else if (__tmp > 65535)
    1330:	68 a1       	ldd	r22, Y+32	; 0x20
    1332:	79 a1       	ldd	r23, Y+33	; 0x21
    1334:	8a a1       	ldd	r24, Y+34	; 0x22
    1336:	9b a1       	ldd	r25, Y+35	; 0x23
    1338:	20 e0       	ldi	r18, 0x00	; 0
    133a:	3f ef       	ldi	r19, 0xFF	; 255
    133c:	4f e7       	ldi	r20, 0x7F	; 127
    133e:	57 e4       	ldi	r21, 0x47	; 71
    1340:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1344:	18 16       	cp	r1, r24
    1346:	4c f5       	brge	.+82     	; 0x139a <HLCD_voidWriteChar+0x17a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1348:	6c a1       	ldd	r22, Y+36	; 0x24
    134a:	7d a1       	ldd	r23, Y+37	; 0x25
    134c:	8e a1       	ldd	r24, Y+38	; 0x26
    134e:	9f a1       	ldd	r25, Y+39	; 0x27
    1350:	20 e0       	ldi	r18, 0x00	; 0
    1352:	30 e0       	ldi	r19, 0x00	; 0
    1354:	40 e2       	ldi	r20, 0x20	; 32
    1356:	51 e4       	ldi	r21, 0x41	; 65
    1358:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    135c:	dc 01       	movw	r26, r24
    135e:	cb 01       	movw	r24, r22
    1360:	bc 01       	movw	r22, r24
    1362:	cd 01       	movw	r24, r26
    1364:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1368:	dc 01       	movw	r26, r24
    136a:	cb 01       	movw	r24, r22
    136c:	9f 8f       	std	Y+31, r25	; 0x1f
    136e:	8e 8f       	std	Y+30, r24	; 0x1e
    1370:	0f c0       	rjmp	.+30     	; 0x1390 <HLCD_voidWriteChar+0x170>
    1372:	88 ec       	ldi	r24, 0xC8	; 200
    1374:	90 e0       	ldi	r25, 0x00	; 0
    1376:	9d 8f       	std	Y+29, r25	; 0x1d
    1378:	8c 8f       	std	Y+28, r24	; 0x1c
    137a:	8c 8d       	ldd	r24, Y+28	; 0x1c
    137c:	9d 8d       	ldd	r25, Y+29	; 0x1d
    137e:	01 97       	sbiw	r24, 0x01	; 1
    1380:	f1 f7       	brne	.-4      	; 0x137e <HLCD_voidWriteChar+0x15e>
    1382:	9d 8f       	std	Y+29, r25	; 0x1d
    1384:	8c 8f       	std	Y+28, r24	; 0x1c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1386:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1388:	9f 8d       	ldd	r25, Y+31	; 0x1f
    138a:	01 97       	sbiw	r24, 0x01	; 1
    138c:	9f 8f       	std	Y+31, r25	; 0x1f
    138e:	8e 8f       	std	Y+30, r24	; 0x1e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1390:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1392:	9f 8d       	ldd	r25, Y+31	; 0x1f
    1394:	00 97       	sbiw	r24, 0x00	; 0
    1396:	69 f7       	brne	.-38     	; 0x1372 <HLCD_voidWriteChar+0x152>
    1398:	24 c0       	rjmp	.+72     	; 0x13e2 <HLCD_voidWriteChar+0x1c2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    139a:	68 a1       	ldd	r22, Y+32	; 0x20
    139c:	79 a1       	ldd	r23, Y+33	; 0x21
    139e:	8a a1       	ldd	r24, Y+34	; 0x22
    13a0:	9b a1       	ldd	r25, Y+35	; 0x23
    13a2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    13a6:	dc 01       	movw	r26, r24
    13a8:	cb 01       	movw	r24, r22
    13aa:	9f 8f       	std	Y+31, r25	; 0x1f
    13ac:	8e 8f       	std	Y+30, r24	; 0x1e
    13ae:	8e 8d       	ldd	r24, Y+30	; 0x1e
    13b0:	9f 8d       	ldd	r25, Y+31	; 0x1f
    13b2:	9b 8f       	std	Y+27, r25	; 0x1b
    13b4:	8a 8f       	std	Y+26, r24	; 0x1a
    13b6:	8a 8d       	ldd	r24, Y+26	; 0x1a
    13b8:	9b 8d       	ldd	r25, Y+27	; 0x1b
    13ba:	01 97       	sbiw	r24, 0x01	; 1
    13bc:	f1 f7       	brne	.-4      	; 0x13ba <HLCD_voidWriteChar+0x19a>
    13be:	9b 8f       	std	Y+27, r25	; 0x1b
    13c0:	8a 8f       	std	Y+26, r24	; 0x1a
    13c2:	0f c0       	rjmp	.+30     	; 0x13e2 <HLCD_voidWriteChar+0x1c2>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    13c4:	69 a5       	ldd	r22, Y+41	; 0x29
    13c6:	7a a5       	ldd	r23, Y+42	; 0x2a
    13c8:	8b a5       	ldd	r24, Y+43	; 0x2b
    13ca:	9c a5       	ldd	r25, Y+44	; 0x2c
    13cc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    13d0:	dc 01       	movw	r26, r24
    13d2:	cb 01       	movw	r24, r22
    13d4:	88 a7       	std	Y+40, r24	; 0x28
    13d6:	88 a5       	ldd	r24, Y+40	; 0x28
    13d8:	89 8f       	std	Y+25, r24	; 0x19
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    13da:	89 8d       	ldd	r24, Y+25	; 0x19
    13dc:	8a 95       	dec	r24
    13de:	f1 f7       	brne	.-4      	; 0x13dc <HLCD_voidWriteChar+0x1bc>
    13e0:	89 8f       	std	Y+25, r24	; 0x19
_delay_us(1);
MDIO_voidSetPinValue(HLCD_CTRL_PORT, HLCD_EN_PIN , MDIO_LOW);
    13e2:	81 e2       	ldi	r24, 0x21	; 33
    13e4:	62 e0       	ldi	r22, 0x02	; 2
    13e6:	40 e0       	ldi	r20, 0x00	; 0
    13e8:	0e 94 df 11 	call	0x23be	; 0x23be <MDIO_voidSetPinValue>
    13ec:	80 e0       	ldi	r24, 0x00	; 0
    13ee:	90 e0       	ldi	r25, 0x00	; 0
    13f0:	a0 e8       	ldi	r26, 0x80	; 128
    13f2:	bf e3       	ldi	r27, 0x3F	; 63
    13f4:	8d 8b       	std	Y+21, r24	; 0x15
    13f6:	9e 8b       	std	Y+22, r25	; 0x16
    13f8:	af 8b       	std	Y+23, r26	; 0x17
    13fa:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    13fc:	6d 89       	ldd	r22, Y+21	; 0x15
    13fe:	7e 89       	ldd	r23, Y+22	; 0x16
    1400:	8f 89       	ldd	r24, Y+23	; 0x17
    1402:	98 8d       	ldd	r25, Y+24	; 0x18
    1404:	2b ea       	ldi	r18, 0xAB	; 171
    1406:	3a ea       	ldi	r19, 0xAA	; 170
    1408:	4a e2       	ldi	r20, 0x2A	; 42
    140a:	50 e4       	ldi	r21, 0x40	; 64
    140c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1410:	dc 01       	movw	r26, r24
    1412:	cb 01       	movw	r24, r22
    1414:	89 8b       	std	Y+17, r24	; 0x11
    1416:	9a 8b       	std	Y+18, r25	; 0x12
    1418:	ab 8b       	std	Y+19, r26	; 0x13
    141a:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    141c:	69 89       	ldd	r22, Y+17	; 0x11
    141e:	7a 89       	ldd	r23, Y+18	; 0x12
    1420:	8b 89       	ldd	r24, Y+19	; 0x13
    1422:	9c 89       	ldd	r25, Y+20	; 0x14
    1424:	20 e0       	ldi	r18, 0x00	; 0
    1426:	30 e0       	ldi	r19, 0x00	; 0
    1428:	40 e8       	ldi	r20, 0x80	; 128
    142a:	5f e3       	ldi	r21, 0x3F	; 63
    142c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1430:	88 23       	and	r24, r24
    1432:	1c f4       	brge	.+6      	; 0x143a <HLCD_voidWriteChar+0x21a>
		__ticks = 1;
    1434:	81 e0       	ldi	r24, 0x01	; 1
    1436:	88 8b       	std	Y+16, r24	; 0x10
    1438:	91 c0       	rjmp	.+290    	; 0x155c <HLCD_voidWriteChar+0x33c>
	else if (__tmp > 255)
    143a:	69 89       	ldd	r22, Y+17	; 0x11
    143c:	7a 89       	ldd	r23, Y+18	; 0x12
    143e:	8b 89       	ldd	r24, Y+19	; 0x13
    1440:	9c 89       	ldd	r25, Y+20	; 0x14
    1442:	20 e0       	ldi	r18, 0x00	; 0
    1444:	30 e0       	ldi	r19, 0x00	; 0
    1446:	4f e7       	ldi	r20, 0x7F	; 127
    1448:	53 e4       	ldi	r21, 0x43	; 67
    144a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    144e:	18 16       	cp	r1, r24
    1450:	0c f0       	brlt	.+2      	; 0x1454 <HLCD_voidWriteChar+0x234>
    1452:	7b c0       	rjmp	.+246    	; 0x154a <HLCD_voidWriteChar+0x32a>
	{
		_delay_ms(__us / 1000.0);
    1454:	6d 89       	ldd	r22, Y+21	; 0x15
    1456:	7e 89       	ldd	r23, Y+22	; 0x16
    1458:	8f 89       	ldd	r24, Y+23	; 0x17
    145a:	98 8d       	ldd	r25, Y+24	; 0x18
    145c:	20 e0       	ldi	r18, 0x00	; 0
    145e:	30 e0       	ldi	r19, 0x00	; 0
    1460:	4a e7       	ldi	r20, 0x7A	; 122
    1462:	54 e4       	ldi	r21, 0x44	; 68
    1464:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1468:	dc 01       	movw	r26, r24
    146a:	cb 01       	movw	r24, r22
    146c:	8c 87       	std	Y+12, r24	; 0x0c
    146e:	9d 87       	std	Y+13, r25	; 0x0d
    1470:	ae 87       	std	Y+14, r26	; 0x0e
    1472:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1474:	6c 85       	ldd	r22, Y+12	; 0x0c
    1476:	7d 85       	ldd	r23, Y+13	; 0x0d
    1478:	8e 85       	ldd	r24, Y+14	; 0x0e
    147a:	9f 85       	ldd	r25, Y+15	; 0x0f
    147c:	20 e0       	ldi	r18, 0x00	; 0
    147e:	30 e0       	ldi	r19, 0x00	; 0
    1480:	4a ef       	ldi	r20, 0xFA	; 250
    1482:	54 e4       	ldi	r21, 0x44	; 68
    1484:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1488:	dc 01       	movw	r26, r24
    148a:	cb 01       	movw	r24, r22
    148c:	88 87       	std	Y+8, r24	; 0x08
    148e:	99 87       	std	Y+9, r25	; 0x09
    1490:	aa 87       	std	Y+10, r26	; 0x0a
    1492:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    1494:	68 85       	ldd	r22, Y+8	; 0x08
    1496:	79 85       	ldd	r23, Y+9	; 0x09
    1498:	8a 85       	ldd	r24, Y+10	; 0x0a
    149a:	9b 85       	ldd	r25, Y+11	; 0x0b
    149c:	20 e0       	ldi	r18, 0x00	; 0
    149e:	30 e0       	ldi	r19, 0x00	; 0
    14a0:	40 e8       	ldi	r20, 0x80	; 128
    14a2:	5f e3       	ldi	r21, 0x3F	; 63
    14a4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    14a8:	88 23       	and	r24, r24
    14aa:	2c f4       	brge	.+10     	; 0x14b6 <HLCD_voidWriteChar+0x296>
		__ticks = 1;
    14ac:	81 e0       	ldi	r24, 0x01	; 1
    14ae:	90 e0       	ldi	r25, 0x00	; 0
    14b0:	9f 83       	std	Y+7, r25	; 0x07
    14b2:	8e 83       	std	Y+6, r24	; 0x06
    14b4:	3f c0       	rjmp	.+126    	; 0x1534 <HLCD_voidWriteChar+0x314>
	else if (__tmp > 65535)
    14b6:	68 85       	ldd	r22, Y+8	; 0x08
    14b8:	79 85       	ldd	r23, Y+9	; 0x09
    14ba:	8a 85       	ldd	r24, Y+10	; 0x0a
    14bc:	9b 85       	ldd	r25, Y+11	; 0x0b
    14be:	20 e0       	ldi	r18, 0x00	; 0
    14c0:	3f ef       	ldi	r19, 0xFF	; 255
    14c2:	4f e7       	ldi	r20, 0x7F	; 127
    14c4:	57 e4       	ldi	r21, 0x47	; 71
    14c6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    14ca:	18 16       	cp	r1, r24
    14cc:	4c f5       	brge	.+82     	; 0x1520 <HLCD_voidWriteChar+0x300>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    14ce:	6c 85       	ldd	r22, Y+12	; 0x0c
    14d0:	7d 85       	ldd	r23, Y+13	; 0x0d
    14d2:	8e 85       	ldd	r24, Y+14	; 0x0e
    14d4:	9f 85       	ldd	r25, Y+15	; 0x0f
    14d6:	20 e0       	ldi	r18, 0x00	; 0
    14d8:	30 e0       	ldi	r19, 0x00	; 0
    14da:	40 e2       	ldi	r20, 0x20	; 32
    14dc:	51 e4       	ldi	r21, 0x41	; 65
    14de:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    14e2:	dc 01       	movw	r26, r24
    14e4:	cb 01       	movw	r24, r22
    14e6:	bc 01       	movw	r22, r24
    14e8:	cd 01       	movw	r24, r26
    14ea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    14ee:	dc 01       	movw	r26, r24
    14f0:	cb 01       	movw	r24, r22
    14f2:	9f 83       	std	Y+7, r25	; 0x07
    14f4:	8e 83       	std	Y+6, r24	; 0x06
    14f6:	0f c0       	rjmp	.+30     	; 0x1516 <HLCD_voidWriteChar+0x2f6>
    14f8:	88 ec       	ldi	r24, 0xC8	; 200
    14fa:	90 e0       	ldi	r25, 0x00	; 0
    14fc:	9d 83       	std	Y+5, r25	; 0x05
    14fe:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1500:	8c 81       	ldd	r24, Y+4	; 0x04
    1502:	9d 81       	ldd	r25, Y+5	; 0x05
    1504:	01 97       	sbiw	r24, 0x01	; 1
    1506:	f1 f7       	brne	.-4      	; 0x1504 <HLCD_voidWriteChar+0x2e4>
    1508:	9d 83       	std	Y+5, r25	; 0x05
    150a:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    150c:	8e 81       	ldd	r24, Y+6	; 0x06
    150e:	9f 81       	ldd	r25, Y+7	; 0x07
    1510:	01 97       	sbiw	r24, 0x01	; 1
    1512:	9f 83       	std	Y+7, r25	; 0x07
    1514:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1516:	8e 81       	ldd	r24, Y+6	; 0x06
    1518:	9f 81       	ldd	r25, Y+7	; 0x07
    151a:	00 97       	sbiw	r24, 0x00	; 0
    151c:	69 f7       	brne	.-38     	; 0x14f8 <HLCD_voidWriteChar+0x2d8>
    151e:	24 c0       	rjmp	.+72     	; 0x1568 <HLCD_voidWriteChar+0x348>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1520:	68 85       	ldd	r22, Y+8	; 0x08
    1522:	79 85       	ldd	r23, Y+9	; 0x09
    1524:	8a 85       	ldd	r24, Y+10	; 0x0a
    1526:	9b 85       	ldd	r25, Y+11	; 0x0b
    1528:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    152c:	dc 01       	movw	r26, r24
    152e:	cb 01       	movw	r24, r22
    1530:	9f 83       	std	Y+7, r25	; 0x07
    1532:	8e 83       	std	Y+6, r24	; 0x06
    1534:	8e 81       	ldd	r24, Y+6	; 0x06
    1536:	9f 81       	ldd	r25, Y+7	; 0x07
    1538:	9b 83       	std	Y+3, r25	; 0x03
    153a:	8a 83       	std	Y+2, r24	; 0x02
    153c:	8a 81       	ldd	r24, Y+2	; 0x02
    153e:	9b 81       	ldd	r25, Y+3	; 0x03
    1540:	01 97       	sbiw	r24, 0x01	; 1
    1542:	f1 f7       	brne	.-4      	; 0x1540 <HLCD_voidWriteChar+0x320>
    1544:	9b 83       	std	Y+3, r25	; 0x03
    1546:	8a 83       	std	Y+2, r24	; 0x02
    1548:	0f c0       	rjmp	.+30     	; 0x1568 <HLCD_voidWriteChar+0x348>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    154a:	69 89       	ldd	r22, Y+17	; 0x11
    154c:	7a 89       	ldd	r23, Y+18	; 0x12
    154e:	8b 89       	ldd	r24, Y+19	; 0x13
    1550:	9c 89       	ldd	r25, Y+20	; 0x14
    1552:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1556:	dc 01       	movw	r26, r24
    1558:	cb 01       	movw	r24, r22
    155a:	88 8b       	std	Y+16, r24	; 0x10
    155c:	88 89       	ldd	r24, Y+16	; 0x10
    155e:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1560:	89 81       	ldd	r24, Y+1	; 0x01
    1562:	8a 95       	dec	r24
    1564:	f1 f7       	brne	.-4      	; 0x1562 <HLCD_voidWriteChar+0x342>
    1566:	89 83       	std	Y+1, r24	; 0x01
_delay_us(1);
}
    1568:	e1 96       	adiw	r28, 0x31	; 49
    156a:	0f b6       	in	r0, 0x3f	; 63
    156c:	f8 94       	cli
    156e:	de bf       	out	0x3e, r29	; 62
    1570:	0f be       	out	0x3f, r0	; 63
    1572:	cd bf       	out	0x3d, r28	; 61
    1574:	cf 91       	pop	r28
    1576:	df 91       	pop	r29
    1578:	08 95       	ret

0000157a <HLCD_voidWriteCmd>:
void  HLCD_voidWriteCmd(const u8 ARG_cu8Cmd)
{
    157a:	df 93       	push	r29
    157c:	cf 93       	push	r28
    157e:	cd b7       	in	r28, 0x3d	; 61
    1580:	de b7       	in	r29, 0x3e	; 62
    1582:	e1 97       	sbiw	r28, 0x31	; 49
    1584:	0f b6       	in	r0, 0x3f	; 63
    1586:	f8 94       	cli
    1588:	de bf       	out	0x3e, r29	; 62
    158a:	0f be       	out	0x3f, r0	; 63
    158c:	cd bf       	out	0x3d, r28	; 61
    158e:	89 ab       	std	Y+49, r24	; 0x31
MDIO_voidSetPinValue(HLCD_CTRL_PORT, HLCD_RW_PIN , MDIO_LOW);
    1590:	81 e2       	ldi	r24, 0x21	; 33
    1592:	61 e0       	ldi	r22, 0x01	; 1
    1594:	40 e0       	ldi	r20, 0x00	; 0
    1596:	0e 94 df 11 	call	0x23be	; 0x23be <MDIO_voidSetPinValue>
MDIO_voidSetPinValue(HLCD_CTRL_PORT, HLCD_RS_PIN , MDIO_LOW);
    159a:	81 e2       	ldi	r24, 0x21	; 33
    159c:	60 e0       	ldi	r22, 0x00	; 0
    159e:	40 e0       	ldi	r20, 0x00	; 0
    15a0:	0e 94 df 11 	call	0x23be	; 0x23be <MDIO_voidSetPinValue>
MDIO_voidSetPortValue(HLCD_DATA_PORT, ARG_cu8Cmd);
    15a4:	8c e0       	ldi	r24, 0x0C	; 12
    15a6:	69 a9       	ldd	r22, Y+49	; 0x31
    15a8:	0e 94 74 0f 	call	0x1ee8	; 0x1ee8 <MDIO_voidSetPortValue>
MDIO_voidSetPinValue(HLCD_CTRL_PORT, HLCD_EN_PIN , MDIO_LOW);
    15ac:	81 e2       	ldi	r24, 0x21	; 33
    15ae:	62 e0       	ldi	r22, 0x02	; 2
    15b0:	40 e0       	ldi	r20, 0x00	; 0
    15b2:	0e 94 df 11 	call	0x23be	; 0x23be <MDIO_voidSetPinValue>
MDIO_voidSetPinValue(HLCD_CTRL_PORT, HLCD_EN_PIN , MDIO_HIGH);
    15b6:	81 e2       	ldi	r24, 0x21	; 33
    15b8:	62 e0       	ldi	r22, 0x02	; 2
    15ba:	41 e0       	ldi	r20, 0x01	; 1
    15bc:	0e 94 df 11 	call	0x23be	; 0x23be <MDIO_voidSetPinValue>
    15c0:	80 e0       	ldi	r24, 0x00	; 0
    15c2:	90 e0       	ldi	r25, 0x00	; 0
    15c4:	a0 e8       	ldi	r26, 0x80	; 128
    15c6:	bf e3       	ldi	r27, 0x3F	; 63
    15c8:	8d a7       	std	Y+45, r24	; 0x2d
    15ca:	9e a7       	std	Y+46, r25	; 0x2e
    15cc:	af a7       	std	Y+47, r26	; 0x2f
    15ce:	b8 ab       	std	Y+48, r27	; 0x30
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    15d0:	6d a5       	ldd	r22, Y+45	; 0x2d
    15d2:	7e a5       	ldd	r23, Y+46	; 0x2e
    15d4:	8f a5       	ldd	r24, Y+47	; 0x2f
    15d6:	98 a9       	ldd	r25, Y+48	; 0x30
    15d8:	2b ea       	ldi	r18, 0xAB	; 171
    15da:	3a ea       	ldi	r19, 0xAA	; 170
    15dc:	4a e2       	ldi	r20, 0x2A	; 42
    15de:	50 e4       	ldi	r21, 0x40	; 64
    15e0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    15e4:	dc 01       	movw	r26, r24
    15e6:	cb 01       	movw	r24, r22
    15e8:	89 a7       	std	Y+41, r24	; 0x29
    15ea:	9a a7       	std	Y+42, r25	; 0x2a
    15ec:	ab a7       	std	Y+43, r26	; 0x2b
    15ee:	bc a7       	std	Y+44, r27	; 0x2c
	if (__tmp < 1.0)
    15f0:	69 a5       	ldd	r22, Y+41	; 0x29
    15f2:	7a a5       	ldd	r23, Y+42	; 0x2a
    15f4:	8b a5       	ldd	r24, Y+43	; 0x2b
    15f6:	9c a5       	ldd	r25, Y+44	; 0x2c
    15f8:	20 e0       	ldi	r18, 0x00	; 0
    15fa:	30 e0       	ldi	r19, 0x00	; 0
    15fc:	40 e8       	ldi	r20, 0x80	; 128
    15fe:	5f e3       	ldi	r21, 0x3F	; 63
    1600:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1604:	88 23       	and	r24, r24
    1606:	1c f4       	brge	.+6      	; 0x160e <HLCD_voidWriteCmd+0x94>
		__ticks = 1;
    1608:	81 e0       	ldi	r24, 0x01	; 1
    160a:	88 a7       	std	Y+40, r24	; 0x28
    160c:	91 c0       	rjmp	.+290    	; 0x1730 <HLCD_voidWriteCmd+0x1b6>
	else if (__tmp > 255)
    160e:	69 a5       	ldd	r22, Y+41	; 0x29
    1610:	7a a5       	ldd	r23, Y+42	; 0x2a
    1612:	8b a5       	ldd	r24, Y+43	; 0x2b
    1614:	9c a5       	ldd	r25, Y+44	; 0x2c
    1616:	20 e0       	ldi	r18, 0x00	; 0
    1618:	30 e0       	ldi	r19, 0x00	; 0
    161a:	4f e7       	ldi	r20, 0x7F	; 127
    161c:	53 e4       	ldi	r21, 0x43	; 67
    161e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1622:	18 16       	cp	r1, r24
    1624:	0c f0       	brlt	.+2      	; 0x1628 <HLCD_voidWriteCmd+0xae>
    1626:	7b c0       	rjmp	.+246    	; 0x171e <HLCD_voidWriteCmd+0x1a4>
	{
		_delay_ms(__us / 1000.0);
    1628:	6d a5       	ldd	r22, Y+45	; 0x2d
    162a:	7e a5       	ldd	r23, Y+46	; 0x2e
    162c:	8f a5       	ldd	r24, Y+47	; 0x2f
    162e:	98 a9       	ldd	r25, Y+48	; 0x30
    1630:	20 e0       	ldi	r18, 0x00	; 0
    1632:	30 e0       	ldi	r19, 0x00	; 0
    1634:	4a e7       	ldi	r20, 0x7A	; 122
    1636:	54 e4       	ldi	r21, 0x44	; 68
    1638:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    163c:	dc 01       	movw	r26, r24
    163e:	cb 01       	movw	r24, r22
    1640:	8c a3       	std	Y+36, r24	; 0x24
    1642:	9d a3       	std	Y+37, r25	; 0x25
    1644:	ae a3       	std	Y+38, r26	; 0x26
    1646:	bf a3       	std	Y+39, r27	; 0x27
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1648:	6c a1       	ldd	r22, Y+36	; 0x24
    164a:	7d a1       	ldd	r23, Y+37	; 0x25
    164c:	8e a1       	ldd	r24, Y+38	; 0x26
    164e:	9f a1       	ldd	r25, Y+39	; 0x27
    1650:	20 e0       	ldi	r18, 0x00	; 0
    1652:	30 e0       	ldi	r19, 0x00	; 0
    1654:	4a ef       	ldi	r20, 0xFA	; 250
    1656:	54 e4       	ldi	r21, 0x44	; 68
    1658:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    165c:	dc 01       	movw	r26, r24
    165e:	cb 01       	movw	r24, r22
    1660:	88 a3       	std	Y+32, r24	; 0x20
    1662:	99 a3       	std	Y+33, r25	; 0x21
    1664:	aa a3       	std	Y+34, r26	; 0x22
    1666:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
    1668:	68 a1       	ldd	r22, Y+32	; 0x20
    166a:	79 a1       	ldd	r23, Y+33	; 0x21
    166c:	8a a1       	ldd	r24, Y+34	; 0x22
    166e:	9b a1       	ldd	r25, Y+35	; 0x23
    1670:	20 e0       	ldi	r18, 0x00	; 0
    1672:	30 e0       	ldi	r19, 0x00	; 0
    1674:	40 e8       	ldi	r20, 0x80	; 128
    1676:	5f e3       	ldi	r21, 0x3F	; 63
    1678:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    167c:	88 23       	and	r24, r24
    167e:	2c f4       	brge	.+10     	; 0x168a <HLCD_voidWriteCmd+0x110>
		__ticks = 1;
    1680:	81 e0       	ldi	r24, 0x01	; 1
    1682:	90 e0       	ldi	r25, 0x00	; 0
    1684:	9f 8f       	std	Y+31, r25	; 0x1f
    1686:	8e 8f       	std	Y+30, r24	; 0x1e
    1688:	3f c0       	rjmp	.+126    	; 0x1708 <HLCD_voidWriteCmd+0x18e>
	else if (__tmp > 65535)
    168a:	68 a1       	ldd	r22, Y+32	; 0x20
    168c:	79 a1       	ldd	r23, Y+33	; 0x21
    168e:	8a a1       	ldd	r24, Y+34	; 0x22
    1690:	9b a1       	ldd	r25, Y+35	; 0x23
    1692:	20 e0       	ldi	r18, 0x00	; 0
    1694:	3f ef       	ldi	r19, 0xFF	; 255
    1696:	4f e7       	ldi	r20, 0x7F	; 127
    1698:	57 e4       	ldi	r21, 0x47	; 71
    169a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    169e:	18 16       	cp	r1, r24
    16a0:	4c f5       	brge	.+82     	; 0x16f4 <HLCD_voidWriteCmd+0x17a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    16a2:	6c a1       	ldd	r22, Y+36	; 0x24
    16a4:	7d a1       	ldd	r23, Y+37	; 0x25
    16a6:	8e a1       	ldd	r24, Y+38	; 0x26
    16a8:	9f a1       	ldd	r25, Y+39	; 0x27
    16aa:	20 e0       	ldi	r18, 0x00	; 0
    16ac:	30 e0       	ldi	r19, 0x00	; 0
    16ae:	40 e2       	ldi	r20, 0x20	; 32
    16b0:	51 e4       	ldi	r21, 0x41	; 65
    16b2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    16b6:	dc 01       	movw	r26, r24
    16b8:	cb 01       	movw	r24, r22
    16ba:	bc 01       	movw	r22, r24
    16bc:	cd 01       	movw	r24, r26
    16be:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    16c2:	dc 01       	movw	r26, r24
    16c4:	cb 01       	movw	r24, r22
    16c6:	9f 8f       	std	Y+31, r25	; 0x1f
    16c8:	8e 8f       	std	Y+30, r24	; 0x1e
    16ca:	0f c0       	rjmp	.+30     	; 0x16ea <HLCD_voidWriteCmd+0x170>
    16cc:	88 ec       	ldi	r24, 0xC8	; 200
    16ce:	90 e0       	ldi	r25, 0x00	; 0
    16d0:	9d 8f       	std	Y+29, r25	; 0x1d
    16d2:	8c 8f       	std	Y+28, r24	; 0x1c
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    16d4:	8c 8d       	ldd	r24, Y+28	; 0x1c
    16d6:	9d 8d       	ldd	r25, Y+29	; 0x1d
    16d8:	01 97       	sbiw	r24, 0x01	; 1
    16da:	f1 f7       	brne	.-4      	; 0x16d8 <HLCD_voidWriteCmd+0x15e>
    16dc:	9d 8f       	std	Y+29, r25	; 0x1d
    16de:	8c 8f       	std	Y+28, r24	; 0x1c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    16e0:	8e 8d       	ldd	r24, Y+30	; 0x1e
    16e2:	9f 8d       	ldd	r25, Y+31	; 0x1f
    16e4:	01 97       	sbiw	r24, 0x01	; 1
    16e6:	9f 8f       	std	Y+31, r25	; 0x1f
    16e8:	8e 8f       	std	Y+30, r24	; 0x1e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    16ea:	8e 8d       	ldd	r24, Y+30	; 0x1e
    16ec:	9f 8d       	ldd	r25, Y+31	; 0x1f
    16ee:	00 97       	sbiw	r24, 0x00	; 0
    16f0:	69 f7       	brne	.-38     	; 0x16cc <HLCD_voidWriteCmd+0x152>
    16f2:	24 c0       	rjmp	.+72     	; 0x173c <HLCD_voidWriteCmd+0x1c2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    16f4:	68 a1       	ldd	r22, Y+32	; 0x20
    16f6:	79 a1       	ldd	r23, Y+33	; 0x21
    16f8:	8a a1       	ldd	r24, Y+34	; 0x22
    16fa:	9b a1       	ldd	r25, Y+35	; 0x23
    16fc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1700:	dc 01       	movw	r26, r24
    1702:	cb 01       	movw	r24, r22
    1704:	9f 8f       	std	Y+31, r25	; 0x1f
    1706:	8e 8f       	std	Y+30, r24	; 0x1e
    1708:	8e 8d       	ldd	r24, Y+30	; 0x1e
    170a:	9f 8d       	ldd	r25, Y+31	; 0x1f
    170c:	9b 8f       	std	Y+27, r25	; 0x1b
    170e:	8a 8f       	std	Y+26, r24	; 0x1a
    1710:	8a 8d       	ldd	r24, Y+26	; 0x1a
    1712:	9b 8d       	ldd	r25, Y+27	; 0x1b
    1714:	01 97       	sbiw	r24, 0x01	; 1
    1716:	f1 f7       	brne	.-4      	; 0x1714 <HLCD_voidWriteCmd+0x19a>
    1718:	9b 8f       	std	Y+27, r25	; 0x1b
    171a:	8a 8f       	std	Y+26, r24	; 0x1a
    171c:	0f c0       	rjmp	.+30     	; 0x173c <HLCD_voidWriteCmd+0x1c2>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    171e:	69 a5       	ldd	r22, Y+41	; 0x29
    1720:	7a a5       	ldd	r23, Y+42	; 0x2a
    1722:	8b a5       	ldd	r24, Y+43	; 0x2b
    1724:	9c a5       	ldd	r25, Y+44	; 0x2c
    1726:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    172a:	dc 01       	movw	r26, r24
    172c:	cb 01       	movw	r24, r22
    172e:	88 a7       	std	Y+40, r24	; 0x28
    1730:	88 a5       	ldd	r24, Y+40	; 0x28
    1732:	89 8f       	std	Y+25, r24	; 0x19
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1734:	89 8d       	ldd	r24, Y+25	; 0x19
    1736:	8a 95       	dec	r24
    1738:	f1 f7       	brne	.-4      	; 0x1736 <HLCD_voidWriteCmd+0x1bc>
    173a:	89 8f       	std	Y+25, r24	; 0x19
_delay_us(1);
MDIO_voidSetPinValue(HLCD_CTRL_PORT, HLCD_EN_PIN , MDIO_LOW);
    173c:	81 e2       	ldi	r24, 0x21	; 33
    173e:	62 e0       	ldi	r22, 0x02	; 2
    1740:	40 e0       	ldi	r20, 0x00	; 0
    1742:	0e 94 df 11 	call	0x23be	; 0x23be <MDIO_voidSetPinValue>
    1746:	80 e0       	ldi	r24, 0x00	; 0
    1748:	90 e0       	ldi	r25, 0x00	; 0
    174a:	a0 e8       	ldi	r26, 0x80	; 128
    174c:	bf e3       	ldi	r27, 0x3F	; 63
    174e:	8d 8b       	std	Y+21, r24	; 0x15
    1750:	9e 8b       	std	Y+22, r25	; 0x16
    1752:	af 8b       	std	Y+23, r26	; 0x17
    1754:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1756:	6d 89       	ldd	r22, Y+21	; 0x15
    1758:	7e 89       	ldd	r23, Y+22	; 0x16
    175a:	8f 89       	ldd	r24, Y+23	; 0x17
    175c:	98 8d       	ldd	r25, Y+24	; 0x18
    175e:	2b ea       	ldi	r18, 0xAB	; 171
    1760:	3a ea       	ldi	r19, 0xAA	; 170
    1762:	4a e2       	ldi	r20, 0x2A	; 42
    1764:	50 e4       	ldi	r21, 0x40	; 64
    1766:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    176a:	dc 01       	movw	r26, r24
    176c:	cb 01       	movw	r24, r22
    176e:	89 8b       	std	Y+17, r24	; 0x11
    1770:	9a 8b       	std	Y+18, r25	; 0x12
    1772:	ab 8b       	std	Y+19, r26	; 0x13
    1774:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    1776:	69 89       	ldd	r22, Y+17	; 0x11
    1778:	7a 89       	ldd	r23, Y+18	; 0x12
    177a:	8b 89       	ldd	r24, Y+19	; 0x13
    177c:	9c 89       	ldd	r25, Y+20	; 0x14
    177e:	20 e0       	ldi	r18, 0x00	; 0
    1780:	30 e0       	ldi	r19, 0x00	; 0
    1782:	40 e8       	ldi	r20, 0x80	; 128
    1784:	5f e3       	ldi	r21, 0x3F	; 63
    1786:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    178a:	88 23       	and	r24, r24
    178c:	1c f4       	brge	.+6      	; 0x1794 <HLCD_voidWriteCmd+0x21a>
		__ticks = 1;
    178e:	81 e0       	ldi	r24, 0x01	; 1
    1790:	88 8b       	std	Y+16, r24	; 0x10
    1792:	91 c0       	rjmp	.+290    	; 0x18b6 <HLCD_voidWriteCmd+0x33c>
	else if (__tmp > 255)
    1794:	69 89       	ldd	r22, Y+17	; 0x11
    1796:	7a 89       	ldd	r23, Y+18	; 0x12
    1798:	8b 89       	ldd	r24, Y+19	; 0x13
    179a:	9c 89       	ldd	r25, Y+20	; 0x14
    179c:	20 e0       	ldi	r18, 0x00	; 0
    179e:	30 e0       	ldi	r19, 0x00	; 0
    17a0:	4f e7       	ldi	r20, 0x7F	; 127
    17a2:	53 e4       	ldi	r21, 0x43	; 67
    17a4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    17a8:	18 16       	cp	r1, r24
    17aa:	0c f0       	brlt	.+2      	; 0x17ae <HLCD_voidWriteCmd+0x234>
    17ac:	7b c0       	rjmp	.+246    	; 0x18a4 <HLCD_voidWriteCmd+0x32a>
	{
		_delay_ms(__us / 1000.0);
    17ae:	6d 89       	ldd	r22, Y+21	; 0x15
    17b0:	7e 89       	ldd	r23, Y+22	; 0x16
    17b2:	8f 89       	ldd	r24, Y+23	; 0x17
    17b4:	98 8d       	ldd	r25, Y+24	; 0x18
    17b6:	20 e0       	ldi	r18, 0x00	; 0
    17b8:	30 e0       	ldi	r19, 0x00	; 0
    17ba:	4a e7       	ldi	r20, 0x7A	; 122
    17bc:	54 e4       	ldi	r21, 0x44	; 68
    17be:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    17c2:	dc 01       	movw	r26, r24
    17c4:	cb 01       	movw	r24, r22
    17c6:	8c 87       	std	Y+12, r24	; 0x0c
    17c8:	9d 87       	std	Y+13, r25	; 0x0d
    17ca:	ae 87       	std	Y+14, r26	; 0x0e
    17cc:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    17ce:	6c 85       	ldd	r22, Y+12	; 0x0c
    17d0:	7d 85       	ldd	r23, Y+13	; 0x0d
    17d2:	8e 85       	ldd	r24, Y+14	; 0x0e
    17d4:	9f 85       	ldd	r25, Y+15	; 0x0f
    17d6:	20 e0       	ldi	r18, 0x00	; 0
    17d8:	30 e0       	ldi	r19, 0x00	; 0
    17da:	4a ef       	ldi	r20, 0xFA	; 250
    17dc:	54 e4       	ldi	r21, 0x44	; 68
    17de:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    17e2:	dc 01       	movw	r26, r24
    17e4:	cb 01       	movw	r24, r22
    17e6:	88 87       	std	Y+8, r24	; 0x08
    17e8:	99 87       	std	Y+9, r25	; 0x09
    17ea:	aa 87       	std	Y+10, r26	; 0x0a
    17ec:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    17ee:	68 85       	ldd	r22, Y+8	; 0x08
    17f0:	79 85       	ldd	r23, Y+9	; 0x09
    17f2:	8a 85       	ldd	r24, Y+10	; 0x0a
    17f4:	9b 85       	ldd	r25, Y+11	; 0x0b
    17f6:	20 e0       	ldi	r18, 0x00	; 0
    17f8:	30 e0       	ldi	r19, 0x00	; 0
    17fa:	40 e8       	ldi	r20, 0x80	; 128
    17fc:	5f e3       	ldi	r21, 0x3F	; 63
    17fe:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1802:	88 23       	and	r24, r24
    1804:	2c f4       	brge	.+10     	; 0x1810 <HLCD_voidWriteCmd+0x296>
		__ticks = 1;
    1806:	81 e0       	ldi	r24, 0x01	; 1
    1808:	90 e0       	ldi	r25, 0x00	; 0
    180a:	9f 83       	std	Y+7, r25	; 0x07
    180c:	8e 83       	std	Y+6, r24	; 0x06
    180e:	3f c0       	rjmp	.+126    	; 0x188e <HLCD_voidWriteCmd+0x314>
	else if (__tmp > 65535)
    1810:	68 85       	ldd	r22, Y+8	; 0x08
    1812:	79 85       	ldd	r23, Y+9	; 0x09
    1814:	8a 85       	ldd	r24, Y+10	; 0x0a
    1816:	9b 85       	ldd	r25, Y+11	; 0x0b
    1818:	20 e0       	ldi	r18, 0x00	; 0
    181a:	3f ef       	ldi	r19, 0xFF	; 255
    181c:	4f e7       	ldi	r20, 0x7F	; 127
    181e:	57 e4       	ldi	r21, 0x47	; 71
    1820:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1824:	18 16       	cp	r1, r24
    1826:	4c f5       	brge	.+82     	; 0x187a <HLCD_voidWriteCmd+0x300>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1828:	6c 85       	ldd	r22, Y+12	; 0x0c
    182a:	7d 85       	ldd	r23, Y+13	; 0x0d
    182c:	8e 85       	ldd	r24, Y+14	; 0x0e
    182e:	9f 85       	ldd	r25, Y+15	; 0x0f
    1830:	20 e0       	ldi	r18, 0x00	; 0
    1832:	30 e0       	ldi	r19, 0x00	; 0
    1834:	40 e2       	ldi	r20, 0x20	; 32
    1836:	51 e4       	ldi	r21, 0x41	; 65
    1838:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    183c:	dc 01       	movw	r26, r24
    183e:	cb 01       	movw	r24, r22
    1840:	bc 01       	movw	r22, r24
    1842:	cd 01       	movw	r24, r26
    1844:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1848:	dc 01       	movw	r26, r24
    184a:	cb 01       	movw	r24, r22
    184c:	9f 83       	std	Y+7, r25	; 0x07
    184e:	8e 83       	std	Y+6, r24	; 0x06
    1850:	0f c0       	rjmp	.+30     	; 0x1870 <HLCD_voidWriteCmd+0x2f6>
    1852:	88 ec       	ldi	r24, 0xC8	; 200
    1854:	90 e0       	ldi	r25, 0x00	; 0
    1856:	9d 83       	std	Y+5, r25	; 0x05
    1858:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    185a:	8c 81       	ldd	r24, Y+4	; 0x04
    185c:	9d 81       	ldd	r25, Y+5	; 0x05
    185e:	01 97       	sbiw	r24, 0x01	; 1
    1860:	f1 f7       	brne	.-4      	; 0x185e <HLCD_voidWriteCmd+0x2e4>
    1862:	9d 83       	std	Y+5, r25	; 0x05
    1864:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1866:	8e 81       	ldd	r24, Y+6	; 0x06
    1868:	9f 81       	ldd	r25, Y+7	; 0x07
    186a:	01 97       	sbiw	r24, 0x01	; 1
    186c:	9f 83       	std	Y+7, r25	; 0x07
    186e:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1870:	8e 81       	ldd	r24, Y+6	; 0x06
    1872:	9f 81       	ldd	r25, Y+7	; 0x07
    1874:	00 97       	sbiw	r24, 0x00	; 0
    1876:	69 f7       	brne	.-38     	; 0x1852 <HLCD_voidWriteCmd+0x2d8>
    1878:	24 c0       	rjmp	.+72     	; 0x18c2 <HLCD_voidWriteCmd+0x348>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    187a:	68 85       	ldd	r22, Y+8	; 0x08
    187c:	79 85       	ldd	r23, Y+9	; 0x09
    187e:	8a 85       	ldd	r24, Y+10	; 0x0a
    1880:	9b 85       	ldd	r25, Y+11	; 0x0b
    1882:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1886:	dc 01       	movw	r26, r24
    1888:	cb 01       	movw	r24, r22
    188a:	9f 83       	std	Y+7, r25	; 0x07
    188c:	8e 83       	std	Y+6, r24	; 0x06
    188e:	8e 81       	ldd	r24, Y+6	; 0x06
    1890:	9f 81       	ldd	r25, Y+7	; 0x07
    1892:	9b 83       	std	Y+3, r25	; 0x03
    1894:	8a 83       	std	Y+2, r24	; 0x02
    1896:	8a 81       	ldd	r24, Y+2	; 0x02
    1898:	9b 81       	ldd	r25, Y+3	; 0x03
    189a:	01 97       	sbiw	r24, 0x01	; 1
    189c:	f1 f7       	brne	.-4      	; 0x189a <HLCD_voidWriteCmd+0x320>
    189e:	9b 83       	std	Y+3, r25	; 0x03
    18a0:	8a 83       	std	Y+2, r24	; 0x02
    18a2:	0f c0       	rjmp	.+30     	; 0x18c2 <HLCD_voidWriteCmd+0x348>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    18a4:	69 89       	ldd	r22, Y+17	; 0x11
    18a6:	7a 89       	ldd	r23, Y+18	; 0x12
    18a8:	8b 89       	ldd	r24, Y+19	; 0x13
    18aa:	9c 89       	ldd	r25, Y+20	; 0x14
    18ac:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    18b0:	dc 01       	movw	r26, r24
    18b2:	cb 01       	movw	r24, r22
    18b4:	88 8b       	std	Y+16, r24	; 0x10
    18b6:	88 89       	ldd	r24, Y+16	; 0x10
    18b8:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    18ba:	89 81       	ldd	r24, Y+1	; 0x01
    18bc:	8a 95       	dec	r24
    18be:	f1 f7       	brne	.-4      	; 0x18bc <HLCD_voidWriteCmd+0x342>
    18c0:	89 83       	std	Y+1, r24	; 0x01
_delay_us(1);

}
    18c2:	e1 96       	adiw	r28, 0x31	; 49
    18c4:	0f b6       	in	r0, 0x3f	; 63
    18c6:	f8 94       	cli
    18c8:	de bf       	out	0x3e, r29	; 62
    18ca:	0f be       	out	0x3f, r0	; 63
    18cc:	cd bf       	out	0x3d, r28	; 61
    18ce:	cf 91       	pop	r28
    18d0:	df 91       	pop	r29
    18d2:	08 95       	ret

000018d4 <HLCD_voidClearScreen>:
void  HLCD_voidClearScreen(void)
{
    18d4:	df 93       	push	r29
    18d6:	cf 93       	push	r28
    18d8:	cd b7       	in	r28, 0x3d	; 61
    18da:	de b7       	in	r29, 0x3e	; 62
    18dc:	2e 97       	sbiw	r28, 0x0e	; 14
    18de:	0f b6       	in	r0, 0x3f	; 63
    18e0:	f8 94       	cli
    18e2:	de bf       	out	0x3e, r29	; 62
    18e4:	0f be       	out	0x3f, r0	; 63
    18e6:	cd bf       	out	0x3d, r28	; 61
	HLCD_voidWriteCmd(0X01);
    18e8:	81 e0       	ldi	r24, 0x01	; 1
    18ea:	0e 94 bd 0a 	call	0x157a	; 0x157a <HLCD_voidWriteCmd>
    18ee:	80 e0       	ldi	r24, 0x00	; 0
    18f0:	90 e0       	ldi	r25, 0x00	; 0
    18f2:	a0 e0       	ldi	r26, 0x00	; 0
    18f4:	b0 e4       	ldi	r27, 0x40	; 64
    18f6:	8b 87       	std	Y+11, r24	; 0x0b
    18f8:	9c 87       	std	Y+12, r25	; 0x0c
    18fa:	ad 87       	std	Y+13, r26	; 0x0d
    18fc:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    18fe:	6b 85       	ldd	r22, Y+11	; 0x0b
    1900:	7c 85       	ldd	r23, Y+12	; 0x0c
    1902:	8d 85       	ldd	r24, Y+13	; 0x0d
    1904:	9e 85       	ldd	r25, Y+14	; 0x0e
    1906:	20 e0       	ldi	r18, 0x00	; 0
    1908:	30 e0       	ldi	r19, 0x00	; 0
    190a:	4a ef       	ldi	r20, 0xFA	; 250
    190c:	54 e4       	ldi	r21, 0x44	; 68
    190e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1912:	dc 01       	movw	r26, r24
    1914:	cb 01       	movw	r24, r22
    1916:	8f 83       	std	Y+7, r24	; 0x07
    1918:	98 87       	std	Y+8, r25	; 0x08
    191a:	a9 87       	std	Y+9, r26	; 0x09
    191c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    191e:	6f 81       	ldd	r22, Y+7	; 0x07
    1920:	78 85       	ldd	r23, Y+8	; 0x08
    1922:	89 85       	ldd	r24, Y+9	; 0x09
    1924:	9a 85       	ldd	r25, Y+10	; 0x0a
    1926:	20 e0       	ldi	r18, 0x00	; 0
    1928:	30 e0       	ldi	r19, 0x00	; 0
    192a:	40 e8       	ldi	r20, 0x80	; 128
    192c:	5f e3       	ldi	r21, 0x3F	; 63
    192e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1932:	88 23       	and	r24, r24
    1934:	2c f4       	brge	.+10     	; 0x1940 <HLCD_voidClearScreen+0x6c>
		__ticks = 1;
    1936:	81 e0       	ldi	r24, 0x01	; 1
    1938:	90 e0       	ldi	r25, 0x00	; 0
    193a:	9e 83       	std	Y+6, r25	; 0x06
    193c:	8d 83       	std	Y+5, r24	; 0x05
    193e:	3f c0       	rjmp	.+126    	; 0x19be <HLCD_voidClearScreen+0xea>
	else if (__tmp > 65535)
    1940:	6f 81       	ldd	r22, Y+7	; 0x07
    1942:	78 85       	ldd	r23, Y+8	; 0x08
    1944:	89 85       	ldd	r24, Y+9	; 0x09
    1946:	9a 85       	ldd	r25, Y+10	; 0x0a
    1948:	20 e0       	ldi	r18, 0x00	; 0
    194a:	3f ef       	ldi	r19, 0xFF	; 255
    194c:	4f e7       	ldi	r20, 0x7F	; 127
    194e:	57 e4       	ldi	r21, 0x47	; 71
    1950:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1954:	18 16       	cp	r1, r24
    1956:	4c f5       	brge	.+82     	; 0x19aa <HLCD_voidClearScreen+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1958:	6b 85       	ldd	r22, Y+11	; 0x0b
    195a:	7c 85       	ldd	r23, Y+12	; 0x0c
    195c:	8d 85       	ldd	r24, Y+13	; 0x0d
    195e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1960:	20 e0       	ldi	r18, 0x00	; 0
    1962:	30 e0       	ldi	r19, 0x00	; 0
    1964:	40 e2       	ldi	r20, 0x20	; 32
    1966:	51 e4       	ldi	r21, 0x41	; 65
    1968:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    196c:	dc 01       	movw	r26, r24
    196e:	cb 01       	movw	r24, r22
    1970:	bc 01       	movw	r22, r24
    1972:	cd 01       	movw	r24, r26
    1974:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1978:	dc 01       	movw	r26, r24
    197a:	cb 01       	movw	r24, r22
    197c:	9e 83       	std	Y+6, r25	; 0x06
    197e:	8d 83       	std	Y+5, r24	; 0x05
    1980:	0f c0       	rjmp	.+30     	; 0x19a0 <HLCD_voidClearScreen+0xcc>
    1982:	88 ec       	ldi	r24, 0xC8	; 200
    1984:	90 e0       	ldi	r25, 0x00	; 0
    1986:	9c 83       	std	Y+4, r25	; 0x04
    1988:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    198a:	8b 81       	ldd	r24, Y+3	; 0x03
    198c:	9c 81       	ldd	r25, Y+4	; 0x04
    198e:	01 97       	sbiw	r24, 0x01	; 1
    1990:	f1 f7       	brne	.-4      	; 0x198e <HLCD_voidClearScreen+0xba>
    1992:	9c 83       	std	Y+4, r25	; 0x04
    1994:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1996:	8d 81       	ldd	r24, Y+5	; 0x05
    1998:	9e 81       	ldd	r25, Y+6	; 0x06
    199a:	01 97       	sbiw	r24, 0x01	; 1
    199c:	9e 83       	std	Y+6, r25	; 0x06
    199e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    19a0:	8d 81       	ldd	r24, Y+5	; 0x05
    19a2:	9e 81       	ldd	r25, Y+6	; 0x06
    19a4:	00 97       	sbiw	r24, 0x00	; 0
    19a6:	69 f7       	brne	.-38     	; 0x1982 <HLCD_voidClearScreen+0xae>
    19a8:	14 c0       	rjmp	.+40     	; 0x19d2 <HLCD_voidClearScreen+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    19aa:	6f 81       	ldd	r22, Y+7	; 0x07
    19ac:	78 85       	ldd	r23, Y+8	; 0x08
    19ae:	89 85       	ldd	r24, Y+9	; 0x09
    19b0:	9a 85       	ldd	r25, Y+10	; 0x0a
    19b2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    19b6:	dc 01       	movw	r26, r24
    19b8:	cb 01       	movw	r24, r22
    19ba:	9e 83       	std	Y+6, r25	; 0x06
    19bc:	8d 83       	std	Y+5, r24	; 0x05
    19be:	8d 81       	ldd	r24, Y+5	; 0x05
    19c0:	9e 81       	ldd	r25, Y+6	; 0x06
    19c2:	9a 83       	std	Y+2, r25	; 0x02
    19c4:	89 83       	std	Y+1, r24	; 0x01
    19c6:	89 81       	ldd	r24, Y+1	; 0x01
    19c8:	9a 81       	ldd	r25, Y+2	; 0x02
    19ca:	01 97       	sbiw	r24, 0x01	; 1
    19cc:	f1 f7       	brne	.-4      	; 0x19ca <HLCD_voidClearScreen+0xf6>
    19ce:	9a 83       	std	Y+2, r25	; 0x02
    19d0:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
}
    19d2:	2e 96       	adiw	r28, 0x0e	; 14
    19d4:	0f b6       	in	r0, 0x3f	; 63
    19d6:	f8 94       	cli
    19d8:	de bf       	out	0x3e, r29	; 62
    19da:	0f be       	out	0x3f, r0	; 63
    19dc:	cd bf       	out	0x3d, r28	; 61
    19de:	cf 91       	pop	r28
    19e0:	df 91       	pop	r29
    19e2:	08 95       	ret

000019e4 <HLCD_voidWriteString>:
void HLCD_voidWriteString(const char* ARG_ccharpString)
{
    19e4:	df 93       	push	r29
    19e6:	cf 93       	push	r28
    19e8:	00 d0       	rcall	.+0      	; 0x19ea <HLCD_voidWriteString+0x6>
    19ea:	0f 92       	push	r0
    19ec:	cd b7       	in	r28, 0x3d	; 61
    19ee:	de b7       	in	r29, 0x3e	; 62
    19f0:	9b 83       	std	Y+3, r25	; 0x03
    19f2:	8a 83       	std	Y+2, r24	; 0x02
u8 L_u8i = 0;
    19f4:	19 82       	std	Y+1, r1	; 0x01

	do
	{
	HLCD_voidWriteChar(ARG_ccharpString [L_u8i]);
    19f6:	89 81       	ldd	r24, Y+1	; 0x01
    19f8:	28 2f       	mov	r18, r24
    19fa:	30 e0       	ldi	r19, 0x00	; 0
    19fc:	8a 81       	ldd	r24, Y+2	; 0x02
    19fe:	9b 81       	ldd	r25, Y+3	; 0x03
    1a00:	fc 01       	movw	r30, r24
    1a02:	e2 0f       	add	r30, r18
    1a04:	f3 1f       	adc	r31, r19
    1a06:	80 81       	ld	r24, Z
    1a08:	0e 94 10 09 	call	0x1220	; 0x1220 <HLCD_voidWriteChar>
	L_u8i++;
    1a0c:	89 81       	ldd	r24, Y+1	; 0x01
    1a0e:	8f 5f       	subi	r24, 0xFF	; 255
    1a10:	89 83       	std	Y+1, r24	; 0x01
	}while(ARG_ccharpString [L_u8i]!= '\0');
    1a12:	89 81       	ldd	r24, Y+1	; 0x01
    1a14:	28 2f       	mov	r18, r24
    1a16:	30 e0       	ldi	r19, 0x00	; 0
    1a18:	8a 81       	ldd	r24, Y+2	; 0x02
    1a1a:	9b 81       	ldd	r25, Y+3	; 0x03
    1a1c:	fc 01       	movw	r30, r24
    1a1e:	e2 0f       	add	r30, r18
    1a20:	f3 1f       	adc	r31, r19
    1a22:	80 81       	ld	r24, Z
    1a24:	88 23       	and	r24, r24
    1a26:	39 f7       	brne	.-50     	; 0x19f6 <HLCD_voidWriteString+0x12>
}
    1a28:	0f 90       	pop	r0
    1a2a:	0f 90       	pop	r0
    1a2c:	0f 90       	pop	r0
    1a2e:	cf 91       	pop	r28
    1a30:	df 91       	pop	r29
    1a32:	08 95       	ret

00001a34 <HLCD_voidSetCursor>:

void HLCD_voidSetCursor(u8 ARG_u8Row, u8 ARG_u8Col)

{
    1a34:	df 93       	push	r29
    1a36:	cf 93       	push	r28
    1a38:	00 d0       	rcall	.+0      	; 0x1a3a <HLCD_voidSetCursor+0x6>
    1a3a:	cd b7       	in	r28, 0x3d	; 61
    1a3c:	de b7       	in	r29, 0x3e	; 62
    1a3e:	89 83       	std	Y+1, r24	; 0x01
    1a40:	6a 83       	std	Y+2, r22	; 0x02


	if((ARG_u8Row<=1)&&(ARG_u8Col<=15))
    1a42:	89 81       	ldd	r24, Y+1	; 0x01
    1a44:	82 30       	cpi	r24, 0x02	; 2
    1a46:	a8 f4       	brcc	.+42     	; 0x1a72 <HLCD_voidSetCursor+0x3e>
    1a48:	8a 81       	ldd	r24, Y+2	; 0x02
    1a4a:	80 31       	cpi	r24, 0x10	; 16
    1a4c:	90 f4       	brcc	.+36     	; 0x1a72 <HLCD_voidSetCursor+0x3e>
	{
		HLCD_voidWriteCmd((1<<7) | (ARG_u8Row<<6) | ARG_u8Col);
    1a4e:	89 81       	ldd	r24, Y+1	; 0x01
    1a50:	88 2f       	mov	r24, r24
    1a52:	90 e0       	ldi	r25, 0x00	; 0
    1a54:	00 24       	eor	r0, r0
    1a56:	96 95       	lsr	r25
    1a58:	87 95       	ror	r24
    1a5a:	07 94       	ror	r0
    1a5c:	96 95       	lsr	r25
    1a5e:	87 95       	ror	r24
    1a60:	07 94       	ror	r0
    1a62:	98 2f       	mov	r25, r24
    1a64:	80 2d       	mov	r24, r0
    1a66:	98 2f       	mov	r25, r24
    1a68:	90 68       	ori	r25, 0x80	; 128
    1a6a:	8a 81       	ldd	r24, Y+2	; 0x02
    1a6c:	89 2b       	or	r24, r25
    1a6e:	0e 94 bd 0a 	call	0x157a	; 0x157a <HLCD_voidWriteCmd>
	}
	else
	{
		/* Report anError*/
	}
}
    1a72:	0f 90       	pop	r0
    1a74:	0f 90       	pop	r0
    1a76:	cf 91       	pop	r28
    1a78:	df 91       	pop	r29
    1a7a:	08 95       	ret

00001a7c <HLCD_voidShifting>:

void  HLCD_voidShifting(char ARG_charChar)
{
    1a7c:	df 93       	push	r29
    1a7e:	cf 93       	push	r28
    1a80:	cd b7       	in	r28, 0x3d	; 61
    1a82:	de b7       	in	r29, 0x3e	; 62
    1a84:	eb 97       	sbiw	r28, 0x3b	; 59
    1a86:	0f b6       	in	r0, 0x3f	; 63
    1a88:	f8 94       	cli
    1a8a:	de bf       	out	0x3e, r29	; 62
    1a8c:	0f be       	out	0x3f, r0	; 63
    1a8e:	cd bf       	out	0x3d, r28	; 61
    1a90:	89 af       	std	Y+57, r24	; 0x39
	switch(ARG_charChar)
    1a92:	89 ad       	ldd	r24, Y+57	; 0x39
    1a94:	28 2f       	mov	r18, r24
    1a96:	30 e0       	ldi	r19, 0x00	; 0
    1a98:	3b af       	std	Y+59, r19	; 0x3b
    1a9a:	2a af       	std	Y+58, r18	; 0x3a
    1a9c:	8a ad       	ldd	r24, Y+58	; 0x3a
    1a9e:	9b ad       	ldd	r25, Y+59	; 0x3b
    1aa0:	8c 34       	cpi	r24, 0x4C	; 76
    1aa2:	91 05       	cpc	r25, r1
    1aa4:	39 f0       	breq	.+14     	; 0x1ab4 <HLCD_voidShifting+0x38>
    1aa6:	2a ad       	ldd	r18, Y+58	; 0x3a
    1aa8:	3b ad       	ldd	r19, Y+59	; 0x3b
    1aaa:	22 35       	cpi	r18, 0x52	; 82
    1aac:	31 05       	cpc	r19, r1
    1aae:	09 f4       	brne	.+2      	; 0x1ab2 <HLCD_voidShifting+0x36>
    1ab0:	e9 c0       	rjmp	.+466    	; 0x1c84 <HLCD_voidShifting+0x208>
    1ab2:	cf c1       	rjmp	.+926    	; 0x1e52 <HLCD_voidShifting+0x3d6>
    1ab4:	80 e0       	ldi	r24, 0x00	; 0
    1ab6:	90 e0       	ldi	r25, 0x00	; 0
    1ab8:	a8 ec       	ldi	r26, 0xC8	; 200
    1aba:	b2 e4       	ldi	r27, 0x42	; 66
    1abc:	8d ab       	std	Y+53, r24	; 0x35
    1abe:	9e ab       	std	Y+54, r25	; 0x36
    1ac0:	af ab       	std	Y+55, r26	; 0x37
    1ac2:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ac4:	6d a9       	ldd	r22, Y+53	; 0x35
    1ac6:	7e a9       	ldd	r23, Y+54	; 0x36
    1ac8:	8f a9       	ldd	r24, Y+55	; 0x37
    1aca:	98 ad       	ldd	r25, Y+56	; 0x38
    1acc:	20 e0       	ldi	r18, 0x00	; 0
    1ace:	30 e0       	ldi	r19, 0x00	; 0
    1ad0:	4a ef       	ldi	r20, 0xFA	; 250
    1ad2:	54 e4       	ldi	r21, 0x44	; 68
    1ad4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ad8:	dc 01       	movw	r26, r24
    1ada:	cb 01       	movw	r24, r22
    1adc:	89 ab       	std	Y+49, r24	; 0x31
    1ade:	9a ab       	std	Y+50, r25	; 0x32
    1ae0:	ab ab       	std	Y+51, r26	; 0x33
    1ae2:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1ae4:	69 a9       	ldd	r22, Y+49	; 0x31
    1ae6:	7a a9       	ldd	r23, Y+50	; 0x32
    1ae8:	8b a9       	ldd	r24, Y+51	; 0x33
    1aea:	9c a9       	ldd	r25, Y+52	; 0x34
    1aec:	20 e0       	ldi	r18, 0x00	; 0
    1aee:	30 e0       	ldi	r19, 0x00	; 0
    1af0:	40 e8       	ldi	r20, 0x80	; 128
    1af2:	5f e3       	ldi	r21, 0x3F	; 63
    1af4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1af8:	88 23       	and	r24, r24
    1afa:	2c f4       	brge	.+10     	; 0x1b06 <HLCD_voidShifting+0x8a>
		__ticks = 1;
    1afc:	81 e0       	ldi	r24, 0x01	; 1
    1afe:	90 e0       	ldi	r25, 0x00	; 0
    1b00:	98 ab       	std	Y+48, r25	; 0x30
    1b02:	8f a7       	std	Y+47, r24	; 0x2f
    1b04:	3f c0       	rjmp	.+126    	; 0x1b84 <HLCD_voidShifting+0x108>
	else if (__tmp > 65535)
    1b06:	69 a9       	ldd	r22, Y+49	; 0x31
    1b08:	7a a9       	ldd	r23, Y+50	; 0x32
    1b0a:	8b a9       	ldd	r24, Y+51	; 0x33
    1b0c:	9c a9       	ldd	r25, Y+52	; 0x34
    1b0e:	20 e0       	ldi	r18, 0x00	; 0
    1b10:	3f ef       	ldi	r19, 0xFF	; 255
    1b12:	4f e7       	ldi	r20, 0x7F	; 127
    1b14:	57 e4       	ldi	r21, 0x47	; 71
    1b16:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1b1a:	18 16       	cp	r1, r24
    1b1c:	4c f5       	brge	.+82     	; 0x1b70 <HLCD_voidShifting+0xf4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b1e:	6d a9       	ldd	r22, Y+53	; 0x35
    1b20:	7e a9       	ldd	r23, Y+54	; 0x36
    1b22:	8f a9       	ldd	r24, Y+55	; 0x37
    1b24:	98 ad       	ldd	r25, Y+56	; 0x38
    1b26:	20 e0       	ldi	r18, 0x00	; 0
    1b28:	30 e0       	ldi	r19, 0x00	; 0
    1b2a:	40 e2       	ldi	r20, 0x20	; 32
    1b2c:	51 e4       	ldi	r21, 0x41	; 65
    1b2e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b32:	dc 01       	movw	r26, r24
    1b34:	cb 01       	movw	r24, r22
    1b36:	bc 01       	movw	r22, r24
    1b38:	cd 01       	movw	r24, r26
    1b3a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b3e:	dc 01       	movw	r26, r24
    1b40:	cb 01       	movw	r24, r22
    1b42:	98 ab       	std	Y+48, r25	; 0x30
    1b44:	8f a7       	std	Y+47, r24	; 0x2f
    1b46:	0f c0       	rjmp	.+30     	; 0x1b66 <HLCD_voidShifting+0xea>
    1b48:	88 ec       	ldi	r24, 0xC8	; 200
    1b4a:	90 e0       	ldi	r25, 0x00	; 0
    1b4c:	9e a7       	std	Y+46, r25	; 0x2e
    1b4e:	8d a7       	std	Y+45, r24	; 0x2d
    1b50:	8d a5       	ldd	r24, Y+45	; 0x2d
    1b52:	9e a5       	ldd	r25, Y+46	; 0x2e
    1b54:	01 97       	sbiw	r24, 0x01	; 1
    1b56:	f1 f7       	brne	.-4      	; 0x1b54 <HLCD_voidShifting+0xd8>
    1b58:	9e a7       	std	Y+46, r25	; 0x2e
    1b5a:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b5c:	8f a5       	ldd	r24, Y+47	; 0x2f
    1b5e:	98 a9       	ldd	r25, Y+48	; 0x30
    1b60:	01 97       	sbiw	r24, 0x01	; 1
    1b62:	98 ab       	std	Y+48, r25	; 0x30
    1b64:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b66:	8f a5       	ldd	r24, Y+47	; 0x2f
    1b68:	98 a9       	ldd	r25, Y+48	; 0x30
    1b6a:	00 97       	sbiw	r24, 0x00	; 0
    1b6c:	69 f7       	brne	.-38     	; 0x1b48 <HLCD_voidShifting+0xcc>
    1b6e:	14 c0       	rjmp	.+40     	; 0x1b98 <HLCD_voidShifting+0x11c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b70:	69 a9       	ldd	r22, Y+49	; 0x31
    1b72:	7a a9       	ldd	r23, Y+50	; 0x32
    1b74:	8b a9       	ldd	r24, Y+51	; 0x33
    1b76:	9c a9       	ldd	r25, Y+52	; 0x34
    1b78:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b7c:	dc 01       	movw	r26, r24
    1b7e:	cb 01       	movw	r24, r22
    1b80:	98 ab       	std	Y+48, r25	; 0x30
    1b82:	8f a7       	std	Y+47, r24	; 0x2f
    1b84:	8f a5       	ldd	r24, Y+47	; 0x2f
    1b86:	98 a9       	ldd	r25, Y+48	; 0x30
    1b88:	9c a7       	std	Y+44, r25	; 0x2c
    1b8a:	8b a7       	std	Y+43, r24	; 0x2b
    1b8c:	8b a5       	ldd	r24, Y+43	; 0x2b
    1b8e:	9c a5       	ldd	r25, Y+44	; 0x2c
    1b90:	01 97       	sbiw	r24, 0x01	; 1
    1b92:	f1 f7       	brne	.-4      	; 0x1b90 <HLCD_voidShifting+0x114>
    1b94:	9c a7       	std	Y+44, r25	; 0x2c
    1b96:	8b a7       	std	Y+43, r24	; 0x2b
	{
	case 'L' :
	_delay_ms(100);
	HLCD_voidWriteCmd(0X18);
    1b98:	88 e1       	ldi	r24, 0x18	; 24
    1b9a:	0e 94 bd 0a 	call	0x157a	; 0x157a <HLCD_voidWriteCmd>
    1b9e:	80 e0       	ldi	r24, 0x00	; 0
    1ba0:	90 e0       	ldi	r25, 0x00	; 0
    1ba2:	a8 ec       	ldi	r26, 0xC8	; 200
    1ba4:	b2 e4       	ldi	r27, 0x42	; 66
    1ba6:	8f a3       	std	Y+39, r24	; 0x27
    1ba8:	98 a7       	std	Y+40, r25	; 0x28
    1baa:	a9 a7       	std	Y+41, r26	; 0x29
    1bac:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1bae:	6f a1       	ldd	r22, Y+39	; 0x27
    1bb0:	78 a5       	ldd	r23, Y+40	; 0x28
    1bb2:	89 a5       	ldd	r24, Y+41	; 0x29
    1bb4:	9a a5       	ldd	r25, Y+42	; 0x2a
    1bb6:	20 e0       	ldi	r18, 0x00	; 0
    1bb8:	30 e0       	ldi	r19, 0x00	; 0
    1bba:	4a ef       	ldi	r20, 0xFA	; 250
    1bbc:	54 e4       	ldi	r21, 0x44	; 68
    1bbe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1bc2:	dc 01       	movw	r26, r24
    1bc4:	cb 01       	movw	r24, r22
    1bc6:	8b a3       	std	Y+35, r24	; 0x23
    1bc8:	9c a3       	std	Y+36, r25	; 0x24
    1bca:	ad a3       	std	Y+37, r26	; 0x25
    1bcc:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1bce:	6b a1       	ldd	r22, Y+35	; 0x23
    1bd0:	7c a1       	ldd	r23, Y+36	; 0x24
    1bd2:	8d a1       	ldd	r24, Y+37	; 0x25
    1bd4:	9e a1       	ldd	r25, Y+38	; 0x26
    1bd6:	20 e0       	ldi	r18, 0x00	; 0
    1bd8:	30 e0       	ldi	r19, 0x00	; 0
    1bda:	40 e8       	ldi	r20, 0x80	; 128
    1bdc:	5f e3       	ldi	r21, 0x3F	; 63
    1bde:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1be2:	88 23       	and	r24, r24
    1be4:	2c f4       	brge	.+10     	; 0x1bf0 <HLCD_voidShifting+0x174>
		__ticks = 1;
    1be6:	81 e0       	ldi	r24, 0x01	; 1
    1be8:	90 e0       	ldi	r25, 0x00	; 0
    1bea:	9a a3       	std	Y+34, r25	; 0x22
    1bec:	89 a3       	std	Y+33, r24	; 0x21
    1bee:	3f c0       	rjmp	.+126    	; 0x1c6e <HLCD_voidShifting+0x1f2>
	else if (__tmp > 65535)
    1bf0:	6b a1       	ldd	r22, Y+35	; 0x23
    1bf2:	7c a1       	ldd	r23, Y+36	; 0x24
    1bf4:	8d a1       	ldd	r24, Y+37	; 0x25
    1bf6:	9e a1       	ldd	r25, Y+38	; 0x26
    1bf8:	20 e0       	ldi	r18, 0x00	; 0
    1bfa:	3f ef       	ldi	r19, 0xFF	; 255
    1bfc:	4f e7       	ldi	r20, 0x7F	; 127
    1bfe:	57 e4       	ldi	r21, 0x47	; 71
    1c00:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1c04:	18 16       	cp	r1, r24
    1c06:	4c f5       	brge	.+82     	; 0x1c5a <HLCD_voidShifting+0x1de>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c08:	6f a1       	ldd	r22, Y+39	; 0x27
    1c0a:	78 a5       	ldd	r23, Y+40	; 0x28
    1c0c:	89 a5       	ldd	r24, Y+41	; 0x29
    1c0e:	9a a5       	ldd	r25, Y+42	; 0x2a
    1c10:	20 e0       	ldi	r18, 0x00	; 0
    1c12:	30 e0       	ldi	r19, 0x00	; 0
    1c14:	40 e2       	ldi	r20, 0x20	; 32
    1c16:	51 e4       	ldi	r21, 0x41	; 65
    1c18:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c1c:	dc 01       	movw	r26, r24
    1c1e:	cb 01       	movw	r24, r22
    1c20:	bc 01       	movw	r22, r24
    1c22:	cd 01       	movw	r24, r26
    1c24:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c28:	dc 01       	movw	r26, r24
    1c2a:	cb 01       	movw	r24, r22
    1c2c:	9a a3       	std	Y+34, r25	; 0x22
    1c2e:	89 a3       	std	Y+33, r24	; 0x21
    1c30:	0f c0       	rjmp	.+30     	; 0x1c50 <HLCD_voidShifting+0x1d4>
    1c32:	88 ec       	ldi	r24, 0xC8	; 200
    1c34:	90 e0       	ldi	r25, 0x00	; 0
    1c36:	98 a3       	std	Y+32, r25	; 0x20
    1c38:	8f 8f       	std	Y+31, r24	; 0x1f
    1c3a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1c3c:	98 a1       	ldd	r25, Y+32	; 0x20
    1c3e:	01 97       	sbiw	r24, 0x01	; 1
    1c40:	f1 f7       	brne	.-4      	; 0x1c3e <HLCD_voidShifting+0x1c2>
    1c42:	98 a3       	std	Y+32, r25	; 0x20
    1c44:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c46:	89 a1       	ldd	r24, Y+33	; 0x21
    1c48:	9a a1       	ldd	r25, Y+34	; 0x22
    1c4a:	01 97       	sbiw	r24, 0x01	; 1
    1c4c:	9a a3       	std	Y+34, r25	; 0x22
    1c4e:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c50:	89 a1       	ldd	r24, Y+33	; 0x21
    1c52:	9a a1       	ldd	r25, Y+34	; 0x22
    1c54:	00 97       	sbiw	r24, 0x00	; 0
    1c56:	69 f7       	brne	.-38     	; 0x1c32 <HLCD_voidShifting+0x1b6>
    1c58:	fc c0       	rjmp	.+504    	; 0x1e52 <HLCD_voidShifting+0x3d6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c5a:	6b a1       	ldd	r22, Y+35	; 0x23
    1c5c:	7c a1       	ldd	r23, Y+36	; 0x24
    1c5e:	8d a1       	ldd	r24, Y+37	; 0x25
    1c60:	9e a1       	ldd	r25, Y+38	; 0x26
    1c62:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c66:	dc 01       	movw	r26, r24
    1c68:	cb 01       	movw	r24, r22
    1c6a:	9a a3       	std	Y+34, r25	; 0x22
    1c6c:	89 a3       	std	Y+33, r24	; 0x21
    1c6e:	89 a1       	ldd	r24, Y+33	; 0x21
    1c70:	9a a1       	ldd	r25, Y+34	; 0x22
    1c72:	9e 8f       	std	Y+30, r25	; 0x1e
    1c74:	8d 8f       	std	Y+29, r24	; 0x1d
    1c76:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1c78:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1c7a:	01 97       	sbiw	r24, 0x01	; 1
    1c7c:	f1 f7       	brne	.-4      	; 0x1c7a <HLCD_voidShifting+0x1fe>
    1c7e:	9e 8f       	std	Y+30, r25	; 0x1e
    1c80:	8d 8f       	std	Y+29, r24	; 0x1d
    1c82:	e7 c0       	rjmp	.+462    	; 0x1e52 <HLCD_voidShifting+0x3d6>
	_delay_ms(100);
	break;
    1c84:	80 e0       	ldi	r24, 0x00	; 0
    1c86:	90 e0       	ldi	r25, 0x00	; 0
    1c88:	a8 ec       	ldi	r26, 0xC8	; 200
    1c8a:	b2 e4       	ldi	r27, 0x42	; 66
    1c8c:	89 8f       	std	Y+25, r24	; 0x19
    1c8e:	9a 8f       	std	Y+26, r25	; 0x1a
    1c90:	ab 8f       	std	Y+27, r26	; 0x1b
    1c92:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c94:	69 8d       	ldd	r22, Y+25	; 0x19
    1c96:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1c98:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1c9a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1c9c:	20 e0       	ldi	r18, 0x00	; 0
    1c9e:	30 e0       	ldi	r19, 0x00	; 0
    1ca0:	4a ef       	ldi	r20, 0xFA	; 250
    1ca2:	54 e4       	ldi	r21, 0x44	; 68
    1ca4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ca8:	dc 01       	movw	r26, r24
    1caa:	cb 01       	movw	r24, r22
    1cac:	8d 8b       	std	Y+21, r24	; 0x15
    1cae:	9e 8b       	std	Y+22, r25	; 0x16
    1cb0:	af 8b       	std	Y+23, r26	; 0x17
    1cb2:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1cb4:	6d 89       	ldd	r22, Y+21	; 0x15
    1cb6:	7e 89       	ldd	r23, Y+22	; 0x16
    1cb8:	8f 89       	ldd	r24, Y+23	; 0x17
    1cba:	98 8d       	ldd	r25, Y+24	; 0x18
    1cbc:	20 e0       	ldi	r18, 0x00	; 0
    1cbe:	30 e0       	ldi	r19, 0x00	; 0
    1cc0:	40 e8       	ldi	r20, 0x80	; 128
    1cc2:	5f e3       	ldi	r21, 0x3F	; 63
    1cc4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1cc8:	88 23       	and	r24, r24
    1cca:	2c f4       	brge	.+10     	; 0x1cd6 <HLCD_voidShifting+0x25a>
		__ticks = 1;
    1ccc:	81 e0       	ldi	r24, 0x01	; 1
    1cce:	90 e0       	ldi	r25, 0x00	; 0
    1cd0:	9c 8b       	std	Y+20, r25	; 0x14
    1cd2:	8b 8b       	std	Y+19, r24	; 0x13
    1cd4:	3f c0       	rjmp	.+126    	; 0x1d54 <HLCD_voidShifting+0x2d8>
	else if (__tmp > 65535)
    1cd6:	6d 89       	ldd	r22, Y+21	; 0x15
    1cd8:	7e 89       	ldd	r23, Y+22	; 0x16
    1cda:	8f 89       	ldd	r24, Y+23	; 0x17
    1cdc:	98 8d       	ldd	r25, Y+24	; 0x18
    1cde:	20 e0       	ldi	r18, 0x00	; 0
    1ce0:	3f ef       	ldi	r19, 0xFF	; 255
    1ce2:	4f e7       	ldi	r20, 0x7F	; 127
    1ce4:	57 e4       	ldi	r21, 0x47	; 71
    1ce6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1cea:	18 16       	cp	r1, r24
    1cec:	4c f5       	brge	.+82     	; 0x1d40 <HLCD_voidShifting+0x2c4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1cee:	69 8d       	ldd	r22, Y+25	; 0x19
    1cf0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1cf2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1cf4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1cf6:	20 e0       	ldi	r18, 0x00	; 0
    1cf8:	30 e0       	ldi	r19, 0x00	; 0
    1cfa:	40 e2       	ldi	r20, 0x20	; 32
    1cfc:	51 e4       	ldi	r21, 0x41	; 65
    1cfe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d02:	dc 01       	movw	r26, r24
    1d04:	cb 01       	movw	r24, r22
    1d06:	bc 01       	movw	r22, r24
    1d08:	cd 01       	movw	r24, r26
    1d0a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d0e:	dc 01       	movw	r26, r24
    1d10:	cb 01       	movw	r24, r22
    1d12:	9c 8b       	std	Y+20, r25	; 0x14
    1d14:	8b 8b       	std	Y+19, r24	; 0x13
    1d16:	0f c0       	rjmp	.+30     	; 0x1d36 <HLCD_voidShifting+0x2ba>
    1d18:	88 ec       	ldi	r24, 0xC8	; 200
    1d1a:	90 e0       	ldi	r25, 0x00	; 0
    1d1c:	9a 8b       	std	Y+18, r25	; 0x12
    1d1e:	89 8b       	std	Y+17, r24	; 0x11
    1d20:	89 89       	ldd	r24, Y+17	; 0x11
    1d22:	9a 89       	ldd	r25, Y+18	; 0x12
    1d24:	01 97       	sbiw	r24, 0x01	; 1
    1d26:	f1 f7       	brne	.-4      	; 0x1d24 <HLCD_voidShifting+0x2a8>
    1d28:	9a 8b       	std	Y+18, r25	; 0x12
    1d2a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d2c:	8b 89       	ldd	r24, Y+19	; 0x13
    1d2e:	9c 89       	ldd	r25, Y+20	; 0x14
    1d30:	01 97       	sbiw	r24, 0x01	; 1
    1d32:	9c 8b       	std	Y+20, r25	; 0x14
    1d34:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d36:	8b 89       	ldd	r24, Y+19	; 0x13
    1d38:	9c 89       	ldd	r25, Y+20	; 0x14
    1d3a:	00 97       	sbiw	r24, 0x00	; 0
    1d3c:	69 f7       	brne	.-38     	; 0x1d18 <HLCD_voidShifting+0x29c>
    1d3e:	14 c0       	rjmp	.+40     	; 0x1d68 <HLCD_voidShifting+0x2ec>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d40:	6d 89       	ldd	r22, Y+21	; 0x15
    1d42:	7e 89       	ldd	r23, Y+22	; 0x16
    1d44:	8f 89       	ldd	r24, Y+23	; 0x17
    1d46:	98 8d       	ldd	r25, Y+24	; 0x18
    1d48:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d4c:	dc 01       	movw	r26, r24
    1d4e:	cb 01       	movw	r24, r22
    1d50:	9c 8b       	std	Y+20, r25	; 0x14
    1d52:	8b 8b       	std	Y+19, r24	; 0x13
    1d54:	8b 89       	ldd	r24, Y+19	; 0x13
    1d56:	9c 89       	ldd	r25, Y+20	; 0x14
    1d58:	98 8b       	std	Y+16, r25	; 0x10
    1d5a:	8f 87       	std	Y+15, r24	; 0x0f
    1d5c:	8f 85       	ldd	r24, Y+15	; 0x0f
    1d5e:	98 89       	ldd	r25, Y+16	; 0x10
    1d60:	01 97       	sbiw	r24, 0x01	; 1
    1d62:	f1 f7       	brne	.-4      	; 0x1d60 <HLCD_voidShifting+0x2e4>
    1d64:	98 8b       	std	Y+16, r25	; 0x10
    1d66:	8f 87       	std	Y+15, r24	; 0x0f
	case 'R' :
	_delay_ms(100);
	HLCD_voidWriteCmd(0X1C);
    1d68:	8c e1       	ldi	r24, 0x1C	; 28
    1d6a:	0e 94 bd 0a 	call	0x157a	; 0x157a <HLCD_voidWriteCmd>
    1d6e:	80 e0       	ldi	r24, 0x00	; 0
    1d70:	90 e0       	ldi	r25, 0x00	; 0
    1d72:	a8 ec       	ldi	r26, 0xC8	; 200
    1d74:	b2 e4       	ldi	r27, 0x42	; 66
    1d76:	8b 87       	std	Y+11, r24	; 0x0b
    1d78:	9c 87       	std	Y+12, r25	; 0x0c
    1d7a:	ad 87       	std	Y+13, r26	; 0x0d
    1d7c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d7e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1d80:	7c 85       	ldd	r23, Y+12	; 0x0c
    1d82:	8d 85       	ldd	r24, Y+13	; 0x0d
    1d84:	9e 85       	ldd	r25, Y+14	; 0x0e
    1d86:	20 e0       	ldi	r18, 0x00	; 0
    1d88:	30 e0       	ldi	r19, 0x00	; 0
    1d8a:	4a ef       	ldi	r20, 0xFA	; 250
    1d8c:	54 e4       	ldi	r21, 0x44	; 68
    1d8e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d92:	dc 01       	movw	r26, r24
    1d94:	cb 01       	movw	r24, r22
    1d96:	8f 83       	std	Y+7, r24	; 0x07
    1d98:	98 87       	std	Y+8, r25	; 0x08
    1d9a:	a9 87       	std	Y+9, r26	; 0x09
    1d9c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1d9e:	6f 81       	ldd	r22, Y+7	; 0x07
    1da0:	78 85       	ldd	r23, Y+8	; 0x08
    1da2:	89 85       	ldd	r24, Y+9	; 0x09
    1da4:	9a 85       	ldd	r25, Y+10	; 0x0a
    1da6:	20 e0       	ldi	r18, 0x00	; 0
    1da8:	30 e0       	ldi	r19, 0x00	; 0
    1daa:	40 e8       	ldi	r20, 0x80	; 128
    1dac:	5f e3       	ldi	r21, 0x3F	; 63
    1dae:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1db2:	88 23       	and	r24, r24
    1db4:	2c f4       	brge	.+10     	; 0x1dc0 <HLCD_voidShifting+0x344>
		__ticks = 1;
    1db6:	81 e0       	ldi	r24, 0x01	; 1
    1db8:	90 e0       	ldi	r25, 0x00	; 0
    1dba:	9e 83       	std	Y+6, r25	; 0x06
    1dbc:	8d 83       	std	Y+5, r24	; 0x05
    1dbe:	3f c0       	rjmp	.+126    	; 0x1e3e <HLCD_voidShifting+0x3c2>
	else if (__tmp > 65535)
    1dc0:	6f 81       	ldd	r22, Y+7	; 0x07
    1dc2:	78 85       	ldd	r23, Y+8	; 0x08
    1dc4:	89 85       	ldd	r24, Y+9	; 0x09
    1dc6:	9a 85       	ldd	r25, Y+10	; 0x0a
    1dc8:	20 e0       	ldi	r18, 0x00	; 0
    1dca:	3f ef       	ldi	r19, 0xFF	; 255
    1dcc:	4f e7       	ldi	r20, 0x7F	; 127
    1dce:	57 e4       	ldi	r21, 0x47	; 71
    1dd0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1dd4:	18 16       	cp	r1, r24
    1dd6:	4c f5       	brge	.+82     	; 0x1e2a <HLCD_voidShifting+0x3ae>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1dd8:	6b 85       	ldd	r22, Y+11	; 0x0b
    1dda:	7c 85       	ldd	r23, Y+12	; 0x0c
    1ddc:	8d 85       	ldd	r24, Y+13	; 0x0d
    1dde:	9e 85       	ldd	r25, Y+14	; 0x0e
    1de0:	20 e0       	ldi	r18, 0x00	; 0
    1de2:	30 e0       	ldi	r19, 0x00	; 0
    1de4:	40 e2       	ldi	r20, 0x20	; 32
    1de6:	51 e4       	ldi	r21, 0x41	; 65
    1de8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1dec:	dc 01       	movw	r26, r24
    1dee:	cb 01       	movw	r24, r22
    1df0:	bc 01       	movw	r22, r24
    1df2:	cd 01       	movw	r24, r26
    1df4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1df8:	dc 01       	movw	r26, r24
    1dfa:	cb 01       	movw	r24, r22
    1dfc:	9e 83       	std	Y+6, r25	; 0x06
    1dfe:	8d 83       	std	Y+5, r24	; 0x05
    1e00:	0f c0       	rjmp	.+30     	; 0x1e20 <HLCD_voidShifting+0x3a4>
    1e02:	88 ec       	ldi	r24, 0xC8	; 200
    1e04:	90 e0       	ldi	r25, 0x00	; 0
    1e06:	9c 83       	std	Y+4, r25	; 0x04
    1e08:	8b 83       	std	Y+3, r24	; 0x03
    1e0a:	8b 81       	ldd	r24, Y+3	; 0x03
    1e0c:	9c 81       	ldd	r25, Y+4	; 0x04
    1e0e:	01 97       	sbiw	r24, 0x01	; 1
    1e10:	f1 f7       	brne	.-4      	; 0x1e0e <HLCD_voidShifting+0x392>
    1e12:	9c 83       	std	Y+4, r25	; 0x04
    1e14:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e16:	8d 81       	ldd	r24, Y+5	; 0x05
    1e18:	9e 81       	ldd	r25, Y+6	; 0x06
    1e1a:	01 97       	sbiw	r24, 0x01	; 1
    1e1c:	9e 83       	std	Y+6, r25	; 0x06
    1e1e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e20:	8d 81       	ldd	r24, Y+5	; 0x05
    1e22:	9e 81       	ldd	r25, Y+6	; 0x06
    1e24:	00 97       	sbiw	r24, 0x00	; 0
    1e26:	69 f7       	brne	.-38     	; 0x1e02 <HLCD_voidShifting+0x386>
    1e28:	14 c0       	rjmp	.+40     	; 0x1e52 <HLCD_voidShifting+0x3d6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e2a:	6f 81       	ldd	r22, Y+7	; 0x07
    1e2c:	78 85       	ldd	r23, Y+8	; 0x08
    1e2e:	89 85       	ldd	r24, Y+9	; 0x09
    1e30:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e32:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e36:	dc 01       	movw	r26, r24
    1e38:	cb 01       	movw	r24, r22
    1e3a:	9e 83       	std	Y+6, r25	; 0x06
    1e3c:	8d 83       	std	Y+5, r24	; 0x05
    1e3e:	8d 81       	ldd	r24, Y+5	; 0x05
    1e40:	9e 81       	ldd	r25, Y+6	; 0x06
    1e42:	9a 83       	std	Y+2, r25	; 0x02
    1e44:	89 83       	std	Y+1, r24	; 0x01
    1e46:	89 81       	ldd	r24, Y+1	; 0x01
    1e48:	9a 81       	ldd	r25, Y+2	; 0x02
    1e4a:	01 97       	sbiw	r24, 0x01	; 1
    1e4c:	f1 f7       	brne	.-4      	; 0x1e4a <HLCD_voidShifting+0x3ce>
    1e4e:	9a 83       	std	Y+2, r25	; 0x02
    1e50:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(100);
	break;
	}
}
    1e52:	eb 96       	adiw	r28, 0x3b	; 59
    1e54:	0f b6       	in	r0, 0x3f	; 63
    1e56:	f8 94       	cli
    1e58:	de bf       	out	0x3e, r29	; 62
    1e5a:	0f be       	out	0x3f, r0	; 63
    1e5c:	cd bf       	out	0x3d, r28	; 61
    1e5e:	cf 91       	pop	r28
    1e60:	df 91       	pop	r29
    1e62:	08 95       	ret

00001e64 <MDIO_voidSetPortDirection>:

#include "MDIO_private.h"
#include "MDIO_interface.h"

void MDIO_voidSetPortDirection(u8 ARG_u8Port,u8 ARG_u8Directoin)
{
    1e64:	df 93       	push	r29
    1e66:	cf 93       	push	r28
    1e68:	00 d0       	rcall	.+0      	; 0x1e6a <MDIO_voidSetPortDirection+0x6>
    1e6a:	00 d0       	rcall	.+0      	; 0x1e6c <MDIO_voidSetPortDirection+0x8>
    1e6c:	cd b7       	in	r28, 0x3d	; 61
    1e6e:	de b7       	in	r29, 0x3e	; 62
    1e70:	89 83       	std	Y+1, r24	; 0x01
    1e72:	6a 83       	std	Y+2, r22	; 0x02
	switch(ARG_u8Port)
    1e74:	89 81       	ldd	r24, Y+1	; 0x01
    1e76:	28 2f       	mov	r18, r24
    1e78:	30 e0       	ldi	r19, 0x00	; 0
    1e7a:	3c 83       	std	Y+4, r19	; 0x04
    1e7c:	2b 83       	std	Y+3, r18	; 0x03
    1e7e:	8b 81       	ldd	r24, Y+3	; 0x03
    1e80:	9c 81       	ldd	r25, Y+4	; 0x04
    1e82:	8c 30       	cpi	r24, 0x0C	; 12
    1e84:	91 05       	cpc	r25, r1
    1e86:	b1 f0       	breq	.+44     	; 0x1eb4 <MDIO_voidSetPortDirection+0x50>
    1e88:	2b 81       	ldd	r18, Y+3	; 0x03
    1e8a:	3c 81       	ldd	r19, Y+4	; 0x04
    1e8c:	2d 30       	cpi	r18, 0x0D	; 13
    1e8e:	31 05       	cpc	r19, r1
    1e90:	34 f4       	brge	.+12     	; 0x1e9e <MDIO_voidSetPortDirection+0x3a>
    1e92:	8b 81       	ldd	r24, Y+3	; 0x03
    1e94:	9c 81       	ldd	r25, Y+4	; 0x04
    1e96:	85 30       	cpi	r24, 0x05	; 5
    1e98:	91 05       	cpc	r25, r1
    1e9a:	d9 f0       	breq	.+54     	; 0x1ed2 <MDIO_voidSetPortDirection+0x6e>
    1e9c:	1e c0       	rjmp	.+60     	; 0x1eda <MDIO_voidSetPortDirection+0x76>
    1e9e:	2b 81       	ldd	r18, Y+3	; 0x03
    1ea0:	3c 81       	ldd	r19, Y+4	; 0x04
    1ea2:	21 32       	cpi	r18, 0x21	; 33
    1ea4:	31 05       	cpc	r19, r1
    1ea6:	59 f0       	breq	.+22     	; 0x1ebe <MDIO_voidSetPortDirection+0x5a>
    1ea8:	8b 81       	ldd	r24, Y+3	; 0x03
    1eaa:	9c 81       	ldd	r25, Y+4	; 0x04
    1eac:	88 32       	cpi	r24, 0x28	; 40
    1eae:	91 05       	cpc	r25, r1
    1eb0:	59 f0       	breq	.+22     	; 0x1ec8 <MDIO_voidSetPortDirection+0x64>
    1eb2:	13 c0       	rjmp	.+38     	; 0x1eda <MDIO_voidSetPortDirection+0x76>
	{
		case MDIO_PORTA : GPIOA -> DDR = ARG_u8Directoin; break ;
    1eb4:	e9 e3       	ldi	r30, 0x39	; 57
    1eb6:	f0 e0       	ldi	r31, 0x00	; 0
    1eb8:	8a 81       	ldd	r24, Y+2	; 0x02
    1eba:	81 83       	std	Z+1, r24	; 0x01
    1ebc:	0e c0       	rjmp	.+28     	; 0x1eda <MDIO_voidSetPortDirection+0x76>
		
		case MDIO_PORTB : GPIOB -> DDR = ARG_u8Directoin; break ;
    1ebe:	e6 e3       	ldi	r30, 0x36	; 54
    1ec0:	f0 e0       	ldi	r31, 0x00	; 0
    1ec2:	8a 81       	ldd	r24, Y+2	; 0x02
    1ec4:	81 83       	std	Z+1, r24	; 0x01
    1ec6:	09 c0       	rjmp	.+18     	; 0x1eda <MDIO_voidSetPortDirection+0x76>
		
		case MDIO_PORTC : GPIOC -> DDR = ARG_u8Directoin; break ;
    1ec8:	e3 e3       	ldi	r30, 0x33	; 51
    1eca:	f0 e0       	ldi	r31, 0x00	; 0
    1ecc:	8a 81       	ldd	r24, Y+2	; 0x02
    1ece:	81 83       	std	Z+1, r24	; 0x01
    1ed0:	04 c0       	rjmp	.+8      	; 0x1eda <MDIO_voidSetPortDirection+0x76>
		
		case MDIO_PORTD : GPIOD -> DDR = ARG_u8Directoin; break ;
    1ed2:	e0 e3       	ldi	r30, 0x30	; 48
    1ed4:	f0 e0       	ldi	r31, 0x00	; 0
    1ed6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ed8:	81 83       	std	Z+1, r24	; 0x01
		
		default: break;
		
	}
}
    1eda:	0f 90       	pop	r0
    1edc:	0f 90       	pop	r0
    1ede:	0f 90       	pop	r0
    1ee0:	0f 90       	pop	r0
    1ee2:	cf 91       	pop	r28
    1ee4:	df 91       	pop	r29
    1ee6:	08 95       	ret

00001ee8 <MDIO_voidSetPortValue>:
void MDIO_voidSetPortValue(u8 ARG_u8Port,u8 ARG_u8Value)
{
    1ee8:	df 93       	push	r29
    1eea:	cf 93       	push	r28
    1eec:	00 d0       	rcall	.+0      	; 0x1eee <MDIO_voidSetPortValue+0x6>
    1eee:	00 d0       	rcall	.+0      	; 0x1ef0 <MDIO_voidSetPortValue+0x8>
    1ef0:	cd b7       	in	r28, 0x3d	; 61
    1ef2:	de b7       	in	r29, 0x3e	; 62
    1ef4:	89 83       	std	Y+1, r24	; 0x01
    1ef6:	6a 83       	std	Y+2, r22	; 0x02
	switch(ARG_u8Port)
    1ef8:	89 81       	ldd	r24, Y+1	; 0x01
    1efa:	28 2f       	mov	r18, r24
    1efc:	30 e0       	ldi	r19, 0x00	; 0
    1efe:	3c 83       	std	Y+4, r19	; 0x04
    1f00:	2b 83       	std	Y+3, r18	; 0x03
    1f02:	8b 81       	ldd	r24, Y+3	; 0x03
    1f04:	9c 81       	ldd	r25, Y+4	; 0x04
    1f06:	8c 30       	cpi	r24, 0x0C	; 12
    1f08:	91 05       	cpc	r25, r1
    1f0a:	b1 f0       	breq	.+44     	; 0x1f38 <MDIO_voidSetPortValue+0x50>
    1f0c:	2b 81       	ldd	r18, Y+3	; 0x03
    1f0e:	3c 81       	ldd	r19, Y+4	; 0x04
    1f10:	2d 30       	cpi	r18, 0x0D	; 13
    1f12:	31 05       	cpc	r19, r1
    1f14:	34 f4       	brge	.+12     	; 0x1f22 <MDIO_voidSetPortValue+0x3a>
    1f16:	8b 81       	ldd	r24, Y+3	; 0x03
    1f18:	9c 81       	ldd	r25, Y+4	; 0x04
    1f1a:	85 30       	cpi	r24, 0x05	; 5
    1f1c:	91 05       	cpc	r25, r1
    1f1e:	d9 f0       	breq	.+54     	; 0x1f56 <MDIO_voidSetPortValue+0x6e>
    1f20:	1e c0       	rjmp	.+60     	; 0x1f5e <MDIO_voidSetPortValue+0x76>
    1f22:	2b 81       	ldd	r18, Y+3	; 0x03
    1f24:	3c 81       	ldd	r19, Y+4	; 0x04
    1f26:	21 32       	cpi	r18, 0x21	; 33
    1f28:	31 05       	cpc	r19, r1
    1f2a:	59 f0       	breq	.+22     	; 0x1f42 <MDIO_voidSetPortValue+0x5a>
    1f2c:	8b 81       	ldd	r24, Y+3	; 0x03
    1f2e:	9c 81       	ldd	r25, Y+4	; 0x04
    1f30:	88 32       	cpi	r24, 0x28	; 40
    1f32:	91 05       	cpc	r25, r1
    1f34:	59 f0       	breq	.+22     	; 0x1f4c <MDIO_voidSetPortValue+0x64>
    1f36:	13 c0       	rjmp	.+38     	; 0x1f5e <MDIO_voidSetPortValue+0x76>
	{
		case MDIO_PORTA : GPIOA -> PORT = ARG_u8Value; break ;
    1f38:	e9 e3       	ldi	r30, 0x39	; 57
    1f3a:	f0 e0       	ldi	r31, 0x00	; 0
    1f3c:	8a 81       	ldd	r24, Y+2	; 0x02
    1f3e:	82 83       	std	Z+2, r24	; 0x02
    1f40:	0e c0       	rjmp	.+28     	; 0x1f5e <MDIO_voidSetPortValue+0x76>
		
		case MDIO_PORTB : GPIOB -> PORT = ARG_u8Value; break ;
    1f42:	e6 e3       	ldi	r30, 0x36	; 54
    1f44:	f0 e0       	ldi	r31, 0x00	; 0
    1f46:	8a 81       	ldd	r24, Y+2	; 0x02
    1f48:	82 83       	std	Z+2, r24	; 0x02
    1f4a:	09 c0       	rjmp	.+18     	; 0x1f5e <MDIO_voidSetPortValue+0x76>
		
		case MDIO_PORTC : GPIOC -> PORT = ARG_u8Value; break ;
    1f4c:	e3 e3       	ldi	r30, 0x33	; 51
    1f4e:	f0 e0       	ldi	r31, 0x00	; 0
    1f50:	8a 81       	ldd	r24, Y+2	; 0x02
    1f52:	82 83       	std	Z+2, r24	; 0x02
    1f54:	04 c0       	rjmp	.+8      	; 0x1f5e <MDIO_voidSetPortValue+0x76>
		
		case MDIO_PORTD : GPIOD -> PORT = ARG_u8Value; break ;
    1f56:	e0 e3       	ldi	r30, 0x30	; 48
    1f58:	f0 e0       	ldi	r31, 0x00	; 0
    1f5a:	8a 81       	ldd	r24, Y+2	; 0x02
    1f5c:	82 83       	std	Z+2, r24	; 0x02
		
		default: break;
		
	}	
}
    1f5e:	0f 90       	pop	r0
    1f60:	0f 90       	pop	r0
    1f62:	0f 90       	pop	r0
    1f64:	0f 90       	pop	r0
    1f66:	cf 91       	pop	r28
    1f68:	df 91       	pop	r29
    1f6a:	08 95       	ret

00001f6c <MDIO_voidGetPortValue>:
u8	 MDIO_voidGetPortValue(u8 ARG_u8Port)
{
    1f6c:	df 93       	push	r29
    1f6e:	cf 93       	push	r28
    1f70:	00 d0       	rcall	.+0      	; 0x1f72 <MDIO_voidGetPortValue+0x6>
    1f72:	00 d0       	rcall	.+0      	; 0x1f74 <MDIO_voidGetPortValue+0x8>
    1f74:	cd b7       	in	r28, 0x3d	; 61
    1f76:	de b7       	in	r29, 0x3e	; 62
    1f78:	8a 83       	std	Y+2, r24	; 0x02
	u8 L_u8Value = 0;
    1f7a:	19 82       	std	Y+1, r1	; 0x01
		switch(ARG_u8Port)
    1f7c:	8a 81       	ldd	r24, Y+2	; 0x02
    1f7e:	28 2f       	mov	r18, r24
    1f80:	30 e0       	ldi	r19, 0x00	; 0
    1f82:	3c 83       	std	Y+4, r19	; 0x04
    1f84:	2b 83       	std	Y+3, r18	; 0x03
    1f86:	8b 81       	ldd	r24, Y+3	; 0x03
    1f88:	9c 81       	ldd	r25, Y+4	; 0x04
    1f8a:	8c 30       	cpi	r24, 0x0C	; 12
    1f8c:	91 05       	cpc	r25, r1
    1f8e:	b1 f0       	breq	.+44     	; 0x1fbc <MDIO_voidGetPortValue+0x50>
    1f90:	2b 81       	ldd	r18, Y+3	; 0x03
    1f92:	3c 81       	ldd	r19, Y+4	; 0x04
    1f94:	2d 30       	cpi	r18, 0x0D	; 13
    1f96:	31 05       	cpc	r19, r1
    1f98:	34 f4       	brge	.+12     	; 0x1fa6 <MDIO_voidGetPortValue+0x3a>
    1f9a:	8b 81       	ldd	r24, Y+3	; 0x03
    1f9c:	9c 81       	ldd	r25, Y+4	; 0x04
    1f9e:	85 30       	cpi	r24, 0x05	; 5
    1fa0:	91 05       	cpc	r25, r1
    1fa2:	d9 f0       	breq	.+54     	; 0x1fda <MDIO_voidGetPortValue+0x6e>
    1fa4:	1e c0       	rjmp	.+60     	; 0x1fe2 <MDIO_voidGetPortValue+0x76>
    1fa6:	2b 81       	ldd	r18, Y+3	; 0x03
    1fa8:	3c 81       	ldd	r19, Y+4	; 0x04
    1faa:	21 32       	cpi	r18, 0x21	; 33
    1fac:	31 05       	cpc	r19, r1
    1fae:	59 f0       	breq	.+22     	; 0x1fc6 <MDIO_voidGetPortValue+0x5a>
    1fb0:	8b 81       	ldd	r24, Y+3	; 0x03
    1fb2:	9c 81       	ldd	r25, Y+4	; 0x04
    1fb4:	88 32       	cpi	r24, 0x28	; 40
    1fb6:	91 05       	cpc	r25, r1
    1fb8:	59 f0       	breq	.+22     	; 0x1fd0 <MDIO_voidGetPortValue+0x64>
    1fba:	13 c0       	rjmp	.+38     	; 0x1fe2 <MDIO_voidGetPortValue+0x76>
	{
		case MDIO_PORTA : L_u8Value = GPIOA -> PIN; break ;
    1fbc:	e9 e3       	ldi	r30, 0x39	; 57
    1fbe:	f0 e0       	ldi	r31, 0x00	; 0
    1fc0:	80 81       	ld	r24, Z
    1fc2:	89 83       	std	Y+1, r24	; 0x01
    1fc4:	0e c0       	rjmp	.+28     	; 0x1fe2 <MDIO_voidGetPortValue+0x76>
		
		case MDIO_PORTB : L_u8Value = GPIOB -> PIN; break ;
    1fc6:	e6 e3       	ldi	r30, 0x36	; 54
    1fc8:	f0 e0       	ldi	r31, 0x00	; 0
    1fca:	80 81       	ld	r24, Z
    1fcc:	89 83       	std	Y+1, r24	; 0x01
    1fce:	09 c0       	rjmp	.+18     	; 0x1fe2 <MDIO_voidGetPortValue+0x76>
		
		case MDIO_PORTC : L_u8Value = GPIOC -> PIN; break ;
    1fd0:	e3 e3       	ldi	r30, 0x33	; 51
    1fd2:	f0 e0       	ldi	r31, 0x00	; 0
    1fd4:	80 81       	ld	r24, Z
    1fd6:	89 83       	std	Y+1, r24	; 0x01
    1fd8:	04 c0       	rjmp	.+8      	; 0x1fe2 <MDIO_voidGetPortValue+0x76>
		
		case MDIO_PORTD : L_u8Value = GPIOD -> PIN; break ;
    1fda:	e0 e3       	ldi	r30, 0x30	; 48
    1fdc:	f0 e0       	ldi	r31, 0x00	; 0
    1fde:	80 81       	ld	r24, Z
    1fe0:	89 83       	std	Y+1, r24	; 0x01
		
		default: break;
		
	}
	return L_u8Value;
    1fe2:	89 81       	ldd	r24, Y+1	; 0x01
}
    1fe4:	0f 90       	pop	r0
    1fe6:	0f 90       	pop	r0
    1fe8:	0f 90       	pop	r0
    1fea:	0f 90       	pop	r0
    1fec:	cf 91       	pop	r28
    1fee:	df 91       	pop	r29
    1ff0:	08 95       	ret

00001ff2 <MDIO_voidSetPinDirection>:

void MDIO_voidSetPinDirection(u8 ARG_u8Port,u8 ARG_u8Pin,u8 ARG_u8Directoin)
{
    1ff2:	df 93       	push	r29
    1ff4:	cf 93       	push	r28
    1ff6:	cd b7       	in	r28, 0x3d	; 61
    1ff8:	de b7       	in	r29, 0x3e	; 62
    1ffa:	29 97       	sbiw	r28, 0x09	; 9
    1ffc:	0f b6       	in	r0, 0x3f	; 63
    1ffe:	f8 94       	cli
    2000:	de bf       	out	0x3e, r29	; 62
    2002:	0f be       	out	0x3f, r0	; 63
    2004:	cd bf       	out	0x3d, r28	; 61
    2006:	89 83       	std	Y+1, r24	; 0x01
    2008:	6a 83       	std	Y+2, r22	; 0x02
    200a:	4b 83       	std	Y+3, r20	; 0x03
	if(ARG_u8Pin<=7)
    200c:	8a 81       	ldd	r24, Y+2	; 0x02
    200e:	88 30       	cpi	r24, 0x08	; 8
    2010:	08 f0       	brcs	.+2      	; 0x2014 <MDIO_voidSetPinDirection+0x22>
    2012:	cc c1       	rjmp	.+920    	; 0x23ac <MDIO_voidSetPinDirection+0x3ba>
	{
		if(MDIO_OUTPUT==ARG_u8Directoin)
    2014:	8b 81       	ldd	r24, Y+3	; 0x03
    2016:	8a 35       	cpi	r24, 0x5A	; 90
    2018:	09 f0       	breq	.+2      	; 0x201c <MDIO_voidSetPinDirection+0x2a>
    201a:	79 c0       	rjmp	.+242    	; 0x210e <MDIO_voidSetPinDirection+0x11c>
		{
			switch(ARG_u8Port)
    201c:	89 81       	ldd	r24, Y+1	; 0x01
    201e:	28 2f       	mov	r18, r24
    2020:	30 e0       	ldi	r19, 0x00	; 0
    2022:	39 87       	std	Y+9, r19	; 0x09
    2024:	28 87       	std	Y+8, r18	; 0x08
    2026:	88 85       	ldd	r24, Y+8	; 0x08
    2028:	99 85       	ldd	r25, Y+9	; 0x09
    202a:	8c 30       	cpi	r24, 0x0C	; 12
    202c:	91 05       	cpc	r25, r1
    202e:	b9 f0       	breq	.+46     	; 0x205e <MDIO_voidSetPinDirection+0x6c>
    2030:	28 85       	ldd	r18, Y+8	; 0x08
    2032:	39 85       	ldd	r19, Y+9	; 0x09
    2034:	2d 30       	cpi	r18, 0x0D	; 13
    2036:	31 05       	cpc	r19, r1
    2038:	3c f4       	brge	.+14     	; 0x2048 <MDIO_voidSetPinDirection+0x56>
    203a:	88 85       	ldd	r24, Y+8	; 0x08
    203c:	99 85       	ldd	r25, Y+9	; 0x09
    203e:	85 30       	cpi	r24, 0x05	; 5
    2040:	91 05       	cpc	r25, r1
    2042:	09 f4       	brne	.+2      	; 0x2046 <MDIO_voidSetPinDirection+0x54>
    2044:	4e c0       	rjmp	.+156    	; 0x20e2 <MDIO_voidSetPinDirection+0xf0>
    2046:	b2 c1       	rjmp	.+868    	; 0x23ac <MDIO_voidSetPinDirection+0x3ba>
    2048:	28 85       	ldd	r18, Y+8	; 0x08
    204a:	39 85       	ldd	r19, Y+9	; 0x09
    204c:	21 32       	cpi	r18, 0x21	; 33
    204e:	31 05       	cpc	r19, r1
    2050:	e1 f0       	breq	.+56     	; 0x208a <MDIO_voidSetPinDirection+0x98>
    2052:	88 85       	ldd	r24, Y+8	; 0x08
    2054:	99 85       	ldd	r25, Y+9	; 0x09
    2056:	88 32       	cpi	r24, 0x28	; 40
    2058:	91 05       	cpc	r25, r1
    205a:	69 f1       	breq	.+90     	; 0x20b6 <MDIO_voidSetPinDirection+0xc4>
    205c:	a7 c1       	rjmp	.+846    	; 0x23ac <MDIO_voidSetPinDirection+0x3ba>
			{
				case MDIO_PORTA: SET_BIT(GPIOA -> DDR, ARG_u8Pin); break;
    205e:	a9 e3       	ldi	r26, 0x39	; 57
    2060:	b0 e0       	ldi	r27, 0x00	; 0
    2062:	e9 e3       	ldi	r30, 0x39	; 57
    2064:	f0 e0       	ldi	r31, 0x00	; 0
    2066:	81 81       	ldd	r24, Z+1	; 0x01
    2068:	48 2f       	mov	r20, r24
    206a:	8a 81       	ldd	r24, Y+2	; 0x02
    206c:	28 2f       	mov	r18, r24
    206e:	30 e0       	ldi	r19, 0x00	; 0
    2070:	81 e0       	ldi	r24, 0x01	; 1
    2072:	90 e0       	ldi	r25, 0x00	; 0
    2074:	02 2e       	mov	r0, r18
    2076:	02 c0       	rjmp	.+4      	; 0x207c <MDIO_voidSetPinDirection+0x8a>
    2078:	88 0f       	add	r24, r24
    207a:	99 1f       	adc	r25, r25
    207c:	0a 94       	dec	r0
    207e:	e2 f7       	brpl	.-8      	; 0x2078 <MDIO_voidSetPinDirection+0x86>
    2080:	84 2b       	or	r24, r20
    2082:	11 96       	adiw	r26, 0x01	; 1
    2084:	8c 93       	st	X, r24
    2086:	11 97       	sbiw	r26, 0x01	; 1
    2088:	91 c1       	rjmp	.+802    	; 0x23ac <MDIO_voidSetPinDirection+0x3ba>
				case MDIO_PORTB: SET_BIT(GPIOB -> DDR, ARG_u8Pin); break;
    208a:	a6 e3       	ldi	r26, 0x36	; 54
    208c:	b0 e0       	ldi	r27, 0x00	; 0
    208e:	e6 e3       	ldi	r30, 0x36	; 54
    2090:	f0 e0       	ldi	r31, 0x00	; 0
    2092:	81 81       	ldd	r24, Z+1	; 0x01
    2094:	48 2f       	mov	r20, r24
    2096:	8a 81       	ldd	r24, Y+2	; 0x02
    2098:	28 2f       	mov	r18, r24
    209a:	30 e0       	ldi	r19, 0x00	; 0
    209c:	81 e0       	ldi	r24, 0x01	; 1
    209e:	90 e0       	ldi	r25, 0x00	; 0
    20a0:	02 2e       	mov	r0, r18
    20a2:	02 c0       	rjmp	.+4      	; 0x20a8 <MDIO_voidSetPinDirection+0xb6>
    20a4:	88 0f       	add	r24, r24
    20a6:	99 1f       	adc	r25, r25
    20a8:	0a 94       	dec	r0
    20aa:	e2 f7       	brpl	.-8      	; 0x20a4 <MDIO_voidSetPinDirection+0xb2>
    20ac:	84 2b       	or	r24, r20
    20ae:	11 96       	adiw	r26, 0x01	; 1
    20b0:	8c 93       	st	X, r24
    20b2:	11 97       	sbiw	r26, 0x01	; 1
    20b4:	7b c1       	rjmp	.+758    	; 0x23ac <MDIO_voidSetPinDirection+0x3ba>
				case MDIO_PORTC: SET_BIT(GPIOC -> DDR, ARG_u8Pin); break;
    20b6:	a3 e3       	ldi	r26, 0x33	; 51
    20b8:	b0 e0       	ldi	r27, 0x00	; 0
    20ba:	e3 e3       	ldi	r30, 0x33	; 51
    20bc:	f0 e0       	ldi	r31, 0x00	; 0
    20be:	81 81       	ldd	r24, Z+1	; 0x01
    20c0:	48 2f       	mov	r20, r24
    20c2:	8a 81       	ldd	r24, Y+2	; 0x02
    20c4:	28 2f       	mov	r18, r24
    20c6:	30 e0       	ldi	r19, 0x00	; 0
    20c8:	81 e0       	ldi	r24, 0x01	; 1
    20ca:	90 e0       	ldi	r25, 0x00	; 0
    20cc:	02 2e       	mov	r0, r18
    20ce:	02 c0       	rjmp	.+4      	; 0x20d4 <MDIO_voidSetPinDirection+0xe2>
    20d0:	88 0f       	add	r24, r24
    20d2:	99 1f       	adc	r25, r25
    20d4:	0a 94       	dec	r0
    20d6:	e2 f7       	brpl	.-8      	; 0x20d0 <MDIO_voidSetPinDirection+0xde>
    20d8:	84 2b       	or	r24, r20
    20da:	11 96       	adiw	r26, 0x01	; 1
    20dc:	8c 93       	st	X, r24
    20de:	11 97       	sbiw	r26, 0x01	; 1
    20e0:	65 c1       	rjmp	.+714    	; 0x23ac <MDIO_voidSetPinDirection+0x3ba>
				case MDIO_PORTD: SET_BIT(GPIOD -> DDR, ARG_u8Pin); break;
    20e2:	a0 e3       	ldi	r26, 0x30	; 48
    20e4:	b0 e0       	ldi	r27, 0x00	; 0
    20e6:	e0 e3       	ldi	r30, 0x30	; 48
    20e8:	f0 e0       	ldi	r31, 0x00	; 0
    20ea:	81 81       	ldd	r24, Z+1	; 0x01
    20ec:	48 2f       	mov	r20, r24
    20ee:	8a 81       	ldd	r24, Y+2	; 0x02
    20f0:	28 2f       	mov	r18, r24
    20f2:	30 e0       	ldi	r19, 0x00	; 0
    20f4:	81 e0       	ldi	r24, 0x01	; 1
    20f6:	90 e0       	ldi	r25, 0x00	; 0
    20f8:	02 2e       	mov	r0, r18
    20fa:	02 c0       	rjmp	.+4      	; 0x2100 <MDIO_voidSetPinDirection+0x10e>
    20fc:	88 0f       	add	r24, r24
    20fe:	99 1f       	adc	r25, r25
    2100:	0a 94       	dec	r0
    2102:	e2 f7       	brpl	.-8      	; 0x20fc <MDIO_voidSetPinDirection+0x10a>
    2104:	84 2b       	or	r24, r20
    2106:	11 96       	adiw	r26, 0x01	; 1
    2108:	8c 93       	st	X, r24
    210a:	11 97       	sbiw	r26, 0x01	; 1
    210c:	4f c1       	rjmp	.+670    	; 0x23ac <MDIO_voidSetPinDirection+0x3ba>
				default: break;/*report error*/
			}			
		}
		else if(MDIO_INPUT==ARG_u8Directoin)
    210e:	8b 81       	ldd	r24, Y+3	; 0x03
    2110:	84 36       	cpi	r24, 0x64	; 100
    2112:	09 f0       	breq	.+2      	; 0x2116 <MDIO_voidSetPinDirection+0x124>
    2114:	7e c0       	rjmp	.+252    	; 0x2212 <MDIO_voidSetPinDirection+0x220>
		{
			switch(ARG_u8Port)
    2116:	89 81       	ldd	r24, Y+1	; 0x01
    2118:	28 2f       	mov	r18, r24
    211a:	30 e0       	ldi	r19, 0x00	; 0
    211c:	3f 83       	std	Y+7, r19	; 0x07
    211e:	2e 83       	std	Y+6, r18	; 0x06
    2120:	8e 81       	ldd	r24, Y+6	; 0x06
    2122:	9f 81       	ldd	r25, Y+7	; 0x07
    2124:	8c 30       	cpi	r24, 0x0C	; 12
    2126:	91 05       	cpc	r25, r1
    2128:	09 f4       	brne	.+2      	; 0x212c <MDIO_voidSetPinDirection+0x13a>
    212a:	45 c0       	rjmp	.+138    	; 0x21b6 <MDIO_voidSetPinDirection+0x1c4>
    212c:	2e 81       	ldd	r18, Y+6	; 0x06
    212e:	3f 81       	ldd	r19, Y+7	; 0x07
    2130:	2d 30       	cpi	r18, 0x0D	; 13
    2132:	31 05       	cpc	r19, r1
    2134:	3c f4       	brge	.+14     	; 0x2144 <MDIO_voidSetPinDirection+0x152>
    2136:	8e 81       	ldd	r24, Y+6	; 0x06
    2138:	9f 81       	ldd	r25, Y+7	; 0x07
    213a:	85 30       	cpi	r24, 0x05	; 5
    213c:	91 05       	cpc	r25, r1
    213e:	09 f4       	brne	.+2      	; 0x2142 <MDIO_voidSetPinDirection+0x150>
    2140:	51 c0       	rjmp	.+162    	; 0x21e4 <MDIO_voidSetPinDirection+0x1f2>
    2142:	34 c1       	rjmp	.+616    	; 0x23ac <MDIO_voidSetPinDirection+0x3ba>
    2144:	2e 81       	ldd	r18, Y+6	; 0x06
    2146:	3f 81       	ldd	r19, Y+7	; 0x07
    2148:	21 32       	cpi	r18, 0x21	; 33
    214a:	31 05       	cpc	r19, r1
    214c:	31 f0       	breq	.+12     	; 0x215a <MDIO_voidSetPinDirection+0x168>
    214e:	8e 81       	ldd	r24, Y+6	; 0x06
    2150:	9f 81       	ldd	r25, Y+7	; 0x07
    2152:	88 32       	cpi	r24, 0x28	; 40
    2154:	91 05       	cpc	r25, r1
    2156:	c1 f0       	breq	.+48     	; 0x2188 <MDIO_voidSetPinDirection+0x196>
    2158:	29 c1       	rjmp	.+594    	; 0x23ac <MDIO_voidSetPinDirection+0x3ba>
			{
				case MDIO_PORTB: CLEAR_BIT(GPIOB -> DDR, ARG_u8Pin); break;
    215a:	a6 e3       	ldi	r26, 0x36	; 54
    215c:	b0 e0       	ldi	r27, 0x00	; 0
    215e:	e6 e3       	ldi	r30, 0x36	; 54
    2160:	f0 e0       	ldi	r31, 0x00	; 0
    2162:	81 81       	ldd	r24, Z+1	; 0x01
    2164:	48 2f       	mov	r20, r24
    2166:	8a 81       	ldd	r24, Y+2	; 0x02
    2168:	28 2f       	mov	r18, r24
    216a:	30 e0       	ldi	r19, 0x00	; 0
    216c:	81 e0       	ldi	r24, 0x01	; 1
    216e:	90 e0       	ldi	r25, 0x00	; 0
    2170:	02 2e       	mov	r0, r18
    2172:	02 c0       	rjmp	.+4      	; 0x2178 <MDIO_voidSetPinDirection+0x186>
    2174:	88 0f       	add	r24, r24
    2176:	99 1f       	adc	r25, r25
    2178:	0a 94       	dec	r0
    217a:	e2 f7       	brpl	.-8      	; 0x2174 <MDIO_voidSetPinDirection+0x182>
    217c:	80 95       	com	r24
    217e:	84 23       	and	r24, r20
    2180:	11 96       	adiw	r26, 0x01	; 1
    2182:	8c 93       	st	X, r24
    2184:	11 97       	sbiw	r26, 0x01	; 1
    2186:	12 c1       	rjmp	.+548    	; 0x23ac <MDIO_voidSetPinDirection+0x3ba>
				case MDIO_PORTC: CLEAR_BIT(GPIOC -> DDR, ARG_u8Pin); break;
    2188:	a3 e3       	ldi	r26, 0x33	; 51
    218a:	b0 e0       	ldi	r27, 0x00	; 0
    218c:	e3 e3       	ldi	r30, 0x33	; 51
    218e:	f0 e0       	ldi	r31, 0x00	; 0
    2190:	81 81       	ldd	r24, Z+1	; 0x01
    2192:	48 2f       	mov	r20, r24
    2194:	8a 81       	ldd	r24, Y+2	; 0x02
    2196:	28 2f       	mov	r18, r24
    2198:	30 e0       	ldi	r19, 0x00	; 0
    219a:	81 e0       	ldi	r24, 0x01	; 1
    219c:	90 e0       	ldi	r25, 0x00	; 0
    219e:	02 2e       	mov	r0, r18
    21a0:	02 c0       	rjmp	.+4      	; 0x21a6 <MDIO_voidSetPinDirection+0x1b4>
    21a2:	88 0f       	add	r24, r24
    21a4:	99 1f       	adc	r25, r25
    21a6:	0a 94       	dec	r0
    21a8:	e2 f7       	brpl	.-8      	; 0x21a2 <MDIO_voidSetPinDirection+0x1b0>
    21aa:	80 95       	com	r24
    21ac:	84 23       	and	r24, r20
    21ae:	11 96       	adiw	r26, 0x01	; 1
    21b0:	8c 93       	st	X, r24
    21b2:	11 97       	sbiw	r26, 0x01	; 1
    21b4:	fb c0       	rjmp	.+502    	; 0x23ac <MDIO_voidSetPinDirection+0x3ba>
				case MDIO_PORTA: CLEAR_BIT(GPIOA -> DDR, ARG_u8Pin); break;
    21b6:	a9 e3       	ldi	r26, 0x39	; 57
    21b8:	b0 e0       	ldi	r27, 0x00	; 0
    21ba:	e9 e3       	ldi	r30, 0x39	; 57
    21bc:	f0 e0       	ldi	r31, 0x00	; 0
    21be:	81 81       	ldd	r24, Z+1	; 0x01
    21c0:	48 2f       	mov	r20, r24
    21c2:	8a 81       	ldd	r24, Y+2	; 0x02
    21c4:	28 2f       	mov	r18, r24
    21c6:	30 e0       	ldi	r19, 0x00	; 0
    21c8:	81 e0       	ldi	r24, 0x01	; 1
    21ca:	90 e0       	ldi	r25, 0x00	; 0
    21cc:	02 2e       	mov	r0, r18
    21ce:	02 c0       	rjmp	.+4      	; 0x21d4 <MDIO_voidSetPinDirection+0x1e2>
    21d0:	88 0f       	add	r24, r24
    21d2:	99 1f       	adc	r25, r25
    21d4:	0a 94       	dec	r0
    21d6:	e2 f7       	brpl	.-8      	; 0x21d0 <MDIO_voidSetPinDirection+0x1de>
    21d8:	80 95       	com	r24
    21da:	84 23       	and	r24, r20
    21dc:	11 96       	adiw	r26, 0x01	; 1
    21de:	8c 93       	st	X, r24
    21e0:	11 97       	sbiw	r26, 0x01	; 1
    21e2:	e4 c0       	rjmp	.+456    	; 0x23ac <MDIO_voidSetPinDirection+0x3ba>
				case MDIO_PORTD: CLEAR_BIT(GPIOD -> DDR, ARG_u8Pin); break;
    21e4:	a0 e3       	ldi	r26, 0x30	; 48
    21e6:	b0 e0       	ldi	r27, 0x00	; 0
    21e8:	e0 e3       	ldi	r30, 0x30	; 48
    21ea:	f0 e0       	ldi	r31, 0x00	; 0
    21ec:	81 81       	ldd	r24, Z+1	; 0x01
    21ee:	48 2f       	mov	r20, r24
    21f0:	8a 81       	ldd	r24, Y+2	; 0x02
    21f2:	28 2f       	mov	r18, r24
    21f4:	30 e0       	ldi	r19, 0x00	; 0
    21f6:	81 e0       	ldi	r24, 0x01	; 1
    21f8:	90 e0       	ldi	r25, 0x00	; 0
    21fa:	02 2e       	mov	r0, r18
    21fc:	02 c0       	rjmp	.+4      	; 0x2202 <MDIO_voidSetPinDirection+0x210>
    21fe:	88 0f       	add	r24, r24
    2200:	99 1f       	adc	r25, r25
    2202:	0a 94       	dec	r0
    2204:	e2 f7       	brpl	.-8      	; 0x21fe <MDIO_voidSetPinDirection+0x20c>
    2206:	80 95       	com	r24
    2208:	84 23       	and	r24, r20
    220a:	11 96       	adiw	r26, 0x01	; 1
    220c:	8c 93       	st	X, r24
    220e:	11 97       	sbiw	r26, 0x01	; 1
    2210:	cd c0       	rjmp	.+410    	; 0x23ac <MDIO_voidSetPinDirection+0x3ba>
				default: break;/*report error*/
			}			
		}
		else if(MDIO_INPUT_PULLUP==ARG_u8Directoin)
    2212:	8b 81       	ldd	r24, Y+3	; 0x03
    2214:	88 3c       	cpi	r24, 0xC8	; 200
    2216:	09 f0       	breq	.+2      	; 0x221a <MDIO_voidSetPinDirection+0x228>
    2218:	c9 c0       	rjmp	.+402    	; 0x23ac <MDIO_voidSetPinDirection+0x3ba>
		{
			switch(ARG_u8Port)
    221a:	89 81       	ldd	r24, Y+1	; 0x01
    221c:	28 2f       	mov	r18, r24
    221e:	30 e0       	ldi	r19, 0x00	; 0
    2220:	3d 83       	std	Y+5, r19	; 0x05
    2222:	2c 83       	std	Y+4, r18	; 0x04
    2224:	8c 81       	ldd	r24, Y+4	; 0x04
    2226:	9d 81       	ldd	r25, Y+5	; 0x05
    2228:	8c 30       	cpi	r24, 0x0C	; 12
    222a:	91 05       	cpc	r25, r1
    222c:	09 f4       	brne	.+2      	; 0x2230 <MDIO_voidSetPinDirection+0x23e>
    222e:	6b c0       	rjmp	.+214    	; 0x2306 <MDIO_voidSetPinDirection+0x314>
    2230:	2c 81       	ldd	r18, Y+4	; 0x04
    2232:	3d 81       	ldd	r19, Y+5	; 0x05
    2234:	2d 30       	cpi	r18, 0x0D	; 13
    2236:	31 05       	cpc	r19, r1
    2238:	3c f4       	brge	.+14     	; 0x2248 <MDIO_voidSetPinDirection+0x256>
    223a:	8c 81       	ldd	r24, Y+4	; 0x04
    223c:	9d 81       	ldd	r25, Y+5	; 0x05
    223e:	85 30       	cpi	r24, 0x05	; 5
    2240:	91 05       	cpc	r25, r1
    2242:	09 f4       	brne	.+2      	; 0x2246 <MDIO_voidSetPinDirection+0x254>
    2244:	8a c0       	rjmp	.+276    	; 0x235a <MDIO_voidSetPinDirection+0x368>
    2246:	b2 c0       	rjmp	.+356    	; 0x23ac <MDIO_voidSetPinDirection+0x3ba>
    2248:	2c 81       	ldd	r18, Y+4	; 0x04
    224a:	3d 81       	ldd	r19, Y+5	; 0x05
    224c:	21 32       	cpi	r18, 0x21	; 33
    224e:	31 05       	cpc	r19, r1
    2250:	31 f0       	breq	.+12     	; 0x225e <MDIO_voidSetPinDirection+0x26c>
    2252:	8c 81       	ldd	r24, Y+4	; 0x04
    2254:	9d 81       	ldd	r25, Y+5	; 0x05
    2256:	88 32       	cpi	r24, 0x28	; 40
    2258:	91 05       	cpc	r25, r1
    225a:	59 f1       	breq	.+86     	; 0x22b2 <MDIO_voidSetPinDirection+0x2c0>
    225c:	a7 c0       	rjmp	.+334    	; 0x23ac <MDIO_voidSetPinDirection+0x3ba>
			{
				case MDIO_PORTB: CLEAR_BIT(GPIOB -> DDR, ARG_u8Pin); SET_BIT(GPIOA -> PORT, ARG_u8Pin); break;
    225e:	a6 e3       	ldi	r26, 0x36	; 54
    2260:	b0 e0       	ldi	r27, 0x00	; 0
    2262:	e6 e3       	ldi	r30, 0x36	; 54
    2264:	f0 e0       	ldi	r31, 0x00	; 0
    2266:	81 81       	ldd	r24, Z+1	; 0x01
    2268:	48 2f       	mov	r20, r24
    226a:	8a 81       	ldd	r24, Y+2	; 0x02
    226c:	28 2f       	mov	r18, r24
    226e:	30 e0       	ldi	r19, 0x00	; 0
    2270:	81 e0       	ldi	r24, 0x01	; 1
    2272:	90 e0       	ldi	r25, 0x00	; 0
    2274:	02 c0       	rjmp	.+4      	; 0x227a <MDIO_voidSetPinDirection+0x288>
    2276:	88 0f       	add	r24, r24
    2278:	99 1f       	adc	r25, r25
    227a:	2a 95       	dec	r18
    227c:	e2 f7       	brpl	.-8      	; 0x2276 <MDIO_voidSetPinDirection+0x284>
    227e:	80 95       	com	r24
    2280:	84 23       	and	r24, r20
    2282:	11 96       	adiw	r26, 0x01	; 1
    2284:	8c 93       	st	X, r24
    2286:	a9 e3       	ldi	r26, 0x39	; 57
    2288:	b0 e0       	ldi	r27, 0x00	; 0
    228a:	e9 e3       	ldi	r30, 0x39	; 57
    228c:	f0 e0       	ldi	r31, 0x00	; 0
    228e:	82 81       	ldd	r24, Z+2	; 0x02
    2290:	48 2f       	mov	r20, r24
    2292:	8a 81       	ldd	r24, Y+2	; 0x02
    2294:	28 2f       	mov	r18, r24
    2296:	30 e0       	ldi	r19, 0x00	; 0
    2298:	81 e0       	ldi	r24, 0x01	; 1
    229a:	90 e0       	ldi	r25, 0x00	; 0
    229c:	02 2e       	mov	r0, r18
    229e:	02 c0       	rjmp	.+4      	; 0x22a4 <MDIO_voidSetPinDirection+0x2b2>
    22a0:	88 0f       	add	r24, r24
    22a2:	99 1f       	adc	r25, r25
    22a4:	0a 94       	dec	r0
    22a6:	e2 f7       	brpl	.-8      	; 0x22a0 <MDIO_voidSetPinDirection+0x2ae>
    22a8:	84 2b       	or	r24, r20
    22aa:	12 96       	adiw	r26, 0x02	; 2
    22ac:	8c 93       	st	X, r24
    22ae:	12 97       	sbiw	r26, 0x02	; 2
    22b0:	7d c0       	rjmp	.+250    	; 0x23ac <MDIO_voidSetPinDirection+0x3ba>
				case MDIO_PORTC: CLEAR_BIT(GPIOC -> DDR, ARG_u8Pin); SET_BIT(GPIOB -> PORT, ARG_u8Pin); break;
    22b2:	a3 e3       	ldi	r26, 0x33	; 51
    22b4:	b0 e0       	ldi	r27, 0x00	; 0
    22b6:	e3 e3       	ldi	r30, 0x33	; 51
    22b8:	f0 e0       	ldi	r31, 0x00	; 0
    22ba:	81 81       	ldd	r24, Z+1	; 0x01
    22bc:	48 2f       	mov	r20, r24
    22be:	8a 81       	ldd	r24, Y+2	; 0x02
    22c0:	28 2f       	mov	r18, r24
    22c2:	30 e0       	ldi	r19, 0x00	; 0
    22c4:	81 e0       	ldi	r24, 0x01	; 1
    22c6:	90 e0       	ldi	r25, 0x00	; 0
    22c8:	02 c0       	rjmp	.+4      	; 0x22ce <MDIO_voidSetPinDirection+0x2dc>
    22ca:	88 0f       	add	r24, r24
    22cc:	99 1f       	adc	r25, r25
    22ce:	2a 95       	dec	r18
    22d0:	e2 f7       	brpl	.-8      	; 0x22ca <MDIO_voidSetPinDirection+0x2d8>
    22d2:	80 95       	com	r24
    22d4:	84 23       	and	r24, r20
    22d6:	11 96       	adiw	r26, 0x01	; 1
    22d8:	8c 93       	st	X, r24
    22da:	a6 e3       	ldi	r26, 0x36	; 54
    22dc:	b0 e0       	ldi	r27, 0x00	; 0
    22de:	e6 e3       	ldi	r30, 0x36	; 54
    22e0:	f0 e0       	ldi	r31, 0x00	; 0
    22e2:	82 81       	ldd	r24, Z+2	; 0x02
    22e4:	48 2f       	mov	r20, r24
    22e6:	8a 81       	ldd	r24, Y+2	; 0x02
    22e8:	28 2f       	mov	r18, r24
    22ea:	30 e0       	ldi	r19, 0x00	; 0
    22ec:	81 e0       	ldi	r24, 0x01	; 1
    22ee:	90 e0       	ldi	r25, 0x00	; 0
    22f0:	02 2e       	mov	r0, r18
    22f2:	02 c0       	rjmp	.+4      	; 0x22f8 <MDIO_voidSetPinDirection+0x306>
    22f4:	88 0f       	add	r24, r24
    22f6:	99 1f       	adc	r25, r25
    22f8:	0a 94       	dec	r0
    22fa:	e2 f7       	brpl	.-8      	; 0x22f4 <MDIO_voidSetPinDirection+0x302>
    22fc:	84 2b       	or	r24, r20
    22fe:	12 96       	adiw	r26, 0x02	; 2
    2300:	8c 93       	st	X, r24
    2302:	12 97       	sbiw	r26, 0x02	; 2
    2304:	53 c0       	rjmp	.+166    	; 0x23ac <MDIO_voidSetPinDirection+0x3ba>
				case MDIO_PORTA: CLEAR_BIT(GPIOA -> DDR, ARG_u8Pin); SET_BIT(GPIOC -> PORT, ARG_u8Pin); break;
    2306:	a9 e3       	ldi	r26, 0x39	; 57
    2308:	b0 e0       	ldi	r27, 0x00	; 0
    230a:	e9 e3       	ldi	r30, 0x39	; 57
    230c:	f0 e0       	ldi	r31, 0x00	; 0
    230e:	81 81       	ldd	r24, Z+1	; 0x01
    2310:	48 2f       	mov	r20, r24
    2312:	8a 81       	ldd	r24, Y+2	; 0x02
    2314:	28 2f       	mov	r18, r24
    2316:	30 e0       	ldi	r19, 0x00	; 0
    2318:	81 e0       	ldi	r24, 0x01	; 1
    231a:	90 e0       	ldi	r25, 0x00	; 0
    231c:	02 c0       	rjmp	.+4      	; 0x2322 <MDIO_voidSetPinDirection+0x330>
    231e:	88 0f       	add	r24, r24
    2320:	99 1f       	adc	r25, r25
    2322:	2a 95       	dec	r18
    2324:	e2 f7       	brpl	.-8      	; 0x231e <MDIO_voidSetPinDirection+0x32c>
    2326:	80 95       	com	r24
    2328:	84 23       	and	r24, r20
    232a:	11 96       	adiw	r26, 0x01	; 1
    232c:	8c 93       	st	X, r24
    232e:	a3 e3       	ldi	r26, 0x33	; 51
    2330:	b0 e0       	ldi	r27, 0x00	; 0
    2332:	e3 e3       	ldi	r30, 0x33	; 51
    2334:	f0 e0       	ldi	r31, 0x00	; 0
    2336:	82 81       	ldd	r24, Z+2	; 0x02
    2338:	48 2f       	mov	r20, r24
    233a:	8a 81       	ldd	r24, Y+2	; 0x02
    233c:	28 2f       	mov	r18, r24
    233e:	30 e0       	ldi	r19, 0x00	; 0
    2340:	81 e0       	ldi	r24, 0x01	; 1
    2342:	90 e0       	ldi	r25, 0x00	; 0
    2344:	02 2e       	mov	r0, r18
    2346:	02 c0       	rjmp	.+4      	; 0x234c <MDIO_voidSetPinDirection+0x35a>
    2348:	88 0f       	add	r24, r24
    234a:	99 1f       	adc	r25, r25
    234c:	0a 94       	dec	r0
    234e:	e2 f7       	brpl	.-8      	; 0x2348 <MDIO_voidSetPinDirection+0x356>
    2350:	84 2b       	or	r24, r20
    2352:	12 96       	adiw	r26, 0x02	; 2
    2354:	8c 93       	st	X, r24
    2356:	12 97       	sbiw	r26, 0x02	; 2
    2358:	29 c0       	rjmp	.+82     	; 0x23ac <MDIO_voidSetPinDirection+0x3ba>
				case MDIO_PORTD: CLEAR_BIT(GPIOD -> DDR, ARG_u8Pin); SET_BIT(GPIOD -> PORT, ARG_u8Pin); break;
    235a:	a0 e3       	ldi	r26, 0x30	; 48
    235c:	b0 e0       	ldi	r27, 0x00	; 0
    235e:	e0 e3       	ldi	r30, 0x30	; 48
    2360:	f0 e0       	ldi	r31, 0x00	; 0
    2362:	81 81       	ldd	r24, Z+1	; 0x01
    2364:	48 2f       	mov	r20, r24
    2366:	8a 81       	ldd	r24, Y+2	; 0x02
    2368:	28 2f       	mov	r18, r24
    236a:	30 e0       	ldi	r19, 0x00	; 0
    236c:	81 e0       	ldi	r24, 0x01	; 1
    236e:	90 e0       	ldi	r25, 0x00	; 0
    2370:	02 c0       	rjmp	.+4      	; 0x2376 <MDIO_voidSetPinDirection+0x384>
    2372:	88 0f       	add	r24, r24
    2374:	99 1f       	adc	r25, r25
    2376:	2a 95       	dec	r18
    2378:	e2 f7       	brpl	.-8      	; 0x2372 <MDIO_voidSetPinDirection+0x380>
    237a:	80 95       	com	r24
    237c:	84 23       	and	r24, r20
    237e:	11 96       	adiw	r26, 0x01	; 1
    2380:	8c 93       	st	X, r24
    2382:	a0 e3       	ldi	r26, 0x30	; 48
    2384:	b0 e0       	ldi	r27, 0x00	; 0
    2386:	e0 e3       	ldi	r30, 0x30	; 48
    2388:	f0 e0       	ldi	r31, 0x00	; 0
    238a:	82 81       	ldd	r24, Z+2	; 0x02
    238c:	48 2f       	mov	r20, r24
    238e:	8a 81       	ldd	r24, Y+2	; 0x02
    2390:	28 2f       	mov	r18, r24
    2392:	30 e0       	ldi	r19, 0x00	; 0
    2394:	81 e0       	ldi	r24, 0x01	; 1
    2396:	90 e0       	ldi	r25, 0x00	; 0
    2398:	02 2e       	mov	r0, r18
    239a:	02 c0       	rjmp	.+4      	; 0x23a0 <MDIO_voidSetPinDirection+0x3ae>
    239c:	88 0f       	add	r24, r24
    239e:	99 1f       	adc	r25, r25
    23a0:	0a 94       	dec	r0
    23a2:	e2 f7       	brpl	.-8      	; 0x239c <MDIO_voidSetPinDirection+0x3aa>
    23a4:	84 2b       	or	r24, r20
    23a6:	12 96       	adiw	r26, 0x02	; 2
    23a8:	8c 93       	st	X, r24
    23aa:	12 97       	sbiw	r26, 0x02	; 2
	else
	{
		/*report on error*/
	}
	
}
    23ac:	29 96       	adiw	r28, 0x09	; 9
    23ae:	0f b6       	in	r0, 0x3f	; 63
    23b0:	f8 94       	cli
    23b2:	de bf       	out	0x3e, r29	; 62
    23b4:	0f be       	out	0x3f, r0	; 63
    23b6:	cd bf       	out	0x3d, r28	; 61
    23b8:	cf 91       	pop	r28
    23ba:	df 91       	pop	r29
    23bc:	08 95       	ret

000023be <MDIO_voidSetPinValue>:
void MDIO_voidSetPinValue(u8 ARG_u8Port,u8 ARG_u8Pin,u8 ARG_u8Value)
{
    23be:	df 93       	push	r29
    23c0:	cf 93       	push	r28
    23c2:	cd b7       	in	r28, 0x3d	; 61
    23c4:	de b7       	in	r29, 0x3e	; 62
    23c6:	29 97       	sbiw	r28, 0x09	; 9
    23c8:	0f b6       	in	r0, 0x3f	; 63
    23ca:	f8 94       	cli
    23cc:	de bf       	out	0x3e, r29	; 62
    23ce:	0f be       	out	0x3f, r0	; 63
    23d0:	cd bf       	out	0x3d, r28	; 61
    23d2:	89 83       	std	Y+1, r24	; 0x01
    23d4:	6a 83       	std	Y+2, r22	; 0x02
    23d6:	4b 83       	std	Y+3, r20	; 0x03
	if(ARG_u8Pin<=7)
    23d8:	8a 81       	ldd	r24, Y+2	; 0x02
    23da:	88 30       	cpi	r24, 0x08	; 8
    23dc:	08 f0       	brcs	.+2      	; 0x23e0 <MDIO_voidSetPinValue+0x22>
    23de:	7c c1       	rjmp	.+760    	; 0x26d8 <MDIO_voidSetPinValue+0x31a>
	{
		if(MDIO_HIGH== ARG_u8Value)
    23e0:	8b 81       	ldd	r24, Y+3	; 0x03
    23e2:	81 30       	cpi	r24, 0x01	; 1
    23e4:	09 f0       	breq	.+2      	; 0x23e8 <MDIO_voidSetPinValue+0x2a>
    23e6:	79 c0       	rjmp	.+242    	; 0x24da <MDIO_voidSetPinValue+0x11c>
		{
			switch(ARG_u8Port)
    23e8:	89 81       	ldd	r24, Y+1	; 0x01
    23ea:	28 2f       	mov	r18, r24
    23ec:	30 e0       	ldi	r19, 0x00	; 0
    23ee:	39 87       	std	Y+9, r19	; 0x09
    23f0:	28 87       	std	Y+8, r18	; 0x08
    23f2:	88 85       	ldd	r24, Y+8	; 0x08
    23f4:	99 85       	ldd	r25, Y+9	; 0x09
    23f6:	8c 30       	cpi	r24, 0x0C	; 12
    23f8:	91 05       	cpc	r25, r1
    23fa:	b9 f0       	breq	.+46     	; 0x242a <MDIO_voidSetPinValue+0x6c>
    23fc:	28 85       	ldd	r18, Y+8	; 0x08
    23fe:	39 85       	ldd	r19, Y+9	; 0x09
    2400:	2d 30       	cpi	r18, 0x0D	; 13
    2402:	31 05       	cpc	r19, r1
    2404:	3c f4       	brge	.+14     	; 0x2414 <MDIO_voidSetPinValue+0x56>
    2406:	88 85       	ldd	r24, Y+8	; 0x08
    2408:	99 85       	ldd	r25, Y+9	; 0x09
    240a:	85 30       	cpi	r24, 0x05	; 5
    240c:	91 05       	cpc	r25, r1
    240e:	09 f4       	brne	.+2      	; 0x2412 <MDIO_voidSetPinValue+0x54>
    2410:	4e c0       	rjmp	.+156    	; 0x24ae <MDIO_voidSetPinValue+0xf0>
    2412:	62 c1       	rjmp	.+708    	; 0x26d8 <MDIO_voidSetPinValue+0x31a>
    2414:	28 85       	ldd	r18, Y+8	; 0x08
    2416:	39 85       	ldd	r19, Y+9	; 0x09
    2418:	21 32       	cpi	r18, 0x21	; 33
    241a:	31 05       	cpc	r19, r1
    241c:	e1 f0       	breq	.+56     	; 0x2456 <MDIO_voidSetPinValue+0x98>
    241e:	88 85       	ldd	r24, Y+8	; 0x08
    2420:	99 85       	ldd	r25, Y+9	; 0x09
    2422:	88 32       	cpi	r24, 0x28	; 40
    2424:	91 05       	cpc	r25, r1
    2426:	69 f1       	breq	.+90     	; 0x2482 <MDIO_voidSetPinValue+0xc4>
    2428:	57 c1       	rjmp	.+686    	; 0x26d8 <MDIO_voidSetPinValue+0x31a>
			{
				case MDIO_PORTA: SET_BIT(GPIOA -> PORT, ARG_u8Pin); break;
    242a:	a9 e3       	ldi	r26, 0x39	; 57
    242c:	b0 e0       	ldi	r27, 0x00	; 0
    242e:	e9 e3       	ldi	r30, 0x39	; 57
    2430:	f0 e0       	ldi	r31, 0x00	; 0
    2432:	82 81       	ldd	r24, Z+2	; 0x02
    2434:	48 2f       	mov	r20, r24
    2436:	8a 81       	ldd	r24, Y+2	; 0x02
    2438:	28 2f       	mov	r18, r24
    243a:	30 e0       	ldi	r19, 0x00	; 0
    243c:	81 e0       	ldi	r24, 0x01	; 1
    243e:	90 e0       	ldi	r25, 0x00	; 0
    2440:	02 2e       	mov	r0, r18
    2442:	02 c0       	rjmp	.+4      	; 0x2448 <MDIO_voidSetPinValue+0x8a>
    2444:	88 0f       	add	r24, r24
    2446:	99 1f       	adc	r25, r25
    2448:	0a 94       	dec	r0
    244a:	e2 f7       	brpl	.-8      	; 0x2444 <MDIO_voidSetPinValue+0x86>
    244c:	84 2b       	or	r24, r20
    244e:	12 96       	adiw	r26, 0x02	; 2
    2450:	8c 93       	st	X, r24
    2452:	12 97       	sbiw	r26, 0x02	; 2
    2454:	41 c1       	rjmp	.+642    	; 0x26d8 <MDIO_voidSetPinValue+0x31a>
				case MDIO_PORTB: SET_BIT(GPIOB -> PORT, ARG_u8Pin); break;
    2456:	a6 e3       	ldi	r26, 0x36	; 54
    2458:	b0 e0       	ldi	r27, 0x00	; 0
    245a:	e6 e3       	ldi	r30, 0x36	; 54
    245c:	f0 e0       	ldi	r31, 0x00	; 0
    245e:	82 81       	ldd	r24, Z+2	; 0x02
    2460:	48 2f       	mov	r20, r24
    2462:	8a 81       	ldd	r24, Y+2	; 0x02
    2464:	28 2f       	mov	r18, r24
    2466:	30 e0       	ldi	r19, 0x00	; 0
    2468:	81 e0       	ldi	r24, 0x01	; 1
    246a:	90 e0       	ldi	r25, 0x00	; 0
    246c:	02 2e       	mov	r0, r18
    246e:	02 c0       	rjmp	.+4      	; 0x2474 <MDIO_voidSetPinValue+0xb6>
    2470:	88 0f       	add	r24, r24
    2472:	99 1f       	adc	r25, r25
    2474:	0a 94       	dec	r0
    2476:	e2 f7       	brpl	.-8      	; 0x2470 <MDIO_voidSetPinValue+0xb2>
    2478:	84 2b       	or	r24, r20
    247a:	12 96       	adiw	r26, 0x02	; 2
    247c:	8c 93       	st	X, r24
    247e:	12 97       	sbiw	r26, 0x02	; 2
    2480:	2b c1       	rjmp	.+598    	; 0x26d8 <MDIO_voidSetPinValue+0x31a>
				case MDIO_PORTC: SET_BIT(GPIOC -> PORT, ARG_u8Pin); break;
    2482:	a3 e3       	ldi	r26, 0x33	; 51
    2484:	b0 e0       	ldi	r27, 0x00	; 0
    2486:	e3 e3       	ldi	r30, 0x33	; 51
    2488:	f0 e0       	ldi	r31, 0x00	; 0
    248a:	82 81       	ldd	r24, Z+2	; 0x02
    248c:	48 2f       	mov	r20, r24
    248e:	8a 81       	ldd	r24, Y+2	; 0x02
    2490:	28 2f       	mov	r18, r24
    2492:	30 e0       	ldi	r19, 0x00	; 0
    2494:	81 e0       	ldi	r24, 0x01	; 1
    2496:	90 e0       	ldi	r25, 0x00	; 0
    2498:	02 2e       	mov	r0, r18
    249a:	02 c0       	rjmp	.+4      	; 0x24a0 <MDIO_voidSetPinValue+0xe2>
    249c:	88 0f       	add	r24, r24
    249e:	99 1f       	adc	r25, r25
    24a0:	0a 94       	dec	r0
    24a2:	e2 f7       	brpl	.-8      	; 0x249c <MDIO_voidSetPinValue+0xde>
    24a4:	84 2b       	or	r24, r20
    24a6:	12 96       	adiw	r26, 0x02	; 2
    24a8:	8c 93       	st	X, r24
    24aa:	12 97       	sbiw	r26, 0x02	; 2
    24ac:	15 c1       	rjmp	.+554    	; 0x26d8 <MDIO_voidSetPinValue+0x31a>
				case MDIO_PORTD: SET_BIT(GPIOD -> PORT, ARG_u8Pin); break;
    24ae:	a0 e3       	ldi	r26, 0x30	; 48
    24b0:	b0 e0       	ldi	r27, 0x00	; 0
    24b2:	e0 e3       	ldi	r30, 0x30	; 48
    24b4:	f0 e0       	ldi	r31, 0x00	; 0
    24b6:	82 81       	ldd	r24, Z+2	; 0x02
    24b8:	48 2f       	mov	r20, r24
    24ba:	8a 81       	ldd	r24, Y+2	; 0x02
    24bc:	28 2f       	mov	r18, r24
    24be:	30 e0       	ldi	r19, 0x00	; 0
    24c0:	81 e0       	ldi	r24, 0x01	; 1
    24c2:	90 e0       	ldi	r25, 0x00	; 0
    24c4:	02 2e       	mov	r0, r18
    24c6:	02 c0       	rjmp	.+4      	; 0x24cc <MDIO_voidSetPinValue+0x10e>
    24c8:	88 0f       	add	r24, r24
    24ca:	99 1f       	adc	r25, r25
    24cc:	0a 94       	dec	r0
    24ce:	e2 f7       	brpl	.-8      	; 0x24c8 <MDIO_voidSetPinValue+0x10a>
    24d0:	84 2b       	or	r24, r20
    24d2:	12 96       	adiw	r26, 0x02	; 2
    24d4:	8c 93       	st	X, r24
    24d6:	12 97       	sbiw	r26, 0x02	; 2
    24d8:	ff c0       	rjmp	.+510    	; 0x26d8 <MDIO_voidSetPinValue+0x31a>
				default: break;/*report error*/
			}			
		}
		else if(MDIO_LOW==ARG_u8Value)
    24da:	8b 81       	ldd	r24, Y+3	; 0x03
    24dc:	88 23       	and	r24, r24
    24de:	09 f0       	breq	.+2      	; 0x24e2 <MDIO_voidSetPinValue+0x124>
    24e0:	7e c0       	rjmp	.+252    	; 0x25de <MDIO_voidSetPinValue+0x220>
		{
			switch(ARG_u8Port)
    24e2:	89 81       	ldd	r24, Y+1	; 0x01
    24e4:	28 2f       	mov	r18, r24
    24e6:	30 e0       	ldi	r19, 0x00	; 0
    24e8:	3f 83       	std	Y+7, r19	; 0x07
    24ea:	2e 83       	std	Y+6, r18	; 0x06
    24ec:	8e 81       	ldd	r24, Y+6	; 0x06
    24ee:	9f 81       	ldd	r25, Y+7	; 0x07
    24f0:	8c 30       	cpi	r24, 0x0C	; 12
    24f2:	91 05       	cpc	r25, r1
    24f4:	09 f4       	brne	.+2      	; 0x24f8 <MDIO_voidSetPinValue+0x13a>
    24f6:	45 c0       	rjmp	.+138    	; 0x2582 <MDIO_voidSetPinValue+0x1c4>
    24f8:	2e 81       	ldd	r18, Y+6	; 0x06
    24fa:	3f 81       	ldd	r19, Y+7	; 0x07
    24fc:	2d 30       	cpi	r18, 0x0D	; 13
    24fe:	31 05       	cpc	r19, r1
    2500:	3c f4       	brge	.+14     	; 0x2510 <MDIO_voidSetPinValue+0x152>
    2502:	8e 81       	ldd	r24, Y+6	; 0x06
    2504:	9f 81       	ldd	r25, Y+7	; 0x07
    2506:	85 30       	cpi	r24, 0x05	; 5
    2508:	91 05       	cpc	r25, r1
    250a:	09 f4       	brne	.+2      	; 0x250e <MDIO_voidSetPinValue+0x150>
    250c:	51 c0       	rjmp	.+162    	; 0x25b0 <MDIO_voidSetPinValue+0x1f2>
    250e:	e4 c0       	rjmp	.+456    	; 0x26d8 <MDIO_voidSetPinValue+0x31a>
    2510:	2e 81       	ldd	r18, Y+6	; 0x06
    2512:	3f 81       	ldd	r19, Y+7	; 0x07
    2514:	21 32       	cpi	r18, 0x21	; 33
    2516:	31 05       	cpc	r19, r1
    2518:	31 f0       	breq	.+12     	; 0x2526 <MDIO_voidSetPinValue+0x168>
    251a:	8e 81       	ldd	r24, Y+6	; 0x06
    251c:	9f 81       	ldd	r25, Y+7	; 0x07
    251e:	88 32       	cpi	r24, 0x28	; 40
    2520:	91 05       	cpc	r25, r1
    2522:	c1 f0       	breq	.+48     	; 0x2554 <MDIO_voidSetPinValue+0x196>
    2524:	d9 c0       	rjmp	.+434    	; 0x26d8 <MDIO_voidSetPinValue+0x31a>
			{
				case MDIO_PORTB: CLEAR_BIT(GPIOB -> PORT, ARG_u8Pin); break;
    2526:	a6 e3       	ldi	r26, 0x36	; 54
    2528:	b0 e0       	ldi	r27, 0x00	; 0
    252a:	e6 e3       	ldi	r30, 0x36	; 54
    252c:	f0 e0       	ldi	r31, 0x00	; 0
    252e:	82 81       	ldd	r24, Z+2	; 0x02
    2530:	48 2f       	mov	r20, r24
    2532:	8a 81       	ldd	r24, Y+2	; 0x02
    2534:	28 2f       	mov	r18, r24
    2536:	30 e0       	ldi	r19, 0x00	; 0
    2538:	81 e0       	ldi	r24, 0x01	; 1
    253a:	90 e0       	ldi	r25, 0x00	; 0
    253c:	02 2e       	mov	r0, r18
    253e:	02 c0       	rjmp	.+4      	; 0x2544 <MDIO_voidSetPinValue+0x186>
    2540:	88 0f       	add	r24, r24
    2542:	99 1f       	adc	r25, r25
    2544:	0a 94       	dec	r0
    2546:	e2 f7       	brpl	.-8      	; 0x2540 <MDIO_voidSetPinValue+0x182>
    2548:	80 95       	com	r24
    254a:	84 23       	and	r24, r20
    254c:	12 96       	adiw	r26, 0x02	; 2
    254e:	8c 93       	st	X, r24
    2550:	12 97       	sbiw	r26, 0x02	; 2
    2552:	c2 c0       	rjmp	.+388    	; 0x26d8 <MDIO_voidSetPinValue+0x31a>
				case MDIO_PORTC: CLEAR_BIT(GPIOC -> PORT, ARG_u8Pin); break;
    2554:	a3 e3       	ldi	r26, 0x33	; 51
    2556:	b0 e0       	ldi	r27, 0x00	; 0
    2558:	e3 e3       	ldi	r30, 0x33	; 51
    255a:	f0 e0       	ldi	r31, 0x00	; 0
    255c:	82 81       	ldd	r24, Z+2	; 0x02
    255e:	48 2f       	mov	r20, r24
    2560:	8a 81       	ldd	r24, Y+2	; 0x02
    2562:	28 2f       	mov	r18, r24
    2564:	30 e0       	ldi	r19, 0x00	; 0
    2566:	81 e0       	ldi	r24, 0x01	; 1
    2568:	90 e0       	ldi	r25, 0x00	; 0
    256a:	02 2e       	mov	r0, r18
    256c:	02 c0       	rjmp	.+4      	; 0x2572 <MDIO_voidSetPinValue+0x1b4>
    256e:	88 0f       	add	r24, r24
    2570:	99 1f       	adc	r25, r25
    2572:	0a 94       	dec	r0
    2574:	e2 f7       	brpl	.-8      	; 0x256e <MDIO_voidSetPinValue+0x1b0>
    2576:	80 95       	com	r24
    2578:	84 23       	and	r24, r20
    257a:	12 96       	adiw	r26, 0x02	; 2
    257c:	8c 93       	st	X, r24
    257e:	12 97       	sbiw	r26, 0x02	; 2
    2580:	ab c0       	rjmp	.+342    	; 0x26d8 <MDIO_voidSetPinValue+0x31a>
				case MDIO_PORTA: CLEAR_BIT(GPIOA -> PORT, ARG_u8Pin); break;
    2582:	a9 e3       	ldi	r26, 0x39	; 57
    2584:	b0 e0       	ldi	r27, 0x00	; 0
    2586:	e9 e3       	ldi	r30, 0x39	; 57
    2588:	f0 e0       	ldi	r31, 0x00	; 0
    258a:	82 81       	ldd	r24, Z+2	; 0x02
    258c:	48 2f       	mov	r20, r24
    258e:	8a 81       	ldd	r24, Y+2	; 0x02
    2590:	28 2f       	mov	r18, r24
    2592:	30 e0       	ldi	r19, 0x00	; 0
    2594:	81 e0       	ldi	r24, 0x01	; 1
    2596:	90 e0       	ldi	r25, 0x00	; 0
    2598:	02 2e       	mov	r0, r18
    259a:	02 c0       	rjmp	.+4      	; 0x25a0 <MDIO_voidSetPinValue+0x1e2>
    259c:	88 0f       	add	r24, r24
    259e:	99 1f       	adc	r25, r25
    25a0:	0a 94       	dec	r0
    25a2:	e2 f7       	brpl	.-8      	; 0x259c <MDIO_voidSetPinValue+0x1de>
    25a4:	80 95       	com	r24
    25a6:	84 23       	and	r24, r20
    25a8:	12 96       	adiw	r26, 0x02	; 2
    25aa:	8c 93       	st	X, r24
    25ac:	12 97       	sbiw	r26, 0x02	; 2
    25ae:	94 c0       	rjmp	.+296    	; 0x26d8 <MDIO_voidSetPinValue+0x31a>
				case MDIO_PORTD: CLEAR_BIT(GPIOD -> PORT, ARG_u8Pin); break;
    25b0:	a0 e3       	ldi	r26, 0x30	; 48
    25b2:	b0 e0       	ldi	r27, 0x00	; 0
    25b4:	e0 e3       	ldi	r30, 0x30	; 48
    25b6:	f0 e0       	ldi	r31, 0x00	; 0
    25b8:	82 81       	ldd	r24, Z+2	; 0x02
    25ba:	48 2f       	mov	r20, r24
    25bc:	8a 81       	ldd	r24, Y+2	; 0x02
    25be:	28 2f       	mov	r18, r24
    25c0:	30 e0       	ldi	r19, 0x00	; 0
    25c2:	81 e0       	ldi	r24, 0x01	; 1
    25c4:	90 e0       	ldi	r25, 0x00	; 0
    25c6:	02 2e       	mov	r0, r18
    25c8:	02 c0       	rjmp	.+4      	; 0x25ce <MDIO_voidSetPinValue+0x210>
    25ca:	88 0f       	add	r24, r24
    25cc:	99 1f       	adc	r25, r25
    25ce:	0a 94       	dec	r0
    25d0:	e2 f7       	brpl	.-8      	; 0x25ca <MDIO_voidSetPinValue+0x20c>
    25d2:	80 95       	com	r24
    25d4:	84 23       	and	r24, r20
    25d6:	12 96       	adiw	r26, 0x02	; 2
    25d8:	8c 93       	st	X, r24
    25da:	12 97       	sbiw	r26, 0x02	; 2
    25dc:	7d c0       	rjmp	.+250    	; 0x26d8 <MDIO_voidSetPinValue+0x31a>
				default: break;/*report error*/
			}			
		}
		
				else if(MDIO_TOGGLE==ARG_u8Value)
    25de:	8b 81       	ldd	r24, Y+3	; 0x03
    25e0:	82 30       	cpi	r24, 0x02	; 2
    25e2:	09 f0       	breq	.+2      	; 0x25e6 <MDIO_voidSetPinValue+0x228>
    25e4:	79 c0       	rjmp	.+242    	; 0x26d8 <MDIO_voidSetPinValue+0x31a>
		{
			switch(ARG_u8Port)
    25e6:	89 81       	ldd	r24, Y+1	; 0x01
    25e8:	28 2f       	mov	r18, r24
    25ea:	30 e0       	ldi	r19, 0x00	; 0
    25ec:	3d 83       	std	Y+5, r19	; 0x05
    25ee:	2c 83       	std	Y+4, r18	; 0x04
    25f0:	8c 81       	ldd	r24, Y+4	; 0x04
    25f2:	9d 81       	ldd	r25, Y+5	; 0x05
    25f4:	8c 30       	cpi	r24, 0x0C	; 12
    25f6:	91 05       	cpc	r25, r1
    25f8:	09 f4       	brne	.+2      	; 0x25fc <MDIO_voidSetPinValue+0x23e>
    25fa:	43 c0       	rjmp	.+134    	; 0x2682 <MDIO_voidSetPinValue+0x2c4>
    25fc:	2c 81       	ldd	r18, Y+4	; 0x04
    25fe:	3d 81       	ldd	r19, Y+5	; 0x05
    2600:	2d 30       	cpi	r18, 0x0D	; 13
    2602:	31 05       	cpc	r19, r1
    2604:	3c f4       	brge	.+14     	; 0x2614 <MDIO_voidSetPinValue+0x256>
    2606:	8c 81       	ldd	r24, Y+4	; 0x04
    2608:	9d 81       	ldd	r25, Y+5	; 0x05
    260a:	85 30       	cpi	r24, 0x05	; 5
    260c:	91 05       	cpc	r25, r1
    260e:	09 f4       	brne	.+2      	; 0x2612 <MDIO_voidSetPinValue+0x254>
    2610:	4e c0       	rjmp	.+156    	; 0x26ae <MDIO_voidSetPinValue+0x2f0>
    2612:	62 c0       	rjmp	.+196    	; 0x26d8 <MDIO_voidSetPinValue+0x31a>
    2614:	2c 81       	ldd	r18, Y+4	; 0x04
    2616:	3d 81       	ldd	r19, Y+5	; 0x05
    2618:	21 32       	cpi	r18, 0x21	; 33
    261a:	31 05       	cpc	r19, r1
    261c:	31 f0       	breq	.+12     	; 0x262a <MDIO_voidSetPinValue+0x26c>
    261e:	8c 81       	ldd	r24, Y+4	; 0x04
    2620:	9d 81       	ldd	r25, Y+5	; 0x05
    2622:	88 32       	cpi	r24, 0x28	; 40
    2624:	91 05       	cpc	r25, r1
    2626:	b9 f0       	breq	.+46     	; 0x2656 <MDIO_voidSetPinValue+0x298>
    2628:	57 c0       	rjmp	.+174    	; 0x26d8 <MDIO_voidSetPinValue+0x31a>
			{
				case MDIO_PORTB: TOGGLE_BIT(GPIOB -> PORT, ARG_u8Pin); break;
    262a:	a6 e3       	ldi	r26, 0x36	; 54
    262c:	b0 e0       	ldi	r27, 0x00	; 0
    262e:	e6 e3       	ldi	r30, 0x36	; 54
    2630:	f0 e0       	ldi	r31, 0x00	; 0
    2632:	82 81       	ldd	r24, Z+2	; 0x02
    2634:	48 2f       	mov	r20, r24
    2636:	8a 81       	ldd	r24, Y+2	; 0x02
    2638:	28 2f       	mov	r18, r24
    263a:	30 e0       	ldi	r19, 0x00	; 0
    263c:	81 e0       	ldi	r24, 0x01	; 1
    263e:	90 e0       	ldi	r25, 0x00	; 0
    2640:	02 2e       	mov	r0, r18
    2642:	02 c0       	rjmp	.+4      	; 0x2648 <MDIO_voidSetPinValue+0x28a>
    2644:	88 0f       	add	r24, r24
    2646:	99 1f       	adc	r25, r25
    2648:	0a 94       	dec	r0
    264a:	e2 f7       	brpl	.-8      	; 0x2644 <MDIO_voidSetPinValue+0x286>
    264c:	84 27       	eor	r24, r20
    264e:	12 96       	adiw	r26, 0x02	; 2
    2650:	8c 93       	st	X, r24
    2652:	12 97       	sbiw	r26, 0x02	; 2
    2654:	41 c0       	rjmp	.+130    	; 0x26d8 <MDIO_voidSetPinValue+0x31a>
				case MDIO_PORTC: TOGGLE_BIT(GPIOC -> PORT, ARG_u8Pin); break;
    2656:	a3 e3       	ldi	r26, 0x33	; 51
    2658:	b0 e0       	ldi	r27, 0x00	; 0
    265a:	e3 e3       	ldi	r30, 0x33	; 51
    265c:	f0 e0       	ldi	r31, 0x00	; 0
    265e:	82 81       	ldd	r24, Z+2	; 0x02
    2660:	48 2f       	mov	r20, r24
    2662:	8a 81       	ldd	r24, Y+2	; 0x02
    2664:	28 2f       	mov	r18, r24
    2666:	30 e0       	ldi	r19, 0x00	; 0
    2668:	81 e0       	ldi	r24, 0x01	; 1
    266a:	90 e0       	ldi	r25, 0x00	; 0
    266c:	02 2e       	mov	r0, r18
    266e:	02 c0       	rjmp	.+4      	; 0x2674 <MDIO_voidSetPinValue+0x2b6>
    2670:	88 0f       	add	r24, r24
    2672:	99 1f       	adc	r25, r25
    2674:	0a 94       	dec	r0
    2676:	e2 f7       	brpl	.-8      	; 0x2670 <MDIO_voidSetPinValue+0x2b2>
    2678:	84 27       	eor	r24, r20
    267a:	12 96       	adiw	r26, 0x02	; 2
    267c:	8c 93       	st	X, r24
    267e:	12 97       	sbiw	r26, 0x02	; 2
    2680:	2b c0       	rjmp	.+86     	; 0x26d8 <MDIO_voidSetPinValue+0x31a>
				case MDIO_PORTA: TOGGLE_BIT(GPIOA -> PORT, ARG_u8Pin); break;
    2682:	a9 e3       	ldi	r26, 0x39	; 57
    2684:	b0 e0       	ldi	r27, 0x00	; 0
    2686:	e9 e3       	ldi	r30, 0x39	; 57
    2688:	f0 e0       	ldi	r31, 0x00	; 0
    268a:	82 81       	ldd	r24, Z+2	; 0x02
    268c:	48 2f       	mov	r20, r24
    268e:	8a 81       	ldd	r24, Y+2	; 0x02
    2690:	28 2f       	mov	r18, r24
    2692:	30 e0       	ldi	r19, 0x00	; 0
    2694:	81 e0       	ldi	r24, 0x01	; 1
    2696:	90 e0       	ldi	r25, 0x00	; 0
    2698:	02 2e       	mov	r0, r18
    269a:	02 c0       	rjmp	.+4      	; 0x26a0 <MDIO_voidSetPinValue+0x2e2>
    269c:	88 0f       	add	r24, r24
    269e:	99 1f       	adc	r25, r25
    26a0:	0a 94       	dec	r0
    26a2:	e2 f7       	brpl	.-8      	; 0x269c <MDIO_voidSetPinValue+0x2de>
    26a4:	84 27       	eor	r24, r20
    26a6:	12 96       	adiw	r26, 0x02	; 2
    26a8:	8c 93       	st	X, r24
    26aa:	12 97       	sbiw	r26, 0x02	; 2
    26ac:	15 c0       	rjmp	.+42     	; 0x26d8 <MDIO_voidSetPinValue+0x31a>
				case MDIO_PORTD: TOGGLE_BIT(GPIOD -> PORT, ARG_u8Pin); break;
    26ae:	a0 e3       	ldi	r26, 0x30	; 48
    26b0:	b0 e0       	ldi	r27, 0x00	; 0
    26b2:	e0 e3       	ldi	r30, 0x30	; 48
    26b4:	f0 e0       	ldi	r31, 0x00	; 0
    26b6:	82 81       	ldd	r24, Z+2	; 0x02
    26b8:	48 2f       	mov	r20, r24
    26ba:	8a 81       	ldd	r24, Y+2	; 0x02
    26bc:	28 2f       	mov	r18, r24
    26be:	30 e0       	ldi	r19, 0x00	; 0
    26c0:	81 e0       	ldi	r24, 0x01	; 1
    26c2:	90 e0       	ldi	r25, 0x00	; 0
    26c4:	02 2e       	mov	r0, r18
    26c6:	02 c0       	rjmp	.+4      	; 0x26cc <MDIO_voidSetPinValue+0x30e>
    26c8:	88 0f       	add	r24, r24
    26ca:	99 1f       	adc	r25, r25
    26cc:	0a 94       	dec	r0
    26ce:	e2 f7       	brpl	.-8      	; 0x26c8 <MDIO_voidSetPinValue+0x30a>
    26d0:	84 27       	eor	r24, r20
    26d2:	12 96       	adiw	r26, 0x02	; 2
    26d4:	8c 93       	st	X, r24
    26d6:	12 97       	sbiw	r26, 0x02	; 2
	else
	{
		/*report on error*/
	}

}
    26d8:	29 96       	adiw	r28, 0x09	; 9
    26da:	0f b6       	in	r0, 0x3f	; 63
    26dc:	f8 94       	cli
    26de:	de bf       	out	0x3e, r29	; 62
    26e0:	0f be       	out	0x3f, r0	; 63
    26e2:	cd bf       	out	0x3d, r28	; 61
    26e4:	cf 91       	pop	r28
    26e6:	df 91       	pop	r29
    26e8:	08 95       	ret

000026ea <MDIO_voidGetPinValue>:
u8 MDIO_voidGetPinValue(u8 ARG_u8Port,u8 ARG_u8Pin)
{
    26ea:	df 93       	push	r29
    26ec:	cf 93       	push	r28
    26ee:	00 d0       	rcall	.+0      	; 0x26f0 <MDIO_voidGetPinValue+0x6>
    26f0:	00 d0       	rcall	.+0      	; 0x26f2 <MDIO_voidGetPinValue+0x8>
    26f2:	0f 92       	push	r0
    26f4:	cd b7       	in	r28, 0x3d	; 61
    26f6:	de b7       	in	r29, 0x3e	; 62
    26f8:	8a 83       	std	Y+2, r24	; 0x02
    26fa:	6b 83       	std	Y+3, r22	; 0x03
	u8 L_u8Value;
	if(ARG_u8Pin<=7)
    26fc:	8b 81       	ldd	r24, Y+3	; 0x03
    26fe:	88 30       	cpi	r24, 0x08	; 8
    2700:	08 f0       	brcs	.+2      	; 0x2704 <MDIO_voidGetPinValue+0x1a>
    2702:	68 c0       	rjmp	.+208    	; 0x27d4 <MDIO_voidGetPinValue+0xea>
	{

		switch(ARG_u8Port)
    2704:	8a 81       	ldd	r24, Y+2	; 0x02
    2706:	28 2f       	mov	r18, r24
    2708:	30 e0       	ldi	r19, 0x00	; 0
    270a:	3d 83       	std	Y+5, r19	; 0x05
    270c:	2c 83       	std	Y+4, r18	; 0x04
    270e:	4c 81       	ldd	r20, Y+4	; 0x04
    2710:	5d 81       	ldd	r21, Y+5	; 0x05
    2712:	4c 30       	cpi	r20, 0x0C	; 12
    2714:	51 05       	cpc	r21, r1
    2716:	b9 f0       	breq	.+46     	; 0x2746 <MDIO_voidGetPinValue+0x5c>
    2718:	8c 81       	ldd	r24, Y+4	; 0x04
    271a:	9d 81       	ldd	r25, Y+5	; 0x05
    271c:	8d 30       	cpi	r24, 0x0D	; 13
    271e:	91 05       	cpc	r25, r1
    2720:	3c f4       	brge	.+14     	; 0x2730 <MDIO_voidGetPinValue+0x46>
    2722:	2c 81       	ldd	r18, Y+4	; 0x04
    2724:	3d 81       	ldd	r19, Y+5	; 0x05
    2726:	25 30       	cpi	r18, 0x05	; 5
    2728:	31 05       	cpc	r19, r1
    272a:	09 f4       	brne	.+2      	; 0x272e <MDIO_voidGetPinValue+0x44>
    272c:	42 c0       	rjmp	.+132    	; 0x27b2 <MDIO_voidGetPinValue+0xc8>
    272e:	52 c0       	rjmp	.+164    	; 0x27d4 <MDIO_voidGetPinValue+0xea>
    2730:	4c 81       	ldd	r20, Y+4	; 0x04
    2732:	5d 81       	ldd	r21, Y+5	; 0x05
    2734:	41 32       	cpi	r20, 0x21	; 33
    2736:	51 05       	cpc	r21, r1
    2738:	c1 f0       	breq	.+48     	; 0x276a <MDIO_voidGetPinValue+0x80>
    273a:	8c 81       	ldd	r24, Y+4	; 0x04
    273c:	9d 81       	ldd	r25, Y+5	; 0x05
    273e:	88 32       	cpi	r24, 0x28	; 40
    2740:	91 05       	cpc	r25, r1
    2742:	29 f1       	breq	.+74     	; 0x278e <MDIO_voidGetPinValue+0xa4>
    2744:	47 c0       	rjmp	.+142    	; 0x27d4 <MDIO_voidGetPinValue+0xea>
		{
			case MDIO_PORTA: L_u8Value =GET_BIT(GPIOA -> PIN, ARG_u8Pin); break;
    2746:	e9 e3       	ldi	r30, 0x39	; 57
    2748:	f0 e0       	ldi	r31, 0x00	; 0
    274a:	80 81       	ld	r24, Z
    274c:	28 2f       	mov	r18, r24
    274e:	30 e0       	ldi	r19, 0x00	; 0
    2750:	8b 81       	ldd	r24, Y+3	; 0x03
    2752:	88 2f       	mov	r24, r24
    2754:	90 e0       	ldi	r25, 0x00	; 0
    2756:	a9 01       	movw	r20, r18
    2758:	02 c0       	rjmp	.+4      	; 0x275e <MDIO_voidGetPinValue+0x74>
    275a:	55 95       	asr	r21
    275c:	47 95       	ror	r20
    275e:	8a 95       	dec	r24
    2760:	e2 f7       	brpl	.-8      	; 0x275a <MDIO_voidGetPinValue+0x70>
    2762:	ca 01       	movw	r24, r20
    2764:	81 70       	andi	r24, 0x01	; 1
    2766:	89 83       	std	Y+1, r24	; 0x01
    2768:	35 c0       	rjmp	.+106    	; 0x27d4 <MDIO_voidGetPinValue+0xea>
			case MDIO_PORTB: L_u8Value =GET_BIT(GPIOB -> PIN, ARG_u8Pin); break;
    276a:	e6 e3       	ldi	r30, 0x36	; 54
    276c:	f0 e0       	ldi	r31, 0x00	; 0
    276e:	80 81       	ld	r24, Z
    2770:	28 2f       	mov	r18, r24
    2772:	30 e0       	ldi	r19, 0x00	; 0
    2774:	8b 81       	ldd	r24, Y+3	; 0x03
    2776:	88 2f       	mov	r24, r24
    2778:	90 e0       	ldi	r25, 0x00	; 0
    277a:	a9 01       	movw	r20, r18
    277c:	02 c0       	rjmp	.+4      	; 0x2782 <MDIO_voidGetPinValue+0x98>
    277e:	55 95       	asr	r21
    2780:	47 95       	ror	r20
    2782:	8a 95       	dec	r24
    2784:	e2 f7       	brpl	.-8      	; 0x277e <MDIO_voidGetPinValue+0x94>
    2786:	ca 01       	movw	r24, r20
    2788:	81 70       	andi	r24, 0x01	; 1
    278a:	89 83       	std	Y+1, r24	; 0x01
    278c:	23 c0       	rjmp	.+70     	; 0x27d4 <MDIO_voidGetPinValue+0xea>
			case MDIO_PORTC: L_u8Value =GET_BIT(GPIOC -> PIN, ARG_u8Pin); break;
    278e:	e3 e3       	ldi	r30, 0x33	; 51
    2790:	f0 e0       	ldi	r31, 0x00	; 0
    2792:	80 81       	ld	r24, Z
    2794:	28 2f       	mov	r18, r24
    2796:	30 e0       	ldi	r19, 0x00	; 0
    2798:	8b 81       	ldd	r24, Y+3	; 0x03
    279a:	88 2f       	mov	r24, r24
    279c:	90 e0       	ldi	r25, 0x00	; 0
    279e:	a9 01       	movw	r20, r18
    27a0:	02 c0       	rjmp	.+4      	; 0x27a6 <MDIO_voidGetPinValue+0xbc>
    27a2:	55 95       	asr	r21
    27a4:	47 95       	ror	r20
    27a6:	8a 95       	dec	r24
    27a8:	e2 f7       	brpl	.-8      	; 0x27a2 <MDIO_voidGetPinValue+0xb8>
    27aa:	ca 01       	movw	r24, r20
    27ac:	81 70       	andi	r24, 0x01	; 1
    27ae:	89 83       	std	Y+1, r24	; 0x01
    27b0:	11 c0       	rjmp	.+34     	; 0x27d4 <MDIO_voidGetPinValue+0xea>
			case MDIO_PORTD: L_u8Value =GET_BIT(GPIOD -> PIN, ARG_u8Pin); break;
    27b2:	e0 e3       	ldi	r30, 0x30	; 48
    27b4:	f0 e0       	ldi	r31, 0x00	; 0
    27b6:	80 81       	ld	r24, Z
    27b8:	28 2f       	mov	r18, r24
    27ba:	30 e0       	ldi	r19, 0x00	; 0
    27bc:	8b 81       	ldd	r24, Y+3	; 0x03
    27be:	88 2f       	mov	r24, r24
    27c0:	90 e0       	ldi	r25, 0x00	; 0
    27c2:	a9 01       	movw	r20, r18
    27c4:	02 c0       	rjmp	.+4      	; 0x27ca <MDIO_voidGetPinValue+0xe0>
    27c6:	55 95       	asr	r21
    27c8:	47 95       	ror	r20
    27ca:	8a 95       	dec	r24
    27cc:	e2 f7       	brpl	.-8      	; 0x27c6 <MDIO_voidGetPinValue+0xdc>
    27ce:	ca 01       	movw	r24, r20
    27d0:	81 70       	andi	r24, 0x01	; 1
    27d2:	89 83       	std	Y+1, r24	; 0x01
	}
	else
	{
		/*report on error*/	
	}
	return L_u8Value;
    27d4:	89 81       	ldd	r24, Y+1	; 0x01
}
    27d6:	0f 90       	pop	r0
    27d8:	0f 90       	pop	r0
    27da:	0f 90       	pop	r0
    27dc:	0f 90       	pop	r0
    27de:	0f 90       	pop	r0
    27e0:	cf 91       	pop	r28
    27e2:	df 91       	pop	r29
    27e4:	08 95       	ret

000027e6 <MEXTI_voidInit>:
static void (*MEXTI_pvoidfUserFunctionINT0)(void)= NULL_POINTER;
static void (*MEXTI_pvoidfUserFunctionINT1)(void)= NULL_POINTER;
static void (*MEXTI_pvoidfUserFunctionINT2)(void)= NULL_POINTER;

void MEXTI_voidInit(u8 ARG_u8InterruptNo, u8 ARG_u8InterruptMode)
{
    27e6:	df 93       	push	r29
    27e8:	cf 93       	push	r28
    27ea:	cd b7       	in	r28, 0x3d	; 61
    27ec:	de b7       	in	r29, 0x3e	; 62
    27ee:	2a 97       	sbiw	r28, 0x0a	; 10
    27f0:	0f b6       	in	r0, 0x3f	; 63
    27f2:	f8 94       	cli
    27f4:	de bf       	out	0x3e, r29	; 62
    27f6:	0f be       	out	0x3f, r0	; 63
    27f8:	cd bf       	out	0x3d, r28	; 61
    27fa:	89 83       	std	Y+1, r24	; 0x01
    27fc:	6a 83       	std	Y+2, r22	; 0x02
	switch(ARG_u8InterruptNo)
    27fe:	89 81       	ldd	r24, Y+1	; 0x01
    2800:	28 2f       	mov	r18, r24
    2802:	30 e0       	ldi	r19, 0x00	; 0
    2804:	3a 87       	std	Y+10, r19	; 0x0a
    2806:	29 87       	std	Y+9, r18	; 0x09
    2808:	89 85       	ldd	r24, Y+9	; 0x09
    280a:	9a 85       	ldd	r25, Y+10	; 0x0a
    280c:	86 30       	cpi	r24, 0x06	; 6
    280e:	91 05       	cpc	r25, r1
    2810:	69 f0       	breq	.+26     	; 0x282c <MEXTI_voidInit+0x46>
    2812:	29 85       	ldd	r18, Y+9	; 0x09
    2814:	3a 85       	ldd	r19, Y+10	; 0x0a
    2816:	27 30       	cpi	r18, 0x07	; 7
    2818:	31 05       	cpc	r19, r1
    281a:	09 f4       	brne	.+2      	; 0x281e <MEXTI_voidInit+0x38>
    281c:	62 c0       	rjmp	.+196    	; 0x28e2 <MEXTI_voidInit+0xfc>
    281e:	89 85       	ldd	r24, Y+9	; 0x09
    2820:	9a 85       	ldd	r25, Y+10	; 0x0a
    2822:	85 30       	cpi	r24, 0x05	; 5
    2824:	91 05       	cpc	r25, r1
    2826:	09 f4       	brne	.+2      	; 0x282a <MEXTI_voidInit+0x44>
    2828:	b7 c0       	rjmp	.+366    	; 0x2998 <MEXTI_voidInit+0x1b2>
    282a:	d5 c0       	rjmp	.+426    	; 0x29d6 <MEXTI_voidInit+0x1f0>
	{
		case MEXTI_INT0:
		{
			switch(ARG_u8InterruptMode)
    282c:	8a 81       	ldd	r24, Y+2	; 0x02
    282e:	28 2f       	mov	r18, r24
    2830:	30 e0       	ldi	r19, 0x00	; 0
    2832:	38 87       	std	Y+8, r19	; 0x08
    2834:	2f 83       	std	Y+7, r18	; 0x07
    2836:	8f 81       	ldd	r24, Y+7	; 0x07
    2838:	98 85       	ldd	r25, Y+8	; 0x08
    283a:	81 30       	cpi	r24, 0x01	; 1
    283c:	91 05       	cpc	r25, r1
    283e:	21 f1       	breq	.+72     	; 0x2888 <MEXTI_voidInit+0xa2>
    2840:	2f 81       	ldd	r18, Y+7	; 0x07
    2842:	38 85       	ldd	r19, Y+8	; 0x08
    2844:	22 30       	cpi	r18, 0x02	; 2
    2846:	31 05       	cpc	r19, r1
    2848:	2c f4       	brge	.+10     	; 0x2854 <MEXTI_voidInit+0x6e>
    284a:	8f 81       	ldd	r24, Y+7	; 0x07
    284c:	98 85       	ldd	r25, Y+8	; 0x08
    284e:	00 97       	sbiw	r24, 0x00	; 0
    2850:	61 f0       	breq	.+24     	; 0x286a <MEXTI_voidInit+0x84>
    2852:	c1 c0       	rjmp	.+386    	; 0x29d6 <MEXTI_voidInit+0x1f0>
    2854:	2f 81       	ldd	r18, Y+7	; 0x07
    2856:	38 85       	ldd	r19, Y+8	; 0x08
    2858:	22 30       	cpi	r18, 0x02	; 2
    285a:	31 05       	cpc	r19, r1
    285c:	21 f1       	breq	.+72     	; 0x28a6 <MEXTI_voidInit+0xc0>
    285e:	8f 81       	ldd	r24, Y+7	; 0x07
    2860:	98 85       	ldd	r25, Y+8	; 0x08
    2862:	83 30       	cpi	r24, 0x03	; 3
    2864:	91 05       	cpc	r25, r1
    2866:	71 f1       	breq	.+92     	; 0x28c4 <MEXTI_voidInit+0xde>
    2868:	b6 c0       	rjmp	.+364    	; 0x29d6 <MEXTI_voidInit+0x1f0>
			{
			case MEXTI_MODE_LOW:
			{
				CLEAR_BIT(MCUCR,ISC01);
    286a:	a5 e5       	ldi	r26, 0x55	; 85
    286c:	b0 e0       	ldi	r27, 0x00	; 0
    286e:	e5 e5       	ldi	r30, 0x55	; 85
    2870:	f0 e0       	ldi	r31, 0x00	; 0
    2872:	80 81       	ld	r24, Z
    2874:	8d 7f       	andi	r24, 0xFD	; 253
    2876:	8c 93       	st	X, r24
				CLEAR_BIT(MCUCR,ISC00);
    2878:	a5 e5       	ldi	r26, 0x55	; 85
    287a:	b0 e0       	ldi	r27, 0x00	; 0
    287c:	e5 e5       	ldi	r30, 0x55	; 85
    287e:	f0 e0       	ldi	r31, 0x00	; 0
    2880:	80 81       	ld	r24, Z
    2882:	8e 7f       	andi	r24, 0xFE	; 254
    2884:	8c 93       	st	X, r24
    2886:	a7 c0       	rjmp	.+334    	; 0x29d6 <MEXTI_voidInit+0x1f0>
				break;
			}
			case MEXTI_MODE_IOC:
			{
				CLEAR_BIT(MCUCR,ISC01);
    2888:	a5 e5       	ldi	r26, 0x55	; 85
    288a:	b0 e0       	ldi	r27, 0x00	; 0
    288c:	e5 e5       	ldi	r30, 0x55	; 85
    288e:	f0 e0       	ldi	r31, 0x00	; 0
    2890:	80 81       	ld	r24, Z
    2892:	8d 7f       	andi	r24, 0xFD	; 253
    2894:	8c 93       	st	X, r24
				SET_BIT(MCUCR,ISC00);
    2896:	a5 e5       	ldi	r26, 0x55	; 85
    2898:	b0 e0       	ldi	r27, 0x00	; 0
    289a:	e5 e5       	ldi	r30, 0x55	; 85
    289c:	f0 e0       	ldi	r31, 0x00	; 0
    289e:	80 81       	ld	r24, Z
    28a0:	81 60       	ori	r24, 0x01	; 1
    28a2:	8c 93       	st	X, r24
    28a4:	98 c0       	rjmp	.+304    	; 0x29d6 <MEXTI_voidInit+0x1f0>
				break;
			}
			case MEXTI_MODE_RISING:
			{
				SET_BIT(MCUCR,ISC01);
    28a6:	a5 e5       	ldi	r26, 0x55	; 85
    28a8:	b0 e0       	ldi	r27, 0x00	; 0
    28aa:	e5 e5       	ldi	r30, 0x55	; 85
    28ac:	f0 e0       	ldi	r31, 0x00	; 0
    28ae:	80 81       	ld	r24, Z
    28b0:	82 60       	ori	r24, 0x02	; 2
    28b2:	8c 93       	st	X, r24
				SET_BIT(MCUCR,ISC00);
    28b4:	a5 e5       	ldi	r26, 0x55	; 85
    28b6:	b0 e0       	ldi	r27, 0x00	; 0
    28b8:	e5 e5       	ldi	r30, 0x55	; 85
    28ba:	f0 e0       	ldi	r31, 0x00	; 0
    28bc:	80 81       	ld	r24, Z
    28be:	81 60       	ori	r24, 0x01	; 1
    28c0:	8c 93       	st	X, r24
    28c2:	89 c0       	rjmp	.+274    	; 0x29d6 <MEXTI_voidInit+0x1f0>
				break;				
			}
			case MEXTI_MODE_FALLING	:	
			{
				SET_BIT(MCUCR,ISC01);
    28c4:	a5 e5       	ldi	r26, 0x55	; 85
    28c6:	b0 e0       	ldi	r27, 0x00	; 0
    28c8:	e5 e5       	ldi	r30, 0x55	; 85
    28ca:	f0 e0       	ldi	r31, 0x00	; 0
    28cc:	80 81       	ld	r24, Z
    28ce:	82 60       	ori	r24, 0x02	; 2
    28d0:	8c 93       	st	X, r24
				CLEAR_BIT(MCUCR,ISC00);
    28d2:	a5 e5       	ldi	r26, 0x55	; 85
    28d4:	b0 e0       	ldi	r27, 0x00	; 0
    28d6:	e5 e5       	ldi	r30, 0x55	; 85
    28d8:	f0 e0       	ldi	r31, 0x00	; 0
    28da:	80 81       	ld	r24, Z
    28dc:	8e 7f       	andi	r24, 0xFE	; 254
    28de:	8c 93       	st	X, r24
    28e0:	7a c0       	rjmp	.+244    	; 0x29d6 <MEXTI_voidInit+0x1f0>
			}
		break;
		}
		case MEXTI_INT1 :
		{
			switch(ARG_u8InterruptMode)
    28e2:	8a 81       	ldd	r24, Y+2	; 0x02
    28e4:	28 2f       	mov	r18, r24
    28e6:	30 e0       	ldi	r19, 0x00	; 0
    28e8:	3e 83       	std	Y+6, r19	; 0x06
    28ea:	2d 83       	std	Y+5, r18	; 0x05
    28ec:	8d 81       	ldd	r24, Y+5	; 0x05
    28ee:	9e 81       	ldd	r25, Y+6	; 0x06
    28f0:	81 30       	cpi	r24, 0x01	; 1
    28f2:	91 05       	cpc	r25, r1
    28f4:	21 f1       	breq	.+72     	; 0x293e <MEXTI_voidInit+0x158>
    28f6:	2d 81       	ldd	r18, Y+5	; 0x05
    28f8:	3e 81       	ldd	r19, Y+6	; 0x06
    28fa:	22 30       	cpi	r18, 0x02	; 2
    28fc:	31 05       	cpc	r19, r1
    28fe:	2c f4       	brge	.+10     	; 0x290a <MEXTI_voidInit+0x124>
    2900:	8d 81       	ldd	r24, Y+5	; 0x05
    2902:	9e 81       	ldd	r25, Y+6	; 0x06
    2904:	00 97       	sbiw	r24, 0x00	; 0
    2906:	61 f0       	breq	.+24     	; 0x2920 <MEXTI_voidInit+0x13a>
    2908:	66 c0       	rjmp	.+204    	; 0x29d6 <MEXTI_voidInit+0x1f0>
    290a:	2d 81       	ldd	r18, Y+5	; 0x05
    290c:	3e 81       	ldd	r19, Y+6	; 0x06
    290e:	22 30       	cpi	r18, 0x02	; 2
    2910:	31 05       	cpc	r19, r1
    2912:	21 f1       	breq	.+72     	; 0x295c <MEXTI_voidInit+0x176>
    2914:	8d 81       	ldd	r24, Y+5	; 0x05
    2916:	9e 81       	ldd	r25, Y+6	; 0x06
    2918:	83 30       	cpi	r24, 0x03	; 3
    291a:	91 05       	cpc	r25, r1
    291c:	71 f1       	breq	.+92     	; 0x297a <MEXTI_voidInit+0x194>
    291e:	5b c0       	rjmp	.+182    	; 0x29d6 <MEXTI_voidInit+0x1f0>
			{
				case MEXTI_MODE_LOW:
				{
					CLEAR_BIT(MCUCR,ISC11);
    2920:	a5 e5       	ldi	r26, 0x55	; 85
    2922:	b0 e0       	ldi	r27, 0x00	; 0
    2924:	e5 e5       	ldi	r30, 0x55	; 85
    2926:	f0 e0       	ldi	r31, 0x00	; 0
    2928:	80 81       	ld	r24, Z
    292a:	87 7f       	andi	r24, 0xF7	; 247
    292c:	8c 93       	st	X, r24
					CLEAR_BIT(MCUCR,ISC10);
    292e:	a5 e5       	ldi	r26, 0x55	; 85
    2930:	b0 e0       	ldi	r27, 0x00	; 0
    2932:	e5 e5       	ldi	r30, 0x55	; 85
    2934:	f0 e0       	ldi	r31, 0x00	; 0
    2936:	80 81       	ld	r24, Z
    2938:	8b 7f       	andi	r24, 0xFB	; 251
    293a:	8c 93       	st	X, r24
    293c:	4c c0       	rjmp	.+152    	; 0x29d6 <MEXTI_voidInit+0x1f0>
					break;
				}
				case MEXTI_MODE_IOC:
				{
					CLEAR_BIT(MCUCR,ISC11);
    293e:	a5 e5       	ldi	r26, 0x55	; 85
    2940:	b0 e0       	ldi	r27, 0x00	; 0
    2942:	e5 e5       	ldi	r30, 0x55	; 85
    2944:	f0 e0       	ldi	r31, 0x00	; 0
    2946:	80 81       	ld	r24, Z
    2948:	87 7f       	andi	r24, 0xF7	; 247
    294a:	8c 93       	st	X, r24
					SET_BIT(MCUCR,ISC10);
    294c:	a5 e5       	ldi	r26, 0x55	; 85
    294e:	b0 e0       	ldi	r27, 0x00	; 0
    2950:	e5 e5       	ldi	r30, 0x55	; 85
    2952:	f0 e0       	ldi	r31, 0x00	; 0
    2954:	80 81       	ld	r24, Z
    2956:	84 60       	ori	r24, 0x04	; 4
    2958:	8c 93       	st	X, r24
    295a:	3d c0       	rjmp	.+122    	; 0x29d6 <MEXTI_voidInit+0x1f0>
					break;
				}
				case MEXTI_MODE_RISING:
				{
					SET_BIT(MCUCR,ISC11);
    295c:	a5 e5       	ldi	r26, 0x55	; 85
    295e:	b0 e0       	ldi	r27, 0x00	; 0
    2960:	e5 e5       	ldi	r30, 0x55	; 85
    2962:	f0 e0       	ldi	r31, 0x00	; 0
    2964:	80 81       	ld	r24, Z
    2966:	88 60       	ori	r24, 0x08	; 8
    2968:	8c 93       	st	X, r24
					SET_BIT(MCUCR,ISC10);
    296a:	a5 e5       	ldi	r26, 0x55	; 85
    296c:	b0 e0       	ldi	r27, 0x00	; 0
    296e:	e5 e5       	ldi	r30, 0x55	; 85
    2970:	f0 e0       	ldi	r31, 0x00	; 0
    2972:	80 81       	ld	r24, Z
    2974:	84 60       	ori	r24, 0x04	; 4
    2976:	8c 93       	st	X, r24
    2978:	2e c0       	rjmp	.+92     	; 0x29d6 <MEXTI_voidInit+0x1f0>
					break;
				}
				case MEXTI_MODE_FALLING	:
				{
					SET_BIT(MCUCR,ISC11);
    297a:	a5 e5       	ldi	r26, 0x55	; 85
    297c:	b0 e0       	ldi	r27, 0x00	; 0
    297e:	e5 e5       	ldi	r30, 0x55	; 85
    2980:	f0 e0       	ldi	r31, 0x00	; 0
    2982:	80 81       	ld	r24, Z
    2984:	88 60       	ori	r24, 0x08	; 8
    2986:	8c 93       	st	X, r24
					CLEAR_BIT(MCUCR,ISC10);
    2988:	a5 e5       	ldi	r26, 0x55	; 85
    298a:	b0 e0       	ldi	r27, 0x00	; 0
    298c:	e5 e5       	ldi	r30, 0x55	; 85
    298e:	f0 e0       	ldi	r31, 0x00	; 0
    2990:	80 81       	ld	r24, Z
    2992:	8b 7f       	andi	r24, 0xFB	; 251
    2994:	8c 93       	st	X, r24
    2996:	1f c0       	rjmp	.+62     	; 0x29d6 <MEXTI_voidInit+0x1f0>
		}


		case MEXTI_INT2:
		{
			switch(ARG_u8InterruptMode)
    2998:	8a 81       	ldd	r24, Y+2	; 0x02
    299a:	28 2f       	mov	r18, r24
    299c:	30 e0       	ldi	r19, 0x00	; 0
    299e:	3c 83       	std	Y+4, r19	; 0x04
    29a0:	2b 83       	std	Y+3, r18	; 0x03
    29a2:	8b 81       	ldd	r24, Y+3	; 0x03
    29a4:	9c 81       	ldd	r25, Y+4	; 0x04
    29a6:	82 30       	cpi	r24, 0x02	; 2
    29a8:	91 05       	cpc	r25, r1
    29aa:	31 f0       	breq	.+12     	; 0x29b8 <MEXTI_voidInit+0x1d2>
    29ac:	2b 81       	ldd	r18, Y+3	; 0x03
    29ae:	3c 81       	ldd	r19, Y+4	; 0x04
    29b0:	23 30       	cpi	r18, 0x03	; 3
    29b2:	31 05       	cpc	r19, r1
    29b4:	49 f0       	breq	.+18     	; 0x29c8 <MEXTI_voidInit+0x1e2>
    29b6:	0f c0       	rjmp	.+30     	; 0x29d6 <MEXTI_voidInit+0x1f0>
			{

				case MEXTI_MODE_RISING:
				{
					SET_BIT(MCUCR,ISC2);
    29b8:	a5 e5       	ldi	r26, 0x55	; 85
    29ba:	b0 e0       	ldi	r27, 0x00	; 0
    29bc:	e5 e5       	ldi	r30, 0x55	; 85
    29be:	f0 e0       	ldi	r31, 0x00	; 0
    29c0:	80 81       	ld	r24, Z
    29c2:	80 64       	ori	r24, 0x40	; 64
    29c4:	8c 93       	st	X, r24
    29c6:	07 c0       	rjmp	.+14     	; 0x29d6 <MEXTI_voidInit+0x1f0>
					break;
				}
				case MEXTI_MODE_FALLING	:
				{
					CLEAR_BIT(MCUCR,ISC2);
    29c8:	a5 e5       	ldi	r26, 0x55	; 85
    29ca:	b0 e0       	ldi	r27, 0x00	; 0
    29cc:	e5 e5       	ldi	r30, 0x55	; 85
    29ce:	f0 e0       	ldi	r31, 0x00	; 0
    29d0:	80 81       	ld	r24, Z
    29d2:	8f 7b       	andi	r24, 0xBF	; 191
    29d4:	8c 93       	st	X, r24
			break;
		}

		default :{break;}
	}
}
    29d6:	2a 96       	adiw	r28, 0x0a	; 10
    29d8:	0f b6       	in	r0, 0x3f	; 63
    29da:	f8 94       	cli
    29dc:	de bf       	out	0x3e, r29	; 62
    29de:	0f be       	out	0x3f, r0	; 63
    29e0:	cd bf       	out	0x3d, r28	; 61
    29e2:	cf 91       	pop	r28
    29e4:	df 91       	pop	r29
    29e6:	08 95       	ret

000029e8 <MEXTI_voidEnableInterrupt>:
void MEXTI_voidEnableInterrupt(u8 ARG_u8InterruptNo)
{
    29e8:	df 93       	push	r29
    29ea:	cf 93       	push	r28
    29ec:	0f 92       	push	r0
    29ee:	cd b7       	in	r28, 0x3d	; 61
    29f0:	de b7       	in	r29, 0x3e	; 62
    29f2:	89 83       	std	Y+1, r24	; 0x01
	if(ARG_u8InterruptNo>=5 && ARG_u8InterruptNo<=7)
    29f4:	89 81       	ldd	r24, Y+1	; 0x01
    29f6:	85 30       	cpi	r24, 0x05	; 5
    29f8:	b0 f0       	brcs	.+44     	; 0x2a26 <MEXTI_voidEnableInterrupt+0x3e>
    29fa:	89 81       	ldd	r24, Y+1	; 0x01
    29fc:	88 30       	cpi	r24, 0x08	; 8
    29fe:	98 f4       	brcc	.+38     	; 0x2a26 <MEXTI_voidEnableInterrupt+0x3e>
	{
		SET_BIT(GICR,ARG_u8InterruptNo);
    2a00:	ab e5       	ldi	r26, 0x5B	; 91
    2a02:	b0 e0       	ldi	r27, 0x00	; 0
    2a04:	eb e5       	ldi	r30, 0x5B	; 91
    2a06:	f0 e0       	ldi	r31, 0x00	; 0
    2a08:	80 81       	ld	r24, Z
    2a0a:	48 2f       	mov	r20, r24
    2a0c:	89 81       	ldd	r24, Y+1	; 0x01
    2a0e:	28 2f       	mov	r18, r24
    2a10:	30 e0       	ldi	r19, 0x00	; 0
    2a12:	81 e0       	ldi	r24, 0x01	; 1
    2a14:	90 e0       	ldi	r25, 0x00	; 0
    2a16:	02 2e       	mov	r0, r18
    2a18:	02 c0       	rjmp	.+4      	; 0x2a1e <MEXTI_voidEnableInterrupt+0x36>
    2a1a:	88 0f       	add	r24, r24
    2a1c:	99 1f       	adc	r25, r25
    2a1e:	0a 94       	dec	r0
    2a20:	e2 f7       	brpl	.-8      	; 0x2a1a <MEXTI_voidEnableInterrupt+0x32>
    2a22:	84 2b       	or	r24, r20
    2a24:	8c 93       	st	X, r24
	}
	else
	{
		//report error
	}	
}
    2a26:	0f 90       	pop	r0
    2a28:	cf 91       	pop	r28
    2a2a:	df 91       	pop	r29
    2a2c:	08 95       	ret

00002a2e <MEXTI_voidDisableInterrupt>:
void MEXTI_voidDisableInterrupt(u8 ARG_u8InterruptNo)
{
    2a2e:	df 93       	push	r29
    2a30:	cf 93       	push	r28
    2a32:	0f 92       	push	r0
    2a34:	cd b7       	in	r28, 0x3d	; 61
    2a36:	de b7       	in	r29, 0x3e	; 62
    2a38:	89 83       	std	Y+1, r24	; 0x01
	if(ARG_u8InterruptNo>=5 && ARG_u8InterruptNo<=7)
    2a3a:	89 81       	ldd	r24, Y+1	; 0x01
    2a3c:	85 30       	cpi	r24, 0x05	; 5
    2a3e:	b8 f0       	brcs	.+46     	; 0x2a6e <MEXTI_voidDisableInterrupt+0x40>
    2a40:	89 81       	ldd	r24, Y+1	; 0x01
    2a42:	88 30       	cpi	r24, 0x08	; 8
    2a44:	a0 f4       	brcc	.+40     	; 0x2a6e <MEXTI_voidDisableInterrupt+0x40>
	{
		CLEAR_BIT(GICR,ARG_u8InterruptNo);
    2a46:	ab e5       	ldi	r26, 0x5B	; 91
    2a48:	b0 e0       	ldi	r27, 0x00	; 0
    2a4a:	eb e5       	ldi	r30, 0x5B	; 91
    2a4c:	f0 e0       	ldi	r31, 0x00	; 0
    2a4e:	80 81       	ld	r24, Z
    2a50:	48 2f       	mov	r20, r24
    2a52:	89 81       	ldd	r24, Y+1	; 0x01
    2a54:	28 2f       	mov	r18, r24
    2a56:	30 e0       	ldi	r19, 0x00	; 0
    2a58:	81 e0       	ldi	r24, 0x01	; 1
    2a5a:	90 e0       	ldi	r25, 0x00	; 0
    2a5c:	02 2e       	mov	r0, r18
    2a5e:	02 c0       	rjmp	.+4      	; 0x2a64 <MEXTI_voidDisableInterrupt+0x36>
    2a60:	88 0f       	add	r24, r24
    2a62:	99 1f       	adc	r25, r25
    2a64:	0a 94       	dec	r0
    2a66:	e2 f7       	brpl	.-8      	; 0x2a60 <MEXTI_voidDisableInterrupt+0x32>
    2a68:	80 95       	com	r24
    2a6a:	84 23       	and	r24, r20
    2a6c:	8c 93       	st	X, r24
	}
	else
	{
		//report error
	}
}
    2a6e:	0f 90       	pop	r0
    2a70:	cf 91       	pop	r28
    2a72:	df 91       	pop	r29
    2a74:	08 95       	ret

00002a76 <MEXTI_voidSetCallback>:

void MEXTI_voidSetCallback(void(*ARG_pvoidfUserFunction)(void),u8 ARG_u8InterruptNo)
{
    2a76:	df 93       	push	r29
    2a78:	cf 93       	push	r28
    2a7a:	00 d0       	rcall	.+0      	; 0x2a7c <MEXTI_voidSetCallback+0x6>
    2a7c:	00 d0       	rcall	.+0      	; 0x2a7e <MEXTI_voidSetCallback+0x8>
    2a7e:	0f 92       	push	r0
    2a80:	cd b7       	in	r28, 0x3d	; 61
    2a82:	de b7       	in	r29, 0x3e	; 62
    2a84:	9a 83       	std	Y+2, r25	; 0x02
    2a86:	89 83       	std	Y+1, r24	; 0x01
    2a88:	6b 83       	std	Y+3, r22	; 0x03
		switch(ARG_u8InterruptNo)
    2a8a:	8b 81       	ldd	r24, Y+3	; 0x03
    2a8c:	28 2f       	mov	r18, r24
    2a8e:	30 e0       	ldi	r19, 0x00	; 0
    2a90:	3d 83       	std	Y+5, r19	; 0x05
    2a92:	2c 83       	std	Y+4, r18	; 0x04
    2a94:	8c 81       	ldd	r24, Y+4	; 0x04
    2a96:	9d 81       	ldd	r25, Y+5	; 0x05
    2a98:	86 30       	cpi	r24, 0x06	; 6
    2a9a:	91 05       	cpc	r25, r1
    2a9c:	59 f0       	breq	.+22     	; 0x2ab4 <MEXTI_voidSetCallback+0x3e>
    2a9e:	2c 81       	ldd	r18, Y+4	; 0x04
    2aa0:	3d 81       	ldd	r19, Y+5	; 0x05
    2aa2:	27 30       	cpi	r18, 0x07	; 7
    2aa4:	31 05       	cpc	r19, r1
    2aa6:	69 f0       	breq	.+26     	; 0x2ac2 <MEXTI_voidSetCallback+0x4c>
    2aa8:	8c 81       	ldd	r24, Y+4	; 0x04
    2aaa:	9d 81       	ldd	r25, Y+5	; 0x05
    2aac:	85 30       	cpi	r24, 0x05	; 5
    2aae:	91 05       	cpc	r25, r1
    2ab0:	79 f0       	breq	.+30     	; 0x2ad0 <MEXTI_voidSetCallback+0x5a>
    2ab2:	14 c0       	rjmp	.+40     	; 0x2adc <MEXTI_voidSetCallback+0x66>
	{
		case MEXTI_INT0: MEXTI_pvoidfUserFunctionINT0 = ARG_pvoidfUserFunction; break;
    2ab4:	89 81       	ldd	r24, Y+1	; 0x01
    2ab6:	9a 81       	ldd	r25, Y+2	; 0x02
    2ab8:	90 93 89 01 	sts	0x0189, r25
    2abc:	80 93 88 01 	sts	0x0188, r24
    2ac0:	0d c0       	rjmp	.+26     	; 0x2adc <MEXTI_voidSetCallback+0x66>
		case MEXTI_INT1: MEXTI_pvoidfUserFunctionINT1 = ARG_pvoidfUserFunction; break;
    2ac2:	89 81       	ldd	r24, Y+1	; 0x01
    2ac4:	9a 81       	ldd	r25, Y+2	; 0x02
    2ac6:	90 93 8b 01 	sts	0x018B, r25
    2aca:	80 93 8a 01 	sts	0x018A, r24
    2ace:	06 c0       	rjmp	.+12     	; 0x2adc <MEXTI_voidSetCallback+0x66>
		case MEXTI_INT2: MEXTI_pvoidfUserFunctionINT2 = ARG_pvoidfUserFunction; break;
    2ad0:	89 81       	ldd	r24, Y+1	; 0x01
    2ad2:	9a 81       	ldd	r25, Y+2	; 0x02
    2ad4:	90 93 8d 01 	sts	0x018D, r25
    2ad8:	80 93 8c 01 	sts	0x018C, r24
		default :/*report error*/ 		break;		

    }
}
    2adc:	0f 90       	pop	r0
    2ade:	0f 90       	pop	r0
    2ae0:	0f 90       	pop	r0
    2ae2:	0f 90       	pop	r0
    2ae4:	0f 90       	pop	r0
    2ae6:	cf 91       	pop	r28
    2ae8:	df 91       	pop	r29
    2aea:	08 95       	ret

00002aec <__vector_1>:

void __vector_1(void) __attribute__((signal));
void __vector_1(void)
{
    2aec:	1f 92       	push	r1
    2aee:	0f 92       	push	r0
    2af0:	0f b6       	in	r0, 0x3f	; 63
    2af2:	0f 92       	push	r0
    2af4:	11 24       	eor	r1, r1
    2af6:	2f 93       	push	r18
    2af8:	3f 93       	push	r19
    2afa:	4f 93       	push	r20
    2afc:	5f 93       	push	r21
    2afe:	6f 93       	push	r22
    2b00:	7f 93       	push	r23
    2b02:	8f 93       	push	r24
    2b04:	9f 93       	push	r25
    2b06:	af 93       	push	r26
    2b08:	bf 93       	push	r27
    2b0a:	ef 93       	push	r30
    2b0c:	ff 93       	push	r31
    2b0e:	df 93       	push	r29
    2b10:	cf 93       	push	r28
    2b12:	cd b7       	in	r28, 0x3d	; 61
    2b14:	de b7       	in	r29, 0x3e	; 62
	if(MEXTI_pvoidfUserFunctionINT0 != NULL_POINTER)
    2b16:	80 91 88 01 	lds	r24, 0x0188
    2b1a:	90 91 89 01 	lds	r25, 0x0189
    2b1e:	00 97       	sbiw	r24, 0x00	; 0
    2b20:	29 f0       	breq	.+10     	; 0x2b2c <__vector_1+0x40>
	{	(*MEXTI_pvoidfUserFunctionINT0)();}
    2b22:	e0 91 88 01 	lds	r30, 0x0188
    2b26:	f0 91 89 01 	lds	r31, 0x0189
    2b2a:	09 95       	icall
	else
	{	/*misra*/}
		
}
    2b2c:	cf 91       	pop	r28
    2b2e:	df 91       	pop	r29
    2b30:	ff 91       	pop	r31
    2b32:	ef 91       	pop	r30
    2b34:	bf 91       	pop	r27
    2b36:	af 91       	pop	r26
    2b38:	9f 91       	pop	r25
    2b3a:	8f 91       	pop	r24
    2b3c:	7f 91       	pop	r23
    2b3e:	6f 91       	pop	r22
    2b40:	5f 91       	pop	r21
    2b42:	4f 91       	pop	r20
    2b44:	3f 91       	pop	r19
    2b46:	2f 91       	pop	r18
    2b48:	0f 90       	pop	r0
    2b4a:	0f be       	out	0x3f, r0	; 63
    2b4c:	0f 90       	pop	r0
    2b4e:	1f 90       	pop	r1
    2b50:	18 95       	reti

00002b52 <__vector_2>:
void __vector_2(void) __attribute__((signal));
void __vector_2(void)
{
    2b52:	1f 92       	push	r1
    2b54:	0f 92       	push	r0
    2b56:	0f b6       	in	r0, 0x3f	; 63
    2b58:	0f 92       	push	r0
    2b5a:	11 24       	eor	r1, r1
    2b5c:	2f 93       	push	r18
    2b5e:	3f 93       	push	r19
    2b60:	4f 93       	push	r20
    2b62:	5f 93       	push	r21
    2b64:	6f 93       	push	r22
    2b66:	7f 93       	push	r23
    2b68:	8f 93       	push	r24
    2b6a:	9f 93       	push	r25
    2b6c:	af 93       	push	r26
    2b6e:	bf 93       	push	r27
    2b70:	ef 93       	push	r30
    2b72:	ff 93       	push	r31
    2b74:	df 93       	push	r29
    2b76:	cf 93       	push	r28
    2b78:	cd b7       	in	r28, 0x3d	; 61
    2b7a:	de b7       	in	r29, 0x3e	; 62
	if(MEXTI_pvoidfUserFunctionINT1 != NULL_POINTER)
    2b7c:	80 91 8a 01 	lds	r24, 0x018A
    2b80:	90 91 8b 01 	lds	r25, 0x018B
    2b84:	00 97       	sbiw	r24, 0x00	; 0
    2b86:	29 f0       	breq	.+10     	; 0x2b92 <__vector_2+0x40>
		{(*MEXTI_pvoidfUserFunctionINT1)();}
    2b88:	e0 91 8a 01 	lds	r30, 0x018A
    2b8c:	f0 91 8b 01 	lds	r31, 0x018B
    2b90:	09 95       	icall
	else
	{/*misra*/}
		
}
    2b92:	cf 91       	pop	r28
    2b94:	df 91       	pop	r29
    2b96:	ff 91       	pop	r31
    2b98:	ef 91       	pop	r30
    2b9a:	bf 91       	pop	r27
    2b9c:	af 91       	pop	r26
    2b9e:	9f 91       	pop	r25
    2ba0:	8f 91       	pop	r24
    2ba2:	7f 91       	pop	r23
    2ba4:	6f 91       	pop	r22
    2ba6:	5f 91       	pop	r21
    2ba8:	4f 91       	pop	r20
    2baa:	3f 91       	pop	r19
    2bac:	2f 91       	pop	r18
    2bae:	0f 90       	pop	r0
    2bb0:	0f be       	out	0x3f, r0	; 63
    2bb2:	0f 90       	pop	r0
    2bb4:	1f 90       	pop	r1
    2bb6:	18 95       	reti

00002bb8 <__vector_3>:

void __vector_3(void) __attribute__((signal));
void __vector_3(void)
{
    2bb8:	1f 92       	push	r1
    2bba:	0f 92       	push	r0
    2bbc:	0f b6       	in	r0, 0x3f	; 63
    2bbe:	0f 92       	push	r0
    2bc0:	11 24       	eor	r1, r1
    2bc2:	2f 93       	push	r18
    2bc4:	3f 93       	push	r19
    2bc6:	4f 93       	push	r20
    2bc8:	5f 93       	push	r21
    2bca:	6f 93       	push	r22
    2bcc:	7f 93       	push	r23
    2bce:	8f 93       	push	r24
    2bd0:	9f 93       	push	r25
    2bd2:	af 93       	push	r26
    2bd4:	bf 93       	push	r27
    2bd6:	ef 93       	push	r30
    2bd8:	ff 93       	push	r31
    2bda:	df 93       	push	r29
    2bdc:	cf 93       	push	r28
    2bde:	cd b7       	in	r28, 0x3d	; 61
    2be0:	de b7       	in	r29, 0x3e	; 62
	if(MEXTI_pvoidfUserFunctionINT2 != NULL_POINTER)
    2be2:	80 91 8c 01 	lds	r24, 0x018C
    2be6:	90 91 8d 01 	lds	r25, 0x018D
    2bea:	00 97       	sbiw	r24, 0x00	; 0
    2bec:	29 f0       	breq	.+10     	; 0x2bf8 <__vector_3+0x40>
	{	(*MEXTI_pvoidfUserFunctionINT2)();}
    2bee:	e0 91 8c 01 	lds	r30, 0x018C
    2bf2:	f0 91 8d 01 	lds	r31, 0x018D
    2bf6:	09 95       	icall
	else
	{	/*misra*/}

}
    2bf8:	cf 91       	pop	r28
    2bfa:	df 91       	pop	r29
    2bfc:	ff 91       	pop	r31
    2bfe:	ef 91       	pop	r30
    2c00:	bf 91       	pop	r27
    2c02:	af 91       	pop	r26
    2c04:	9f 91       	pop	r25
    2c06:	8f 91       	pop	r24
    2c08:	7f 91       	pop	r23
    2c0a:	6f 91       	pop	r22
    2c0c:	5f 91       	pop	r21
    2c0e:	4f 91       	pop	r20
    2c10:	3f 91       	pop	r19
    2c12:	2f 91       	pop	r18
    2c14:	0f 90       	pop	r0
    2c16:	0f be       	out	0x3f, r0	; 63
    2c18:	0f 90       	pop	r0
    2c1a:	1f 90       	pop	r1
    2c1c:	18 95       	reti

00002c1e <MGIE_voidEnableGI>:

#include "MGIE_private.h"
#include "MGIE_interface.h"

void MGIE_voidEnableGI(void)
{
    2c1e:	df 93       	push	r29
    2c20:	cf 93       	push	r28
    2c22:	cd b7       	in	r28, 0x3d	; 61
    2c24:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG,I);
    2c26:	af e5       	ldi	r26, 0x5F	; 95
    2c28:	b0 e0       	ldi	r27, 0x00	; 0
    2c2a:	ef e5       	ldi	r30, 0x5F	; 95
    2c2c:	f0 e0       	ldi	r31, 0x00	; 0
    2c2e:	80 81       	ld	r24, Z
    2c30:	80 68       	ori	r24, 0x80	; 128
    2c32:	8c 93       	st	X, r24
}
    2c34:	cf 91       	pop	r28
    2c36:	df 91       	pop	r29
    2c38:	08 95       	ret

00002c3a <MGIE_voidDisableGI>:
void MGIE_voidDisableGI(void)
{
    2c3a:	df 93       	push	r29
    2c3c:	cf 93       	push	r28
    2c3e:	cd b7       	in	r28, 0x3d	; 61
    2c40:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(SREG,I);	
    2c42:	af e5       	ldi	r26, 0x5F	; 95
    2c44:	b0 e0       	ldi	r27, 0x00	; 0
    2c46:	ef e5       	ldi	r30, 0x5F	; 95
    2c48:	f0 e0       	ldi	r31, 0x00	; 0
    2c4a:	80 81       	ld	r24, Z
    2c4c:	8f 77       	andi	r24, 0x7F	; 127
    2c4e:	8c 93       	st	X, r24
}
    2c50:	cf 91       	pop	r28
    2c52:	df 91       	pop	r29
    2c54:	08 95       	ret

00002c56 <MTIM_voidInit>:

static void (*MTIM_pvoidfUserFunctionT0OVF)(void) = NULL_POINTER;
static void (*MTIM_pvoidfUserFunctionT0OCM)(void) = NULL_POINTER;

void MTIM_voidInit(u8 ARG_u8TimerNo, u8 ARG_u8Mode, u8 ARG_u8ClockSource, u8 ARG_u8HWPinMode)
{
    2c56:	df 93       	push	r29
    2c58:	cf 93       	push	r28
    2c5a:	cd b7       	in	r28, 0x3d	; 61
    2c5c:	de b7       	in	r29, 0x3e	; 62
    2c5e:	2a 97       	sbiw	r28, 0x0a	; 10
    2c60:	0f b6       	in	r0, 0x3f	; 63
    2c62:	f8 94       	cli
    2c64:	de bf       	out	0x3e, r29	; 62
    2c66:	0f be       	out	0x3f, r0	; 63
    2c68:	cd bf       	out	0x3d, r28	; 61
    2c6a:	89 83       	std	Y+1, r24	; 0x01
    2c6c:	6a 83       	std	Y+2, r22	; 0x02
    2c6e:	4b 83       	std	Y+3, r20	; 0x03
    2c70:	2c 83       	std	Y+4, r18	; 0x04
	if((ARG_u8TimerNo<=2)&&(ARG_u8Mode<=3)&&(ARG_u8ClockSource<=7)&&(ARG_u8HWPinMode<=3))
    2c72:	89 81       	ldd	r24, Y+1	; 0x01
    2c74:	83 30       	cpi	r24, 0x03	; 3
    2c76:	08 f0       	brcs	.+2      	; 0x2c7a <MTIM_voidInit+0x24>
    2c78:	a5 c2       	rjmp	.+1354   	; 0x31c4 <MTIM_voidInit+0x56e>
    2c7a:	8a 81       	ldd	r24, Y+2	; 0x02
    2c7c:	84 30       	cpi	r24, 0x04	; 4
    2c7e:	08 f0       	brcs	.+2      	; 0x2c82 <MTIM_voidInit+0x2c>
    2c80:	a1 c2       	rjmp	.+1346   	; 0x31c4 <MTIM_voidInit+0x56e>
    2c82:	8b 81       	ldd	r24, Y+3	; 0x03
    2c84:	88 30       	cpi	r24, 0x08	; 8
    2c86:	08 f0       	brcs	.+2      	; 0x2c8a <MTIM_voidInit+0x34>
    2c88:	9d c2       	rjmp	.+1338   	; 0x31c4 <MTIM_voidInit+0x56e>
    2c8a:	8c 81       	ldd	r24, Y+4	; 0x04
    2c8c:	84 30       	cpi	r24, 0x04	; 4
    2c8e:	08 f0       	brcs	.+2      	; 0x2c92 <MTIM_voidInit+0x3c>
    2c90:	99 c2       	rjmp	.+1330   	; 0x31c4 <MTIM_voidInit+0x56e>
	{
		switch(ARG_u8TimerNo)
    2c92:	89 81       	ldd	r24, Y+1	; 0x01
    2c94:	28 2f       	mov	r18, r24
    2c96:	30 e0       	ldi	r19, 0x00	; 0
    2c98:	3a 87       	std	Y+10, r19	; 0x0a
    2c9a:	29 87       	std	Y+9, r18	; 0x09
    2c9c:	89 85       	ldd	r24, Y+9	; 0x09
    2c9e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2ca0:	00 97       	sbiw	r24, 0x00	; 0
    2ca2:	39 f0       	breq	.+14     	; 0x2cb2 <MTIM_voidInit+0x5c>
    2ca4:	29 85       	ldd	r18, Y+9	; 0x09
    2ca6:	3a 85       	ldd	r19, Y+10	; 0x0a
    2ca8:	21 30       	cpi	r18, 0x01	; 1
    2caa:	31 05       	cpc	r19, r1
    2cac:	09 f4       	brne	.+2      	; 0x2cb0 <MTIM_voidInit+0x5a>
    2cae:	71 c0       	rjmp	.+226    	; 0x2d92 <MTIM_voidInit+0x13c>
    2cb0:	89 c2       	rjmp	.+1298   	; 0x31c4 <MTIM_voidInit+0x56e>
		{
			case MTIM_TIMER0:
			{
				switch(ARG_u8Mode)
    2cb2:	8a 81       	ldd	r24, Y+2	; 0x02
    2cb4:	28 2f       	mov	r18, r24
    2cb6:	30 e0       	ldi	r19, 0x00	; 0
    2cb8:	38 87       	std	Y+8, r19	; 0x08
    2cba:	2f 83       	std	Y+7, r18	; 0x07
    2cbc:	8f 81       	ldd	r24, Y+7	; 0x07
    2cbe:	98 85       	ldd	r25, Y+8	; 0x08
    2cc0:	81 30       	cpi	r24, 0x01	; 1
    2cc2:	91 05       	cpc	r25, r1
    2cc4:	21 f1       	breq	.+72     	; 0x2d0e <MTIM_voidInit+0xb8>
    2cc6:	2f 81       	ldd	r18, Y+7	; 0x07
    2cc8:	38 85       	ldd	r19, Y+8	; 0x08
    2cca:	22 30       	cpi	r18, 0x02	; 2
    2ccc:	31 05       	cpc	r19, r1
    2cce:	2c f4       	brge	.+10     	; 0x2cda <MTIM_voidInit+0x84>
    2cd0:	8f 81       	ldd	r24, Y+7	; 0x07
    2cd2:	98 85       	ldd	r25, Y+8	; 0x08
    2cd4:	00 97       	sbiw	r24, 0x00	; 0
    2cd6:	61 f0       	breq	.+24     	; 0x2cf0 <MTIM_voidInit+0x9a>
    2cd8:	46 c0       	rjmp	.+140    	; 0x2d66 <MTIM_voidInit+0x110>
    2cda:	2f 81       	ldd	r18, Y+7	; 0x07
    2cdc:	38 85       	ldd	r19, Y+8	; 0x08
    2cde:	22 30       	cpi	r18, 0x02	; 2
    2ce0:	31 05       	cpc	r19, r1
    2ce2:	21 f1       	breq	.+72     	; 0x2d2c <MTIM_voidInit+0xd6>
    2ce4:	8f 81       	ldd	r24, Y+7	; 0x07
    2ce6:	98 85       	ldd	r25, Y+8	; 0x08
    2ce8:	83 30       	cpi	r24, 0x03	; 3
    2cea:	91 05       	cpc	r25, r1
    2cec:	71 f1       	breq	.+92     	; 0x2d4a <MTIM_voidInit+0xf4>
    2cee:	3b c0       	rjmp	.+118    	; 0x2d66 <MTIM_voidInit+0x110>
				{
					case MTIM_MODE_NORMAL:
					{
						CLEAR_BIT(TCCR0, WGM01);
    2cf0:	a3 e5       	ldi	r26, 0x53	; 83
    2cf2:	b0 e0       	ldi	r27, 0x00	; 0
    2cf4:	e3 e5       	ldi	r30, 0x53	; 83
    2cf6:	f0 e0       	ldi	r31, 0x00	; 0
    2cf8:	80 81       	ld	r24, Z
    2cfa:	87 7f       	andi	r24, 0xF7	; 247
    2cfc:	8c 93       	st	X, r24
						CLEAR_BIT(TCCR0, WGM00);
    2cfe:	a3 e5       	ldi	r26, 0x53	; 83
    2d00:	b0 e0       	ldi	r27, 0x00	; 0
    2d02:	e3 e5       	ldi	r30, 0x53	; 83
    2d04:	f0 e0       	ldi	r31, 0x00	; 0
    2d06:	80 81       	ld	r24, Z
    2d08:	8f 7b       	andi	r24, 0xBF	; 191
    2d0a:	8c 93       	st	X, r24
    2d0c:	2c c0       	rjmp	.+88     	; 0x2d66 <MTIM_voidInit+0x110>
						break;
					}
					case MTIM_MODE_CTC:
					{
						SET_BIT(TCCR0, WGM01);
    2d0e:	a3 e5       	ldi	r26, 0x53	; 83
    2d10:	b0 e0       	ldi	r27, 0x00	; 0
    2d12:	e3 e5       	ldi	r30, 0x53	; 83
    2d14:	f0 e0       	ldi	r31, 0x00	; 0
    2d16:	80 81       	ld	r24, Z
    2d18:	88 60       	ori	r24, 0x08	; 8
    2d1a:	8c 93       	st	X, r24
						CLEAR_BIT(TCCR0, WGM00);
    2d1c:	a3 e5       	ldi	r26, 0x53	; 83
    2d1e:	b0 e0       	ldi	r27, 0x00	; 0
    2d20:	e3 e5       	ldi	r30, 0x53	; 83
    2d22:	f0 e0       	ldi	r31, 0x00	; 0
    2d24:	80 81       	ld	r24, Z
    2d26:	8f 7b       	andi	r24, 0xBF	; 191
    2d28:	8c 93       	st	X, r24
    2d2a:	1d c0       	rjmp	.+58     	; 0x2d66 <MTIM_voidInit+0x110>
						break;
					}
					case MTIM_MODE_FASTPWM:
					{
						SET_BIT(TCCR0, WGM01);
    2d2c:	a3 e5       	ldi	r26, 0x53	; 83
    2d2e:	b0 e0       	ldi	r27, 0x00	; 0
    2d30:	e3 e5       	ldi	r30, 0x53	; 83
    2d32:	f0 e0       	ldi	r31, 0x00	; 0
    2d34:	80 81       	ld	r24, Z
    2d36:	88 60       	ori	r24, 0x08	; 8
    2d38:	8c 93       	st	X, r24
						SET_BIT(TCCR0, WGM00);
    2d3a:	a3 e5       	ldi	r26, 0x53	; 83
    2d3c:	b0 e0       	ldi	r27, 0x00	; 0
    2d3e:	e3 e5       	ldi	r30, 0x53	; 83
    2d40:	f0 e0       	ldi	r31, 0x00	; 0
    2d42:	80 81       	ld	r24, Z
    2d44:	80 64       	ori	r24, 0x40	; 64
    2d46:	8c 93       	st	X, r24
    2d48:	0e c0       	rjmp	.+28     	; 0x2d66 <MTIM_voidInit+0x110>
						break;
					}
					case MTIM_MODE_PHASECORRECTPWM:
					{
						CLEAR_BIT(TCCR0, WGM01);
    2d4a:	a3 e5       	ldi	r26, 0x53	; 83
    2d4c:	b0 e0       	ldi	r27, 0x00	; 0
    2d4e:	e3 e5       	ldi	r30, 0x53	; 83
    2d50:	f0 e0       	ldi	r31, 0x00	; 0
    2d52:	80 81       	ld	r24, Z
    2d54:	87 7f       	andi	r24, 0xF7	; 247
    2d56:	8c 93       	st	X, r24
						SET_BIT(TCCR0, WGM00);
    2d58:	a3 e5       	ldi	r26, 0x53	; 83
    2d5a:	b0 e0       	ldi	r27, 0x00	; 0
    2d5c:	e3 e5       	ldi	r30, 0x53	; 83
    2d5e:	f0 e0       	ldi	r31, 0x00	; 0
    2d60:	80 81       	ld	r24, Z
    2d62:	80 64       	ori	r24, 0x40	; 64
    2d64:	8c 93       	st	X, r24
						break;
					}
					default: break; /* Report an Error */
				}
				TCCR0 = (TCCR0&0xCF) | (ARG_u8HWPinMode << COM00);
    2d66:	a3 e5       	ldi	r26, 0x53	; 83
    2d68:	b0 e0       	ldi	r27, 0x00	; 0
    2d6a:	e3 e5       	ldi	r30, 0x53	; 83
    2d6c:	f0 e0       	ldi	r31, 0x00	; 0
    2d6e:	80 81       	ld	r24, Z
    2d70:	28 2f       	mov	r18, r24
    2d72:	2f 7c       	andi	r18, 0xCF	; 207
    2d74:	8c 81       	ldd	r24, Y+4	; 0x04
    2d76:	88 2f       	mov	r24, r24
    2d78:	90 e0       	ldi	r25, 0x00	; 0
    2d7a:	82 95       	swap	r24
    2d7c:	92 95       	swap	r25
    2d7e:	90 7f       	andi	r25, 0xF0	; 240
    2d80:	98 27       	eor	r25, r24
    2d82:	80 7f       	andi	r24, 0xF0	; 240
    2d84:	98 27       	eor	r25, r24
    2d86:	82 2b       	or	r24, r18
    2d88:	8c 93       	st	X, r24
				MTIM_u8Timer0Clock = ARG_u8ClockSource;				
    2d8a:	8b 81       	ldd	r24, Y+3	; 0x03
    2d8c:	80 93 8e 01 	sts	0x018E, r24
    2d90:	19 c2       	rjmp	.+1074   	; 0x31c4 <MTIM_voidInit+0x56e>
				break;
			}
			case MTIM_TIMER1:
			{
				switch(ARG_u8Mode)
    2d92:	8a 81       	ldd	r24, Y+2	; 0x02
    2d94:	28 2f       	mov	r18, r24
    2d96:	30 e0       	ldi	r19, 0x00	; 0
    2d98:	3e 83       	std	Y+6, r19	; 0x06
    2d9a:	2d 83       	std	Y+5, r18	; 0x05
    2d9c:	8d 81       	ldd	r24, Y+5	; 0x05
    2d9e:	9e 81       	ldd	r25, Y+6	; 0x06
    2da0:	87 30       	cpi	r24, 0x07	; 7
    2da2:	91 05       	cpc	r25, r1
    2da4:	09 f4       	brne	.+2      	; 0x2da8 <MTIM_voidInit+0x152>
    2da6:	24 c1       	rjmp	.+584    	; 0x2ff0 <MTIM_voidInit+0x39a>
    2da8:	2d 81       	ldd	r18, Y+5	; 0x05
    2daa:	3e 81       	ldd	r19, Y+6	; 0x06
    2dac:	28 30       	cpi	r18, 0x08	; 8
    2dae:	31 05       	cpc	r19, r1
    2db0:	4c f5       	brge	.+82     	; 0x2e04 <MTIM_voidInit+0x1ae>
    2db2:	8d 81       	ldd	r24, Y+5	; 0x05
    2db4:	9e 81       	ldd	r25, Y+6	; 0x06
    2db6:	83 30       	cpi	r24, 0x03	; 3
    2db8:	91 05       	cpc	r25, r1
    2dba:	09 f4       	brne	.+2      	; 0x2dbe <MTIM_voidInit+0x168>
    2dbc:	a5 c0       	rjmp	.+330    	; 0x2f08 <MTIM_voidInit+0x2b2>
    2dbe:	2d 81       	ldd	r18, Y+5	; 0x05
    2dc0:	3e 81       	ldd	r19, Y+6	; 0x06
    2dc2:	24 30       	cpi	r18, 0x04	; 4
    2dc4:	31 05       	cpc	r19, r1
    2dc6:	8c f4       	brge	.+34     	; 0x2dea <MTIM_voidInit+0x194>
    2dc8:	8d 81       	ldd	r24, Y+5	; 0x05
    2dca:	9e 81       	ldd	r25, Y+6	; 0x06
    2dcc:	81 30       	cpi	r24, 0x01	; 1
    2dce:	91 05       	cpc	r25, r1
    2dd0:	09 f4       	brne	.+2      	; 0x2dd4 <MTIM_voidInit+0x17e>
    2dd2:	60 c0       	rjmp	.+192    	; 0x2e94 <MTIM_voidInit+0x23e>
    2dd4:	2d 81       	ldd	r18, Y+5	; 0x05
    2dd6:	3e 81       	ldd	r19, Y+6	; 0x06
    2dd8:	22 30       	cpi	r18, 0x02	; 2
    2dda:	31 05       	cpc	r19, r1
    2ddc:	0c f0       	brlt	.+2      	; 0x2de0 <MTIM_voidInit+0x18a>
    2dde:	77 c0       	rjmp	.+238    	; 0x2ece <MTIM_voidInit+0x278>
    2de0:	8d 81       	ldd	r24, Y+5	; 0x05
    2de2:	9e 81       	ldd	r25, Y+6	; 0x06
    2de4:	00 97       	sbiw	r24, 0x00	; 0
    2de6:	c9 f1       	breq	.+114    	; 0x2e5a <MTIM_voidInit+0x204>
    2de8:	ea c1       	rjmp	.+980    	; 0x31be <MTIM_voidInit+0x568>
    2dea:	2d 81       	ldd	r18, Y+5	; 0x05
    2dec:	3e 81       	ldd	r19, Y+6	; 0x06
    2dee:	25 30       	cpi	r18, 0x05	; 5
    2df0:	31 05       	cpc	r19, r1
    2df2:	09 f4       	brne	.+2      	; 0x2df6 <MTIM_voidInit+0x1a0>
    2df4:	c3 c0       	rjmp	.+390    	; 0x2f7c <MTIM_voidInit+0x326>
    2df6:	8d 81       	ldd	r24, Y+5	; 0x05
    2df8:	9e 81       	ldd	r25, Y+6	; 0x06
    2dfa:	86 30       	cpi	r24, 0x06	; 6
    2dfc:	91 05       	cpc	r25, r1
    2dfe:	0c f0       	brlt	.+2      	; 0x2e02 <MTIM_voidInit+0x1ac>
    2e00:	da c0       	rjmp	.+436    	; 0x2fb6 <MTIM_voidInit+0x360>
    2e02:	87 c1       	rjmp	.+782    	; 0x3112 <MTIM_voidInit+0x4bc>
    2e04:	2d 81       	ldd	r18, Y+5	; 0x05
    2e06:	3e 81       	ldd	r19, Y+6	; 0x06
    2e08:	2b 30       	cpi	r18, 0x0B	; 11
    2e0a:	31 05       	cpc	r19, r1
    2e0c:	09 f4       	brne	.+2      	; 0x2e10 <MTIM_voidInit+0x1ba>
    2e0e:	64 c1       	rjmp	.+712    	; 0x30d8 <MTIM_voidInit+0x482>
    2e10:	8d 81       	ldd	r24, Y+5	; 0x05
    2e12:	9e 81       	ldd	r25, Y+6	; 0x06
    2e14:	8c 30       	cpi	r24, 0x0C	; 12
    2e16:	91 05       	cpc	r25, r1
    2e18:	6c f4       	brge	.+26     	; 0x2e34 <MTIM_voidInit+0x1de>
    2e1a:	2d 81       	ldd	r18, Y+5	; 0x05
    2e1c:	3e 81       	ldd	r19, Y+6	; 0x06
    2e1e:	29 30       	cpi	r18, 0x09	; 9
    2e20:	31 05       	cpc	r19, r1
    2e22:	09 f4       	brne	.+2      	; 0x2e26 <MTIM_voidInit+0x1d0>
    2e24:	1f c1       	rjmp	.+574    	; 0x3064 <MTIM_voidInit+0x40e>
    2e26:	8d 81       	ldd	r24, Y+5	; 0x05
    2e28:	9e 81       	ldd	r25, Y+6	; 0x06
    2e2a:	8a 30       	cpi	r24, 0x0A	; 10
    2e2c:	91 05       	cpc	r25, r1
    2e2e:	0c f0       	brlt	.+2      	; 0x2e32 <MTIM_voidInit+0x1dc>
    2e30:	36 c1       	rjmp	.+620    	; 0x309e <MTIM_voidInit+0x448>
    2e32:	fb c0       	rjmp	.+502    	; 0x302a <MTIM_voidInit+0x3d4>
    2e34:	2d 81       	ldd	r18, Y+5	; 0x05
    2e36:	3e 81       	ldd	r19, Y+6	; 0x06
    2e38:	2e 30       	cpi	r18, 0x0E	; 14
    2e3a:	31 05       	cpc	r19, r1
    2e3c:	09 f4       	brne	.+2      	; 0x2e40 <MTIM_voidInit+0x1ea>
    2e3e:	86 c1       	rjmp	.+780    	; 0x314c <MTIM_voidInit+0x4f6>
    2e40:	8d 81       	ldd	r24, Y+5	; 0x05
    2e42:	9e 81       	ldd	r25, Y+6	; 0x06
    2e44:	8f 30       	cpi	r24, 0x0F	; 15
    2e46:	91 05       	cpc	r25, r1
    2e48:	09 f4       	brne	.+2      	; 0x2e4c <MTIM_voidInit+0x1f6>
    2e4a:	9d c1       	rjmp	.+826    	; 0x3186 <MTIM_voidInit+0x530>
    2e4c:	2d 81       	ldd	r18, Y+5	; 0x05
    2e4e:	3e 81       	ldd	r19, Y+6	; 0x06
    2e50:	2c 30       	cpi	r18, 0x0C	; 12
    2e52:	31 05       	cpc	r19, r1
    2e54:	09 f4       	brne	.+2      	; 0x2e58 <MTIM_voidInit+0x202>
    2e56:	75 c0       	rjmp	.+234    	; 0x2f42 <MTIM_voidInit+0x2ec>
    2e58:	b2 c1       	rjmp	.+868    	; 0x31be <MTIM_voidInit+0x568>
				{
					case MTIM_MODE_NORMAL:
					{
						CLEAR_BIT(TCCR1B, WGM13);
    2e5a:	ae e4       	ldi	r26, 0x4E	; 78
    2e5c:	b0 e0       	ldi	r27, 0x00	; 0
    2e5e:	ee e4       	ldi	r30, 0x4E	; 78
    2e60:	f0 e0       	ldi	r31, 0x00	; 0
    2e62:	80 81       	ld	r24, Z
    2e64:	8f 7e       	andi	r24, 0xEF	; 239
    2e66:	8c 93       	st	X, r24
						CLEAR_BIT(TCCR1B, WGM12);
    2e68:	ae e4       	ldi	r26, 0x4E	; 78
    2e6a:	b0 e0       	ldi	r27, 0x00	; 0
    2e6c:	ee e4       	ldi	r30, 0x4E	; 78
    2e6e:	f0 e0       	ldi	r31, 0x00	; 0
    2e70:	80 81       	ld	r24, Z
    2e72:	87 7f       	andi	r24, 0xF7	; 247
    2e74:	8c 93       	st	X, r24
						CLEAR_BIT(TCCR1A, WGM11);
    2e76:	af e4       	ldi	r26, 0x4F	; 79
    2e78:	b0 e0       	ldi	r27, 0x00	; 0
    2e7a:	ef e4       	ldi	r30, 0x4F	; 79
    2e7c:	f0 e0       	ldi	r31, 0x00	; 0
    2e7e:	80 81       	ld	r24, Z
    2e80:	8d 7f       	andi	r24, 0xFD	; 253
    2e82:	8c 93       	st	X, r24
						CLEAR_BIT(TCCR1A, WGM10);
    2e84:	af e4       	ldi	r26, 0x4F	; 79
    2e86:	b0 e0       	ldi	r27, 0x00	; 0
    2e88:	ef e4       	ldi	r30, 0x4F	; 79
    2e8a:	f0 e0       	ldi	r31, 0x00	; 0
    2e8c:	80 81       	ld	r24, Z
    2e8e:	8e 7f       	andi	r24, 0xFE	; 254
    2e90:	8c 93       	st	X, r24
    2e92:	95 c1       	rjmp	.+810    	; 0x31be <MTIM_voidInit+0x568>
						break;
					}
					case MTIM_MODE_PHASECORRECTPWM_8BIT:
					{
						CLEAR_BIT(TCCR1B, WGM13);
    2e94:	ae e4       	ldi	r26, 0x4E	; 78
    2e96:	b0 e0       	ldi	r27, 0x00	; 0
    2e98:	ee e4       	ldi	r30, 0x4E	; 78
    2e9a:	f0 e0       	ldi	r31, 0x00	; 0
    2e9c:	80 81       	ld	r24, Z
    2e9e:	8f 7e       	andi	r24, 0xEF	; 239
    2ea0:	8c 93       	st	X, r24
						CLEAR_BIT(TCCR1B, WGM12);
    2ea2:	ae e4       	ldi	r26, 0x4E	; 78
    2ea4:	b0 e0       	ldi	r27, 0x00	; 0
    2ea6:	ee e4       	ldi	r30, 0x4E	; 78
    2ea8:	f0 e0       	ldi	r31, 0x00	; 0
    2eaa:	80 81       	ld	r24, Z
    2eac:	87 7f       	andi	r24, 0xF7	; 247
    2eae:	8c 93       	st	X, r24
						CLEAR_BIT(TCCR1A, WGM11);
    2eb0:	af e4       	ldi	r26, 0x4F	; 79
    2eb2:	b0 e0       	ldi	r27, 0x00	; 0
    2eb4:	ef e4       	ldi	r30, 0x4F	; 79
    2eb6:	f0 e0       	ldi	r31, 0x00	; 0
    2eb8:	80 81       	ld	r24, Z
    2eba:	8d 7f       	andi	r24, 0xFD	; 253
    2ebc:	8c 93       	st	X, r24
						SET_BIT(TCCR1A, WGM10);
    2ebe:	af e4       	ldi	r26, 0x4F	; 79
    2ec0:	b0 e0       	ldi	r27, 0x00	; 0
    2ec2:	ef e4       	ldi	r30, 0x4F	; 79
    2ec4:	f0 e0       	ldi	r31, 0x00	; 0
    2ec6:	80 81       	ld	r24, Z
    2ec8:	81 60       	ori	r24, 0x01	; 1
    2eca:	8c 93       	st	X, r24
    2ecc:	78 c1       	rjmp	.+752    	; 0x31be <MTIM_voidInit+0x568>
						break;
					}
					case MTIM_MODE_PHASECORRECTPWM_9BIT:
					{
						CLEAR_BIT(TCCR1B, WGM13);
    2ece:	ae e4       	ldi	r26, 0x4E	; 78
    2ed0:	b0 e0       	ldi	r27, 0x00	; 0
    2ed2:	ee e4       	ldi	r30, 0x4E	; 78
    2ed4:	f0 e0       	ldi	r31, 0x00	; 0
    2ed6:	80 81       	ld	r24, Z
    2ed8:	8f 7e       	andi	r24, 0xEF	; 239
    2eda:	8c 93       	st	X, r24
						CLEAR_BIT(TCCR1B, WGM12);
    2edc:	ae e4       	ldi	r26, 0x4E	; 78
    2ede:	b0 e0       	ldi	r27, 0x00	; 0
    2ee0:	ee e4       	ldi	r30, 0x4E	; 78
    2ee2:	f0 e0       	ldi	r31, 0x00	; 0
    2ee4:	80 81       	ld	r24, Z
    2ee6:	87 7f       	andi	r24, 0xF7	; 247
    2ee8:	8c 93       	st	X, r24
						SET_BIT(TCCR1A, WGM11);
    2eea:	af e4       	ldi	r26, 0x4F	; 79
    2eec:	b0 e0       	ldi	r27, 0x00	; 0
    2eee:	ef e4       	ldi	r30, 0x4F	; 79
    2ef0:	f0 e0       	ldi	r31, 0x00	; 0
    2ef2:	80 81       	ld	r24, Z
    2ef4:	82 60       	ori	r24, 0x02	; 2
    2ef6:	8c 93       	st	X, r24
						CLEAR_BIT(TCCR1A, WGM10);
    2ef8:	af e4       	ldi	r26, 0x4F	; 79
    2efa:	b0 e0       	ldi	r27, 0x00	; 0
    2efc:	ef e4       	ldi	r30, 0x4F	; 79
    2efe:	f0 e0       	ldi	r31, 0x00	; 0
    2f00:	80 81       	ld	r24, Z
    2f02:	8e 7f       	andi	r24, 0xFE	; 254
    2f04:	8c 93       	st	X, r24
    2f06:	5b c1       	rjmp	.+694    	; 0x31be <MTIM_voidInit+0x568>
						break;
					}
					case MTIM_MODE_PHASECORRECTPWM_10BIT:
					{
						CLEAR_BIT(TCCR1B, WGM13);
    2f08:	ae e4       	ldi	r26, 0x4E	; 78
    2f0a:	b0 e0       	ldi	r27, 0x00	; 0
    2f0c:	ee e4       	ldi	r30, 0x4E	; 78
    2f0e:	f0 e0       	ldi	r31, 0x00	; 0
    2f10:	80 81       	ld	r24, Z
    2f12:	8f 7e       	andi	r24, 0xEF	; 239
    2f14:	8c 93       	st	X, r24
						CLEAR_BIT(TCCR1B, WGM12);
    2f16:	ae e4       	ldi	r26, 0x4E	; 78
    2f18:	b0 e0       	ldi	r27, 0x00	; 0
    2f1a:	ee e4       	ldi	r30, 0x4E	; 78
    2f1c:	f0 e0       	ldi	r31, 0x00	; 0
    2f1e:	80 81       	ld	r24, Z
    2f20:	87 7f       	andi	r24, 0xF7	; 247
    2f22:	8c 93       	st	X, r24
						SET_BIT(TCCR1A, WGM11);
    2f24:	af e4       	ldi	r26, 0x4F	; 79
    2f26:	b0 e0       	ldi	r27, 0x00	; 0
    2f28:	ef e4       	ldi	r30, 0x4F	; 79
    2f2a:	f0 e0       	ldi	r31, 0x00	; 0
    2f2c:	80 81       	ld	r24, Z
    2f2e:	82 60       	ori	r24, 0x02	; 2
    2f30:	8c 93       	st	X, r24
						SET_BIT(TCCR1A, WGM10);
    2f32:	af e4       	ldi	r26, 0x4F	; 79
    2f34:	b0 e0       	ldi	r27, 0x00	; 0
    2f36:	ef e4       	ldi	r30, 0x4F	; 79
    2f38:	f0 e0       	ldi	r31, 0x00	; 0
    2f3a:	80 81       	ld	r24, Z
    2f3c:	81 60       	ori	r24, 0x01	; 1
    2f3e:	8c 93       	st	X, r24
    2f40:	3e c1       	rjmp	.+636    	; 0x31be <MTIM_voidInit+0x568>
						break;
					}
					case MTIM_MODE_CTC_INPUT:
					{
						CLEAR_BIT(TCCR1B, WGM13);
    2f42:	ae e4       	ldi	r26, 0x4E	; 78
    2f44:	b0 e0       	ldi	r27, 0x00	; 0
    2f46:	ee e4       	ldi	r30, 0x4E	; 78
    2f48:	f0 e0       	ldi	r31, 0x00	; 0
    2f4a:	80 81       	ld	r24, Z
    2f4c:	8f 7e       	andi	r24, 0xEF	; 239
    2f4e:	8c 93       	st	X, r24
						SET_BIT(TCCR1B, WGM12);
    2f50:	ae e4       	ldi	r26, 0x4E	; 78
    2f52:	b0 e0       	ldi	r27, 0x00	; 0
    2f54:	ee e4       	ldi	r30, 0x4E	; 78
    2f56:	f0 e0       	ldi	r31, 0x00	; 0
    2f58:	80 81       	ld	r24, Z
    2f5a:	88 60       	ori	r24, 0x08	; 8
    2f5c:	8c 93       	st	X, r24
						CLEAR_BIT(TCCR1A, WGM11);
    2f5e:	af e4       	ldi	r26, 0x4F	; 79
    2f60:	b0 e0       	ldi	r27, 0x00	; 0
    2f62:	ef e4       	ldi	r30, 0x4F	; 79
    2f64:	f0 e0       	ldi	r31, 0x00	; 0
    2f66:	80 81       	ld	r24, Z
    2f68:	8d 7f       	andi	r24, 0xFD	; 253
    2f6a:	8c 93       	st	X, r24
						CLEAR_BIT(TCCR1A, WGM10);
    2f6c:	af e4       	ldi	r26, 0x4F	; 79
    2f6e:	b0 e0       	ldi	r27, 0x00	; 0
    2f70:	ef e4       	ldi	r30, 0x4F	; 79
    2f72:	f0 e0       	ldi	r31, 0x00	; 0
    2f74:	80 81       	ld	r24, Z
    2f76:	8e 7f       	andi	r24, 0xFE	; 254
    2f78:	8c 93       	st	X, r24
    2f7a:	21 c1       	rjmp	.+578    	; 0x31be <MTIM_voidInit+0x568>
						break;
					}
					case MTIM_MODE_FASTPWM_8BIT:
					{
						CLEAR_BIT(TCCR1B, WGM13);
    2f7c:	ae e4       	ldi	r26, 0x4E	; 78
    2f7e:	b0 e0       	ldi	r27, 0x00	; 0
    2f80:	ee e4       	ldi	r30, 0x4E	; 78
    2f82:	f0 e0       	ldi	r31, 0x00	; 0
    2f84:	80 81       	ld	r24, Z
    2f86:	8f 7e       	andi	r24, 0xEF	; 239
    2f88:	8c 93       	st	X, r24
						SET_BIT(TCCR1B, WGM12);
    2f8a:	ae e4       	ldi	r26, 0x4E	; 78
    2f8c:	b0 e0       	ldi	r27, 0x00	; 0
    2f8e:	ee e4       	ldi	r30, 0x4E	; 78
    2f90:	f0 e0       	ldi	r31, 0x00	; 0
    2f92:	80 81       	ld	r24, Z
    2f94:	88 60       	ori	r24, 0x08	; 8
    2f96:	8c 93       	st	X, r24
						CLEAR_BIT(TCCR1A, WGM11);
    2f98:	af e4       	ldi	r26, 0x4F	; 79
    2f9a:	b0 e0       	ldi	r27, 0x00	; 0
    2f9c:	ef e4       	ldi	r30, 0x4F	; 79
    2f9e:	f0 e0       	ldi	r31, 0x00	; 0
    2fa0:	80 81       	ld	r24, Z
    2fa2:	8d 7f       	andi	r24, 0xFD	; 253
    2fa4:	8c 93       	st	X, r24
						SET_BIT(TCCR1A, WGM10);
    2fa6:	af e4       	ldi	r26, 0x4F	; 79
    2fa8:	b0 e0       	ldi	r27, 0x00	; 0
    2faa:	ef e4       	ldi	r30, 0x4F	; 79
    2fac:	f0 e0       	ldi	r31, 0x00	; 0
    2fae:	80 81       	ld	r24, Z
    2fb0:	81 60       	ori	r24, 0x01	; 1
    2fb2:	8c 93       	st	X, r24
    2fb4:	04 c1       	rjmp	.+520    	; 0x31be <MTIM_voidInit+0x568>
						break;
					}
					case MTIM_MODE_FASTPWM_9BIT:
					{
						CLEAR_BIT(TCCR1B, WGM13);
    2fb6:	ae e4       	ldi	r26, 0x4E	; 78
    2fb8:	b0 e0       	ldi	r27, 0x00	; 0
    2fba:	ee e4       	ldi	r30, 0x4E	; 78
    2fbc:	f0 e0       	ldi	r31, 0x00	; 0
    2fbe:	80 81       	ld	r24, Z
    2fc0:	8f 7e       	andi	r24, 0xEF	; 239
    2fc2:	8c 93       	st	X, r24
						SET_BIT(TCCR1B, WGM12);
    2fc4:	ae e4       	ldi	r26, 0x4E	; 78
    2fc6:	b0 e0       	ldi	r27, 0x00	; 0
    2fc8:	ee e4       	ldi	r30, 0x4E	; 78
    2fca:	f0 e0       	ldi	r31, 0x00	; 0
    2fcc:	80 81       	ld	r24, Z
    2fce:	88 60       	ori	r24, 0x08	; 8
    2fd0:	8c 93       	st	X, r24
						SET_BIT(TCCR1A, WGM11);
    2fd2:	af e4       	ldi	r26, 0x4F	; 79
    2fd4:	b0 e0       	ldi	r27, 0x00	; 0
    2fd6:	ef e4       	ldi	r30, 0x4F	; 79
    2fd8:	f0 e0       	ldi	r31, 0x00	; 0
    2fda:	80 81       	ld	r24, Z
    2fdc:	82 60       	ori	r24, 0x02	; 2
    2fde:	8c 93       	st	X, r24
						CLEAR_BIT(TCCR1A, WGM10);
    2fe0:	af e4       	ldi	r26, 0x4F	; 79
    2fe2:	b0 e0       	ldi	r27, 0x00	; 0
    2fe4:	ef e4       	ldi	r30, 0x4F	; 79
    2fe6:	f0 e0       	ldi	r31, 0x00	; 0
    2fe8:	80 81       	ld	r24, Z
    2fea:	8e 7f       	andi	r24, 0xFE	; 254
    2fec:	8c 93       	st	X, r24
    2fee:	e7 c0       	rjmp	.+462    	; 0x31be <MTIM_voidInit+0x568>
						break;
					}
					case MTIM_MODE_FASTPWM_10BIT:
					{
						CLEAR_BIT(TCCR1B, WGM13);
    2ff0:	ae e4       	ldi	r26, 0x4E	; 78
    2ff2:	b0 e0       	ldi	r27, 0x00	; 0
    2ff4:	ee e4       	ldi	r30, 0x4E	; 78
    2ff6:	f0 e0       	ldi	r31, 0x00	; 0
    2ff8:	80 81       	ld	r24, Z
    2ffa:	8f 7e       	andi	r24, 0xEF	; 239
    2ffc:	8c 93       	st	X, r24
						SET_BIT(TCCR1B, WGM12);
    2ffe:	ae e4       	ldi	r26, 0x4E	; 78
    3000:	b0 e0       	ldi	r27, 0x00	; 0
    3002:	ee e4       	ldi	r30, 0x4E	; 78
    3004:	f0 e0       	ldi	r31, 0x00	; 0
    3006:	80 81       	ld	r24, Z
    3008:	88 60       	ori	r24, 0x08	; 8
    300a:	8c 93       	st	X, r24
						SET_BIT(TCCR1A, WGM11);
    300c:	af e4       	ldi	r26, 0x4F	; 79
    300e:	b0 e0       	ldi	r27, 0x00	; 0
    3010:	ef e4       	ldi	r30, 0x4F	; 79
    3012:	f0 e0       	ldi	r31, 0x00	; 0
    3014:	80 81       	ld	r24, Z
    3016:	82 60       	ori	r24, 0x02	; 2
    3018:	8c 93       	st	X, r24
						SET_BIT(TCCR1A, WGM10);
    301a:	af e4       	ldi	r26, 0x4F	; 79
    301c:	b0 e0       	ldi	r27, 0x00	; 0
    301e:	ef e4       	ldi	r30, 0x4F	; 79
    3020:	f0 e0       	ldi	r31, 0x00	; 0
    3022:	80 81       	ld	r24, Z
    3024:	81 60       	ori	r24, 0x01	; 1
    3026:	8c 93       	st	X, r24
    3028:	ca c0       	rjmp	.+404    	; 0x31be <MTIM_voidInit+0x568>
						break;
					}
					case MTIM_MODE_PHASEFREQCORRECTPWM_INPUT:
					{
						SET_BIT(TCCR1B, WGM13);
    302a:	ae e4       	ldi	r26, 0x4E	; 78
    302c:	b0 e0       	ldi	r27, 0x00	; 0
    302e:	ee e4       	ldi	r30, 0x4E	; 78
    3030:	f0 e0       	ldi	r31, 0x00	; 0
    3032:	80 81       	ld	r24, Z
    3034:	80 61       	ori	r24, 0x10	; 16
    3036:	8c 93       	st	X, r24
						CLEAR_BIT(TCCR1B, WGM12);
    3038:	ae e4       	ldi	r26, 0x4E	; 78
    303a:	b0 e0       	ldi	r27, 0x00	; 0
    303c:	ee e4       	ldi	r30, 0x4E	; 78
    303e:	f0 e0       	ldi	r31, 0x00	; 0
    3040:	80 81       	ld	r24, Z
    3042:	87 7f       	andi	r24, 0xF7	; 247
    3044:	8c 93       	st	X, r24
						CLEAR_BIT(TCCR1A, WGM11);
    3046:	af e4       	ldi	r26, 0x4F	; 79
    3048:	b0 e0       	ldi	r27, 0x00	; 0
    304a:	ef e4       	ldi	r30, 0x4F	; 79
    304c:	f0 e0       	ldi	r31, 0x00	; 0
    304e:	80 81       	ld	r24, Z
    3050:	8d 7f       	andi	r24, 0xFD	; 253
    3052:	8c 93       	st	X, r24
						CLEAR_BIT(TCCR1A, WGM10);
    3054:	af e4       	ldi	r26, 0x4F	; 79
    3056:	b0 e0       	ldi	r27, 0x00	; 0
    3058:	ef e4       	ldi	r30, 0x4F	; 79
    305a:	f0 e0       	ldi	r31, 0x00	; 0
    305c:	80 81       	ld	r24, Z
    305e:	8e 7f       	andi	r24, 0xFE	; 254
    3060:	8c 93       	st	X, r24
    3062:	ad c0       	rjmp	.+346    	; 0x31be <MTIM_voidInit+0x568>
						break;
					}
					case MTIM_MODE_PHASEFREQCORRECTPWM_OUTPUT:
					{
						SET_BIT(TCCR1B, WGM13);
    3064:	ae e4       	ldi	r26, 0x4E	; 78
    3066:	b0 e0       	ldi	r27, 0x00	; 0
    3068:	ee e4       	ldi	r30, 0x4E	; 78
    306a:	f0 e0       	ldi	r31, 0x00	; 0
    306c:	80 81       	ld	r24, Z
    306e:	80 61       	ori	r24, 0x10	; 16
    3070:	8c 93       	st	X, r24
						CLEAR_BIT(TCCR1B, WGM12);
    3072:	ae e4       	ldi	r26, 0x4E	; 78
    3074:	b0 e0       	ldi	r27, 0x00	; 0
    3076:	ee e4       	ldi	r30, 0x4E	; 78
    3078:	f0 e0       	ldi	r31, 0x00	; 0
    307a:	80 81       	ld	r24, Z
    307c:	87 7f       	andi	r24, 0xF7	; 247
    307e:	8c 93       	st	X, r24
						CLEAR_BIT(TCCR1A, WGM11);
    3080:	af e4       	ldi	r26, 0x4F	; 79
    3082:	b0 e0       	ldi	r27, 0x00	; 0
    3084:	ef e4       	ldi	r30, 0x4F	; 79
    3086:	f0 e0       	ldi	r31, 0x00	; 0
    3088:	80 81       	ld	r24, Z
    308a:	8d 7f       	andi	r24, 0xFD	; 253
    308c:	8c 93       	st	X, r24
						SET_BIT(TCCR1A, WGM10);
    308e:	af e4       	ldi	r26, 0x4F	; 79
    3090:	b0 e0       	ldi	r27, 0x00	; 0
    3092:	ef e4       	ldi	r30, 0x4F	; 79
    3094:	f0 e0       	ldi	r31, 0x00	; 0
    3096:	80 81       	ld	r24, Z
    3098:	81 60       	ori	r24, 0x01	; 1
    309a:	8c 93       	st	X, r24
    309c:	90 c0       	rjmp	.+288    	; 0x31be <MTIM_voidInit+0x568>
						break;
					}
					case MTIM_MODE_PHASECORRECTPWM_INPUT:
					{
						SET_BIT(TCCR1B, WGM13);
    309e:	ae e4       	ldi	r26, 0x4E	; 78
    30a0:	b0 e0       	ldi	r27, 0x00	; 0
    30a2:	ee e4       	ldi	r30, 0x4E	; 78
    30a4:	f0 e0       	ldi	r31, 0x00	; 0
    30a6:	80 81       	ld	r24, Z
    30a8:	80 61       	ori	r24, 0x10	; 16
    30aa:	8c 93       	st	X, r24
						CLEAR_BIT(TCCR1B, WGM12);
    30ac:	ae e4       	ldi	r26, 0x4E	; 78
    30ae:	b0 e0       	ldi	r27, 0x00	; 0
    30b0:	ee e4       	ldi	r30, 0x4E	; 78
    30b2:	f0 e0       	ldi	r31, 0x00	; 0
    30b4:	80 81       	ld	r24, Z
    30b6:	87 7f       	andi	r24, 0xF7	; 247
    30b8:	8c 93       	st	X, r24
						SET_BIT(TCCR1A, WGM11);
    30ba:	af e4       	ldi	r26, 0x4F	; 79
    30bc:	b0 e0       	ldi	r27, 0x00	; 0
    30be:	ef e4       	ldi	r30, 0x4F	; 79
    30c0:	f0 e0       	ldi	r31, 0x00	; 0
    30c2:	80 81       	ld	r24, Z
    30c4:	82 60       	ori	r24, 0x02	; 2
    30c6:	8c 93       	st	X, r24
						CLEAR_BIT(TCCR1A, WGM10);
    30c8:	af e4       	ldi	r26, 0x4F	; 79
    30ca:	b0 e0       	ldi	r27, 0x00	; 0
    30cc:	ef e4       	ldi	r30, 0x4F	; 79
    30ce:	f0 e0       	ldi	r31, 0x00	; 0
    30d0:	80 81       	ld	r24, Z
    30d2:	8e 7f       	andi	r24, 0xFE	; 254
    30d4:	8c 93       	st	X, r24
    30d6:	73 c0       	rjmp	.+230    	; 0x31be <MTIM_voidInit+0x568>
						break;
					}
					case MTIM_MODE_PHASECORRECTPWM_OUTPUT:
					{
						SET_BIT(TCCR1B, WGM13);
    30d8:	ae e4       	ldi	r26, 0x4E	; 78
    30da:	b0 e0       	ldi	r27, 0x00	; 0
    30dc:	ee e4       	ldi	r30, 0x4E	; 78
    30de:	f0 e0       	ldi	r31, 0x00	; 0
    30e0:	80 81       	ld	r24, Z
    30e2:	80 61       	ori	r24, 0x10	; 16
    30e4:	8c 93       	st	X, r24
						CLEAR_BIT(TCCR1B, WGM12);
    30e6:	ae e4       	ldi	r26, 0x4E	; 78
    30e8:	b0 e0       	ldi	r27, 0x00	; 0
    30ea:	ee e4       	ldi	r30, 0x4E	; 78
    30ec:	f0 e0       	ldi	r31, 0x00	; 0
    30ee:	80 81       	ld	r24, Z
    30f0:	87 7f       	andi	r24, 0xF7	; 247
    30f2:	8c 93       	st	X, r24
						SET_BIT(TCCR1A, WGM11);
    30f4:	af e4       	ldi	r26, 0x4F	; 79
    30f6:	b0 e0       	ldi	r27, 0x00	; 0
    30f8:	ef e4       	ldi	r30, 0x4F	; 79
    30fa:	f0 e0       	ldi	r31, 0x00	; 0
    30fc:	80 81       	ld	r24, Z
    30fe:	82 60       	ori	r24, 0x02	; 2
    3100:	8c 93       	st	X, r24
						SET_BIT(TCCR1A, WGM10);
    3102:	af e4       	ldi	r26, 0x4F	; 79
    3104:	b0 e0       	ldi	r27, 0x00	; 0
    3106:	ef e4       	ldi	r30, 0x4F	; 79
    3108:	f0 e0       	ldi	r31, 0x00	; 0
    310a:	80 81       	ld	r24, Z
    310c:	81 60       	ori	r24, 0x01	; 1
    310e:	8c 93       	st	X, r24
    3110:	56 c0       	rjmp	.+172    	; 0x31be <MTIM_voidInit+0x568>
						break;
					}
					case MTIM_MODE_CTC_OUTPUT:
					{
						SET_BIT(TCCR1B, WGM13);
    3112:	ae e4       	ldi	r26, 0x4E	; 78
    3114:	b0 e0       	ldi	r27, 0x00	; 0
    3116:	ee e4       	ldi	r30, 0x4E	; 78
    3118:	f0 e0       	ldi	r31, 0x00	; 0
    311a:	80 81       	ld	r24, Z
    311c:	80 61       	ori	r24, 0x10	; 16
    311e:	8c 93       	st	X, r24
						SET_BIT(TCCR1B, WGM12);
    3120:	ae e4       	ldi	r26, 0x4E	; 78
    3122:	b0 e0       	ldi	r27, 0x00	; 0
    3124:	ee e4       	ldi	r30, 0x4E	; 78
    3126:	f0 e0       	ldi	r31, 0x00	; 0
    3128:	80 81       	ld	r24, Z
    312a:	88 60       	ori	r24, 0x08	; 8
    312c:	8c 93       	st	X, r24
						CLEAR_BIT(TCCR1A, WGM11);
    312e:	af e4       	ldi	r26, 0x4F	; 79
    3130:	b0 e0       	ldi	r27, 0x00	; 0
    3132:	ef e4       	ldi	r30, 0x4F	; 79
    3134:	f0 e0       	ldi	r31, 0x00	; 0
    3136:	80 81       	ld	r24, Z
    3138:	8d 7f       	andi	r24, 0xFD	; 253
    313a:	8c 93       	st	X, r24
						CLEAR_BIT(TCCR1A, WGM10);
    313c:	af e4       	ldi	r26, 0x4F	; 79
    313e:	b0 e0       	ldi	r27, 0x00	; 0
    3140:	ef e4       	ldi	r30, 0x4F	; 79
    3142:	f0 e0       	ldi	r31, 0x00	; 0
    3144:	80 81       	ld	r24, Z
    3146:	8e 7f       	andi	r24, 0xFE	; 254
    3148:	8c 93       	st	X, r24
    314a:	39 c0       	rjmp	.+114    	; 0x31be <MTIM_voidInit+0x568>
						break;
					}
					case MTIM_MODE_FASTPWM_INPUT:
					{
						SET_BIT(TCCR1B, WGM13);
    314c:	ae e4       	ldi	r26, 0x4E	; 78
    314e:	b0 e0       	ldi	r27, 0x00	; 0
    3150:	ee e4       	ldi	r30, 0x4E	; 78
    3152:	f0 e0       	ldi	r31, 0x00	; 0
    3154:	80 81       	ld	r24, Z
    3156:	80 61       	ori	r24, 0x10	; 16
    3158:	8c 93       	st	X, r24
						SET_BIT(TCCR1B, WGM12);
    315a:	ae e4       	ldi	r26, 0x4E	; 78
    315c:	b0 e0       	ldi	r27, 0x00	; 0
    315e:	ee e4       	ldi	r30, 0x4E	; 78
    3160:	f0 e0       	ldi	r31, 0x00	; 0
    3162:	80 81       	ld	r24, Z
    3164:	88 60       	ori	r24, 0x08	; 8
    3166:	8c 93       	st	X, r24
						SET_BIT(TCCR1A, WGM11);
    3168:	af e4       	ldi	r26, 0x4F	; 79
    316a:	b0 e0       	ldi	r27, 0x00	; 0
    316c:	ef e4       	ldi	r30, 0x4F	; 79
    316e:	f0 e0       	ldi	r31, 0x00	; 0
    3170:	80 81       	ld	r24, Z
    3172:	82 60       	ori	r24, 0x02	; 2
    3174:	8c 93       	st	X, r24
						CLEAR_BIT(TCCR1A, WGM10);
    3176:	af e4       	ldi	r26, 0x4F	; 79
    3178:	b0 e0       	ldi	r27, 0x00	; 0
    317a:	ef e4       	ldi	r30, 0x4F	; 79
    317c:	f0 e0       	ldi	r31, 0x00	; 0
    317e:	80 81       	ld	r24, Z
    3180:	8e 7f       	andi	r24, 0xFE	; 254
    3182:	8c 93       	st	X, r24
    3184:	1c c0       	rjmp	.+56     	; 0x31be <MTIM_voidInit+0x568>
						break;
					}
					case MTIM_MODE_FASTPWM_OUTPUT:
					{
						SET_BIT(TCCR1B, WGM13);
    3186:	ae e4       	ldi	r26, 0x4E	; 78
    3188:	b0 e0       	ldi	r27, 0x00	; 0
    318a:	ee e4       	ldi	r30, 0x4E	; 78
    318c:	f0 e0       	ldi	r31, 0x00	; 0
    318e:	80 81       	ld	r24, Z
    3190:	80 61       	ori	r24, 0x10	; 16
    3192:	8c 93       	st	X, r24
						SET_BIT(TCCR1B, WGM12);
    3194:	ae e4       	ldi	r26, 0x4E	; 78
    3196:	b0 e0       	ldi	r27, 0x00	; 0
    3198:	ee e4       	ldi	r30, 0x4E	; 78
    319a:	f0 e0       	ldi	r31, 0x00	; 0
    319c:	80 81       	ld	r24, Z
    319e:	88 60       	ori	r24, 0x08	; 8
    31a0:	8c 93       	st	X, r24
						SET_BIT(TCCR1A, WGM11);
    31a2:	af e4       	ldi	r26, 0x4F	; 79
    31a4:	b0 e0       	ldi	r27, 0x00	; 0
    31a6:	ef e4       	ldi	r30, 0x4F	; 79
    31a8:	f0 e0       	ldi	r31, 0x00	; 0
    31aa:	80 81       	ld	r24, Z
    31ac:	82 60       	ori	r24, 0x02	; 2
    31ae:	8c 93       	st	X, r24
						SET_BIT(TCCR1A, WGM10);
    31b0:	af e4       	ldi	r26, 0x4F	; 79
    31b2:	b0 e0       	ldi	r27, 0x00	; 0
    31b4:	ef e4       	ldi	r30, 0x4F	; 79
    31b6:	f0 e0       	ldi	r31, 0x00	; 0
    31b8:	80 81       	ld	r24, Z
    31ba:	81 60       	ori	r24, 0x01	; 1
    31bc:	8c 93       	st	X, r24
						break;
					}
					default: break; /* Report an Error */
				}

				MTIM_u8Timer1Clock = ARG_u8ClockSource;
    31be:	8b 81       	ldd	r24, Y+3	; 0x03
    31c0:	80 93 8f 01 	sts	0x018F, r24
	}
	else
	{
		/* Report an Error */
	}
}
    31c4:	2a 96       	adiw	r28, 0x0a	; 10
    31c6:	0f b6       	in	r0, 0x3f	; 63
    31c8:	f8 94       	cli
    31ca:	de bf       	out	0x3e, r29	; 62
    31cc:	0f be       	out	0x3f, r0	; 63
    31ce:	cd bf       	out	0x3d, r28	; 61
    31d0:	cf 91       	pop	r28
    31d2:	df 91       	pop	r29
    31d4:	08 95       	ret

000031d6 <MTIM_voidForceOutputCompare>:

void MTIM_voidForceOutputCompare(u8 ARG_u8TimerNo)
{
    31d6:	df 93       	push	r29
    31d8:	cf 93       	push	r28
    31da:	0f 92       	push	r0
    31dc:	cd b7       	in	r28, 0x3d	; 61
    31de:	de b7       	in	r29, 0x3e	; 62
    31e0:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(TCCR0, FOC0);
    31e2:	a3 e5       	ldi	r26, 0x53	; 83
    31e4:	b0 e0       	ldi	r27, 0x00	; 0
    31e6:	e3 e5       	ldi	r30, 0x53	; 83
    31e8:	f0 e0       	ldi	r31, 0x00	; 0
    31ea:	80 81       	ld	r24, Z
    31ec:	80 68       	ori	r24, 0x80	; 128
    31ee:	8c 93       	st	X, r24
}
    31f0:	0f 90       	pop	r0
    31f2:	cf 91       	pop	r28
    31f4:	df 91       	pop	r29
    31f6:	08 95       	ret

000031f8 <MTIM_voidEnableInterrupt>:

void MTIM_voidEnableInterrupt(u8 ARG_u8InterruptSource)
{
    31f8:	df 93       	push	r29
    31fa:	cf 93       	push	r28
    31fc:	0f 92       	push	r0
    31fe:	cd b7       	in	r28, 0x3d	; 61
    3200:	de b7       	in	r29, 0x3e	; 62
    3202:	89 83       	std	Y+1, r24	; 0x01
	if(ARG_u8InterruptSource<=7)
    3204:	89 81       	ldd	r24, Y+1	; 0x01
    3206:	88 30       	cpi	r24, 0x08	; 8
    3208:	98 f4       	brcc	.+38     	; 0x3230 <MTIM_voidEnableInterrupt+0x38>
	{
		SET_BIT(TIMSK, ARG_u8InterruptSource);
    320a:	a9 e5       	ldi	r26, 0x59	; 89
    320c:	b0 e0       	ldi	r27, 0x00	; 0
    320e:	e9 e5       	ldi	r30, 0x59	; 89
    3210:	f0 e0       	ldi	r31, 0x00	; 0
    3212:	80 81       	ld	r24, Z
    3214:	48 2f       	mov	r20, r24
    3216:	89 81       	ldd	r24, Y+1	; 0x01
    3218:	28 2f       	mov	r18, r24
    321a:	30 e0       	ldi	r19, 0x00	; 0
    321c:	81 e0       	ldi	r24, 0x01	; 1
    321e:	90 e0       	ldi	r25, 0x00	; 0
    3220:	02 2e       	mov	r0, r18
    3222:	02 c0       	rjmp	.+4      	; 0x3228 <MTIM_voidEnableInterrupt+0x30>
    3224:	88 0f       	add	r24, r24
    3226:	99 1f       	adc	r25, r25
    3228:	0a 94       	dec	r0
    322a:	e2 f7       	brpl	.-8      	; 0x3224 <MTIM_voidEnableInterrupt+0x2c>
    322c:	84 2b       	or	r24, r20
    322e:	8c 93       	st	X, r24
	}
	else
	{
		/* Report an Error */
	}
}
    3230:	0f 90       	pop	r0
    3232:	cf 91       	pop	r28
    3234:	df 91       	pop	r29
    3236:	08 95       	ret

00003238 <MTIM_voidDisableInterrupt>:

void MTIM_voidDisableInterrupt(u8 ARG_u8InterruptSource)
{
    3238:	df 93       	push	r29
    323a:	cf 93       	push	r28
    323c:	0f 92       	push	r0
    323e:	cd b7       	in	r28, 0x3d	; 61
    3240:	de b7       	in	r29, 0x3e	; 62
    3242:	89 83       	std	Y+1, r24	; 0x01
	if(ARG_u8InterruptSource<=7)
    3244:	89 81       	ldd	r24, Y+1	; 0x01
    3246:	88 30       	cpi	r24, 0x08	; 8
    3248:	a0 f4       	brcc	.+40     	; 0x3272 <MTIM_voidDisableInterrupt+0x3a>
	{
		CLEAR_BIT(TIMSK, ARG_u8InterruptSource);
    324a:	a9 e5       	ldi	r26, 0x59	; 89
    324c:	b0 e0       	ldi	r27, 0x00	; 0
    324e:	e9 e5       	ldi	r30, 0x59	; 89
    3250:	f0 e0       	ldi	r31, 0x00	; 0
    3252:	80 81       	ld	r24, Z
    3254:	48 2f       	mov	r20, r24
    3256:	89 81       	ldd	r24, Y+1	; 0x01
    3258:	28 2f       	mov	r18, r24
    325a:	30 e0       	ldi	r19, 0x00	; 0
    325c:	81 e0       	ldi	r24, 0x01	; 1
    325e:	90 e0       	ldi	r25, 0x00	; 0
    3260:	02 2e       	mov	r0, r18
    3262:	02 c0       	rjmp	.+4      	; 0x3268 <MTIM_voidDisableInterrupt+0x30>
    3264:	88 0f       	add	r24, r24
    3266:	99 1f       	adc	r25, r25
    3268:	0a 94       	dec	r0
    326a:	e2 f7       	brpl	.-8      	; 0x3264 <MTIM_voidDisableInterrupt+0x2c>
    326c:	80 95       	com	r24
    326e:	84 23       	and	r24, r20
    3270:	8c 93       	st	X, r24
	}
	else
	{
		/* Report an Error */
	}
}
    3272:	0f 90       	pop	r0
    3274:	cf 91       	pop	r28
    3276:	df 91       	pop	r29
    3278:	08 95       	ret

0000327a <MTIM_voidSetCallback>:

void MTIM_voidSetCallback(void (*ARG_pvoidfUserFunction)(void), u8 ARG_u8InterruptSource)
{
    327a:	df 93       	push	r29
    327c:	cf 93       	push	r28
    327e:	00 d0       	rcall	.+0      	; 0x3280 <MTIM_voidSetCallback+0x6>
    3280:	00 d0       	rcall	.+0      	; 0x3282 <MTIM_voidSetCallback+0x8>
    3282:	0f 92       	push	r0
    3284:	cd b7       	in	r28, 0x3d	; 61
    3286:	de b7       	in	r29, 0x3e	; 62
    3288:	9a 83       	std	Y+2, r25	; 0x02
    328a:	89 83       	std	Y+1, r24	; 0x01
    328c:	6b 83       	std	Y+3, r22	; 0x03
	if(ARG_pvoidfUserFunction!=NULL_POINTER)
    328e:	89 81       	ldd	r24, Y+1	; 0x01
    3290:	9a 81       	ldd	r25, Y+2	; 0x02
    3292:	00 97       	sbiw	r24, 0x00	; 0
    3294:	e1 f0       	breq	.+56     	; 0x32ce <MTIM_voidSetCallback+0x54>
	{
		switch(ARG_u8InterruptSource)
    3296:	8b 81       	ldd	r24, Y+3	; 0x03
    3298:	28 2f       	mov	r18, r24
    329a:	30 e0       	ldi	r19, 0x00	; 0
    329c:	3d 83       	std	Y+5, r19	; 0x05
    329e:	2c 83       	std	Y+4, r18	; 0x04
    32a0:	8c 81       	ldd	r24, Y+4	; 0x04
    32a2:	9d 81       	ldd	r25, Y+5	; 0x05
    32a4:	00 97       	sbiw	r24, 0x00	; 0
    32a6:	31 f0       	breq	.+12     	; 0x32b4 <MTIM_voidSetCallback+0x3a>
    32a8:	2c 81       	ldd	r18, Y+4	; 0x04
    32aa:	3d 81       	ldd	r19, Y+5	; 0x05
    32ac:	21 30       	cpi	r18, 0x01	; 1
    32ae:	31 05       	cpc	r19, r1
    32b0:	41 f0       	breq	.+16     	; 0x32c2 <MTIM_voidSetCallback+0x48>
    32b2:	0d c0       	rjmp	.+26     	; 0x32ce <MTIM_voidSetCallback+0x54>
		{
			case MTIM_INTERRUPT_T0_OVF: MTIM_pvoidfUserFunctionT0OVF = ARG_pvoidfUserFunction; break;
    32b4:	89 81       	ldd	r24, Y+1	; 0x01
    32b6:	9a 81       	ldd	r25, Y+2	; 0x02
    32b8:	90 93 94 01 	sts	0x0194, r25
    32bc:	80 93 93 01 	sts	0x0193, r24
    32c0:	06 c0       	rjmp	.+12     	; 0x32ce <MTIM_voidSetCallback+0x54>
			case MTIM_INTERRUPT_T0_OCM: MTIM_pvoidfUserFunctionT0OCM = ARG_pvoidfUserFunction; break;
    32c2:	89 81       	ldd	r24, Y+1	; 0x01
    32c4:	9a 81       	ldd	r25, Y+2	; 0x02
    32c6:	90 93 96 01 	sts	0x0196, r25
    32ca:	80 93 95 01 	sts	0x0195, r24
	}
	else
	{
		/* Report an Error */
	}
}
    32ce:	0f 90       	pop	r0
    32d0:	0f 90       	pop	r0
    32d2:	0f 90       	pop	r0
    32d4:	0f 90       	pop	r0
    32d6:	0f 90       	pop	r0
    32d8:	cf 91       	pop	r28
    32da:	df 91       	pop	r29
    32dc:	08 95       	ret

000032de <MTIM_voidStartTimer>:

void MTIM_voidStartTimer(u8 ARG_u8TimerNo)
{
    32de:	df 93       	push	r29
    32e0:	cf 93       	push	r28
    32e2:	00 d0       	rcall	.+0      	; 0x32e4 <MTIM_voidStartTimer+0x6>
    32e4:	0f 92       	push	r0
    32e6:	cd b7       	in	r28, 0x3d	; 61
    32e8:	de b7       	in	r29, 0x3e	; 62
    32ea:	89 83       	std	Y+1, r24	; 0x01
	switch(ARG_u8TimerNo)
    32ec:	89 81       	ldd	r24, Y+1	; 0x01
    32ee:	28 2f       	mov	r18, r24
    32f0:	30 e0       	ldi	r19, 0x00	; 0
    32f2:	3b 83       	std	Y+3, r19	; 0x03
    32f4:	2a 83       	std	Y+2, r18	; 0x02
    32f6:	8a 81       	ldd	r24, Y+2	; 0x02
    32f8:	9b 81       	ldd	r25, Y+3	; 0x03
    32fa:	00 97       	sbiw	r24, 0x00	; 0
    32fc:	31 f0       	breq	.+12     	; 0x330a <MTIM_voidStartTimer+0x2c>
    32fe:	2a 81       	ldd	r18, Y+2	; 0x02
    3300:	3b 81       	ldd	r19, Y+3	; 0x03
    3302:	21 30       	cpi	r18, 0x01	; 1
    3304:	31 05       	cpc	r19, r1
    3306:	69 f0       	breq	.+26     	; 0x3322 <MTIM_voidStartTimer+0x44>
    3308:	17 c0       	rjmp	.+46     	; 0x3338 <MTIM_voidStartTimer+0x5a>
	{
		case MTIM_TIMER0: TCCR0 = (TCCR0 & 0xF8) | MTIM_u8Timer0Clock; break;
    330a:	a3 e5       	ldi	r26, 0x53	; 83
    330c:	b0 e0       	ldi	r27, 0x00	; 0
    330e:	e3 e5       	ldi	r30, 0x53	; 83
    3310:	f0 e0       	ldi	r31, 0x00	; 0
    3312:	80 81       	ld	r24, Z
    3314:	98 2f       	mov	r25, r24
    3316:	98 7f       	andi	r25, 0xF8	; 248
    3318:	80 91 8e 01 	lds	r24, 0x018E
    331c:	89 2b       	or	r24, r25
    331e:	8c 93       	st	X, r24
    3320:	0b c0       	rjmp	.+22     	; 0x3338 <MTIM_voidStartTimer+0x5a>
		case MTIM_TIMER1: TCCR1B = (TCCR1B & 0xF8) | MTIM_u8Timer1Clock; break;
    3322:	ae e4       	ldi	r26, 0x4E	; 78
    3324:	b0 e0       	ldi	r27, 0x00	; 0
    3326:	ee e4       	ldi	r30, 0x4E	; 78
    3328:	f0 e0       	ldi	r31, 0x00	; 0
    332a:	80 81       	ld	r24, Z
    332c:	98 2f       	mov	r25, r24
    332e:	98 7f       	andi	r25, 0xF8	; 248
    3330:	80 91 8f 01 	lds	r24, 0x018F
    3334:	89 2b       	or	r24, r25
    3336:	8c 93       	st	X, r24
		case MTIM_TIMER2: break;
		default: break; /* Report an Error */
	}
}
    3338:	0f 90       	pop	r0
    333a:	0f 90       	pop	r0
    333c:	0f 90       	pop	r0
    333e:	cf 91       	pop	r28
    3340:	df 91       	pop	r29
    3342:	08 95       	ret

00003344 <MTIM_voidStopTimer>:

void MTIM_voidStopTimer(u8 ARG_u8TimerNo)
{
    3344:	df 93       	push	r29
    3346:	cf 93       	push	r28
    3348:	00 d0       	rcall	.+0      	; 0x334a <MTIM_voidStopTimer+0x6>
    334a:	0f 92       	push	r0
    334c:	cd b7       	in	r28, 0x3d	; 61
    334e:	de b7       	in	r29, 0x3e	; 62
    3350:	89 83       	std	Y+1, r24	; 0x01
	switch(ARG_u8TimerNo)
    3352:	89 81       	ldd	r24, Y+1	; 0x01
    3354:	28 2f       	mov	r18, r24
    3356:	30 e0       	ldi	r19, 0x00	; 0
    3358:	3b 83       	std	Y+3, r19	; 0x03
    335a:	2a 83       	std	Y+2, r18	; 0x02
    335c:	8a 81       	ldd	r24, Y+2	; 0x02
    335e:	9b 81       	ldd	r25, Y+3	; 0x03
    3360:	00 97       	sbiw	r24, 0x00	; 0
    3362:	31 f0       	breq	.+12     	; 0x3370 <MTIM_voidStopTimer+0x2c>
    3364:	2a 81       	ldd	r18, Y+2	; 0x02
    3366:	3b 81       	ldd	r19, Y+3	; 0x03
    3368:	21 30       	cpi	r18, 0x01	; 1
    336a:	31 05       	cpc	r19, r1
    336c:	49 f0       	breq	.+18     	; 0x3380 <MTIM_voidStopTimer+0x3c>
    336e:	0f c0       	rjmp	.+30     	; 0x338e <MTIM_voidStopTimer+0x4a>
	{
		case MTIM_TIMER0: TCCR0 = (TCCR0 & 0xF8) | MTIM_CS_NOCLOCK; break;
    3370:	a3 e5       	ldi	r26, 0x53	; 83
    3372:	b0 e0       	ldi	r27, 0x00	; 0
    3374:	e3 e5       	ldi	r30, 0x53	; 83
    3376:	f0 e0       	ldi	r31, 0x00	; 0
    3378:	80 81       	ld	r24, Z
    337a:	88 7f       	andi	r24, 0xF8	; 248
    337c:	8c 93       	st	X, r24
    337e:	07 c0       	rjmp	.+14     	; 0x338e <MTIM_voidStopTimer+0x4a>
		case MTIM_TIMER1: TCCR1B = (TCCR1B & 0xF8) | MTIM_CS_NOCLOCK; break;
    3380:	ae e4       	ldi	r26, 0x4E	; 78
    3382:	b0 e0       	ldi	r27, 0x00	; 0
    3384:	ee e4       	ldi	r30, 0x4E	; 78
    3386:	f0 e0       	ldi	r31, 0x00	; 0
    3388:	80 81       	ld	r24, Z
    338a:	88 7f       	andi	r24, 0xF8	; 248
    338c:	8c 93       	st	X, r24
		case MTIM_TIMER2: break;
		default: break; /* Report an Error */
	}
}
    338e:	0f 90       	pop	r0
    3390:	0f 90       	pop	r0
    3392:	0f 90       	pop	r0
    3394:	cf 91       	pop	r28
    3396:	df 91       	pop	r29
    3398:	08 95       	ret

0000339a <MTIM_voidSetTimerValue>:

void MTIM_voidSetTimerValue(u8 ARG_u8TimerNo, u16 ARG_u16Value)
{
    339a:	df 93       	push	r29
    339c:	cf 93       	push	r28
    339e:	00 d0       	rcall	.+0      	; 0x33a0 <MTIM_voidSetTimerValue+0x6>
    33a0:	00 d0       	rcall	.+0      	; 0x33a2 <MTIM_voidSetTimerValue+0x8>
    33a2:	0f 92       	push	r0
    33a4:	cd b7       	in	r28, 0x3d	; 61
    33a6:	de b7       	in	r29, 0x3e	; 62
    33a8:	89 83       	std	Y+1, r24	; 0x01
    33aa:	7b 83       	std	Y+3, r23	; 0x03
    33ac:	6a 83       	std	Y+2, r22	; 0x02
	switch(ARG_u8TimerNo)
    33ae:	89 81       	ldd	r24, Y+1	; 0x01
    33b0:	28 2f       	mov	r18, r24
    33b2:	30 e0       	ldi	r19, 0x00	; 0
    33b4:	3d 83       	std	Y+5, r19	; 0x05
    33b6:	2c 83       	std	Y+4, r18	; 0x04
    33b8:	8c 81       	ldd	r24, Y+4	; 0x04
    33ba:	9d 81       	ldd	r25, Y+5	; 0x05
    33bc:	00 97       	sbiw	r24, 0x00	; 0
    33be:	31 f0       	breq	.+12     	; 0x33cc <MTIM_voidSetTimerValue+0x32>
    33c0:	2c 81       	ldd	r18, Y+4	; 0x04
    33c2:	3d 81       	ldd	r19, Y+5	; 0x05
    33c4:	21 30       	cpi	r18, 0x01	; 1
    33c6:	31 05       	cpc	r19, r1
    33c8:	31 f0       	breq	.+12     	; 0x33d6 <MTIM_voidSetTimerValue+0x3c>
    33ca:	0b c0       	rjmp	.+22     	; 0x33e2 <MTIM_voidSetTimerValue+0x48>
	{
		case MTIM_TIMER0: TCNT0 = (u8)ARG_u16Value;	break;
    33cc:	e2 e5       	ldi	r30, 0x52	; 82
    33ce:	f0 e0       	ldi	r31, 0x00	; 0
    33d0:	8a 81       	ldd	r24, Y+2	; 0x02
    33d2:	80 83       	st	Z, r24
    33d4:	06 c0       	rjmp	.+12     	; 0x33e2 <MTIM_voidSetTimerValue+0x48>
		case MTIM_TIMER1: TCNT1 = ARG_u16Value;		break;
    33d6:	ec e4       	ldi	r30, 0x4C	; 76
    33d8:	f0 e0       	ldi	r31, 0x00	; 0
    33da:	8a 81       	ldd	r24, Y+2	; 0x02
    33dc:	9b 81       	ldd	r25, Y+3	; 0x03
    33de:	91 83       	std	Z+1, r25	; 0x01
    33e0:	80 83       	st	Z, r24
		case MTIM_TIMER2:	break;
		default:	break; /* Report an Error */
	}
}
    33e2:	0f 90       	pop	r0
    33e4:	0f 90       	pop	r0
    33e6:	0f 90       	pop	r0
    33e8:	0f 90       	pop	r0
    33ea:	0f 90       	pop	r0
    33ec:	cf 91       	pop	r28
    33ee:	df 91       	pop	r29
    33f0:	08 95       	ret

000033f2 <MTIM_u16GetTimerValue>:

u16	 MTIM_u16GetTimerValue(u8 ARG_u8TimerNo)
{
    33f2:	df 93       	push	r29
    33f4:	cf 93       	push	r28
    33f6:	00 d0       	rcall	.+0      	; 0x33f8 <MTIM_u16GetTimerValue+0x6>
    33f8:	00 d0       	rcall	.+0      	; 0x33fa <MTIM_u16GetTimerValue+0x8>
    33fa:	0f 92       	push	r0
    33fc:	cd b7       	in	r28, 0x3d	; 61
    33fe:	de b7       	in	r29, 0x3e	; 62
    3400:	8b 83       	std	Y+3, r24	; 0x03
	u16 L_u16ReturnValue = 0;
    3402:	1a 82       	std	Y+2, r1	; 0x02
    3404:	19 82       	std	Y+1, r1	; 0x01
	switch(ARG_u8TimerNo)
    3406:	8b 81       	ldd	r24, Y+3	; 0x03
    3408:	28 2f       	mov	r18, r24
    340a:	30 e0       	ldi	r19, 0x00	; 0
    340c:	3d 83       	std	Y+5, r19	; 0x05
    340e:	2c 83       	std	Y+4, r18	; 0x04
    3410:	8c 81       	ldd	r24, Y+4	; 0x04
    3412:	9d 81       	ldd	r25, Y+5	; 0x05
    3414:	00 97       	sbiw	r24, 0x00	; 0
    3416:	31 f0       	breq	.+12     	; 0x3424 <MTIM_u16GetTimerValue+0x32>
    3418:	2c 81       	ldd	r18, Y+4	; 0x04
    341a:	3d 81       	ldd	r19, Y+5	; 0x05
    341c:	21 30       	cpi	r18, 0x01	; 1
    341e:	31 05       	cpc	r19, r1
    3420:	49 f0       	breq	.+18     	; 0x3434 <MTIM_u16GetTimerValue+0x42>
    3422:	0e c0       	rjmp	.+28     	; 0x3440 <MTIM_u16GetTimerValue+0x4e>
	{
		case MTIM_TIMER0: L_u16ReturnValue = (u16)TCNT0;	break;
    3424:	e2 e5       	ldi	r30, 0x52	; 82
    3426:	f0 e0       	ldi	r31, 0x00	; 0
    3428:	80 81       	ld	r24, Z
    342a:	88 2f       	mov	r24, r24
    342c:	90 e0       	ldi	r25, 0x00	; 0
    342e:	9a 83       	std	Y+2, r25	; 0x02
    3430:	89 83       	std	Y+1, r24	; 0x01
    3432:	06 c0       	rjmp	.+12     	; 0x3440 <MTIM_u16GetTimerValue+0x4e>
		case MTIM_TIMER1: L_u16ReturnValue = TCNT1;			break;
    3434:	ec e4       	ldi	r30, 0x4C	; 76
    3436:	f0 e0       	ldi	r31, 0x00	; 0
    3438:	80 81       	ld	r24, Z
    343a:	91 81       	ldd	r25, Z+1	; 0x01
    343c:	9a 83       	std	Y+2, r25	; 0x02
    343e:	89 83       	std	Y+1, r24	; 0x01
		case MTIM_TIMER2:	break;
		default:	break; /* Report an Error */
	}
	return L_u16ReturnValue;
    3440:	89 81       	ldd	r24, Y+1	; 0x01
    3442:	9a 81       	ldd	r25, Y+2	; 0x02
}
    3444:	0f 90       	pop	r0
    3446:	0f 90       	pop	r0
    3448:	0f 90       	pop	r0
    344a:	0f 90       	pop	r0
    344c:	0f 90       	pop	r0
    344e:	cf 91       	pop	r28
    3450:	df 91       	pop	r29
    3452:	08 95       	ret

00003454 <MTIM_voidResetTimer>:

void MTIM_voidResetTimer(u8 ARG_u8TimerNo)
{
    3454:	df 93       	push	r29
    3456:	cf 93       	push	r28
    3458:	00 d0       	rcall	.+0      	; 0x345a <MTIM_voidResetTimer+0x6>
    345a:	0f 92       	push	r0
    345c:	cd b7       	in	r28, 0x3d	; 61
    345e:	de b7       	in	r29, 0x3e	; 62
    3460:	89 83       	std	Y+1, r24	; 0x01
	switch(ARG_u8TimerNo)
    3462:	89 81       	ldd	r24, Y+1	; 0x01
    3464:	28 2f       	mov	r18, r24
    3466:	30 e0       	ldi	r19, 0x00	; 0
    3468:	3b 83       	std	Y+3, r19	; 0x03
    346a:	2a 83       	std	Y+2, r18	; 0x02
    346c:	8a 81       	ldd	r24, Y+2	; 0x02
    346e:	9b 81       	ldd	r25, Y+3	; 0x03
    3470:	00 97       	sbiw	r24, 0x00	; 0
    3472:	31 f0       	breq	.+12     	; 0x3480 <MTIM_voidResetTimer+0x2c>
    3474:	2a 81       	ldd	r18, Y+2	; 0x02
    3476:	3b 81       	ldd	r19, Y+3	; 0x03
    3478:	21 30       	cpi	r18, 0x01	; 1
    347a:	31 05       	cpc	r19, r1
    347c:	29 f0       	breq	.+10     	; 0x3488 <MTIM_voidResetTimer+0x34>
    347e:	08 c0       	rjmp	.+16     	; 0x3490 <MTIM_voidResetTimer+0x3c>
	{
		case MTIM_TIMER0: TCNT0 = 0x00;		break;
    3480:	e2 e5       	ldi	r30, 0x52	; 82
    3482:	f0 e0       	ldi	r31, 0x00	; 0
    3484:	10 82       	st	Z, r1
    3486:	04 c0       	rjmp	.+8      	; 0x3490 <MTIM_voidResetTimer+0x3c>
		case MTIM_TIMER1: TCNT1 = 0x0000;	break;
    3488:	ec e4       	ldi	r30, 0x4C	; 76
    348a:	f0 e0       	ldi	r31, 0x00	; 0
    348c:	11 82       	std	Z+1, r1	; 0x01
    348e:	10 82       	st	Z, r1
		case MTIM_TIMER2:	break;
		default:	break; /* Report an Error */
	}
}
    3490:	0f 90       	pop	r0
    3492:	0f 90       	pop	r0
    3494:	0f 90       	pop	r0
    3496:	cf 91       	pop	r28
    3498:	df 91       	pop	r29
    349a:	08 95       	ret

0000349c <MTIM_voidSetOCR>:

void MTIM_voidSetOCR(u8 ARG_u8TimerNo, u16 ARG_u16OCRValue)
{
    349c:	df 93       	push	r29
    349e:	cf 93       	push	r28
    34a0:	00 d0       	rcall	.+0      	; 0x34a2 <MTIM_voidSetOCR+0x6>
    34a2:	0f 92       	push	r0
    34a4:	cd b7       	in	r28, 0x3d	; 61
    34a6:	de b7       	in	r29, 0x3e	; 62
    34a8:	89 83       	std	Y+1, r24	; 0x01
    34aa:	7b 83       	std	Y+3, r23	; 0x03
    34ac:	6a 83       	std	Y+2, r22	; 0x02
	switch(ARG_u8TimerNo)
    34ae:	89 81       	ldd	r24, Y+1	; 0x01
    34b0:	88 2f       	mov	r24, r24
    34b2:	90 e0       	ldi	r25, 0x00	; 0
    34b4:	00 97       	sbiw	r24, 0x00	; 0
    34b6:	21 f4       	brne	.+8      	; 0x34c0 <MTIM_voidSetOCR+0x24>
	{
		case MTIM_TIMER0: OCR0 = (u8)ARG_u16OCRValue; break;
    34b8:	ec e5       	ldi	r30, 0x5C	; 92
    34ba:	f0 e0       	ldi	r31, 0x00	; 0
    34bc:	8a 81       	ldd	r24, Y+2	; 0x02
    34be:	80 83       	st	Z, r24
		case MTIM_TIMER1: break;
		case MTIM_TIMER2: break;
		default: break; /* Report an Error */
	}
}
    34c0:	0f 90       	pop	r0
    34c2:	0f 90       	pop	r0
    34c4:	0f 90       	pop	r0
    34c6:	cf 91       	pop	r28
    34c8:	df 91       	pop	r29
    34ca:	08 95       	ret

000034cc <MTIM_voidTimerDelay>:

void MTIM_voidTimerDelay(u8 ARG_u8TimerNo, u32 ARG_u32Delay)
{
    34cc:	ef 92       	push	r14
    34ce:	ff 92       	push	r15
    34d0:	0f 93       	push	r16
    34d2:	1f 93       	push	r17
    34d4:	df 93       	push	r29
    34d6:	cf 93       	push	r28
    34d8:	cd b7       	in	r28, 0x3d	; 61
    34da:	de b7       	in	r29, 0x3e	; 62
    34dc:	61 97       	sbiw	r28, 0x11	; 17
    34de:	0f b6       	in	r0, 0x3f	; 63
    34e0:	f8 94       	cli
    34e2:	de bf       	out	0x3e, r29	; 62
    34e4:	0f be       	out	0x3f, r0	; 63
    34e6:	cd bf       	out	0x3d, r28	; 61
    34e8:	8b 87       	std	Y+11, r24	; 0x0b
    34ea:	4c 87       	std	Y+12, r20	; 0x0c
    34ec:	5d 87       	std	Y+13, r21	; 0x0d
    34ee:	6e 87       	std	Y+14, r22	; 0x0e
    34f0:	7f 87       	std	Y+15, r23	; 0x0f
	f32 L_f32TickTime, L_f32OVFTime;
	u16 L_u16Prescaler;
	switch(ARG_u8TimerNo)
    34f2:	8b 85       	ldd	r24, Y+11	; 0x0b
    34f4:	88 2f       	mov	r24, r24
    34f6:	90 e0       	ldi	r25, 0x00	; 0
    34f8:	00 97       	sbiw	r24, 0x00	; 0
    34fa:	09 f0       	breq	.+2      	; 0x34fe <MTIM_voidTimerDelay+0x32>
    34fc:	b3 c0       	rjmp	.+358    	; 0x3664 <MTIM_voidTimerDelay+0x198>
	{
		case MTIM_TIMER0:
		{
			switch(MTIM_u8Timer0Clock)
    34fe:	80 91 8e 01 	lds	r24, 0x018E
    3502:	28 2f       	mov	r18, r24
    3504:	30 e0       	ldi	r19, 0x00	; 0
    3506:	39 8b       	std	Y+17, r19	; 0x11
    3508:	28 8b       	std	Y+16, r18	; 0x10
    350a:	88 89       	ldd	r24, Y+16	; 0x10
    350c:	99 89       	ldd	r25, Y+17	; 0x11
    350e:	83 30       	cpi	r24, 0x03	; 3
    3510:	91 05       	cpc	r25, r1
    3512:	29 f1       	breq	.+74     	; 0x355e <MTIM_voidTimerDelay+0x92>
    3514:	28 89       	ldd	r18, Y+16	; 0x10
    3516:	39 89       	ldd	r19, Y+17	; 0x11
    3518:	24 30       	cpi	r18, 0x04	; 4
    351a:	31 05       	cpc	r19, r1
    351c:	5c f4       	brge	.+22     	; 0x3534 <MTIM_voidTimerDelay+0x68>
    351e:	88 89       	ldd	r24, Y+16	; 0x10
    3520:	99 89       	ldd	r25, Y+17	; 0x11
    3522:	81 30       	cpi	r24, 0x01	; 1
    3524:	91 05       	cpc	r25, r1
    3526:	89 f0       	breq	.+34     	; 0x354a <MTIM_voidTimerDelay+0x7e>
    3528:	28 89       	ldd	r18, Y+16	; 0x10
    352a:	39 89       	ldd	r19, Y+17	; 0x11
    352c:	22 30       	cpi	r18, 0x02	; 2
    352e:	31 05       	cpc	r19, r1
    3530:	89 f0       	breq	.+34     	; 0x3554 <MTIM_voidTimerDelay+0x88>
    3532:	23 c0       	rjmp	.+70     	; 0x357a <MTIM_voidTimerDelay+0xae>
    3534:	88 89       	ldd	r24, Y+16	; 0x10
    3536:	99 89       	ldd	r25, Y+17	; 0x11
    3538:	84 30       	cpi	r24, 0x04	; 4
    353a:	91 05       	cpc	r25, r1
    353c:	a9 f0       	breq	.+42     	; 0x3568 <MTIM_voidTimerDelay+0x9c>
    353e:	28 89       	ldd	r18, Y+16	; 0x10
    3540:	39 89       	ldd	r19, Y+17	; 0x11
    3542:	25 30       	cpi	r18, 0x05	; 5
    3544:	31 05       	cpc	r19, r1
    3546:	a9 f0       	breq	.+42     	; 0x3572 <MTIM_voidTimerDelay+0xa6>
    3548:	18 c0       	rjmp	.+48     	; 0x357a <MTIM_voidTimerDelay+0xae>
			{
				case MTIM_CS_PRESCALER_1:		L_u16Prescaler = 1;		break;
    354a:	81 e0       	ldi	r24, 0x01	; 1
    354c:	90 e0       	ldi	r25, 0x00	; 0
    354e:	9a 83       	std	Y+2, r25	; 0x02
    3550:	89 83       	std	Y+1, r24	; 0x01
    3552:	13 c0       	rjmp	.+38     	; 0x357a <MTIM_voidTimerDelay+0xae>
				case MTIM_CS_PRESCALER_8:		L_u16Prescaler = 8;		break;
    3554:	88 e0       	ldi	r24, 0x08	; 8
    3556:	90 e0       	ldi	r25, 0x00	; 0
    3558:	9a 83       	std	Y+2, r25	; 0x02
    355a:	89 83       	std	Y+1, r24	; 0x01
    355c:	0e c0       	rjmp	.+28     	; 0x357a <MTIM_voidTimerDelay+0xae>
				case MTIM_CS_PRESCALER_64:		L_u16Prescaler = 64;	break;
    355e:	80 e4       	ldi	r24, 0x40	; 64
    3560:	90 e0       	ldi	r25, 0x00	; 0
    3562:	9a 83       	std	Y+2, r25	; 0x02
    3564:	89 83       	std	Y+1, r24	; 0x01
    3566:	09 c0       	rjmp	.+18     	; 0x357a <MTIM_voidTimerDelay+0xae>
				case MTIM_CS_PRESCALER_256:		L_u16Prescaler = 256;	break;
    3568:	80 e0       	ldi	r24, 0x00	; 0
    356a:	91 e0       	ldi	r25, 0x01	; 1
    356c:	9a 83       	std	Y+2, r25	; 0x02
    356e:	89 83       	std	Y+1, r24	; 0x01
    3570:	04 c0       	rjmp	.+8      	; 0x357a <MTIM_voidTimerDelay+0xae>
				case MTIM_CS_PRESCALER_1024:	L_u16Prescaler = 1024;	break;
    3572:	80 e0       	ldi	r24, 0x00	; 0
    3574:	94 e0       	ldi	r25, 0x04	; 4
    3576:	9a 83       	std	Y+2, r25	; 0x02
    3578:	89 83       	std	Y+1, r24	; 0x01
				default: break; /* Error */
			}
			L_f32TickTime = (f32)L_u16Prescaler / F_CPU;
    357a:	89 81       	ldd	r24, Y+1	; 0x01
    357c:	9a 81       	ldd	r25, Y+2	; 0x02
    357e:	cc 01       	movw	r24, r24
    3580:	a0 e0       	ldi	r26, 0x00	; 0
    3582:	b0 e0       	ldi	r27, 0x00	; 0
    3584:	bc 01       	movw	r22, r24
    3586:	cd 01       	movw	r24, r26
    3588:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    358c:	dc 01       	movw	r26, r24
    358e:	cb 01       	movw	r24, r22
    3590:	bc 01       	movw	r22, r24
    3592:	cd 01       	movw	r24, r26
    3594:	20 e0       	ldi	r18, 0x00	; 0
    3596:	34 e2       	ldi	r19, 0x24	; 36
    3598:	44 ef       	ldi	r20, 0xF4	; 244
    359a:	5a e4       	ldi	r21, 0x4A	; 74
    359c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    35a0:	dc 01       	movw	r26, r24
    35a2:	cb 01       	movw	r24, r22
    35a4:	8f 83       	std	Y+7, r24	; 0x07
    35a6:	98 87       	std	Y+8, r25	; 0x08
    35a8:	a9 87       	std	Y+9, r26	; 0x09
    35aa:	ba 87       	std	Y+10, r27	; 0x0a
			L_f32OVFTime = L_f32TickTime * 256;
    35ac:	6f 81       	ldd	r22, Y+7	; 0x07
    35ae:	78 85       	ldd	r23, Y+8	; 0x08
    35b0:	89 85       	ldd	r24, Y+9	; 0x09
    35b2:	9a 85       	ldd	r25, Y+10	; 0x0a
    35b4:	20 e0       	ldi	r18, 0x00	; 0
    35b6:	30 e0       	ldi	r19, 0x00	; 0
    35b8:	40 e8       	ldi	r20, 0x80	; 128
    35ba:	53 e4       	ldi	r21, 0x43	; 67
    35bc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    35c0:	dc 01       	movw	r26, r24
    35c2:	cb 01       	movw	r24, r22
    35c4:	8b 83       	std	Y+3, r24	; 0x03
    35c6:	9c 83       	std	Y+4, r25	; 0x04
    35c8:	ad 83       	std	Y+5, r26	; 0x05
    35ca:	be 83       	std	Y+6, r27	; 0x06
			MTIM_u16Timer0OVFCount = ((f32)ARG_u32Delay / 1000) / L_f32OVFTime;
    35cc:	6c 85       	ldd	r22, Y+12	; 0x0c
    35ce:	7d 85       	ldd	r23, Y+13	; 0x0d
    35d0:	8e 85       	ldd	r24, Y+14	; 0x0e
    35d2:	9f 85       	ldd	r25, Y+15	; 0x0f
    35d4:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    35d8:	dc 01       	movw	r26, r24
    35da:	cb 01       	movw	r24, r22
    35dc:	bc 01       	movw	r22, r24
    35de:	cd 01       	movw	r24, r26
    35e0:	20 e0       	ldi	r18, 0x00	; 0
    35e2:	30 e0       	ldi	r19, 0x00	; 0
    35e4:	4a e7       	ldi	r20, 0x7A	; 122
    35e6:	54 e4       	ldi	r21, 0x44	; 68
    35e8:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    35ec:	dc 01       	movw	r26, r24
    35ee:	cb 01       	movw	r24, r22
    35f0:	bc 01       	movw	r22, r24
    35f2:	cd 01       	movw	r24, r26
    35f4:	2b 81       	ldd	r18, Y+3	; 0x03
    35f6:	3c 81       	ldd	r19, Y+4	; 0x04
    35f8:	4d 81       	ldd	r20, Y+5	; 0x05
    35fa:	5e 81       	ldd	r21, Y+6	; 0x06
    35fc:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3600:	dc 01       	movw	r26, r24
    3602:	cb 01       	movw	r24, r22
    3604:	bc 01       	movw	r22, r24
    3606:	cd 01       	movw	r24, r26
    3608:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    360c:	dc 01       	movw	r26, r24
    360e:	cb 01       	movw	r24, r22
    3610:	90 93 91 01 	sts	0x0191, r25
    3614:	80 93 90 01 	sts	0x0190, r24
			MTIM_u8Timer0Preload = 256 - ((ARG_u32Delay / 1000) % (u32)L_f32OVFTime);
    3618:	8c 85       	ldd	r24, Y+12	; 0x0c
    361a:	9d 85       	ldd	r25, Y+13	; 0x0d
    361c:	ae 85       	ldd	r26, Y+14	; 0x0e
    361e:	bf 85       	ldd	r27, Y+15	; 0x0f
    3620:	28 ee       	ldi	r18, 0xE8	; 232
    3622:	33 e0       	ldi	r19, 0x03	; 3
    3624:	40 e0       	ldi	r20, 0x00	; 0
    3626:	50 e0       	ldi	r21, 0x00	; 0
    3628:	bc 01       	movw	r22, r24
    362a:	cd 01       	movw	r24, r26
    362c:	0e 94 ad 1d 	call	0x3b5a	; 0x3b5a <__udivmodsi4>
    3630:	da 01       	movw	r26, r20
    3632:	c9 01       	movw	r24, r18
    3634:	7c 01       	movw	r14, r24
    3636:	8d 01       	movw	r16, r26
    3638:	6b 81       	ldd	r22, Y+3	; 0x03
    363a:	7c 81       	ldd	r23, Y+4	; 0x04
    363c:	8d 81       	ldd	r24, Y+5	; 0x05
    363e:	9e 81       	ldd	r25, Y+6	; 0x06
    3640:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3644:	9b 01       	movw	r18, r22
    3646:	ac 01       	movw	r20, r24
    3648:	c8 01       	movw	r24, r16
    364a:	b7 01       	movw	r22, r14
    364c:	0e 94 ad 1d 	call	0x3b5a	; 0x3b5a <__udivmodsi4>
    3650:	dc 01       	movw	r26, r24
    3652:	cb 01       	movw	r24, r22
    3654:	81 95       	neg	r24
    3656:	80 93 92 01 	sts	0x0192, r24
			TCNT0 = MTIM_u8Timer0Preload;
    365a:	e2 e5       	ldi	r30, 0x52	; 82
    365c:	f0 e0       	ldi	r31, 0x00	; 0
    365e:	80 91 92 01 	lds	r24, 0x0192
    3662:	80 83       	st	Z, r24
		}
		case MTIM_TIMER1: break;
		case MTIM_TIMER2: break;
		default: break; /* Error */
	}
}
    3664:	61 96       	adiw	r28, 0x11	; 17
    3666:	0f b6       	in	r0, 0x3f	; 63
    3668:	f8 94       	cli
    366a:	de bf       	out	0x3e, r29	; 62
    366c:	0f be       	out	0x3f, r0	; 63
    366e:	cd bf       	out	0x3d, r28	; 61
    3670:	cf 91       	pop	r28
    3672:	df 91       	pop	r29
    3674:	1f 91       	pop	r17
    3676:	0f 91       	pop	r16
    3678:	ff 90       	pop	r15
    367a:	ef 90       	pop	r14
    367c:	08 95       	ret

0000367e <__vector_10>:

void __vector_10(void) __attribute__((signal));
void __vector_10(void)	/* T0 OCM Vector */
{
    367e:	1f 92       	push	r1
    3680:	0f 92       	push	r0
    3682:	0f b6       	in	r0, 0x3f	; 63
    3684:	0f 92       	push	r0
    3686:	11 24       	eor	r1, r1
    3688:	df 93       	push	r29
    368a:	cf 93       	push	r28
    368c:	cd b7       	in	r28, 0x3d	; 61
    368e:	de b7       	in	r29, 0x3e	; 62
	
}
    3690:	cf 91       	pop	r28
    3692:	df 91       	pop	r29
    3694:	0f 90       	pop	r0
    3696:	0f be       	out	0x3f, r0	; 63
    3698:	0f 90       	pop	r0
    369a:	1f 90       	pop	r1
    369c:	18 95       	reti

0000369e <__vector_11>:

void __vector_11(void) __attribute__((signal));
void __vector_11(void)	/* T0 OVF Vector */
{
    369e:	1f 92       	push	r1
    36a0:	0f 92       	push	r0
    36a2:	0f b6       	in	r0, 0x3f	; 63
    36a4:	0f 92       	push	r0
    36a6:	11 24       	eor	r1, r1
    36a8:	2f 93       	push	r18
    36aa:	3f 93       	push	r19
    36ac:	4f 93       	push	r20
    36ae:	5f 93       	push	r21
    36b0:	6f 93       	push	r22
    36b2:	7f 93       	push	r23
    36b4:	8f 93       	push	r24
    36b6:	9f 93       	push	r25
    36b8:	af 93       	push	r26
    36ba:	bf 93       	push	r27
    36bc:	ef 93       	push	r30
    36be:	ff 93       	push	r31
    36c0:	df 93       	push	r29
    36c2:	cf 93       	push	r28
    36c4:	cd b7       	in	r28, 0x3d	; 61
    36c6:	de b7       	in	r29, 0x3e	; 62
	static volatile u16 L_u16OVFCounter = 0;
	L_u16OVFCounter++;
    36c8:	80 91 97 01 	lds	r24, 0x0197
    36cc:	90 91 98 01 	lds	r25, 0x0198
    36d0:	01 96       	adiw	r24, 0x01	; 1
    36d2:	90 93 98 01 	sts	0x0198, r25
    36d6:	80 93 97 01 	sts	0x0197, r24
	if(L_u16OVFCounter == (MTIM_u16Timer0OVFCount+1))
    36da:	80 91 90 01 	lds	r24, 0x0190
    36de:	90 91 91 01 	lds	r25, 0x0191
    36e2:	9c 01       	movw	r18, r24
    36e4:	2f 5f       	subi	r18, 0xFF	; 255
    36e6:	3f 4f       	sbci	r19, 0xFF	; 255
    36e8:	80 91 97 01 	lds	r24, 0x0197
    36ec:	90 91 98 01 	lds	r25, 0x0198
    36f0:	28 17       	cp	r18, r24
    36f2:	39 07       	cpc	r19, r25
    36f4:	a1 f4       	brne	.+40     	; 0x371e <__vector_11+0x80>
	{
		TCNT0 = MTIM_u8Timer0Preload;
    36f6:	e2 e5       	ldi	r30, 0x52	; 82
    36f8:	f0 e0       	ldi	r31, 0x00	; 0
    36fa:	80 91 92 01 	lds	r24, 0x0192
    36fe:	80 83       	st	Z, r24
		L_u16OVFCounter = 0;
    3700:	10 92 98 01 	sts	0x0198, r1
    3704:	10 92 97 01 	sts	0x0197, r1
		if(MTIM_pvoidfUserFunctionT0OVF!=NULL_POINTER)
    3708:	80 91 93 01 	lds	r24, 0x0193
    370c:	90 91 94 01 	lds	r25, 0x0194
    3710:	00 97       	sbiw	r24, 0x00	; 0
    3712:	29 f0       	breq	.+10     	; 0x371e <__vector_11+0x80>
		{
			(*MTIM_pvoidfUserFunctionT0OVF)();
    3714:	e0 91 93 01 	lds	r30, 0x0193
    3718:	f0 91 94 01 	lds	r31, 0x0194
    371c:	09 95       	icall
	}
	else
	{
		/* Do nothing (MISRA) */
	}
}
    371e:	cf 91       	pop	r28
    3720:	df 91       	pop	r29
    3722:	ff 91       	pop	r31
    3724:	ef 91       	pop	r30
    3726:	bf 91       	pop	r27
    3728:	af 91       	pop	r26
    372a:	9f 91       	pop	r25
    372c:	8f 91       	pop	r24
    372e:	7f 91       	pop	r23
    3730:	6f 91       	pop	r22
    3732:	5f 91       	pop	r21
    3734:	4f 91       	pop	r20
    3736:	3f 91       	pop	r19
    3738:	2f 91       	pop	r18
    373a:	0f 90       	pop	r0
    373c:	0f be       	out	0x3f, r0	; 63
    373e:	0f 90       	pop	r0
    3740:	1f 90       	pop	r1
    3742:	18 95       	reti

00003744 <main>:

 static volatile int pulse = 0;
static volatile int i = 0;
void func1(void);
int main(void)
{
    3744:	df 93       	push	r29
    3746:	cf 93       	push	r28
    3748:	cd b7       	in	r28, 0x3d	; 61
    374a:	de b7       	in	r29, 0x3e	; 62
    374c:	e8 97       	sbiw	r28, 0x38	; 56
    374e:	0f b6       	in	r0, 0x3f	; 63
    3750:	f8 94       	cli
    3752:	de bf       	out	0x3e, r29	; 62
    3754:	0f be       	out	0x3f, r0	; 63
    3756:	cd bf       	out	0x3d, r28	; 61
	HLCD_voidInit();
    3758:	0e 94 17 07 	call	0xe2e	; 0xe2e <HLCD_voidInit>
  int count_a = 0;
    375c:	18 a6       	std	Y+40, r1	; 0x28
    375e:	1f a2       	std	Y+39, r1	; 0x27
  char show_a[16];
MDIO_voidSetPinDirection(MDIO_PORTB, 3, MDIO_OUTPUT);
    3760:	81 e2       	ldi	r24, 0x21	; 33
    3762:	63 e0       	ldi	r22, 0x03	; 3
    3764:	4a e5       	ldi	r20, 0x5A	; 90
    3766:	0e 94 f9 0f 	call	0x1ff2	; 0x1ff2 <MDIO_voidSetPinDirection>
MDIO_voidSetPinDirection(MDIO_PORTD,2,MDIO_INPUT);
    376a:	85 e0       	ldi	r24, 0x05	; 5
    376c:	62 e0       	ldi	r22, 0x02	; 2
    376e:	44 e6       	ldi	r20, 0x64	; 100
    3770:	0e 94 f9 0f 	call	0x1ff2	; 0x1ff2 <MDIO_voidSetPinDirection>
MDIO_voidSetPinDirection(MDIO_PORTD,0,MDIO_OUTPUT);
    3774:	85 e0       	ldi	r24, 0x05	; 5
    3776:	60 e0       	ldi	r22, 0x00	; 0
    3778:	4a e5       	ldi	r20, 0x5A	; 90
    377a:	0e 94 f9 0f 	call	0x1ff2	; 0x1ff2 <MDIO_voidSetPinDirection>
MDIO_voidSetPinDirection(MDIO_PORTD,1,MDIO_OUTPUT);
    377e:	85 e0       	ldi	r24, 0x05	; 5
    3780:	61 e0       	ldi	r22, 0x01	; 1
    3782:	4a e5       	ldi	r20, 0x5A	; 90
    3784:	0e 94 f9 0f 	call	0x1ff2	; 0x1ff2 <MDIO_voidSetPinDirection>
    3788:	80 e0       	ldi	r24, 0x00	; 0
    378a:	90 e0       	ldi	r25, 0x00	; 0
    378c:	a8 e4       	ldi	r26, 0x48	; 72
    378e:	b2 e4       	ldi	r27, 0x42	; 66
    3790:	8b a3       	std	Y+35, r24	; 0x23
    3792:	9c a3       	std	Y+36, r25	; 0x24
    3794:	ad a3       	std	Y+37, r26	; 0x25
    3796:	be a3       	std	Y+38, r27	; 0x26
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3798:	6b a1       	ldd	r22, Y+35	; 0x23
    379a:	7c a1       	ldd	r23, Y+36	; 0x24
    379c:	8d a1       	ldd	r24, Y+37	; 0x25
    379e:	9e a1       	ldd	r25, Y+38	; 0x26
    37a0:	20 e0       	ldi	r18, 0x00	; 0
    37a2:	30 e0       	ldi	r19, 0x00	; 0
    37a4:	4a ef       	ldi	r20, 0xFA	; 250
    37a6:	54 e4       	ldi	r21, 0x44	; 68
    37a8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    37ac:	dc 01       	movw	r26, r24
    37ae:	cb 01       	movw	r24, r22
    37b0:	8f 8f       	std	Y+31, r24	; 0x1f
    37b2:	98 a3       	std	Y+32, r25	; 0x20
    37b4:	a9 a3       	std	Y+33, r26	; 0x21
    37b6:	ba a3       	std	Y+34, r27	; 0x22
	if (__tmp < 1.0)
    37b8:	6f 8d       	ldd	r22, Y+31	; 0x1f
    37ba:	78 a1       	ldd	r23, Y+32	; 0x20
    37bc:	89 a1       	ldd	r24, Y+33	; 0x21
    37be:	9a a1       	ldd	r25, Y+34	; 0x22
    37c0:	20 e0       	ldi	r18, 0x00	; 0
    37c2:	30 e0       	ldi	r19, 0x00	; 0
    37c4:	40 e8       	ldi	r20, 0x80	; 128
    37c6:	5f e3       	ldi	r21, 0x3F	; 63
    37c8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    37cc:	88 23       	and	r24, r24
    37ce:	2c f4       	brge	.+10     	; 0x37da <main+0x96>
		__ticks = 1;
    37d0:	81 e0       	ldi	r24, 0x01	; 1
    37d2:	90 e0       	ldi	r25, 0x00	; 0
    37d4:	9e 8f       	std	Y+30, r25	; 0x1e
    37d6:	8d 8f       	std	Y+29, r24	; 0x1d
    37d8:	3f c0       	rjmp	.+126    	; 0x3858 <main+0x114>
	else if (__tmp > 65535)
    37da:	6f 8d       	ldd	r22, Y+31	; 0x1f
    37dc:	78 a1       	ldd	r23, Y+32	; 0x20
    37de:	89 a1       	ldd	r24, Y+33	; 0x21
    37e0:	9a a1       	ldd	r25, Y+34	; 0x22
    37e2:	20 e0       	ldi	r18, 0x00	; 0
    37e4:	3f ef       	ldi	r19, 0xFF	; 255
    37e6:	4f e7       	ldi	r20, 0x7F	; 127
    37e8:	57 e4       	ldi	r21, 0x47	; 71
    37ea:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    37ee:	18 16       	cp	r1, r24
    37f0:	4c f5       	brge	.+82     	; 0x3844 <main+0x100>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    37f2:	6b a1       	ldd	r22, Y+35	; 0x23
    37f4:	7c a1       	ldd	r23, Y+36	; 0x24
    37f6:	8d a1       	ldd	r24, Y+37	; 0x25
    37f8:	9e a1       	ldd	r25, Y+38	; 0x26
    37fa:	20 e0       	ldi	r18, 0x00	; 0
    37fc:	30 e0       	ldi	r19, 0x00	; 0
    37fe:	40 e2       	ldi	r20, 0x20	; 32
    3800:	51 e4       	ldi	r21, 0x41	; 65
    3802:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3806:	dc 01       	movw	r26, r24
    3808:	cb 01       	movw	r24, r22
    380a:	bc 01       	movw	r22, r24
    380c:	cd 01       	movw	r24, r26
    380e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3812:	dc 01       	movw	r26, r24
    3814:	cb 01       	movw	r24, r22
    3816:	9e 8f       	std	Y+30, r25	; 0x1e
    3818:	8d 8f       	std	Y+29, r24	; 0x1d
    381a:	0f c0       	rjmp	.+30     	; 0x383a <main+0xf6>
    381c:	88 ec       	ldi	r24, 0xC8	; 200
    381e:	90 e0       	ldi	r25, 0x00	; 0
    3820:	9c 8f       	std	Y+28, r25	; 0x1c
    3822:	8b 8f       	std	Y+27, r24	; 0x1b
    3824:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3826:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3828:	01 97       	sbiw	r24, 0x01	; 1
    382a:	f1 f7       	brne	.-4      	; 0x3828 <main+0xe4>
    382c:	9c 8f       	std	Y+28, r25	; 0x1c
    382e:	8b 8f       	std	Y+27, r24	; 0x1b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3830:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3832:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3834:	01 97       	sbiw	r24, 0x01	; 1
    3836:	9e 8f       	std	Y+30, r25	; 0x1e
    3838:	8d 8f       	std	Y+29, r24	; 0x1d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    383a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    383c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    383e:	00 97       	sbiw	r24, 0x00	; 0
    3840:	69 f7       	brne	.-38     	; 0x381c <main+0xd8>
    3842:	14 c0       	rjmp	.+40     	; 0x386c <main+0x128>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3844:	6f 8d       	ldd	r22, Y+31	; 0x1f
    3846:	78 a1       	ldd	r23, Y+32	; 0x20
    3848:	89 a1       	ldd	r24, Y+33	; 0x21
    384a:	9a a1       	ldd	r25, Y+34	; 0x22
    384c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3850:	dc 01       	movw	r26, r24
    3852:	cb 01       	movw	r24, r22
    3854:	9e 8f       	std	Y+30, r25	; 0x1e
    3856:	8d 8f       	std	Y+29, r24	; 0x1d
    3858:	8d 8d       	ldd	r24, Y+29	; 0x1d
    385a:	9e 8d       	ldd	r25, Y+30	; 0x1e
    385c:	9a 8f       	std	Y+26, r25	; 0x1a
    385e:	89 8f       	std	Y+25, r24	; 0x19
    3860:	89 8d       	ldd	r24, Y+25	; 0x19
    3862:	9a 8d       	ldd	r25, Y+26	; 0x1a
    3864:	01 97       	sbiw	r24, 0x01	; 1
    3866:	f1 f7       	brne	.-4      	; 0x3864 <main+0x120>
    3868:	9a 8f       	std	Y+26, r25	; 0x1a
    386a:	89 8f       	std	Y+25, r24	; 0x19
  _delay_ms(50);
  MTIM_voidInit(MTIM_TIMER0, MTIM_MODE_PHASECORRECTPWM, MTIM_CS_PRESCALER_256, MTIM_HWPIN_NONINVERTING_PWM);
    386c:	80 e0       	ldi	r24, 0x00	; 0
    386e:	63 e0       	ldi	r22, 0x03	; 3
    3870:	44 e0       	ldi	r20, 0x04	; 4
    3872:	22 e0       	ldi	r18, 0x02	; 2
    3874:	0e 94 2b 16 	call	0x2c56	; 0x2c56 <MTIM_voidInit>
  MTIM_voidStartTimer(MTIM_TIMER0);
    3878:	80 e0       	ldi	r24, 0x00	; 0
    387a:	0e 94 6f 19 	call	0x32de	; 0x32de <MTIM_voidStartTimer>
  MTIM_voidInit(MTIM_TIMER1, MTIM_MODE_NORMAL, MTIM_CS_PRESCALER_8, MTIM_HWPIN_DISCONNECTED);
    387e:	81 e0       	ldi	r24, 0x01	; 1
    3880:	60 e0       	ldi	r22, 0x00	; 0
    3882:	42 e0       	ldi	r20, 0x02	; 2
    3884:	20 e0       	ldi	r18, 0x00	; 0
    3886:	0e 94 2b 16 	call	0x2c56	; 0x2c56 <MTIM_voidInit>
  MEXTI_voidInit(MEXTI_INT0,MEXTI_MODE_IOC);  //1---MODE & INTERRUPT
    388a:	86 e0       	ldi	r24, 0x06	; 6
    388c:	61 e0       	ldi	r22, 0x01	; 1
    388e:	0e 94 f3 13 	call	0x27e6	; 0x27e6 <MEXTI_voidInit>
  MEXTI_voidSetCallback(func1,MEXTI_INT0);   //2-- ISR FUNCTION CALL
    3892:	82 e7       	ldi	r24, 0x72	; 114
    3894:	9d e1       	ldi	r25, 0x1D	; 29
    3896:	66 e0       	ldi	r22, 0x06	; 6
    3898:	0e 94 3b 15 	call	0x2a76	; 0x2a76 <MEXTI_voidSetCallback>
  MEXTI_voidEnableInterrupt(MEXTI_INT0);    //3---ENABLE INTERRUPT
    389c:	86 e0       	ldi	r24, 0x06	; 6
    389e:	0e 94 f4 14 	call	0x29e8	; 0x29e8 <MEXTI_voidEnableInterrupt>
  MGIE_voidEnableGI();                     //4--GLOBAL ENABLE
    38a2:	0e 94 0f 16 	call	0x2c1e	; 0x2c1e <MGIE_voidEnableGI>
  HLCD_voidClearScreen();
    38a6:	0e 94 6a 0c 	call	0x18d4	; 0x18d4 <HLCD_voidClearScreen>
  while(1)
  {
    MDIO_voidSetPinValue(MDIO_PORTD,0,MDIO_HIGH);
    38aa:	85 e0       	ldi	r24, 0x05	; 5
    38ac:	60 e0       	ldi	r22, 0x00	; 0
    38ae:	41 e0       	ldi	r20, 0x01	; 1
    38b0:	0e 94 df 11 	call	0x23be	; 0x23be <MDIO_voidSetPinValue>
    38b4:	80 e0       	ldi	r24, 0x00	; 0
    38b6:	90 e0       	ldi	r25, 0x00	; 0
    38b8:	a0 e7       	ldi	r26, 0x70	; 112
    38ba:	b1 e4       	ldi	r27, 0x41	; 65
    38bc:	8d 8b       	std	Y+21, r24	; 0x15
    38be:	9e 8b       	std	Y+22, r25	; 0x16
    38c0:	af 8b       	std	Y+23, r26	; 0x17
    38c2:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    38c4:	6d 89       	ldd	r22, Y+21	; 0x15
    38c6:	7e 89       	ldd	r23, Y+22	; 0x16
    38c8:	8f 89       	ldd	r24, Y+23	; 0x17
    38ca:	98 8d       	ldd	r25, Y+24	; 0x18
    38cc:	2b ea       	ldi	r18, 0xAB	; 171
    38ce:	3a ea       	ldi	r19, 0xAA	; 170
    38d0:	4a e2       	ldi	r20, 0x2A	; 42
    38d2:	50 e4       	ldi	r21, 0x40	; 64
    38d4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    38d8:	dc 01       	movw	r26, r24
    38da:	cb 01       	movw	r24, r22
    38dc:	89 8b       	std	Y+17, r24	; 0x11
    38de:	9a 8b       	std	Y+18, r25	; 0x12
    38e0:	ab 8b       	std	Y+19, r26	; 0x13
    38e2:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    38e4:	69 89       	ldd	r22, Y+17	; 0x11
    38e6:	7a 89       	ldd	r23, Y+18	; 0x12
    38e8:	8b 89       	ldd	r24, Y+19	; 0x13
    38ea:	9c 89       	ldd	r25, Y+20	; 0x14
    38ec:	20 e0       	ldi	r18, 0x00	; 0
    38ee:	30 e0       	ldi	r19, 0x00	; 0
    38f0:	40 e8       	ldi	r20, 0x80	; 128
    38f2:	5f e3       	ldi	r21, 0x3F	; 63
    38f4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    38f8:	88 23       	and	r24, r24
    38fa:	1c f4       	brge	.+6      	; 0x3902 <main+0x1be>
		__ticks = 1;
    38fc:	81 e0       	ldi	r24, 0x01	; 1
    38fe:	88 8b       	std	Y+16, r24	; 0x10
    3900:	91 c0       	rjmp	.+290    	; 0x3a24 <main+0x2e0>
	else if (__tmp > 255)
    3902:	69 89       	ldd	r22, Y+17	; 0x11
    3904:	7a 89       	ldd	r23, Y+18	; 0x12
    3906:	8b 89       	ldd	r24, Y+19	; 0x13
    3908:	9c 89       	ldd	r25, Y+20	; 0x14
    390a:	20 e0       	ldi	r18, 0x00	; 0
    390c:	30 e0       	ldi	r19, 0x00	; 0
    390e:	4f e7       	ldi	r20, 0x7F	; 127
    3910:	53 e4       	ldi	r21, 0x43	; 67
    3912:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3916:	18 16       	cp	r1, r24
    3918:	0c f0       	brlt	.+2      	; 0x391c <main+0x1d8>
    391a:	7b c0       	rjmp	.+246    	; 0x3a12 <main+0x2ce>
	{
		_delay_ms(__us / 1000.0);
    391c:	6d 89       	ldd	r22, Y+21	; 0x15
    391e:	7e 89       	ldd	r23, Y+22	; 0x16
    3920:	8f 89       	ldd	r24, Y+23	; 0x17
    3922:	98 8d       	ldd	r25, Y+24	; 0x18
    3924:	20 e0       	ldi	r18, 0x00	; 0
    3926:	30 e0       	ldi	r19, 0x00	; 0
    3928:	4a e7       	ldi	r20, 0x7A	; 122
    392a:	54 e4       	ldi	r21, 0x44	; 68
    392c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3930:	dc 01       	movw	r26, r24
    3932:	cb 01       	movw	r24, r22
    3934:	8c 87       	std	Y+12, r24	; 0x0c
    3936:	9d 87       	std	Y+13, r25	; 0x0d
    3938:	ae 87       	std	Y+14, r26	; 0x0e
    393a:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    393c:	6c 85       	ldd	r22, Y+12	; 0x0c
    393e:	7d 85       	ldd	r23, Y+13	; 0x0d
    3940:	8e 85       	ldd	r24, Y+14	; 0x0e
    3942:	9f 85       	ldd	r25, Y+15	; 0x0f
    3944:	20 e0       	ldi	r18, 0x00	; 0
    3946:	30 e0       	ldi	r19, 0x00	; 0
    3948:	4a ef       	ldi	r20, 0xFA	; 250
    394a:	54 e4       	ldi	r21, 0x44	; 68
    394c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3950:	dc 01       	movw	r26, r24
    3952:	cb 01       	movw	r24, r22
    3954:	88 87       	std	Y+8, r24	; 0x08
    3956:	99 87       	std	Y+9, r25	; 0x09
    3958:	aa 87       	std	Y+10, r26	; 0x0a
    395a:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    395c:	68 85       	ldd	r22, Y+8	; 0x08
    395e:	79 85       	ldd	r23, Y+9	; 0x09
    3960:	8a 85       	ldd	r24, Y+10	; 0x0a
    3962:	9b 85       	ldd	r25, Y+11	; 0x0b
    3964:	20 e0       	ldi	r18, 0x00	; 0
    3966:	30 e0       	ldi	r19, 0x00	; 0
    3968:	40 e8       	ldi	r20, 0x80	; 128
    396a:	5f e3       	ldi	r21, 0x3F	; 63
    396c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3970:	88 23       	and	r24, r24
    3972:	2c f4       	brge	.+10     	; 0x397e <main+0x23a>
		__ticks = 1;
    3974:	81 e0       	ldi	r24, 0x01	; 1
    3976:	90 e0       	ldi	r25, 0x00	; 0
    3978:	9f 83       	std	Y+7, r25	; 0x07
    397a:	8e 83       	std	Y+6, r24	; 0x06
    397c:	3f c0       	rjmp	.+126    	; 0x39fc <main+0x2b8>
	else if (__tmp > 65535)
    397e:	68 85       	ldd	r22, Y+8	; 0x08
    3980:	79 85       	ldd	r23, Y+9	; 0x09
    3982:	8a 85       	ldd	r24, Y+10	; 0x0a
    3984:	9b 85       	ldd	r25, Y+11	; 0x0b
    3986:	20 e0       	ldi	r18, 0x00	; 0
    3988:	3f ef       	ldi	r19, 0xFF	; 255
    398a:	4f e7       	ldi	r20, 0x7F	; 127
    398c:	57 e4       	ldi	r21, 0x47	; 71
    398e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3992:	18 16       	cp	r1, r24
    3994:	4c f5       	brge	.+82     	; 0x39e8 <main+0x2a4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3996:	6c 85       	ldd	r22, Y+12	; 0x0c
    3998:	7d 85       	ldd	r23, Y+13	; 0x0d
    399a:	8e 85       	ldd	r24, Y+14	; 0x0e
    399c:	9f 85       	ldd	r25, Y+15	; 0x0f
    399e:	20 e0       	ldi	r18, 0x00	; 0
    39a0:	30 e0       	ldi	r19, 0x00	; 0
    39a2:	40 e2       	ldi	r20, 0x20	; 32
    39a4:	51 e4       	ldi	r21, 0x41	; 65
    39a6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    39aa:	dc 01       	movw	r26, r24
    39ac:	cb 01       	movw	r24, r22
    39ae:	bc 01       	movw	r22, r24
    39b0:	cd 01       	movw	r24, r26
    39b2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    39b6:	dc 01       	movw	r26, r24
    39b8:	cb 01       	movw	r24, r22
    39ba:	9f 83       	std	Y+7, r25	; 0x07
    39bc:	8e 83       	std	Y+6, r24	; 0x06
    39be:	0f c0       	rjmp	.+30     	; 0x39de <main+0x29a>
    39c0:	88 ec       	ldi	r24, 0xC8	; 200
    39c2:	90 e0       	ldi	r25, 0x00	; 0
    39c4:	9d 83       	std	Y+5, r25	; 0x05
    39c6:	8c 83       	std	Y+4, r24	; 0x04
    39c8:	8c 81       	ldd	r24, Y+4	; 0x04
    39ca:	9d 81       	ldd	r25, Y+5	; 0x05
    39cc:	01 97       	sbiw	r24, 0x01	; 1
    39ce:	f1 f7       	brne	.-4      	; 0x39cc <main+0x288>
    39d0:	9d 83       	std	Y+5, r25	; 0x05
    39d2:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    39d4:	8e 81       	ldd	r24, Y+6	; 0x06
    39d6:	9f 81       	ldd	r25, Y+7	; 0x07
    39d8:	01 97       	sbiw	r24, 0x01	; 1
    39da:	9f 83       	std	Y+7, r25	; 0x07
    39dc:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    39de:	8e 81       	ldd	r24, Y+6	; 0x06
    39e0:	9f 81       	ldd	r25, Y+7	; 0x07
    39e2:	00 97       	sbiw	r24, 0x00	; 0
    39e4:	69 f7       	brne	.-38     	; 0x39c0 <main+0x27c>
    39e6:	24 c0       	rjmp	.+72     	; 0x3a30 <main+0x2ec>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    39e8:	68 85       	ldd	r22, Y+8	; 0x08
    39ea:	79 85       	ldd	r23, Y+9	; 0x09
    39ec:	8a 85       	ldd	r24, Y+10	; 0x0a
    39ee:	9b 85       	ldd	r25, Y+11	; 0x0b
    39f0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    39f4:	dc 01       	movw	r26, r24
    39f6:	cb 01       	movw	r24, r22
    39f8:	9f 83       	std	Y+7, r25	; 0x07
    39fa:	8e 83       	std	Y+6, r24	; 0x06
    39fc:	8e 81       	ldd	r24, Y+6	; 0x06
    39fe:	9f 81       	ldd	r25, Y+7	; 0x07
    3a00:	9b 83       	std	Y+3, r25	; 0x03
    3a02:	8a 83       	std	Y+2, r24	; 0x02
    3a04:	8a 81       	ldd	r24, Y+2	; 0x02
    3a06:	9b 81       	ldd	r25, Y+3	; 0x03
    3a08:	01 97       	sbiw	r24, 0x01	; 1
    3a0a:	f1 f7       	brne	.-4      	; 0x3a08 <main+0x2c4>
    3a0c:	9b 83       	std	Y+3, r25	; 0x03
    3a0e:	8a 83       	std	Y+2, r24	; 0x02
    3a10:	0f c0       	rjmp	.+30     	; 0x3a30 <main+0x2ec>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    3a12:	69 89       	ldd	r22, Y+17	; 0x11
    3a14:	7a 89       	ldd	r23, Y+18	; 0x12
    3a16:	8b 89       	ldd	r24, Y+19	; 0x13
    3a18:	9c 89       	ldd	r25, Y+20	; 0x14
    3a1a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3a1e:	dc 01       	movw	r26, r24
    3a20:	cb 01       	movw	r24, r22
    3a22:	88 8b       	std	Y+16, r24	; 0x10
    3a24:	88 89       	ldd	r24, Y+16	; 0x10
    3a26:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    3a28:	89 81       	ldd	r24, Y+1	; 0x01
    3a2a:	8a 95       	dec	r24
    3a2c:	f1 f7       	brne	.-4      	; 0x3a2a <main+0x2e6>
    3a2e:	89 83       	std	Y+1, r24	; 0x01
    _delay_us(15);

    MDIO_voidSetPinValue(MDIO_PORTD,0,MDIO_LOW);
    3a30:	85 e0       	ldi	r24, 0x05	; 5
    3a32:	60 e0       	ldi	r22, 0x00	; 0
    3a34:	40 e0       	ldi	r20, 0x00	; 0
    3a36:	0e 94 df 11 	call	0x23be	; 0x23be <MDIO_voidSetPinValue>
    count_a = pulse/58;
    3a3a:	80 91 99 01 	lds	r24, 0x0199
    3a3e:	90 91 9a 01 	lds	r25, 0x019A
    3a42:	2a e3       	ldi	r18, 0x3A	; 58
    3a44:	30 e0       	ldi	r19, 0x00	; 0
    3a46:	b9 01       	movw	r22, r18
    3a48:	0e 94 9a 1d 	call	0x3b34	; 0x3b34 <__divmodhi4>
    3a4c:	cb 01       	movw	r24, r22
    3a4e:	98 a7       	std	Y+40, r25	; 0x28
    3a50:	8f a3       	std	Y+39, r24	; 0x27

HLCD_voidSetCursor(0,0);
    3a52:	80 e0       	ldi	r24, 0x00	; 0
    3a54:	60 e0       	ldi	r22, 0x00	; 0
    3a56:	0e 94 1a 0d 	call	0x1a34	; 0x1a34 <HLCD_voidSetCursor>
    HLCD_voidWriteString("Distance Sensor");
    3a5a:	80 e6       	ldi	r24, 0x60	; 96
    3a5c:	90 e0       	ldi	r25, 0x00	; 0
    3a5e:	0e 94 f2 0c 	call	0x19e4	; 0x19e4 <HLCD_voidWriteString>
    HLCD_voidSetCursor(1,2);
    3a62:	81 e0       	ldi	r24, 0x01	; 1
    3a64:	62 e0       	ldi	r22, 0x02	; 2
    3a66:	0e 94 1a 0d 	call	0x1a34	; 0x1a34 <HLCD_voidSetCursor>
    HLCD_voidWriteString("Distance=");
    3a6a:	80 e7       	ldi	r24, 0x70	; 112
    3a6c:	90 e0       	ldi	r25, 0x00	; 0
    3a6e:	0e 94 f2 0c 	call	0x19e4	; 0x19e4 <HLCD_voidWriteString>
    itoa(count_a,show_a,10);
    3a72:	8f a1       	ldd	r24, Y+39	; 0x27
    3a74:	98 a5       	ldd	r25, Y+40	; 0x28
    3a76:	9e 01       	movw	r18, r28
    3a78:	27 5d       	subi	r18, 0xD7	; 215
    3a7a:	3f 4f       	sbci	r19, 0xFF	; 255
    3a7c:	b9 01       	movw	r22, r18
    3a7e:	4a e0       	ldi	r20, 0x0A	; 10
    3a80:	50 e0       	ldi	r21, 0x00	; 0
    3a82:	0e 94 1a 1e 	call	0x3c34	; 0x3c34 <itoa>
    HLCD_voidWriteString(show_a);
    3a86:	ce 01       	movw	r24, r28
    3a88:	89 96       	adiw	r24, 0x29	; 41
    3a8a:	0e 94 f2 0c 	call	0x19e4	; 0x19e4 <HLCD_voidWriteString>
    HLCD_voidWriteString(" ");
    3a8e:	8a e7       	ldi	r24, 0x7A	; 122
    3a90:	90 e0       	ldi	r25, 0x00	; 0
    3a92:	0e 94 f2 0c 	call	0x19e4	; 0x19e4 <HLCD_voidWriteString>
    HLCD_voidSetCursor(1,13);
    3a96:	81 e0       	ldi	r24, 0x01	; 1
    3a98:	6d e0       	ldi	r22, 0x0D	; 13
    3a9a:	0e 94 1a 0d 	call	0x1a34	; 0x1a34 <HLCD_voidSetCursor>
    HLCD_voidWriteString("cm");
    3a9e:	8c e7       	ldi	r24, 0x7C	; 124
    3aa0:	90 e0       	ldi	r25, 0x00	; 0
    3aa2:	0e 94 f2 0c 	call	0x19e4	; 0x19e4 <HLCD_voidWriteString>
    HLCD_voidSetCursor(1,1);
    3aa6:	81 e0       	ldi	r24, 0x01	; 1
    3aa8:	61 e0       	ldi	r22, 0x01	; 1
    3aaa:	0e 94 1a 0d 	call	0x1a34	; 0x1a34 <HLCD_voidSetCursor>
   if (count_a <=10)
    3aae:	8f a1       	ldd	r24, Y+39	; 0x27
    3ab0:	98 a5       	ldd	r25, Y+40	; 0x28
    3ab2:	8b 30       	cpi	r24, 0x0B	; 11
    3ab4:	91 05       	cpc	r25, r1
    3ab6:	5c f4       	brge	.+22     	; 0x3ace <main+0x38a>
     {
    	 MDIO_voidSetPinValue(MDIO_PORTD,1,MDIO_HIGH);/*buzzer*/
    3ab8:	85 e0       	ldi	r24, 0x05	; 5
    3aba:	61 e0       	ldi	r22, 0x01	; 1
    3abc:	41 e0       	ldi	r20, 0x01	; 1
    3abe:	0e 94 df 11 	call	0x23be	; 0x23be <MDIO_voidSetPinValue>
    	 MTIM_voidSetOCR(MTIM_TIMER0, 16); /*servo motor*/
    3ac2:	80 e0       	ldi	r24, 0x00	; 0
    3ac4:	60 e1       	ldi	r22, 0x10	; 16
    3ac6:	70 e0       	ldi	r23, 0x00	; 0
    3ac8:	0e 94 4e 1a 	call	0x349c	; 0x349c <MTIM_voidSetOCR>
    3acc:	ee ce       	rjmp	.-548    	; 0x38aa <main+0x166>
     }
   else
   {
  	 MDIO_voidSetPinValue(MDIO_PORTD,1,MDIO_LOW); /*buzzer*/
    3ace:	85 e0       	ldi	r24, 0x05	; 5
    3ad0:	61 e0       	ldi	r22, 0x01	; 1
    3ad2:	40 e0       	ldi	r20, 0x00	; 0
    3ad4:	0e 94 df 11 	call	0x23be	; 0x23be <MDIO_voidSetPinValue>
  	MTIM_voidSetOCR(MTIM_TIMER0, 31);/*servo motor*/
    3ad8:	80 e0       	ldi	r24, 0x00	; 0
    3ada:	6f e1       	ldi	r22, 0x1F	; 31
    3adc:	70 e0       	ldi	r23, 0x00	; 0
    3ade:	0e 94 4e 1a 	call	0x349c	; 0x349c <MTIM_voidSetOCR>
    3ae2:	e3 ce       	rjmp	.-570    	; 0x38aa <main+0x166>

00003ae4 <func1>:
  }
}

void func1(void)

{
    3ae4:	df 93       	push	r29
    3ae6:	cf 93       	push	r28
    3ae8:	cd b7       	in	r28, 0x3d	; 61
    3aea:	de b7       	in	r29, 0x3e	; 62
  if(i == 0)
    3aec:	80 91 9b 01 	lds	r24, 0x019B
    3af0:	90 91 9c 01 	lds	r25, 0x019C
    3af4:	00 97       	sbiw	r24, 0x00	; 0
    3af6:	51 f4       	brne	.+20     	; 0x3b0c <func1+0x28>
  {
 MTIM_voidStartTimer(MTIM_TIMER1);
    3af8:	81 e0       	ldi	r24, 0x01	; 1
    3afa:	0e 94 6f 19 	call	0x32de	; 0x32de <MTIM_voidStartTimer>
    i = 1;
    3afe:	81 e0       	ldi	r24, 0x01	; 1
    3b00:	90 e0       	ldi	r25, 0x00	; 0
    3b02:	90 93 9c 01 	sts	0x019C, r25
    3b06:	80 93 9b 01 	sts	0x019B, r24
    3b0a:	11 c0       	rjmp	.+34     	; 0x3b2e <func1+0x4a>
  }
  else
  {
   MTIM_voidStopTimer(MTIM_TIMER1);
    3b0c:	81 e0       	ldi	r24, 0x01	; 1
    3b0e:	0e 94 a2 19 	call	0x3344	; 0x3344 <MTIM_voidStopTimer>
    pulse = MTIM_u16GetTimerValue(MTIM_TIMER1);
    3b12:	81 e0       	ldi	r24, 0x01	; 1
    3b14:	0e 94 f9 19 	call	0x33f2	; 0x33f2 <MTIM_u16GetTimerValue>
    3b18:	90 93 9a 01 	sts	0x019A, r25
    3b1c:	80 93 99 01 	sts	0x0199, r24
    MTIM_voidResetTimer(MTIM_TIMER1);
    3b20:	81 e0       	ldi	r24, 0x01	; 1
    3b22:	0e 94 2a 1a 	call	0x3454	; 0x3454 <MTIM_voidResetTimer>
    i = 0;
    3b26:	10 92 9c 01 	sts	0x019C, r1
    3b2a:	10 92 9b 01 	sts	0x019B, r1
  }
}
    3b2e:	cf 91       	pop	r28
    3b30:	df 91       	pop	r29
    3b32:	08 95       	ret

00003b34 <__divmodhi4>:
    3b34:	97 fb       	bst	r25, 7
    3b36:	09 2e       	mov	r0, r25
    3b38:	07 26       	eor	r0, r23
    3b3a:	0a d0       	rcall	.+20     	; 0x3b50 <__divmodhi4_neg1>
    3b3c:	77 fd       	sbrc	r23, 7
    3b3e:	04 d0       	rcall	.+8      	; 0x3b48 <__divmodhi4_neg2>
    3b40:	2e d0       	rcall	.+92     	; 0x3b9e <__udivmodhi4>
    3b42:	06 d0       	rcall	.+12     	; 0x3b50 <__divmodhi4_neg1>
    3b44:	00 20       	and	r0, r0
    3b46:	1a f4       	brpl	.+6      	; 0x3b4e <__divmodhi4_exit>

00003b48 <__divmodhi4_neg2>:
    3b48:	70 95       	com	r23
    3b4a:	61 95       	neg	r22
    3b4c:	7f 4f       	sbci	r23, 0xFF	; 255

00003b4e <__divmodhi4_exit>:
    3b4e:	08 95       	ret

00003b50 <__divmodhi4_neg1>:
    3b50:	f6 f7       	brtc	.-4      	; 0x3b4e <__divmodhi4_exit>
    3b52:	90 95       	com	r25
    3b54:	81 95       	neg	r24
    3b56:	9f 4f       	sbci	r25, 0xFF	; 255
    3b58:	08 95       	ret

00003b5a <__udivmodsi4>:
    3b5a:	a1 e2       	ldi	r26, 0x21	; 33
    3b5c:	1a 2e       	mov	r1, r26
    3b5e:	aa 1b       	sub	r26, r26
    3b60:	bb 1b       	sub	r27, r27
    3b62:	fd 01       	movw	r30, r26
    3b64:	0d c0       	rjmp	.+26     	; 0x3b80 <__udivmodsi4_ep>

00003b66 <__udivmodsi4_loop>:
    3b66:	aa 1f       	adc	r26, r26
    3b68:	bb 1f       	adc	r27, r27
    3b6a:	ee 1f       	adc	r30, r30
    3b6c:	ff 1f       	adc	r31, r31
    3b6e:	a2 17       	cp	r26, r18
    3b70:	b3 07       	cpc	r27, r19
    3b72:	e4 07       	cpc	r30, r20
    3b74:	f5 07       	cpc	r31, r21
    3b76:	20 f0       	brcs	.+8      	; 0x3b80 <__udivmodsi4_ep>
    3b78:	a2 1b       	sub	r26, r18
    3b7a:	b3 0b       	sbc	r27, r19
    3b7c:	e4 0b       	sbc	r30, r20
    3b7e:	f5 0b       	sbc	r31, r21

00003b80 <__udivmodsi4_ep>:
    3b80:	66 1f       	adc	r22, r22
    3b82:	77 1f       	adc	r23, r23
    3b84:	88 1f       	adc	r24, r24
    3b86:	99 1f       	adc	r25, r25
    3b88:	1a 94       	dec	r1
    3b8a:	69 f7       	brne	.-38     	; 0x3b66 <__udivmodsi4_loop>
    3b8c:	60 95       	com	r22
    3b8e:	70 95       	com	r23
    3b90:	80 95       	com	r24
    3b92:	90 95       	com	r25
    3b94:	9b 01       	movw	r18, r22
    3b96:	ac 01       	movw	r20, r24
    3b98:	bd 01       	movw	r22, r26
    3b9a:	cf 01       	movw	r24, r30
    3b9c:	08 95       	ret

00003b9e <__udivmodhi4>:
    3b9e:	aa 1b       	sub	r26, r26
    3ba0:	bb 1b       	sub	r27, r27
    3ba2:	51 e1       	ldi	r21, 0x11	; 17
    3ba4:	07 c0       	rjmp	.+14     	; 0x3bb4 <__udivmodhi4_ep>

00003ba6 <__udivmodhi4_loop>:
    3ba6:	aa 1f       	adc	r26, r26
    3ba8:	bb 1f       	adc	r27, r27
    3baa:	a6 17       	cp	r26, r22
    3bac:	b7 07       	cpc	r27, r23
    3bae:	10 f0       	brcs	.+4      	; 0x3bb4 <__udivmodhi4_ep>
    3bb0:	a6 1b       	sub	r26, r22
    3bb2:	b7 0b       	sbc	r27, r23

00003bb4 <__udivmodhi4_ep>:
    3bb4:	88 1f       	adc	r24, r24
    3bb6:	99 1f       	adc	r25, r25
    3bb8:	5a 95       	dec	r21
    3bba:	a9 f7       	brne	.-22     	; 0x3ba6 <__udivmodhi4_loop>
    3bbc:	80 95       	com	r24
    3bbe:	90 95       	com	r25
    3bc0:	bc 01       	movw	r22, r24
    3bc2:	cd 01       	movw	r24, r26
    3bc4:	08 95       	ret

00003bc6 <__prologue_saves__>:
    3bc6:	2f 92       	push	r2
    3bc8:	3f 92       	push	r3
    3bca:	4f 92       	push	r4
    3bcc:	5f 92       	push	r5
    3bce:	6f 92       	push	r6
    3bd0:	7f 92       	push	r7
    3bd2:	8f 92       	push	r8
    3bd4:	9f 92       	push	r9
    3bd6:	af 92       	push	r10
    3bd8:	bf 92       	push	r11
    3bda:	cf 92       	push	r12
    3bdc:	df 92       	push	r13
    3bde:	ef 92       	push	r14
    3be0:	ff 92       	push	r15
    3be2:	0f 93       	push	r16
    3be4:	1f 93       	push	r17
    3be6:	cf 93       	push	r28
    3be8:	df 93       	push	r29
    3bea:	cd b7       	in	r28, 0x3d	; 61
    3bec:	de b7       	in	r29, 0x3e	; 62
    3bee:	ca 1b       	sub	r28, r26
    3bf0:	db 0b       	sbc	r29, r27
    3bf2:	0f b6       	in	r0, 0x3f	; 63
    3bf4:	f8 94       	cli
    3bf6:	de bf       	out	0x3e, r29	; 62
    3bf8:	0f be       	out	0x3f, r0	; 63
    3bfa:	cd bf       	out	0x3d, r28	; 61
    3bfc:	09 94       	ijmp

00003bfe <__epilogue_restores__>:
    3bfe:	2a 88       	ldd	r2, Y+18	; 0x12
    3c00:	39 88       	ldd	r3, Y+17	; 0x11
    3c02:	48 88       	ldd	r4, Y+16	; 0x10
    3c04:	5f 84       	ldd	r5, Y+15	; 0x0f
    3c06:	6e 84       	ldd	r6, Y+14	; 0x0e
    3c08:	7d 84       	ldd	r7, Y+13	; 0x0d
    3c0a:	8c 84       	ldd	r8, Y+12	; 0x0c
    3c0c:	9b 84       	ldd	r9, Y+11	; 0x0b
    3c0e:	aa 84       	ldd	r10, Y+10	; 0x0a
    3c10:	b9 84       	ldd	r11, Y+9	; 0x09
    3c12:	c8 84       	ldd	r12, Y+8	; 0x08
    3c14:	df 80       	ldd	r13, Y+7	; 0x07
    3c16:	ee 80       	ldd	r14, Y+6	; 0x06
    3c18:	fd 80       	ldd	r15, Y+5	; 0x05
    3c1a:	0c 81       	ldd	r16, Y+4	; 0x04
    3c1c:	1b 81       	ldd	r17, Y+3	; 0x03
    3c1e:	aa 81       	ldd	r26, Y+2	; 0x02
    3c20:	b9 81       	ldd	r27, Y+1	; 0x01
    3c22:	ce 0f       	add	r28, r30
    3c24:	d1 1d       	adc	r29, r1
    3c26:	0f b6       	in	r0, 0x3f	; 63
    3c28:	f8 94       	cli
    3c2a:	de bf       	out	0x3e, r29	; 62
    3c2c:	0f be       	out	0x3f, r0	; 63
    3c2e:	cd bf       	out	0x3d, r28	; 61
    3c30:	ed 01       	movw	r28, r26
    3c32:	08 95       	ret

00003c34 <itoa>:
    3c34:	fb 01       	movw	r30, r22
    3c36:	9f 01       	movw	r18, r30
    3c38:	e8 94       	clt
    3c3a:	42 30       	cpi	r20, 0x02	; 2
    3c3c:	c4 f0       	brlt	.+48     	; 0x3c6e <itoa+0x3a>
    3c3e:	45 32       	cpi	r20, 0x25	; 37
    3c40:	b4 f4       	brge	.+44     	; 0x3c6e <itoa+0x3a>
    3c42:	4a 30       	cpi	r20, 0x0A	; 10
    3c44:	29 f4       	brne	.+10     	; 0x3c50 <itoa+0x1c>
    3c46:	97 fb       	bst	r25, 7
    3c48:	1e f4       	brtc	.+6      	; 0x3c50 <itoa+0x1c>
    3c4a:	90 95       	com	r25
    3c4c:	81 95       	neg	r24
    3c4e:	9f 4f       	sbci	r25, 0xFF	; 255
    3c50:	64 2f       	mov	r22, r20
    3c52:	77 27       	eor	r23, r23
    3c54:	0e 94 cf 1d 	call	0x3b9e	; 0x3b9e <__udivmodhi4>
    3c58:	80 5d       	subi	r24, 0xD0	; 208
    3c5a:	8a 33       	cpi	r24, 0x3A	; 58
    3c5c:	0c f0       	brlt	.+2      	; 0x3c60 <itoa+0x2c>
    3c5e:	89 5d       	subi	r24, 0xD9	; 217
    3c60:	81 93       	st	Z+, r24
    3c62:	cb 01       	movw	r24, r22
    3c64:	00 97       	sbiw	r24, 0x00	; 0
    3c66:	a1 f7       	brne	.-24     	; 0x3c50 <itoa+0x1c>
    3c68:	16 f4       	brtc	.+4      	; 0x3c6e <itoa+0x3a>
    3c6a:	5d e2       	ldi	r21, 0x2D	; 45
    3c6c:	51 93       	st	Z+, r21
    3c6e:	10 82       	st	Z, r1
    3c70:	c9 01       	movw	r24, r18
    3c72:	0c 94 3b 1e 	jmp	0x3c76	; 0x3c76 <strrev>

00003c76 <strrev>:
    3c76:	dc 01       	movw	r26, r24
    3c78:	fc 01       	movw	r30, r24
    3c7a:	67 2f       	mov	r22, r23
    3c7c:	71 91       	ld	r23, Z+
    3c7e:	77 23       	and	r23, r23
    3c80:	e1 f7       	brne	.-8      	; 0x3c7a <strrev+0x4>
    3c82:	32 97       	sbiw	r30, 0x02	; 2
    3c84:	04 c0       	rjmp	.+8      	; 0x3c8e <strrev+0x18>
    3c86:	7c 91       	ld	r23, X
    3c88:	6d 93       	st	X+, r22
    3c8a:	70 83       	st	Z, r23
    3c8c:	62 91       	ld	r22, -Z
    3c8e:	ae 17       	cp	r26, r30
    3c90:	bf 07       	cpc	r27, r31
    3c92:	c8 f3       	brcs	.-14     	; 0x3c86 <strrev+0x10>
    3c94:	08 95       	ret

00003c96 <_exit>:
    3c96:	f8 94       	cli

00003c98 <__stop_program>:
    3c98:	ff cf       	rjmp	.-2      	; 0x3c98 <__stop_program>
