<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NEORV32 - Software Framework Documentation: README</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="neorv32_logo_small.png"/></td>
  <td id="projectalign">
   <div id="projectname">NEORV32 - Software Framework Documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div><div class="header">
  <div class="headertitle"><div class="title">README</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><p><a href="https://github.com/stnolting/neorv32"><img src="https://raw.githubusercontent.com/stnolting/neorv32/main/docs/figures/neorv32_logo_riscv.png" alt="NEORV32" class="inline"/></a></p>
<h1><a class="anchor" id="autotoc_md0"></a>
The NEORV32 RISC-V Processor</h1>
<p><a href="https://github.com/riscv/riscv-isa-manual/blob/master/marchid.md"><img src="https://img.shields.io/badge/RISC--V%20Architecture%20ID-19-000000.svg?longCache=true&amp;style=flat-square&amp;logo=riscv&amp;colorA=273274&amp;colorB=fbb517" alt="RISCV-ARCHID" style="pointer-events: none;" class="inline"/></a> <a href="https://github.com/stnolting/neorv32/releases/tag/nightly"><img src="https://img.shields.io/badge/data%20sheet-PDF-ffbd00?longCache=true&amp;style=flat-square&amp;logo=asciidoctor&amp;colorA=273274" alt="datasheet (pdf)" class="inline"/></a> <a href="https://stnolting.github.io/neorv32"><img src="https://img.shields.io/badge/-HTML-ffbd00?longCache=true&amp;style=flat-square" alt="datasheet (html)" class="inline"/></a> <a href="https://github.com/stnolting/neorv32/releases/tag/nightly"><img src="https://img.shields.io/badge/user%20guide-PDF-ffbd00?longCache=true&amp;style=flat-square&amp;logo=asciidoctor&amp;colorA=273274" alt="userguide (pdf)" class="inline"/></a> <a href="https://stnolting.github.io/neorv32/ug"><img src="https://img.shields.io/badge/-HTML-ffbd00?longCache=true&amp;style=flat-square" alt="userguide (html)" class="inline"/></a> <a href="https://stnolting.github.io/neorv32/sw/files.html"><img src="https://img.shields.io/badge/doxygen-HTML-ffbd00?longCache=true&amp;style=flat-square&amp;logo=Doxygen&amp;colorA=273274" alt="doxygen" class="inline"/></a></p>
<ol type="1">
<li>Overview<ul>
<li>Key Features</li>
<li>Project Status</li>
</ul>
</li>
<li>Features</li>
<li>FPGA Implementation Results</li>
<li>Performance</li>
<li>Software Framework &amp; Tooling</li>
<li>**Getting Started** :rocket:</li>
</ol>
<h2><a class="anchor" id="autotoc_md1"></a>
1. Overview</h2>
<p><img src="https://raw.githubusercontent.com/stnolting/neorv32/main/docs/figures/neorv32_processor.png" alt="neorv32 Overview" class="inline"/></p>
<p>The NEORV32 Processor is a <b>customizable microcontroller-like system on chip (SoC)</b> built around the NEORV32 <a href="https://riscv.org/">RISC-V</a> CPU and written in <b>platform-independent VHDL</b>. The processor is intended as auxiliary controller in larger SoC designs or as <em>ready-to-go</em> stand-alone custom microcontroller that even fits into a Lattice iCE40 UltraPlus low-power &amp; low-density FPGA. The project is intended to work <em>out of the box</em> and targets FPGA / RISC-V beginners as well as advanced users.</p>
<p>Special focus is paid on <b>execution safety</b> to provide defined and predictable behavior at any time. Therefore, the CPU ensures that <em>all</em> memory accesses are properly acknowledged and that <em>all</em> invalid/malformed instructions are always detected as such. Whenever an unexpected situation occurs the application software is informed via <em>precise and resumable</em> hardware exceptions.</p>
<p>Want to know more? Check out the <a href="https://stnolting.github.io/neorv32/#_rationale">project's rationale</a>.</p>
<ul>
<li>:books: For detailed information see the <a href="https://stnolting.github.io/neorv32/">NEORV32 online documentation</a>.</li>
<li>:recycle: Looking for an <b>all-Verilog</b> version? Have a look at <a href="https://github.com/stnolting/neorv32-verilog">neorv32-verilog</a>.</li>
<li>:heavy_check_mark: Continuous integration to check for regressions (including RISC-V ISA compatibility check using <b>RISCOF</b>).</li>
<li>:package: <a href="https://github.com/stnolting/neorv32-setups">Exemplary setups</a> and <a href="https://github.com/stnolting/neorv32-setups/blob/main/README.md#Community-Projects">community projects</a> targeting various FPGA boards and toolchains to get started.</li>
<li>:kite: Support for <a href="https://github.com/stnolting/neorv32/tree/main/sw/example/demo_freeRTOS">FreeRTOS</a> and <a href="https://github.com/enjoy-digital/litex/wiki/CPUs#risc-v---neorv32">LiteX</a> SoC Builder Framework.</li>
<li>:label: The project's change log is available in <a href="https://github.com/stnolting/neorv32/blob/main/CHANGELOG.md">CHANGELOG.md</a>.</li>
<li>:rocket: Check out the quick links below and the <a href="https://stnolting.github.io/neorv32/ug/"><em>User Guide</em></a> to get started setting up <em>your</em> NEORV32 processor!</li>
</ul>
<p>:bulb: Feel free to open a new <a href="https://github.com/stnolting/neorv32/issues">issue</a> or start a new <a href="https://github.com/stnolting/neorv32/discussions">discussion</a> if you have questions, comments, ideas or if something is not working as expected. See how to <a href="https://github.com/stnolting/neorv32/blob/main/CONTRIBUTING.md">contribute</a>.</p>
<h3><a class="anchor" id="autotoc_md2"></a>
Key Features</h3>
<ul>
<li>[x] all-in-one package: <b>CPU</b> + <b>SoC</b> + <b>Software Framework &amp; Tooling</b></li>
<li>[x] completely described in behavioral, platform-independent VHDL - <b>no</b> platform-specific primitives, macros, attributes, etc.; an all-Verilog "version" is also <a href="https://github.com/stnolting/neorv32-verilog">available</a></li>
<li>[x] extensive configuration options for adapting the processor to the requirements of the application</li>
<li>[x] highly <a href="https://stnolting.github.io/neorv32/ug/#_comparative_summary">extensible hardware</a> - on CPU, processor and system level</li>
<li>[x] aims to be as small as possible while being as RISC-V-compliant as possible - with a reasonable area-vs-performance trade-off</li>
<li>[x] FPGA friendly (e.g. <em>all</em> internal memories can be mapped to block RAM - including the CPU's register file)</li>
<li>[x] optimized for high clock frequencies to ease integration / timing closure</li>
<li>[x] from zero to _"hello world!"_ - completely open source and documented</li>
<li>[x] easy to use even for FPGA / RISC-V starters – intended to <em>work out of the box</em></li>
</ul>
<h3><a class="anchor" id="autotoc_md3"></a>
Project Status</h3>
<p><a href="https://github.com/stnolting/neorv32/releases"><img src="https://img.shields.io/github/v/release/stnolting/neorv32?longCache=true&amp;style=flat-square&amp;logo=GitHub" alt="release" class="inline"/></a> <a href="https://github.com/stnolting/neorv32/releases"><img src="https://img.shields.io/github/commits-since/stnolting/neorv32/latest?longCache=true&amp;style=flat-square&amp;logo=GitHub" alt="commits-since-latest-release" class="inline"/></a></p>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadLeft">Task / Subproject   </th><th class="markdownTableHeadLeft">Repository   </th><th class="markdownTableHeadLeft">CI Status    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">GitHub Pages (docs)   </td><td class="markdownTableBodyLeft"><a href="https://github.com/stnolting/neorv32">neorv32</a>   </td><td class="markdownTableBodyLeft"><a href="https://stnolting.github.io/neorv32"><img src="https://img.shields.io/website.svg?label=stnolting.github.io%2Fneorv32&amp;longCache=true&amp;style=flat-square&amp;url=http%3A%2F%2Fstnolting.github.io%2Fneorv32%2Findex.html&amp;logo=GitHub" alt="GitHub Pages" style="pointer-events: none;" class="inline"/></a>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft">Build documentation   </td><td class="markdownTableBodyLeft"><a href="https://github.com/stnolting/neorv32">neorv32</a>   </td><td class="markdownTableBodyLeft"><a href="https://github.com/stnolting/neorv32/actions?query=workflow%3ADocumentation"><img src="https://img.shields.io/github/actions/workflow/status/stnolting/neorv32/Documentation.yml?branch=main&amp;longCache=true&amp;style=flat-square&amp;label=Documentation&amp;logo=Github%20Actions&amp;logoColor=fff" alt="Documentation" class="inline"/></a>    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">Processor (SoC) verification   </td><td class="markdownTableBodyLeft"><a href="https://github.com/stnolting/neorv32">neorv32</a>   </td><td class="markdownTableBodyLeft"><a href="https://github.com/stnolting/neorv32/actions?query=workflow%3AProcessor"><img src="https://img.shields.io/github/actions/workflow/status/stnolting/neorv32/Processor.yml?branch=main&amp;longCache=true&amp;style=flat-square&amp;label=Processor%20Check&amp;logo=Github%20Actions&amp;logoColor=fff" alt="Processor" class="inline"/></a>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft">RISCOF core verification   </td><td class="markdownTableBodyLeft"><a href="https://github.com/stnolting/neorv32-riscof">neorv32-riscof</a>   </td><td class="markdownTableBodyLeft"><a href="https://github.com/stnolting/neorv32-riscof/actions/workflows/main.yml"><img src="https://img.shields.io/github/actions/workflow/status/stnolting/neorv32-riscof/main.yml?branch=main&amp;longCache=true&amp;style=flat-square&amp;label=neorv32-riscof&amp;logo=Github%20Actions&amp;logoColor=fff" alt="neorv32-riscof" class="inline"/></a>    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">FPGA implementations   </td><td class="markdownTableBodyLeft"><a href="https://github.com/stnolting/neorv32-setups">neorv32-setups</a>   </td><td class="markdownTableBodyLeft"><a href="https://github.com/stnolting/neorv32-setups/actions?query=workflow%3AImplementation"><img src="https://img.shields.io/github/actions/workflow/status/stnolting/neorv32-setups/Implementation.yml?branch=main&amp;longCache=true&amp;style=flat-square&amp;label=Implementation&amp;logo=Github%20Actions&amp;logoColor=fff" alt="Implementation" class="inline"/></a>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft">All-Verilog version   </td><td class="markdownTableBodyLeft"><a href="https://github.com/stnolting/neorv32-verilog">neorv32-verilog</a>   </td><td class="markdownTableBodyLeft"><a href="https://github.com/stnolting/neorv32-verilog/actions/workflows/main.yml"><img src="https://img.shields.io/github/actions/workflow/status/stnolting/neorv32-verilog/main.yml?branch=main&amp;longCache=true&amp;style=flat-square&amp;label=neorv32-verilog&amp;logo=Github%20Actions&amp;logoColor=fff" alt="neorv32-verilog" class="inline"/></a>    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">Prebuilt GCC toolchains   </td><td class="markdownTableBodyLeft"><a href="https://github.com/stnolting/riscv-gcc-prebuilt">riscv-gcc-prebuilt</a>   </td><td class="markdownTableBodyLeft"><a href="https://github.com/stnolting/riscv-gcc-prebuilt/actions/workflows/main.yml"><img src="https://img.shields.io/github/actions/workflow/status/stnolting/riscv-gcc-prebuilt/main.yml?branch=main&amp;longCache=true&amp;style=flat-square&amp;label=Prebuilt%20Toolchains&amp;logo=Github%20Actions&amp;logoColor=fff" alt="Prebuilt_Toolchains" class="inline"/></a>   </td></tr>
</table>
<p>The processor passes the official RISC-V architecture tests to ensure compatibility with the RISC-V ISA specs., which is checked by the <a href="https://github.com/stnolting/neorv32-riscof">neorv32-riscof</a> repository. It can successfully run <em>any</em> C program (for example from the <a href="https://github.com/stnolting/neorv32/tree/main/sw/example"><code>sw/example</code></a> folder) including CoreMark and FreeRTOS and can be synthesized for <em>any</em> target technology - <a href="https://github.com/stnolting/neorv32-setups">tested</a> on Intel, Xilinx and Lattice FPGAs. The conversion into a plain-Verilog netlist module is automatically checked by the <a href="https://github.com/stnolting/neorv32-verilog">neorv32-verilog</a> repository.</p>
<p>[back to top]</p>
<h2><a class="anchor" id="autotoc_md4"></a>
2. Features</h2>
<p>The NEORV32 Processor provides a full-featured microcontroller-like SoC build around the NEORV32 CPU. By using generics the design is highly configurable and allows a flexible customization to tailor the setup according to your needs. Note that all of the following SoC modules are entirely <em>optional</em>.</p>
<p><b>CPU Core</b></p>
<ul>
<li>32-bit little-endian RISC-V single-core, pipelined/multi-cycle modified Harvard architecture</li>
<li>configurable ISA extensions: \ <code>RV32</code> [<a href="https://stnolting.github.io/neorv32/#_i_isa_extension"><code>I</code></a>/ <a href="https://stnolting.github.io/neorv32/#_e_isa_extension"><code>E</code></a>] [<a href="https://stnolting.github.io/neorv32/#_m_isa_extension"><code>M</code></a>] [<a href="https://stnolting.github.io/neorv32/#_a_isa_extension"><code>A</code></a>] [<a href="https://stnolting.github.io/neorv32/#_c_isa_extension"><code>C</code></a>] [<a href="https://stnolting.github.io/neorv32/#_b_isa_extension"><code>B</code></a>] [<a href="https://stnolting.github.io/neorv32/#_u_isa_extension"><code>U</code></a>] [<a href="https://stnolting.github.io/neorv32/#_x_isa_extension"><code>X</code></a>] [<a href="https://stnolting.github.io/neorv32/#_zicntr_isa_extension"><code>Zicntr</code></a>] [<a href="https://stnolting.github.io/neorv32/#_zicsr_isa_extension"><code>Zicsr</code></a>] [<a href="https://stnolting.github.io/neorv32/#_zihpm_isa_extension"><code>Zihpm</code></a>] [<a href="https://stnolting.github.io/neorv32/#_zifencei_isa_extension"><code>Zifencei</code></a>] [<a href="https://stnolting.github.io/neorv32/#_zfinx_isa_extension"><code>Zfinx</code></a>] [<a href="https://stnolting.github.io/neorv32/#_zmmul_isa_extension"><code>Zmmul</code></a>] [<a href="https://stnolting.github.io/neorv32/#_zxcfu_isa_extension"><code>Zxcfu</code></a>] [<a href="https://stnolting.github.io/neorv32/#_pmp_isa_extension"><code>PMP</code></a>] [<a href="https://stnolting.github.io/neorv32/#_smcntrpmf_isa_extension"><code>Smcntrpmf</code></a>] [<a href="https://stnolting.github.io/neorv32/#_sdext_isa_extension"><code>Sdext</code></a>] [<a href="https://stnolting.github.io/neorv32/#_sdtrig_isa_extension"><code>Sdtrig</code></a>]</li>
<li>compatible to subsets of the RISC-V <em>Unprivileged ISA Specification</em> (<a href="https://github.com/stnolting/neorv32/blob/main/docs/references/riscv-spec.pdf">pdf</a>) and <em>Privileged Architecture Specification</em> (<a href="https://github.com/stnolting/neorv32/blob/main/docs/references/riscv-privileged.pdf">pdf</a>).</li>
<li><code>machine</code> and <code>user</code> privilege modes</li>
<li>implements <b>all</b> standard RISC-V exceptions and interrupts + 16 fast interrupt request channels as NEORV32-specific extension</li>
<li>custom functions unit (<a href="https://stnolting.github.io/neorv32/#_custom_functions_unit_cfu">CFU</a> as <code>Zxcfu</code> ISA extension) for <b>custom RISC-V instructions</b>;</li>
<li><em>intrinsic</em> libraries for CPU extensions that are not yet supported by GCC</li>
</ul>
<p><b>Memories</b></p>
<ul>
<li>processor-internal data and instruction memories (<a href="https://stnolting.github.io/neorv32/#_data_memory_dmem">DMEM</a> / <a href="https://stnolting.github.io/neorv32/#_instruction_memory_imem">IMEM</a>) &amp; caches (<a href="https://stnolting.github.io/neorv32/#_processor_internal_instruction_cache_icache">iCACHE</a> and <a href="https://stnolting.github.io/neorv32/#_processor_internal_data_cache_dcache">dCACHE</a>)</li>
<li>pre-installed bootloader (<a href="https://stnolting.github.io/neorv32/#_bootloader_rom_bootrom">BOOTLDROM</a>) with serial user interface; allows booting application code via UART or from external SPI flash</li>
</ul>
<p><b>Timers and Counters</b></p>
<ul>
<li>64-bit machine system timer (<a href="https://stnolting.github.io/neorv32/#_machine_system_timer_mtime">MTIME</a>), RISC-V spec. compatible</li>
<li>32-bit general purpose timer (<a href="https://stnolting.github.io/neorv32/#_general_purpose_timer_gptmr">GPTMR</a>)</li>
<li>watchdog timer (<a href="https://stnolting.github.io/neorv32/#_watchdog_timer_wdt">WDT</a>)</li>
</ul>
<p><b>Input / Output</b></p>
<ul>
<li>standard serial interfaces (<a href="https://stnolting.github.io/neorv32/#_primary_universal_asynchronous_receiver_and_transmitter_uart0">UART</a>, <a href="https://stnolting.github.io/neorv32/#_serial_peripheral_interface_controller_spi">SPI</a> (host), <a href="https://stnolting.github.io/neorv32/#_serial_data_interface_controller_sdi">SDI</a> (SPI device), <a href="https://stnolting.github.io/neorv32/#_two_wire_serial_interface_controller_twi">TWI/I²C</a>, <a href="https://stnolting.github.io/neorv32/#_one_wire_serial_interface_controller_onewire">ONEWIRE/1-Wire</a>)</li>
<li>general purpose IOs (<a href="https://stnolting.github.io/neorv32/#_general_purpose_input_and_output_port_gpio">GPIO</a>) and <a href="https://stnolting.github.io/neorv32/#_pulse_width_modulation_controller_pwm">PWM</a></li>
<li>smart LED interface (<a href="https://stnolting.github.io/neorv32/#_smart_led_interface_neoled">NEOLED</a>) to directly control NeoPixel(TM) LEDs</li>
</ul>
<p><b>SoC Connectivity</b></p>
<ul>
<li>32-bit external bus interface - Wishbone b4 compatible (<a href="https://stnolting.github.io/neorv32/#_processor_external_memory_interface_wishbone">WISHBONE</a>); <a href="https://github.com/stnolting/neorv32/blob/main/rtl/system_integration">wrappers</a> for AXI4-Lite and Avalon-MM host interfaces</li>
<li>stream link interface with independent RX and TX channels - AXI4-Stream compatible (<a href="https://stnolting.github.io/neorv32/#_stream_link_interface_slink">SLINK</a>)</li>
<li>external interrupts controller with up to 32 channels (<a href="https://stnolting.github.io/neorv32/#_external_interrupt_controller_xirq">XIRQ</a>)</li>
</ul>
<p><b>Advanced</b></p>
<ul>
<li><b>true</b> random number generator (<a href="https://stnolting.github.io/neorv32/#_true_random_number_generator_trng">TRNG</a>) based on the <a href="https://github.com/stnolting/neoTRNG">neoTRNG</a></li>
<li>execute-in-place module (<a href="https://stnolting.github.io/neorv32/#_execute_in_place_module_xip">XIP</a>) to execute code right from a SPI flash</li>
<li>custom functions subsystem (<a href="https://stnolting.github.io/neorv32/#_custom_functions_subsystem_cfs">CFS</a>) for custom tightly-coupled co-processors, accelerators or interfaces</li>
<li>direct memory access controller (<a href="https://stnolting.github.io/neorv32/#_direct_memory_access_controller_dma">DMA</a>) for CPU-independent data transfers and conversions</li>
<li>cyclic redundancy check unit (<a href="https://stnolting.github.io/neorv32/#_cyclic_redundancy_check_crc">DMA</a>) to test data integrity (CRC8/16/32)</li>
</ul>
<p><b>Debugging</b></p>
<ul>
<li>on-chip debugger (<a href="https://stnolting.github.io/neorv32/#_on_chip_debugger_ocd">OCD</a>) accessible via standard JTAG interface</li>
<li>compliant to the "Minimal RISC-V Debug Specification Version 1.0"</li>
<li>compatible with <b>OpenOCD</b> + <b>gdb</b> and <b>Segger Embedded Studio</b></li>
</ul>
<p>[back to top]</p>
<h2><a class="anchor" id="autotoc_md5"></a>
3. FPGA Implementation Results</h2>
<p>Implementation results for <b>exemplary CPU configurations</b> generated for an Intel Cyclone IV <code>EP4CE22F17C6</code> FPGA using Intel Quartus Prime Lite 21.1 (no timing constrains, <em>balanced optimization</em>, f_max from <em>Slow 1200mV 0C Model</em>).</p>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadLeft">CPU Configuration (version <a href="https://github.com/stnolting/neorv32/blob/main/CHANGELOG.md">1.7.8.5</a>)   </th><th class="markdownTableHeadCenter">LEs   </th><th class="markdownTableHeadCenter">FFs   </th><th class="markdownTableHeadCenter">Memory bits   </th><th class="markdownTableHeadCenter">DSPs   </th><th class="markdownTableHeadCenter">f_max    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><code>rv32i_Zicsr</code>   </td><td class="markdownTableBodyCenter">1223   </td><td class="markdownTableBodyCenter">607   </td><td class="markdownTableBodyCenter">1024   </td><td class="markdownTableBodyCenter">0   </td><td class="markdownTableBodyCenter">130 MHz    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><code>rv32i_Zicsr_Zicntr</code>   </td><td class="markdownTableBodyCenter">1578   </td><td class="markdownTableBodyCenter">773   </td><td class="markdownTableBodyCenter">1024   </td><td class="markdownTableBodyCenter">0   </td><td class="markdownTableBodyCenter">130 MHz    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><code>rv32imc_Zicsr_Zicntr</code>   </td><td class="markdownTableBodyCenter">2338   </td><td class="markdownTableBodyCenter">992   </td><td class="markdownTableBodyCenter">1024   </td><td class="markdownTableBodyCenter">0   </td><td class="markdownTableBodyCenter">130 MHz   </td></tr>
</table>
<p>Implementation results for an <b>exemplary SoC/Processor configurations</b> generated for a Xilinx Artix-7 <code>xc7a35ticsg324-1L</code> FPGA using Xilinx Vivado 2019.2 (no constraints except for clock speed).</p>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadLeft">SoC Configuration (version <a href="https://github.com/stnolting/neorv32/blob/main/CHANGELOG.md">1.7.7.3</a>)   </th><th class="markdownTableHeadCenter">LUTs   </th><th class="markdownTableHeadCenter">FFs   </th><th class="markdownTableHeadCenter">BRAMs   </th><th class="markdownTableHeadCenter">DSPs   </th><th class="markdownTableHeadCenter">Clock    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">CPU: <code>rv32imcu_Zicsr_Zicnt_DEBUG</code> + <code>FST_MUL</code> + <code>FAST_SHIFT</code>; Peripherals: <code>UART0</code> + <code>MTIME</code> + <code>GPIO</code>   </td><td class="markdownTableBodyCenter">2488   </td><td class="markdownTableBodyCenter">1807   </td><td class="markdownTableBodyCenter">7   </td><td class="markdownTableBodyCenter">4   </td><td class="markdownTableBodyCenter">150 MHz   </td></tr>
</table>
<p>:bulb: An incremental list of the CPU extensions and the Processor modules can be found in the <a href="https://stnolting.github.io/neorv32/#_fpga_implementation_results"><em>Data Sheet: FPGA Implementation Results</em></a>.</p>
<p>[back to top]</p>
<h2><a class="anchor" id="autotoc_md6"></a>
4. Performance</h2>
<p>The NEORV32 CPU is based on a two-stages pipeline architecture (fetch and execute). The average CPI (cycles per instruction) depends on the instruction mix of a specific applications and also on the available CPU extensions.</p>
<p>The following table shows the performance results (scores and average CPI) for exemplary CPU configurations (no caches) executing 2000 iterations of the <a href="https://github.com/stnolting/neorv32/blob/main/sw/example/coremark">CoreMark</a> CPU benchmark (using plain GCC10 rv32i built-in libraries only!).</p>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadLeft">CPU Configuration (version <a href="https://github.com/stnolting/neorv32/blob/main/CHANGELOG.md">1.5.7.10</a>)   </th><th class="markdownTableHeadCenter">CoreMark Score   </th><th class="markdownTableHeadCenter">CoreMarks/MHz   </th><th class="markdownTableHeadCenter">Average CPI    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><em>small</em> (<code>rv32i_Zicsr</code>)   </td><td class="markdownTableBodyCenter">33.89   </td><td class="markdownTableBodyCenter"><b>0.3389</b>   </td><td class="markdownTableBodyCenter"><b>4.04</b>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><em>medium</em> (<code>rv32imc_Zicsr</code>)   </td><td class="markdownTableBodyCenter">62.50   </td><td class="markdownTableBodyCenter"><b>0.6250</b>   </td><td class="markdownTableBodyCenter"><b>5.34</b>    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><em>performance</em> (<code>rv32imc_Zicsr</code> + perf. options)   </td><td class="markdownTableBodyCenter">95.23   </td><td class="markdownTableBodyCenter"><b>0.9523</b>   </td><td class="markdownTableBodyCenter"><b>3.54</b>   </td></tr>
</table>
<p>:bulb: More information regarding the CPU performance can be found in the <a href="https://stnolting.github.io/neorv32/#_cpu_performance"><em>Data Sheet: CPU Performance</em></a>. The CPU &amp; SoC provide further "tuning" options to optimize the design for maximum performance, maximum clock speed, minimal area or minimal power consumption: <a href="https://stnolting.github.io/neorv32/ug/#_application_specific_processor_configuration"><em>UG: Application-Specific Processor Configuration</em></a></p>
<p>[back to top]</p>
<h2><a class="anchor" id="autotoc_md7"></a>
5. Software Framework and Tooling</h2>
<ul>
<li><a href="https://github.com/stnolting/neorv32/tree/main/sw/lib">core libraries</a> for high-level usage of the provided functions and peripherals</li>
<li>application compilation based on GNU makefiles</li>
<li>gcc-based toolchain (<a href="https://github.com/stnolting/riscv-gcc-prebuilt">pre-compiled toolchains available</a>)</li>
<li><a href="https://github.com/stnolting/neorv32/tree/main/sw/svd">SVD file</a> for advanced debugging and IDE integration</li>
<li>bootloader with UART interface console</li>
<li>runtime environment for handling traps</li>
<li>several <a href="https://github.com/stnolting/neorv32/tree/main/sw/example">example programs</a> to get started including CoreMark, FreeRTOS and Conway's Game of Life</li>
<li>doxygen-based documentation, available on <a href="https://stnolting.github.io/neorv32/sw/files.html">GitHub pages</a></li>
<li>supports implementation using open source toolchains - both, software and hardware can be developed and debugged with open source tools (<a href="https://github.com/ghdl/ghdl">GHDL</a>, Yosys, nextpnr, openOCD, gtkwave, ...)</li>
<li><a href="https://github.com/stnolting/neorv32/actions">continuous integration</a> is available for:<ul>
<li>allowing users to see the expected execution/output of the tools</li>
<li>ensuring RISC-V specification compatibility using <a href="https://github.com/stnolting/neorv32-riscof">RISCOF</a></li>
<li>catching regressions</li>
<li>providing ready-to-use and up-to-date <a href="https://github.com/stnolting/neorv32-setups/actions/workflows/Implementation.yml">bitstreams</a> and <a href="https://stnolting.github.io/neorv32/">documentation</a></li>
</ul>
</li>
</ul>
<p>:bulb: Want to know more? Check out the <a href="https://stnolting.github.io/neorv32/#_software_framework"><em>Data Sheet: Software Framework</em></a>.</p>
<p>[back to top]</p>
<h2><a class="anchor" id="autotoc_md8"></a>
6. Getting Started</h2>
<p>This overview provides some <em>quick links</em> to the most important sections of the <a href="https://stnolting.github.io/neorv32">online Data Sheet</a> and the <a href="https://stnolting.github.io/neorv32/ug">online User Guide</a>.</p>
<h3><a class="anchor" id="autotoc_md9"></a>
:mag: Project Overview</h3>
<ul>
<li><b><a href="https://stnolting.github.io/neorv32/#_overview">NEORV32 Project</a> - introduction</b><ul>
<li><a href="https://stnolting.github.io/neorv32/#_rationale">Rationale</a> - why? how come? what for?</li>
<li><a href="https://stnolting.github.io/neorv32/#_project_key_features">Key Features</a> - what makes it special</li>
<li><a href="https://stnolting.github.io/neorv32/#_project_folder_structure">Structure</a> - folders, RTL files and compile order</li>
<li><a href="https://stnolting.github.io/neorv32/#_fpga_implementation_results">Metrics</a> - FPGA implementation and performance evaluation</li>
</ul>
</li>
</ul>
<h3><a class="anchor" id="autotoc_md10"></a>
:electric_plug: Hardware Overview</h3>
<ul>
<li><b><a href="https://stnolting.github.io/neorv32/#_neorv32_processor_soc">NEORV32 Processor</a> - the SoC</b><ul>
<li><a href="https://stnolting.github.io/neorv32/#_processor_top_entity_signals">Top Entity - Signals</a> - how to connect to the processor</li>
<li><a href="https://stnolting.github.io/neorv32/#_processor_top_entity_generics">Top Entity - Generics</a> - processor/CPU configuration options</li>
<li><a href="https://stnolting.github.io/neorv32/#_address_space">Address Space</a> - memory layout and boot configurations</li>
<li><a href="https://stnolting.github.io/neorv32/#_processor_internal_modules">SoC Modules</a> - IO/peripheral modules and memories</li>
<li><a href="https://stnolting.github.io/neorv32/#_on_chip_debugger_ocd">On-Chip Debugger</a> - in-system debugging of the processor via JTAG</li>
</ul>
</li>
<li><b><a href="https://stnolting.github.io/neorv32/#_neorv32_central_processing_unit_cpu">NEORV32 CPU</a> - the Core</b><ul>
<li><a href="https://stnolting.github.io/neorv32/#_risc_v_compatibility">RISC-V Compatibility</a> - what is compatible to the specs and what is not</li>
<li><a href="https://stnolting.github.io/neorv32/#_architecture">Architecture</a> - a look under the hood</li>
<li><a href="https://stnolting.github.io/neorv32/#_full_virtualization">Full Virtualization</a> - execution safety</li>
<li><a href="https://stnolting.github.io/neorv32/#_instruction_sets_and_extensions">ISA and Extensions</a> - available (RISC-V) ISA extensions</li>
<li><a href="https://stnolting.github.io/neorv32/#_control_and_status_registers_csrs">CSRs</a> - control and status registers</li>
<li><a href="https://stnolting.github.io/neorv32/#_traps_exceptions_and_interrupts">Traps</a> - interrupts and exceptions</li>
</ul>
</li>
</ul>
<h3><a class="anchor" id="autotoc_md11"></a>
:floppy_disk: Software Overview</h3>
<ul>
<li><a href="https://github.com/stnolting/neorv32/tree/main/sw/example">Example Programs</a> - examples how to use the processor's IO/peripheral modules</li>
<li><a href="https://stnolting.github.io/neorv32/#_core_libraries">Core Libraries</a> - high-level functions for accessing the processor's peripherals</li>
<li><a href="https://stnolting.github.io/neorv32/sw/files.html">Software Framework Documentation</a> - <em>doxygen</em>-based</li>
<li><a href="https://stnolting.github.io/neorv32/#_application_makefile">Application Makefile</a> - turning <em>your</em> application into an executable</li>
<li><a href="https://stnolting.github.io/neorv32/#_bootloader">Bootloader</a> - the build-in NEORV32 bootloader</li>
</ul>
<h3><a class="anchor" id="autotoc_md12"></a>
:rocket: User Guide</h3>
<ul>
<li><a href="https://stnolting.github.io/neorv32/ug/#_software_toolchain_setup">Toolchain Setup</a> - install and setup the RISC-V GCC toolchain</li>
<li><a href="https://stnolting.github.io/neorv32/ug/#_general_hardware_setup">General Hardware Setup</a> - setup a new NEORV32 FPGA project</li>
<li><a href="https://stnolting.github.io/neorv32/ug/#_general_software_framework_setup">General Software Setup</a> - configure the software framework</li>
<li><a href="https://stnolting.github.io/neorv32/ug/#_application_program_compilation">Application Compilation</a> - compile an application using <code>make</code></li>
<li><a href="https://stnolting.github.io/neorv32/ug/#_uploading_and_starting_of_a_binary_executable_image_via_uart">Upload via Bootloader</a> - upload and execute executables</li>
<li><a href="https://stnolting.github.io/neorv32/ug/#_application_specific_processor_configuration">Application-Specific Processor Configuration</a> - tailor the processor to your needs</li>
<li><a href="https://stnolting.github.io/neorv32/ug/#_adding_custom_hardware_modules">Adding Custom Hardware Modules</a> - add <em>your</em> custom hardware</li>
<li><a href="https://stnolting.github.io/neorv32/ug/#_debugging_using_the_on_chip_debugger">Debugging via the On-Chip Debugger</a> - step through code <em>online</em> and <em>in-system</em></li>
<li><a href="https://stnolting.github.io/neorv32/ug/#_simulating_the_processor">Simulation</a> - simulate the whole SoC</li>
<li><a href="https://stnolting.github.io/neorv32/ug/#_litex_soc_builder_support">LiteX Integration</a> - build a SoC using NEORV32 + <a href="https://github.com/enjoy-digital/litex">LiteX</a></li>
<li><a href="https://stnolting.github.io/neorv32/ug/#_neorv32_in_verilog">Convert to Verilog</a> - turn the NEORV32 into an all-Verilog design</li>
</ul>
<h3><a class="anchor" id="autotoc_md13"></a>
:copyright: Legal</h3>
<p><a href="https://github.com/stnolting/neorv32/blob/main/LICENSE"><img src="https://img.shields.io/github/license/stnolting/neorv32?longCache=true&amp;style=flat" alt="license" class="inline"/></a> <a href="https://doi.org/10.5281/zenodo.5018888"><img src="https://zenodo.org/badge/DOI/10.5281/zenodo.5018888.svg" alt="DOI" style="pointer-events: none;" class="inline"/></a></p>
<ul>
<li><a href="https://stnolting.github.io/neorv32/#_legal">Overview</a> - license, disclaimer, limitation of liability for external links, proprietary notice, etc.</li>
<li><a href="https://stnolting.github.io/neorv32/#_citing">Citing</a> - citing information</li>
</ul>
<p>This is an open-source project that is free of charge. Use this project in any way you like (as long as it complies to the permissive <a href="https://github.com/stnolting/neorv32/blob/main/LICENSE">license</a>). Please cite it appropriately. :+1:</p>
<p>[back to top]</p>
<hr  />
<p>**:heart: A big shout-out to the community and all the <a href="https://github.com/stnolting/neorv32/graphs/contributors">contributors</a>, who helped improving this project!** </p>
</div></div><!-- contents -->
</div><!-- PageDoc -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
