# VTX
8/1/2026
FPGA/UART: 2 IP core uart_rx and  uart_tx
- Test 23-1: UART loopback in PC : uart_rx_IP + wrapper_Rx_fifo + FIFO generator + wrapper_Tx_fifo + uart_tx_IP
- test 22-2: UART through PC -> Zybo_PL -> DDR -> Zybo_PS

