--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/f3nr1r/Manual_Softwares/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Main_TOP.twx Main_TOP.ncd -o
Main_TOP.twr Main_TOP.pcf -ucf IOPinout.ucf

Design file:              Main_TOP.ncd
Physical constraint file: Main_TOP.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "U1/clkin1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "U1/clkin1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: U1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: U1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: U1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "U1/clkout1" derived from  NET 
"U1/clkin1" PERIOD = 10 ns HIGH 50%; 
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "U1/clkout1" derived from
 NET "U1/clkin1" PERIOD = 10 ns HIGH 50%;

--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: U1/clkout2_buf/I0
  Logical resource: U1/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: U1/clkout1
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CLK_dac_o_OBUF/CLK0
  Logical resource: ODDR2_inst/CK0
  Location pin: OLOGIC_X2Y62.CLK0
  Clock network: DEBUG_o_3_OBUF
--------------------------------------------------------------------------------
Slack: 8.597ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CLK_dac_o_OBUF/CLK1
  Logical resource: ODDR2_inst/CK1
  Location pin: OLOGIC_X2Y62.CLK1
  Clock network: DEBUG_o_3_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "U1/clkout0" derived from  NET 
"U1/clkin1" PERIOD = 10 ns HIGH 50%; 
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 231656 paths analyzed, 1767 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.313ns.
--------------------------------------------------------------------------------

Paths for end point U5/read_addr_s_4 (SLICE_X23Y43.A5), 8652 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/inc_rd_addr_o_0 (FF)
  Destination:          U5/read_addr_s_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.203ns (Levels of Logic = 8)
  Clock Path Skew:      -0.015ns (0.243 - 0.258)
  Source Clock:         DEBUG_o_2_OBUF rising at 0.000ns
  Destination Clock:    DEBUG_o_2_OBUF rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/inc_rd_addr_o_0 to U5/read_addr_s_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.AQ      Tcko                  0.391   U3/inc_rd_addr_o<3>
                                                       U3/inc_rd_addr_o_0
    SLICE_X20Y43.A5      net (fanout=3)        1.063   U3/inc_rd_addr_o<0>
    SLICE_X20Y43.DMUX    Topad                 0.566   U3/D_mem_o<5>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_lut<0>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<3>
    SLICE_X18Y44.B2      net (fanout=1)        1.047   U5/read_addr_s[14]_GND_38_o_add_12_OUT<3>
    SLICE_X18Y44.COUT    Topcyb                0.375   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_cy<3>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_lut<1>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_cy<3>
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_cy<3>
    SLICE_X18Y45.COUT    Tbyp                  0.076   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_cy<7>
    SLICE_X21Y44.B4      net (fanout=16)       1.117   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
    SLICE_X21Y44.B       Tilo                  0.259   U3/max_rd_addr_o<3>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_B81
    SLICE_X22Y42.C3      net (fanout=1)        0.689   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_rs_B<2>
    SLICE_X22Y42.CMUX    Tilo                  0.251   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<3>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs2
    SLICE_X22Y42.DX      net (fanout=2)        0.551   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs2
    SLICE_X22Y42.COUT    Tdxcy                 0.097   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<3>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>_2
    SLICE_X22Y43.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>3
    SLICE_X22Y43.AQ      Tito_logic            0.581   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>_6
                                                       U5/read_addr_s[14]_GND_38_o_mux_13_OUT<4>_rt
    SLICE_X23Y43.A5      net (fanout=1)        0.812   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<4>
    SLICE_X23Y43.CLK     Tas                   0.322   U5/read_addr_s<10>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_18_OUT101
                                                       U5/read_addr_s_4
    -------------------------------------------------  ---------------------------
    Total                                      8.203ns (2.918ns logic, 5.285ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/inc_rd_addr_o_0 (FF)
  Destination:          U5/read_addr_s_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.193ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.243 - 0.258)
  Source Clock:         DEBUG_o_2_OBUF rising at 0.000ns
  Destination Clock:    DEBUG_o_2_OBUF rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/inc_rd_addr_o_0 to U5/read_addr_s_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.AQ      Tcko                  0.391   U3/inc_rd_addr_o<3>
                                                       U3/inc_rd_addr_o_0
    SLICE_X20Y43.A5      net (fanout=3)        1.063   U3/inc_rd_addr_o<0>
    SLICE_X20Y43.DMUX    Topad                 0.566   U3/D_mem_o<5>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_lut<0>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<3>
    SLICE_X18Y44.B2      net (fanout=1)        1.047   U5/read_addr_s[14]_GND_38_o_add_12_OUT<3>
    SLICE_X18Y44.COUT    Topcyb                0.375   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_cy<3>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_lut<1>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_cy<3>
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_cy<3>
    SLICE_X18Y45.COUT    Tbyp                  0.076   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_cy<7>
    SLICE_X21Y44.A4      net (fanout=16)       1.063   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
    SLICE_X21Y44.A       Tilo                  0.259   U3/max_rd_addr_o<3>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_B91
    SLICE_X22Y42.D1      net (fanout=1)        0.818   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_rs_B<3>
    SLICE_X22Y42.DMUX    Tilo                  0.251   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<3>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs3
    SLICE_X22Y43.A5      net (fanout=2)        0.366   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs3
    SLICE_X22Y43.AQ      Tad_logic             0.781   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_lut<0>4
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>_6
                                                       U5/read_addr_s[14]_GND_38_o_mux_13_OUT<4>_rt
    SLICE_X23Y43.A5      net (fanout=1)        0.812   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<4>
    SLICE_X23Y43.CLK     Tas                   0.322   U5/read_addr_s<10>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_18_OUT101
                                                       U5/read_addr_s_4
    -------------------------------------------------  ---------------------------
    Total                                      8.193ns (3.021ns logic, 5.172ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/inc_rd_addr_o_0 (FF)
  Destination:          U5/read_addr_s_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.176ns (Levels of Logic = 10)
  Clock Path Skew:      -0.015ns (0.243 - 0.258)
  Source Clock:         DEBUG_o_2_OBUF rising at 0.000ns
  Destination Clock:    DEBUG_o_2_OBUF rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/inc_rd_addr_o_0 to U5/read_addr_s_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.AQ      Tcko                  0.391   U3/inc_rd_addr_o<3>
                                                       U3/inc_rd_addr_o_0
    SLICE_X20Y43.A5      net (fanout=3)        1.063   U3/inc_rd_addr_o<0>
    SLICE_X20Y43.COUT    Topcya                0.379   U3/D_mem_o<5>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_lut<0>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<3>
    SLICE_X20Y44.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<3>
    SLICE_X20Y44.COUT    Tbyp                  0.076   U3/inc_rd_addr_o<7>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<7>
    SLICE_X20Y45.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<7>
    SLICE_X20Y45.COUT    Tbyp                  0.076   U3/inc_rd_addr_o<11>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
    SLICE_X20Y46.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
    SLICE_X20Y46.BMUX    Tcinb                 0.292   U5/read_addr_s[14]_GND_38_o_add_12_OUT<14>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_xor<14>
    SLICE_X18Y45.C3      net (fanout=1)        0.913   U5/read_addr_s[14]_GND_38_o_add_12_OUT<13>
    SLICE_X18Y45.COUT    Topcyc                0.295   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_lut<6>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_cy<7>
    SLICE_X21Y44.B4      net (fanout=16)       1.117   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
    SLICE_X21Y44.B       Tilo                  0.259   U3/max_rd_addr_o<3>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_B81
    SLICE_X22Y42.C3      net (fanout=1)        0.689   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_rs_B<2>
    SLICE_X22Y42.CMUX    Tilo                  0.251   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<3>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs2
    SLICE_X22Y42.DX      net (fanout=2)        0.551   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs2
    SLICE_X22Y42.COUT    Tdxcy                 0.097   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<3>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>_2
    SLICE_X22Y43.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>3
    SLICE_X22Y43.AQ      Tito_logic            0.581   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>_6
                                                       U5/read_addr_s[14]_GND_38_o_mux_13_OUT<4>_rt
    SLICE_X23Y43.A5      net (fanout=1)        0.812   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<4>
    SLICE_X23Y43.CLK     Tas                   0.322   U5/read_addr_s<10>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_18_OUT101
                                                       U5/read_addr_s_4
    -------------------------------------------------  ---------------------------
    Total                                      8.176ns (3.019ns logic, 5.157ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point U5/read_addr_s_6 (SLICE_X23Y43.C2), 12978 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/inc_rd_addr_o_0 (FF)
  Destination:          U5/read_addr_s_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.195ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.243 - 0.258)
  Source Clock:         DEBUG_o_2_OBUF rising at 0.000ns
  Destination Clock:    DEBUG_o_2_OBUF rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/inc_rd_addr_o_0 to U5/read_addr_s_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.AQ      Tcko                  0.391   U3/inc_rd_addr_o<3>
                                                       U3/inc_rd_addr_o_0
    SLICE_X20Y43.A5      net (fanout=3)        1.063   U3/inc_rd_addr_o<0>
    SLICE_X20Y43.DMUX    Topad                 0.566   U3/D_mem_o<5>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_lut<0>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<3>
    SLICE_X18Y44.B2      net (fanout=1)        1.047   U5/read_addr_s[14]_GND_38_o_add_12_OUT<3>
    SLICE_X18Y44.COUT    Topcyb                0.375   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_cy<3>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_lut<1>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_cy<3>
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_cy<3>
    SLICE_X18Y45.COUT    Tbyp                  0.076   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_cy<7>
    SLICE_X21Y46.A6      net (fanout=16)       0.890   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
    SLICE_X21Y46.A       Tilo                  0.259   U3/max_rd_addr_o<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_B101
    SLICE_X22Y43.A2      net (fanout=1)        1.057   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_rs_B<4>
    SLICE_X22Y43.AMUX    Tilo                  0.251   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs4
    SLICE_X22Y43.BX      net (fanout=2)        0.579   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs4
    SLICE_X22Y43.CQ      Tito_logic            0.721   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>_6
                                                       U5/read_addr_s[14]_GND_38_o_mux_13_OUT<6>_rt
    SLICE_X23Y43.C2      net (fanout=1)        0.595   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<6>
    SLICE_X23Y43.CLK     Tas                   0.322   U5/read_addr_s<10>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_18_OUT121
                                                       U5/read_addr_s_6
    -------------------------------------------------  ---------------------------
    Total                                      8.195ns (2.961ns logic, 5.234ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/inc_rd_addr_o_0 (FF)
  Destination:          U5/read_addr_s_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.168ns (Levels of Logic = 9)
  Clock Path Skew:      -0.015ns (0.243 - 0.258)
  Source Clock:         DEBUG_o_2_OBUF rising at 0.000ns
  Destination Clock:    DEBUG_o_2_OBUF rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/inc_rd_addr_o_0 to U5/read_addr_s_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.AQ      Tcko                  0.391   U3/inc_rd_addr_o<3>
                                                       U3/inc_rd_addr_o_0
    SLICE_X20Y43.A5      net (fanout=3)        1.063   U3/inc_rd_addr_o<0>
    SLICE_X20Y43.COUT    Topcya                0.379   U3/D_mem_o<5>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_lut<0>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<3>
    SLICE_X20Y44.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<3>
    SLICE_X20Y44.COUT    Tbyp                  0.076   U3/inc_rd_addr_o<7>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<7>
    SLICE_X20Y45.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<7>
    SLICE_X20Y45.COUT    Tbyp                  0.076   U3/inc_rd_addr_o<11>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
    SLICE_X20Y46.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
    SLICE_X20Y46.BMUX    Tcinb                 0.292   U5/read_addr_s[14]_GND_38_o_add_12_OUT<14>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_xor<14>
    SLICE_X18Y45.C3      net (fanout=1)        0.913   U5/read_addr_s[14]_GND_38_o_add_12_OUT<13>
    SLICE_X18Y45.COUT    Topcyc                0.295   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_lut<6>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_cy<7>
    SLICE_X21Y46.A6      net (fanout=16)       0.890   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
    SLICE_X21Y46.A       Tilo                  0.259   U3/max_rd_addr_o<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_B101
    SLICE_X22Y43.A2      net (fanout=1)        1.057   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_rs_B<4>
    SLICE_X22Y43.AMUX    Tilo                  0.251   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs4
    SLICE_X22Y43.BX      net (fanout=2)        0.579   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs4
    SLICE_X22Y43.CQ      Tito_logic            0.721   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>_6
                                                       U5/read_addr_s[14]_GND_38_o_mux_13_OUT<6>_rt
    SLICE_X23Y43.C2      net (fanout=1)        0.595   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<6>
    SLICE_X23Y43.CLK     Tas                   0.322   U5/read_addr_s<10>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_18_OUT121
                                                       U5/read_addr_s_6
    -------------------------------------------------  ---------------------------
    Total                                      8.168ns (3.062ns logic, 5.106ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/inc_rd_addr_o_0 (FF)
  Destination:          U5/read_addr_s_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.164ns (Levels of Logic = 9)
  Clock Path Skew:      -0.015ns (0.243 - 0.258)
  Source Clock:         DEBUG_o_2_OBUF rising at 0.000ns
  Destination Clock:    DEBUG_o_2_OBUF rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/inc_rd_addr_o_0 to U5/read_addr_s_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.AQ      Tcko                  0.391   U3/inc_rd_addr_o<3>
                                                       U3/inc_rd_addr_o_0
    SLICE_X20Y43.A5      net (fanout=3)        1.063   U3/inc_rd_addr_o<0>
    SLICE_X20Y43.COUT    Topcya                0.379   U3/D_mem_o<5>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_lut<0>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<3>
    SLICE_X20Y44.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<3>
    SLICE_X20Y44.COUT    Tbyp                  0.076   U3/inc_rd_addr_o<7>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<7>
    SLICE_X20Y45.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<7>
    SLICE_X20Y45.COUT    Tbyp                  0.076   U3/inc_rd_addr_o<11>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
    SLICE_X20Y46.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
    SLICE_X20Y46.BMUX    Tcinb                 0.292   U5/read_addr_s[14]_GND_38_o_add_12_OUT<14>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_xor<14>
    SLICE_X18Y45.C3      net (fanout=1)        0.913   U5/read_addr_s[14]_GND_38_o_add_12_OUT<13>
    SLICE_X18Y45.COUT    Topcyc                0.291   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_lutdi6
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_cy<7>
    SLICE_X21Y46.A6      net (fanout=16)       0.890   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
    SLICE_X21Y46.A       Tilo                  0.259   U3/max_rd_addr_o<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_B101
    SLICE_X22Y43.A2      net (fanout=1)        1.057   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_rs_B<4>
    SLICE_X22Y43.AMUX    Tilo                  0.251   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs4
    SLICE_X22Y43.BX      net (fanout=2)        0.579   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs4
    SLICE_X22Y43.CQ      Tito_logic            0.721   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>_6
                                                       U5/read_addr_s[14]_GND_38_o_mux_13_OUT<6>_rt
    SLICE_X23Y43.C2      net (fanout=1)        0.595   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<6>
    SLICE_X23Y43.CLK     Tas                   0.322   U5/read_addr_s<10>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_18_OUT121
                                                       U5/read_addr_s_6
    -------------------------------------------------  ---------------------------
    Total                                      8.164ns (3.058ns logic, 5.106ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point U5/read_addr_s_8 (SLICE_X23Y42.B4), 17304 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/inc_rd_addr_o_0 (FF)
  Destination:          U5/read_addr_s_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.173ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.241 - 0.258)
  Source Clock:         DEBUG_o_2_OBUF rising at 0.000ns
  Destination Clock:    DEBUG_o_2_OBUF rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/inc_rd_addr_o_0 to U5/read_addr_s_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.AQ      Tcko                  0.391   U3/inc_rd_addr_o<3>
                                                       U3/inc_rd_addr_o_0
    SLICE_X20Y43.A5      net (fanout=3)        1.063   U3/inc_rd_addr_o<0>
    SLICE_X20Y43.DMUX    Topad                 0.566   U3/D_mem_o<5>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_lut<0>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<3>
    SLICE_X18Y44.B2      net (fanout=1)        1.047   U5/read_addr_s[14]_GND_38_o_add_12_OUT<3>
    SLICE_X18Y44.COUT    Topcyb                0.375   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_cy<3>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_lut<1>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_cy<3>
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_cy<3>
    SLICE_X18Y45.COUT    Tbyp                  0.076   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_cy<7>
    SLICE_X21Y46.A6      net (fanout=16)       0.890   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
    SLICE_X21Y46.A       Tilo                  0.259   U3/max_rd_addr_o<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_B101
    SLICE_X22Y43.A2      net (fanout=1)        1.057   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_rs_B<4>
    SLICE_X22Y43.AMUX    Tilo                  0.251   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs4
    SLICE_X22Y43.BX      net (fanout=2)        0.579   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs4
    SLICE_X22Y43.COUT    Tbxcy                 0.157   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>_6
    SLICE_X22Y44.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>7
    SLICE_X22Y44.AQ      Tito_logic            0.581   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<11>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>_10
                                                       U5/read_addr_s[14]_GND_38_o_mux_13_OUT<8>_rt
    SLICE_X23Y42.B4      net (fanout=1)        0.648   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<8>
    SLICE_X23Y42.CLK     Tas                   0.227   U5/read_addr_s<3>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_18_OUT141
                                                       U5/read_addr_s_8
    -------------------------------------------------  ---------------------------
    Total                                      8.173ns (2.883ns logic, 5.290ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/inc_rd_addr_o_0 (FF)
  Destination:          U5/read_addr_s_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.146ns (Levels of Logic = 10)
  Clock Path Skew:      -0.017ns (0.241 - 0.258)
  Source Clock:         DEBUG_o_2_OBUF rising at 0.000ns
  Destination Clock:    DEBUG_o_2_OBUF rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/inc_rd_addr_o_0 to U5/read_addr_s_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.AQ      Tcko                  0.391   U3/inc_rd_addr_o<3>
                                                       U3/inc_rd_addr_o_0
    SLICE_X20Y43.A5      net (fanout=3)        1.063   U3/inc_rd_addr_o<0>
    SLICE_X20Y43.COUT    Topcya                0.379   U3/D_mem_o<5>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_lut<0>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<3>
    SLICE_X20Y44.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<3>
    SLICE_X20Y44.COUT    Tbyp                  0.076   U3/inc_rd_addr_o<7>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<7>
    SLICE_X20Y45.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<7>
    SLICE_X20Y45.COUT    Tbyp                  0.076   U3/inc_rd_addr_o<11>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
    SLICE_X20Y46.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
    SLICE_X20Y46.BMUX    Tcinb                 0.292   U5/read_addr_s[14]_GND_38_o_add_12_OUT<14>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_xor<14>
    SLICE_X18Y45.C3      net (fanout=1)        0.913   U5/read_addr_s[14]_GND_38_o_add_12_OUT<13>
    SLICE_X18Y45.COUT    Topcyc                0.295   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_lut<6>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_cy<7>
    SLICE_X21Y46.A6      net (fanout=16)       0.890   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
    SLICE_X21Y46.A       Tilo                  0.259   U3/max_rd_addr_o<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_B101
    SLICE_X22Y43.A2      net (fanout=1)        1.057   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_rs_B<4>
    SLICE_X22Y43.AMUX    Tilo                  0.251   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs4
    SLICE_X22Y43.BX      net (fanout=2)        0.579   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs4
    SLICE_X22Y43.COUT    Tbxcy                 0.157   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>_6
    SLICE_X22Y44.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>7
    SLICE_X22Y44.AQ      Tito_logic            0.581   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<11>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>_10
                                                       U5/read_addr_s[14]_GND_38_o_mux_13_OUT<8>_rt
    SLICE_X23Y42.B4      net (fanout=1)        0.648   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<8>
    SLICE_X23Y42.CLK     Tas                   0.227   U5/read_addr_s<3>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_18_OUT141
                                                       U5/read_addr_s_8
    -------------------------------------------------  ---------------------------
    Total                                      8.146ns (2.984ns logic, 5.162ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/inc_rd_addr_o_0 (FF)
  Destination:          U5/read_addr_s_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.142ns (Levels of Logic = 10)
  Clock Path Skew:      -0.017ns (0.241 - 0.258)
  Source Clock:         DEBUG_o_2_OBUF rising at 0.000ns
  Destination Clock:    DEBUG_o_2_OBUF rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/inc_rd_addr_o_0 to U5/read_addr_s_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.AQ      Tcko                  0.391   U3/inc_rd_addr_o<3>
                                                       U3/inc_rd_addr_o_0
    SLICE_X20Y43.A5      net (fanout=3)        1.063   U3/inc_rd_addr_o<0>
    SLICE_X20Y43.COUT    Topcya                0.379   U3/D_mem_o<5>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_lut<0>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<3>
    SLICE_X20Y44.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<3>
    SLICE_X20Y44.COUT    Tbyp                  0.076   U3/inc_rd_addr_o<7>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<7>
    SLICE_X20Y45.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<7>
    SLICE_X20Y45.COUT    Tbyp                  0.076   U3/inc_rd_addr_o<11>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
    SLICE_X20Y46.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
    SLICE_X20Y46.BMUX    Tcinb                 0.292   U5/read_addr_s[14]_GND_38_o_add_12_OUT<14>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_xor<14>
    SLICE_X18Y45.C3      net (fanout=1)        0.913   U5/read_addr_s[14]_GND_38_o_add_12_OUT<13>
    SLICE_X18Y45.COUT    Topcyc                0.291   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_lutdi6
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_cy<7>
    SLICE_X21Y46.A6      net (fanout=16)       0.890   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
    SLICE_X21Y46.A       Tilo                  0.259   U3/max_rd_addr_o<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_B101
    SLICE_X22Y43.A2      net (fanout=1)        1.057   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_rs_B<4>
    SLICE_X22Y43.AMUX    Tilo                  0.251   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs4
    SLICE_X22Y43.BX      net (fanout=2)        0.579   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs4
    SLICE_X22Y43.COUT    Tbxcy                 0.157   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>_6
    SLICE_X22Y44.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>7
    SLICE_X22Y44.AQ      Tito_logic            0.581   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<11>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>_10
                                                       U5/read_addr_s[14]_GND_38_o_mux_13_OUT<8>_rt
    SLICE_X23Y42.B4      net (fanout=1)        0.648   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<8>
    SLICE_X23Y42.CLK     Tas                   0.227   U5/read_addr_s<3>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_18_OUT141
                                                       U5/read_addr_s_8
    -------------------------------------------------  ---------------------------
    Total                                      8.142ns (2.980ns logic, 5.162ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "U1/clkout0" derived from
 NET "U1/clkin1" PERIOD = 10 ns HIGH 50%;

--------------------------------------------------------------------------------

Paths for end point U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y24.ADDRA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U5/wr_addr_s_6 (FF)
  Destination:          U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.315ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.077 - 0.072)
  Source Clock:         DEBUG_o_2_OBUF rising at 10.000ns
  Destination Clock:    DEBUG_o_2_OBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U5/wr_addr_s_6 to U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y49.CQ      Tcko                  0.198   U5/wr_addr_s<7>
                                                       U5/wr_addr_s_6
    RAMB16_X1Y24.ADDRA9  net (fanout=22)       0.183   U5/wr_addr_s<6>
    RAMB16_X1Y24.CLKA    Trckc_ADDRA (-Th)     0.066   U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.315ns (0.132ns logic, 0.183ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y24.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.312ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U5/wr_addr_s_7 (FF)
  Destination:          U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.317ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.077 - 0.072)
  Source Clock:         DEBUG_o_2_OBUF rising at 10.000ns
  Destination Clock:    DEBUG_o_2_OBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U5/wr_addr_s_7 to U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y49.DQ      Tcko                  0.198   U5/wr_addr_s<7>
                                                       U5/wr_addr_s_7
    RAMB16_X1Y24.ADDRA10 net (fanout=22)       0.185   U5/wr_addr_s<7>
    RAMB16_X1Y24.CLKA    Trckc_ADDRA (-Th)     0.066   U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (0.132ns logic, 0.185ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y22.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U5/wr_addr_s_2 (FF)
  Destination:          U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.317ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         DEBUG_o_2_OBUF rising at 10.000ns
  Destination Clock:    DEBUG_o_2_OBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U5/wr_addr_s_2 to U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y45.CQ      Tcko                  0.198   U5/wr_addr_s<3>
                                                       U5/wr_addr_s_2
    RAMB16_X1Y22.ADDRA5  net (fanout=22)       0.185   U5/wr_addr_s<2>
    RAMB16_X1Y22.CLKA    Trckc_ADDRA (-Th)     0.066   U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (0.132ns logic, 0.185ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "U1/clkout0" derived from
 NET "U1/clkin1" PERIOD = 10 ns HIGH 50%;

--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: DEBUG_o_2_OBUF
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y22.CLKB
  Clock network: DEBUG_o_2_OBUF
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: DEBUG_o_2_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "DEBUG_o<3>" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "DEBUG_o<2>" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "CLK_dac_o" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for U1/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|U1/clkin1                      |     10.000ns|      3.334ns|      8.313ns|            0|            0|            0|       231656|
| U1/clkout1                    |     10.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
| U1/clkout0                    |     10.000ns|      8.313ns|          N/A|            0|            0|       231656|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_i          |    8.313|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 231656 paths, 0 nets, and 2359 connections

Design statistics:
   Minimum period:   8.313ns{1}   (Maximum frequency: 120.294MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 21 18:39:06 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



