# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:29 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 09:23:30 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:30 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 09:23:31 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:31 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 09:23:31 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:31 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 09:23:32 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:32 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 09:23:32 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 09:23:35 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 1177.00000 ns Read took         116 cycles
# 2347.00000 ns Read took         116 cycles
# 2547.00000 ns Read took          19 cycles
# 50239.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(292)
#    Time: 50239 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 292
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:25:44 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 09:25:44 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:25:44 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 09:25:45 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:25:46 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 09:25:47 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:25:47 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 09:25:48 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:25:48 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 09:25:48 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:25:49 on Dec 10,2020, Elapsed time: 0:02:14
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 09:25:49 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 1177.00000 ns Read took         116 cycles
# 2347.00000 ns Read took         116 cycles
# 2547.00000 ns Read took          19 cycles
# 50239.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(291)
#    Time: 50239 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 291
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:26:02 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 09:26:02 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:26:02 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 09:26:03 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:26:04 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 09:26:05 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:26:05 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 09:26:05 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:26:06 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 09:26:06 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:26:06 on Dec 10,2020, Elapsed time: 0:00:17
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 09:26:06 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 1177.00000 ns Read took         116 cycles
# 2347.00000 ns Read took         116 cycles
# 2407.00000 ns Read took           5 cycles
# 50099.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(291)
#    Time: 50099 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 291
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:58 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 09:27:58 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:58 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 09:27:59 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:00 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 09:28:01 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:01 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 09:28:01 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:02 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 09:28:02 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:28:02 on Dec 10,2020, Elapsed time: 0:01:56
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 09:28:03 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 1177.00000 ns Read took         116 cycles
# 1377.00000 ns Read took          19 cycles
# 2547.00000 ns Read took         116 cycles
# 2747.00000 ns Read took          19 cycles
# 3917.00000 ns Read took         116 cycles
# 4117.00000 ns Read took          19 cycles
# 5287.00000 ns Read took         116 cycles
# 5487.00000 ns Read took          19 cycles
# 6657.00000 ns Read took         116 cycles
# 6857.00000 ns Read took          19 cycles
# 8027.00000 ns Read took         116 cycles
# 8227.00000 ns Read took          19 cycles
# 9397.00000 ns Read took         116 cycles
# 9597.00000 ns Read took          19 cycles
# 10767.00000 ns Read took         116 cycles
# 10967.00000 ns Read took          19 cycles
# 12137.00000 ns Read took         116 cycles
# 12337.00000 ns Read took          19 cycles
# 60029.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(295)
#    Time: 60029 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 295
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:21 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 09:28:22 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:22 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 09:28:23 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:24 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 09:28:24 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:25 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 09:28:25 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:25 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 09:28:26 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 09:28:26 on Dec 10,2020, Elapsed time: 0:00:23
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 09:28:26 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 1177.00000 ns Read took         116 cycles
# 1377.00000 ns Read took          19 cycles
# 2547.00000 ns Read took         116 cycles
# 2747.00000 ns Read took          19 cycles
# 3917.00000 ns Read took         116 cycles
# 4117.00000 ns Read took          19 cycles
# 5287.00000 ns Read took         116 cycles
# 5487.00000 ns Read took          19 cycles
# 6657.00000 ns Read took         116 cycles
# 6857.00000 ns Read took          19 cycles
# 8027.00000 ns Read took         116 cycles
# 8227.00000 ns Read took          19 cycles
# 9397.00000 ns Read took         116 cycles
# 9597.00000 ns Read took          19 cycles
# 10767.00000 ns Read took         116 cycles
# 10967.00000 ns Read took          19 cycles
# 11027.00000 ns Read took           5 cycles
# 58719.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(295)
#    Time: 58719 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 295
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:33:18 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 09:33:19 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:33:19 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 09:33:20 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:33:21 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 09:33:21 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:33:21 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 09:33:22 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:33:22 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# ** Error: (vlog-13069) ./lab5.sv(279): near "*": syntax error, unexpected '*'.
# End time: 09:33:22 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 11
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./lab5.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:33:45 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 09:33:46 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:33:46 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 09:33:46 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:33:48 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 09:33:48 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:33:48 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 09:33:49 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:33:49 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 09:33:49 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:33:50 on Dec 10,2020, Elapsed time: 0:05:24
# Errors: 325, Warnings: 40
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 09:33:50 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 1177.00000 ns Read took         116 cycles
# 2347.00000 ns Read took         116 cycles
# 3517.00000 ns Read took         116 cycles
# 4687.00000 ns Read took         116 cycles
# 5857.00000 ns Read took         116 cycles
# 7027.00000 ns Read took         116 cycles
# 8197.00000 ns Read took         116 cycles
# 9367.00000 ns Read took         116 cycles
# 10537.00000 ns Read took         116 cycles
# 11707.00000 ns Read took         116 cycles
# 12877.00000 ns Read took         116 cycles
# 14047.00000 ns Read took         116 cycles
# 15217.00000 ns Read took         116 cycles
# 16387.00000 ns Read took         116 cycles
# 17557.00000 ns Read took         116 cycles
# 18727.00000 ns Read took         116 cycles
# 18927.00000 ns Read took          19 cycles
# **********************SECOND READ***********************
# 20097.00000 ns Read took         116 cycles, iteration =          32
# 20297.00000 ns Read took          19 cycles, iteration =          31
# 20357.00000 ns Read took           5 cycles, iteration =          30
# 20557.00000 ns Read took          19 cycles, iteration =          29
# 20617.00000 ns Read took           5 cycles, iteration =          28
# 20817.00000 ns Read took          19 cycles, iteration =          27
# 20877.00000 ns Read took           5 cycles, iteration =          26
# 21077.00000 ns Read took          19 cycles, iteration =          25
# 21137.00000 ns Read took           5 cycles, iteration =          24
# 21337.00000 ns Read took          19 cycles, iteration =          23
# 21397.00000 ns Read took           5 cycles, iteration =          22
# 21597.00000 ns Read took          19 cycles, iteration =          21
# 21657.00000 ns Read took           5 cycles, iteration =          20
# 21857.00000 ns Read took          19 cycles, iteration =          19
# 21917.00000 ns Read took           5 cycles, iteration =          18
# 22117.00000 ns Read took          19 cycles, iteration =          17
# 22317.00000 ns Read took          19 cycles, iteration =          16
# 22517.00000 ns Read took          19 cycles, iteration =          15
# 22717.00000 ns Read took          19 cycles, iteration =          14
# 22917.00000 ns Read took          19 cycles, iteration =          13
# 23117.00000 ns Read took          19 cycles, iteration =          12
# 23317.00000 ns Read took          19 cycles, iteration =          11
# 23517.00000 ns Read took          19 cycles, iteration =          10
# 23717.00000 ns Read took          19 cycles, iteration =           9
# 23917.00000 ns Read took          19 cycles, iteration =           8
# 24117.00000 ns Read took          19 cycles, iteration =           7
# 24317.00000 ns Read took          19 cycles, iteration =           6
# 24517.00000 ns Read took          19 cycles, iteration =           5
# 24717.00000 ns Read took          19 cycles, iteration =           4
# 24917.00000 ns Read took          19 cycles, iteration =           3
# 25117.00000 ns Read took          19 cycles, iteration =           2
# 25317.00000 ns Read took          19 cycles, iteration =           1
# 73009.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(295)
#    Time: 73009 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 295
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:52 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 09:34:53 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:53 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 09:34:53 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:55 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 09:34:55 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:55 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 09:34:56 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:56 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 09:34:56 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:34:57 on Dec 10,2020, Elapsed time: 0:01:07
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 09:34:57 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 1177.00000 ns Read took         116 cycles
# 1377.00000 ns Read took          19 cycles
# 2547.00000 ns Read took         116 cycles
# 2747.00000 ns Read took          19 cycles
# 3917.00000 ns Read took         116 cycles
# 4117.00000 ns Read took          19 cycles
# 5287.00000 ns Read took         116 cycles
# 5487.00000 ns Read took          19 cycles
# 6657.00000 ns Read took         116 cycles
# 6857.00000 ns Read took          19 cycles
# 8027.00000 ns Read took         116 cycles
# 8227.00000 ns Read took          19 cycles
# 9397.00000 ns Read took         116 cycles
# 9597.00000 ns Read took          19 cycles
# 10767.00000 ns Read took         116 cycles
# 10967.00000 ns Read took          19 cycles
# 11027.00000 ns Read took           5 cycles
# **********************SECOND READ***********************
# 12197.00000 ns Read took         116 cycles, iteration =          32
# 13367.00000 ns Read took         116 cycles, iteration =          31
# 13567.00000 ns Read took          19 cycles, iteration =          30
# 14737.00000 ns Read took         116 cycles, iteration =          29
# 14937.00000 ns Read took          19 cycles, iteration =          28
# 16107.00000 ns Read took         116 cycles, iteration =          27
# 16307.00000 ns Read took          19 cycles, iteration =          26
# 17477.00000 ns Read took         116 cycles, iteration =          25
# 17677.00000 ns Read took          19 cycles, iteration =          24
# 18847.00000 ns Read took         116 cycles, iteration =          23
# 19047.00000 ns Read took          19 cycles, iteration =          22
# 20217.00000 ns Read took         116 cycles, iteration =          21
# 20417.00000 ns Read took          19 cycles, iteration =          20
# 21587.00000 ns Read took         116 cycles, iteration =          19
# 21787.00000 ns Read took          19 cycles, iteration =          18
# 22957.00000 ns Read took         116 cycles, iteration =          17
# 23157.00000 ns Read took          19 cycles, iteration =          16
# 23357.00000 ns Read took          19 cycles, iteration =          15
# 23557.00000 ns Read took          19 cycles, iteration =          14
# 23757.00000 ns Read took          19 cycles, iteration =          13
# 23957.00000 ns Read took          19 cycles, iteration =          12
# 24157.00000 ns Read took          19 cycles, iteration =          11
# 24357.00000 ns Read took          19 cycles, iteration =          10
# 24557.00000 ns Read took          19 cycles, iteration =           9
# 24757.00000 ns Read took          19 cycles, iteration =           8
# 24957.00000 ns Read took          19 cycles, iteration =           7
# 25157.00000 ns Read took          19 cycles, iteration =           6
# 25357.00000 ns Read took          19 cycles, iteration =           5
# 25557.00000 ns Read took          19 cycles, iteration =           4
# 25757.00000 ns Read took          19 cycles, iteration =           3
# 25957.00000 ns Read took          19 cycles, iteration =           2
# 26157.00000 ns Read took          19 cycles, iteration =           1
# 73849.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(295)
#    Time: 73849 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 295
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:15 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 09:36:16 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:16 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 09:36:17 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:18 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 09:36:18 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:18 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 09:36:19 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:19 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 09:36:19 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:36:20 on Dec 10,2020, Elapsed time: 0:01:23
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 09:36:20 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 1177.00000 ns Read took         116 cycles
# 1377.00000 ns Read took          19 cycles
# 2547.00000 ns Read took         116 cycles
# 3717.00000 ns Read took         116 cycles
# 4887.00000 ns Read took         116 cycles
# 5087.00000 ns Read took          19 cycles
# 6257.00000 ns Read took         116 cycles
# 7427.00000 ns Read took         116 cycles
# 8597.00000 ns Read took         116 cycles
# 8797.00000 ns Read took          19 cycles
# 9967.00000 ns Read took         116 cycles
# 11137.00000 ns Read took         116 cycles
# 12307.00000 ns Read took         116 cycles
# 12507.00000 ns Read took          19 cycles
# 13677.00000 ns Read took         116 cycles
# 14847.00000 ns Read took         116 cycles
# 15047.00000 ns Read took          19 cycles
# **********************SECOND READ***********************
# 16217.00000 ns Read took         116 cycles, iteration =          32
# 17387.00000 ns Read took         116 cycles, iteration =          31
# 17587.00000 ns Read took          19 cycles, iteration =          30
# 18757.00000 ns Read took         116 cycles, iteration =          29
# 18957.00000 ns Read took          19 cycles, iteration =          28
# 20127.00000 ns Read took         116 cycles, iteration =          27
# 20327.00000 ns Read took          19 cycles, iteration =          26
# 21497.00000 ns Read took         116 cycles, iteration =          25
# 21697.00000 ns Read took          19 cycles, iteration =          24
# 21897.00000 ns Read took          19 cycles, iteration =          23
# 21957.00000 ns Read took           5 cycles, iteration =          22
# 22017.00000 ns Read took           5 cycles, iteration =          21
# 22217.00000 ns Read took          19 cycles, iteration =          20
# 22277.00000 ns Read took           5 cycles, iteration =          19
# 22337.00000 ns Read took           5 cycles, iteration =          18
# 22537.00000 ns Read took          19 cycles, iteration =          17
# 22737.00000 ns Read took          19 cycles, iteration =          16
# 22937.00000 ns Read took          19 cycles, iteration =          15
# 23137.00000 ns Read took          19 cycles, iteration =          14
# 23337.00000 ns Read took          19 cycles, iteration =          13
# 23537.00000 ns Read took          19 cycles, iteration =          12
# 23737.00000 ns Read took          19 cycles, iteration =          11
# 23937.00000 ns Read took          19 cycles, iteration =          10
# 24137.00000 ns Read took          19 cycles, iteration =           9
# 24337.00000 ns Read took          19 cycles, iteration =           8
# 24537.00000 ns Read took          19 cycles, iteration =           7
# 24737.00000 ns Read took          19 cycles, iteration =           6
# 24937.00000 ns Read took          19 cycles, iteration =           5
# 25137.00000 ns Read took          19 cycles, iteration =           4
# 25337.00000 ns Read took          19 cycles, iteration =           3
# 25537.00000 ns Read took          19 cycles, iteration =           2
# 25737.00000 ns Read took          19 cycles, iteration =           1
# 73429.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(295)
#    Time: 73429 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 295
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:37:00 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 09:37:01 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:37:01 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 09:37:02 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:37:03 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 09:37:04 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:37:04 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 09:37:04 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:37:04 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 09:37:05 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 09:37:05 on Dec 10,2020, Elapsed time: 0:00:45
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 09:37:05 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      24
# 1377.00000 ns Read took          19 cycles
# Read at address      48
# 2547.00000 ns Read took         116 cycles
# Read at address      72
# 3717.00000 ns Read took         116 cycles
# Read at address      96
# 4887.00000 ns Read took         116 cycles
# Read at address     120
# 5087.00000 ns Read took          19 cycles
# Read at address     144
# 6257.00000 ns Read took         116 cycles
# Read at address     168
# 7427.00000 ns Read took         116 cycles
# Read at address     192
# 8597.00000 ns Read took         116 cycles
# Read at address     216
# 8797.00000 ns Read took          19 cycles
# Read at address     240
# 9967.00000 ns Read took         116 cycles
# Read at address     264
# 11137.00000 ns Read took         116 cycles
# Read at address     288
# 12307.00000 ns Read took         116 cycles
# Read at address     312
# 12507.00000 ns Read took          19 cycles
# Read at address     336
# 13677.00000 ns Read took         116 cycles
# Read at address     360
# 14847.00000 ns Read took         116 cycles
# 15047.00000 ns Read took          19 cycles
# **********************SECOND READ***********************
# 16217.00000 ns Read took         116 cycles, iteration =          32
# 17387.00000 ns Read took         116 cycles, iteration =          31
# 17587.00000 ns Read took          19 cycles, iteration =          30
# 18757.00000 ns Read took         116 cycles, iteration =          29
# 18957.00000 ns Read took          19 cycles, iteration =          28
# 20127.00000 ns Read took         116 cycles, iteration =          27
# 20327.00000 ns Read took          19 cycles, iteration =          26
# 21497.00000 ns Read took         116 cycles, iteration =          25
# 21697.00000 ns Read took          19 cycles, iteration =          24
# 21897.00000 ns Read took          19 cycles, iteration =          23
# 21957.00000 ns Read took           5 cycles, iteration =          22
# 22017.00000 ns Read took           5 cycles, iteration =          21
# 22217.00000 ns Read took          19 cycles, iteration =          20
# 22277.00000 ns Read took           5 cycles, iteration =          19
# 22337.00000 ns Read took           5 cycles, iteration =          18
# 22537.00000 ns Read took          19 cycles, iteration =          17
# 22737.00000 ns Read took          19 cycles, iteration =          16
# 22937.00000 ns Read took          19 cycles, iteration =          15
# 23137.00000 ns Read took          19 cycles, iteration =          14
# 23337.00000 ns Read took          19 cycles, iteration =          13
# 23537.00000 ns Read took          19 cycles, iteration =          12
# 23737.00000 ns Read took          19 cycles, iteration =          11
# 23937.00000 ns Read took          19 cycles, iteration =          10
# 24137.00000 ns Read took          19 cycles, iteration =           9
# 24337.00000 ns Read took          19 cycles, iteration =           8
# 24537.00000 ns Read took          19 cycles, iteration =           7
# 24737.00000 ns Read took          19 cycles, iteration =           6
# 24937.00000 ns Read took          19 cycles, iteration =           5
# 25137.00000 ns Read took          19 cycles, iteration =           4
# 25337.00000 ns Read took          19 cycles, iteration =           3
# 25537.00000 ns Read took          19 cycles, iteration =           2
# 25737.00000 ns Read took          19 cycles, iteration =           1
# 73429.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(295)
#    Time: 73429 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 295
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:12 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 09:44:13 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:13 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 09:44:13 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:14 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 09:44:15 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:15 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 09:44:16 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:16 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 09:44:16 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:44:17 on Dec 10,2020, Elapsed time: 0:07:12
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 09:44:17 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 1177.00000 ns Read took         116 cycles
# 2347.00000 ns Read took         116 cycles
# 2547.00000 ns Read took          19 cycles
# 50239.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(295)
#    Time: 50239 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 295
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:46 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 09:45:47 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:47 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 09:45:47 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:49 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 09:45:49 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:50 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 09:45:50 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:50 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 09:45:51 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 09:45:51 on Dec 10,2020, Elapsed time: 0:01:34
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 09:45:51 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 1177.00000 ns Read took         116 cycles
# 2347.00000 ns Read took         116 cycles
# 3517.00000 ns Read took         116 cycles
# 3717.00000 ns Read took          19 cycles
# 51409.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(298)
#    Time: 51409 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 298
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:21 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 09:46:21 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:21 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 09:46:22 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:23 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 09:46:24 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:24 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 09:46:24 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:25 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 09:46:25 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:46:25 on Dec 10,2020, Elapsed time: 0:00:34
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 09:46:26 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# **********************SECOND READ***********************
# 48177.00000 ns Read took          19 cycles, iteration =          32
# 48377.00000 ns Read took          19 cycles, iteration =          31
# 48577.00000 ns Read took          19 cycles, iteration =          30
# 48777.00000 ns Read took          19 cycles, iteration =          29
# 48977.00000 ns Read took          19 cycles, iteration =          28
# 49177.00000 ns Read took          19 cycles, iteration =          27
# 49377.00000 ns Read took          19 cycles, iteration =          26
# 49577.00000 ns Read took          19 cycles, iteration =          25
# 49777.00000 ns Read took          19 cycles, iteration =          24
# 49977.00000 ns Read took          19 cycles, iteration =          23
# 50177.00000 ns Read took          19 cycles, iteration =          22
# 50377.00000 ns Read took          19 cycles, iteration =          21
# 50577.00000 ns Read took          19 cycles, iteration =          20
# 50777.00000 ns Read took          19 cycles, iteration =          19
# 50977.00000 ns Read took          19 cycles, iteration =          18
# 51177.00000 ns Read took          19 cycles, iteration =          17
# 51377.00000 ns Read took          19 cycles, iteration =          16
# 51577.00000 ns Read took          19 cycles, iteration =          15
# 51777.00000 ns Read took          19 cycles, iteration =          14
# 51977.00000 ns Read took          19 cycles, iteration =          13
# 52177.00000 ns Read took          19 cycles, iteration =          12
# 52377.00000 ns Read took          19 cycles, iteration =          11
# 52577.00000 ns Read took          19 cycles, iteration =          10
# 52777.00000 ns Read took          19 cycles, iteration =           9
# 52977.00000 ns Read took          19 cycles, iteration =           8
# 53177.00000 ns Read took          19 cycles, iteration =           7
# 53377.00000 ns Read took          19 cycles, iteration =           6
# 53577.00000 ns Read took          19 cycles, iteration =           5
# 53777.00000 ns Read took          19 cycles, iteration =           4
# 53977.00000 ns Read took          19 cycles, iteration =           3
# 54177.00000 ns Read took          19 cycles, iteration =           2
# 54377.00000 ns Read took          19 cycles, iteration =           1
# 102069.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(298)
#    Time: 102069 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 298
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:05 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 09:48:06 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:06 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 09:48:06 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:07 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 09:48:08 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:08 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 09:48:09 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:09 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 09:48:09 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:48:10 on Dec 10,2020, Elapsed time: 0:01:44
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 09:48:10 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# **********************SECOND READ***********************
# Read at address       0
# 95297.00000 ns Read took          51 cycles
# Read at address      32
# 95817.00000 ns Read took          51 cycles
# Read at address      64
# 96337.00000 ns Read took          51 cycles
# Read at address      96
# 96857.00000 ns Read took          51 cycles
# Read at address     128
# 97377.00000 ns Read took          51 cycles
# Read at address     160
# 97897.00000 ns Read took          51 cycles
# Read at address     192
# 98417.00000 ns Read took          51 cycles
# Read at address     224
# 98937.00000 ns Read took          51 cycles
# Read at address     256
# 99457.00000 ns Read took          51 cycles
# Read at address     288
# 99977.00000 ns Read took          51 cycles
# Read at address     320
# 100497.00000 ns Read took          51 cycles
# Read at address     352
# 101017.00000 ns Read took          51 cycles
# Read at address     384
# 101537.00000 ns Read took          51 cycles
# Read at address     416
# 102057.00000 ns Read took          51 cycles
# Read at address     448
# 102577.00000 ns Read took          51 cycles
# Read at address     480
# 103097.00000 ns Read took          51 cycles
# Read at address     512
# 103617.00000 ns Read took          51 cycles
# Read at address     544
# 104137.00000 ns Read took          51 cycles
# Read at address     576
# 104657.00000 ns Read took          51 cycles
# Read at address     608
# 105177.00000 ns Read took          51 cycles
# Read at address     640
# 105697.00000 ns Read took          51 cycles
# Read at address     672
# 106217.00000 ns Read took          51 cycles
# Read at address     704
# 106737.00000 ns Read took          51 cycles
# Read at address     736
# 107257.00000 ns Read took          51 cycles
# Read at address     768
# 107777.00000 ns Read took          51 cycles
# Read at address     800
# 108297.00000 ns Read took          51 cycles
# Read at address     832
# 108817.00000 ns Read took          51 cycles
# Read at address     864
# 109337.00000 ns Read took          51 cycles
# Read at address     896
# 109857.00000 ns Read took          51 cycles
# Read at address     928
# 110377.00000 ns Read took          51 cycles
# Read at address     960
# 110897.00000 ns Read took          51 cycles
# Read at address     992
# 111417.00000 ns Read took          51 cycles
# Read at address    1024
# 111937.00000 ns Read took          51 cycles
# Read at address    1056
# 112457.00000 ns Read took          51 cycles
# Read at address    1088
# 112977.00000 ns Read took          51 cycles
# Read at address    1120
# 113497.00000 ns Read took          51 cycles
# Read at address    1152
# 114017.00000 ns Read took          51 cycles
# Read at address    1184
# 114537.00000 ns Read took          51 cycles
# Read at address    1216
# 115057.00000 ns Read took          51 cycles
# Read at address    1248
# 115577.00000 ns Read took          51 cycles
# Read at address    1280
# 116097.00000 ns Read took          51 cycles
# Read at address    1312
# 116617.00000 ns Read took          51 cycles
# Read at address    1344
# 117137.00000 ns Read took          51 cycles
# Read at address    1376
# 117657.00000 ns Read took          51 cycles
# Read at address    1408
# 118177.00000 ns Read took          51 cycles
# Read at address    1440
# 118697.00000 ns Read took          51 cycles
# Read at address    1472
# 119217.00000 ns Read took          51 cycles
# Read at address    1504
# 119737.00000 ns Read took          51 cycles
# Read at address    1536
# 120257.00000 ns Read took          51 cycles
# Read at address    1568
# 120777.00000 ns Read took          51 cycles
# Read at address    1600
# 121297.00000 ns Read took          51 cycles
# Read at address    1632
# 121817.00000 ns Read took          51 cycles
# Read at address    1664
# 122337.00000 ns Read took          51 cycles
# Read at address    1696
# 122857.00000 ns Read took          51 cycles
# Read at address    1728
# 123377.00000 ns Read took          51 cycles
# Read at address    1760
# 123897.00000 ns Read took          51 cycles
# Read at address    1792
# 124417.00000 ns Read took          51 cycles
# Read at address    1824
# 124937.00000 ns Read took          51 cycles
# Read at address    1856
# 125457.00000 ns Read took          51 cycles
# Read at address    1888
# 125977.00000 ns Read took          51 cycles
# Read at address    1920
# 126497.00000 ns Read took          51 cycles
# Read at address    1952
# 127017.00000 ns Read took          51 cycles
# Read at address    1984
# 127537.00000 ns Read took          51 cycles
# Read at address    2016
# 128057.00000 ns Read took          51 cycles
# Read at address    2048
# 128577.00000 ns Read took          51 cycles
# Read at address    2080
# 129097.00000 ns Read took          51 cycles
# Read at address    2112
# 129617.00000 ns Read took          51 cycles
# Read at address    2144
# 130137.00000 ns Read took          51 cycles
# Read at address    2176
# 130657.00000 ns Read took          51 cycles
# Read at address    2208
# 131177.00000 ns Read took          51 cycles
# Read at address    2240
# 131697.00000 ns Read took          51 cycles
# Read at address    2272
# 132217.00000 ns Read took          51 cycles
# Read at address    2304
# 132737.00000 ns Read took          51 cycles
# Read at address    2336
# 133257.00000 ns Read took          51 cycles
# Read at address    2368
# 133777.00000 ns Read took          51 cycles
# Read at address    2400
# 134297.00000 ns Read took          51 cycles
# Read at address    2432
# 134817.00000 ns Read took          51 cycles
# Read at address    2464
# 135337.00000 ns Read took          51 cycles
# Read at address    2496
# 135857.00000 ns Read took          51 cycles
# Read at address    2528
# 136377.00000 ns Read took          51 cycles
# Read at address    2560
# 136897.00000 ns Read took          51 cycles
# 184589.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(297)
#    Time: 184589 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 297
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:57 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 09:49:58 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:58 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 09:49:59 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:00 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 09:50:00 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:01 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 09:50:01 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:02 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 09:50:02 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:50:03 on Dec 10,2020, Elapsed time: 0:01:53
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 09:50:03 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# **********************SECOND READ***********************
# Read at address       0
# 71577.00000 ns Read took          19 cycles
# Read at address      32
# 71777.00000 ns Read took          19 cycles
# Read at address      64
# 71977.00000 ns Read took          19 cycles
# Read at address      96
# 72177.00000 ns Read took          19 cycles
# Read at address     128
# 72377.00000 ns Read took          19 cycles
# Read at address     160
# 72577.00000 ns Read took          19 cycles
# Read at address     192
# 72777.00000 ns Read took          19 cycles
# Read at address     224
# 72977.00000 ns Read took          19 cycles
# Read at address     256
# 73177.00000 ns Read took          19 cycles
# Read at address     288
# 73377.00000 ns Read took          19 cycles
# Read at address     320
# 73577.00000 ns Read took          19 cycles
# Read at address     352
# 73777.00000 ns Read took          19 cycles
# Read at address     384
# 73977.00000 ns Read took          19 cycles
# Read at address     416
# 74177.00000 ns Read took          19 cycles
# Read at address     448
# 74377.00000 ns Read took          19 cycles
# Read at address     480
# 74577.00000 ns Read took          19 cycles
# Read at address     512
# 74777.00000 ns Read took          19 cycles
# Read at address     544
# 74977.00000 ns Read took          19 cycles
# Read at address     576
# 75177.00000 ns Read took          19 cycles
# Read at address     608
# 75377.00000 ns Read took          19 cycles
# Read at address     640
# 75577.00000 ns Read took          19 cycles
# Read at address     672
# 75777.00000 ns Read took          19 cycles
# Read at address     704
# 75977.00000 ns Read took          19 cycles
# Read at address     736
# 76177.00000 ns Read took          19 cycles
# Read at address     768
# 76377.00000 ns Read took          19 cycles
# Read at address     800
# 76577.00000 ns Read took          19 cycles
# Read at address     832
# 76777.00000 ns Read took          19 cycles
# Read at address     864
# 76977.00000 ns Read took          19 cycles
# Read at address     896
# 77177.00000 ns Read took          19 cycles
# Read at address     928
# 77377.00000 ns Read took          19 cycles
# Read at address     960
# 77577.00000 ns Read took          19 cycles
# Read at address     992
# 77777.00000 ns Read took          19 cycles
# Read at address    1024
# 77977.00000 ns Read took          19 cycles
# Read at address    1056
# 78177.00000 ns Read took          19 cycles
# Read at address    1088
# 78377.00000 ns Read took          19 cycles
# Read at address    1120
# 78577.00000 ns Read took          19 cycles
# Read at address    1152
# 78777.00000 ns Read took          19 cycles
# Read at address    1184
# 78977.00000 ns Read took          19 cycles
# Read at address    1216
# 79177.00000 ns Read took          19 cycles
# Read at address    1248
# 79377.00000 ns Read took          19 cycles
# Read at address    1280
# 79577.00000 ns Read took          19 cycles
# Read at address    1312
# 79777.00000 ns Read took          19 cycles
# Read at address    1344
# 79977.00000 ns Read took          19 cycles
# Read at address    1376
# 80177.00000 ns Read took          19 cycles
# Read at address    1408
# 80377.00000 ns Read took          19 cycles
# Read at address    1440
# 80577.00000 ns Read took          19 cycles
# Read at address    1472
# 80777.00000 ns Read took          19 cycles
# Read at address    1504
# 80977.00000 ns Read took          19 cycles
# Read at address    1536
# 81177.00000 ns Read took          19 cycles
# Read at address    1568
# 81377.00000 ns Read took          19 cycles
# Read at address    1600
# 81577.00000 ns Read took          19 cycles
# Read at address    1632
# 81777.00000 ns Read took          19 cycles
# Read at address    1664
# 81977.00000 ns Read took          19 cycles
# Read at address    1696
# 82177.00000 ns Read took          19 cycles
# Read at address    1728
# 82377.00000 ns Read took          19 cycles
# Read at address    1760
# 82577.00000 ns Read took          19 cycles
# Read at address    1792
# 82777.00000 ns Read took          19 cycles
# Read at address    1824
# 82977.00000 ns Read took          19 cycles
# Read at address    1856
# 83177.00000 ns Read took          19 cycles
# Read at address    1888
# 83377.00000 ns Read took          19 cycles
# Read at address    1920
# 83577.00000 ns Read took          19 cycles
# 131269.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(297)
#    Time: 131269 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 297
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:27 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 09:50:27 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:28 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 09:50:28 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:29 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 09:50:30 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:30 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 09:50:31 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:31 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 09:50:31 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:50:32 on Dec 10,2020, Elapsed time: 0:00:29
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 09:50:32 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# **********************SECOND READ***********************
# Read at address       0
# 77747.00000 ns Read took          51 cycles
# Read at address      32
# 78267.00000 ns Read took          51 cycles
# Read at address      64
# 78467.00000 ns Read took          19 cycles
# Read at address      96
# 78667.00000 ns Read took          19 cycles
# Read at address     128
# 79187.00000 ns Read took          51 cycles
# Read at address     160
# 79707.00000 ns Read took          51 cycles
# Read at address     192
# 79907.00000 ns Read took          19 cycles
# Read at address     224
# 80107.00000 ns Read took          19 cycles
# Read at address     256
# 80627.00000 ns Read took          51 cycles
# Read at address     288
# 81147.00000 ns Read took          51 cycles
# Read at address     320
# 81347.00000 ns Read took          19 cycles
# Read at address     352
# 81547.00000 ns Read took          19 cycles
# Read at address     384
# 82067.00000 ns Read took          51 cycles
# Read at address     416
# 82587.00000 ns Read took          51 cycles
# Read at address     448
# 82787.00000 ns Read took          19 cycles
# Read at address     480
# 82987.00000 ns Read took          19 cycles
# Read at address     512
# 83507.00000 ns Read took          51 cycles
# Read at address     544
# 84027.00000 ns Read took          51 cycles
# Read at address     576
# 84227.00000 ns Read took          19 cycles
# Read at address     608
# 84427.00000 ns Read took          19 cycles
# Read at address     640
# 84947.00000 ns Read took          51 cycles
# Read at address     672
# 85467.00000 ns Read took          51 cycles
# Read at address     704
# 85667.00000 ns Read took          19 cycles
# Read at address     736
# 85867.00000 ns Read took          19 cycles
# Read at address     768
# 86387.00000 ns Read took          51 cycles
# Read at address     800
# 86907.00000 ns Read took          51 cycles
# Read at address     832
# 87107.00000 ns Read took          19 cycles
# Read at address     864
# 87307.00000 ns Read took          19 cycles
# Read at address     896
# 87827.00000 ns Read took          51 cycles
# Read at address     928
# 88347.00000 ns Read took          51 cycles
# Read at address     960
# 88547.00000 ns Read took          19 cycles
# Read at address     992
# 88747.00000 ns Read took          19 cycles
# Read at address    1024
# 89267.00000 ns Read took          51 cycles
# Read at address    1056
# 89787.00000 ns Read took          51 cycles
# Read at address    1088
# 89987.00000 ns Read took          19 cycles
# Read at address    1120
# 90187.00000 ns Read took          19 cycles
# Read at address    1152
# 90707.00000 ns Read took          51 cycles
# Read at address    1184
# 91227.00000 ns Read took          51 cycles
# Read at address    1216
# 91427.00000 ns Read took          19 cycles
# Read at address    1248
# 91627.00000 ns Read took          19 cycles
# Read at address    1280
# 92147.00000 ns Read took          51 cycles
# Read at address    1312
# 92667.00000 ns Read took          51 cycles
# Read at address    1344
# 92867.00000 ns Read took          19 cycles
# Read at address    1376
# 93067.00000 ns Read took          19 cycles
# Read at address    1408
# 93587.00000 ns Read took          51 cycles
# Read at address    1440
# 94107.00000 ns Read took          51 cycles
# Read at address    1472
# 94307.00000 ns Read took          19 cycles
# Read at address    1504
# 94507.00000 ns Read took          19 cycles
# Read at address    1536
# 95027.00000 ns Read took          51 cycles
# Read at address    1568
# 95547.00000 ns Read took          51 cycles
# Read at address    1600
# 95747.00000 ns Read took          19 cycles
# Read at address    1632
# 95947.00000 ns Read took          19 cycles
# Read at address    1664
# 96467.00000 ns Read took          51 cycles
# Read at address    1696
# 96987.00000 ns Read took          51 cycles
# Read at address    1728
# 97187.00000 ns Read took          19 cycles
# Read at address    1760
# 97387.00000 ns Read took          19 cycles
# Read at address    1792
# 97907.00000 ns Read took          51 cycles
# Read at address    1824
# 98427.00000 ns Read took          51 cycles
# Read at address    1856
# 98627.00000 ns Read took          19 cycles
# Read at address    1888
# 98827.00000 ns Read took          19 cycles
# Read at address    1920
# 99347.00000 ns Read took          51 cycles
# Read at address    1952
# 99867.00000 ns Read took          51 cycles
# Read at address    1984
# 100067.00000 ns Read took          19 cycles
# Read at address    2016
# 100267.00000 ns Read took          19 cycles
# Read at address    2048
# 100787.00000 ns Read took          51 cycles
# Read at address    2080
# 101307.00000 ns Read took          51 cycles
# 148999.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(297)
#    Time: 148999 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 297
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:51:18 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 09:51:19 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:51:19 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 09:51:19 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:51:21 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 09:51:21 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:51:21 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 09:51:22 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:51:22 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 09:51:22 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:51:23 on Dec 10,2020, Elapsed time: 0:00:51
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 09:51:23 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# **********************SECOND READ***********************
# Read at address       0
# 76577.00000 ns Read took          51 cycles
# Read at address      32
# 76777.00000 ns Read took          19 cycles
# Read at address      64
# 76977.00000 ns Read took          19 cycles
# Read at address      96
# 77177.00000 ns Read took          19 cycles
# Read at address     128
# 77697.00000 ns Read took          51 cycles
# Read at address     160
# 77897.00000 ns Read took          19 cycles
# Read at address     192
# 78097.00000 ns Read took          19 cycles
# Read at address     224
# 78297.00000 ns Read took          19 cycles
# Read at address     256
# 78817.00000 ns Read took          51 cycles
# Read at address     288
# 79017.00000 ns Read took          19 cycles
# Read at address     320
# 79217.00000 ns Read took          19 cycles
# Read at address     352
# 79417.00000 ns Read took          19 cycles
# Read at address     384
# 79937.00000 ns Read took          51 cycles
# Read at address     416
# 80137.00000 ns Read took          19 cycles
# Read at address     448
# 80337.00000 ns Read took          19 cycles
# Read at address     480
# 80537.00000 ns Read took          19 cycles
# Read at address     512
# 81057.00000 ns Read took          51 cycles
# Read at address     544
# 81257.00000 ns Read took          19 cycles
# Read at address     576
# 81457.00000 ns Read took          19 cycles
# Read at address     608
# 81657.00000 ns Read took          19 cycles
# Read at address     640
# 82177.00000 ns Read took          51 cycles
# Read at address     672
# 82377.00000 ns Read took          19 cycles
# Read at address     704
# 82577.00000 ns Read took          19 cycles
# Read at address     736
# 82777.00000 ns Read took          19 cycles
# Read at address     768
# 83297.00000 ns Read took          51 cycles
# Read at address     800
# 83497.00000 ns Read took          19 cycles
# Read at address     832
# 83697.00000 ns Read took          19 cycles
# Read at address     864
# 83897.00000 ns Read took          19 cycles
# Read at address     896
# 84417.00000 ns Read took          51 cycles
# Read at address     928
# 84617.00000 ns Read took          19 cycles
# Read at address     960
# 84817.00000 ns Read took          19 cycles
# Read at address     992
# 85017.00000 ns Read took          19 cycles
# Read at address    1024
# 85537.00000 ns Read took          51 cycles
# Read at address    1056
# 85737.00000 ns Read took          19 cycles
# Read at address    1088
# 85937.00000 ns Read took          19 cycles
# Read at address    1120
# 86137.00000 ns Read took          19 cycles
# Read at address    1152
# 86657.00000 ns Read took          51 cycles
# Read at address    1184
# 86857.00000 ns Read took          19 cycles
# Read at address    1216
# 87057.00000 ns Read took          19 cycles
# Read at address    1248
# 87257.00000 ns Read took          19 cycles
# Read at address    1280
# 87777.00000 ns Read took          51 cycles
# Read at address    1312
# 87977.00000 ns Read took          19 cycles
# Read at address    1344
# 88177.00000 ns Read took          19 cycles
# Read at address    1376
# 88377.00000 ns Read took          19 cycles
# Read at address    1408
# 88897.00000 ns Read took          51 cycles
# Read at address    1440
# 89097.00000 ns Read took          19 cycles
# Read at address    1472
# 89297.00000 ns Read took          19 cycles
# Read at address    1504
# 89497.00000 ns Read took          19 cycles
# Read at address    1536
# 90017.00000 ns Read took          51 cycles
# Read at address    1568
# 90217.00000 ns Read took          19 cycles
# Read at address    1600
# 90417.00000 ns Read took          19 cycles
# Read at address    1632
# 90617.00000 ns Read took          19 cycles
# Read at address    1664
# 91137.00000 ns Read took          51 cycles
# Read at address    1696
# 91337.00000 ns Read took          19 cycles
# Read at address    1728
# 91537.00000 ns Read took          19 cycles
# Read at address    1760
# 91737.00000 ns Read took          19 cycles
# Read at address    1792
# 92257.00000 ns Read took          51 cycles
# Read at address    1824
# 92457.00000 ns Read took          19 cycles
# Read at address    1856
# 92657.00000 ns Read took          19 cycles
# Read at address    1888
# 92857.00000 ns Read took          19 cycles
# Read at address    1920
# 93377.00000 ns Read took          51 cycles
# Read at address    1952
# 93577.00000 ns Read took          19 cycles
# Read at address    1984
# 93777.00000 ns Read took          19 cycles
# Read at address    2016
# 93977.00000 ns Read took          19 cycles
# Read at address    2048
# 94497.00000 ns Read took          51 cycles
# 142189.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(297)
#    Time: 142189 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 297
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:52:49 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 09:52:49 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:52:49 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 09:52:50 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:52:51 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 09:52:51 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:52:52 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 09:52:52 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:52:52 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 09:52:52 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:52:53 on Dec 10,2020, Elapsed time: 0:01:30
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 09:52:53 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# **********************SECOND READ***********************
# Read at address       0
# 75087.00000 ns Read took          19 cycles
# Read at address      32
# 75287.00000 ns Read took          19 cycles
# Read at address      64
# 75487.00000 ns Read took          19 cycles
# Read at address      96
# 75687.00000 ns Read took          19 cycles
# Read at address     128
# 75887.00000 ns Read took          19 cycles
# Read at address     160
# 76087.00000 ns Read took          19 cycles
# Read at address     192
# 76287.00000 ns Read took          19 cycles
# Read at address     224
# 76487.00000 ns Read took          19 cycles
# Read at address     256
# 76687.00000 ns Read took          19 cycles
# Read at address     288
# 76887.00000 ns Read took          19 cycles
# Read at address     320
# 77087.00000 ns Read took          19 cycles
# Read at address     352
# 77287.00000 ns Read took          19 cycles
# Read at address     384
# 77487.00000 ns Read took          19 cycles
# Read at address     416
# 77687.00000 ns Read took          19 cycles
# Read at address     448
# 77887.00000 ns Read took          19 cycles
# Read at address     480
# 78087.00000 ns Read took          19 cycles
# Read at address     512
# 78287.00000 ns Read took          19 cycles
# Read at address     544
# 78487.00000 ns Read took          19 cycles
# Read at address     576
# 78687.00000 ns Read took          19 cycles
# Read at address     608
# 78887.00000 ns Read took          19 cycles
# Read at address     640
# 79087.00000 ns Read took          19 cycles
# Read at address     672
# 79287.00000 ns Read took          19 cycles
# Read at address     704
# 79487.00000 ns Read took          19 cycles
# Read at address     736
# 79687.00000 ns Read took          19 cycles
# Read at address     768
# 79887.00000 ns Read took          19 cycles
# Read at address     800
# 80087.00000 ns Read took          19 cycles
# Read at address     832
# 80287.00000 ns Read took          19 cycles
# Read at address     864
# 80487.00000 ns Read took          19 cycles
# Read at address     896
# 80687.00000 ns Read took          19 cycles
# Read at address     928
# 80887.00000 ns Read took          19 cycles
# Read at address     960
# 81087.00000 ns Read took          19 cycles
# Read at address     992
# 81287.00000 ns Read took          19 cycles
# Read at address    1024
# 81487.00000 ns Read took          19 cycles
# Read at address    1056
# 81687.00000 ns Read took          19 cycles
# Read at address    1088
# 81887.00000 ns Read took          19 cycles
# Read at address    1120
# 82087.00000 ns Read took          19 cycles
# Read at address    1152
# 82287.00000 ns Read took          19 cycles
# Read at address    1184
# 82487.00000 ns Read took          19 cycles
# Read at address    1216
# 82687.00000 ns Read took          19 cycles
# Read at address    1248
# 82887.00000 ns Read took          19 cycles
# Read at address    1280
# 83087.00000 ns Read took          19 cycles
# Read at address    1312
# 83287.00000 ns Read took          19 cycles
# Read at address    1344
# 83487.00000 ns Read took          19 cycles
# Read at address    1376
# 83687.00000 ns Read took          19 cycles
# Read at address    1408
# 83887.00000 ns Read took          19 cycles
# Read at address    1440
# 84087.00000 ns Read took          19 cycles
# Read at address    1472
# 84287.00000 ns Read took          19 cycles
# Read at address    1504
# 84487.00000 ns Read took          19 cycles
# Read at address    1536
# 84687.00000 ns Read took          19 cycles
# Read at address    1568
# 84887.00000 ns Read took          19 cycles
# Read at address    1600
# 85087.00000 ns Read took          19 cycles
# Read at address    1632
# 85287.00000 ns Read took          19 cycles
# Read at address    1664
# 85487.00000 ns Read took          19 cycles
# Read at address    1696
# 85687.00000 ns Read took          19 cycles
# Read at address    1728
# 85887.00000 ns Read took          19 cycles
# Read at address    1760
# 86087.00000 ns Read took          19 cycles
# Read at address    1792
# 86287.00000 ns Read took          19 cycles
# Read at address    1824
# 86487.00000 ns Read took          19 cycles
# Read at address    1856
# 86687.00000 ns Read took          19 cycles
# Read at address    1888
# 86887.00000 ns Read took          19 cycles
# Read at address    1920
# 87087.00000 ns Read took          19 cycles
# Read at address    1952
# 87287.00000 ns Read took          19 cycles
# Read at address    1984
# 87487.00000 ns Read took          19 cycles
# Read at address    2016
# 87687.00000 ns Read took          19 cycles
# 135379.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(297)
#    Time: 135379 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 297
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:56:14 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 09:56:15 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:56:15 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 09:56:15 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:56:17 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 09:56:18 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:56:18 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 09:56:19 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:56:19 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 09:56:19 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:56:20 on Dec 10,2020, Elapsed time: 0:03:27
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 09:56:20 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 1177.00000 ns Read took         116 cycles
# 2347.00000 ns Read took         116 cycles
# 2547.00000 ns Read took          19 cycles
# 50239.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(307)
#    Time: 50239 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 307
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:56:52 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 09:56:52 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:56:53 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 09:56:53 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:56:54 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 09:56:55 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:56:55 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 09:56:55 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:56:56 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 09:56:56 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:56:57 on Dec 10,2020, Elapsed time: 0:00:37
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 09:56:57 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 1177.00000 ns Read took         116 cycles
# 2347.00000 ns Read took         116 cycles
# 3517.00000 ns Read took         116 cycles
# 4687.00000 ns Read took         116 cycles
# 4887.00000 ns Read took          19 cycles
# 52579.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(313)
#    Time: 52579 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 313
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:57:24 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 09:57:25 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:57:25 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 09:57:26 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:57:27 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 09:57:28 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:57:28 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 09:57:28 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:57:29 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 09:57:29 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:57:29 on Dec 10,2020, Elapsed time: 0:00:32
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 09:57:29 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 1177.00000 ns Read took         116 cycles
# 2347.00000 ns Read took         116 cycles
# 3517.00000 ns Read took         116 cycles
# 4687.00000 ns Read took         116 cycles
# 5857.00000 ns Read took         116 cycles
# 6057.00000 ns Read took          19 cycles
# 53749.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(316)
#    Time: 53749 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 316
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:14 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 09:59:15 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:15 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 09:59:15 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:16 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 09:59:17 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:17 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 09:59:18 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:18 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 09:59:18 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:59:19 on Dec 10,2020, Elapsed time: 0:01:50
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 09:59:19 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 1177.00000 ns Read took         116 cycles
# 2347.00000 ns Read took         116 cycles
# 3517.00000 ns Read took         116 cycles
# 4687.00000 ns Read took         116 cycles
# 5857.00000 ns Read took         116 cycles
# 7027.00000 ns Read took         116 cycles
# 8197.00000 ns Read took         116 cycles
# 9367.00000 ns Read took         116 cycles
# 10537.00000 ns Read took         116 cycles
# 11707.00000 ns Read took         116 cycles
# 12877.00000 ns Read took         116 cycles
# 14047.00000 ns Read took         116 cycles
# 15217.00000 ns Read took         116 cycles
# 16387.00000 ns Read took         116 cycles
# 17557.00000 ns Read took         116 cycles
# 18727.00000 ns Read took         116 cycles
# 19897.00000 ns Read took         116 cycles
# 21067.00000 ns Read took         116 cycles
# 22237.00000 ns Read took         116 cycles
# 23407.00000 ns Read took         116 cycles
# 24577.00000 ns Read took         116 cycles
# 25747.00000 ns Read took         116 cycles
# 26917.00000 ns Read took         116 cycles
# 28087.00000 ns Read took         116 cycles
# 29257.00000 ns Read took         116 cycles
# 30427.00000 ns Read took         116 cycles
# 31597.00000 ns Read took         116 cycles
# 32767.00000 ns Read took         116 cycles
# 33937.00000 ns Read took         116 cycles
# 35107.00000 ns Read took         116 cycles
# 36277.00000 ns Read took         116 cycles
# 37447.00000 ns Read took         116 cycles
# 38617.00000 ns Read took         116 cycles
# 39787.00000 ns Read took         116 cycles
# 40957.00000 ns Read took         116 cycles
# 42127.00000 ns Read took         116 cycles
# 43297.00000 ns Read took         116 cycles
# 44467.00000 ns Read took         116 cycles
# 45637.00000 ns Read took         116 cycles
# 46807.00000 ns Read took         116 cycles
# 47977.00000 ns Read took         116 cycles
# 49147.00000 ns Read took         116 cycles
# 50317.00000 ns Read took         116 cycles
# 51487.00000 ns Read took         116 cycles
# 52657.00000 ns Read took         116 cycles
# 53827.00000 ns Read took         116 cycles
# 54997.00000 ns Read took         116 cycles
# 56167.00000 ns Read took         116 cycles
# 57337.00000 ns Read took         116 cycles
# 58507.00000 ns Read took         116 cycles
# 59677.00000 ns Read took         116 cycles
# 60847.00000 ns Read took         116 cycles
# 62017.00000 ns Read took         116 cycles
# 63187.00000 ns Read took         116 cycles
# 64357.00000 ns Read took         116 cycles
# 65527.00000 ns Read took         116 cycles
# 66697.00000 ns Read took         116 cycles
# 67867.00000 ns Read took         116 cycles
# 69037.00000 ns Read took         116 cycles
# 70207.00000 ns Read took         116 cycles
# 71377.00000 ns Read took         116 cycles
# 72547.00000 ns Read took         116 cycles
# 73717.00000 ns Read took         116 cycles
# 74887.00000 ns Read took         116 cycles
# 76057.00000 ns Read took         116 cycles
# 76577.00000 ns Read took          51 cycles
# 124269.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(305)
#    Time: 124269 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 305
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:44 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 09:59:45 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:45 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 09:59:45 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:47 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 09:59:47 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:47 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 09:59:48 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:48 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 09:59:48 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:59:49 on Dec 10,2020, Elapsed time: 0:00:30
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 09:59:49 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 1177.00000 ns Read took         116 cycles
# 2347.00000 ns Read took         116 cycles
# 3517.00000 ns Read took         116 cycles
# 4687.00000 ns Read took         116 cycles
# 5857.00000 ns Read took         116 cycles
# 7027.00000 ns Read took         116 cycles
# 8197.00000 ns Read took         116 cycles
# 9367.00000 ns Read took         116 cycles
# 10537.00000 ns Read took         116 cycles
# 11707.00000 ns Read took         116 cycles
# 12877.00000 ns Read took         116 cycles
# 14047.00000 ns Read took         116 cycles
# 15217.00000 ns Read took         116 cycles
# 16387.00000 ns Read took         116 cycles
# 17557.00000 ns Read took         116 cycles
# 18727.00000 ns Read took         116 cycles
# 19897.00000 ns Read took         116 cycles
# 21067.00000 ns Read took         116 cycles
# 22237.00000 ns Read took         116 cycles
# 23407.00000 ns Read took         116 cycles
# 24577.00000 ns Read took         116 cycles
# 25747.00000 ns Read took         116 cycles
# 26917.00000 ns Read took         116 cycles
# 28087.00000 ns Read took         116 cycles
# 29257.00000 ns Read took         116 cycles
# 30427.00000 ns Read took         116 cycles
# 31597.00000 ns Read took         116 cycles
# 32767.00000 ns Read took         116 cycles
# 33937.00000 ns Read took         116 cycles
# 35107.00000 ns Read took         116 cycles
# 36277.00000 ns Read took         116 cycles
# 37447.00000 ns Read took         116 cycles
# 38617.00000 ns Read took         116 cycles
# 39787.00000 ns Read took         116 cycles
# 40957.00000 ns Read took         116 cycles
# 42127.00000 ns Read took         116 cycles
# 43297.00000 ns Read took         116 cycles
# 44467.00000 ns Read took         116 cycles
# 45637.00000 ns Read took         116 cycles
# 46807.00000 ns Read took         116 cycles
# 47977.00000 ns Read took         116 cycles
# 49147.00000 ns Read took         116 cycles
# 50317.00000 ns Read took         116 cycles
# 51487.00000 ns Read took         116 cycles
# 52657.00000 ns Read took         116 cycles
# 53827.00000 ns Read took         116 cycles
# 54997.00000 ns Read took         116 cycles
# 56167.00000 ns Read took         116 cycles
# 57337.00000 ns Read took         116 cycles
# 58507.00000 ns Read took         116 cycles
# 59677.00000 ns Read took         116 cycles
# 60847.00000 ns Read took         116 cycles
# 62017.00000 ns Read took         116 cycles
# 63187.00000 ns Read took         116 cycles
# 64357.00000 ns Read took         116 cycles
# 65527.00000 ns Read took         116 cycles
# 66697.00000 ns Read took         116 cycles
# 67867.00000 ns Read took         116 cycles
# 69037.00000 ns Read took         116 cycles
# 70207.00000 ns Read took         116 cycles
# 71377.00000 ns Read took         116 cycles
# 72547.00000 ns Read took         116 cycles
# 73717.00000 ns Read took         116 cycles
# 74887.00000 ns Read took         116 cycles
# 75087.00000 ns Read took          19 cycles
# 122779.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(305)
#    Time: 122779 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 305
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:37 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 10:01:38 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:38 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 10:01:38 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:40 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 10:01:40 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:40 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 10:01:41 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:41 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 10:01:41 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:01:42 on Dec 10,2020, Elapsed time: 0:01:53
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 10:01:42 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 1177.00000 ns Read took         116 cycles
# 2347.00000 ns Read took         116 cycles
# 3517.00000 ns Read took         116 cycles
# 4687.00000 ns Read took         116 cycles
# 5857.00000 ns Read took         116 cycles
# 7027.00000 ns Read took         116 cycles
# 8197.00000 ns Read took         116 cycles
# 9367.00000 ns Read took         116 cycles
# 9567.00000 ns Read took          19 cycles
# 57259.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(305)
#    Time: 57259 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 305
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:02 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 10:02:02 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:02 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 10:02:03 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:04 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 10:02:05 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:05 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 10:02:06 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:06 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 10:02:06 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:02:07 on Dec 10,2020, Elapsed time: 0:00:25
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 10:02:07 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 1177.00000 ns Read took         116 cycles
# 2347.00000 ns Read took         116 cycles
# 3517.00000 ns Read took         116 cycles
# 4687.00000 ns Read took         116 cycles
# 5857.00000 ns Read took         116 cycles
# 7027.00000 ns Read took         116 cycles
# 8197.00000 ns Read took         116 cycles
# 9367.00000 ns Read took         116 cycles
# 10537.00000 ns Read took         116 cycles
# 10737.00000 ns Read took          19 cycles
# 58429.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(305)
#    Time: 58429 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 305
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:06 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 10:09:06 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:06 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 10:09:07 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:08 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 10:09:08 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:08 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 10:09:09 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:09 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# ** Error: (vlog-13069) ./lab5.sv(280): near "*": syntax error, unexpected '*'.
# End time: 10:09:09 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 11
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./lab5.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:22 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 10:09:23 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:23 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 10:09:23 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:25 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 10:09:25 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:25 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 10:09:26 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:26 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 10:09:26 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:09:27 on Dec 10,2020, Elapsed time: 0:07:20
# Errors: 325, Warnings: 40
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 10:09:27 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# **********************SECOND READ***********************
# Read at address       0
# 75087.00000 ns Read took          19 cycles
# Read at address      32
# 75287.00000 ns Read took          19 cycles
# Read at address      64
# 75487.00000 ns Read took          19 cycles
# Read at address      96
# 75687.00000 ns Read took          19 cycles
# Read at address     128
# 75887.00000 ns Read took          19 cycles
# Read at address     160
# 76087.00000 ns Read took          19 cycles
# Read at address     192
# 76287.00000 ns Read took          19 cycles
# Read at address     224
# 76487.00000 ns Read took          19 cycles
# Read at address     256
# 76687.00000 ns Read took          19 cycles
# Read at address     288
# 76887.00000 ns Read took          19 cycles
# Read at address     320
# 77087.00000 ns Read took          19 cycles
# Read at address     352
# 77287.00000 ns Read took          19 cycles
# Read at address     384
# 77487.00000 ns Read took          19 cycles
# Read at address     416
# 77687.00000 ns Read took          19 cycles
# Read at address     448
# 77887.00000 ns Read took          19 cycles
# Read at address     480
# 78087.00000 ns Read took          19 cycles
# Read at address     512
# 78287.00000 ns Read took          19 cycles
# Read at address     544
# 78487.00000 ns Read took          19 cycles
# Read at address     576
# 78687.00000 ns Read took          19 cycles
# Read at address     608
# 78887.00000 ns Read took          19 cycles
# Read at address     640
# 79087.00000 ns Read took          19 cycles
# Read at address     672
# 79287.00000 ns Read took          19 cycles
# Read at address     704
# 79487.00000 ns Read took          19 cycles
# Read at address     736
# 79687.00000 ns Read took          19 cycles
# Read at address     768
# 79887.00000 ns Read took          19 cycles
# Read at address     800
# 80087.00000 ns Read took          19 cycles
# Read at address     832
# 80287.00000 ns Read took          19 cycles
# Read at address     864
# 80487.00000 ns Read took          19 cycles
# Read at address     896
# 80687.00000 ns Read took          19 cycles
# Read at address     928
# 80887.00000 ns Read took          19 cycles
# Read at address     960
# 81087.00000 ns Read took          19 cycles
# Read at address     992
# 81287.00000 ns Read took          19 cycles
# Read at address    1024
# 81487.00000 ns Read took          19 cycles
# Read at address    1056
# 81687.00000 ns Read took          19 cycles
# Read at address    1088
# 81887.00000 ns Read took          19 cycles
# Read at address    1120
# 82087.00000 ns Read took          19 cycles
# Read at address    1152
# 82287.00000 ns Read took          19 cycles
# Read at address    1184
# 82487.00000 ns Read took          19 cycles
# Read at address    1216
# 82687.00000 ns Read took          19 cycles
# Read at address    1248
# 82887.00000 ns Read took          19 cycles
# Read at address    1280
# 83087.00000 ns Read took          19 cycles
# Read at address    1312
# 83287.00000 ns Read took          19 cycles
# Read at address    1344
# 83487.00000 ns Read took          19 cycles
# Read at address    1376
# 83687.00000 ns Read took          19 cycles
# Read at address    1408
# 83887.00000 ns Read took          19 cycles
# Read at address    1440
# 84087.00000 ns Read took          19 cycles
# Read at address    1472
# 84287.00000 ns Read took          19 cycles
# Read at address    1504
# 84487.00000 ns Read took          19 cycles
# Read at address    1536
# 84687.00000 ns Read took          19 cycles
# Read at address    1568
# 84887.00000 ns Read took          19 cycles
# Read at address    1600
# 85087.00000 ns Read took          19 cycles
# Read at address    1632
# 85287.00000 ns Read took          19 cycles
# Read at address    1664
# 85487.00000 ns Read took          19 cycles
# Read at address    1696
# 85687.00000 ns Read took          19 cycles
# Read at address    1728
# 85887.00000 ns Read took          19 cycles
# Read at address    1760
# 86087.00000 ns Read took          19 cycles
# Read at address    1792
# 86287.00000 ns Read took          19 cycles
# Read at address    1824
# 86487.00000 ns Read took          19 cycles
# Read at address    1856
# 86687.00000 ns Read took          19 cycles
# Read at address    1888
# 86887.00000 ns Read took          19 cycles
# Read at address    1920
# 87087.00000 ns Read took          19 cycles
# Read at address    1952
# 87287.00000 ns Read took          19 cycles
# Read at address    1984
# 87487.00000 ns Read took          19 cycles
# Read at address    2016
# 87687.00000 ns Read took          19 cycles
# 135379.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 135379 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:29 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 10:10:30 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:30 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 10:10:30 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:31 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 10:10:32 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:32 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 10:10:33 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:33 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 10:10:33 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:10:34 on Dec 10,2020, Elapsed time: 0:01:07
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 10:10:34 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# **********************SECOND READ***********************
# Read at address       0
# 76577.00000 ns Read took          51 cycles
# Read at address      32
# 76777.00000 ns Read took          19 cycles
# Read at address      64
# 76977.00000 ns Read took          19 cycles
# Read at address      96
# 77177.00000 ns Read took          19 cycles
# Read at address     128
# 77697.00000 ns Read took          51 cycles
# Read at address     160
# 77897.00000 ns Read took          19 cycles
# Read at address     192
# 78097.00000 ns Read took          19 cycles
# Read at address     224
# 78297.00000 ns Read took          19 cycles
# Read at address     256
# 78817.00000 ns Read took          51 cycles
# Read at address     288
# 79017.00000 ns Read took          19 cycles
# Read at address     320
# 79217.00000 ns Read took          19 cycles
# Read at address     352
# 79417.00000 ns Read took          19 cycles
# Read at address     384
# 79937.00000 ns Read took          51 cycles
# Read at address     416
# 80137.00000 ns Read took          19 cycles
# Read at address     448
# 80337.00000 ns Read took          19 cycles
# Read at address     480
# 80537.00000 ns Read took          19 cycles
# Read at address     512
# 81057.00000 ns Read took          51 cycles
# Read at address     544
# 81257.00000 ns Read took          19 cycles
# Read at address     576
# 81457.00000 ns Read took          19 cycles
# Read at address     608
# 81657.00000 ns Read took          19 cycles
# Read at address     640
# 82177.00000 ns Read took          51 cycles
# Read at address     672
# 82377.00000 ns Read took          19 cycles
# Read at address     704
# 82577.00000 ns Read took          19 cycles
# Read at address     736
# 82777.00000 ns Read took          19 cycles
# Read at address     768
# 83297.00000 ns Read took          51 cycles
# Read at address     800
# 83497.00000 ns Read took          19 cycles
# Read at address     832
# 83697.00000 ns Read took          19 cycles
# Read at address     864
# 83897.00000 ns Read took          19 cycles
# Read at address     896
# 84417.00000 ns Read took          51 cycles
# Read at address     928
# 84617.00000 ns Read took          19 cycles
# Read at address     960
# 84817.00000 ns Read took          19 cycles
# Read at address     992
# 85017.00000 ns Read took          19 cycles
# Read at address    1024
# 85537.00000 ns Read took          51 cycles
# Read at address    1056
# 85737.00000 ns Read took          19 cycles
# Read at address    1088
# 85937.00000 ns Read took          19 cycles
# Read at address    1120
# 86137.00000 ns Read took          19 cycles
# Read at address    1152
# 86657.00000 ns Read took          51 cycles
# Read at address    1184
# 86857.00000 ns Read took          19 cycles
# Read at address    1216
# 87057.00000 ns Read took          19 cycles
# Read at address    1248
# 87257.00000 ns Read took          19 cycles
# Read at address    1280
# 87777.00000 ns Read took          51 cycles
# Read at address    1312
# 87977.00000 ns Read took          19 cycles
# Read at address    1344
# 88177.00000 ns Read took          19 cycles
# Read at address    1376
# 88377.00000 ns Read took          19 cycles
# Read at address    1408
# 88897.00000 ns Read took          51 cycles
# Read at address    1440
# 89097.00000 ns Read took          19 cycles
# Read at address    1472
# 89297.00000 ns Read took          19 cycles
# Read at address    1504
# 89497.00000 ns Read took          19 cycles
# Read at address    1536
# 90017.00000 ns Read took          51 cycles
# Read at address    1568
# 90217.00000 ns Read took          19 cycles
# Read at address    1600
# 90417.00000 ns Read took          19 cycles
# Read at address    1632
# 90617.00000 ns Read took          19 cycles
# Read at address    1664
# 91137.00000 ns Read took          51 cycles
# Read at address    1696
# 91337.00000 ns Read took          19 cycles
# Read at address    1728
# 91537.00000 ns Read took          19 cycles
# Read at address    1760
# 91737.00000 ns Read took          19 cycles
# Read at address    1792
# 92257.00000 ns Read took          51 cycles
# Read at address    1824
# 92457.00000 ns Read took          19 cycles
# Read at address    1856
# 92657.00000 ns Read took          19 cycles
# Read at address    1888
# 92857.00000 ns Read took          19 cycles
# Read at address    1920
# 93377.00000 ns Read took          51 cycles
# Read at address    1952
# 93577.00000 ns Read took          19 cycles
# Read at address    1984
# 93777.00000 ns Read took          19 cycles
# Read at address    2016
# 93977.00000 ns Read took          19 cycles
# Read at address    2048
# 94497.00000 ns Read took          51 cycles
# 142189.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 142189 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:07 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 10:23:07 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:07 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 10:23:08 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:09 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 10:23:09 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:10 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 10:23:10 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:10 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 10:23:11 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 10:23:11 on Dec 10,2020, Elapsed time: 0:12:37
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 10:23:11 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# **********************SECOND READ***********************
# Read at address       0
# 75087.00000 ns Read took          19 cycles
# Read at address      32
# 75287.00000 ns Read took          19 cycles
# Read at address      64
# 75487.00000 ns Read took          19 cycles
# Read at address      96
# 75687.00000 ns Read took          19 cycles
# Read at address     128
# 75887.00000 ns Read took          19 cycles
# Read at address     160
# 76087.00000 ns Read took          19 cycles
# Read at address     192
# 76287.00000 ns Read took          19 cycles
# Read at address     224
# 76487.00000 ns Read took          19 cycles
# Read at address     256
# 76687.00000 ns Read took          19 cycles
# Read at address     288
# 76887.00000 ns Read took          19 cycles
# Read at address     320
# 77087.00000 ns Read took          19 cycles
# Read at address     352
# 77287.00000 ns Read took          19 cycles
# Read at address     384
# 77487.00000 ns Read took          19 cycles
# Read at address     416
# 77687.00000 ns Read took          19 cycles
# Read at address     448
# 77887.00000 ns Read took          19 cycles
# Read at address     480
# 78087.00000 ns Read took          19 cycles
# Read at address     512
# 78287.00000 ns Read took          19 cycles
# Read at address     544
# 78487.00000 ns Read took          19 cycles
# Read at address     576
# 78687.00000 ns Read took          19 cycles
# Read at address     608
# 78887.00000 ns Read took          19 cycles
# Read at address     640
# 79087.00000 ns Read took          19 cycles
# Read at address     672
# 79287.00000 ns Read took          19 cycles
# Read at address     704
# 79487.00000 ns Read took          19 cycles
# Read at address     736
# 79687.00000 ns Read took          19 cycles
# Read at address     768
# 79887.00000 ns Read took          19 cycles
# Read at address     800
# 80087.00000 ns Read took          19 cycles
# Read at address     832
# 80287.00000 ns Read took          19 cycles
# Read at address     864
# 80487.00000 ns Read took          19 cycles
# Read at address     896
# 80687.00000 ns Read took          19 cycles
# Read at address     928
# 80887.00000 ns Read took          19 cycles
# Read at address     960
# 81087.00000 ns Read took          19 cycles
# Read at address     992
# 81287.00000 ns Read took          19 cycles
# Read at address    1024
# 81487.00000 ns Read took          19 cycles
# Read at address    1056
# 81687.00000 ns Read took          19 cycles
# Read at address    1088
# 81887.00000 ns Read took          19 cycles
# Read at address    1120
# 82087.00000 ns Read took          19 cycles
# Read at address    1152
# 82287.00000 ns Read took          19 cycles
# Read at address    1184
# 82487.00000 ns Read took          19 cycles
# Read at address    1216
# 82687.00000 ns Read took          19 cycles
# Read at address    1248
# 82887.00000 ns Read took          19 cycles
# Read at address    1280
# 83087.00000 ns Read took          19 cycles
# Read at address    1312
# 83287.00000 ns Read took          19 cycles
# Read at address    1344
# 83487.00000 ns Read took          19 cycles
# Read at address    1376
# 83687.00000 ns Read took          19 cycles
# Read at address    1408
# 83887.00000 ns Read took          19 cycles
# Read at address    1440
# 84087.00000 ns Read took          19 cycles
# Read at address    1472
# 84287.00000 ns Read took          19 cycles
# Read at address    1504
# 84487.00000 ns Read took          19 cycles
# Read at address    1536
# 84687.00000 ns Read took          19 cycles
# Read at address    1568
# 84887.00000 ns Read took          19 cycles
# Read at address    1600
# 85087.00000 ns Read took          19 cycles
# Read at address    1632
# 85287.00000 ns Read took          19 cycles
# Read at address    1664
# 85487.00000 ns Read took          19 cycles
# Read at address    1696
# 85687.00000 ns Read took          19 cycles
# Read at address    1728
# 85887.00000 ns Read took          19 cycles
# Read at address    1760
# 86087.00000 ns Read took          19 cycles
# Read at address    1792
# 86287.00000 ns Read took          19 cycles
# Read at address    1824
# 86487.00000 ns Read took          19 cycles
# Read at address    1856
# 86687.00000 ns Read took          19 cycles
# Read at address    1888
# 86887.00000 ns Read took          19 cycles
# Read at address    1920
# 87087.00000 ns Read took          19 cycles
# Read at address    1952
# 87287.00000 ns Read took          19 cycles
# Read at address    1984
# 87487.00000 ns Read took          19 cycles
# Read at address    2016
# 87687.00000 ns Read took          19 cycles
# 135379.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(305)
#    Time: 135379 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 305
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:22 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 10:29:23 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:23 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 10:29:23 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:25 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 10:29:26 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:26 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 10:29:26 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:26 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 10:29:27 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 10:29:27 on Dec 10,2020, Elapsed time: 0:06:16
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 10:29:27 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address           0
# 1177.00000 ns Read took         116 cycles
# Read at address         128
# 2347.00000 ns Read took         116 cycles
# Read at address         256
# 3517.00000 ns Read took         116 cycles
# Read at address         384
# 4687.00000 ns Read took         116 cycles
# Read at address         512
# 5857.00000 ns Read took         116 cycles
# Read at address         640
# 7027.00000 ns Read took         116 cycles
# Read at address         768
# 8197.00000 ns Read took         116 cycles
# Read at address         896
# 9367.00000 ns Read took         116 cycles
# Read at address        1024
# 10537.00000 ns Read took         116 cycles
# Read at address        1152
# 11707.00000 ns Read took         116 cycles
# Read at address        1280
# 12877.00000 ns Read took         116 cycles
# Read at address        1408
# 14047.00000 ns Read took         116 cycles
# Read at address        1536
# 15217.00000 ns Read took         116 cycles
# Read at address        1664
# 16387.00000 ns Read took         116 cycles
# Read at address        1792
# 17557.00000 ns Read took         116 cycles
# Read at address        1920
# 18727.00000 ns Read took         116 cycles
# Read at address        2048
# 19897.00000 ns Read took         116 cycles
# 20417.00000 ns Read took          51 cycles
# 68109.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 68109 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:44 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 10:29:44 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:44 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 10:29:45 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:46 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 10:29:46 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:47 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 10:29:47 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:47 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 10:29:48 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 10:29:48 on Dec 10,2020, Elapsed time: 0:00:21
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 10:29:48 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address           0
# 1177.00000 ns Read took         116 cycles
# Read at address         128
# 2347.00000 ns Read took         116 cycles
# Read at address         256
# 3517.00000 ns Read took         116 cycles
# Read at address         384
# 4687.00000 ns Read took         116 cycles
# Read at address         512
# 5857.00000 ns Read took         116 cycles
# Read at address         640
# 7027.00000 ns Read took         116 cycles
# Read at address         768
# 8197.00000 ns Read took         116 cycles
# Read at address         896
# 9367.00000 ns Read took         116 cycles
# Read at address        1024
# 10537.00000 ns Read took         116 cycles
# Read at address        1152
# 11707.00000 ns Read took         116 cycles
# Read at address        1280
# 12877.00000 ns Read took         116 cycles
# Read at address        1408
# 14047.00000 ns Read took         116 cycles
# Read at address        1536
# 15217.00000 ns Read took         116 cycles
# Read at address        1664
# 16387.00000 ns Read took         116 cycles
# Read at address        1792
# 17557.00000 ns Read took         116 cycles
# Read at address        1920
# 18727.00000 ns Read took         116 cycles
# 18927.00000 ns Read took          19 cycles
# 66619.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 66619 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:34:10 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 10:34:11 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:34:11 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 10:34:11 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:34:12 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 10:34:13 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:34:13 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 10:34:14 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:34:14 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 10:34:14 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:34:15 on Dec 10,2020, Elapsed time: 0:04:27
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 10:34:15 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# 224369.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 224369 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:58 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 10:36:58 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:58 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 10:36:59 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:00 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 10:37:00 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:01 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 10:37:01 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:01 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 10:37:02 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 10:37:02 on Dec 10,2020, Elapsed time: 0:02:47
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 10:37:02 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      16
# 1377.00000 ns Read took          19 cycles
# Read at address      32
# 2547.00000 ns Read took         116 cycles
# Read at address      48
# 2747.00000 ns Read took          19 cycles
# Read at address      64
# 3917.00000 ns Read took         116 cycles
# Read at address      80
# 4117.00000 ns Read took          19 cycles
# Read at address      96
# 5287.00000 ns Read took         116 cycles
# Read at address     112
# 5487.00000 ns Read took          19 cycles
# Read at address     128
# 6657.00000 ns Read took         116 cycles
# Read at address     144
# 6857.00000 ns Read took          19 cycles
# Read at address     160
# 8027.00000 ns Read took         116 cycles
# Read at address     176
# 8227.00000 ns Read took          19 cycles
# Read at address     192
# 9397.00000 ns Read took         116 cycles
# Read at address     208
# 9597.00000 ns Read took          19 cycles
# Read at address     224
# 10767.00000 ns Read took         116 cycles
# Read at address     240
# 10967.00000 ns Read took          19 cycles
# Read at address     256
# 12137.00000 ns Read took         116 cycles
# Read at address     272
# 12337.00000 ns Read took          19 cycles
# Read at address     288
# 13507.00000 ns Read took         116 cycles
# Read at address     304
# 13707.00000 ns Read took          19 cycles
# Read at address     320
# 14877.00000 ns Read took         116 cycles
# Read at address     336
# 15077.00000 ns Read took          19 cycles
# Read at address     352
# 16247.00000 ns Read took         116 cycles
# Read at address     368
# 16447.00000 ns Read took          19 cycles
# Read at address     384
# 17617.00000 ns Read took         116 cycles
# Read at address     400
# 17817.00000 ns Read took          19 cycles
# Read at address     416
# 18987.00000 ns Read took         116 cycles
# Read at address     432
# 19187.00000 ns Read took          19 cycles
# Read at address     448
# 20357.00000 ns Read took         116 cycles
# Read at address     464
# 20557.00000 ns Read took          19 cycles
# Read at address     480
# 21727.00000 ns Read took         116 cycles
# Read at address     496
# 21927.00000 ns Read took          19 cycles
# Read at address     512
# 23097.00000 ns Read took         116 cycles
# Read at address     528
# 23297.00000 ns Read took          19 cycles
# Read at address     544
# 24467.00000 ns Read took         116 cycles
# Read at address     560
# 24667.00000 ns Read took          19 cycles
# Read at address     576
# 25837.00000 ns Read took         116 cycles
# Read at address     592
# 26037.00000 ns Read took          19 cycles
# Read at address     608
# 27207.00000 ns Read took         116 cycles
# Read at address     624
# 27407.00000 ns Read took          19 cycles
# Read at address     640
# 28577.00000 ns Read took         116 cycles
# Read at address     656
# 28777.00000 ns Read took          19 cycles
# Read at address     672
# 29947.00000 ns Read took         116 cycles
# Read at address     688
# 30147.00000 ns Read took          19 cycles
# Read at address     704
# 31317.00000 ns Read took         116 cycles
# Read at address     720
# 31517.00000 ns Read took          19 cycles
# Read at address     736
# 32687.00000 ns Read took         116 cycles
# Read at address     752
# 32887.00000 ns Read took          19 cycles
# Read at address     768
# 34057.00000 ns Read took         116 cycles
# Read at address     784
# 34257.00000 ns Read took          19 cycles
# Read at address     800
# 35427.00000 ns Read took         116 cycles
# Read at address     816
# 35627.00000 ns Read took          19 cycles
# Read at address     832
# 36797.00000 ns Read took         116 cycles
# Read at address     848
# 36997.00000 ns Read took          19 cycles
# Read at address     864
# 38167.00000 ns Read took         116 cycles
# Read at address     880
# 38367.00000 ns Read took          19 cycles
# Read at address     896
# 39537.00000 ns Read took         116 cycles
# Read at address     912
# 39737.00000 ns Read took          19 cycles
# Read at address     928
# 40907.00000 ns Read took         116 cycles
# Read at address     944
# 41107.00000 ns Read took          19 cycles
# Read at address     960
# 42277.00000 ns Read took         116 cycles
# Read at address     976
# 42477.00000 ns Read took          19 cycles
# Read at address     992
# 43647.00000 ns Read took         116 cycles
# Read at address    1008
# 43847.00000 ns Read took          19 cycles
# Read at address    1024
# 45017.00000 ns Read took         116 cycles
# Read at address    1040
# 45217.00000 ns Read took          19 cycles
# Read at address    1056
# 46387.00000 ns Read took         116 cycles
# Read at address    1072
# 46587.00000 ns Read took          19 cycles
# Read at address    1088
# 47757.00000 ns Read took         116 cycles
# Read at address    1104
# 47957.00000 ns Read took          19 cycles
# Read at address    1120
# 49127.00000 ns Read took         116 cycles
# Read at address    1136
# 49327.00000 ns Read took          19 cycles
# Read at address    1152
# 50497.00000 ns Read took         116 cycles
# Read at address    1168
# 50697.00000 ns Read took          19 cycles
# Read at address    1184
# 51867.00000 ns Read took         116 cycles
# Read at address    1200
# 52067.00000 ns Read took          19 cycles
# Read at address    1216
# 53237.00000 ns Read took         116 cycles
# Read at address    1232
# 53437.00000 ns Read took          19 cycles
# Read at address    1248
# 54607.00000 ns Read took         116 cycles
# Read at address    1264
# 54807.00000 ns Read took          19 cycles
# Read at address    1280
# 55977.00000 ns Read took         116 cycles
# Read at address    1296
# 56177.00000 ns Read took          19 cycles
# Read at address    1312
# 57347.00000 ns Read took         116 cycles
# Read at address    1328
# 57547.00000 ns Read took          19 cycles
# Read at address    1344
# 58717.00000 ns Read took         116 cycles
# Read at address    1360
# 58917.00000 ns Read took          19 cycles
# Read at address    1376
# 60087.00000 ns Read took         116 cycles
# Read at address    1392
# 60287.00000 ns Read took          19 cycles
# Read at address    1408
# 61457.00000 ns Read took         116 cycles
# Read at address    1424
# 61657.00000 ns Read took          19 cycles
# Read at address    1440
# 62827.00000 ns Read took         116 cycles
# Read at address    1456
# 63027.00000 ns Read took          19 cycles
# Read at address    1472
# 64197.00000 ns Read took         116 cycles
# Read at address    1488
# 64397.00000 ns Read took          19 cycles
# Read at address    1504
# 65567.00000 ns Read took         116 cycles
# Read at address    1520
# 65767.00000 ns Read took          19 cycles
# Read at address    1536
# 66937.00000 ns Read took         116 cycles
# Read at address    1552
# 67137.00000 ns Read took          19 cycles
# Read at address    1568
# 68307.00000 ns Read took         116 cycles
# Read at address    1584
# 68507.00000 ns Read took          19 cycles
# Read at address    1600
# 69677.00000 ns Read took         116 cycles
# Read at address    1616
# 69877.00000 ns Read took          19 cycles
# Read at address    1632
# 71047.00000 ns Read took         116 cycles
# Read at address    1648
# 71247.00000 ns Read took          19 cycles
# Read at address    1664
# 72417.00000 ns Read took         116 cycles
# Read at address    1680
# 72617.00000 ns Read took          19 cycles
# Read at address    1696
# 73787.00000 ns Read took         116 cycles
# Read at address    1712
# 73987.00000 ns Read took          19 cycles
# Read at address    1728
# 75157.00000 ns Read took         116 cycles
# Read at address    1744
# 75357.00000 ns Read took          19 cycles
# Read at address    1760
# 76527.00000 ns Read took         116 cycles
# Read at address    1776
# 76727.00000 ns Read took          19 cycles
# Read at address    1792
# 77897.00000 ns Read took         116 cycles
# Read at address    1808
# 78097.00000 ns Read took          19 cycles
# Read at address    1824
# 79267.00000 ns Read took         116 cycles
# Read at address    1840
# 79467.00000 ns Read took          19 cycles
# Read at address    1856
# 80637.00000 ns Read took         116 cycles
# Read at address    1872
# 80837.00000 ns Read took          19 cycles
# Read at address    1888
# 82007.00000 ns Read took         116 cycles
# Read at address    1904
# 82207.00000 ns Read took          19 cycles
# Read at address    1920
# 83377.00000 ns Read took         116 cycles
# Read at address    1936
# 83577.00000 ns Read took          19 cycles
# Read at address    1952
# 84747.00000 ns Read took         116 cycles
# Read at address    1968
# 84947.00000 ns Read took          19 cycles
# Read at address    1984
# 86117.00000 ns Read took         116 cycles
# Read at address    2000
# 86317.00000 ns Read took          19 cycles
# Read at address    2016
# 87487.00000 ns Read took         116 cycles
# Read at address    2032
# 87687.00000 ns Read took          19 cycles
# Read at address    2048
# 88857.00000 ns Read took         116 cycles
# Read at address    2064
# 89057.00000 ns Read took          19 cycles
# Read at address    2080
# 90227.00000 ns Read took         116 cycles
# Read at address    2096
# 90427.00000 ns Read took          19 cycles
# Read at address    2112
# 91597.00000 ns Read took         116 cycles
# Read at address    2128
# 91797.00000 ns Read took          19 cycles
# Read at address    2144
# 92967.00000 ns Read took         116 cycles
# Read at address    2160
# 93167.00000 ns Read took          19 cycles
# Read at address    2176
# 94337.00000 ns Read took         116 cycles
# Read at address    2192
# 94537.00000 ns Read took          19 cycles
# Read at address    2208
# 95707.00000 ns Read took         116 cycles
# Read at address    2224
# 95907.00000 ns Read took          19 cycles
# Read at address    2240
# 97077.00000 ns Read took         116 cycles
# Read at address    2256
# 97277.00000 ns Read took          19 cycles
# Read at address    2272
# 98447.00000 ns Read took         116 cycles
# Read at address    2288
# 98647.00000 ns Read took          19 cycles
# Read at address    2304
# 99817.00000 ns Read took         116 cycles
# Read at address    2320
# 100017.00000 ns Read took          19 cycles
# Read at address    2336
# 101187.00000 ns Read took         116 cycles
# Read at address    2352
# 101387.00000 ns Read took          19 cycles
# Read at address    2368
# 102557.00000 ns Read took         116 cycles
# Read at address    2384
# 102757.00000 ns Read took          19 cycles
# Read at address    2400
# 103927.00000 ns Read took         116 cycles
# 151619.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 151619 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:09 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 10:38:10 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:10 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 10:38:10 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:11 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 10:38:12 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:12 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 10:38:13 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:13 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 10:38:13 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:38:14 on Dec 10,2020, Elapsed time: 0:01:12
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 10:38:14 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# **********************SECOND READ***********************
# Read at address       0
# 177197.00000 ns Read took          51 cycles
# Read at address      32
# 177717.00000 ns Read took          51 cycles
# Read at address      64
# 178237.00000 ns Read took          51 cycles
# Read at address      96
# 178757.00000 ns Read took          51 cycles
# Read at address     128
# 179277.00000 ns Read took          51 cycles
# Read at address     160
# 179797.00000 ns Read took          51 cycles
# Read at address     192
# 180317.00000 ns Read took          51 cycles
# Read at address     224
# 180837.00000 ns Read took          51 cycles
# Read at address     256
# 181357.00000 ns Read took          51 cycles
# Read at address     288
# 181877.00000 ns Read took          51 cycles
# Read at address     320
# 182397.00000 ns Read took          51 cycles
# Read at address     352
# 182917.00000 ns Read took          51 cycles
# Read at address     384
# 183437.00000 ns Read took          51 cycles
# Read at address     416
# 183957.00000 ns Read took          51 cycles
# Read at address     448
# 184477.00000 ns Read took          51 cycles
# Read at address     480
# 184997.00000 ns Read took          51 cycles
# Read at address     512
# 185517.00000 ns Read took          51 cycles
# Read at address     544
# 186037.00000 ns Read took          51 cycles
# Read at address     576
# 186557.00000 ns Read took          51 cycles
# Read at address     608
# 187077.00000 ns Read took          51 cycles
# Read at address     640
# 187597.00000 ns Read took          51 cycles
# Read at address     672
# 188117.00000 ns Read took          51 cycles
# Read at address     704
# 188637.00000 ns Read took          51 cycles
# Read at address     736
# 189157.00000 ns Read took          51 cycles
# Read at address     768
# 189677.00000 ns Read took          51 cycles
# Read at address     800
# 190197.00000 ns Read took          51 cycles
# Read at address     832
# 190717.00000 ns Read took          51 cycles
# Read at address     864
# 191237.00000 ns Read took          51 cycles
# Read at address     896
# 191757.00000 ns Read took          51 cycles
# Read at address     928
# 192277.00000 ns Read took          51 cycles
# Read at address     960
# 192797.00000 ns Read took          51 cycles
# Read at address     992
# 193317.00000 ns Read took          51 cycles
# Read at address    1024
# 193837.00000 ns Read took          51 cycles
# Read at address    1056
# 194357.00000 ns Read took          51 cycles
# Read at address    1088
# 194877.00000 ns Read took          51 cycles
# Read at address    1120
# 195397.00000 ns Read took          51 cycles
# Read at address    1152
# 195917.00000 ns Read took          51 cycles
# Read at address    1184
# 196437.00000 ns Read took          51 cycles
# Read at address    1216
# 196957.00000 ns Read took          51 cycles
# Read at address    1248
# 197477.00000 ns Read took          51 cycles
# Read at address    1280
# 197997.00000 ns Read took          51 cycles
# Read at address    1312
# 198517.00000 ns Read took          51 cycles
# Read at address    1344
# 199037.00000 ns Read took          51 cycles
# Read at address    1376
# 199557.00000 ns Read took          51 cycles
# Read at address    1408
# 200077.00000 ns Read took          51 cycles
# Read at address    1440
# 200597.00000 ns Read took          51 cycles
# Read at address    1472
# 201117.00000 ns Read took          51 cycles
# Read at address    1504
# 201637.00000 ns Read took          51 cycles
# Read at address    1536
# 202157.00000 ns Read took          51 cycles
# Read at address    1568
# 202677.00000 ns Read took          51 cycles
# Read at address    1600
# 203197.00000 ns Read took          51 cycles
# Read at address    1632
# 203717.00000 ns Read took          51 cycles
# Read at address    1664
# 204237.00000 ns Read took          51 cycles
# Read at address    1696
# 204757.00000 ns Read took          51 cycles
# Read at address    1728
# 205277.00000 ns Read took          51 cycles
# Read at address    1760
# 205797.00000 ns Read took          51 cycles
# Read at address    1792
# 206317.00000 ns Read took          51 cycles
# Read at address    1824
# 206837.00000 ns Read took          51 cycles
# Read at address    1856
# 207357.00000 ns Read took          51 cycles
# Read at address    1888
# 207877.00000 ns Read took          51 cycles
# Read at address    1920
# 208397.00000 ns Read took          51 cycles
# Read at address    1952
# 208917.00000 ns Read took          51 cycles
# Read at address    1984
# 209437.00000 ns Read took          51 cycles
# Read at address    2016
# 209957.00000 ns Read took          51 cycles
# Read at address    2048
# 210477.00000 ns Read took          51 cycles
# Read at address    2080
# 210997.00000 ns Read took          51 cycles
# Read at address    2112
# 211517.00000 ns Read took          51 cycles
# Read at address    2144
# 212037.00000 ns Read took          51 cycles
# Read at address    2176
# 212557.00000 ns Read took          51 cycles
# Read at address    2208
# 213077.00000 ns Read took          51 cycles
# Read at address    2240
# 213597.00000 ns Read took          51 cycles
# Read at address    2272
# 214117.00000 ns Read took          51 cycles
# Read at address    2304
# 214637.00000 ns Read took          51 cycles
# Read at address    2336
# 215157.00000 ns Read took          51 cycles
# Read at address    2368
# 215677.00000 ns Read took          51 cycles
# Read at address    2400
# 216197.00000 ns Read took          51 cycles
# Read at address    2432
# 216717.00000 ns Read took          51 cycles
# Read at address    2464
# 217237.00000 ns Read took          51 cycles
# Read at address    2496
# 217757.00000 ns Read took          51 cycles
# Read at address    2528
# 218277.00000 ns Read took          51 cycles
# Read at address    2560
# 218797.00000 ns Read took          51 cycles
# Read at address    2592
# 219317.00000 ns Read took          51 cycles
# Read at address    2624
# 219837.00000 ns Read took          51 cycles
# Read at address    2656
# 220357.00000 ns Read took          51 cycles
# Read at address    2688
# 220877.00000 ns Read took          51 cycles
# Read at address    2720
# 221397.00000 ns Read took          51 cycles
# Read at address    2752
# 221917.00000 ns Read took          51 cycles
# Read at address    2784
# 222437.00000 ns Read took          51 cycles
# Read at address    2816
# 222957.00000 ns Read took          51 cycles
# Read at address    2848
# 223477.00000 ns Read took          51 cycles
# Read at address    2880
# 223997.00000 ns Read took          51 cycles
# Read at address    2912
# 224517.00000 ns Read took          51 cycles
# Read at address    2944
# 225037.00000 ns Read took          51 cycles
# Read at address    2976
# 225557.00000 ns Read took          51 cycles
# Read at address    3008
# 226077.00000 ns Read took          51 cycles
# Read at address    3040
# 226597.00000 ns Read took          51 cycles
# Read at address    3072
# 227117.00000 ns Read took          51 cycles
# Read at address    3104
# 227637.00000 ns Read took          51 cycles
# Read at address    3136
# 228157.00000 ns Read took          51 cycles
# Read at address    3168
# 228677.00000 ns Read took          51 cycles
# Read at address    3200
# 229197.00000 ns Read took          51 cycles
# Read at address    3232
# 229717.00000 ns Read took          51 cycles
# Read at address    3264
# 230237.00000 ns Read took          51 cycles
# Read at address    3296
# 230757.00000 ns Read took          51 cycles
# Read at address    3328
# 231277.00000 ns Read took          51 cycles
# Read at address    3360
# 231797.00000 ns Read took          51 cycles
# Read at address    3392
# 232317.00000 ns Read took          51 cycles
# Read at address    3424
# 232837.00000 ns Read took          51 cycles
# Read at address    3456
# 233357.00000 ns Read took          51 cycles
# Read at address    3488
# 233877.00000 ns Read took          51 cycles
# Read at address    3520
# 234397.00000 ns Read took          51 cycles
# Read at address    3552
# 234917.00000 ns Read took          51 cycles
# Read at address    3584
# 235437.00000 ns Read took          51 cycles
# Read at address    3616
# 235957.00000 ns Read took          51 cycles
# Read at address    3648
# 236477.00000 ns Read took          51 cycles
# Read at address    3680
# 236997.00000 ns Read took          51 cycles
# Read at address    3712
# 237517.00000 ns Read took          51 cycles
# Read at address    3744
# 238037.00000 ns Read took          51 cycles
# Read at address    3776
# 238557.00000 ns Read took          51 cycles
# Read at address    3808
# 239077.00000 ns Read took          51 cycles
# Read at address    3840
# 239597.00000 ns Read took          51 cycles
# Read at address    3872
# 240117.00000 ns Read took          51 cycles
# Read at address    3904
# 240637.00000 ns Read took          51 cycles
# Read at address    3936
# 241157.00000 ns Read took          51 cycles
# Read at address    3968
# 241677.00000 ns Read took          51 cycles
# Read at address    4000
# 242197.00000 ns Read took          51 cycles
# Read at address    4032
# 242717.00000 ns Read took          51 cycles
# Read at address    4064
# 243237.00000 ns Read took          51 cycles
# Read at address    4096
# 243757.00000 ns Read took          51 cycles
# Read at address    4128
# 244277.00000 ns Read took          51 cycles
# Read at address    4160
# 244797.00000 ns Read took          51 cycles
# Read at address    4192
# 245317.00000 ns Read took          51 cycles
# Read at address    4224
# 245837.00000 ns Read took          51 cycles
# Read at address    4256
# 246357.00000 ns Read took          51 cycles
# Read at address    4288
# 246877.00000 ns Read took          51 cycles
# Read at address    4320
# 247397.00000 ns Read took          51 cycles
# Read at address    4352
# 247917.00000 ns Read took          51 cycles
# Read at address    4384
# 248437.00000 ns Read took          51 cycles
# Read at address    4416
# 248957.00000 ns Read took          51 cycles
# Read at address    4448
# 249477.00000 ns Read took          51 cycles
# Read at address    4480
# 249997.00000 ns Read took          51 cycles
# Read at address    4512
# 250517.00000 ns Read took          51 cycles
# Read at address    4544
# 251037.00000 ns Read took          51 cycles
# Read at address    4576
# 251557.00000 ns Read took          51 cycles
# Read at address    4608
# 252077.00000 ns Read took          51 cycles
# Read at address    4640
# 252597.00000 ns Read took          51 cycles
# Read at address    4672
# 253117.00000 ns Read took          51 cycles
# Read at address    4704
# 253637.00000 ns Read took          51 cycles
# Read at address    4736
# 254157.00000 ns Read took          51 cycles
# Read at address    4768
# 254677.00000 ns Read took          51 cycles
# Read at address    4800
# 255197.00000 ns Read took          51 cycles
# 302889.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 302889 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:44 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 10:38:45 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:45 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 10:38:45 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:46 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 10:38:47 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:47 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 10:38:48 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:48 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 10:38:48 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:38:49 on Dec 10,2020, Elapsed time: 0:00:35
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 10:38:49 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# Read at address    8192
# 300697.00000 ns Read took         116 cycles
# **********************SECOND READ***********************
# Read at address       0
# 301217.00000 ns Read took          51 cycles
# Read at address      32
# 301737.00000 ns Read took          51 cycles
# Read at address      64
# 302257.00000 ns Read took          51 cycles
# Read at address      96
# 302777.00000 ns Read took          51 cycles
# Read at address     128
# 303297.00000 ns Read took          51 cycles
# Read at address     160
# 303817.00000 ns Read took          51 cycles
# Read at address     192
# 304337.00000 ns Read took          51 cycles
# Read at address     224
# 304857.00000 ns Read took          51 cycles
# Read at address     256
# 305377.00000 ns Read took          51 cycles
# Read at address     288
# 305897.00000 ns Read took          51 cycles
# Read at address     320
# 306417.00000 ns Read took          51 cycles
# Read at address     352
# 306937.00000 ns Read took          51 cycles
# Read at address     384
# 307457.00000 ns Read took          51 cycles
# Read at address     416
# 307977.00000 ns Read took          51 cycles
# Read at address     448
# 308497.00000 ns Read took          51 cycles
# Read at address     480
# 309017.00000 ns Read took          51 cycles
# Read at address     512
# 309537.00000 ns Read took          51 cycles
# Read at address     544
# 310057.00000 ns Read took          51 cycles
# Read at address     576
# 310577.00000 ns Read took          51 cycles
# Read at address     608
# 311097.00000 ns Read took          51 cycles
# Read at address     640
# 311617.00000 ns Read took          51 cycles
# Read at address     672
# 312137.00000 ns Read took          51 cycles
# Read at address     704
# 312657.00000 ns Read took          51 cycles
# Read at address     736
# 313177.00000 ns Read took          51 cycles
# Read at address     768
# 313697.00000 ns Read took          51 cycles
# Read at address     800
# 314217.00000 ns Read took          51 cycles
# Read at address     832
# 314737.00000 ns Read took          51 cycles
# Read at address     864
# 315257.00000 ns Read took          51 cycles
# Read at address     896
# 315777.00000 ns Read took          51 cycles
# Read at address     928
# 316297.00000 ns Read took          51 cycles
# Read at address     960
# 316817.00000 ns Read took          51 cycles
# Read at address     992
# 317337.00000 ns Read took          51 cycles
# Read at address    1024
# 317857.00000 ns Read took          51 cycles
# Read at address    1056
# 318377.00000 ns Read took          51 cycles
# Read at address    1088
# 318897.00000 ns Read took          51 cycles
# Read at address    1120
# 319417.00000 ns Read took          51 cycles
# Read at address    1152
# 319937.00000 ns Read took          51 cycles
# Read at address    1184
# 320457.00000 ns Read took          51 cycles
# Read at address    1216
# 320977.00000 ns Read took          51 cycles
# Read at address    1248
# 321497.00000 ns Read took          51 cycles
# Read at address    1280
# 322017.00000 ns Read took          51 cycles
# Read at address    1312
# 322537.00000 ns Read took          51 cycles
# Read at address    1344
# 323057.00000 ns Read took          51 cycles
# Read at address    1376
# 323577.00000 ns Read took          51 cycles
# Read at address    1408
# 324097.00000 ns Read took          51 cycles
# Read at address    1440
# 324617.00000 ns Read took          51 cycles
# Read at address    1472
# 325137.00000 ns Read took          51 cycles
# Read at address    1504
# 325657.00000 ns Read took          51 cycles
# Read at address    1536
# 326177.00000 ns Read took          51 cycles
# Read at address    1568
# 326697.00000 ns Read took          51 cycles
# Read at address    1600
# 327217.00000 ns Read took          51 cycles
# Read at address    1632
# 327737.00000 ns Read took          51 cycles
# Read at address    1664
# 328257.00000 ns Read took          51 cycles
# Read at address    1696
# 328777.00000 ns Read took          51 cycles
# Read at address    1728
# 329297.00000 ns Read took          51 cycles
# Read at address    1760
# 329817.00000 ns Read took          51 cycles
# Read at address    1792
# 330337.00000 ns Read took          51 cycles
# Read at address    1824
# 330857.00000 ns Read took          51 cycles
# Read at address    1856
# 331377.00000 ns Read took          51 cycles
# Read at address    1888
# 331897.00000 ns Read took          51 cycles
# Read at address    1920
# 332417.00000 ns Read took          51 cycles
# Read at address    1952
# 332937.00000 ns Read took          51 cycles
# Read at address    1984
# 333457.00000 ns Read took          51 cycles
# Read at address    2016
# 333977.00000 ns Read took          51 cycles
# Read at address    2048
# 334497.00000 ns Read took          51 cycles
# Read at address    2080
# 335017.00000 ns Read took          51 cycles
# Read at address    2112
# 336187.00000 ns Read took         116 cycles
# Read at address    2144
# 336707.00000 ns Read took          51 cycles
# Read at address    2176
# 337227.00000 ns Read took          51 cycles
# Read at address    2208
# 337747.00000 ns Read took          51 cycles
# Read at address    2240
# 338267.00000 ns Read took          51 cycles
# Read at address    2272
# 338787.00000 ns Read took          51 cycles
# Read at address    2304
# 339307.00000 ns Read took          51 cycles
# Read at address    2336
# 339827.00000 ns Read took          51 cycles
# Read at address    2368
# 340347.00000 ns Read took          51 cycles
# Read at address    2400
# 340867.00000 ns Read took          51 cycles
# Read at address    2432
# 341387.00000 ns Read took          51 cycles
# Read at address    2464
# 341907.00000 ns Read took          51 cycles
# Read at address    2496
# 342427.00000 ns Read took          51 cycles
# Read at address    2528
# 342947.00000 ns Read took          51 cycles
# Read at address    2560
# 343467.00000 ns Read took          51 cycles
# Read at address    2592
# 343987.00000 ns Read took          51 cycles
# Read at address    2624
# 344507.00000 ns Read took          51 cycles
# Read at address    2656
# 345027.00000 ns Read took          51 cycles
# Read at address    2688
# 345547.00000 ns Read took          51 cycles
# Read at address    2720
# 346067.00000 ns Read took          51 cycles
# Read at address    2752
# 346587.00000 ns Read took          51 cycles
# Read at address    2784
# 347107.00000 ns Read took          51 cycles
# Read at address    2816
# 347627.00000 ns Read took          51 cycles
# Read at address    2848
# 348147.00000 ns Read took          51 cycles
# Read at address    2880
# 348667.00000 ns Read took          51 cycles
# Read at address    2912
# 349187.00000 ns Read took          51 cycles
# Read at address    2944
# 349707.00000 ns Read took          51 cycles
# Read at address    2976
# 350227.00000 ns Read took          51 cycles
# Read at address    3008
# 350747.00000 ns Read took          51 cycles
# Read at address    3040
# 351267.00000 ns Read took          51 cycles
# Read at address    3072
# 351787.00000 ns Read took          51 cycles
# Read at address    3104
# 352307.00000 ns Read took          51 cycles
# Read at address    3136
# 352827.00000 ns Read took          51 cycles
# Read at address    3168
# 353347.00000 ns Read took          51 cycles
# Read at address    3200
# 353867.00000 ns Read took          51 cycles
# Read at address    3232
# 354387.00000 ns Read took          51 cycles
# Read at address    3264
# 354907.00000 ns Read took          51 cycles
# Read at address    3296
# 355427.00000 ns Read took          51 cycles
# Read at address    3328
# 355947.00000 ns Read took          51 cycles
# Read at address    3360
# 356467.00000 ns Read took          51 cycles
# Read at address    3392
# 356987.00000 ns Read took          51 cycles
# Read at address    3424
# 357507.00000 ns Read took          51 cycles
# Read at address    3456
# 358027.00000 ns Read took          51 cycles
# Read at address    3488
# 358547.00000 ns Read took          51 cycles
# Read at address    3520
# 359067.00000 ns Read took          51 cycles
# Read at address    3552
# 359587.00000 ns Read took          51 cycles
# Read at address    3584
# 360107.00000 ns Read took          51 cycles
# Read at address    3616
# 360627.00000 ns Read took          51 cycles
# Read at address    3648
# 361147.00000 ns Read took          51 cycles
# Read at address    3680
# 361667.00000 ns Read took          51 cycles
# Read at address    3712
# 362187.00000 ns Read took          51 cycles
# Read at address    3744
# 362707.00000 ns Read took          51 cycles
# Read at address    3776
# 363227.00000 ns Read took          51 cycles
# Read at address    3808
# 363747.00000 ns Read took          51 cycles
# Read at address    3840
# 364267.00000 ns Read took          51 cycles
# Read at address    3872
# 364787.00000 ns Read took          51 cycles
# Read at address    3904
# 365307.00000 ns Read took          51 cycles
# Read at address    3936
# 365827.00000 ns Read took          51 cycles
# Read at address    3968
# 366347.00000 ns Read took          51 cycles
# Read at address    4000
# 366867.00000 ns Read took          51 cycles
# Read at address    4032
# 367387.00000 ns Read took          51 cycles
# Read at address    4064
# 367907.00000 ns Read took          51 cycles
# Read at address    4096
# 368427.00000 ns Read took          51 cycles
# Read at address    4128
# 368947.00000 ns Read took          51 cycles
# Read at address    4160
# 369467.00000 ns Read took          51 cycles
# Read at address    4192
# 369987.00000 ns Read took          51 cycles
# Read at address    4224
# 370507.00000 ns Read took          51 cycles
# Read at address    4256
# 371027.00000 ns Read took          51 cycles
# Read at address    4288
# 371547.00000 ns Read took          51 cycles
# Read at address    4320
# 372067.00000 ns Read took          51 cycles
# Read at address    4352
# 372587.00000 ns Read took          51 cycles
# Read at address    4384
# 373107.00000 ns Read took          51 cycles
# Read at address    4416
# 373627.00000 ns Read took          51 cycles
# Read at address    4448
# 374147.00000 ns Read took          51 cycles
# Read at address    4480
# 374667.00000 ns Read took          51 cycles
# Read at address    4512
# 375187.00000 ns Read took          51 cycles
# Read at address    4544
# 375707.00000 ns Read took          51 cycles
# Read at address    4576
# 376227.00000 ns Read took          51 cycles
# Read at address    4608
# 376747.00000 ns Read took          51 cycles
# Read at address    4640
# 377267.00000 ns Read took          51 cycles
# Read at address    4672
# 377787.00000 ns Read took          51 cycles
# Read at address    4704
# 378307.00000 ns Read took          51 cycles
# Read at address    4736
# 378827.00000 ns Read took          51 cycles
# Read at address    4768
# 379347.00000 ns Read took          51 cycles
# Read at address    4800
# 379867.00000 ns Read took          51 cycles
# Read at address    4832
# 380387.00000 ns Read took          51 cycles
# Read at address    4864
# 380907.00000 ns Read took          51 cycles
# Read at address    4896
# 381427.00000 ns Read took          51 cycles
# Read at address    4928
# 381947.00000 ns Read took          51 cycles
# Read at address    4960
# 382467.00000 ns Read took          51 cycles
# Read at address    4992
# 382987.00000 ns Read took          51 cycles
# Read at address    5024
# 383507.00000 ns Read took          51 cycles
# Read at address    5056
# 384027.00000 ns Read took          51 cycles
# Read at address    5088
# 384547.00000 ns Read took          51 cycles
# Read at address    5120
# 385067.00000 ns Read took          51 cycles
# Read at address    5152
# 385587.00000 ns Read took          51 cycles
# Read at address    5184
# 386107.00000 ns Read took          51 cycles
# Read at address    5216
# 386627.00000 ns Read took          51 cycles
# Read at address    5248
# 387147.00000 ns Read took          51 cycles
# Read at address    5280
# 387667.00000 ns Read took          51 cycles
# Read at address    5312
# 388187.00000 ns Read took          51 cycles
# Read at address    5344
# 388707.00000 ns Read took          51 cycles
# Read at address    5376
# 389227.00000 ns Read took          51 cycles
# Read at address    5408
# 389747.00000 ns Read took          51 cycles
# Read at address    5440
# 390267.00000 ns Read took          51 cycles
# Read at address    5472
# 390787.00000 ns Read took          51 cycles
# Read at address    5504
# 391307.00000 ns Read took          51 cycles
# Read at address    5536
# 391827.00000 ns Read took          51 cycles
# Read at address    5568
# 392347.00000 ns Read took          51 cycles
# Read at address    5600
# 392867.00000 ns Read took          51 cycles
# Read at address    5632
# 393387.00000 ns Read took          51 cycles
# Read at address    5664
# 393907.00000 ns Read took          51 cycles
# Read at address    5696
# 394427.00000 ns Read took          51 cycles
# Read at address    5728
# 394947.00000 ns Read took          51 cycles
# Read at address    5760
# 395467.00000 ns Read took          51 cycles
# Read at address    5792
# 395987.00000 ns Read took          51 cycles
# Read at address    5824
# 396507.00000 ns Read took          51 cycles
# Read at address    5856
# 397027.00000 ns Read took          51 cycles
# Read at address    5888
# 397547.00000 ns Read took          51 cycles
# Read at address    5920
# 398067.00000 ns Read took          51 cycles
# Read at address    5952
# 398587.00000 ns Read took          51 cycles
# Read at address    5984
# 399107.00000 ns Read took          51 cycles
# Read at address    6016
# 399627.00000 ns Read took          51 cycles
# Read at address    6048
# 400147.00000 ns Read took          51 cycles
# Read at address    6080
# 400667.00000 ns Read took          51 cycles
# Read at address    6112
# 401187.00000 ns Read took          51 cycles
# Read at address    6144
# 402357.00000 ns Read took         116 cycles
# Read at address    6176
# 402877.00000 ns Read took          51 cycles
# Read at address    6208
# 403397.00000 ns Read took          51 cycles
# Read at address    6240
# 403917.00000 ns Read took          51 cycles
# Read at address    6272
# 404437.00000 ns Read took          51 cycles
# Read at address    6304
# 404957.00000 ns Read took          51 cycles
# Read at address    6336
# 405477.00000 ns Read took          51 cycles
# Read at address    6368
# 405997.00000 ns Read took          51 cycles
# Read at address    6400
# 406517.00000 ns Read took          51 cycles
# Read at address    6432
# 407037.00000 ns Read took          51 cycles
# Read at address    6464
# 407557.00000 ns Read took          51 cycles
# Read at address    6496
# 408077.00000 ns Read took          51 cycles
# Read at address    6528
# 408597.00000 ns Read took          51 cycles
# Read at address    6560
# 409117.00000 ns Read took          51 cycles
# Read at address    6592
# 409637.00000 ns Read took          51 cycles
# Read at address    6624
# 410157.00000 ns Read took          51 cycles
# Read at address    6656
# 410677.00000 ns Read took          51 cycles
# Read at address    6688
# 411197.00000 ns Read took          51 cycles
# Read at address    6720
# 411717.00000 ns Read took          51 cycles
# Read at address    6752
# 412237.00000 ns Read took          51 cycles
# Read at address    6784
# 412757.00000 ns Read took          51 cycles
# Read at address    6816
# 413277.00000 ns Read took          51 cycles
# Read at address    6848
# 413797.00000 ns Read took          51 cycles
# Read at address    6880
# 414317.00000 ns Read took          51 cycles
# Read at address    6912
# 414837.00000 ns Read took          51 cycles
# Read at address    6944
# 415357.00000 ns Read took          51 cycles
# Read at address    6976
# 415877.00000 ns Read took          51 cycles
# Read at address    7008
# 416397.00000 ns Read took          51 cycles
# Read at address    7040
# 416917.00000 ns Read took          51 cycles
# Read at address    7072
# 417437.00000 ns Read took          51 cycles
# Read at address    7104
# 417957.00000 ns Read took          51 cycles
# Read at address    7136
# 418477.00000 ns Read took          51 cycles
# Read at address    7168
# 418997.00000 ns Read took          51 cycles
# Read at address    7200
# 419517.00000 ns Read took          51 cycles
# Read at address    7232
# 420037.00000 ns Read took          51 cycles
# Read at address    7264
# 420557.00000 ns Read took          51 cycles
# Read at address    7296
# 421077.00000 ns Read took          51 cycles
# Read at address    7328
# 421597.00000 ns Read took          51 cycles
# Read at address    7360
# 422117.00000 ns Read took          51 cycles
# Read at address    7392
# 422637.00000 ns Read took          51 cycles
# Read at address    7424
# 423157.00000 ns Read took          51 cycles
# Read at address    7456
# 423677.00000 ns Read took          51 cycles
# Read at address    7488
# 424197.00000 ns Read took          51 cycles
# Read at address    7520
# 424717.00000 ns Read took          51 cycles
# Read at address    7552
# 425237.00000 ns Read took          51 cycles
# Read at address    7584
# 425757.00000 ns Read took          51 cycles
# Read at address    7616
# 426277.00000 ns Read took          51 cycles
# Read at address    7648
# 426797.00000 ns Read took          51 cycles
# Read at address    7680
# 427317.00000 ns Read took          51 cycles
# Read at address    7712
# 427837.00000 ns Read took          51 cycles
# Read at address    7744
# 428357.00000 ns Read took          51 cycles
# Read at address    7776
# 428877.00000 ns Read took          51 cycles
# Read at address    7808
# 429397.00000 ns Read took          51 cycles
# Read at address    7840
# 429917.00000 ns Read took          51 cycles
# Read at address    7872
# 430437.00000 ns Read took          51 cycles
# Read at address    7904
# 430957.00000 ns Read took          51 cycles
# Read at address    7936
# 431477.00000 ns Read took          51 cycles
# Read at address    7968
# 431997.00000 ns Read took          51 cycles
# Read at address    8000
# 432517.00000 ns Read took          51 cycles
# Read at address    8032
# 433037.00000 ns Read took          51 cycles
# Read at address    8064
# 433557.00000 ns Read took          51 cycles
# Read at address    8096
# 434077.00000 ns Read took          51 cycles
# Read at address    8128
# 434597.00000 ns Read took          51 cycles
# Read at address    8160
# 435117.00000 ns Read took          51 cycles
# Read at address    8192
# 435637.00000 ns Read took          51 cycles
# 483329.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 483329 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:04 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 10:39:05 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:05 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 10:39:06 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:07 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 10:39:07 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:07 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 10:39:08 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:08 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 10:39:08 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:39:09 on Dec 10,2020, Elapsed time: 0:00:20
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 10:39:09 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# Read at address    8192
# 300697.00000 ns Read took         116 cycles
# Read at address    8224
# 301867.00000 ns Read took         116 cycles
# Read at address    8256
# 303037.00000 ns Read took         116 cycles
# Read at address    8288
# 304207.00000 ns Read took         116 cycles
# Read at address    8320
# 305377.00000 ns Read took         116 cycles
# Read at address    8352
# 306547.00000 ns Read took         116 cycles
# Read at address    8384
# 307717.00000 ns Read took         116 cycles
# Read at address    8416
# 308887.00000 ns Read took         116 cycles
# Read at address    8448
# 310057.00000 ns Read took         116 cycles
# Read at address    8480
# 311227.00000 ns Read took         116 cycles
# Read at address    8512
# 312397.00000 ns Read took         116 cycles
# Read at address    8544
# 313567.00000 ns Read took         116 cycles
# Read at address    8576
# 314737.00000 ns Read took         116 cycles
# Read at address    8608
# 315907.00000 ns Read took         116 cycles
# Read at address    8640
# 317077.00000 ns Read took         116 cycles
# Read at address    8672
# 318247.00000 ns Read took         116 cycles
# Read at address    8704
# 319417.00000 ns Read took         116 cycles
# Read at address    8736
# 320587.00000 ns Read took         116 cycles
# Read at address    8768
# 321757.00000 ns Read took         116 cycles
# Read at address    8800
# 322927.00000 ns Read took         116 cycles
# Read at address    8832
# 324097.00000 ns Read took         116 cycles
# Read at address    8864
# 325267.00000 ns Read took         116 cycles
# Read at address    8896
# 326437.00000 ns Read took         116 cycles
# Read at address    8928
# 327607.00000 ns Read took         116 cycles
# Read at address    8960
# 328777.00000 ns Read took         116 cycles
# Read at address    8992
# 329947.00000 ns Read took         116 cycles
# Read at address    9024
# 331117.00000 ns Read took         116 cycles
# Read at address    9056
# 332287.00000 ns Read took         116 cycles
# Read at address    9088
# 333457.00000 ns Read took         116 cycles
# Read at address    9120
# 334627.00000 ns Read took         116 cycles
# Read at address    9152
# 335797.00000 ns Read took         116 cycles
# Read at address    9184
# 336967.00000 ns Read took         116 cycles
# Read at address    9216
# 338137.00000 ns Read took         116 cycles
# Read at address    9248
# 339307.00000 ns Read took         116 cycles
# Read at address    9280
# 340477.00000 ns Read took         116 cycles
# Read at address    9312
# 341647.00000 ns Read took         116 cycles
# Read at address    9344
# 342817.00000 ns Read took         116 cycles
# Read at address    9376
# 343987.00000 ns Read took         116 cycles
# Read at address    9408
# 345157.00000 ns Read took         116 cycles
# Read at address    9440
# 346327.00000 ns Read took         116 cycles
# Read at address    9472
# 347497.00000 ns Read took         116 cycles
# Read at address    9504
# 348667.00000 ns Read took         116 cycles
# Read at address    9536
# 349837.00000 ns Read took         116 cycles
# Read at address    9568
# 351007.00000 ns Read took         116 cycles
# Read at address    9600
# 352177.00000 ns Read took         116 cycles
# Read at address    9632
# 353347.00000 ns Read took         116 cycles
# Read at address    9664
# 354517.00000 ns Read took         116 cycles
# Read at address    9696
# 355687.00000 ns Read took         116 cycles
# Read at address    9728
# 356857.00000 ns Read took         116 cycles
# Read at address    9760
# 358027.00000 ns Read took         116 cycles
# Read at address    9792
# 359197.00000 ns Read took         116 cycles
# Read at address    9824
# 360367.00000 ns Read took         116 cycles
# Read at address    9856
# 361537.00000 ns Read took         116 cycles
# Read at address    9888
# 362707.00000 ns Read took         116 cycles
# Read at address    9920
# 363877.00000 ns Read took         116 cycles
# Read at address    9952
# 365047.00000 ns Read took         116 cycles
# Read at address    9984
# 366217.00000 ns Read took         116 cycles
# Read at address   10016
# 367387.00000 ns Read took         116 cycles
# Read at address   10048
# 368557.00000 ns Read took         116 cycles
# Read at address   10080
# 369727.00000 ns Read took         116 cycles
# Read at address   10112
# 370897.00000 ns Read took         116 cycles
# Read at address   10144
# 372067.00000 ns Read took         116 cycles
# Read at address   10176
# 373237.00000 ns Read took         116 cycles
# Read at address   10208
# 374407.00000 ns Read took         116 cycles
# Read at address   10240
# 375577.00000 ns Read took         116 cycles
# Read at address   10272
# 376747.00000 ns Read took         116 cycles
# Read at address   10304
# 377917.00000 ns Read took         116 cycles
# Read at address   10336
# 379087.00000 ns Read took         116 cycles
# Read at address   10368
# 380257.00000 ns Read took         116 cycles
# Read at address   10400
# 381427.00000 ns Read took         116 cycles
# Read at address   10432
# 382597.00000 ns Read took         116 cycles
# Read at address   10464
# 383767.00000 ns Read took         116 cycles
# Read at address   10496
# 384937.00000 ns Read took         116 cycles
# Read at address   10528
# 386107.00000 ns Read took         116 cycles
# Read at address   10560
# 387277.00000 ns Read took         116 cycles
# Read at address   10592
# 388447.00000 ns Read took         116 cycles
# Read at address   10624
# 389617.00000 ns Read took         116 cycles
# Read at address   10656
# 390787.00000 ns Read took         116 cycles
# Read at address   10688
# 391957.00000 ns Read took         116 cycles
# Read at address   10720
# 393127.00000 ns Read took         116 cycles
# Read at address   10752
# 394297.00000 ns Read took         116 cycles
# Read at address   10784
# 395467.00000 ns Read took         116 cycles
# Read at address   10816
# 396637.00000 ns Read took         116 cycles
# Read at address   10848
# 397807.00000 ns Read took         116 cycles
# Read at address   10880
# 398977.00000 ns Read took         116 cycles
# Read at address   10912
# 400147.00000 ns Read took         116 cycles
# Read at address   10944
# 401317.00000 ns Read took         116 cycles
# Read at address   10976
# 402487.00000 ns Read took         116 cycles
# Read at address   11008
# 403657.00000 ns Read took         116 cycles
# Read at address   11040
# 404827.00000 ns Read took         116 cycles
# Read at address   11072
# 405997.00000 ns Read took         116 cycles
# Read at address   11104
# 407167.00000 ns Read took         116 cycles
# Read at address   11136
# 408337.00000 ns Read took         116 cycles
# Read at address   11168
# 409507.00000 ns Read took         116 cycles
# Read at address   11200
# 410677.00000 ns Read took         116 cycles
# Read at address   11232
# 411847.00000 ns Read took         116 cycles
# Read at address   11264
# 413017.00000 ns Read took         116 cycles
# Read at address   11296
# 414187.00000 ns Read took         116 cycles
# Read at address   11328
# 415357.00000 ns Read took         116 cycles
# Read at address   11360
# 416527.00000 ns Read took         116 cycles
# Read at address   11392
# 417697.00000 ns Read took         116 cycles
# Read at address   11424
# 418867.00000 ns Read took         116 cycles
# Read at address   11456
# 420037.00000 ns Read took         116 cycles
# Read at address   11488
# 421207.00000 ns Read took         116 cycles
# Read at address   11520
# 422377.00000 ns Read took         116 cycles
# Read at address   11552
# 423547.00000 ns Read took         116 cycles
# Read at address   11584
# 424717.00000 ns Read took         116 cycles
# Read at address   11616
# 425887.00000 ns Read took         116 cycles
# Read at address   11648
# 427057.00000 ns Read took         116 cycles
# Read at address   11680
# 428227.00000 ns Read took         116 cycles
# Read at address   11712
# 429397.00000 ns Read took         116 cycles
# Read at address   11744
# 430567.00000 ns Read took         116 cycles
# Read at address   11776
# 431737.00000 ns Read took         116 cycles
# Read at address   11808
# 432907.00000 ns Read took         116 cycles
# Read at address   11840
# 434077.00000 ns Read took         116 cycles
# Read at address   11872
# 435247.00000 ns Read took         116 cycles
# Read at address   11904
# 436417.00000 ns Read took         116 cycles
# Read at address   11936
# 437587.00000 ns Read took         116 cycles
# Read at address   11968
# 438757.00000 ns Read took         116 cycles
# Read at address   12000
# 439927.00000 ns Read took         116 cycles
# Read at address   12032
# 441097.00000 ns Read took         116 cycles
# Read at address   12064
# 442267.00000 ns Read took         116 cycles
# Read at address   12096
# 443437.00000 ns Read took         116 cycles
# Read at address   12128
# 444607.00000 ns Read took         116 cycles
# Read at address   12160
# 445777.00000 ns Read took         116 cycles
# Read at address   12192
# 446947.00000 ns Read took         116 cycles
# Read at address   12224
# 448117.00000 ns Read took         116 cycles
# Read at address   12256
# 449287.00000 ns Read took         116 cycles
# Read at address   12288
# 450457.00000 ns Read took         116 cycles
# Read at address   12320
# 451627.00000 ns Read took         116 cycles
# Read at address   12352
# 452797.00000 ns Read took         116 cycles
# Read at address   12384
# 453967.00000 ns Read took         116 cycles
# Read at address   12416
# 455137.00000 ns Read took         116 cycles
# Read at address   12448
# 456307.00000 ns Read took         116 cycles
# Read at address   12480
# 457477.00000 ns Read took         116 cycles
# Read at address   12512
# 458647.00000 ns Read took         116 cycles
# Read at address   12544
# 459817.00000 ns Read took         116 cycles
# Read at address   12576
# 460987.00000 ns Read took         116 cycles
# Read at address   12608
# 462157.00000 ns Read took         116 cycles
# Read at address   12640
# 463327.00000 ns Read took         116 cycles
# Read at address   12672
# 464497.00000 ns Read took         116 cycles
# Read at address   12704
# 465667.00000 ns Read took         116 cycles
# Read at address   12736
# 466837.00000 ns Read took         116 cycles
# Read at address   12768
# 468007.00000 ns Read took         116 cycles
# Read at address   12800
# 469177.00000 ns Read took         116 cycles
# Read at address   12832
# 470347.00000 ns Read took         116 cycles
# Read at address   12864
# 471517.00000 ns Read took         116 cycles
# Read at address   12896
# 472687.00000 ns Read took         116 cycles
# Read at address   12928
# 473857.00000 ns Read took         116 cycles
# Read at address   12960
# 475027.00000 ns Read took         116 cycles
# Read at address   12992
# 476197.00000 ns Read took         116 cycles
# Read at address   13024
# 477367.00000 ns Read took         116 cycles
# Read at address   13056
# 478537.00000 ns Read took         116 cycles
# Read at address   13088
# 479707.00000 ns Read took         116 cycles
# Read at address   13120
# 480877.00000 ns Read took         116 cycles
# Read at address   13152
# 482047.00000 ns Read took         116 cycles
# Read at address   13184
# 483217.00000 ns Read took         116 cycles
# Read at address   13216
# 484387.00000 ns Read took         116 cycles
# Read at address   13248
# 485557.00000 ns Read took         116 cycles
# Read at address   13280
# 486727.00000 ns Read took         116 cycles
# Read at address   13312
# 487897.00000 ns Read took         116 cycles
# Read at address   13344
# 489067.00000 ns Read took         116 cycles
# Read at address   13376
# 490237.00000 ns Read took         116 cycles
# Read at address   13408
# 491407.00000 ns Read took         116 cycles
# Read at address   13440
# 492577.00000 ns Read took         116 cycles
# Read at address   13472
# 493747.00000 ns Read took         116 cycles
# Read at address   13504
# 494917.00000 ns Read took         116 cycles
# Read at address   13536
# 496087.00000 ns Read took         116 cycles
# Read at address   13568
# 497257.00000 ns Read took         116 cycles
# Read at address   13600
# 498427.00000 ns Read took         116 cycles
# Read at address   13632
# 499597.00000 ns Read took         116 cycles
# Read at address   13664
# 500767.00000 ns Read took         116 cycles
# Read at address   13696
# 501937.00000 ns Read took         116 cycles
# Read at address   13728
# 503107.00000 ns Read took         116 cycles
# Read at address   13760
# 504277.00000 ns Read took         116 cycles
# Read at address   13792
# 505447.00000 ns Read took         116 cycles
# Read at address   13824
# 506617.00000 ns Read took         116 cycles
# Read at address   13856
# 507787.00000 ns Read took         116 cycles
# Read at address   13888
# 508957.00000 ns Read took         116 cycles
# Read at address   13920
# 510127.00000 ns Read took         116 cycles
# Read at address   13952
# 511297.00000 ns Read took         116 cycles
# Read at address   13984
# 512467.00000 ns Read took         116 cycles
# Read at address   14016
# 513637.00000 ns Read took         116 cycles
# Read at address   14048
# 514807.00000 ns Read took         116 cycles
# Read at address   14080
# 515977.00000 ns Read took         116 cycles
# Read at address   14112
# 517147.00000 ns Read took         116 cycles
# Read at address   14144
# 518317.00000 ns Read took         116 cycles
# Read at address   14176
# 519487.00000 ns Read took         116 cycles
# Read at address   14208
# 520657.00000 ns Read took         116 cycles
# Read at address   14240
# 521827.00000 ns Read took         116 cycles
# Read at address   14272
# 522997.00000 ns Read took         116 cycles
# Read at address   14304
# 524167.00000 ns Read took         116 cycles
# Read at address   14336
# 525337.00000 ns Read took         116 cycles
# Read at address   14368
# 526507.00000 ns Read took         116 cycles
# Read at address   14400
# 527677.00000 ns Read took         116 cycles
# Read at address   14432
# 528847.00000 ns Read took         116 cycles
# Read at address   14464
# 530017.00000 ns Read took         116 cycles
# Read at address   14496
# 531187.00000 ns Read took         116 cycles
# Read at address   14528
# 532357.00000 ns Read took         116 cycles
# Read at address   14560
# 533527.00000 ns Read took         116 cycles
# Read at address   14592
# 534697.00000 ns Read took         116 cycles
# Read at address   14624
# 535867.00000 ns Read took         116 cycles
# Read at address   14656
# 537037.00000 ns Read took         116 cycles
# Read at address   14688
# 538207.00000 ns Read took         116 cycles
# Read at address   14720
# 539377.00000 ns Read took         116 cycles
# Read at address   14752
# 540547.00000 ns Read took         116 cycles
# Read at address   14784
# 541717.00000 ns Read took         116 cycles
# Read at address   14816
# 542887.00000 ns Read took         116 cycles
# Read at address   14848
# 544057.00000 ns Read took         116 cycles
# Read at address   14880
# 545227.00000 ns Read took         116 cycles
# Read at address   14912
# 546397.00000 ns Read took         116 cycles
# Read at address   14944
# 547567.00000 ns Read took         116 cycles
# Read at address   14976
# 548737.00000 ns Read took         116 cycles
# Read at address   15008
# 549907.00000 ns Read took         116 cycles
# Read at address   15040
# 551077.00000 ns Read took         116 cycles
# Read at address   15072
# 552247.00000 ns Read took         116 cycles
# Read at address   15104
# 553417.00000 ns Read took         116 cycles
# Read at address   15136
# 554587.00000 ns Read took         116 cycles
# Read at address   15168
# 555757.00000 ns Read took         116 cycles
# Read at address   15200
# 556927.00000 ns Read took         116 cycles
# Read at address   15232
# 558097.00000 ns Read took         116 cycles
# Read at address   15264
# 559267.00000 ns Read took         116 cycles
# Read at address   15296
# 560437.00000 ns Read took         116 cycles
# Read at address   15328
# 561607.00000 ns Read took         116 cycles
# Read at address   15360
# 562777.00000 ns Read took         116 cycles
# Read at address   15392
# 563947.00000 ns Read took         116 cycles
# Read at address   15424
# 565117.00000 ns Read took         116 cycles
# Read at address   15456
# 566287.00000 ns Read took         116 cycles
# Read at address   15488
# 567457.00000 ns Read took         116 cycles
# Read at address   15520
# 568627.00000 ns Read took         116 cycles
# Read at address   15552
# 569797.00000 ns Read took         116 cycles
# Read at address   15584
# 570967.00000 ns Read took         116 cycles
# Read at address   15616
# 572137.00000 ns Read took         116 cycles
# Read at address   15648
# 573307.00000 ns Read took         116 cycles
# Read at address   15680
# 574477.00000 ns Read took         116 cycles
# Read at address   15712
# 575647.00000 ns Read took         116 cycles
# Read at address   15744
# 576817.00000 ns Read took         116 cycles
# Read at address   15776
# 577987.00000 ns Read took         116 cycles
# Read at address   15808
# 579157.00000 ns Read took         116 cycles
# Read at address   15840
# 580327.00000 ns Read took         116 cycles
# Read at address   15872
# 581497.00000 ns Read took         116 cycles
# Read at address   15904
# 582667.00000 ns Read took         116 cycles
# Read at address   15936
# 583837.00000 ns Read took         116 cycles
# Read at address   15968
# 585007.00000 ns Read took         116 cycles
# Read at address   16000
# 586177.00000 ns Read took         116 cycles
# Read at address   16032
# 587347.00000 ns Read took         116 cycles
# Read at address   16064
# 588517.00000 ns Read took         116 cycles
# Read at address   16096
# 589687.00000 ns Read took         116 cycles
# Read at address   16128
# 590857.00000 ns Read took         116 cycles
# Read at address   16160
# 592027.00000 ns Read took         116 cycles
# Read at address   16192
# 593197.00000 ns Read took         116 cycles
# Read at address   16224
# 594367.00000 ns Read took         116 cycles
# Read at address   16256
# 595537.00000 ns Read took         116 cycles
# Read at address   16288
# 596707.00000 ns Read took         116 cycles
# Read at address   16320
# 597877.00000 ns Read took         116 cycles
# Read at address   16352
# 599047.00000 ns Read took         116 cycles
# Read at address   16384
# 600217.00000 ns Read took         116 cycles
# **********************SECOND READ***********************
# Read at address       0
# 601387.00000 ns Read took         116 cycles
# Read at address      32
# 602557.00000 ns Read took         116 cycles
# Read at address      64
# 603727.00000 ns Read took         116 cycles
# Read at address      96
# 604247.00000 ns Read took          51 cycles
# Read at address     128
# 605417.00000 ns Read took         116 cycles
# Read at address     160
# 606587.00000 ns Read took         116 cycles
# Read at address     192
# 607757.00000 ns Read took         116 cycles
# Read at address     224
# 608927.00000 ns Read took         116 cycles
# Read at address     256
# 610097.00000 ns Read took         116 cycles
# Read at address     288
# 611267.00000 ns Read took         116 cycles
# Read at address     320
# 611787.00000 ns Read took          51 cycles
# Read at address     352
# 612957.00000 ns Read took         116 cycles
# Read at address     384
# 614127.00000 ns Read took         116 cycles
# Read at address     416
# 615297.00000 ns Read took         116 cycles
# Read at address     448
# 616467.00000 ns Read took         116 cycles
# Read at address     480
# 616987.00000 ns Read took          51 cycles
# Read at address     512
# 618157.00000 ns Read took         116 cycles
# Read at address     544
# 619327.00000 ns Read took         116 cycles
# Read at address     576
# 620497.00000 ns Read took         116 cycles
# Read at address     608
# 621667.00000 ns Read took         116 cycles
# Read at address     640
# 622837.00000 ns Read took         116 cycles
# Read at address     672
# 624007.00000 ns Read took         116 cycles
# Read at address     704
# 624527.00000 ns Read took          51 cycles
# Read at address     736
# 625697.00000 ns Read took         116 cycles
# Read at address     768
# 626867.00000 ns Read took         116 cycles
# Read at address     800
# 628037.00000 ns Read took         116 cycles
# Read at address     832
# 628557.00000 ns Read took          51 cycles
# Read at address     864
# 629727.00000 ns Read took         116 cycles
# Read at address     896
# 630897.00000 ns Read took         116 cycles
# Read at address     928
# 632067.00000 ns Read took         116 cycles
# Read at address     960
# 633237.00000 ns Read took         116 cycles
# Read at address     992
# 633757.00000 ns Read took          51 cycles
# Read at address    1024
# 634927.00000 ns Read took         116 cycles
# Read at address    1056
# 636097.00000 ns Read took         116 cycles
# Read at address    1088
# 637267.00000 ns Read took         116 cycles
# Read at address    1120
# 637787.00000 ns Read took          51 cycles
# Read at address    1152
# 638307.00000 ns Read took          51 cycles
# Read at address    1184
# 639477.00000 ns Read took         116 cycles
# Read at address    1216
# 640647.00000 ns Read took         116 cycles
# Read at address    1248
# 641817.00000 ns Read took         116 cycles
# Read at address    1280
# 642987.00000 ns Read took         116 cycles
# Read at address    1312
# 643507.00000 ns Read took          51 cycles
# Read at address    1344
# 644677.00000 ns Read took         116 cycles
# Read at address    1376
# 645197.00000 ns Read took          51 cycles
# Read at address    1408
# 646367.00000 ns Read took         116 cycles
# Read at address    1440
# 647537.00000 ns Read took         116 cycles
# Read at address    1472
# 648057.00000 ns Read took          51 cycles
# Read at address    1504
# 649227.00000 ns Read took         116 cycles
# Read at address    1536
# 650397.00000 ns Read took         116 cycles
# Read at address    1568
# 651567.00000 ns Read took         116 cycles
# Read at address    1600
# 652087.00000 ns Read took          51 cycles
# Read at address    1632
# 653257.00000 ns Read took         116 cycles
# Read at address    1664
# 654427.00000 ns Read took         116 cycles
# Read at address    1696
# 655597.00000 ns Read took         116 cycles
# Read at address    1728
# 656767.00000 ns Read took         116 cycles
# Read at address    1760
# 657287.00000 ns Read took          51 cycles
# Read at address    1792
# 658457.00000 ns Read took         116 cycles
# Read at address    1824
# 659627.00000 ns Read took         116 cycles
# Read at address    1856
# 660147.00000 ns Read took          51 cycles
# Read at address    1888
# 661317.00000 ns Read took         116 cycles
# Read at address    1920
# 661837.00000 ns Read took          51 cycles
# Read at address    1952
# 662357.00000 ns Read took          51 cycles
# Read at address    1984
# 662877.00000 ns Read took          51 cycles
# Read at address    2016
# 664047.00000 ns Read took         116 cycles
# Read at address    2048
# 664567.00000 ns Read took          51 cycles
# Read at address    2080
# 665087.00000 ns Read took          51 cycles
# Read at address    2112
# 666257.00000 ns Read took         116 cycles
# Read at address    2144
# 666777.00000 ns Read took          51 cycles
# Read at address    2176
# 667297.00000 ns Read took          51 cycles
# Read at address    2208
# 668467.00000 ns Read took         116 cycles
# Read at address    2240
# 669637.00000 ns Read took         116 cycles
# Read at address    2272
# 670807.00000 ns Read took         116 cycles
# Read at address    2304
# 671977.00000 ns Read took         116 cycles
# Read at address    2336
# 673147.00000 ns Read took         116 cycles
# Read at address    2368
# 674317.00000 ns Read took         116 cycles
# Read at address    2400
# 675487.00000 ns Read took         116 cycles
# Read at address    2432
# 676007.00000 ns Read took          51 cycles
# Read at address    2464
# 677177.00000 ns Read took         116 cycles
# Read at address    2496
# 678347.00000 ns Read took         116 cycles
# Read at address    2528
# 679517.00000 ns Read took         116 cycles
# Read at address    2560
# 680687.00000 ns Read took         116 cycles
# Read at address    2592
# 681207.00000 ns Read took          51 cycles
# Read at address    2624
# 682377.00000 ns Read took         116 cycles
# Read at address    2656
# 683547.00000 ns Read took         116 cycles
# Read at address    2688
# 684717.00000 ns Read took         116 cycles
# Read at address    2720
# 685887.00000 ns Read took         116 cycles
# Read at address    2752
# 687057.00000 ns Read took         116 cycles
# Read at address    2784
# 687577.00000 ns Read took          51 cycles
# Read at address    2816
# 688747.00000 ns Read took         116 cycles
# Read at address    2848
# 689917.00000 ns Read took         116 cycles
# Read at address    2880
# 691087.00000 ns Read took         116 cycles
# Read at address    2912
# 691607.00000 ns Read took          51 cycles
# Read at address    2944
# 692777.00000 ns Read took         116 cycles
# Read at address    2976
# 693947.00000 ns Read took         116 cycles
# Read at address    3008
# 695117.00000 ns Read took         116 cycles
# Read at address    3040
# 696287.00000 ns Read took         116 cycles
# Read at address    3072
# 696807.00000 ns Read took          51 cycles
# Read at address    3104
# 697977.00000 ns Read took         116 cycles
# Read at address    3136
# 699147.00000 ns Read took         116 cycles
# Read at address    3168
# 700317.00000 ns Read took         116 cycles
# Read at address    3200
# 701487.00000 ns Read took         116 cycles
# Read at address    3232
# 702657.00000 ns Read took         116 cycles
# Read at address    3264
# 703177.00000 ns Read took          51 cycles
# Read at address    3296
# 704347.00000 ns Read took         116 cycles
# Read at address    3328
# 705517.00000 ns Read took         116 cycles
# Read at address    3360
# 706687.00000 ns Read took         116 cycles
# Read at address    3392
# 707207.00000 ns Read took          51 cycles
# Read at address    3424
# 707727.00000 ns Read took          51 cycles
# Read at address    3456
# 708897.00000 ns Read took         116 cycles
# Read at address    3488
# 709417.00000 ns Read took          51 cycles
# Read at address    3520
# 710587.00000 ns Read took         116 cycles
# Read at address    3552
# 711107.00000 ns Read took          51 cycles
# Read at address    3584
# 712277.00000 ns Read took         116 cycles
# Read at address    3616
# 713447.00000 ns Read took         116 cycles
# Read at address    3648
# 714617.00000 ns Read took         116 cycles
# Read at address    3680
# 715787.00000 ns Read took         116 cycles
# Read at address    3712
# 716957.00000 ns Read took         116 cycles
# Read at address    3744
# 718127.00000 ns Read took         116 cycles
# Read at address    3776
# 718647.00000 ns Read took          51 cycles
# Read at address    3808
# 719167.00000 ns Read took          51 cycles
# Read at address    3840
# 719687.00000 ns Read took          51 cycles
# Read at address    3872
# 720857.00000 ns Read took         116 cycles
# Read at address    3904
# 722027.00000 ns Read took         116 cycles
# Read at address    3936
# 723197.00000 ns Read took         116 cycles
# Read at address    3968
# 724367.00000 ns Read took         116 cycles
# Read at address    4000
# 724887.00000 ns Read took          51 cycles
# Read at address    4032
# 725407.00000 ns Read took          51 cycles
# Read at address    4064
# 726577.00000 ns Read took         116 cycles
# Read at address    4096
# 727747.00000 ns Read took         116 cycles
# Read at address    4128
# 728267.00000 ns Read took          51 cycles
# Read at address    4160
# 729437.00000 ns Read took         116 cycles
# Read at address    4192
# 729957.00000 ns Read took          51 cycles
# Read at address    4224
# 730477.00000 ns Read took          51 cycles
# Read at address    4256
# 730997.00000 ns Read took          51 cycles
# Read at address    4288
# 732167.00000 ns Read took         116 cycles
# Read at address    4320
# 733337.00000 ns Read took         116 cycles
# Read at address    4352
# 734507.00000 ns Read took         116 cycles
# Read at address    4384
# 735677.00000 ns Read took         116 cycles
# Read at address    4416
# 736847.00000 ns Read took         116 cycles
# Read at address    4448
# 738017.00000 ns Read took         116 cycles
# Read at address    4480
# 738537.00000 ns Read took          51 cycles
# Read at address    4512
# 739707.00000 ns Read took         116 cycles
# Read at address    4544
# 740877.00000 ns Read took         116 cycles
# Read at address    4576
# 741397.00000 ns Read took          51 cycles
# Read at address    4608
# 742567.00000 ns Read took         116 cycles
# Read at address    4640
# 743737.00000 ns Read took         116 cycles
# Read at address    4672
# 744907.00000 ns Read took         116 cycles
# Read at address    4704
# 745427.00000 ns Read took          51 cycles
# Read at address    4736
# 746597.00000 ns Read took         116 cycles
# Read at address    4768
# 747767.00000 ns Read took         116 cycles
# Read at address    4800
# 748937.00000 ns Read took         116 cycles
# Read at address    4832
# 750107.00000 ns Read took         116 cycles
# Read at address    4864
# 751277.00000 ns Read took         116 cycles
# Read at address    4896
# 751797.00000 ns Read took          51 cycles
# Read at address    4928
# 752317.00000 ns Read took          51 cycles
# Read at address    4960
# 753487.00000 ns Read took         116 cycles
# Read at address    4992
# 754657.00000 ns Read took         116 cycles
# Read at address    5024
# 755827.00000 ns Read took         116 cycles
# Read at address    5056
# 756997.00000 ns Read took         116 cycles
# Read at address    5088
# 758167.00000 ns Read took         116 cycles
# Read at address    5120
# 759337.00000 ns Read took         116 cycles
# Read at address    5152
# 760507.00000 ns Read took         116 cycles
# Read at address    5184
# 761027.00000 ns Read took          51 cycles
# Read at address    5216
# 762197.00000 ns Read took         116 cycles
# Read at address    5248
# 763367.00000 ns Read took         116 cycles
# Read at address    5280
# 764537.00000 ns Read took         116 cycles
# Read at address    5312
# 765707.00000 ns Read took         116 cycles
# Read at address    5344
# 766877.00000 ns Read took         116 cycles
# Read at address    5376
# 768047.00000 ns Read took         116 cycles
# Read at address    5408
# 768567.00000 ns Read took          51 cycles
# Read at address    5440
# 769737.00000 ns Read took         116 cycles
# Read at address    5472
# 770257.00000 ns Read took          51 cycles
# Read at address    5504
# 771427.00000 ns Read took         116 cycles
# Read at address    5536
# 772597.00000 ns Read took         116 cycles
# Read at address    5568
# 773767.00000 ns Read took         116 cycles
# Read at address    5600
# 774287.00000 ns Read took          51 cycles
# Read at address    5632
# 775457.00000 ns Read took         116 cycles
# Read at address    5664
# 775977.00000 ns Read took          51 cycles
# Read at address    5696
# 777147.00000 ns Read took         116 cycles
# Read at address    5728
# 778317.00000 ns Read took         116 cycles
# Read at address    5760
# 778837.00000 ns Read took          51 cycles
# Read at address    5792
# 779357.00000 ns Read took          51 cycles
# Read at address    5824
# 779877.00000 ns Read took          51 cycles
# Read at address    5856
# 781047.00000 ns Read took         116 cycles
# Read at address    5888
# 782217.00000 ns Read took         116 cycles
# Read at address    5920
# 783387.00000 ns Read took         116 cycles
# Read at address    5952
# 784557.00000 ns Read took         116 cycles
# Read at address    5984
# 785727.00000 ns Read took         116 cycles
# Read at address    6016
# 786897.00000 ns Read took         116 cycles
# Read at address    6048
# 787417.00000 ns Read took          51 cycles
# Read at address    6080
# 788587.00000 ns Read took         116 cycles
# Read at address    6112
# 789757.00000 ns Read took         116 cycles
# Read at address    6144
# 790927.00000 ns Read took         116 cycles
# Read at address    6176
# 792097.00000 ns Read took         116 cycles
# Read at address    6208
# 793267.00000 ns Read took         116 cycles
# Read at address    6240
# 794437.00000 ns Read took         116 cycles
# Read at address    6272
# 795607.00000 ns Read took         116 cycles
# Read at address    6304
# 796777.00000 ns Read took         116 cycles
# Read at address    6336
# 797297.00000 ns Read took          51 cycles
# Read at address    6368
# 798467.00000 ns Read took         116 cycles
# Read at address    6400
# 799637.00000 ns Read took         116 cycles
# Read at address    6432
# 800807.00000 ns Read took         116 cycles
# Read at address    6464
# 801977.00000 ns Read took         116 cycles
# Read at address    6496
# 803147.00000 ns Read took         116 cycles
# Read at address    6528
# 804317.00000 ns Read took         116 cycles
# Read at address    6560
# 805487.00000 ns Read took         116 cycles
# Read at address    6592
# 806657.00000 ns Read took         116 cycles
# Read at address    6624
# 807827.00000 ns Read took         116 cycles
# Read at address    6656
# 808347.00000 ns Read took          51 cycles
# Read at address    6688
# 809517.00000 ns Read took         116 cycles
# Read at address    6720
# 810687.00000 ns Read took         116 cycles
# Read at address    6752
# 811857.00000 ns Read took         116 cycles
# Read at address    6784
# 813027.00000 ns Read took         116 cycles
# Read at address    6816
# 814197.00000 ns Read took         116 cycles
# Read at address    6848
# 815367.00000 ns Read took         116 cycles
# Read at address    6880
# 815887.00000 ns Read took          51 cycles
# Read at address    6912
# 817057.00000 ns Read took         116 cycles
# Read at address    6944
# 818227.00000 ns Read took         116 cycles
# Read at address    6976
# 819397.00000 ns Read took         116 cycles
# Read at address    7008
# 820567.00000 ns Read took         116 cycles
# Read at address    7040
# 821737.00000 ns Read took         116 cycles
# Read at address    7072
# 822257.00000 ns Read took          51 cycles
# Read at address    7104
# 823427.00000 ns Read took         116 cycles
# Read at address    7136
# 823947.00000 ns Read took          51 cycles
# Read at address    7168
# 825117.00000 ns Read took         116 cycles
# Read at address    7200
# 826287.00000 ns Read took         116 cycles
# Read at address    7232
# 827457.00000 ns Read took         116 cycles
# Read at address    7264
# 828627.00000 ns Read took         116 cycles
# Read at address    7296
# 829797.00000 ns Read took         116 cycles
# Read at address    7328
# 830317.00000 ns Read took          51 cycles
# Read at address    7360
# 831487.00000 ns Read took         116 cycles
# Read at address    7392
# 832657.00000 ns Read took         116 cycles
# Read at address    7424
# 833827.00000 ns Read took         116 cycles
# Read at address    7456
# 834997.00000 ns Read took         116 cycles
# Read at address    7488
# 836167.00000 ns Read took         116 cycles
# Read at address    7520
# 837337.00000 ns Read took         116 cycles
# Read at address    7552
# 838507.00000 ns Read took         116 cycles
# Read at address    7584
# 839677.00000 ns Read took         116 cycles
# Read at address    7616
# 840847.00000 ns Read took         116 cycles
# Read at address    7648
# 842017.00000 ns Read took         116 cycles
# Read at address    7680
# 843187.00000 ns Read took         116 cycles
# Read at address    7712
# 844357.00000 ns Read took         116 cycles
# Read at address    7744
# 845527.00000 ns Read took         116 cycles
# Read at address    7776
# 846697.00000 ns Read took         116 cycles
# Read at address    7808
# 847867.00000 ns Read took         116 cycles
# Read at address    7840
# 849037.00000 ns Read took         116 cycles
# Read at address    7872
# 850207.00000 ns Read took         116 cycles
# Read at address    7904
# 851377.00000 ns Read took         116 cycles
# Read at address    7936
# 852547.00000 ns Read took         116 cycles
# Read at address    7968
# 853717.00000 ns Read took         116 cycles
# Read at address    8000
# 854237.00000 ns Read took          51 cycles
# Read at address    8032
# 855407.00000 ns Read took         116 cycles
# Read at address    8064
# 856577.00000 ns Read took         116 cycles
# Read at address    8096
# 857747.00000 ns Read took         116 cycles
# Read at address    8128
# 858917.00000 ns Read took         116 cycles
# Read at address    8160
# 860087.00000 ns Read took         116 cycles
# Read at address    8192
# 861257.00000 ns Read took         116 cycles
# Read at address    8224
# 862427.00000 ns Read took         116 cycles
# Read at address    8256
# 862947.00000 ns Read took          51 cycles
# Read at address    8288
# 864117.00000 ns Read took         116 cycles
# Read at address    8320
# 865287.00000 ns Read took         116 cycles
# Read at address    8352
# 866457.00000 ns Read took         116 cycles
# Read at address    8384
# 867627.00000 ns Read took         116 cycles
# Read at address    8416
# 868797.00000 ns Read took         116 cycles
# Read at address    8448
# 869967.00000 ns Read took         116 cycles
# Read at address    8480
# 871137.00000 ns Read took         116 cycles
# Read at address    8512
# 872307.00000 ns Read took         116 cycles
# Read at address    8544
# 873477.00000 ns Read took         116 cycles
# Read at address    8576
# 874647.00000 ns Read took         116 cycles
# Read at address    8608
# 875167.00000 ns Read took          51 cycles
# Read at address    8640
# 875687.00000 ns Read took          51 cycles
# Read at address    8672
# 876857.00000 ns Read took         116 cycles
# Read at address    8704
# 878027.00000 ns Read took         116 cycles
# Read at address    8736
# 879197.00000 ns Read took         116 cycles
# Read at address    8768
# 879717.00000 ns Read took          51 cycles
# Read at address    8800
# 880237.00000 ns Read took          51 cycles
# Read at address    8832
# 881407.00000 ns Read took         116 cycles
# Read at address    8864
# 882577.00000 ns Read took         116 cycles
# Read at address    8896
# 883097.00000 ns Read took          51 cycles
# Read at address    8928
# 884267.00000 ns Read took         116 cycles
# Read at address    8960
# 885437.00000 ns Read took         116 cycles
# Read at address    8992
# 886607.00000 ns Read took         116 cycles
# Read at address    9024
# 887777.00000 ns Read took         116 cycles
# Read at address    9056
# 888297.00000 ns Read took          51 cycles
# Read at address    9088
# 889467.00000 ns Read took         116 cycles
# Read at address    9120
# 890637.00000 ns Read took         116 cycles
# Read at address    9152
# 891807.00000 ns Read took         116 cycles
# Read at address    9184
# 892977.00000 ns Read took         116 cycles
# Read at address    9216
# 894147.00000 ns Read took         116 cycles
# Read at address    9248
# 895317.00000 ns Read took         116 cycles
# Read at address    9280
# 896487.00000 ns Read took         116 cycles
# Read at address    9312
# 897657.00000 ns Read took         116 cycles
# Read at address    9344
# 898827.00000 ns Read took         116 cycles
# Read at address    9376
# 899997.00000 ns Read took         116 cycles
# Read at address    9408
# 901167.00000 ns Read took         116 cycles
# Read at address    9440
# 902337.00000 ns Read took         116 cycles
# Read at address    9472
# 903507.00000 ns Read took         116 cycles
# Read at address    9504
# 904027.00000 ns Read took          51 cycles
# Read at address    9536
# 905197.00000 ns Read took         116 cycles
# Read at address    9568
# 905717.00000 ns Read took          51 cycles
# Read at address    9600
# 906237.00000 ns Read took          51 cycles
# Read at address    9632
# 907407.00000 ns Read took         116 cycles
# Read at address    9664
# 908577.00000 ns Read took         116 cycles
# Read at address    9696
# 909747.00000 ns Read took         116 cycles
# Read at address    9728
# 910917.00000 ns Read took         116 cycles
# Read at address    9760
# 912087.00000 ns Read took         116 cycles
# Read at address    9792
# 912607.00000 ns Read took          51 cycles
# Read at address    9824
# 913777.00000 ns Read took         116 cycles
# Read at address    9856
# 914947.00000 ns Read took         116 cycles
# Read at address    9888
# 916117.00000 ns Read took         116 cycles
# Read at address    9920
# 917287.00000 ns Read took         116 cycles
# Read at address    9952
# 918457.00000 ns Read took         116 cycles
# Read at address    9984
# 919627.00000 ns Read took         116 cycles
# Read at address   10016
# 920147.00000 ns Read took          51 cycles
# Read at address   10048
# 921317.00000 ns Read took         116 cycles
# Read at address   10080
# 922487.00000 ns Read took         116 cycles
# Read at address   10112
# 923657.00000 ns Read took         116 cycles
# Read at address   10144
# 924827.00000 ns Read took         116 cycles
# Read at address   10176
# 925997.00000 ns Read took         116 cycles
# Read at address   10208
# 927167.00000 ns Read took         116 cycles
# Read at address   10240
# 928337.00000 ns Read took         116 cycles
# Read at address   10272
# 929507.00000 ns Read took         116 cycles
# Read at address   10304
# 930677.00000 ns Read took         116 cycles
# Read at address   10336
# 931847.00000 ns Read took         116 cycles
# Read at address   10368
# 933017.00000 ns Read took         116 cycles
# Read at address   10400
# 934187.00000 ns Read took         116 cycles
# Read at address   10432
# 935357.00000 ns Read took         116 cycles
# Read at address   10464
# 936527.00000 ns Read took         116 cycles
# Read at address   10496
# 937697.00000 ns Read took         116 cycles
# Read at address   10528
# 938867.00000 ns Read took         116 cycles
# Read at address   10560
# 940037.00000 ns Read took         116 cycles
# Read at address   10592
# 941207.00000 ns Read took         116 cycles
# Read at address   10624
# 942377.00000 ns Read took         116 cycles
# Read at address   10656
# 943547.00000 ns Read took         116 cycles
# Read at address   10688
# 944717.00000 ns Read took         116 cycles
# Read at address   10720
# 945887.00000 ns Read took         116 cycles
# Read at address   10752
# 946407.00000 ns Read took          51 cycles
# Read at address   10784
# 947577.00000 ns Read took         116 cycles
# Read at address   10816
# 948747.00000 ns Read took         116 cycles
# Read at address   10848
# 949917.00000 ns Read took         116 cycles
# Read at address   10880
# 951087.00000 ns Read took         116 cycles
# Read at address   10912
# 952257.00000 ns Read took         116 cycles
# Read at address   10944
# 952777.00000 ns Read took          51 cycles
# Read at address   10976
# 953297.00000 ns Read took          51 cycles
# Read at address   11008
# 954467.00000 ns Read took         116 cycles
# Read at address   11040
# 955637.00000 ns Read took         116 cycles
# Read at address   11072
# 956807.00000 ns Read took         116 cycles
# Read at address   11104
# 957977.00000 ns Read took         116 cycles
# Read at address   11136
# 959147.00000 ns Read took         116 cycles
# Read at address   11168
# 960317.00000 ns Read took         116 cycles
# Read at address   11200
# 961487.00000 ns Read took         116 cycles
# Read at address   11232
# 962657.00000 ns Read took         116 cycles
# Read at address   11264
# 963827.00000 ns Read took         116 cycles
# Read at address   11296
# 964997.00000 ns Read took         116 cycles
# Read at address   11328
# 966167.00000 ns Read took         116 cycles
# Read at address   11360
# 967337.00000 ns Read took         116 cycles
# Read at address   11392
# 968507.00000 ns Read took         116 cycles
# Read at address   11424
# 969677.00000 ns Read took         116 cycles
# Read at address   11456
# 970197.00000 ns Read took          51 cycles
# Read at address   11488
# 971367.00000 ns Read took         116 cycles
# Read at address   11520
# 972537.00000 ns Read took         116 cycles
# Read at address   11552
# 973707.00000 ns Read took         116 cycles
# Read at address   11584
# 974227.00000 ns Read took          51 cycles
# Read at address   11616
# 974747.00000 ns Read took          51 cycles
# Read at address   11648
# 975917.00000 ns Read took         116 cycles
# Read at address   11680
# 976437.00000 ns Read took          51 cycles
# Read at address   11712
# 977607.00000 ns Read took         116 cycles
# Read at address   11744
# 978777.00000 ns Read took         116 cycles
# Read at address   11776
# 979947.00000 ns Read took         116 cycles
# Read at address   11808
# 981117.00000 ns Read took         116 cycles
# Read at address   11840
# 982287.00000 ns Read took         116 cycles
# Read at address   11872
# 982807.00000 ns Read took          51 cycles
# Read at address   11904
# 983977.00000 ns Read took         116 cycles
# Read at address   11936
# 984497.00000 ns Read took          51 cycles
# Read at address   11968
# 985017.00000 ns Read took          51 cycles
# Read at address   12000
# 986187.00000 ns Read took         116 cycles
# Read at address   12032
# 987357.00000 ns Read took         116 cycles
# Read at address   12064
# 988527.00000 ns Read took         116 cycles
# Read at address   12096
# 989047.00000 ns Read took          51 cycles
# Read at address   12128
# 990217.00000 ns Read took         116 cycles
# Read at address   12160
# 991387.00000 ns Read took         116 cycles
# Read at address   12192
# 992557.00000 ns Read took         116 cycles
# Read at address   12224
# 993727.00000 ns Read took         116 cycles
# Read at address   12256
# 994897.00000 ns Read took         116 cycles
# Read at address   12288
# 996067.00000 ns Read took         116 cycles
# Read at address   12320
# 997237.00000 ns Read took         116 cycles
# Read at address   12352
# 998407.00000 ns Read took         116 cycles
# Read at address   12384
# 999577.00000 ns Read took         116 cycles
# Read at address   12416
# 1000747.00000 ns Read took         116 cycles
# Read at address   12448
# 1001917.00000 ns Read took         116 cycles
# Read at address   12480
# 1003087.00000 ns Read took         116 cycles
# Read at address   12512
# 1003607.00000 ns Read took          51 cycles
# Read at address   12544
# 1004777.00000 ns Read took         116 cycles
# Read at address   12576
# 1005947.00000 ns Read took         116 cycles
# Read at address   12608
# 1007117.00000 ns Read took         116 cycles
# Read at address   12640
# 1008287.00000 ns Read took         116 cycles
# Read at address   12672
# 1009457.00000 ns Read took         116 cycles
# Read at address   12704
# 1010627.00000 ns Read took         116 cycles
# Read at address   12736
# 1011797.00000 ns Read took         116 cycles
# Read at address   12768
# 1012967.00000 ns Read took         116 cycles
# Read at address   12800
# 1013487.00000 ns Read took          51 cycles
# Read at address   12832
# 1014657.00000 ns Read took         116 cycles
# Read at address   12864
# 1015827.00000 ns Read took         116 cycles
# Read at address   12896
# 1016347.00000 ns Read took          51 cycles
# Read at address   12928
# 1017517.00000 ns Read took         116 cycles
# Read at address   12960
# 1018687.00000 ns Read took         116 cycles
# Read at address   12992
# 1019857.00000 ns Read took         116 cycles
# Read at address   13024
# 1021027.00000 ns Read took         116 cycles
# Read at address   13056
# 1021547.00000 ns Read took          51 cycles
# Read at address   13088
# 1022717.00000 ns Read took         116 cycles
# Read at address   13120
# 1023237.00000 ns Read took          51 cycles
# Read at address   13152
# 1024407.00000 ns Read took         116 cycles
# Read at address   13184
# 1025577.00000 ns Read took         116 cycles
# Read at address   13216
# 1026747.00000 ns Read took         116 cycles
# Read at address   13248
# 1027267.00000 ns Read took          51 cycles
# Read at address   13280
# 1028437.00000 ns Read took         116 cycles
# Read at address   13312
# 1029607.00000 ns Read took         116 cycles
# Read at address   13344
# 1030777.00000 ns Read took         116 cycles
# Read at address   13376
# 1031297.00000 ns Read took          51 cycles
# Read at address   13408
# 1031817.00000 ns Read took          51 cycles
# Read at address   13440
# 1032987.00000 ns Read took         116 cycles
# Read at address   13472
# 1034157.00000 ns Read took         116 cycles
# Read at address   13504
# 1035327.00000 ns Read took         116 cycles
# Read at address   13536
# 1036497.00000 ns Read took         116 cycles
# Read at address   13568
# 1037017.00000 ns Read took          51 cycles
# Read at address   13600
# 1038187.00000 ns Read took         116 cycles
# Read at address   13632
# 1039357.00000 ns Read took         116 cycles
# Read at address   13664
# 1040527.00000 ns Read took         116 cycles
# Read at address   13696
# 1041697.00000 ns Read took         116 cycles
# Read at address   13728
# 1042867.00000 ns Read took         116 cycles
# Read at address   13760
# 1044037.00000 ns Read took         116 cycles
# Read at address   13792
# 1045207.00000 ns Read took         116 cycles
# Read at address   13824
# 1046377.00000 ns Read took         116 cycles
# Read at address   13856
# 1047547.00000 ns Read took         116 cycles
# Read at address   13888
# 1048717.00000 ns Read took         116 cycles
# Read at address   13920
# 1049887.00000 ns Read took         116 cycles
# Read at address   13952
# 1051057.00000 ns Read took         116 cycles
# Read at address   13984
# 1051577.00000 ns Read took          51 cycles
# Read at address   14016
# 1052747.00000 ns Read took         116 cycles
# Read at address   14048
# 1053917.00000 ns Read took         116 cycles
# Read at address   14080
# 1055087.00000 ns Read took         116 cycles
# Read at address   14112
# 1055607.00000 ns Read took          51 cycles
# Read at address   14144
# 1056777.00000 ns Read took         116 cycles
# Read at address   14176
# 1057947.00000 ns Read took         116 cycles
# Read at address   14208
# 1059117.00000 ns Read took         116 cycles
# Read at address   14240
# 1060287.00000 ns Read took         116 cycles
# Read at address   14272
# 1061457.00000 ns Read took         116 cycles
# Read at address   14304
# 1062627.00000 ns Read took         116 cycles
# Read at address   14336
# 1063797.00000 ns Read took         116 cycles
# Read at address   14368
# 1064967.00000 ns Read took         116 cycles
# Read at address   14400
# 1066137.00000 ns Read took         116 cycles
# Read at address   14432
# 1067307.00000 ns Read took         116 cycles
# Read at address   14464
# 1068477.00000 ns Read took         116 cycles
# Read at address   14496
# 1069647.00000 ns Read took         116 cycles
# Read at address   14528
# 1070817.00000 ns Read took         116 cycles
# Read at address   14560
# 1071987.00000 ns Read took         116 cycles
# Read at address   14592
# 1073157.00000 ns Read took         116 cycles
# Read at address   14624
# 1074327.00000 ns Read took         116 cycles
# Read at address   14656
# 1075497.00000 ns Read took         116 cycles
# Read at address   14688
# 1076667.00000 ns Read took         116 cycles
# Read at address   14720
# 1077837.00000 ns Read took         116 cycles
# Read at address   14752
# 1079007.00000 ns Read took         116 cycles
# Read at address   14784
# 1080177.00000 ns Read took         116 cycles
# Read at address   14816
# 1081347.00000 ns Read took         116 cycles
# Read at address   14848
# 1081867.00000 ns Read took          51 cycles
# Read at address   14880
# 1083037.00000 ns Read took         116 cycles
# Read at address   14912
# 1083557.00000 ns Read took          51 cycles
# Read at address   14944
# 1084727.00000 ns Read took         116 cycles
# Read at address   14976
# 1085897.00000 ns Read took         116 cycles
# Read at address   15008
# 1086417.00000 ns Read took          51 cycles
# Read at address   15040
# 1087587.00000 ns Read took         116 cycles
# Read at address   15072
# 1088107.00000 ns Read took          51 cycles
# Read at address   15104
# 1088627.00000 ns Read took          51 cycles
# Read at address   15136
# 1089797.00000 ns Read took         116 cycles
# Read at address   15168
# 1090317.00000 ns Read took          51 cycles
# Read at address   15200
# 1090837.00000 ns Read took          51 cycles
# Read at address   15232
# 1092007.00000 ns Read took         116 cycles
# Read at address   15264
# 1093177.00000 ns Read took         116 cycles
# Read at address   15296
# 1094347.00000 ns Read took         116 cycles
# Read at address   15328
# 1095517.00000 ns Read took         116 cycles
# Read at address   15360
# 1096037.00000 ns Read took          51 cycles
# Read at address   15392
# 1097207.00000 ns Read took         116 cycles
# Read at address   15424
# 1098377.00000 ns Read took         116 cycles
# Read at address   15456
# 1099547.00000 ns Read took         116 cycles
# Read at address   15488
# 1100717.00000 ns Read took         116 cycles
# Read at address   15520
# 1101887.00000 ns Read took         116 cycles
# Read at address   15552
# 1102407.00000 ns Read took          51 cycles
# Read at address   15584
# 1103577.00000 ns Read took         116 cycles
# Read at address   15616
# 1104747.00000 ns Read took         116 cycles
# Read at address   15648
# 1105917.00000 ns Read took         116 cycles
# Read at address   15680
# 1106437.00000 ns Read took          51 cycles
# Read at address   15712
# 1107607.00000 ns Read took         116 cycles
# Read at address   15744
# 1108777.00000 ns Read took         116 cycles
# Read at address   15776
# 1109947.00000 ns Read took         116 cycles
# Read at address   15808
# 1111117.00000 ns Read took         116 cycles
# Read at address   15840
# 1112287.00000 ns Read took         116 cycles
# Read at address   15872
# 1113457.00000 ns Read took         116 cycles
# Read at address   15904
# 1114627.00000 ns Read took         116 cycles
# Read at address   15936
# 1115147.00000 ns Read took          51 cycles
# Read at address   15968
# 1115667.00000 ns Read took          51 cycles
# Read at address   16000
# 1116187.00000 ns Read took          51 cycles
# Read at address   16032
# 1117357.00000 ns Read took         116 cycles
# Read at address   16064
# 1118527.00000 ns Read took         116 cycles
# Read at address   16096
# 1119697.00000 ns Read took         116 cycles
# Read at address   16128
# 1120867.00000 ns Read took         116 cycles
# Read at address   16160
# 1122037.00000 ns Read took         116 cycles
# Read at address   16192
# 1123207.00000 ns Read took         116 cycles
# Read at address   16224
# 1124377.00000 ns Read took         116 cycles
# Read at address   16256
# 1125547.00000 ns Read took         116 cycles
# Read at address   16288
# 1126717.00000 ns Read took         116 cycles
# Read at address   16320
# 1127237.00000 ns Read took          51 cycles
# Read at address   16352
# 1128407.00000 ns Read took         116 cycles
# Read at address   16384
# 1128927.00000 ns Read took          51 cycles
# 1176619.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 1176619 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:48 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 10:39:49 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:49 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 10:39:50 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:51 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 10:39:51 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:51 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 10:39:52 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:52 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 10:39:52 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:39:53 on Dec 10,2020, Elapsed time: 0:00:44
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 10:39:53 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# Read at address    8192
# 300697.00000 ns Read took         116 cycles
# Read at address    8224
# 301867.00000 ns Read took         116 cycles
# Read at address    8256
# 303037.00000 ns Read took         116 cycles
# Read at address    8288
# 304207.00000 ns Read took         116 cycles
# Read at address    8320
# 305377.00000 ns Read took         116 cycles
# Read at address    8352
# 306547.00000 ns Read took         116 cycles
# Read at address    8384
# 307717.00000 ns Read took         116 cycles
# Read at address    8416
# 308887.00000 ns Read took         116 cycles
# Read at address    8448
# 310057.00000 ns Read took         116 cycles
# Read at address    8480
# 311227.00000 ns Read took         116 cycles
# Read at address    8512
# 312397.00000 ns Read took         116 cycles
# Read at address    8544
# 313567.00000 ns Read took         116 cycles
# Read at address    8576
# 314737.00000 ns Read took         116 cycles
# Read at address    8608
# 315907.00000 ns Read took         116 cycles
# Read at address    8640
# 317077.00000 ns Read took         116 cycles
# Read at address    8672
# 318247.00000 ns Read took         116 cycles
# Read at address    8704
# 319417.00000 ns Read took         116 cycles
# Read at address    8736
# 320587.00000 ns Read took         116 cycles
# Read at address    8768
# 321757.00000 ns Read took         116 cycles
# Read at address    8800
# 322927.00000 ns Read took         116 cycles
# Read at address    8832
# 324097.00000 ns Read took         116 cycles
# Read at address    8864
# 325267.00000 ns Read took         116 cycles
# Read at address    8896
# 326437.00000 ns Read took         116 cycles
# Read at address    8928
# 327607.00000 ns Read took         116 cycles
# Read at address    8960
# 328777.00000 ns Read took         116 cycles
# Read at address    8992
# 329947.00000 ns Read took         116 cycles
# Read at address    9024
# 331117.00000 ns Read took         116 cycles
# Read at address    9056
# 332287.00000 ns Read took         116 cycles
# Read at address    9088
# 333457.00000 ns Read took         116 cycles
# Read at address    9120
# 334627.00000 ns Read took         116 cycles
# Read at address    9152
# 335797.00000 ns Read took         116 cycles
# Read at address    9184
# 336967.00000 ns Read took         116 cycles
# Read at address    9216
# 338137.00000 ns Read took         116 cycles
# Read at address    9248
# 339307.00000 ns Read took         116 cycles
# Read at address    9280
# 340477.00000 ns Read took         116 cycles
# Read at address    9312
# 341647.00000 ns Read took         116 cycles
# Read at address    9344
# 342817.00000 ns Read took         116 cycles
# Read at address    9376
# 343987.00000 ns Read took         116 cycles
# Read at address    9408
# 345157.00000 ns Read took         116 cycles
# Read at address    9440
# 346327.00000 ns Read took         116 cycles
# Read at address    9472
# 347497.00000 ns Read took         116 cycles
# Read at address    9504
# 348667.00000 ns Read took         116 cycles
# Read at address    9536
# 349837.00000 ns Read took         116 cycles
# Read at address    9568
# 351007.00000 ns Read took         116 cycles
# Read at address    9600
# 352177.00000 ns Read took         116 cycles
# Read at address    9632
# 353347.00000 ns Read took         116 cycles
# Read at address    9664
# 354517.00000 ns Read took         116 cycles
# Read at address    9696
# 355687.00000 ns Read took         116 cycles
# Read at address    9728
# 356857.00000 ns Read took         116 cycles
# Read at address    9760
# 358027.00000 ns Read took         116 cycles
# Read at address    9792
# 359197.00000 ns Read took         116 cycles
# Read at address    9824
# 360367.00000 ns Read took         116 cycles
# Read at address    9856
# 361537.00000 ns Read took         116 cycles
# Read at address    9888
# 362707.00000 ns Read took         116 cycles
# Read at address    9920
# 363877.00000 ns Read took         116 cycles
# Read at address    9952
# 365047.00000 ns Read took         116 cycles
# Read at address    9984
# 366217.00000 ns Read took         116 cycles
# Read at address   10016
# 367387.00000 ns Read took         116 cycles
# Read at address   10048
# 368557.00000 ns Read took         116 cycles
# Read at address   10080
# 369727.00000 ns Read took         116 cycles
# Read at address   10112
# 370897.00000 ns Read took         116 cycles
# Read at address   10144
# 372067.00000 ns Read took         116 cycles
# Read at address   10176
# 373237.00000 ns Read took         116 cycles
# Read at address   10208
# 374407.00000 ns Read took         116 cycles
# Read at address   10240
# 375577.00000 ns Read took         116 cycles
# Read at address   10272
# 376747.00000 ns Read took         116 cycles
# Read at address   10304
# 377917.00000 ns Read took         116 cycles
# Read at address   10336
# 379087.00000 ns Read took         116 cycles
# Read at address   10368
# 380257.00000 ns Read took         116 cycles
# Read at address   10400
# 381427.00000 ns Read took         116 cycles
# Read at address   10432
# 382597.00000 ns Read took         116 cycles
# Read at address   10464
# 383767.00000 ns Read took         116 cycles
# Read at address   10496
# 384937.00000 ns Read took         116 cycles
# Read at address   10528
# 386107.00000 ns Read took         116 cycles
# Read at address   10560
# 387277.00000 ns Read took         116 cycles
# Read at address   10592
# 388447.00000 ns Read took         116 cycles
# Read at address   10624
# 389617.00000 ns Read took         116 cycles
# Read at address   10656
# 390787.00000 ns Read took         116 cycles
# Read at address   10688
# 391957.00000 ns Read took         116 cycles
# Read at address   10720
# 393127.00000 ns Read took         116 cycles
# Read at address   10752
# 394297.00000 ns Read took         116 cycles
# Read at address   10784
# 395467.00000 ns Read took         116 cycles
# Read at address   10816
# 396637.00000 ns Read took         116 cycles
# Read at address   10848
# 397807.00000 ns Read took         116 cycles
# Read at address   10880
# 398977.00000 ns Read took         116 cycles
# Read at address   10912
# 400147.00000 ns Read took         116 cycles
# Read at address   10944
# 401317.00000 ns Read took         116 cycles
# Read at address   10976
# 402487.00000 ns Read took         116 cycles
# Read at address   11008
# 403657.00000 ns Read took         116 cycles
# Read at address   11040
# 404827.00000 ns Read took         116 cycles
# Read at address   11072
# 405997.00000 ns Read took         116 cycles
# Read at address   11104
# 407167.00000 ns Read took         116 cycles
# Read at address   11136
# 408337.00000 ns Read took         116 cycles
# Read at address   11168
# 409507.00000 ns Read took         116 cycles
# Read at address   11200
# 410677.00000 ns Read took         116 cycles
# Read at address   11232
# 411847.00000 ns Read took         116 cycles
# Read at address   11264
# 413017.00000 ns Read took         116 cycles
# Read at address   11296
# 414187.00000 ns Read took         116 cycles
# Read at address   11328
# 415357.00000 ns Read took         116 cycles
# Read at address   11360
# 416527.00000 ns Read took         116 cycles
# Read at address   11392
# 417697.00000 ns Read took         116 cycles
# Read at address   11424
# 418867.00000 ns Read took         116 cycles
# Read at address   11456
# 420037.00000 ns Read took         116 cycles
# Read at address   11488
# 421207.00000 ns Read took         116 cycles
# Read at address   11520
# 422377.00000 ns Read took         116 cycles
# Read at address   11552
# 423547.00000 ns Read took         116 cycles
# Read at address   11584
# 424717.00000 ns Read took         116 cycles
# Read at address   11616
# 425887.00000 ns Read took         116 cycles
# Read at address   11648
# 427057.00000 ns Read took         116 cycles
# Read at address   11680
# 428227.00000 ns Read took         116 cycles
# Read at address   11712
# 429397.00000 ns Read took         116 cycles
# Read at address   11744
# 430567.00000 ns Read took         116 cycles
# Read at address   11776
# 431737.00000 ns Read took         116 cycles
# Read at address   11808
# 432907.00000 ns Read took         116 cycles
# Read at address   11840
# 434077.00000 ns Read took         116 cycles
# Read at address   11872
# 435247.00000 ns Read took         116 cycles
# Read at address   11904
# 436417.00000 ns Read took         116 cycles
# Read at address   11936
# 437587.00000 ns Read took         116 cycles
# Read at address   11968
# 438757.00000 ns Read took         116 cycles
# Read at address   12000
# 439927.00000 ns Read took         116 cycles
# Read at address   12032
# 441097.00000 ns Read took         116 cycles
# Read at address   12064
# 442267.00000 ns Read took         116 cycles
# Read at address   12096
# 443437.00000 ns Read took         116 cycles
# Read at address   12128
# 444607.00000 ns Read took         116 cycles
# Read at address   12160
# 445777.00000 ns Read took         116 cycles
# Read at address   12192
# 446947.00000 ns Read took         116 cycles
# Read at address   12224
# 448117.00000 ns Read took         116 cycles
# Read at address   12256
# 449287.00000 ns Read took         116 cycles
# Read at address   12288
# 450457.00000 ns Read took         116 cycles
# Read at address   12320
# 451627.00000 ns Read took         116 cycles
# Read at address   12352
# 452797.00000 ns Read took         116 cycles
# Read at address   12384
# 453967.00000 ns Read took         116 cycles
# Read at address   12416
# 455137.00000 ns Read took         116 cycles
# Read at address   12448
# 456307.00000 ns Read took         116 cycles
# Read at address   12480
# 457477.00000 ns Read took         116 cycles
# Read at address   12512
# 458647.00000 ns Read took         116 cycles
# Read at address   12544
# 459817.00000 ns Read took         116 cycles
# Read at address   12576
# 460987.00000 ns Read took         116 cycles
# Read at address   12608
# 462157.00000 ns Read took         116 cycles
# Read at address   12640
# 463327.00000 ns Read took         116 cycles
# Read at address   12672
# 464497.00000 ns Read took         116 cycles
# Read at address   12704
# 465667.00000 ns Read took         116 cycles
# Read at address   12736
# 466837.00000 ns Read took         116 cycles
# Read at address   12768
# 468007.00000 ns Read took         116 cycles
# Read at address   12800
# 469177.00000 ns Read took         116 cycles
# Read at address   12832
# 470347.00000 ns Read took         116 cycles
# Read at address   12864
# 471517.00000 ns Read took         116 cycles
# Read at address   12896
# 472687.00000 ns Read took         116 cycles
# Read at address   12928
# 473857.00000 ns Read took         116 cycles
# Read at address   12960
# 475027.00000 ns Read took         116 cycles
# Read at address   12992
# 476197.00000 ns Read took         116 cycles
# Read at address   13024
# 477367.00000 ns Read took         116 cycles
# Read at address   13056
# 478537.00000 ns Read took         116 cycles
# Read at address   13088
# 479707.00000 ns Read took         116 cycles
# Read at address   13120
# 480877.00000 ns Read took         116 cycles
# Read at address   13152
# 482047.00000 ns Read took         116 cycles
# Read at address   13184
# 483217.00000 ns Read took         116 cycles
# Read at address   13216
# 484387.00000 ns Read took         116 cycles
# Read at address   13248
# 485557.00000 ns Read took         116 cycles
# Read at address   13280
# 486727.00000 ns Read took         116 cycles
# Read at address   13312
# 487897.00000 ns Read took         116 cycles
# Read at address   13344
# 489067.00000 ns Read took         116 cycles
# Read at address   13376
# 490237.00000 ns Read took         116 cycles
# Read at address   13408
# 491407.00000 ns Read took         116 cycles
# Read at address   13440
# 492577.00000 ns Read took         116 cycles
# Read at address   13472
# 493747.00000 ns Read took         116 cycles
# Read at address   13504
# 494917.00000 ns Read took         116 cycles
# Read at address   13536
# 496087.00000 ns Read took         116 cycles
# Read at address   13568
# 497257.00000 ns Read took         116 cycles
# Read at address   13600
# 498427.00000 ns Read took         116 cycles
# Read at address   13632
# 499597.00000 ns Read took         116 cycles
# Read at address   13664
# 500767.00000 ns Read took         116 cycles
# Read at address   13696
# 501937.00000 ns Read took         116 cycles
# Read at address   13728
# 503107.00000 ns Read took         116 cycles
# Read at address   13760
# 504277.00000 ns Read took         116 cycles
# Read at address   13792
# 505447.00000 ns Read took         116 cycles
# Read at address   13824
# 506617.00000 ns Read took         116 cycles
# Read at address   13856
# 507787.00000 ns Read took         116 cycles
# Read at address   13888
# 508957.00000 ns Read took         116 cycles
# Read at address   13920
# 510127.00000 ns Read took         116 cycles
# Read at address   13952
# 511297.00000 ns Read took         116 cycles
# Read at address   13984
# 512467.00000 ns Read took         116 cycles
# Read at address   14016
# 513637.00000 ns Read took         116 cycles
# Read at address   14048
# 514807.00000 ns Read took         116 cycles
# Read at address   14080
# 515977.00000 ns Read took         116 cycles
# Read at address   14112
# 517147.00000 ns Read took         116 cycles
# Read at address   14144
# 518317.00000 ns Read took         116 cycles
# Read at address   14176
# 519487.00000 ns Read took         116 cycles
# Read at address   14208
# 520657.00000 ns Read took         116 cycles
# Read at address   14240
# 521827.00000 ns Read took         116 cycles
# Read at address   14272
# 522997.00000 ns Read took         116 cycles
# Read at address   14304
# 524167.00000 ns Read took         116 cycles
# Read at address   14336
# 525337.00000 ns Read took         116 cycles
# Read at address   14368
# 526507.00000 ns Read took         116 cycles
# Read at address   14400
# 527677.00000 ns Read took         116 cycles
# Read at address   14432
# 528847.00000 ns Read took         116 cycles
# Read at address   14464
# 530017.00000 ns Read took         116 cycles
# Read at address   14496
# 531187.00000 ns Read took         116 cycles
# Read at address   14528
# 532357.00000 ns Read took         116 cycles
# Read at address   14560
# 533527.00000 ns Read took         116 cycles
# Read at address   14592
# 534697.00000 ns Read took         116 cycles
# Read at address   14624
# 535867.00000 ns Read took         116 cycles
# Read at address   14656
# 537037.00000 ns Read took         116 cycles
# Read at address   14688
# 538207.00000 ns Read took         116 cycles
# Read at address   14720
# 539377.00000 ns Read took         116 cycles
# Read at address   14752
# 540547.00000 ns Read took         116 cycles
# Read at address   14784
# 541717.00000 ns Read took         116 cycles
# Read at address   14816
# 542887.00000 ns Read took         116 cycles
# Read at address   14848
# 544057.00000 ns Read took         116 cycles
# Read at address   14880
# 545227.00000 ns Read took         116 cycles
# Read at address   14912
# 546397.00000 ns Read took         116 cycles
# Read at address   14944
# 547567.00000 ns Read took         116 cycles
# Read at address   14976
# 548737.00000 ns Read took         116 cycles
# Read at address   15008
# 549907.00000 ns Read took         116 cycles
# Read at address   15040
# 551077.00000 ns Read took         116 cycles
# Read at address   15072
# 552247.00000 ns Read took         116 cycles
# Read at address   15104
# 553417.00000 ns Read took         116 cycles
# Read at address   15136
# 554587.00000 ns Read took         116 cycles
# Read at address   15168
# 555757.00000 ns Read took         116 cycles
# Read at address   15200
# 556927.00000 ns Read took         116 cycles
# Read at address   15232
# 558097.00000 ns Read took         116 cycles
# Read at address   15264
# 559267.00000 ns Read took         116 cycles
# Read at address   15296
# 560437.00000 ns Read took         116 cycles
# Read at address   15328
# 561607.00000 ns Read took         116 cycles
# Read at address   15360
# 562777.00000 ns Read took         116 cycles
# Read at address   15392
# 563947.00000 ns Read took         116 cycles
# Read at address   15424
# 565117.00000 ns Read took         116 cycles
# Read at address   15456
# 566287.00000 ns Read took         116 cycles
# Read at address   15488
# 567457.00000 ns Read took         116 cycles
# Read at address   15520
# 568627.00000 ns Read took         116 cycles
# Read at address   15552
# 569797.00000 ns Read took         116 cycles
# Read at address   15584
# 570967.00000 ns Read took         116 cycles
# Read at address   15616
# 572137.00000 ns Read took         116 cycles
# Read at address   15648
# 573307.00000 ns Read took         116 cycles
# Read at address   15680
# 574477.00000 ns Read took         116 cycles
# Read at address   15712
# 575647.00000 ns Read took         116 cycles
# Read at address   15744
# 576817.00000 ns Read took         116 cycles
# Read at address   15776
# 577987.00000 ns Read took         116 cycles
# Read at address   15808
# 579157.00000 ns Read took         116 cycles
# Read at address   15840
# 580327.00000 ns Read took         116 cycles
# Read at address   15872
# 581497.00000 ns Read took         116 cycles
# Read at address   15904
# 582667.00000 ns Read took         116 cycles
# Read at address   15936
# 583837.00000 ns Read took         116 cycles
# Read at address   15968
# 585007.00000 ns Read took         116 cycles
# Read at address   16000
# 586177.00000 ns Read took         116 cycles
# Read at address   16032
# 587347.00000 ns Read took         116 cycles
# Read at address   16064
# 588517.00000 ns Read took         116 cycles
# Read at address   16096
# 589687.00000 ns Read took         116 cycles
# Read at address   16128
# 590857.00000 ns Read took         116 cycles
# Read at address   16160
# 592027.00000 ns Read took         116 cycles
# Read at address   16192
# 593197.00000 ns Read took         116 cycles
# Read at address   16224
# 594367.00000 ns Read took         116 cycles
# Read at address   16256
# 595537.00000 ns Read took         116 cycles
# Read at address   16288
# 596707.00000 ns Read took         116 cycles
# Read at address   16320
# 597877.00000 ns Read took         116 cycles
# Read at address   16352
# 599047.00000 ns Read took         116 cycles
# **********************SECOND READ***********************
# Read at address       0
# 600217.00000 ns Read took         116 cycles
# Read at address      32
# 601387.00000 ns Read took         116 cycles
# Read at address      64
# 602557.00000 ns Read took         116 cycles
# Read at address      96
# 603077.00000 ns Read took          51 cycles
# Read at address     128
# 604247.00000 ns Read took         116 cycles
# Read at address     160
# 605417.00000 ns Read took         116 cycles
# Read at address     192
# 606587.00000 ns Read took         116 cycles
# Read at address     224
# 607107.00000 ns Read took          51 cycles
# Read at address     256
# 608277.00000 ns Read took         116 cycles
# Read at address     288
# 609447.00000 ns Read took         116 cycles
# Read at address     320
# 609967.00000 ns Read took          51 cycles
# Read at address     352
# 611137.00000 ns Read took         116 cycles
# Read at address     384
# 612307.00000 ns Read took         116 cycles
# Read at address     416
# 613477.00000 ns Read took         116 cycles
# Read at address     448
# 614647.00000 ns Read took         116 cycles
# Read at address     480
# 615167.00000 ns Read took          51 cycles
# Read at address     512
# 616337.00000 ns Read took         116 cycles
# Read at address     544
# 617507.00000 ns Read took         116 cycles
# Read at address     576
# 618677.00000 ns Read took         116 cycles
# Read at address     608
# 619847.00000 ns Read took         116 cycles
# Read at address     640
# 621017.00000 ns Read took         116 cycles
# Read at address     672
# 622187.00000 ns Read took         116 cycles
# Read at address     704
# 622707.00000 ns Read took          51 cycles
# Read at address     736
# 623877.00000 ns Read took         116 cycles
# Read at address     768
# 625047.00000 ns Read took         116 cycles
# Read at address     800
# 626217.00000 ns Read took         116 cycles
# Read at address     832
# 626737.00000 ns Read took          51 cycles
# Read at address     864
# 627907.00000 ns Read took         116 cycles
# Read at address     896
# 629077.00000 ns Read took         116 cycles
# Read at address     928
# 630247.00000 ns Read took         116 cycles
# Read at address     960
# 631417.00000 ns Read took         116 cycles
# Read at address     992
# 631937.00000 ns Read took          51 cycles
# Read at address    1024
# 633107.00000 ns Read took         116 cycles
# Read at address    1056
# 634277.00000 ns Read took         116 cycles
# Read at address    1088
# 635447.00000 ns Read took         116 cycles
# Read at address    1120
# 635967.00000 ns Read took          51 cycles
# Read at address    1152
# 636487.00000 ns Read took          51 cycles
# Read at address    1184
# 637657.00000 ns Read took         116 cycles
# Read at address    1216
# 638827.00000 ns Read took         116 cycles
# Read at address    1248
# 639997.00000 ns Read took         116 cycles
# Read at address    1280
# 641167.00000 ns Read took         116 cycles
# Read at address    1312
# 641687.00000 ns Read took          51 cycles
# Read at address    1344
# 642857.00000 ns Read took         116 cycles
# Read at address    1376
# 643377.00000 ns Read took          51 cycles
# Read at address    1408
# 644547.00000 ns Read took         116 cycles
# Read at address    1440
# 645717.00000 ns Read took         116 cycles
# Read at address    1472
# 646237.00000 ns Read took          51 cycles
# Read at address    1504
# 647407.00000 ns Read took         116 cycles
# Read at address    1536
# 648577.00000 ns Read took         116 cycles
# Read at address    1568
# 649747.00000 ns Read took         116 cycles
# Read at address    1600
# 650267.00000 ns Read took          51 cycles
# Read at address    1632
# 651437.00000 ns Read took         116 cycles
# Read at address    1664
# 652607.00000 ns Read took         116 cycles
# Read at address    1696
# 653777.00000 ns Read took         116 cycles
# Read at address    1728
# 654297.00000 ns Read took          51 cycles
# Read at address    1760
# 655467.00000 ns Read took         116 cycles
# Read at address    1792
# 656637.00000 ns Read took         116 cycles
# Read at address    1824
# 657807.00000 ns Read took         116 cycles
# Read at address    1856
# 658327.00000 ns Read took          51 cycles
# Read at address    1888
# 658847.00000 ns Read took          51 cycles
# Read at address    1920
# 659367.00000 ns Read took          51 cycles
# Read at address    1952
# 659887.00000 ns Read took          51 cycles
# Read at address    1984
# 660407.00000 ns Read took          51 cycles
# Read at address    2016
# 661577.00000 ns Read took         116 cycles
# Read at address    2048
# 662097.00000 ns Read took          51 cycles
# Read at address    2080
# 662617.00000 ns Read took          51 cycles
# Read at address    2112
# 663787.00000 ns Read took         116 cycles
# Read at address    2144
# 664307.00000 ns Read took          51 cycles
# Read at address    2176
# 664827.00000 ns Read took          51 cycles
# Read at address    2208
# 665997.00000 ns Read took         116 cycles
# Read at address    2240
# 667167.00000 ns Read took         116 cycles
# Read at address    2272
# 668337.00000 ns Read took         116 cycles
# Read at address    2304
# 669507.00000 ns Read took         116 cycles
# Read at address    2336
# 670677.00000 ns Read took         116 cycles
# Read at address    2368
# 671197.00000 ns Read took          51 cycles
# Read at address    2400
# 672367.00000 ns Read took         116 cycles
# Read at address    2432
# 672887.00000 ns Read took          51 cycles
# Read at address    2464
# 674057.00000 ns Read took         116 cycles
# Read at address    2496
# 675227.00000 ns Read took         116 cycles
# Read at address    2528
# 676397.00000 ns Read took         116 cycles
# Read at address    2560
# 677567.00000 ns Read took         116 cycles
# Read at address    2592
# 678087.00000 ns Read took          51 cycles
# Read at address    2624
# 679257.00000 ns Read took         116 cycles
# Read at address    2656
# 680427.00000 ns Read took         116 cycles
# Read at address    2688
# 681597.00000 ns Read took         116 cycles
# Read at address    2720
# 682117.00000 ns Read took          51 cycles
# Read at address    2752
# 683287.00000 ns Read took         116 cycles
# Read at address    2784
# 684457.00000 ns Read took         116 cycles
# Read at address    2816
# 685627.00000 ns Read took         116 cycles
# Read at address    2848
# 686147.00000 ns Read took          51 cycles
# Read at address    2880
# 687317.00000 ns Read took         116 cycles
# Read at address    2912
# 687837.00000 ns Read took          51 cycles
# Read at address    2944
# 689007.00000 ns Read took         116 cycles
# Read at address    2976
# 690177.00000 ns Read took         116 cycles
# Read at address    3008
# 691347.00000 ns Read took         116 cycles
# Read at address    3040
# 692517.00000 ns Read took         116 cycles
# Read at address    3072
# 693037.00000 ns Read took          51 cycles
# Read at address    3104
# 694207.00000 ns Read took         116 cycles
# Read at address    3136
# 695377.00000 ns Read took         116 cycles
# Read at address    3168
# 696547.00000 ns Read took         116 cycles
# Read at address    3200
# 697717.00000 ns Read took         116 cycles
# Read at address    3232
# 698887.00000 ns Read took         116 cycles
# Read at address    3264
# 699407.00000 ns Read took          51 cycles
# Read at address    3296
# 700577.00000 ns Read took         116 cycles
# Read at address    3328
# 701747.00000 ns Read took         116 cycles
# Read at address    3360
# 702917.00000 ns Read took         116 cycles
# Read at address    3392
# 704087.00000 ns Read took         116 cycles
# Read at address    3424
# 704607.00000 ns Read took          51 cycles
# Read at address    3456
# 705777.00000 ns Read took         116 cycles
# Read at address    3488
# 706297.00000 ns Read took          51 cycles
# Read at address    3520
# 707467.00000 ns Read took         116 cycles
# Read at address    3552
# 707987.00000 ns Read took          51 cycles
# Read at address    3584
# 709157.00000 ns Read took         116 cycles
# Read at address    3616
# 710327.00000 ns Read took         116 cycles
# Read at address    3648
# 711497.00000 ns Read took         116 cycles
# Read at address    3680
# 712667.00000 ns Read took         116 cycles
# Read at address    3712
# 713837.00000 ns Read took         116 cycles
# Read at address    3744
# 715007.00000 ns Read took         116 cycles
# Read at address    3776
# 715527.00000 ns Read took          51 cycles
# Read at address    3808
# 716697.00000 ns Read took         116 cycles
# Read at address    3840
# 717217.00000 ns Read took          51 cycles
# Read at address    3872
# 718387.00000 ns Read took         116 cycles
# Read at address    3904
# 719557.00000 ns Read took         116 cycles
# Read at address    3936
# 720727.00000 ns Read took         116 cycles
# Read at address    3968
# 721897.00000 ns Read took         116 cycles
# Read at address    4000
# 722417.00000 ns Read took          51 cycles
# Read at address    4032
# 723587.00000 ns Read took         116 cycles
# Read at address    4064
# 724107.00000 ns Read took          51 cycles
# Read at address    4096
# 725277.00000 ns Read took         116 cycles
# Read at address    4128
# 725797.00000 ns Read took          51 cycles
# Read at address    4160
# 726967.00000 ns Read took         116 cycles
# Read at address    4192
# 728137.00000 ns Read took         116 cycles
# Read at address    4224
# 729307.00000 ns Read took         116 cycles
# Read at address    4256
# 729827.00000 ns Read took          51 cycles
# Read at address    4288
# 730997.00000 ns Read took         116 cycles
# Read at address    4320
# 732167.00000 ns Read took         116 cycles
# Read at address    4352
# 733337.00000 ns Read took         116 cycles
# Read at address    4384
# 733857.00000 ns Read took          51 cycles
# Read at address    4416
# 735027.00000 ns Read took         116 cycles
# Read at address    4448
# 735547.00000 ns Read took          51 cycles
# Read at address    4480
# 736067.00000 ns Read took          51 cycles
# Read at address    4512
# 737237.00000 ns Read took         116 cycles
# Read at address    4544
# 738407.00000 ns Read took         116 cycles
# Read at address    4576
# 739577.00000 ns Read took         116 cycles
# Read at address    4608
# 740747.00000 ns Read took         116 cycles
# Read at address    4640
# 741917.00000 ns Read took         116 cycles
# Read at address    4672
# 743087.00000 ns Read took         116 cycles
# Read at address    4704
# 743607.00000 ns Read took          51 cycles
# Read at address    4736
# 744777.00000 ns Read took         116 cycles
# Read at address    4768
# 745947.00000 ns Read took         116 cycles
# Read at address    4800
# 747117.00000 ns Read took         116 cycles
# Read at address    4832
# 748287.00000 ns Read took         116 cycles
# Read at address    4864
# 749457.00000 ns Read took         116 cycles
# Read at address    4896
# 749977.00000 ns Read took          51 cycles
# Read at address    4928
# 751147.00000 ns Read took         116 cycles
# Read at address    4960
# 752317.00000 ns Read took         116 cycles
# Read at address    4992
# 753487.00000 ns Read took         116 cycles
# Read at address    5024
# 754007.00000 ns Read took          51 cycles
# Read at address    5056
# 755177.00000 ns Read took         116 cycles
# Read at address    5088
# 756347.00000 ns Read took         116 cycles
# Read at address    5120
# 757517.00000 ns Read took         116 cycles
# Read at address    5152
# 758687.00000 ns Read took         116 cycles
# Read at address    5184
# 759857.00000 ns Read took         116 cycles
# Read at address    5216
# 760377.00000 ns Read took          51 cycles
# Read at address    5248
# 761547.00000 ns Read took         116 cycles
# Read at address    5280
# 762717.00000 ns Read took         116 cycles
# Read at address    5312
# 763887.00000 ns Read took         116 cycles
# Read at address    5344
# 765057.00000 ns Read took         116 cycles
# Read at address    5376
# 766227.00000 ns Read took         116 cycles
# Read at address    5408
# 766747.00000 ns Read took          51 cycles
# Read at address    5440
# 767267.00000 ns Read took          51 cycles
# Read at address    5472
# 768437.00000 ns Read took         116 cycles
# Read at address    5504
# 769607.00000 ns Read took         116 cycles
# Read at address    5536
# 770127.00000 ns Read took          51 cycles
# Read at address    5568
# 771297.00000 ns Read took         116 cycles
# Read at address    5600
# 772467.00000 ns Read took         116 cycles
# Read at address    5632
# 773637.00000 ns Read took         116 cycles
# Read at address    5664
# 774807.00000 ns Read took         116 cycles
# Read at address    5696
# 775977.00000 ns Read took         116 cycles
# Read at address    5728
# 777147.00000 ns Read took         116 cycles
# Read at address    5760
# 777667.00000 ns Read took          51 cycles
# Read at address    5792
# 778187.00000 ns Read took          51 cycles
# Read at address    5824
# 779357.00000 ns Read took         116 cycles
# Read at address    5856
# 780527.00000 ns Read took         116 cycles
# Read at address    5888
# 781697.00000 ns Read took         116 cycles
# Read at address    5920
# 782867.00000 ns Read took         116 cycles
# Read at address    5952
# 784037.00000 ns Read took         116 cycles
# Read at address    5984
# 784557.00000 ns Read took          51 cycles
# Read at address    6016
# 785727.00000 ns Read took         116 cycles
# Read at address    6048
# 786897.00000 ns Read took         116 cycles
# Read at address    6080
# 788067.00000 ns Read took         116 cycles
# Read at address    6112
# 789237.00000 ns Read took         116 cycles
# Read at address    6144
# 790407.00000 ns Read took         116 cycles
# Read at address    6176
# 791577.00000 ns Read took         116 cycles
# Read at address    6208
# 792747.00000 ns Read took         116 cycles
# Read at address    6240
# 793917.00000 ns Read took         116 cycles
# Read at address    6272
# 795087.00000 ns Read took         116 cycles
# Read at address    6304
# 796257.00000 ns Read took         116 cycles
# Read at address    6336
# 796777.00000 ns Read took          51 cycles
# Read at address    6368
# 797947.00000 ns Read took         116 cycles
# Read at address    6400
# 799117.00000 ns Read took         116 cycles
# Read at address    6432
# 800287.00000 ns Read took         116 cycles
# Read at address    6464
# 801457.00000 ns Read took         116 cycles
# Read at address    6496
# 802627.00000 ns Read took         116 cycles
# Read at address    6528
# 803797.00000 ns Read took         116 cycles
# Read at address    6560
# 804967.00000 ns Read took         116 cycles
# Read at address    6592
# 806137.00000 ns Read took         116 cycles
# Read at address    6624
# 807307.00000 ns Read took         116 cycles
# Read at address    6656
# 808477.00000 ns Read took         116 cycles
# Read at address    6688
# 808997.00000 ns Read took          51 cycles
# Read at address    6720
# 810167.00000 ns Read took         116 cycles
# Read at address    6752
# 811337.00000 ns Read took         116 cycles
# Read at address    6784
# 812507.00000 ns Read took         116 cycles
# Read at address    6816
# 813677.00000 ns Read took         116 cycles
# Read at address    6848
# 814847.00000 ns Read took         116 cycles
# Read at address    6880
# 815367.00000 ns Read took          51 cycles
# Read at address    6912
# 815887.00000 ns Read took          51 cycles
# Read at address    6944
# 817057.00000 ns Read took         116 cycles
# Read at address    6976
# 818227.00000 ns Read took         116 cycles
# Read at address    7008
# 818747.00000 ns Read took          51 cycles
# Read at address    7040
# 819917.00000 ns Read took         116 cycles
# Read at address    7072
# 820437.00000 ns Read took          51 cycles
# Read at address    7104
# 820957.00000 ns Read took          51 cycles
# Read at address    7136
# 821477.00000 ns Read took          51 cycles
# Read at address    7168
# 822647.00000 ns Read took         116 cycles
# Read at address    7200
# 823817.00000 ns Read took         116 cycles
# Read at address    7232
# 824987.00000 ns Read took         116 cycles
# Read at address    7264
# 826157.00000 ns Read took         116 cycles
# Read at address    7296
# 827327.00000 ns Read took         116 cycles
# Read at address    7328
# 828497.00000 ns Read took         116 cycles
# Read at address    7360
# 829017.00000 ns Read took          51 cycles
# Read at address    7392
# 830187.00000 ns Read took         116 cycles
# Read at address    7424
# 830707.00000 ns Read took          51 cycles
# Read at address    7456
# 831877.00000 ns Read took         116 cycles
# Read at address    7488
# 833047.00000 ns Read took         116 cycles
# Read at address    7520
# 834217.00000 ns Read took         116 cycles
# Read at address    7552
# 835387.00000 ns Read took         116 cycles
# Read at address    7584
# 836557.00000 ns Read took         116 cycles
# Read at address    7616
# 837727.00000 ns Read took         116 cycles
# Read at address    7648
# 838897.00000 ns Read took         116 cycles
# Read at address    7680
# 840067.00000 ns Read took         116 cycles
# Read at address    7712
# 841237.00000 ns Read took         116 cycles
# Read at address    7744
# 842407.00000 ns Read took         116 cycles
# Read at address    7776
# 843577.00000 ns Read took         116 cycles
# Read at address    7808
# 844747.00000 ns Read took         116 cycles
# Read at address    7840
# 845267.00000 ns Read took          51 cycles
# Read at address    7872
# 845787.00000 ns Read took          51 cycles
# Read at address    7904
# 846957.00000 ns Read took         116 cycles
# Read at address    7936
# 848127.00000 ns Read took         116 cycles
# Read at address    7968
# 849297.00000 ns Read took         116 cycles
# Read at address    8000
# 849817.00000 ns Read took          51 cycles
# Read at address    8032
# 850987.00000 ns Read took         116 cycles
# Read at address    8064
# 851507.00000 ns Read took          51 cycles
# Read at address    8096
# 852677.00000 ns Read took         116 cycles
# Read at address    8128
# 853847.00000 ns Read took         116 cycles
# Read at address    8160
# 855017.00000 ns Read took         116 cycles
# Read at address    8192
# 856187.00000 ns Read took         116 cycles
# Read at address    8224
# 857357.00000 ns Read took         116 cycles
# Read at address    8256
# 857877.00000 ns Read took          51 cycles
# Read at address    8288
# 859047.00000 ns Read took         116 cycles
# Read at address    8320
# 860217.00000 ns Read took         116 cycles
# Read at address    8352
# 861387.00000 ns Read took         116 cycles
# Read at address    8384
# 862557.00000 ns Read took         116 cycles
# Read at address    8416
# 863727.00000 ns Read took         116 cycles
# Read at address    8448
# 864897.00000 ns Read took         116 cycles
# Read at address    8480
# 865417.00000 ns Read took          51 cycles
# Read at address    8512
# 866587.00000 ns Read took         116 cycles
# Read at address    8544
# 867757.00000 ns Read took         116 cycles
# Read at address    8576
# 868927.00000 ns Read took         116 cycles
# Read at address    8608
# 869447.00000 ns Read took          51 cycles
# Read at address    8640
# 869967.00000 ns Read took          51 cycles
# Read at address    8672
# 871137.00000 ns Read took         116 cycles
# Read at address    8704
# 872307.00000 ns Read took         116 cycles
# Read at address    8736
# 873477.00000 ns Read took         116 cycles
# Read at address    8768
# 873997.00000 ns Read took          51 cycles
# Read at address    8800
# 875167.00000 ns Read took         116 cycles
# Read at address    8832
# 876337.00000 ns Read took         116 cycles
# Read at address    8864
# 877507.00000 ns Read took         116 cycles
# Read at address    8896
# 878027.00000 ns Read took          51 cycles
# Read at address    8928
# 879197.00000 ns Read took         116 cycles
# Read at address    8960
# 880367.00000 ns Read took         116 cycles
# Read at address    8992
# 881537.00000 ns Read took         116 cycles
# Read at address    9024
# 882707.00000 ns Read took         116 cycles
# Read at address    9056
# 883227.00000 ns Read took          51 cycles
# Read at address    9088
# 884397.00000 ns Read took         116 cycles
# Read at address    9120
# 885567.00000 ns Read took         116 cycles
# Read at address    9152
# 886737.00000 ns Read took         116 cycles
# Read at address    9184
# 887907.00000 ns Read took         116 cycles
# Read at address    9216
# 889077.00000 ns Read took         116 cycles
# Read at address    9248
# 890247.00000 ns Read took         116 cycles
# Read at address    9280
# 891417.00000 ns Read took         116 cycles
# Read at address    9312
# 892587.00000 ns Read took         116 cycles
# Read at address    9344
# 893757.00000 ns Read took         116 cycles
# Read at address    9376
# 894927.00000 ns Read took         116 cycles
# Read at address    9408
# 896097.00000 ns Read took         116 cycles
# Read at address    9440
# 897267.00000 ns Read took         116 cycles
# Read at address    9472
# 898437.00000 ns Read took         116 cycles
# Read at address    9504
# 898957.00000 ns Read took          51 cycles
# Read at address    9536
# 900127.00000 ns Read took         116 cycles
# Read at address    9568
# 900647.00000 ns Read took          51 cycles
# Read at address    9600
# 901817.00000 ns Read took         116 cycles
# Read at address    9632
# 902987.00000 ns Read took         116 cycles
# Read at address    9664
# 904157.00000 ns Read took         116 cycles
# Read at address    9696
# 905327.00000 ns Read took         116 cycles
# Read at address    9728
# 906497.00000 ns Read took         116 cycles
# Read at address    9760
# 907017.00000 ns Read took          51 cycles
# Read at address    9792
# 907537.00000 ns Read took          51 cycles
# Read at address    9824
# 908707.00000 ns Read took         116 cycles
# Read at address    9856
# 909227.00000 ns Read took          51 cycles
# Read at address    9888
# 910397.00000 ns Read took         116 cycles
# Read at address    9920
# 911567.00000 ns Read took         116 cycles
# Read at address    9952
# 912737.00000 ns Read took         116 cycles
# Read at address    9984
# 913257.00000 ns Read took          51 cycles
# Read at address   10016
# 913777.00000 ns Read took          51 cycles
# Read at address   10048
# 914947.00000 ns Read took         116 cycles
# Read at address   10080
# 916117.00000 ns Read took         116 cycles
# Read at address   10112
# 917287.00000 ns Read took         116 cycles
# Read at address   10144
# 918457.00000 ns Read took         116 cycles
# Read at address   10176
# 919627.00000 ns Read took         116 cycles
# Read at address   10208
# 920797.00000 ns Read took         116 cycles
# Read at address   10240
# 921967.00000 ns Read took         116 cycles
# Read at address   10272
# 923137.00000 ns Read took         116 cycles
# Read at address   10304
# 924307.00000 ns Read took         116 cycles
# Read at address   10336
# 925477.00000 ns Read took         116 cycles
# Read at address   10368
# 926647.00000 ns Read took         116 cycles
# Read at address   10400
# 927167.00000 ns Read took          51 cycles
# Read at address   10432
# 928337.00000 ns Read took         116 cycles
# Read at address   10464
# 928857.00000 ns Read took          51 cycles
# Read at address   10496
# 930027.00000 ns Read took         116 cycles
# Read at address   10528
# 931197.00000 ns Read took         116 cycles
# Read at address   10560
# 932367.00000 ns Read took         116 cycles
# Read at address   10592
# 933537.00000 ns Read took         116 cycles
# Read at address   10624
# 934057.00000 ns Read took          51 cycles
# Read at address   10656
# 934577.00000 ns Read took          51 cycles
# Read at address   10688
# 935097.00000 ns Read took          51 cycles
# Read at address   10720
# 936267.00000 ns Read took         116 cycles
# Read at address   10752
# 936787.00000 ns Read took          51 cycles
# Read at address   10784
# 937957.00000 ns Read took         116 cycles
# Read at address   10816
# 939127.00000 ns Read took         116 cycles
# Read at address   10848
# 940297.00000 ns Read took         116 cycles
# Read at address   10880
# 941467.00000 ns Read took         116 cycles
# Read at address   10912
# 942637.00000 ns Read took         116 cycles
# Read at address   10944
# 943807.00000 ns Read took         116 cycles
# Read at address   10976
# 944977.00000 ns Read took         116 cycles
# Read at address   11008
# 946147.00000 ns Read took         116 cycles
# Read at address   11040
# 946667.00000 ns Read took          51 cycles
# Read at address   11072
# 947837.00000 ns Read took         116 cycles
# Read at address   11104
# 949007.00000 ns Read took         116 cycles
# Read at address   11136
# 950177.00000 ns Read took         116 cycles
# Read at address   11168
# 951347.00000 ns Read took         116 cycles
# Read at address   11200
# 952517.00000 ns Read took         116 cycles
# Read at address   11232
# 953687.00000 ns Read took         116 cycles
# Read at address   11264
# 954857.00000 ns Read took         116 cycles
# Read at address   11296
# 956027.00000 ns Read took         116 cycles
# Read at address   11328
# 957197.00000 ns Read took         116 cycles
# Read at address   11360
# 957717.00000 ns Read took          51 cycles
# Read at address   11392
# 958887.00000 ns Read took         116 cycles
# Read at address   11424
# 960057.00000 ns Read took         116 cycles
# Read at address   11456
# 960577.00000 ns Read took          51 cycles
# Read at address   11488
# 961747.00000 ns Read took         116 cycles
# Read at address   11520
# 962917.00000 ns Read took         116 cycles
# Read at address   11552
# 964087.00000 ns Read took         116 cycles
# Read at address   11584
# 965257.00000 ns Read took         116 cycles
# Read at address   11616
# 966427.00000 ns Read took         116 cycles
# Read at address   11648
# 966947.00000 ns Read took          51 cycles
# Read at address   11680
# 967467.00000 ns Read took          51 cycles
# Read at address   11712
# 967987.00000 ns Read took          51 cycles
# Read at address   11744
# 969157.00000 ns Read took         116 cycles
# Read at address   11776
# 970327.00000 ns Read took         116 cycles
# Read at address   11808
# 970847.00000 ns Read took          51 cycles
# Read at address   11840
# 972017.00000 ns Read took         116 cycles
# Read at address   11872
# 972537.00000 ns Read took          51 cycles
# Read at address   11904
# 973707.00000 ns Read took         116 cycles
# Read at address   11936
# 974877.00000 ns Read took         116 cycles
# Read at address   11968
# 976047.00000 ns Read took         116 cycles
# Read at address   12000
# 977217.00000 ns Read took         116 cycles
# Read at address   12032
# 977737.00000 ns Read took          51 cycles
# Read at address   12064
# 978257.00000 ns Read took          51 cycles
# Read at address   12096
# 978777.00000 ns Read took          51 cycles
# Read at address   12128
# 979947.00000 ns Read took         116 cycles
# Read at address   12160
# 981117.00000 ns Read took         116 cycles
# Read at address   12192
# 982287.00000 ns Read took         116 cycles
# Read at address   12224
# 983457.00000 ns Read took         116 cycles
# Read at address   12256
# 984627.00000 ns Read took         116 cycles
# Read at address   12288
# 985797.00000 ns Read took         116 cycles
# Read at address   12320
# 986967.00000 ns Read took         116 cycles
# Read at address   12352
# 988137.00000 ns Read took         116 cycles
# Read at address   12384
# 989307.00000 ns Read took         116 cycles
# Read at address   12416
# 990477.00000 ns Read took         116 cycles
# Read at address   12448
# 991647.00000 ns Read took         116 cycles
# Read at address   12480
# 992817.00000 ns Read took         116 cycles
# Read at address   12512
# 993987.00000 ns Read took         116 cycles
# Read at address   12544
# 994507.00000 ns Read took          51 cycles
# Read at address   12576
# 995677.00000 ns Read took         116 cycles
# Read at address   12608
# 996847.00000 ns Read took         116 cycles
# Read at address   12640
# 998017.00000 ns Read took         116 cycles
# Read at address   12672
# 999187.00000 ns Read took         116 cycles
# Read at address   12704
# 1000357.00000 ns Read took         116 cycles
# Read at address   12736
# 1001527.00000 ns Read took         116 cycles
# Read at address   12768
# 1002047.00000 ns Read took          51 cycles
# Read at address   12800
# 1003217.00000 ns Read took         116 cycles
# Read at address   12832
# 1003737.00000 ns Read took          51 cycles
# Read at address   12864
# 1004907.00000 ns Read took         116 cycles
# Read at address   12896
# 1006077.00000 ns Read took         116 cycles
# Read at address   12928
# 1006597.00000 ns Read took          51 cycles
# Read at address   12960
# 1007767.00000 ns Read took         116 cycles
# Read at address   12992
# 1008937.00000 ns Read took         116 cycles
# Read at address   13024
# 1010107.00000 ns Read took         116 cycles
# Read at address   13056
# 1010627.00000 ns Read took          51 cycles
# Read at address   13088
# 1011797.00000 ns Read took         116 cycles
# Read at address   13120
# 1012317.00000 ns Read took          51 cycles
# Read at address   13152
# 1013487.00000 ns Read took         116 cycles
# Read at address   13184
# 1014657.00000 ns Read took         116 cycles
# Read at address   13216
# 1015827.00000 ns Read took         116 cycles
# Read at address   13248
# 1016997.00000 ns Read took         116 cycles
# Read at address   13280
# 1018167.00000 ns Read took         116 cycles
# Read at address   13312
# 1019337.00000 ns Read took         116 cycles
# Read at address   13344
# 1019857.00000 ns Read took          51 cycles
# Read at address   13376
# 1020377.00000 ns Read took          51 cycles
# Read at address   13408
# 1021547.00000 ns Read took         116 cycles
# Read at address   13440
# 1022717.00000 ns Read took         116 cycles
# Read at address   13472
# 1023887.00000 ns Read took         116 cycles
# Read at address   13504
# 1024407.00000 ns Read took          51 cycles
# Read at address   13536
# 1025577.00000 ns Read took         116 cycles
# Read at address   13568
# 1026747.00000 ns Read took         116 cycles
# Read at address   13600
# 1027917.00000 ns Read took         116 cycles
# Read at address   13632
# 1029087.00000 ns Read took         116 cycles
# Read at address   13664
# 1030257.00000 ns Read took         116 cycles
# Read at address   13696
# 1031427.00000 ns Read took         116 cycles
# Read at address   13728
# 1032597.00000 ns Read took         116 cycles
# Read at address   13760
# 1033767.00000 ns Read took         116 cycles
# Read at address   13792
# 1034937.00000 ns Read took         116 cycles
# Read at address   13824
# 1036107.00000 ns Read took         116 cycles
# Read at address   13856
# 1037277.00000 ns Read took         116 cycles
# Read at address   13888
# 1038447.00000 ns Read took         116 cycles
# Read at address   13920
# 1039617.00000 ns Read took         116 cycles
# Read at address   13952
# 1040787.00000 ns Read took         116 cycles
# Read at address   13984
# 1041307.00000 ns Read took          51 cycles
# Read at address   14016
# 1042477.00000 ns Read took         116 cycles
# Read at address   14048
# 1043647.00000 ns Read took         116 cycles
# Read at address   14080
# 1044817.00000 ns Read took         116 cycles
# Read at address   14112
# 1045337.00000 ns Read took          51 cycles
# Read at address   14144
# 1045857.00000 ns Read took          51 cycles
# Read at address   14176
# 1047027.00000 ns Read took         116 cycles
# Read at address   14208
# 1048197.00000 ns Read took         116 cycles
# Read at address   14240
# 1049367.00000 ns Read took         116 cycles
# Read at address   14272
# 1050537.00000 ns Read took         116 cycles
# Read at address   14304
# 1051707.00000 ns Read took         116 cycles
# Read at address   14336
# 1052877.00000 ns Read took         116 cycles
# Read at address   14368
# 1054047.00000 ns Read took         116 cycles
# Read at address   14400
# 1055217.00000 ns Read took         116 cycles
# Read at address   14432
# 1056387.00000 ns Read took         116 cycles
# Read at address   14464
# 1056907.00000 ns Read took          51 cycles
# Read at address   14496
# 1058077.00000 ns Read took         116 cycles
# Read at address   14528
# 1059247.00000 ns Read took         116 cycles
# Read at address   14560
# 1060417.00000 ns Read took         116 cycles
# Read at address   14592
# 1061587.00000 ns Read took         116 cycles
# Read at address   14624
# 1062757.00000 ns Read took         116 cycles
# Read at address   14656
# 1063927.00000 ns Read took         116 cycles
# Read at address   14688
# 1065097.00000 ns Read took         116 cycles
# Read at address   14720
# 1066267.00000 ns Read took         116 cycles
# Read at address   14752
# 1067437.00000 ns Read took         116 cycles
# Read at address   14784
# 1068607.00000 ns Read took         116 cycles
# Read at address   14816
# 1069777.00000 ns Read took         116 cycles
# Read at address   14848
# 1070947.00000 ns Read took         116 cycles
# Read at address   14880
# 1072117.00000 ns Read took         116 cycles
# Read at address   14912
# 1073287.00000 ns Read took         116 cycles
# Read at address   14944
# 1074457.00000 ns Read took         116 cycles
# Read at address   14976
# 1075627.00000 ns Read took         116 cycles
# Read at address   15008
# 1076797.00000 ns Read took         116 cycles
# Read at address   15040
# 1077967.00000 ns Read took         116 cycles
# Read at address   15072
# 1079137.00000 ns Read took         116 cycles
# Read at address   15104
# 1080307.00000 ns Read took         116 cycles
# Read at address   15136
# 1081477.00000 ns Read took         116 cycles
# Read at address   15168
# 1081997.00000 ns Read took          51 cycles
# Read at address   15200
# 1083167.00000 ns Read took         116 cycles
# Read at address   15232
# 1084337.00000 ns Read took         116 cycles
# Read at address   15264
# 1085507.00000 ns Read took         116 cycles
# Read at address   15296
# 1086677.00000 ns Read took         116 cycles
# Read at address   15328
# 1087847.00000 ns Read took         116 cycles
# Read at address   15360
# 1088367.00000 ns Read took          51 cycles
# Read at address   15392
# 1089537.00000 ns Read took         116 cycles
# Read at address   15424
# 1090707.00000 ns Read took         116 cycles
# Read at address   15456
# 1091877.00000 ns Read took         116 cycles
# Read at address   15488
# 1093047.00000 ns Read took         116 cycles
# Read at address   15520
# 1094217.00000 ns Read took         116 cycles
# Read at address   15552
# 1095387.00000 ns Read took         116 cycles
# Read at address   15584
# 1096557.00000 ns Read took         116 cycles
# Read at address   15616
# 1097727.00000 ns Read took         116 cycles
# Read at address   15648
# 1098897.00000 ns Read took         116 cycles
# Read at address   15680
# 1100067.00000 ns Read took         116 cycles
# Read at address   15712
# 1101237.00000 ns Read took         116 cycles
# Read at address   15744
# 1101757.00000 ns Read took          51 cycles
# Read at address   15776
# 1102927.00000 ns Read took         116 cycles
# Read at address   15808
# 1104097.00000 ns Read took         116 cycles
# Read at address   15840
# 1105267.00000 ns Read took         116 cycles
# Read at address   15872
# 1106437.00000 ns Read took         116 cycles
# Read at address   15904
# 1106957.00000 ns Read took          51 cycles
# Read at address   15936
# 1108127.00000 ns Read took         116 cycles
# Read at address   15968
# 1109297.00000 ns Read took         116 cycles
# Read at address   16000
# 1110467.00000 ns Read took         116 cycles
# Read at address   16032
# 1111637.00000 ns Read took         116 cycles
# Read at address   16064
# 1112157.00000 ns Read took          51 cycles
# Read at address   16096
# 1113327.00000 ns Read took         116 cycles
# Read at address   16128
# 1113847.00000 ns Read took          51 cycles
# Read at address   16160
# 1115017.00000 ns Read took         116 cycles
# Read at address   16192
# 1116187.00000 ns Read took         116 cycles
# Read at address   16224
# 1117357.00000 ns Read took         116 cycles
# Read at address   16256
# 1118527.00000 ns Read took         116 cycles
# Read at address   16288
# 1119697.00000 ns Read took         116 cycles
# Read at address   16320
# 1120867.00000 ns Read took         116 cycles
# Read at address   16352
# 1122037.00000 ns Read took         116 cycles
# 1169729.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 1169729 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:05 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 10:41:05 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:05 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 10:41:06 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:07 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 10:41:07 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:07 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 10:41:08 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:08 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 10:41:08 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:41:09 on Dec 10,2020, Elapsed time: 0:01:16
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 10:41:09 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# **********************SECOND READ***********************
# Read at address       0
# 300047.00000 ns Read took          51 cycles
# Read at address      32
# 300567.00000 ns Read took          51 cycles
# Read at address      64
# 301087.00000 ns Read took          51 cycles
# Read at address      96
# 301607.00000 ns Read took          51 cycles
# Read at address     128
# 302127.00000 ns Read took          51 cycles
# Read at address     160
# 302647.00000 ns Read took          51 cycles
# Read at address     192
# 303167.00000 ns Read took          51 cycles
# Read at address     224
# 303687.00000 ns Read took          51 cycles
# Read at address     256
# 304207.00000 ns Read took          51 cycles
# Read at address     288
# 304727.00000 ns Read took          51 cycles
# Read at address     320
# 305247.00000 ns Read took          51 cycles
# Read at address     352
# 305767.00000 ns Read took          51 cycles
# Read at address     384
# 306287.00000 ns Read took          51 cycles
# Read at address     416
# 306807.00000 ns Read took          51 cycles
# Read at address     448
# 307327.00000 ns Read took          51 cycles
# Read at address     480
# 307847.00000 ns Read took          51 cycles
# Read at address     512
# 308367.00000 ns Read took          51 cycles
# Read at address     544
# 308887.00000 ns Read took          51 cycles
# Read at address     576
# 309407.00000 ns Read took          51 cycles
# Read at address     608
# 309927.00000 ns Read took          51 cycles
# Read at address     640
# 310447.00000 ns Read took          51 cycles
# Read at address     672
# 310967.00000 ns Read took          51 cycles
# Read at address     704
# 311487.00000 ns Read took          51 cycles
# Read at address     736
# 312007.00000 ns Read took          51 cycles
# Read at address     768
# 312527.00000 ns Read took          51 cycles
# Read at address     800
# 313047.00000 ns Read took          51 cycles
# Read at address     832
# 313567.00000 ns Read took          51 cycles
# Read at address     864
# 314087.00000 ns Read took          51 cycles
# Read at address     896
# 314607.00000 ns Read took          51 cycles
# Read at address     928
# 315127.00000 ns Read took          51 cycles
# Read at address     960
# 315647.00000 ns Read took          51 cycles
# Read at address     992
# 316167.00000 ns Read took          51 cycles
# Read at address    1024
# 316687.00000 ns Read took          51 cycles
# Read at address    1056
# 317207.00000 ns Read took          51 cycles
# Read at address    1088
# 317727.00000 ns Read took          51 cycles
# Read at address    1120
# 318247.00000 ns Read took          51 cycles
# Read at address    1152
# 318767.00000 ns Read took          51 cycles
# Read at address    1184
# 319287.00000 ns Read took          51 cycles
# Read at address    1216
# 319807.00000 ns Read took          51 cycles
# Read at address    1248
# 320327.00000 ns Read took          51 cycles
# Read at address    1280
# 320847.00000 ns Read took          51 cycles
# Read at address    1312
# 321367.00000 ns Read took          51 cycles
# Read at address    1344
# 321887.00000 ns Read took          51 cycles
# Read at address    1376
# 322407.00000 ns Read took          51 cycles
# Read at address    1408
# 322927.00000 ns Read took          51 cycles
# Read at address    1440
# 323447.00000 ns Read took          51 cycles
# Read at address    1472
# 323967.00000 ns Read took          51 cycles
# Read at address    1504
# 324487.00000 ns Read took          51 cycles
# Read at address    1536
# 325007.00000 ns Read took          51 cycles
# Read at address    1568
# 325527.00000 ns Read took          51 cycles
# Read at address    1600
# 326047.00000 ns Read took          51 cycles
# Read at address    1632
# 326567.00000 ns Read took          51 cycles
# Read at address    1664
# 327087.00000 ns Read took          51 cycles
# Read at address    1696
# 327607.00000 ns Read took          51 cycles
# Read at address    1728
# 328127.00000 ns Read took          51 cycles
# Read at address    1760
# 328647.00000 ns Read took          51 cycles
# Read at address    1792
# 329167.00000 ns Read took          51 cycles
# Read at address    1824
# 329687.00000 ns Read took          51 cycles
# Read at address    1856
# 330207.00000 ns Read took          51 cycles
# Read at address    1888
# 330727.00000 ns Read took          51 cycles
# Read at address    1920
# 331247.00000 ns Read took          51 cycles
# Read at address    1952
# 331767.00000 ns Read took          51 cycles
# Read at address    1984
# 332287.00000 ns Read took          51 cycles
# Read at address    2016
# 332807.00000 ns Read took          51 cycles
# Read at address    2048
# 333327.00000 ns Read took          51 cycles
# Read at address    2080
# 333847.00000 ns Read took          51 cycles
# Read at address    2112
# 334367.00000 ns Read took          51 cycles
# Read at address    2144
# 334887.00000 ns Read took          51 cycles
# Read at address    2176
# 335407.00000 ns Read took          51 cycles
# Read at address    2208
# 335927.00000 ns Read took          51 cycles
# Read at address    2240
# 336447.00000 ns Read took          51 cycles
# Read at address    2272
# 336967.00000 ns Read took          51 cycles
# Read at address    2304
# 337487.00000 ns Read took          51 cycles
# Read at address    2336
# 338007.00000 ns Read took          51 cycles
# Read at address    2368
# 338527.00000 ns Read took          51 cycles
# Read at address    2400
# 339047.00000 ns Read took          51 cycles
# Read at address    2432
# 339567.00000 ns Read took          51 cycles
# Read at address    2464
# 340087.00000 ns Read took          51 cycles
# Read at address    2496
# 340607.00000 ns Read took          51 cycles
# Read at address    2528
# 341127.00000 ns Read took          51 cycles
# Read at address    2560
# 341647.00000 ns Read took          51 cycles
# Read at address    2592
# 342167.00000 ns Read took          51 cycles
# Read at address    2624
# 342687.00000 ns Read took          51 cycles
# Read at address    2656
# 343207.00000 ns Read took          51 cycles
# Read at address    2688
# 343727.00000 ns Read took          51 cycles
# Read at address    2720
# 344247.00000 ns Read took          51 cycles
# Read at address    2752
# 344767.00000 ns Read took          51 cycles
# Read at address    2784
# 345287.00000 ns Read took          51 cycles
# Read at address    2816
# 345807.00000 ns Read took          51 cycles
# Read at address    2848
# 346327.00000 ns Read took          51 cycles
# Read at address    2880
# 346847.00000 ns Read took          51 cycles
# Read at address    2912
# 347367.00000 ns Read took          51 cycles
# Read at address    2944
# 347887.00000 ns Read took          51 cycles
# Read at address    2976
# 348407.00000 ns Read took          51 cycles
# Read at address    3008
# 348927.00000 ns Read took          51 cycles
# Read at address    3040
# 349447.00000 ns Read took          51 cycles
# Read at address    3072
# 349967.00000 ns Read took          51 cycles
# Read at address    3104
# 350487.00000 ns Read took          51 cycles
# Read at address    3136
# 351007.00000 ns Read took          51 cycles
# Read at address    3168
# 351527.00000 ns Read took          51 cycles
# Read at address    3200
# 352047.00000 ns Read took          51 cycles
# Read at address    3232
# 352567.00000 ns Read took          51 cycles
# Read at address    3264
# 353087.00000 ns Read took          51 cycles
# Read at address    3296
# 353607.00000 ns Read took          51 cycles
# Read at address    3328
# 354127.00000 ns Read took          51 cycles
# Read at address    3360
# 354647.00000 ns Read took          51 cycles
# Read at address    3392
# 355167.00000 ns Read took          51 cycles
# Read at address    3424
# 355687.00000 ns Read took          51 cycles
# Read at address    3456
# 356207.00000 ns Read took          51 cycles
# Read at address    3488
# 356727.00000 ns Read took          51 cycles
# Read at address    3520
# 357247.00000 ns Read took          51 cycles
# Read at address    3552
# 357767.00000 ns Read took          51 cycles
# Read at address    3584
# 358287.00000 ns Read took          51 cycles
# Read at address    3616
# 358807.00000 ns Read took          51 cycles
# Read at address    3648
# 359327.00000 ns Read took          51 cycles
# Read at address    3680
# 359847.00000 ns Read took          51 cycles
# Read at address    3712
# 360367.00000 ns Read took          51 cycles
# Read at address    3744
# 360887.00000 ns Read took          51 cycles
# Read at address    3776
# 361407.00000 ns Read took          51 cycles
# Read at address    3808
# 361927.00000 ns Read took          51 cycles
# Read at address    3840
# 362447.00000 ns Read took          51 cycles
# Read at address    3872
# 362967.00000 ns Read took          51 cycles
# Read at address    3904
# 363487.00000 ns Read took          51 cycles
# Read at address    3936
# 364007.00000 ns Read took          51 cycles
# Read at address    3968
# 364527.00000 ns Read took          51 cycles
# Read at address    4000
# 365047.00000 ns Read took          51 cycles
# Read at address    4032
# 365567.00000 ns Read took          51 cycles
# Read at address    4064
# 366087.00000 ns Read took          51 cycles
# Read at address    4096
# 366607.00000 ns Read took          51 cycles
# Read at address    4128
# 367127.00000 ns Read took          51 cycles
# Read at address    4160
# 367647.00000 ns Read took          51 cycles
# Read at address    4192
# 368167.00000 ns Read took          51 cycles
# Read at address    4224
# 368687.00000 ns Read took          51 cycles
# Read at address    4256
# 369207.00000 ns Read took          51 cycles
# Read at address    4288
# 369727.00000 ns Read took          51 cycles
# Read at address    4320
# 370247.00000 ns Read took          51 cycles
# Read at address    4352
# 370767.00000 ns Read took          51 cycles
# Read at address    4384
# 371287.00000 ns Read took          51 cycles
# Read at address    4416
# 371807.00000 ns Read took          51 cycles
# Read at address    4448
# 372327.00000 ns Read took          51 cycles
# Read at address    4480
# 372847.00000 ns Read took          51 cycles
# Read at address    4512
# 373367.00000 ns Read took          51 cycles
# Read at address    4544
# 373887.00000 ns Read took          51 cycles
# Read at address    4576
# 374407.00000 ns Read took          51 cycles
# Read at address    4608
# 374927.00000 ns Read took          51 cycles
# Read at address    4640
# 375447.00000 ns Read took          51 cycles
# Read at address    4672
# 375967.00000 ns Read took          51 cycles
# Read at address    4704
# 376487.00000 ns Read took          51 cycles
# Read at address    4736
# 377007.00000 ns Read took          51 cycles
# Read at address    4768
# 377527.00000 ns Read took          51 cycles
# Read at address    4800
# 378047.00000 ns Read took          51 cycles
# Read at address    4832
# 378567.00000 ns Read took          51 cycles
# Read at address    4864
# 379087.00000 ns Read took          51 cycles
# Read at address    4896
# 379607.00000 ns Read took          51 cycles
# Read at address    4928
# 380127.00000 ns Read took          51 cycles
# Read at address    4960
# 380647.00000 ns Read took          51 cycles
# Read at address    4992
# 381167.00000 ns Read took          51 cycles
# Read at address    5024
# 381687.00000 ns Read took          51 cycles
# Read at address    5056
# 382207.00000 ns Read took          51 cycles
# Read at address    5088
# 382727.00000 ns Read took          51 cycles
# Read at address    5120
# 383247.00000 ns Read took          51 cycles
# Read at address    5152
# 383767.00000 ns Read took          51 cycles
# Read at address    5184
# 384287.00000 ns Read took          51 cycles
# Read at address    5216
# 384807.00000 ns Read took          51 cycles
# Read at address    5248
# 385327.00000 ns Read took          51 cycles
# Read at address    5280
# 385847.00000 ns Read took          51 cycles
# Read at address    5312
# 386367.00000 ns Read took          51 cycles
# Read at address    5344
# 386887.00000 ns Read took          51 cycles
# Read at address    5376
# 387407.00000 ns Read took          51 cycles
# Read at address    5408
# 387927.00000 ns Read took          51 cycles
# Read at address    5440
# 388447.00000 ns Read took          51 cycles
# Read at address    5472
# 388967.00000 ns Read took          51 cycles
# Read at address    5504
# 389487.00000 ns Read took          51 cycles
# Read at address    5536
# 390007.00000 ns Read took          51 cycles
# Read at address    5568
# 390527.00000 ns Read took          51 cycles
# Read at address    5600
# 391047.00000 ns Read took          51 cycles
# Read at address    5632
# 391567.00000 ns Read took          51 cycles
# Read at address    5664
# 392087.00000 ns Read took          51 cycles
# Read at address    5696
# 392607.00000 ns Read took          51 cycles
# Read at address    5728
# 393127.00000 ns Read took          51 cycles
# Read at address    5760
# 393647.00000 ns Read took          51 cycles
# Read at address    5792
# 394167.00000 ns Read took          51 cycles
# Read at address    5824
# 394687.00000 ns Read took          51 cycles
# Read at address    5856
# 395207.00000 ns Read took          51 cycles
# Read at address    5888
# 395727.00000 ns Read took          51 cycles
# Read at address    5920
# 396247.00000 ns Read took          51 cycles
# Read at address    5952
# 396767.00000 ns Read took          51 cycles
# Read at address    5984
# 397287.00000 ns Read took          51 cycles
# Read at address    6016
# 397807.00000 ns Read took          51 cycles
# Read at address    6048
# 398327.00000 ns Read took          51 cycles
# Read at address    6080
# 398847.00000 ns Read took          51 cycles
# Read at address    6112
# 399367.00000 ns Read took          51 cycles
# Read at address    6144
# 399887.00000 ns Read took          51 cycles
# Read at address    6176
# 400407.00000 ns Read took          51 cycles
# Read at address    6208
# 400927.00000 ns Read took          51 cycles
# Read at address    6240
# 401447.00000 ns Read took          51 cycles
# Read at address    6272
# 401967.00000 ns Read took          51 cycles
# Read at address    6304
# 402487.00000 ns Read took          51 cycles
# Read at address    6336
# 403007.00000 ns Read took          51 cycles
# Read at address    6368
# 403527.00000 ns Read took          51 cycles
# Read at address    6400
# 404047.00000 ns Read took          51 cycles
# Read at address    6432
# 404567.00000 ns Read took          51 cycles
# Read at address    6464
# 405087.00000 ns Read took          51 cycles
# Read at address    6496
# 405607.00000 ns Read took          51 cycles
# Read at address    6528
# 406127.00000 ns Read took          51 cycles
# Read at address    6560
# 406647.00000 ns Read took          51 cycles
# Read at address    6592
# 407167.00000 ns Read took          51 cycles
# Read at address    6624
# 407687.00000 ns Read took          51 cycles
# Read at address    6656
# 408207.00000 ns Read took          51 cycles
# Read at address    6688
# 408727.00000 ns Read took          51 cycles
# Read at address    6720
# 409247.00000 ns Read took          51 cycles
# Read at address    6752
# 409767.00000 ns Read took          51 cycles
# Read at address    6784
# 410287.00000 ns Read took          51 cycles
# Read at address    6816
# 410807.00000 ns Read took          51 cycles
# Read at address    6848
# 411327.00000 ns Read took          51 cycles
# Read at address    6880
# 411847.00000 ns Read took          51 cycles
# Read at address    6912
# 412367.00000 ns Read took          51 cycles
# Read at address    6944
# 412887.00000 ns Read took          51 cycles
# Read at address    6976
# 413407.00000 ns Read took          51 cycles
# Read at address    7008
# 413927.00000 ns Read took          51 cycles
# Read at address    7040
# 414447.00000 ns Read took          51 cycles
# Read at address    7072
# 414967.00000 ns Read took          51 cycles
# Read at address    7104
# 415487.00000 ns Read took          51 cycles
# Read at address    7136
# 416007.00000 ns Read took          51 cycles
# Read at address    7168
# 416527.00000 ns Read took          51 cycles
# Read at address    7200
# 417047.00000 ns Read took          51 cycles
# Read at address    7232
# 417567.00000 ns Read took          51 cycles
# Read at address    7264
# 418087.00000 ns Read took          51 cycles
# Read at address    7296
# 418607.00000 ns Read took          51 cycles
# Read at address    7328
# 419127.00000 ns Read took          51 cycles
# Read at address    7360
# 419647.00000 ns Read took          51 cycles
# Read at address    7392
# 420167.00000 ns Read took          51 cycles
# Read at address    7424
# 420687.00000 ns Read took          51 cycles
# Read at address    7456
# 421207.00000 ns Read took          51 cycles
# Read at address    7488
# 421727.00000 ns Read took          51 cycles
# Read at address    7520
# 422247.00000 ns Read took          51 cycles
# Read at address    7552
# 422767.00000 ns Read took          51 cycles
# Read at address    7584
# 423287.00000 ns Read took          51 cycles
# Read at address    7616
# 423807.00000 ns Read took          51 cycles
# Read at address    7648
# 424327.00000 ns Read took          51 cycles
# Read at address    7680
# 424847.00000 ns Read took          51 cycles
# Read at address    7712
# 425367.00000 ns Read took          51 cycles
# Read at address    7744
# 425887.00000 ns Read took          51 cycles
# Read at address    7776
# 426407.00000 ns Read took          51 cycles
# Read at address    7808
# 426927.00000 ns Read took          51 cycles
# Read at address    7840
# 427447.00000 ns Read took          51 cycles
# Read at address    7872
# 427967.00000 ns Read took          51 cycles
# Read at address    7904
# 428487.00000 ns Read took          51 cycles
# Read at address    7936
# 429007.00000 ns Read took          51 cycles
# Read at address    7968
# 429527.00000 ns Read took          51 cycles
# Read at address    8000
# 430047.00000 ns Read took          51 cycles
# Read at address    8032
# 430567.00000 ns Read took          51 cycles
# Read at address    8064
# 431087.00000 ns Read took          51 cycles
# Read at address    8096
# 431607.00000 ns Read took          51 cycles
# Read at address    8128
# 432127.00000 ns Read took          51 cycles
# Read at address    8160
# 432647.00000 ns Read took          51 cycles
# 480339.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 480339 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:33 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 10:41:34 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:34 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 10:41:35 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:36 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 10:41:36 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:36 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 10:41:37 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:37 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 10:41:37 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:41:38 on Dec 10,2020, Elapsed time: 0:00:29
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 10:41:38 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# Read at address    8192
# 300697.00000 ns Read took         116 cycles
# **********************SECOND READ***********************
# Read at address       0
# 301217.00000 ns Read took          51 cycles
# Read at address      32
# 301737.00000 ns Read took          51 cycles
# Read at address      64
# 302257.00000 ns Read took          51 cycles
# Read at address      96
# 302777.00000 ns Read took          51 cycles
# Read at address     128
# 303297.00000 ns Read took          51 cycles
# Read at address     160
# 303817.00000 ns Read took          51 cycles
# Read at address     192
# 304337.00000 ns Read took          51 cycles
# Read at address     224
# 304857.00000 ns Read took          51 cycles
# Read at address     256
# 305377.00000 ns Read took          51 cycles
# Read at address     288
# 305897.00000 ns Read took          51 cycles
# Read at address     320
# 306417.00000 ns Read took          51 cycles
# Read at address     352
# 306937.00000 ns Read took          51 cycles
# Read at address     384
# 307457.00000 ns Read took          51 cycles
# Read at address     416
# 307977.00000 ns Read took          51 cycles
# Read at address     448
# 308497.00000 ns Read took          51 cycles
# Read at address     480
# 309017.00000 ns Read took          51 cycles
# Read at address     512
# 309537.00000 ns Read took          51 cycles
# Read at address     544
# 310057.00000 ns Read took          51 cycles
# Read at address     576
# 310577.00000 ns Read took          51 cycles
# Read at address     608
# 311097.00000 ns Read took          51 cycles
# Read at address     640
# 311617.00000 ns Read took          51 cycles
# Read at address     672
# 312137.00000 ns Read took          51 cycles
# Read at address     704
# 312657.00000 ns Read took          51 cycles
# Read at address     736
# 313177.00000 ns Read took          51 cycles
# Read at address     768
# 313697.00000 ns Read took          51 cycles
# Read at address     800
# 314217.00000 ns Read took          51 cycles
# Read at address     832
# 314737.00000 ns Read took          51 cycles
# Read at address     864
# 315257.00000 ns Read took          51 cycles
# Read at address     896
# 315777.00000 ns Read took          51 cycles
# Read at address     928
# 316297.00000 ns Read took          51 cycles
# Read at address     960
# 316817.00000 ns Read took          51 cycles
# Read at address     992
# 317337.00000 ns Read took          51 cycles
# Read at address    1024
# 317857.00000 ns Read took          51 cycles
# Read at address    1056
# 318377.00000 ns Read took          51 cycles
# Read at address    1088
# 318897.00000 ns Read took          51 cycles
# Read at address    1120
# 319417.00000 ns Read took          51 cycles
# Read at address    1152
# 319937.00000 ns Read took          51 cycles
# Read at address    1184
# 320457.00000 ns Read took          51 cycles
# Read at address    1216
# 320977.00000 ns Read took          51 cycles
# Read at address    1248
# 321497.00000 ns Read took          51 cycles
# Read at address    1280
# 322017.00000 ns Read took          51 cycles
# Read at address    1312
# 322537.00000 ns Read took          51 cycles
# Read at address    1344
# 323057.00000 ns Read took          51 cycles
# Read at address    1376
# 323577.00000 ns Read took          51 cycles
# Read at address    1408
# 324097.00000 ns Read took          51 cycles
# Read at address    1440
# 324617.00000 ns Read took          51 cycles
# Read at address    1472
# 325137.00000 ns Read took          51 cycles
# Read at address    1504
# 325657.00000 ns Read took          51 cycles
# Read at address    1536
# 326177.00000 ns Read took          51 cycles
# Read at address    1568
# 326697.00000 ns Read took          51 cycles
# Read at address    1600
# 327217.00000 ns Read took          51 cycles
# Read at address    1632
# 327737.00000 ns Read took          51 cycles
# Read at address    1664
# 328257.00000 ns Read took          51 cycles
# Read at address    1696
# 328777.00000 ns Read took          51 cycles
# Read at address    1728
# 329297.00000 ns Read took          51 cycles
# Read at address    1760
# 329817.00000 ns Read took          51 cycles
# Read at address    1792
# 330337.00000 ns Read took          51 cycles
# Read at address    1824
# 330857.00000 ns Read took          51 cycles
# Read at address    1856
# 331377.00000 ns Read took          51 cycles
# Read at address    1888
# 331897.00000 ns Read took          51 cycles
# Read at address    1920
# 332417.00000 ns Read took          51 cycles
# Read at address    1952
# 332937.00000 ns Read took          51 cycles
# Read at address    1984
# 333457.00000 ns Read took          51 cycles
# Read at address    2016
# 333977.00000 ns Read took          51 cycles
# Read at address    2048
# 334497.00000 ns Read took          51 cycles
# Read at address    2080
# 335017.00000 ns Read took          51 cycles
# Read at address    2112
# 336187.00000 ns Read took         116 cycles
# Read at address    2144
# 336707.00000 ns Read took          51 cycles
# Read at address    2176
# 337227.00000 ns Read took          51 cycles
# Read at address    2208
# 337747.00000 ns Read took          51 cycles
# Read at address    2240
# 338267.00000 ns Read took          51 cycles
# Read at address    2272
# 338787.00000 ns Read took          51 cycles
# Read at address    2304
# 339307.00000 ns Read took          51 cycles
# Read at address    2336
# 339827.00000 ns Read took          51 cycles
# Read at address    2368
# 340347.00000 ns Read took          51 cycles
# Read at address    2400
# 340867.00000 ns Read took          51 cycles
# Read at address    2432
# 341387.00000 ns Read took          51 cycles
# Read at address    2464
# 341907.00000 ns Read took          51 cycles
# Read at address    2496
# 342427.00000 ns Read took          51 cycles
# Read at address    2528
# 342947.00000 ns Read took          51 cycles
# Read at address    2560
# 343467.00000 ns Read took          51 cycles
# Read at address    2592
# 343987.00000 ns Read took          51 cycles
# Read at address    2624
# 344507.00000 ns Read took          51 cycles
# Read at address    2656
# 345027.00000 ns Read took          51 cycles
# Read at address    2688
# 345547.00000 ns Read took          51 cycles
# Read at address    2720
# 346067.00000 ns Read took          51 cycles
# Read at address    2752
# 346587.00000 ns Read took          51 cycles
# Read at address    2784
# 347107.00000 ns Read took          51 cycles
# Read at address    2816
# 347627.00000 ns Read took          51 cycles
# Read at address    2848
# 348147.00000 ns Read took          51 cycles
# Read at address    2880
# 348667.00000 ns Read took          51 cycles
# Read at address    2912
# 349187.00000 ns Read took          51 cycles
# Read at address    2944
# 349707.00000 ns Read took          51 cycles
# Read at address    2976
# 350227.00000 ns Read took          51 cycles
# Read at address    3008
# 350747.00000 ns Read took          51 cycles
# Read at address    3040
# 351267.00000 ns Read took          51 cycles
# Read at address    3072
# 351787.00000 ns Read took          51 cycles
# Read at address    3104
# 352307.00000 ns Read took          51 cycles
# Read at address    3136
# 352827.00000 ns Read took          51 cycles
# Read at address    3168
# 353347.00000 ns Read took          51 cycles
# Read at address    3200
# 353867.00000 ns Read took          51 cycles
# Read at address    3232
# 354387.00000 ns Read took          51 cycles
# Read at address    3264
# 354907.00000 ns Read took          51 cycles
# Read at address    3296
# 355427.00000 ns Read took          51 cycles
# Read at address    3328
# 355947.00000 ns Read took          51 cycles
# Read at address    3360
# 356467.00000 ns Read took          51 cycles
# Read at address    3392
# 356987.00000 ns Read took          51 cycles
# Read at address    3424
# 357507.00000 ns Read took          51 cycles
# Read at address    3456
# 358027.00000 ns Read took          51 cycles
# Read at address    3488
# 358547.00000 ns Read took          51 cycles
# Read at address    3520
# 359067.00000 ns Read took          51 cycles
# Read at address    3552
# 359587.00000 ns Read took          51 cycles
# Read at address    3584
# 360107.00000 ns Read took          51 cycles
# Read at address    3616
# 360627.00000 ns Read took          51 cycles
# Read at address    3648
# 361147.00000 ns Read took          51 cycles
# Read at address    3680
# 361667.00000 ns Read took          51 cycles
# Read at address    3712
# 362187.00000 ns Read took          51 cycles
# Read at address    3744
# 362707.00000 ns Read took          51 cycles
# Read at address    3776
# 363227.00000 ns Read took          51 cycles
# Read at address    3808
# 363747.00000 ns Read took          51 cycles
# Read at address    3840
# 364267.00000 ns Read took          51 cycles
# Read at address    3872
# 364787.00000 ns Read took          51 cycles
# Read at address    3904
# 365307.00000 ns Read took          51 cycles
# Read at address    3936
# 365827.00000 ns Read took          51 cycles
# Read at address    3968
# 366347.00000 ns Read took          51 cycles
# Read at address    4000
# 366867.00000 ns Read took          51 cycles
# Read at address    4032
# 367387.00000 ns Read took          51 cycles
# Read at address    4064
# 367907.00000 ns Read took          51 cycles
# Read at address    4096
# 368427.00000 ns Read took          51 cycles
# Read at address    4128
# 368947.00000 ns Read took          51 cycles
# Read at address    4160
# 369467.00000 ns Read took          51 cycles
# Read at address    4192
# 369987.00000 ns Read took          51 cycles
# Read at address    4224
# 370507.00000 ns Read took          51 cycles
# Read at address    4256
# 371027.00000 ns Read took          51 cycles
# Read at address    4288
# 371547.00000 ns Read took          51 cycles
# Read at address    4320
# 372067.00000 ns Read took          51 cycles
# Read at address    4352
# 372587.00000 ns Read took          51 cycles
# Read at address    4384
# 373107.00000 ns Read took          51 cycles
# Read at address    4416
# 373627.00000 ns Read took          51 cycles
# Read at address    4448
# 374147.00000 ns Read took          51 cycles
# Read at address    4480
# 374667.00000 ns Read took          51 cycles
# Read at address    4512
# 375187.00000 ns Read took          51 cycles
# Read at address    4544
# 375707.00000 ns Read took          51 cycles
# Read at address    4576
# 376227.00000 ns Read took          51 cycles
# Read at address    4608
# 376747.00000 ns Read took          51 cycles
# Read at address    4640
# 377267.00000 ns Read took          51 cycles
# Read at address    4672
# 377787.00000 ns Read took          51 cycles
# Read at address    4704
# 378307.00000 ns Read took          51 cycles
# Read at address    4736
# 378827.00000 ns Read took          51 cycles
# Read at address    4768
# 379347.00000 ns Read took          51 cycles
# Read at address    4800
# 379867.00000 ns Read took          51 cycles
# Read at address    4832
# 380387.00000 ns Read took          51 cycles
# Read at address    4864
# 380907.00000 ns Read took          51 cycles
# Read at address    4896
# 381427.00000 ns Read took          51 cycles
# Read at address    4928
# 381947.00000 ns Read took          51 cycles
# Read at address    4960
# 382467.00000 ns Read took          51 cycles
# Read at address    4992
# 382987.00000 ns Read took          51 cycles
# Read at address    5024
# 383507.00000 ns Read took          51 cycles
# Read at address    5056
# 384027.00000 ns Read took          51 cycles
# Read at address    5088
# 384547.00000 ns Read took          51 cycles
# Read at address    5120
# 385067.00000 ns Read took          51 cycles
# Read at address    5152
# 385587.00000 ns Read took          51 cycles
# Read at address    5184
# 386107.00000 ns Read took          51 cycles
# Read at address    5216
# 386627.00000 ns Read took          51 cycles
# Read at address    5248
# 387147.00000 ns Read took          51 cycles
# Read at address    5280
# 387667.00000 ns Read took          51 cycles
# Read at address    5312
# 388187.00000 ns Read took          51 cycles
# Read at address    5344
# 388707.00000 ns Read took          51 cycles
# Read at address    5376
# 389227.00000 ns Read took          51 cycles
# Read at address    5408
# 389747.00000 ns Read took          51 cycles
# Read at address    5440
# 390267.00000 ns Read took          51 cycles
# Read at address    5472
# 390787.00000 ns Read took          51 cycles
# Read at address    5504
# 391307.00000 ns Read took          51 cycles
# Read at address    5536
# 391827.00000 ns Read took          51 cycles
# Read at address    5568
# 392347.00000 ns Read took          51 cycles
# Read at address    5600
# 392867.00000 ns Read took          51 cycles
# Read at address    5632
# 393387.00000 ns Read took          51 cycles
# Read at address    5664
# 393907.00000 ns Read took          51 cycles
# Read at address    5696
# 394427.00000 ns Read took          51 cycles
# Read at address    5728
# 394947.00000 ns Read took          51 cycles
# Read at address    5760
# 395467.00000 ns Read took          51 cycles
# Read at address    5792
# 395987.00000 ns Read took          51 cycles
# Read at address    5824
# 396507.00000 ns Read took          51 cycles
# Read at address    5856
# 397027.00000 ns Read took          51 cycles
# Read at address    5888
# 397547.00000 ns Read took          51 cycles
# Read at address    5920
# 398067.00000 ns Read took          51 cycles
# Read at address    5952
# 398587.00000 ns Read took          51 cycles
# Read at address    5984
# 399107.00000 ns Read took          51 cycles
# Read at address    6016
# 399627.00000 ns Read took          51 cycles
# Read at address    6048
# 400147.00000 ns Read took          51 cycles
# Read at address    6080
# 400667.00000 ns Read took          51 cycles
# Read at address    6112
# 401187.00000 ns Read took          51 cycles
# Read at address    6144
# 402357.00000 ns Read took         116 cycles
# Read at address    6176
# 402877.00000 ns Read took          51 cycles
# Read at address    6208
# 403397.00000 ns Read took          51 cycles
# Read at address    6240
# 403917.00000 ns Read took          51 cycles
# Read at address    6272
# 404437.00000 ns Read took          51 cycles
# Read at address    6304
# 404957.00000 ns Read took          51 cycles
# Read at address    6336
# 405477.00000 ns Read took          51 cycles
# Read at address    6368
# 405997.00000 ns Read took          51 cycles
# Read at address    6400
# 406517.00000 ns Read took          51 cycles
# Read at address    6432
# 407037.00000 ns Read took          51 cycles
# Read at address    6464
# 407557.00000 ns Read took          51 cycles
# Read at address    6496
# 408077.00000 ns Read took          51 cycles
# Read at address    6528
# 408597.00000 ns Read took          51 cycles
# Read at address    6560
# 409117.00000 ns Read took          51 cycles
# Read at address    6592
# 409637.00000 ns Read took          51 cycles
# Read at address    6624
# 410157.00000 ns Read took          51 cycles
# Read at address    6656
# 410677.00000 ns Read took          51 cycles
# Read at address    6688
# 411197.00000 ns Read took          51 cycles
# Read at address    6720
# 411717.00000 ns Read took          51 cycles
# Read at address    6752
# 412237.00000 ns Read took          51 cycles
# Read at address    6784
# 412757.00000 ns Read took          51 cycles
# Read at address    6816
# 413277.00000 ns Read took          51 cycles
# Read at address    6848
# 413797.00000 ns Read took          51 cycles
# Read at address    6880
# 414317.00000 ns Read took          51 cycles
# Read at address    6912
# 414837.00000 ns Read took          51 cycles
# Read at address    6944
# 415357.00000 ns Read took          51 cycles
# Read at address    6976
# 415877.00000 ns Read took          51 cycles
# Read at address    7008
# 416397.00000 ns Read took          51 cycles
# Read at address    7040
# 416917.00000 ns Read took          51 cycles
# Read at address    7072
# 417437.00000 ns Read took          51 cycles
# Read at address    7104
# 417957.00000 ns Read took          51 cycles
# Read at address    7136
# 418477.00000 ns Read took          51 cycles
# Read at address    7168
# 418997.00000 ns Read took          51 cycles
# Read at address    7200
# 419517.00000 ns Read took          51 cycles
# Read at address    7232
# 420037.00000 ns Read took          51 cycles
# Read at address    7264
# 420557.00000 ns Read took          51 cycles
# Read at address    7296
# 421077.00000 ns Read took          51 cycles
# Read at address    7328
# 421597.00000 ns Read took          51 cycles
# Read at address    7360
# 422117.00000 ns Read took          51 cycles
# Read at address    7392
# 422637.00000 ns Read took          51 cycles
# Read at address    7424
# 423157.00000 ns Read took          51 cycles
# Read at address    7456
# 423677.00000 ns Read took          51 cycles
# Read at address    7488
# 424197.00000 ns Read took          51 cycles
# Read at address    7520
# 424717.00000 ns Read took          51 cycles
# Read at address    7552
# 425237.00000 ns Read took          51 cycles
# Read at address    7584
# 425757.00000 ns Read took          51 cycles
# Read at address    7616
# 426277.00000 ns Read took          51 cycles
# Read at address    7648
# 426797.00000 ns Read took          51 cycles
# Read at address    7680
# 427317.00000 ns Read took          51 cycles
# Read at address    7712
# 427837.00000 ns Read took          51 cycles
# Read at address    7744
# 428357.00000 ns Read took          51 cycles
# Read at address    7776
# 428877.00000 ns Read took          51 cycles
# Read at address    7808
# 429397.00000 ns Read took          51 cycles
# Read at address    7840
# 429917.00000 ns Read took          51 cycles
# Read at address    7872
# 430437.00000 ns Read took          51 cycles
# Read at address    7904
# 430957.00000 ns Read took          51 cycles
# Read at address    7936
# 431477.00000 ns Read took          51 cycles
# Read at address    7968
# 431997.00000 ns Read took          51 cycles
# Read at address    8000
# 432517.00000 ns Read took          51 cycles
# Read at address    8032
# 433037.00000 ns Read took          51 cycles
# Read at address    8064
# 433557.00000 ns Read took          51 cycles
# Read at address    8096
# 434077.00000 ns Read took          51 cycles
# Read at address    8128
# 434597.00000 ns Read took          51 cycles
# Read at address    8160
# 435117.00000 ns Read took          51 cycles
# Read at address    8192
# 435637.00000 ns Read took          51 cycles
# 483329.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 483329 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:32 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 10:49:32 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:32 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 10:49:33 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:34 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 10:49:34 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:35 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 10:49:35 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:35 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 10:49:35 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:49:36 on Dec 10,2020, Elapsed time: 0:07:58
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 10:49:36 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      64
# 2347.00000 ns Read took         116 cycles
# Read at address     128
# 3517.00000 ns Read took         116 cycles
# Read at address     192
# 4687.00000 ns Read took         116 cycles
# Read at address     256
# 5857.00000 ns Read took         116 cycles
# Read at address     320
# 7027.00000 ns Read took         116 cycles
# Read at address     384
# 8197.00000 ns Read took         116 cycles
# Read at address     448
# 9367.00000 ns Read took         116 cycles
# Read at address     512
# 10537.00000 ns Read took         116 cycles
# Read at address     576
# 11707.00000 ns Read took         116 cycles
# Read at address     640
# 12877.00000 ns Read took         116 cycles
# Read at address     704
# 14047.00000 ns Read took         116 cycles
# Read at address     768
# 15217.00000 ns Read took         116 cycles
# Read at address     832
# 16387.00000 ns Read took         116 cycles
# Read at address     896
# 17557.00000 ns Read took         116 cycles
# Read at address     960
# 18727.00000 ns Read took         116 cycles
# Read at address    1024
# 19897.00000 ns Read took         116 cycles
# Read at address    1088
# 21067.00000 ns Read took         116 cycles
# Read at address    1152
# 22237.00000 ns Read took         116 cycles
# Read at address    1216
# 23407.00000 ns Read took         116 cycles
# Read at address    1280
# 24577.00000 ns Read took         116 cycles
# Read at address    1344
# 25747.00000 ns Read took         116 cycles
# Read at address    1408
# 26917.00000 ns Read took         116 cycles
# Read at address    1472
# 28087.00000 ns Read took         116 cycles
# Read at address    1536
# 29257.00000 ns Read took         116 cycles
# Read at address    1600
# 30427.00000 ns Read took         116 cycles
# Read at address    1664
# 31597.00000 ns Read took         116 cycles
# Read at address    1728
# 32767.00000 ns Read took         116 cycles
# Read at address    1792
# 33937.00000 ns Read took         116 cycles
# Read at address    1856
# 35107.00000 ns Read took         116 cycles
# Read at address    1920
# 36277.00000 ns Read took         116 cycles
# Read at address    1984
# 37447.00000 ns Read took         116 cycles
# Read at address    2048
# 38617.00000 ns Read took         116 cycles
# Read at address    2112
# 39787.00000 ns Read took         116 cycles
# Read at address    2176
# 40957.00000 ns Read took         116 cycles
# Read at address    2240
# 42127.00000 ns Read took         116 cycles
# Read at address    2304
# 43297.00000 ns Read took         116 cycles
# Read at address    2368
# 44467.00000 ns Read took         116 cycles
# Read at address    2432
# 45637.00000 ns Read took         116 cycles
# Read at address    2496
# 46807.00000 ns Read took         116 cycles
# Read at address    2560
# 47977.00000 ns Read took         116 cycles
# Read at address    2624
# 49147.00000 ns Read took         116 cycles
# Read at address    2688
# 50317.00000 ns Read took         116 cycles
# Read at address    2752
# 51487.00000 ns Read took         116 cycles
# Read at address    2816
# 52657.00000 ns Read took         116 cycles
# Read at address    2880
# 53827.00000 ns Read took         116 cycles
# Read at address    2944
# 54997.00000 ns Read took         116 cycles
# Read at address    3008
# 56167.00000 ns Read took         116 cycles
# Read at address    3072
# 57337.00000 ns Read took         116 cycles
# Read at address    3136
# 58507.00000 ns Read took         116 cycles
# Read at address    3200
# 59677.00000 ns Read took         116 cycles
# Read at address    3264
# 60847.00000 ns Read took         116 cycles
# Read at address    3328
# 62017.00000 ns Read took         116 cycles
# Read at address    3392
# 63187.00000 ns Read took         116 cycles
# Read at address    3456
# 64357.00000 ns Read took         116 cycles
# Read at address    3520
# 65527.00000 ns Read took         116 cycles
# Read at address    3584
# 66697.00000 ns Read took         116 cycles
# Read at address    3648
# 67867.00000 ns Read took         116 cycles
# Read at address    3712
# 69037.00000 ns Read took         116 cycles
# Read at address    3776
# 70207.00000 ns Read took         116 cycles
# Read at address    3840
# 71377.00000 ns Read took         116 cycles
# Read at address    3904
# 72547.00000 ns Read took         116 cycles
# Read at address    3968
# 73717.00000 ns Read took         116 cycles
# Read at address    4032
# 74887.00000 ns Read took         116 cycles
# Read at address    4096
# 76057.00000 ns Read took         116 cycles
# Read at address    4160
# 77227.00000 ns Read took         116 cycles
# Read at address    4224
# 78397.00000 ns Read took         116 cycles
# Read at address    4288
# 79567.00000 ns Read took         116 cycles
# Read at address    4352
# 80737.00000 ns Read took         116 cycles
# Read at address    4416
# 81907.00000 ns Read took         116 cycles
# Read at address    4480
# 83077.00000 ns Read took         116 cycles
# Read at address    4544
# 84247.00000 ns Read took         116 cycles
# Read at address    4608
# 85417.00000 ns Read took         116 cycles
# Read at address    4672
# 86587.00000 ns Read took         116 cycles
# Read at address    4736
# 87757.00000 ns Read took         116 cycles
# Read at address    4800
# 88927.00000 ns Read took         116 cycles
# Read at address    4864
# 90097.00000 ns Read took         116 cycles
# Read at address    4928
# 91267.00000 ns Read took         116 cycles
# Read at address    4992
# 92437.00000 ns Read took         116 cycles
# Read at address    5056
# 93607.00000 ns Read took         116 cycles
# Read at address    5120
# 94777.00000 ns Read took         116 cycles
# Read at address    5184
# 95947.00000 ns Read took         116 cycles
# Read at address    5248
# 97117.00000 ns Read took         116 cycles
# Read at address    5312
# 98287.00000 ns Read took         116 cycles
# Read at address    5376
# 99457.00000 ns Read took         116 cycles
# Read at address    5440
# 100627.00000 ns Read took         116 cycles
# Read at address    5504
# 101797.00000 ns Read took         116 cycles
# Read at address    5568
# 102967.00000 ns Read took         116 cycles
# Read at address    5632
# 104137.00000 ns Read took         116 cycles
# Read at address    5696
# 105307.00000 ns Read took         116 cycles
# Read at address    5760
# 106477.00000 ns Read took         116 cycles
# Read at address    5824
# 107647.00000 ns Read took         116 cycles
# Read at address    5888
# 108817.00000 ns Read took         116 cycles
# Read at address    5952
# 109987.00000 ns Read took         116 cycles
# Read at address    6016
# 111157.00000 ns Read took         116 cycles
# Read at address    6080
# 112327.00000 ns Read took         116 cycles
# Read at address    6144
# 113497.00000 ns Read took         116 cycles
# Read at address    6208
# 114667.00000 ns Read took         116 cycles
# Read at address    6272
# 115837.00000 ns Read took         116 cycles
# Read at address    6336
# 117007.00000 ns Read took         116 cycles
# Read at address    6400
# 118177.00000 ns Read took         116 cycles
# Read at address    6464
# 119347.00000 ns Read took         116 cycles
# Read at address    6528
# 120517.00000 ns Read took         116 cycles
# Read at address    6592
# 121687.00000 ns Read took         116 cycles
# Read at address    6656
# 122857.00000 ns Read took         116 cycles
# Read at address    6720
# 124027.00000 ns Read took         116 cycles
# Read at address    6784
# 125197.00000 ns Read took         116 cycles
# Read at address    6848
# 126367.00000 ns Read took         116 cycles
# Read at address    6912
# 127537.00000 ns Read took         116 cycles
# Read at address    6976
# 128707.00000 ns Read took         116 cycles
# Read at address    7040
# 129877.00000 ns Read took         116 cycles
# Read at address    7104
# 131047.00000 ns Read took         116 cycles
# Read at address    7168
# 132217.00000 ns Read took         116 cycles
# Read at address    7232
# 133387.00000 ns Read took         116 cycles
# Read at address    7296
# 134557.00000 ns Read took         116 cycles
# Read at address    7360
# 135727.00000 ns Read took         116 cycles
# Read at address    7424
# 136897.00000 ns Read took         116 cycles
# Read at address    7488
# 138067.00000 ns Read took         116 cycles
# Read at address    7552
# 139237.00000 ns Read took         116 cycles
# Read at address    7616
# 140407.00000 ns Read took         116 cycles
# Read at address    7680
# 141577.00000 ns Read took         116 cycles
# Read at address    7744
# 142747.00000 ns Read took         116 cycles
# Read at address    7808
# 143917.00000 ns Read took         116 cycles
# Read at address    7872
# 145087.00000 ns Read took         116 cycles
# Read at address    7936
# 146257.00000 ns Read took         116 cycles
# Read at address    8000
# 147427.00000 ns Read took         116 cycles
# Read at address    8064
# 148597.00000 ns Read took         116 cycles
# Read at address    8128
# 149767.00000 ns Read took         116 cycles
# Read at address    8192
# 150937.00000 ns Read took         116 cycles
# Read at address    8256
# 152107.00000 ns Read took         116 cycles
# Read at address    8320
# 153277.00000 ns Read took         116 cycles
# Read at address    8384
# 154447.00000 ns Read took         116 cycles
# Read at address    8448
# 155617.00000 ns Read took         116 cycles
# Read at address    8512
# 156787.00000 ns Read took         116 cycles
# Read at address    8576
# 157957.00000 ns Read took         116 cycles
# Read at address    8640
# 159127.00000 ns Read took         116 cycles
# Read at address    8704
# 160297.00000 ns Read took         116 cycles
# Read at address    8768
# 161467.00000 ns Read took         116 cycles
# Read at address    8832
# 162637.00000 ns Read took         116 cycles
# Read at address    8896
# 163807.00000 ns Read took         116 cycles
# Read at address    8960
# 164977.00000 ns Read took         116 cycles
# Read at address    9024
# 166147.00000 ns Read took         116 cycles
# Read at address    9088
# 167317.00000 ns Read took         116 cycles
# Read at address    9152
# 168487.00000 ns Read took         116 cycles
# Read at address    9216
# 169657.00000 ns Read took         116 cycles
# Read at address    9280
# 170827.00000 ns Read took         116 cycles
# Read at address    9344
# 171997.00000 ns Read took         116 cycles
# Read at address    9408
# 173167.00000 ns Read took         116 cycles
# Read at address    9472
# 174337.00000 ns Read took         116 cycles
# Read at address    9536
# 175507.00000 ns Read took         116 cycles
# Read at address    9600
# 176677.00000 ns Read took         116 cycles
# Read at address    9664
# 177847.00000 ns Read took         116 cycles
# Read at address    9728
# 179017.00000 ns Read took         116 cycles
# Read at address    9792
# 180187.00000 ns Read took         116 cycles
# Read at address    9856
# 181357.00000 ns Read took         116 cycles
# Read at address    9920
# 182527.00000 ns Read took         116 cycles
# Read at address    9984
# 183697.00000 ns Read took         116 cycles
# Read at address   10048
# 184867.00000 ns Read took         116 cycles
# Read at address   10112
# 186037.00000 ns Read took         116 cycles
# Read at address   10176
# 187207.00000 ns Read took         116 cycles
# Read at address   10240
# 188377.00000 ns Read took         116 cycles
# Read at address   10304
# 189547.00000 ns Read took         116 cycles
# Read at address   10368
# 190717.00000 ns Read took         116 cycles
# Read at address   10432
# 191887.00000 ns Read took         116 cycles
# Read at address   10496
# 193057.00000 ns Read took         116 cycles
# Read at address   10560
# 194227.00000 ns Read took         116 cycles
# Read at address   10624
# 195397.00000 ns Read took         116 cycles
# Read at address   10688
# 196567.00000 ns Read took         116 cycles
# Read at address   10752
# 197737.00000 ns Read took         116 cycles
# Read at address   10816
# 198907.00000 ns Read took         116 cycles
# Read at address   10880
# 200077.00000 ns Read took         116 cycles
# Read at address   10944
# 201247.00000 ns Read took         116 cycles
# Read at address   11008
# 202417.00000 ns Read took         116 cycles
# Read at address   11072
# 203587.00000 ns Read took         116 cycles
# Read at address   11136
# 204757.00000 ns Read took         116 cycles
# Read at address   11200
# 205927.00000 ns Read took         116 cycles
# Read at address   11264
# 207097.00000 ns Read took         116 cycles
# Read at address   11328
# 208267.00000 ns Read took         116 cycles
# Read at address   11392
# 209437.00000 ns Read took         116 cycles
# Read at address   11456
# 210607.00000 ns Read took         116 cycles
# Read at address   11520
# 211777.00000 ns Read took         116 cycles
# Read at address   11584
# 212947.00000 ns Read took         116 cycles
# Read at address   11648
# 214117.00000 ns Read took         116 cycles
# Read at address   11712
# 215287.00000 ns Read took         116 cycles
# Read at address   11776
# 216457.00000 ns Read took         116 cycles
# Read at address   11840
# 217627.00000 ns Read took         116 cycles
# Read at address   11904
# 218797.00000 ns Read took         116 cycles
# Read at address   11968
# 219967.00000 ns Read took         116 cycles
# Read at address   12032
# 221137.00000 ns Read took         116 cycles
# Read at address   12096
# 222307.00000 ns Read took         116 cycles
# Read at address   12160
# 223477.00000 ns Read took         116 cycles
# Read at address   12224
# 224647.00000 ns Read took         116 cycles
# Read at address   12288
# 225817.00000 ns Read took         116 cycles
# Read at address   12352
# 226987.00000 ns Read took         116 cycles
# Read at address   12416
# 228157.00000 ns Read took         116 cycles
# Read at address   12480
# 229327.00000 ns Read took         116 cycles
# Read at address   12544
# 230497.00000 ns Read took         116 cycles
# Read at address   12608
# 231667.00000 ns Read took         116 cycles
# Read at address   12672
# 232837.00000 ns Read took         116 cycles
# Read at address   12736
# 234007.00000 ns Read took         116 cycles
# Read at address   12800
# 235177.00000 ns Read took         116 cycles
# Read at address   12864
# 236347.00000 ns Read took         116 cycles
# Read at address   12928
# 237517.00000 ns Read took         116 cycles
# Read at address   12992
# 238687.00000 ns Read took         116 cycles
# Read at address   13056
# 239857.00000 ns Read took         116 cycles
# Read at address   13120
# 241027.00000 ns Read took         116 cycles
# Read at address   13184
# 242197.00000 ns Read took         116 cycles
# Read at address   13248
# 243367.00000 ns Read took         116 cycles
# Read at address   13312
# 244537.00000 ns Read took         116 cycles
# Read at address   13376
# 245707.00000 ns Read took         116 cycles
# Read at address   13440
# 246877.00000 ns Read took         116 cycles
# Read at address   13504
# 248047.00000 ns Read took         116 cycles
# Read at address   13568
# 249217.00000 ns Read took         116 cycles
# Read at address   13632
# 250387.00000 ns Read took         116 cycles
# Read at address   13696
# 251557.00000 ns Read took         116 cycles
# Read at address   13760
# 252727.00000 ns Read took         116 cycles
# Read at address   13824
# 253897.00000 ns Read took         116 cycles
# Read at address   13888
# 255067.00000 ns Read took         116 cycles
# Read at address   13952
# 256237.00000 ns Read took         116 cycles
# Read at address   14016
# 257407.00000 ns Read took         116 cycles
# Read at address   14080
# 258577.00000 ns Read took         116 cycles
# Read at address   14144
# 259747.00000 ns Read took         116 cycles
# Read at address   14208
# 260917.00000 ns Read took         116 cycles
# Read at address   14272
# 262087.00000 ns Read took         116 cycles
# Read at address   14336
# 263257.00000 ns Read took         116 cycles
# Read at address   14400
# 264427.00000 ns Read took         116 cycles
# Read at address   14464
# 265597.00000 ns Read took         116 cycles
# Read at address   14528
# 266767.00000 ns Read took         116 cycles
# Read at address   14592
# 267937.00000 ns Read took         116 cycles
# Read at address   14656
# 269107.00000 ns Read took         116 cycles
# Read at address   14720
# 270277.00000 ns Read took         116 cycles
# Read at address   14784
# 271447.00000 ns Read took         116 cycles
# Read at address   14848
# 272617.00000 ns Read took         116 cycles
# Read at address   14912
# 273787.00000 ns Read took         116 cycles
# Read at address   14976
# 274957.00000 ns Read took         116 cycles
# Read at address   15040
# 276127.00000 ns Read took         116 cycles
# Read at address   15104
# 277297.00000 ns Read took         116 cycles
# Read at address   15168
# 278467.00000 ns Read took         116 cycles
# Read at address   15232
# 279637.00000 ns Read took         116 cycles
# Read at address   15296
# 280807.00000 ns Read took         116 cycles
# Read at address   15360
# 281977.00000 ns Read took         116 cycles
# Read at address   15424
# 283147.00000 ns Read took         116 cycles
# Read at address   15488
# 284317.00000 ns Read took         116 cycles
# Read at address   15552
# 285487.00000 ns Read took         116 cycles
# Read at address   15616
# 286657.00000 ns Read took         116 cycles
# Read at address   15680
# 287827.00000 ns Read took         116 cycles
# Read at address   15744
# 288997.00000 ns Read took         116 cycles
# Read at address   15808
# 290167.00000 ns Read took         116 cycles
# Read at address   15872
# 291337.00000 ns Read took         116 cycles
# Read at address   15936
# 292507.00000 ns Read took         116 cycles
# Read at address   16000
# 293677.00000 ns Read took         116 cycles
# Read at address   16064
# 294847.00000 ns Read took         116 cycles
# Read at address   16128
# 296017.00000 ns Read took         116 cycles
# Read at address   16192
# 297187.00000 ns Read took         116 cycles
# Read at address   16256
# 298357.00000 ns Read took         116 cycles
# Read at address   16320
# 299527.00000 ns Read took         116 cycles
# Read at address   16384
# 300697.00000 ns Read took         116 cycles
# **********************SECOND READ***********************
# Read at address       0
# 301867.00000 ns Read took         116 cycles
# Read at address      64
# 303037.00000 ns Read took         116 cycles
# Read at address     128
# 304207.00000 ns Read took         116 cycles
# Read at address     192
# 305377.00000 ns Read took         116 cycles
# Read at address     256
# 306547.00000 ns Read took         116 cycles
# Read at address     320
# 307067.00000 ns Read took          51 cycles
# Read at address     384
# 307587.00000 ns Read took          51 cycles
# Read at address     448
# 308107.00000 ns Read took          51 cycles
# Read at address     512
# 309277.00000 ns Read took         116 cycles
# Read at address     576
# 310447.00000 ns Read took         116 cycles
# Read at address     640
# 310967.00000 ns Read took          51 cycles
# Read at address     704
# 312137.00000 ns Read took         116 cycles
# Read at address     768
# 312657.00000 ns Read took          51 cycles
# Read at address     832
# 313827.00000 ns Read took         116 cycles
# Read at address     896
# 314997.00000 ns Read took         116 cycles
# Read at address     960
# 316167.00000 ns Read took         116 cycles
# Read at address    1024
# 317337.00000 ns Read took         116 cycles
# Read at address    1088
# 317857.00000 ns Read took          51 cycles
# Read at address    1152
# 319027.00000 ns Read took         116 cycles
# Read at address    1216
# 320197.00000 ns Read took         116 cycles
# Read at address    1280
# 321367.00000 ns Read took         116 cycles
# Read at address    1344
# 321887.00000 ns Read took          51 cycles
# Read at address    1408
# 323057.00000 ns Read took         116 cycles
# Read at address    1472
# 323577.00000 ns Read took          51 cycles
# Read at address    1536
# 324747.00000 ns Read took         116 cycles
# Read at address    1600
# 325267.00000 ns Read took          51 cycles
# Read at address    1664
# 326437.00000 ns Read took         116 cycles
# Read at address    1728
# 326957.00000 ns Read took          51 cycles
# Read at address    1792
# 328127.00000 ns Read took         116 cycles
# Read at address    1856
# 329297.00000 ns Read took         116 cycles
# Read at address    1920
# 330467.00000 ns Read took         116 cycles
# Read at address    1984
# 331637.00000 ns Read took         116 cycles
# Read at address    2048
# 332807.00000 ns Read took         116 cycles
# Read at address    2112
# 333977.00000 ns Read took         116 cycles
# Read at address    2176
# 335147.00000 ns Read took         116 cycles
# Read at address    2240
# 335667.00000 ns Read took          51 cycles
# Read at address    2304
# 336187.00000 ns Read took          51 cycles
# Read at address    2368
# 336707.00000 ns Read took          51 cycles
# Read at address    2432
# 337877.00000 ns Read took         116 cycles
# Read at address    2496
# 338397.00000 ns Read took          51 cycles
# Read at address    2560
# 338917.00000 ns Read took          51 cycles
# Read at address    2624
# 340087.00000 ns Read took         116 cycles
# Read at address    2688
# 340607.00000 ns Read took          51 cycles
# Read at address    2752
# 341777.00000 ns Read took         116 cycles
# Read at address    2816
# 342947.00000 ns Read took         116 cycles
# Read at address    2880
# 344117.00000 ns Read took         116 cycles
# Read at address    2944
# 344637.00000 ns Read took          51 cycles
# Read at address    3008
# 345807.00000 ns Read took         116 cycles
# Read at address    3072
# 346977.00000 ns Read took         116 cycles
# Read at address    3136
# 348147.00000 ns Read took         116 cycles
# Read at address    3200
# 348667.00000 ns Read took          51 cycles
# Read at address    3264
# 349837.00000 ns Read took         116 cycles
# Read at address    3328
# 350357.00000 ns Read took          51 cycles
# Read at address    3392
# 350877.00000 ns Read took          51 cycles
# Read at address    3456
# 352047.00000 ns Read took         116 cycles
# Read at address    3520
# 353217.00000 ns Read took         116 cycles
# Read at address    3584
# 354387.00000 ns Read took         116 cycles
# Read at address    3648
# 354907.00000 ns Read took          51 cycles
# Read at address    3712
# 356077.00000 ns Read took         116 cycles
# Read at address    3776
# 356597.00000 ns Read took          51 cycles
# Read at address    3840
# 357767.00000 ns Read took         116 cycles
# Read at address    3904
# 358287.00000 ns Read took          51 cycles
# Read at address    3968
# 359457.00000 ns Read took         116 cycles
# Read at address    4032
# 360627.00000 ns Read took         116 cycles
# Read at address    4096
# 361797.00000 ns Read took         116 cycles
# Read at address    4160
# 362967.00000 ns Read took         116 cycles
# Read at address    4224
# 363487.00000 ns Read took          51 cycles
# Read at address    4288
# 364657.00000 ns Read took         116 cycles
# Read at address    4352
# 365827.00000 ns Read took         116 cycles
# Read at address    4416
# 366997.00000 ns Read took         116 cycles
# Read at address    4480
# 367517.00000 ns Read took          51 cycles
# Read at address    4544
# 368037.00000 ns Read took          51 cycles
# Read at address    4608
# 369207.00000 ns Read took         116 cycles
# Read at address    4672
# 370377.00000 ns Read took         116 cycles
# Read at address    4736
# 371547.00000 ns Read took         116 cycles
# Read at address    4800
# 372717.00000 ns Read took         116 cycles
# Read at address    4864
# 373887.00000 ns Read took         116 cycles
# Read at address    4928
# 374407.00000 ns Read took          51 cycles
# Read at address    4992
# 375577.00000 ns Read took         116 cycles
# Read at address    5056
# 376747.00000 ns Read took         116 cycles
# Read at address    5120
# 377917.00000 ns Read took         116 cycles
# Read at address    5184
# 379087.00000 ns Read took         116 cycles
# Read at address    5248
# 380257.00000 ns Read took         116 cycles
# Read at address    5312
# 380777.00000 ns Read took          51 cycles
# Read at address    5376
# 381947.00000 ns Read took         116 cycles
# Read at address    5440
# 383117.00000 ns Read took         116 cycles
# Read at address    5504
# 384287.00000 ns Read took         116 cycles
# Read at address    5568
# 384807.00000 ns Read took          51 cycles
# Read at address    5632
# 385327.00000 ns Read took          51 cycles
# Read at address    5696
# 386497.00000 ns Read took         116 cycles
# Read at address    5760
# 387667.00000 ns Read took         116 cycles
# Read at address    5824
# 388837.00000 ns Read took         116 cycles
# Read at address    5888
# 390007.00000 ns Read took         116 cycles
# Read at address    5952
# 390527.00000 ns Read took          51 cycles
# Read at address    6016
# 391047.00000 ns Read took          51 cycles
# Read at address    6080
# 392217.00000 ns Read took         116 cycles
# Read at address    6144
# 392737.00000 ns Read took          51 cycles
# Read at address    6208
# 393907.00000 ns Read took         116 cycles
# Read at address    6272
# 395077.00000 ns Read took         116 cycles
# Read at address    6336
# 396247.00000 ns Read took         116 cycles
# Read at address    6400
# 397417.00000 ns Read took         116 cycles
# Read at address    6464
# 397937.00000 ns Read took          51 cycles
# Read at address    6528
# 398457.00000 ns Read took          51 cycles
# Read at address    6592
# 399627.00000 ns Read took         116 cycles
# Read at address    6656
# 400797.00000 ns Read took         116 cycles
# Read at address    6720
# 401967.00000 ns Read took         116 cycles
# Read at address    6784
# 403137.00000 ns Read took         116 cycles
# Read at address    6848
# 404307.00000 ns Read took         116 cycles
# Read at address    6912
# 405477.00000 ns Read took         116 cycles
# Read at address    6976
# 406647.00000 ns Read took         116 cycles
# Read at address    7040
# 407817.00000 ns Read took         116 cycles
# Read at address    7104
# 408337.00000 ns Read took          51 cycles
# Read at address    7168
# 408857.00000 ns Read took          51 cycles
# Read at address    7232
# 410027.00000 ns Read took         116 cycles
# Read at address    7296
# 411197.00000 ns Read took         116 cycles
# Read at address    7360
# 412367.00000 ns Read took         116 cycles
# Read at address    7424
# 412887.00000 ns Read took          51 cycles
# Read at address    7488
# 414057.00000 ns Read took         116 cycles
# Read at address    7552
# 415227.00000 ns Read took         116 cycles
# Read at address    7616
# 416397.00000 ns Read took         116 cycles
# Read at address    7680
# 417567.00000 ns Read took         116 cycles
# Read at address    7744
# 418087.00000 ns Read took          51 cycles
# Read at address    7808
# 419257.00000 ns Read took         116 cycles
# Read at address    7872
# 420427.00000 ns Read took         116 cycles
# Read at address    7936
# 421597.00000 ns Read took         116 cycles
# Read at address    8000
# 422767.00000 ns Read took         116 cycles
# Read at address    8064
# 423937.00000 ns Read took         116 cycles
# Read at address    8128
# 425107.00000 ns Read took         116 cycles
# Read at address    8192
# 426277.00000 ns Read took         116 cycles
# Read at address    8256
# 427447.00000 ns Read took         116 cycles
# Read at address    8320
# 428617.00000 ns Read took         116 cycles
# Read at address    8384
# 429787.00000 ns Read took         116 cycles
# Read at address    8448
# 430957.00000 ns Read took         116 cycles
# Read at address    8512
# 432127.00000 ns Read took         116 cycles
# Read at address    8576
# 432647.00000 ns Read took          51 cycles
# Read at address    8640
# 433817.00000 ns Read took         116 cycles
# Read at address    8704
# 434987.00000 ns Read took         116 cycles
# Read at address    8768
# 436157.00000 ns Read took         116 cycles
# Read at address    8832
# 437327.00000 ns Read took         116 cycles
# Read at address    8896
# 438497.00000 ns Read took         116 cycles
# Read at address    8960
# 439667.00000 ns Read took         116 cycles
# Read at address    9024
# 440837.00000 ns Read took         116 cycles
# Read at address    9088
# 442007.00000 ns Read took         116 cycles
# Read at address    9152
# 443177.00000 ns Read took         116 cycles
# Read at address    9216
# 443697.00000 ns Read took          51 cycles
# Read at address    9280
# 444867.00000 ns Read took         116 cycles
# Read at address    9344
# 446037.00000 ns Read took         116 cycles
# Read at address    9408
# 447207.00000 ns Read took         116 cycles
# Read at address    9472
# 448377.00000 ns Read took         116 cycles
# Read at address    9536
# 449547.00000 ns Read took         116 cycles
# Read at address    9600
# 450067.00000 ns Read took          51 cycles
# Read at address    9664
# 451237.00000 ns Read took         116 cycles
# Read at address    9728
# 452407.00000 ns Read took         116 cycles
# Read at address    9792
# 453577.00000 ns Read took         116 cycles
# Read at address    9856
# 454747.00000 ns Read took         116 cycles
# Read at address    9920
# 455917.00000 ns Read took         116 cycles
# Read at address    9984
# 457087.00000 ns Read took         116 cycles
# Read at address   10048
# 458257.00000 ns Read took         116 cycles
# Read at address   10112
# 459427.00000 ns Read took         116 cycles
# Read at address   10176
# 460597.00000 ns Read took         116 cycles
# Read at address   10240
# 461117.00000 ns Read took          51 cycles
# Read at address   10304
# 461637.00000 ns Read took          51 cycles
# Read at address   10368
# 462807.00000 ns Read took         116 cycles
# Read at address   10432
# 463977.00000 ns Read took         116 cycles
# Read at address   10496
# 465147.00000 ns Read took         116 cycles
# Read at address   10560
# 466317.00000 ns Read took         116 cycles
# Read at address   10624
# 467487.00000 ns Read took         116 cycles
# Read at address   10688
# 468657.00000 ns Read took         116 cycles
# Read at address   10752
# 469177.00000 ns Read took          51 cycles
# Read at address   10816
# 470347.00000 ns Read took         116 cycles
# Read at address   10880
# 471517.00000 ns Read took         116 cycles
# Read at address   10944
# 472687.00000 ns Read took         116 cycles
# Read at address   11008
# 473857.00000 ns Read took         116 cycles
# Read at address   11072
# 475027.00000 ns Read took         116 cycles
# Read at address   11136
# 476197.00000 ns Read took         116 cycles
# Read at address   11200
# 476717.00000 ns Read took          51 cycles
# Read at address   11264
# 477887.00000 ns Read took         116 cycles
# Read at address   11328
# 479057.00000 ns Read took         116 cycles
# Read at address   11392
# 480227.00000 ns Read took         116 cycles
# Read at address   11456
# 481397.00000 ns Read took         116 cycles
# Read at address   11520
# 482567.00000 ns Read took         116 cycles
# Read at address   11584
# 483737.00000 ns Read took         116 cycles
# Read at address   11648
# 484907.00000 ns Read took         116 cycles
# Read at address   11712
# 486077.00000 ns Read took         116 cycles
# Read at address   11776
# 487247.00000 ns Read took         116 cycles
# Read at address   11840
# 488417.00000 ns Read took         116 cycles
# Read at address   11904
# 489587.00000 ns Read took         116 cycles
# Read at address   11968
# 490757.00000 ns Read took         116 cycles
# Read at address   12032
# 491927.00000 ns Read took         116 cycles
# Read at address   12096
# 492447.00000 ns Read took          51 cycles
# Read at address   12160
# 493617.00000 ns Read took         116 cycles
# Read at address   12224
# 494137.00000 ns Read took          51 cycles
# Read at address   12288
# 495307.00000 ns Read took         116 cycles
# Read at address   12352
# 496477.00000 ns Read took         116 cycles
# Read at address   12416
# 497647.00000 ns Read took         116 cycles
# Read at address   12480
# 498817.00000 ns Read took         116 cycles
# Read at address   12544
# 499337.00000 ns Read took          51 cycles
# Read at address   12608
# 500507.00000 ns Read took         116 cycles
# Read at address   12672
# 501677.00000 ns Read took         116 cycles
# Read at address   12736
# 502847.00000 ns Read took         116 cycles
# Read at address   12800
# 504017.00000 ns Read took         116 cycles
# Read at address   12864
# 505187.00000 ns Read took         116 cycles
# Read at address   12928
# 506357.00000 ns Read took         116 cycles
# Read at address   12992
# 507527.00000 ns Read took         116 cycles
# Read at address   13056
# 508697.00000 ns Read took         116 cycles
# Read at address   13120
# 509867.00000 ns Read took         116 cycles
# Read at address   13184
# 511037.00000 ns Read took         116 cycles
# Read at address   13248
# 511557.00000 ns Read took          51 cycles
# Read at address   13312
# 512077.00000 ns Read took          51 cycles
# Read at address   13376
# 513247.00000 ns Read took         116 cycles
# Read at address   13440
# 514417.00000 ns Read took         116 cycles
# Read at address   13504
# 515587.00000 ns Read took         116 cycles
# Read at address   13568
# 516757.00000 ns Read took         116 cycles
# Read at address   13632
# 517927.00000 ns Read took         116 cycles
# Read at address   13696
# 519097.00000 ns Read took         116 cycles
# Read at address   13760
# 520267.00000 ns Read took         116 cycles
# Read at address   13824
# 521437.00000 ns Read took         116 cycles
# Read at address   13888
# 522607.00000 ns Read took         116 cycles
# Read at address   13952
# 523777.00000 ns Read took         116 cycles
# Read at address   14016
# 524947.00000 ns Read took         116 cycles
# Read at address   14080
# 525467.00000 ns Read took          51 cycles
# Read at address   14144
# 525987.00000 ns Read took          51 cycles
# Read at address   14208
# 527157.00000 ns Read took         116 cycles
# Read at address   14272
# 528327.00000 ns Read took         116 cycles
# Read at address   14336
# 529497.00000 ns Read took         116 cycles
# Read at address   14400
# 530017.00000 ns Read took          51 cycles
# Read at address   14464
# 531187.00000 ns Read took         116 cycles
# Read at address   14528
# 532357.00000 ns Read took         116 cycles
# Read at address   14592
# 532877.00000 ns Read took          51 cycles
# Read at address   14656
# 534047.00000 ns Read took         116 cycles
# Read at address   14720
# 535217.00000 ns Read took         116 cycles
# Read at address   14784
# 536387.00000 ns Read took         116 cycles
# Read at address   14848
# 536907.00000 ns Read took          51 cycles
# Read at address   14912
# 537427.00000 ns Read took          51 cycles
# Read at address   14976
# 538597.00000 ns Read took         116 cycles
# Read at address   15040
# 539767.00000 ns Read took         116 cycles
# Read at address   15104
# 540937.00000 ns Read took         116 cycles
# Read at address   15168
# 542107.00000 ns Read took         116 cycles
# Read at address   15232
# 543277.00000 ns Read took         116 cycles
# Read at address   15296
# 544447.00000 ns Read took         116 cycles
# Read at address   15360
# 545617.00000 ns Read took         116 cycles
# Read at address   15424
# 546787.00000 ns Read took         116 cycles
# Read at address   15488
# 547957.00000 ns Read took         116 cycles
# Read at address   15552
# 549127.00000 ns Read took         116 cycles
# Read at address   15616
# 550297.00000 ns Read took         116 cycles
# Read at address   15680
# 551467.00000 ns Read took         116 cycles
# Read at address   15744
# 552637.00000 ns Read took         116 cycles
# Read at address   15808
# 553807.00000 ns Read took         116 cycles
# Read at address   15872
# 554977.00000 ns Read took         116 cycles
# Read at address   15936
# 555497.00000 ns Read took          51 cycles
# Read at address   16000
# 556017.00000 ns Read took          51 cycles
# Read at address   16064
# 557187.00000 ns Read took         116 cycles
# Read at address   16128
# 558357.00000 ns Read took         116 cycles
# Read at address   16192
# 559527.00000 ns Read took         116 cycles
# Read at address   16256
# 560697.00000 ns Read took         116 cycles
# Read at address   16320
# 561867.00000 ns Read took         116 cycles
# Read at address   16384
# 563037.00000 ns Read took         116 cycles
# 610729.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 610729 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:50:39 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 10:50:40 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:50:40 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 10:50:40 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:50:41 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 10:50:42 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:50:42 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 10:50:43 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:50:43 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 10:50:43 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:50:44 on Dec 10,2020, Elapsed time: 0:01:08
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 10:50:44 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# Read at address    8192
# 300697.00000 ns Read took         116 cycles
# **********************SECOND READ***********************
# Read at address       0
# 301217.00000 ns Read took          51 cycles
# Read at address      32
# 301737.00000 ns Read took          51 cycles
# Read at address      64
# 302257.00000 ns Read took          51 cycles
# Read at address      96
# 302777.00000 ns Read took          51 cycles
# Read at address     128
# 303297.00000 ns Read took          51 cycles
# Read at address     160
# 303817.00000 ns Read took          51 cycles
# Read at address     192
# 304337.00000 ns Read took          51 cycles
# Read at address     224
# 304857.00000 ns Read took          51 cycles
# Read at address     256
# 305377.00000 ns Read took          51 cycles
# Read at address     288
# 305897.00000 ns Read took          51 cycles
# Read at address     320
# 306417.00000 ns Read took          51 cycles
# Read at address     352
# 306937.00000 ns Read took          51 cycles
# Read at address     384
# 307457.00000 ns Read took          51 cycles
# Read at address     416
# 307977.00000 ns Read took          51 cycles
# Read at address     448
# 308497.00000 ns Read took          51 cycles
# Read at address     480
# 309017.00000 ns Read took          51 cycles
# Read at address     512
# 309537.00000 ns Read took          51 cycles
# Read at address     544
# 310057.00000 ns Read took          51 cycles
# Read at address     576
# 310577.00000 ns Read took          51 cycles
# Read at address     608
# 311097.00000 ns Read took          51 cycles
# Read at address     640
# 311617.00000 ns Read took          51 cycles
# Read at address     672
# 312137.00000 ns Read took          51 cycles
# Read at address     704
# 312657.00000 ns Read took          51 cycles
# Read at address     736
# 313177.00000 ns Read took          51 cycles
# Read at address     768
# 313697.00000 ns Read took          51 cycles
# Read at address     800
# 314217.00000 ns Read took          51 cycles
# Read at address     832
# 314737.00000 ns Read took          51 cycles
# Read at address     864
# 315257.00000 ns Read took          51 cycles
# Read at address     896
# 315777.00000 ns Read took          51 cycles
# Read at address     928
# 316297.00000 ns Read took          51 cycles
# Read at address     960
# 316817.00000 ns Read took          51 cycles
# Read at address     992
# 317337.00000 ns Read took          51 cycles
# Read at address    1024
# 317857.00000 ns Read took          51 cycles
# Read at address    1056
# 318377.00000 ns Read took          51 cycles
# Read at address    1088
# 318897.00000 ns Read took          51 cycles
# Read at address    1120
# 319417.00000 ns Read took          51 cycles
# Read at address    1152
# 319937.00000 ns Read took          51 cycles
# Read at address    1184
# 320457.00000 ns Read took          51 cycles
# Read at address    1216
# 320977.00000 ns Read took          51 cycles
# Read at address    1248
# 321497.00000 ns Read took          51 cycles
# Read at address    1280
# 322017.00000 ns Read took          51 cycles
# Read at address    1312
# 322537.00000 ns Read took          51 cycles
# Read at address    1344
# 323057.00000 ns Read took          51 cycles
# Read at address    1376
# 323577.00000 ns Read took          51 cycles
# Read at address    1408
# 324097.00000 ns Read took          51 cycles
# Read at address    1440
# 324617.00000 ns Read took          51 cycles
# Read at address    1472
# 325137.00000 ns Read took          51 cycles
# Read at address    1504
# 325657.00000 ns Read took          51 cycles
# Read at address    1536
# 326177.00000 ns Read took          51 cycles
# Read at address    1568
# 326697.00000 ns Read took          51 cycles
# Read at address    1600
# 327217.00000 ns Read took          51 cycles
# Read at address    1632
# 327737.00000 ns Read took          51 cycles
# Read at address    1664
# 328257.00000 ns Read took          51 cycles
# Read at address    1696
# 328777.00000 ns Read took          51 cycles
# Read at address    1728
# 329297.00000 ns Read took          51 cycles
# Read at address    1760
# 329817.00000 ns Read took          51 cycles
# Read at address    1792
# 330337.00000 ns Read took          51 cycles
# Read at address    1824
# 330857.00000 ns Read took          51 cycles
# Read at address    1856
# 331377.00000 ns Read took          51 cycles
# Read at address    1888
# 331897.00000 ns Read took          51 cycles
# Read at address    1920
# 332417.00000 ns Read took          51 cycles
# Read at address    1952
# 332937.00000 ns Read took          51 cycles
# Read at address    1984
# 333457.00000 ns Read took          51 cycles
# Read at address    2016
# 333977.00000 ns Read took          51 cycles
# Read at address    2048
# 334497.00000 ns Read took          51 cycles
# Read at address    2080
# 335017.00000 ns Read took          51 cycles
# Read at address    2112
# 336187.00000 ns Read took         116 cycles
# Read at address    2144
# 336707.00000 ns Read took          51 cycles
# Read at address    2176
# 337227.00000 ns Read took          51 cycles
# Read at address    2208
# 337747.00000 ns Read took          51 cycles
# Read at address    2240
# 338267.00000 ns Read took          51 cycles
# Read at address    2272
# 338787.00000 ns Read took          51 cycles
# Read at address    2304
# 339307.00000 ns Read took          51 cycles
# Read at address    2336
# 339827.00000 ns Read took          51 cycles
# Read at address    2368
# 340347.00000 ns Read took          51 cycles
# Read at address    2400
# 340867.00000 ns Read took          51 cycles
# Read at address    2432
# 341387.00000 ns Read took          51 cycles
# Read at address    2464
# 341907.00000 ns Read took          51 cycles
# Read at address    2496
# 342427.00000 ns Read took          51 cycles
# Read at address    2528
# 342947.00000 ns Read took          51 cycles
# Read at address    2560
# 343467.00000 ns Read took          51 cycles
# Read at address    2592
# 343987.00000 ns Read took          51 cycles
# Read at address    2624
# 344507.00000 ns Read took          51 cycles
# Read at address    2656
# 345027.00000 ns Read took          51 cycles
# Read at address    2688
# 345547.00000 ns Read took          51 cycles
# Read at address    2720
# 346067.00000 ns Read took          51 cycles
# Read at address    2752
# 346587.00000 ns Read took          51 cycles
# Read at address    2784
# 347107.00000 ns Read took          51 cycles
# Read at address    2816
# 347627.00000 ns Read took          51 cycles
# Read at address    2848
# 348147.00000 ns Read took          51 cycles
# Read at address    2880
# 348667.00000 ns Read took          51 cycles
# Read at address    2912
# 349187.00000 ns Read took          51 cycles
# Read at address    2944
# 349707.00000 ns Read took          51 cycles
# Read at address    2976
# 350227.00000 ns Read took          51 cycles
# Read at address    3008
# 350747.00000 ns Read took          51 cycles
# Read at address    3040
# 351267.00000 ns Read took          51 cycles
# Read at address    3072
# 351787.00000 ns Read took          51 cycles
# Read at address    3104
# 352307.00000 ns Read took          51 cycles
# Read at address    3136
# 352827.00000 ns Read took          51 cycles
# Read at address    3168
# 353347.00000 ns Read took          51 cycles
# Read at address    3200
# 353867.00000 ns Read took          51 cycles
# Read at address    3232
# 354387.00000 ns Read took          51 cycles
# Read at address    3264
# 354907.00000 ns Read took          51 cycles
# Read at address    3296
# 355427.00000 ns Read took          51 cycles
# Read at address    3328
# 355947.00000 ns Read took          51 cycles
# Read at address    3360
# 356467.00000 ns Read took          51 cycles
# Read at address    3392
# 356987.00000 ns Read took          51 cycles
# Read at address    3424
# 357507.00000 ns Read took          51 cycles
# Read at address    3456
# 358027.00000 ns Read took          51 cycles
# Read at address    3488
# 358547.00000 ns Read took          51 cycles
# Read at address    3520
# 359067.00000 ns Read took          51 cycles
# Read at address    3552
# 359587.00000 ns Read took          51 cycles
# Read at address    3584
# 360107.00000 ns Read took          51 cycles
# Read at address    3616
# 360627.00000 ns Read took          51 cycles
# Read at address    3648
# 361147.00000 ns Read took          51 cycles
# Read at address    3680
# 361667.00000 ns Read took          51 cycles
# Read at address    3712
# 362187.00000 ns Read took          51 cycles
# Read at address    3744
# 362707.00000 ns Read took          51 cycles
# Read at address    3776
# 363227.00000 ns Read took          51 cycles
# Read at address    3808
# 363747.00000 ns Read took          51 cycles
# Read at address    3840
# 364267.00000 ns Read took          51 cycles
# Read at address    3872
# 364787.00000 ns Read took          51 cycles
# Read at address    3904
# 365307.00000 ns Read took          51 cycles
# Read at address    3936
# 365827.00000 ns Read took          51 cycles
# Read at address    3968
# 366347.00000 ns Read took          51 cycles
# Read at address    4000
# 366867.00000 ns Read took          51 cycles
# Read at address    4032
# 367387.00000 ns Read took          51 cycles
# Read at address    4064
# 367907.00000 ns Read took          51 cycles
# Read at address    4096
# 368427.00000 ns Read took          51 cycles
# Read at address    4128
# 368947.00000 ns Read took          51 cycles
# Read at address    4160
# 369467.00000 ns Read took          51 cycles
# Read at address    4192
# 369987.00000 ns Read took          51 cycles
# Read at address    4224
# 370507.00000 ns Read took          51 cycles
# Read at address    4256
# 371027.00000 ns Read took          51 cycles
# Read at address    4288
# 371547.00000 ns Read took          51 cycles
# Read at address    4320
# 372067.00000 ns Read took          51 cycles
# Read at address    4352
# 372587.00000 ns Read took          51 cycles
# Read at address    4384
# 373107.00000 ns Read took          51 cycles
# Read at address    4416
# 373627.00000 ns Read took          51 cycles
# Read at address    4448
# 374147.00000 ns Read took          51 cycles
# Read at address    4480
# 374667.00000 ns Read took          51 cycles
# Read at address    4512
# 375187.00000 ns Read took          51 cycles
# Read at address    4544
# 375707.00000 ns Read took          51 cycles
# Read at address    4576
# 376227.00000 ns Read took          51 cycles
# Read at address    4608
# 376747.00000 ns Read took          51 cycles
# Read at address    4640
# 377267.00000 ns Read took          51 cycles
# Read at address    4672
# 377787.00000 ns Read took          51 cycles
# Read at address    4704
# 378307.00000 ns Read took          51 cycles
# Read at address    4736
# 378827.00000 ns Read took          51 cycles
# Read at address    4768
# 379347.00000 ns Read took          51 cycles
# Read at address    4800
# 379867.00000 ns Read took          51 cycles
# Read at address    4832
# 380387.00000 ns Read took          51 cycles
# Read at address    4864
# 380907.00000 ns Read took          51 cycles
# Read at address    4896
# 381427.00000 ns Read took          51 cycles
# Read at address    4928
# 381947.00000 ns Read took          51 cycles
# Read at address    4960
# 382467.00000 ns Read took          51 cycles
# Read at address    4992
# 382987.00000 ns Read took          51 cycles
# Read at address    5024
# 383507.00000 ns Read took          51 cycles
# Read at address    5056
# 384027.00000 ns Read took          51 cycles
# Read at address    5088
# 384547.00000 ns Read took          51 cycles
# Read at address    5120
# 385067.00000 ns Read took          51 cycles
# Read at address    5152
# 385587.00000 ns Read took          51 cycles
# Read at address    5184
# 386107.00000 ns Read took          51 cycles
# Read at address    5216
# 386627.00000 ns Read took          51 cycles
# Read at address    5248
# 387147.00000 ns Read took          51 cycles
# Read at address    5280
# 387667.00000 ns Read took          51 cycles
# Read at address    5312
# 388187.00000 ns Read took          51 cycles
# Read at address    5344
# 388707.00000 ns Read took          51 cycles
# Read at address    5376
# 389227.00000 ns Read took          51 cycles
# Read at address    5408
# 389747.00000 ns Read took          51 cycles
# Read at address    5440
# 390267.00000 ns Read took          51 cycles
# Read at address    5472
# 390787.00000 ns Read took          51 cycles
# Read at address    5504
# 391307.00000 ns Read took          51 cycles
# Read at address    5536
# 391827.00000 ns Read took          51 cycles
# Read at address    5568
# 392347.00000 ns Read took          51 cycles
# Read at address    5600
# 392867.00000 ns Read took          51 cycles
# Read at address    5632
# 393387.00000 ns Read took          51 cycles
# Read at address    5664
# 393907.00000 ns Read took          51 cycles
# Read at address    5696
# 394427.00000 ns Read took          51 cycles
# Read at address    5728
# 394947.00000 ns Read took          51 cycles
# Read at address    5760
# 395467.00000 ns Read took          51 cycles
# Read at address    5792
# 395987.00000 ns Read took          51 cycles
# Read at address    5824
# 396507.00000 ns Read took          51 cycles
# Read at address    5856
# 397027.00000 ns Read took          51 cycles
# Read at address    5888
# 397547.00000 ns Read took          51 cycles
# Read at address    5920
# 398067.00000 ns Read took          51 cycles
# Read at address    5952
# 398587.00000 ns Read took          51 cycles
# Read at address    5984
# 399107.00000 ns Read took          51 cycles
# Read at address    6016
# 399627.00000 ns Read took          51 cycles
# Read at address    6048
# 400147.00000 ns Read took          51 cycles
# Read at address    6080
# 400667.00000 ns Read took          51 cycles
# Read at address    6112
# 401187.00000 ns Read took          51 cycles
# Read at address    6144
# 402357.00000 ns Read took         116 cycles
# Read at address    6176
# 402877.00000 ns Read took          51 cycles
# Read at address    6208
# 403397.00000 ns Read took          51 cycles
# Read at address    6240
# 403917.00000 ns Read took          51 cycles
# Read at address    6272
# 404437.00000 ns Read took          51 cycles
# Read at address    6304
# 404957.00000 ns Read took          51 cycles
# Read at address    6336
# 405477.00000 ns Read took          51 cycles
# Read at address    6368
# 405997.00000 ns Read took          51 cycles
# Read at address    6400
# 406517.00000 ns Read took          51 cycles
# Read at address    6432
# 407037.00000 ns Read took          51 cycles
# Read at address    6464
# 407557.00000 ns Read took          51 cycles
# Read at address    6496
# 408077.00000 ns Read took          51 cycles
# Read at address    6528
# 408597.00000 ns Read took          51 cycles
# Read at address    6560
# 409117.00000 ns Read took          51 cycles
# Read at address    6592
# 409637.00000 ns Read took          51 cycles
# Read at address    6624
# 410157.00000 ns Read took          51 cycles
# Read at address    6656
# 410677.00000 ns Read took          51 cycles
# Read at address    6688
# 411197.00000 ns Read took          51 cycles
# Read at address    6720
# 411717.00000 ns Read took          51 cycles
# Read at address    6752
# 412237.00000 ns Read took          51 cycles
# Read at address    6784
# 412757.00000 ns Read took          51 cycles
# Read at address    6816
# 413277.00000 ns Read took          51 cycles
# Read at address    6848
# 413797.00000 ns Read took          51 cycles
# Read at address    6880
# 414317.00000 ns Read took          51 cycles
# Read at address    6912
# 414837.00000 ns Read took          51 cycles
# Read at address    6944
# 415357.00000 ns Read took          51 cycles
# Read at address    6976
# 415877.00000 ns Read took          51 cycles
# Read at address    7008
# 416397.00000 ns Read took          51 cycles
# Read at address    7040
# 416917.00000 ns Read took          51 cycles
# Read at address    7072
# 417437.00000 ns Read took          51 cycles
# Read at address    7104
# 417957.00000 ns Read took          51 cycles
# Read at address    7136
# 418477.00000 ns Read took          51 cycles
# Read at address    7168
# 418997.00000 ns Read took          51 cycles
# Read at address    7200
# 419517.00000 ns Read took          51 cycles
# Read at address    7232
# 420037.00000 ns Read took          51 cycles
# Read at address    7264
# 420557.00000 ns Read took          51 cycles
# Read at address    7296
# 421077.00000 ns Read took          51 cycles
# Read at address    7328
# 421597.00000 ns Read took          51 cycles
# Read at address    7360
# 422117.00000 ns Read took          51 cycles
# Read at address    7392
# 422637.00000 ns Read took          51 cycles
# Read at address    7424
# 423157.00000 ns Read took          51 cycles
# Read at address    7456
# 423677.00000 ns Read took          51 cycles
# Read at address    7488
# 424197.00000 ns Read took          51 cycles
# Read at address    7520
# 424717.00000 ns Read took          51 cycles
# Read at address    7552
# 425237.00000 ns Read took          51 cycles
# Read at address    7584
# 425757.00000 ns Read took          51 cycles
# Read at address    7616
# 426277.00000 ns Read took          51 cycles
# Read at address    7648
# 426797.00000 ns Read took          51 cycles
# Read at address    7680
# 427317.00000 ns Read took          51 cycles
# Read at address    7712
# 427837.00000 ns Read took          51 cycles
# Read at address    7744
# 428357.00000 ns Read took          51 cycles
# Read at address    7776
# 428877.00000 ns Read took          51 cycles
# Read at address    7808
# 429397.00000 ns Read took          51 cycles
# Read at address    7840
# 429917.00000 ns Read took          51 cycles
# Read at address    7872
# 430437.00000 ns Read took          51 cycles
# Read at address    7904
# 430957.00000 ns Read took          51 cycles
# Read at address    7936
# 431477.00000 ns Read took          51 cycles
# Read at address    7968
# 431997.00000 ns Read took          51 cycles
# Read at address    8000
# 432517.00000 ns Read took          51 cycles
# Read at address    8032
# 433037.00000 ns Read took          51 cycles
# Read at address    8064
# 433557.00000 ns Read took          51 cycles
# Read at address    8096
# 434077.00000 ns Read took          51 cycles
# Read at address    8128
# 434597.00000 ns Read took          51 cycles
# Read at address    8160
# 435117.00000 ns Read took          51 cycles
# Read at address    8192
# 435637.00000 ns Read took          51 cycles
# 483329.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 483329 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
sim:/lab5_testbench/#INITIAL#243do runlab.do
# invalid command name "sim:/lab5_testbench/#INITIAL#243do"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:52:54 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 10:52:54 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:52:54 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 10:52:55 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:52:56 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 10:52:57 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:52:57 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 10:52:58 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:52:58 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 10:52:58 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:52:59 on Dec 10,2020, Elapsed time: 0:02:15
# Errors: 322, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 10:52:59 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# 66419.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 66419 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.don
# Cannot open macro file: runlab.don
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:19 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 10:53:19 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:19 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 10:53:20 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:21 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 10:53:21 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:22 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 10:53:22 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:22 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 10:53:22 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:53:23 on Dec 10,2020, Elapsed time: 0:00:24
# Errors: 322, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 10:53:23 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# ** Error: Assertion error.
#    Time: 1185 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1195 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1205 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1215 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1225 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1235 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1245 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1255 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1265 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1275 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1285 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1295 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1305 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1315 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1325 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1335 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1345 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1355 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1365 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1375 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# Read at address      30
# 1377.00000 ns Read took          19 cycles
# ** Error: Assertion error.
#    Time: 1385 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1395 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1405 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1415 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1425 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1435 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1445 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1455 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1465 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1475 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1485 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1495 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1505 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1515 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1525 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1535 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1545 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1555 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1565 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1575 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1585 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1595 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1605 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1615 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1625 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1635 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1645 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1655 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1665 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1675 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1685 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1695 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1705 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1715 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1725 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1735 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1745 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1755 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1765 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1775 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1785 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1795 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1805 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1815 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1825 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1835 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1845 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1855 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1865 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1875 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1885 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1895 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1905 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1915 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1925 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1935 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1945 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1955 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1965 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1975 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1985 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1995 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2005 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2015 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2025 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2035 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2045 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2055 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2065 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2075 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2085 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2095 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2105 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2115 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2125 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2135 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2145 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2155 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2165 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2175 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2185 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2195 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2205 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2215 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2225 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2235 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2245 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2255 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2265 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2275 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2285 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2295 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2305 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2315 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2325 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2335 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2345 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2355 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2365 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2375 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2385 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2395 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2405 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2415 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2425 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2435 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2445 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2455 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2465 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2475 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2485 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2495 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2505 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2515 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2525 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2535 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2545 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# Read at address      60
# 2547.00000 ns Read took         116 cycles
# ** Error: Assertion error.
#    Time: 2555 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2565 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2575 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2585 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2595 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2605 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2615 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2625 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2635 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2645 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2655 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2665 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2675 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2685 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2695 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2705 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2715 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2725 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2735 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2745 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2755 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2765 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2775 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2785 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2795 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2805 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2815 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2825 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2835 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2845 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2855 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2865 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2875 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2885 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2895 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2905 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2915 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2925 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2935 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2945 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2955 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2965 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2975 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2985 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2995 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3005 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3015 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3025 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3035 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3045 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3055 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3065 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3075 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3085 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3095 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3105 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3115 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3125 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3135 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3145 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3155 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3165 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3175 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3185 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3195 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3205 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3215 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3225 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3235 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3245 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3255 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3265 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3275 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3285 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3295 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3305 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3315 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3325 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3335 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3345 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3355 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3365 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3375 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3385 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3395 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3405 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3415 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3425 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3435 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3445 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3455 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3465 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3475 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3485 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3495 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3505 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3515 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3525 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3535 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3545 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3555 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3565 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3575 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3585 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3595 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3605 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3615 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3625 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3635 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3645 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3655 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3665 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3675 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3685 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3695 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3705 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3715 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# Read at address      90
# 3717.00000 ns Read took         116 cycles
# Read at address     120
# 4887.00000 ns Read took         116 cycles
# ** Error: Assertion error.
#    Time: 4895 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4905 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4915 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4925 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4935 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4945 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4955 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4965 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4975 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4985 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4995 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5005 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5015 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5025 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5035 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5045 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5055 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5065 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5075 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5085 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5095 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5105 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5115 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5125 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5135 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5145 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5155 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5165 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5175 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5185 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5195 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5205 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5215 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5225 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5235 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5245 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5255 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5265 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5275 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5285 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5295 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5305 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5315 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5325 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5335 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5345 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5355 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5365 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5375 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5385 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5395 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5405 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5415 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5425 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5435 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5445 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5455 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5465 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5475 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5485 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5495 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5505 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5515 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5525 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5535 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5545 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5555 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5565 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5575 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5585 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5595 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5605 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5615 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5625 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5635 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5645 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5655 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5665 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5675 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5685 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5695 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5705 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5715 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5725 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5735 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5745 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5755 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5765 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5775 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5785 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5795 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5805 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5815 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5825 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5835 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5845 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5855 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5865 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5875 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5885 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5895 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5905 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5915 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5925 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5935 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5945 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5955 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5965 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5975 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5985 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5995 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6005 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6015 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6025 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6035 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6045 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6055 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# Read at address     150
# 6057.00000 ns Read took         116 cycles
# ** Error: Assertion error.
#    Time: 6065 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6075 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6085 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6095 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6105 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6115 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6125 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6135 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6145 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6155 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6165 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6175 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6185 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6195 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6205 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6215 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6225 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6235 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6245 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6255 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6265 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6275 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6285 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6295 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6305 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6315 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6325 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6335 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6345 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6355 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6365 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6375 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6385 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6395 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6405 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6415 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6425 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6435 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6445 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6455 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6465 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6475 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6485 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6495 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6505 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6515 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6525 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6535 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6545 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6555 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6565 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6575 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6585 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6595 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6605 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6615 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6625 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6635 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6645 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6655 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6665 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6675 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6685 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6695 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6705 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6715 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6725 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6735 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6745 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6755 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6765 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6775 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6785 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6795 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6805 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6815 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6825 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6835 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6845 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6855 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6865 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6875 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6885 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6895 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6905 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6915 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6925 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6935 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6945 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6955 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6965 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6975 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6985 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6995 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7005 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7015 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7025 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7035 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7045 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7055 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7065 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7075 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7085 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7095 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7105 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7115 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7125 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7135 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7145 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7155 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7165 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7175 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7185 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7195 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7205 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7215 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7225 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# Read at address     180
# 7227.00000 ns Read took         116 cycles
# ** Error: Assertion error.
#    Time: 7235 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7245 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7255 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7265 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7275 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7285 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7295 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7305 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7315 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7325 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7335 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7345 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7355 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7365 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7375 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7385 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7395 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7405 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7415 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7425 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7435 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7445 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7455 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7465 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7475 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7485 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7495 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7505 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7515 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7525 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7535 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7545 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7555 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7565 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7575 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7585 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7595 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7605 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7615 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7625 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7635 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7645 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7655 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7665 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7675 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7685 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7695 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7705 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7715 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7725 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7735 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7745 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7755 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7765 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7775 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7785 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7795 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7805 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7815 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7825 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7835 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7845 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7855 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7865 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7875 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7885 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7895 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7905 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7915 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7925 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7935 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7945 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7955 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7965 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7975 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7985 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7995 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8005 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8015 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8025 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8035 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8045 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8055 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8065 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8075 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8085 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8095 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8105 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8115 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8125 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8135 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8145 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8155 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8165 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8175 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8185 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8195 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8205 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8215 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8225 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8235 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8245 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8255 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8265 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8275 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8285 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8295 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8305 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8315 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8325 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8335 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8345 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8355 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8365 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8375 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8385 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8395 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# Read at address     210
# 8397.00000 ns Read took         116 cycles
# Read at address     240
# 9567.00000 ns Read took         116 cycles
# ** Error: Assertion error.
#    Time: 9575 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9585 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9595 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9605 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9615 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9625 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9635 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9645 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9655 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9665 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9675 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9685 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9695 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9705 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9715 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9725 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9735 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9745 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9755 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9765 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9775 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9785 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9795 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9805 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9815 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9825 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9835 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9845 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9855 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9865 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9875 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9885 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9895 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9905 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9915 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9925 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9935 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9945 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9955 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9965 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9975 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9985 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9995 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10005 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10015 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10025 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10035 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10045 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10055 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10065 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10075 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10085 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10095 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10105 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10115 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10125 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10135 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10145 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10155 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10165 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10175 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10185 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10195 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10205 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10215 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10225 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10235 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10245 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10255 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10265 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10275 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10285 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10295 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10305 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10315 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10325 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10335 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10345 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10355 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10365 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10375 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10385 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10395 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10405 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10415 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10425 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10435 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10445 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10455 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10465 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10475 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10485 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10495 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10505 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10515 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10525 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10535 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10545 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10555 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10565 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10575 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10585 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10595 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10605 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10615 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10625 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10635 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10645 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10655 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10665 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10675 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10685 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10695 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10705 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10715 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10725 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10735 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# Read at address     270
# 10737.00000 ns Read took         116 cycles
# ** Error: Assertion error.
#    Time: 10745 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10755 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10765 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10775 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10785 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10795 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10805 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10815 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10825 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10835 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10845 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10855 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10865 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10875 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10885 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10895 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10905 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10915 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10925 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10935 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10945 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10955 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10965 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10975 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10985 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10995 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11005 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11015 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11025 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11035 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11045 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11055 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11065 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11075 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11085 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11095 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11105 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11115 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11125 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11135 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11145 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11155 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11165 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11175 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11185 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11195 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11205 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11215 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11225 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11235 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11245 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11255 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11265 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11275 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11285 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11295 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11305 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11315 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11325 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11335 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11345 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11355 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11365 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11375 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11385 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11395 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11405 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11415 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11425 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11435 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11445 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11455 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11465 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11475 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11485 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11495 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11505 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11515 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11525 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11535 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11545 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11555 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11565 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11575 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11585 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11595 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11605 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11615 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11625 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11635 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11645 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11655 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11665 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11675 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11685 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11695 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11705 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11715 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11725 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11735 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11745 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11755 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11765 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11775 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11785 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11795 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11805 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11815 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11825 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11835 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11845 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11855 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11865 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11875 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11885 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11895 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11905 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# Read at address     300
# 11907.00000 ns Read took         116 cycles
# ** Error: Assertion error.
#    Time: 11915 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11925 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11935 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11945 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11955 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11965 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11975 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11985 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11995 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12005 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12015 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12025 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12035 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12045 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12055 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12065 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12075 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12085 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12095 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12105 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12115 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12125 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12135 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12145 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12155 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12165 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12175 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12185 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12195 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12205 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12215 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12225 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12235 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12245 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12255 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12265 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12275 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12285 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12295 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12305 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12315 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12325 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12335 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12345 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12355 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12365 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12375 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12385 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12395 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12405 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12415 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12425 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12435 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12445 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12455 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12465 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12475 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12485 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12495 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12505 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12515 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12525 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12535 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12545 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12555 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12565 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12575 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12585 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12595 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12605 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12615 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12625 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12635 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12645 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12655 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12665 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12675 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12685 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12695 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12705 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12715 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12725 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12735 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12745 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12755 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12765 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12775 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12785 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12795 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12805 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12815 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12825 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12835 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12845 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12855 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12865 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12875 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12885 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12895 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12905 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12915 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12925 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12935 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12945 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12955 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12965 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12975 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12985 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12995 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13005 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13015 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13025 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13035 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13045 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13055 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13065 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13075 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# Read at address     330
# 13077.00000 ns Read took         116 cycles
# Read at address     360
# 14247.00000 ns Read took         116 cycles
# ** Error: Assertion error.
#    Time: 14255 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14265 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14275 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14285 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14295 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14305 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14315 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14325 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14335 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14345 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14355 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14365 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14375 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14385 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14395 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14405 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14415 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14425 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14435 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14445 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14455 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14465 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14475 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14485 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14495 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14505 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14515 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14525 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14535 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14545 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14555 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14565 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14575 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14585 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14595 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14605 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14615 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14625 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14635 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14645 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14655 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14665 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14675 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14685 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14695 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14705 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14715 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14725 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14735 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14745 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14755 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14765 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14775 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14785 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14795 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14805 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14815 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14825 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14835 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14845 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14855 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14865 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14875 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14885 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14895 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14905 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14915 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14925 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14935 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14945 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14955 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14965 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14975 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14985 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14995 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15005 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15015 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15025 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15035 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15045 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15055 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15065 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15075 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15085 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15095 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15105 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15115 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15125 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15135 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15145 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15155 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15165 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15175 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15185 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15195 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15205 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15215 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15225 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15235 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15245 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15255 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15265 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15275 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15285 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15295 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15305 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15315 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15325 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15335 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15345 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15355 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15365 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15375 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15385 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15395 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15405 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15415 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# Read at address     390
# 15417.00000 ns Read took         116 cycles
# ** Error: Assertion error.
#    Time: 15425 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15435 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15445 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15455 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15465 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15475 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15485 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15495 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15505 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15515 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15525 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15535 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15545 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15555 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15565 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15575 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15585 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15595 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15605 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15615 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15625 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15635 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15645 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15655 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15665 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15675 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15685 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15695 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15705 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15715 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15725 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15735 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15745 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15755 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15765 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15775 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15785 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15795 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15805 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15815 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15825 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15835 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15845 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15855 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15865 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15875 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15885 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15895 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15905 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15915 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15925 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15935 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15945 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15955 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15965 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15975 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15985 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15995 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16005 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16015 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16025 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16035 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16045 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16055 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16065 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16075 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16085 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16095 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16105 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16115 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16125 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16135 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16145 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16155 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16165 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16175 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16185 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16195 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16205 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16215 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16225 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16235 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16245 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16255 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16265 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16275 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16285 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16295 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16305 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16315 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16325 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16335 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16345 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16355 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16365 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16375 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16385 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16395 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16405 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16415 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16425 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16435 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16445 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16455 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16465 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16475 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16485 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16495 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16505 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16515 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16525 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16535 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16545 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16555 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16565 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16575 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16585 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# Read at address     420
# 16587.00000 ns Read took         116 cycles
# ** Error: Assertion error.
#    Time: 16595 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16605 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16615 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16625 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16635 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16645 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16655 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16665 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16675 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16685 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16695 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16705 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16715 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16725 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16735 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16745 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16755 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16765 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16775 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16785 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16795 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16805 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16815 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16825 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16835 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16845 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16855 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16865 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16875 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16885 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16895 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16905 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16915 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16925 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16935 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16945 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16955 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16965 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16975 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16985 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16995 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17005 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17015 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17025 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17035 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17045 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17055 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17065 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17075 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17085 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17095 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17105 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17115 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17125 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17135 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17145 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17155 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17165 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17175 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17185 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17195 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17205 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17215 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17225 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17235 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17245 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17255 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17265 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17275 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17285 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17295 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17305 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17315 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17325 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17335 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17345 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17355 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17365 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17375 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17385 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17395 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17405 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17415 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17425 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17435 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17445 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17455 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17465 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17475 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17485 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17495 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17505 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17515 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17525 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17535 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17545 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17555 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17565 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17575 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17585 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17595 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17605 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17615 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17625 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17635 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17645 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17655 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17665 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17675 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17685 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17695 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17705 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17715 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17725 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17735 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17745 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 17755 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# Read at address     450
# 17757.00000 ns Read took         116 cycles
# 65449.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 65449 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:44 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 10:53:45 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:45 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 10:53:45 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:46 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 10:53:47 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:47 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 10:53:48 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:48 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 10:53:48 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:53:49 on Dec 10,2020, Elapsed time: 0:00:26
# Errors: 1628, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 10:53:49 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# ** Error: Assertion error.
#    Time: 1185 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1195 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1205 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1215 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1225 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1235 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1245 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1255 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1265 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1275 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1285 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1295 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1305 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1315 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1325 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1335 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1345 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1355 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1365 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1375 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# Read at address      28
# 1377.00000 ns Read took          19 cycles
# Read at address      56
# 2547.00000 ns Read took         116 cycles
# ** Error: Assertion error.
#    Time: 2555 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2565 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2575 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2585 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2595 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2605 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2615 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2625 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2635 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2645 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2655 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2665 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2675 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2685 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2695 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2705 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2715 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2725 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2735 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2745 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2755 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2765 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2775 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2785 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2795 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2805 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2815 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2825 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2835 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2845 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2855 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2865 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2875 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2885 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2895 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2905 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2915 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2925 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2935 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2945 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2955 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2965 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2975 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2985 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2995 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3005 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3015 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3025 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3035 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3045 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3055 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3065 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3075 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3085 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3095 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3105 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3115 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3125 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3135 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3145 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3155 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3165 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3175 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3185 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3195 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3205 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3215 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3225 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3235 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3245 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3255 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3265 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3275 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3285 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3295 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3305 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3315 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3325 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3335 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3345 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3355 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3365 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3375 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3385 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3395 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3405 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3415 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3425 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3435 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3445 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3455 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3465 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3475 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3485 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3495 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3505 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3515 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3525 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3535 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3545 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3555 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3565 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3575 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3585 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3595 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3605 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3615 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3625 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3635 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3645 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3655 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3665 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3675 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3685 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3695 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3705 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3715 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# Read at address      84
# 3717.00000 ns Read took         116 cycles
# Read at address     112
# 4887.00000 ns Read took         116 cycles
# ** Error: Assertion error.
#    Time: 4895 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4905 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4915 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4925 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4935 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4945 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4955 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4965 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4975 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4985 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4995 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5005 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5015 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5025 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5035 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5045 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5055 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5065 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5075 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5085 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5095 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5105 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5115 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5125 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5135 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5145 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5155 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5165 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5175 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5185 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5195 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5205 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5215 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5225 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5235 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5245 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5255 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5265 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5275 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5285 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5295 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5305 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5315 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5325 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5335 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5345 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5355 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5365 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5375 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5385 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5395 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5405 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5415 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5425 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5435 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5445 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5455 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5465 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5475 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5485 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5495 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5505 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5515 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5525 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5535 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5545 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5555 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5565 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5575 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5585 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5595 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5605 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5615 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5625 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5635 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5645 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5655 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5665 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5675 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5685 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5695 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5705 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5715 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5725 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5735 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5745 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5755 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5765 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5775 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5785 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5795 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5805 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5815 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5825 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5835 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5845 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5855 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5865 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5875 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5885 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5895 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5905 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5915 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5925 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5935 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5945 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5955 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5965 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5975 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5985 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 5995 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6005 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6015 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6025 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6035 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6045 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 6055 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# Read at address     140
# 6057.00000 ns Read took         116 cycles
# Read at address     168
# 7227.00000 ns Read took         116 cycles
# ** Error: Assertion error.
#    Time: 7235 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7245 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7255 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7265 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7275 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7285 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7295 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7305 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7315 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7325 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7335 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7345 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7355 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7365 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7375 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7385 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7395 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7405 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7415 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7425 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7435 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7445 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7455 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7465 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7475 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7485 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7495 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7505 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7515 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7525 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7535 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7545 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7555 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7565 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7575 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7585 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7595 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7605 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7615 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7625 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7635 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7645 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7655 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7665 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7675 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7685 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7695 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7705 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7715 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7725 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7735 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7745 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7755 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7765 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7775 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7785 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7795 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7805 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7815 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7825 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7835 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7845 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7855 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7865 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7875 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7885 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7895 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7905 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7915 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7925 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7935 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7945 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7955 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7965 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7975 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7985 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 7995 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8005 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8015 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8025 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8035 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8045 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8055 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8065 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8075 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8085 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8095 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8105 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8115 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8125 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8135 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8145 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8155 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8165 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8175 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8185 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8195 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8205 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8215 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8225 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8235 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8245 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8255 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8265 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8275 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8285 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8295 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8305 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8315 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8325 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8335 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8345 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8355 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8365 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8375 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8385 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 8395 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# Read at address     196
# 8397.00000 ns Read took         116 cycles
# Read at address     224
# 9567.00000 ns Read took         116 cycles
# ** Error: Assertion error.
#    Time: 9575 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9585 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9595 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9605 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9615 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9625 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9635 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9645 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9655 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9665 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9675 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9685 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9695 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9705 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9715 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9725 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9735 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9745 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9755 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 9765 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# Read at address     252
# 9767.00000 ns Read took          19 cycles
# Read at address     280
# 10937.00000 ns Read took         116 cycles
# ** Error: Assertion error.
#    Time: 10945 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10955 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10965 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10975 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10985 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 10995 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11005 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11015 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11025 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11035 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11045 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11055 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11065 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11075 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11085 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11095 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11105 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11115 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11125 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11135 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11145 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11155 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11165 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11175 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11185 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11195 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11205 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11215 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11225 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11235 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11245 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11255 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11265 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11275 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11285 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11295 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11305 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11315 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11325 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11335 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11345 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11355 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11365 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11375 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11385 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11395 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11405 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11415 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11425 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11435 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11445 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11455 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11465 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11475 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11485 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11495 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11505 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11515 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11525 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11535 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11545 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11555 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11565 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11575 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11585 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11595 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11605 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11615 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11625 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11635 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11645 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11655 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11665 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11675 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11685 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11695 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11705 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11715 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11725 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11735 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11745 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11755 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11765 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11775 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11785 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11795 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11805 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11815 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11825 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11835 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11845 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11855 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11865 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11875 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11885 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11895 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11905 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11915 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11925 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11935 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11945 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11955 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11965 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11975 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11985 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 11995 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12005 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12015 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12025 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12035 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12045 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12055 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12065 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12075 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12085 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12095 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 12105 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# Read at address     308
# 12107.00000 ns Read took         116 cycles
# Read at address     336
# 13277.00000 ns Read took         116 cycles
# ** Error: Assertion error.
#    Time: 13285 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13295 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13305 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13315 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13325 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13335 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13345 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13355 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13365 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13375 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13385 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13395 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13405 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13415 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13425 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13435 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13445 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13455 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13465 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13475 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13485 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13495 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13505 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13515 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13525 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13535 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13545 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13555 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13565 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13575 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13585 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13595 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13605 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13615 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13625 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13635 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13645 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13655 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13665 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13675 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13685 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13695 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13705 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13715 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13725 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13735 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13745 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13755 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13765 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13775 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13785 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13795 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13805 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13815 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13825 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13835 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13845 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13855 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13865 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13875 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13885 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13895 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13905 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13915 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13925 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13935 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13945 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13955 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13965 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13975 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13985 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 13995 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14005 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14015 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14025 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14035 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14045 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14055 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14065 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14075 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14085 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14095 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14105 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14115 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14125 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14135 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14145 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14155 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14165 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14175 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14185 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14195 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14205 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14215 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14225 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14235 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14245 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14255 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14265 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14275 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14285 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14295 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14305 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14315 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14325 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14335 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14345 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14355 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14365 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14375 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14385 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14395 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14405 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14415 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14425 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14435 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 14445 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# Read at address     364
# 14447.00000 ns Read took         116 cycles
# Read at address     392
# 15617.00000 ns Read took         116 cycles
# ** Error: Assertion error.
#    Time: 15625 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15635 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15645 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15655 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15665 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15675 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15685 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15695 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15705 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15715 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15725 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15735 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15745 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15755 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15765 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15775 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15785 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15795 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15805 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15815 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15825 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15835 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15845 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15855 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15865 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15875 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15885 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15895 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15905 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15915 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15925 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15935 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15945 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15955 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15965 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15975 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15985 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 15995 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16005 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16015 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16025 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16035 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16045 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16055 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16065 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16075 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16085 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16095 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16105 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16115 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16125 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16135 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16145 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16155 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16165 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16175 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16185 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16195 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16205 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16215 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16225 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16235 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16245 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16255 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16265 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16275 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16285 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16295 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16305 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16315 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16325 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16335 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16345 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16355 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16365 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16375 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16385 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16395 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16405 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16415 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16425 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16435 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16445 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16455 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16465 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16475 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16485 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16495 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16505 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16515 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16525 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16535 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16545 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16555 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16565 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16575 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16585 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16595 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16605 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16615 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16625 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16635 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16645 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16655 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16665 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16675 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16685 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16695 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16705 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16715 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16725 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16735 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16745 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16755 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16765 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16775 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 16785 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# Read at address     420
# 16787.00000 ns Read took         116 cycles
# 64479.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 64479 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:03 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 10:54:04 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:04 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 10:54:05 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:06 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 10:54:06 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:06 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 10:54:07 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:07 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 10:54:07 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:54:08 on Dec 10,2020, Elapsed time: 0:00:19
# Errors: 1063, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 10:54:08 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      24
# 1377.00000 ns Read took          19 cycles
# Read at address      48
# 2547.00000 ns Read took         116 cycles
# Read at address      72
# 3717.00000 ns Read took         116 cycles
# Read at address      96
# 4887.00000 ns Read took         116 cycles
# Read at address     120
# 5087.00000 ns Read took          19 cycles
# Read at address     144
# 6257.00000 ns Read took         116 cycles
# Read at address     168
# 7427.00000 ns Read took         116 cycles
# Read at address     192
# 8597.00000 ns Read took         116 cycles
# Read at address     216
# 8797.00000 ns Read took          19 cycles
# Read at address     240
# 9967.00000 ns Read took         116 cycles
# Read at address     264
# 11137.00000 ns Read took         116 cycles
# Read at address     288
# 12307.00000 ns Read took         116 cycles
# Read at address     312
# 12507.00000 ns Read took          19 cycles
# Read at address     336
# 13677.00000 ns Read took         116 cycles
# Read at address     360
# 14847.00000 ns Read took         116 cycles
# 62539.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 62539 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:30 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 10:54:31 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:31 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 10:54:32 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:33 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 10:54:33 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:33 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 10:54:34 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:34 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 10:54:34 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:54:35 on Dec 10,2020, Elapsed time: 0:00:27
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 10:54:35 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# 66419.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 66419 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:33 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 10:56:34 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:34 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 10:56:35 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:36 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 10:56:36 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:36 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 10:56:37 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:37 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 10:56:37 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:56:38 on Dec 10,2020, Elapsed time: 0:02:03
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 10:56:38 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at 0
# 1177.00000 ns Read took         116 cycles
# Read at address       0
# 1237.00000 ns Read took           5 cycles
# Read at 0
# 1297.00000 ns Read took           5 cycles
# Read at address      32
# 2467.00000 ns Read took         116 cycles
# Read at 0
# 2527.00000 ns Read took           5 cycles
# Read at address      64
# 3697.00000 ns Read took         116 cycles
# Read at 0
# 3757.00000 ns Read took           5 cycles
# Read at address      96
# 4927.00000 ns Read took         116 cycles
# Read at 0
# 4987.00000 ns Read took           5 cycles
# Read at address     128
# 6157.00000 ns Read took         116 cycles
# Read at 0
# 6217.00000 ns Read took           5 cycles
# Read at address     160
# 7387.00000 ns Read took         116 cycles
# Read at 0
# 7447.00000 ns Read took           5 cycles
# Read at address     192
# 8617.00000 ns Read took         116 cycles
# Read at 0
# 8677.00000 ns Read took           5 cycles
# Read at address     224
# 9847.00000 ns Read took         116 cycles
# Read at 0
# 9907.00000 ns Read took           5 cycles
# Read at address     256
# 11077.00000 ns Read took         116 cycles
# Read at 0
# 11277.00000 ns Read took          19 cycles
# Read at address     288
# 12447.00000 ns Read took         116 cycles
# Read at 0
# 12507.00000 ns Read took           5 cycles
# Read at address     320
# 13677.00000 ns Read took         116 cycles
# Read at 0
# 13737.00000 ns Read took           5 cycles
# Read at address     352
# 14907.00000 ns Read took         116 cycles
# Read at 0
# 14967.00000 ns Read took           5 cycles
# Read at address     384
# 16137.00000 ns Read took         116 cycles
# Read at 0
# 16197.00000 ns Read took           5 cycles
# Read at address     416
# 17367.00000 ns Read took         116 cycles
# Read at 0
# 17427.00000 ns Read took           5 cycles
# Read at address     448
# 18597.00000 ns Read took         116 cycles
# Read at 0
# 18657.00000 ns Read took           5 cycles
# Read at address     480
# 19827.00000 ns Read took         116 cycles
# Read at 0
# 19887.00000 ns Read took           5 cycles
# Read at address     512
# 21057.00000 ns Read took         116 cycles
# Read at 0
# 21257.00000 ns Read took          19 cycles
# Read at address     544
# 22427.00000 ns Read took         116 cycles
# Read at 0
# 22487.00000 ns Read took           5 cycles
# Read at address     576
# 23657.00000 ns Read took         116 cycles
# Read at 0
# 23717.00000 ns Read took           5 cycles
# Read at address     608
# 24887.00000 ns Read took         116 cycles
# Read at 0
# 24947.00000 ns Read took           5 cycles
# Read at address     640
# 26117.00000 ns Read took         116 cycles
# Read at 0
# 26177.00000 ns Read took           5 cycles
# Read at address     672
# 27347.00000 ns Read took         116 cycles
# Read at 0
# 27407.00000 ns Read took           5 cycles
# Read at address     704
# 28577.00000 ns Read took         116 cycles
# Read at 0
# 28637.00000 ns Read took           5 cycles
# Read at address     736
# 29807.00000 ns Read took         116 cycles
# Read at 0
# 29867.00000 ns Read took           5 cycles
# Read at address     768
# 31037.00000 ns Read took         116 cycles
# Read at 0
# 31237.00000 ns Read took          19 cycles
# Read at address     800
# 32407.00000 ns Read took         116 cycles
# Read at 0
# 32467.00000 ns Read took           5 cycles
# Read at address     832
# 33637.00000 ns Read took         116 cycles
# Read at 0
# 33697.00000 ns Read took           5 cycles
# Read at address     864
# 34867.00000 ns Read took         116 cycles
# Read at 0
# 34927.00000 ns Read took           5 cycles
# Read at address     896
# 36097.00000 ns Read took         116 cycles
# Read at 0
# 36157.00000 ns Read took           5 cycles
# Read at address     928
# 37327.00000 ns Read took         116 cycles
# Read at 0
# 37387.00000 ns Read took           5 cycles
# Read at address     960
# 38557.00000 ns Read took         116 cycles
# Read at 0
# 38617.00000 ns Read took           5 cycles
# Read at address     992
# 39787.00000 ns Read took         116 cycles
# Read at 0
# 39847.00000 ns Read took           5 cycles
# Read at address    1024
# 41017.00000 ns Read took         116 cycles
# Read at 0
# 41217.00000 ns Read took          19 cycles
# Read at address    1056
# 42387.00000 ns Read took         116 cycles
# Read at 0
# 42447.00000 ns Read took           5 cycles
# Read at address    1088
# 43617.00000 ns Read took         116 cycles
# Read at 0
# 43677.00000 ns Read took           5 cycles
# Read at address    1120
# 44847.00000 ns Read took         116 cycles
# Read at 0
# 44907.00000 ns Read took           5 cycles
# Read at address    1152
# 46077.00000 ns Read took         116 cycles
# Read at 0
# 46137.00000 ns Read took           5 cycles
# Read at address    1184
# 47307.00000 ns Read took         116 cycles
# Read at 0
# 47367.00000 ns Read took           5 cycles
# Read at address    1216
# 48537.00000 ns Read took         116 cycles
# Read at 0
# 48597.00000 ns Read took           5 cycles
# Read at address    1248
# 49767.00000 ns Read took         116 cycles
# Read at 0
# 49827.00000 ns Read took           5 cycles
# Read at address    1280
# 50997.00000 ns Read took         116 cycles
# Read at 0
# 51197.00000 ns Read took          19 cycles
# Read at address    1312
# 52367.00000 ns Read took         116 cycles
# Read at 0
# 52427.00000 ns Read took           5 cycles
# Read at address    1344
# 53597.00000 ns Read took         116 cycles
# Read at 0
# 53657.00000 ns Read took           5 cycles
# Read at address    1376
# 54827.00000 ns Read took         116 cycles
# Read at 0
# 54887.00000 ns Read took           5 cycles
# Read at address    1408
# 56057.00000 ns Read took         116 cycles
# Read at 0
# 56117.00000 ns Read took           5 cycles
# Read at address    1440
# 57287.00000 ns Read took         116 cycles
# Read at 0
# 57347.00000 ns Read took           5 cycles
# Read at address    1472
# 58517.00000 ns Read took         116 cycles
# Read at 0
# 58577.00000 ns Read took           5 cycles
# Read at address    1504
# 59747.00000 ns Read took         116 cycles
# Read at 0
# 59807.00000 ns Read took           5 cycles
# Read at address    1536
# 60977.00000 ns Read took         116 cycles
# Read at 0
# 61177.00000 ns Read took          19 cycles
# Read at address    1568
# 62347.00000 ns Read took         116 cycles
# Read at 0
# 62407.00000 ns Read took           5 cycles
# Read at address    1600
# 63577.00000 ns Read took         116 cycles
# Read at 0
# 63637.00000 ns Read took           5 cycles
# Read at address    1632
# 64807.00000 ns Read took         116 cycles
# Read at 0
# 64867.00000 ns Read took           5 cycles
# Read at address    1664
# 66037.00000 ns Read took         116 cycles
# Read at 0
# 66097.00000 ns Read took           5 cycles
# Read at address    1696
# 67267.00000 ns Read took         116 cycles
# Read at 0
# 67327.00000 ns Read took           5 cycles
# Read at address    1728
# 68497.00000 ns Read took         116 cycles
# Read at 0
# 68557.00000 ns Read took           5 cycles
# Read at address    1760
# 69727.00000 ns Read took         116 cycles
# Read at 0
# 69787.00000 ns Read took           5 cycles
# Read at address    1792
# 70957.00000 ns Read took         116 cycles
# Read at 0
# 71157.00000 ns Read took          19 cycles
# Read at address    1824
# 72327.00000 ns Read took         116 cycles
# Read at 0
# 72387.00000 ns Read took           5 cycles
# Read at address    1856
# 73557.00000 ns Read took         116 cycles
# Read at 0
# 73617.00000 ns Read took           5 cycles
# Read at address    1888
# 74787.00000 ns Read took         116 cycles
# Read at 0
# 74847.00000 ns Read took           5 cycles
# Read at address    1920
# 76017.00000 ns Read took         116 cycles
# Read at 0
# 76077.00000 ns Read took           5 cycles
# Read at address    1952
# 77247.00000 ns Read took         116 cycles
# Read at 0
# 77307.00000 ns Read took           5 cycles
# Read at address    1984
# 78477.00000 ns Read took         116 cycles
# Read at 0
# 78537.00000 ns Read took           5 cycles
# Read at address    2016
# 79707.00000 ns Read took         116 cycles
# Read at 0
# 79767.00000 ns Read took           5 cycles
# Read at address    2048
# 80937.00000 ns Read took         116 cycles
# Read at 0
# 81137.00000 ns Read took          19 cycles
# Read at address    2080
# 82307.00000 ns Read took         116 cycles
# Read at 0
# 82367.00000 ns Read took           5 cycles
# Read at address    2112
# 83537.00000 ns Read took         116 cycles
# Read at 0
# 83597.00000 ns Read took           5 cycles
# Read at address    2144
# 84767.00000 ns Read took         116 cycles
# Read at 0
# 84827.00000 ns Read took           5 cycles
# Read at address    2176
# 85997.00000 ns Read took         116 cycles
# Read at 0
# 86057.00000 ns Read took           5 cycles
# Read at address    2208
# 87227.00000 ns Read took         116 cycles
# Read at 0
# 87287.00000 ns Read took           5 cycles
# Read at address    2240
# 88457.00000 ns Read took         116 cycles
# Read at 0
# 88517.00000 ns Read took           5 cycles
# Read at address    2272
# 89687.00000 ns Read took         116 cycles
# Read at 0
# 89747.00000 ns Read took           5 cycles
# Read at address    2304
# 90917.00000 ns Read took         116 cycles
# Read at 0
# 91117.00000 ns Read took          19 cycles
# Read at address    2336
# 92287.00000 ns Read took         116 cycles
# Read at 0
# 92347.00000 ns Read took           5 cycles
# Read at address    2368
# 93517.00000 ns Read took         116 cycles
# Read at 0
# 93577.00000 ns Read took           5 cycles
# Read at address    2400
# 94747.00000 ns Read took         116 cycles
# Read at 0
# 94807.00000 ns Read took           5 cycles
# Read at address    2432
# 95977.00000 ns Read took         116 cycles
# Read at 0
# 96037.00000 ns Read took           5 cycles
# Read at address    2464
# 97207.00000 ns Read took         116 cycles
# Read at 0
# 97267.00000 ns Read took           5 cycles
# Read at address    2496
# 98437.00000 ns Read took         116 cycles
# Read at 0
# 98497.00000 ns Read took           5 cycles
# Read at address    2528
# 99667.00000 ns Read took         116 cycles
# Read at 0
# 99727.00000 ns Read took           5 cycles
# Read at address    2560
# 100897.00000 ns Read took         116 cycles
# Read at 0
# 101097.00000 ns Read took          19 cycles
# Read at address    2592
# 102267.00000 ns Read took         116 cycles
# Read at 0
# 102327.00000 ns Read took           5 cycles
# Read at address    2624
# 103497.00000 ns Read took         116 cycles
# Read at 0
# 103557.00000 ns Read took           5 cycles
# Read at address    2656
# 104727.00000 ns Read took         116 cycles
# Read at 0
# 104787.00000 ns Read took           5 cycles
# Read at address    2688
# 105957.00000 ns Read took         116 cycles
# Read at 0
# 106017.00000 ns Read took           5 cycles
# Read at address    2720
# 107187.00000 ns Read took         116 cycles
# Read at 0
# 107247.00000 ns Read took           5 cycles
# Read at address    2752
# 108417.00000 ns Read took         116 cycles
# Read at 0
# 108477.00000 ns Read took           5 cycles
# Read at address    2784
# 109647.00000 ns Read took         116 cycles
# Read at 0
# 109707.00000 ns Read took           5 cycles
# Read at address    2816
# 110877.00000 ns Read took         116 cycles
# Read at 0
# 111077.00000 ns Read took          19 cycles
# Read at address    2848
# 112247.00000 ns Read took         116 cycles
# Read at 0
# 112307.00000 ns Read took           5 cycles
# Read at address    2880
# 113477.00000 ns Read took         116 cycles
# Read at 0
# 113537.00000 ns Read took           5 cycles
# Read at address    2912
# 114707.00000 ns Read took         116 cycles
# Read at 0
# 114767.00000 ns Read took           5 cycles
# Read at address    2944
# 115937.00000 ns Read took         116 cycles
# Read at 0
# 115997.00000 ns Read took           5 cycles
# Read at address    2976
# 117167.00000 ns Read took         116 cycles
# Read at 0
# 117227.00000 ns Read took           5 cycles
# Read at address    3008
# 118397.00000 ns Read took         116 cycles
# Read at 0
# 118457.00000 ns Read took           5 cycles
# Read at address    3040
# 119627.00000 ns Read took         116 cycles
# Read at 0
# 119687.00000 ns Read took           5 cycles
# Read at address    3072
# 120857.00000 ns Read took         116 cycles
# Read at 0
# 121057.00000 ns Read took          19 cycles
# Read at address    3104
# 122227.00000 ns Read took         116 cycles
# Read at 0
# 122287.00000 ns Read took           5 cycles
# Read at address    3136
# 123457.00000 ns Read took         116 cycles
# Read at 0
# 123517.00000 ns Read took           5 cycles
# Read at address    3168
# 124687.00000 ns Read took         116 cycles
# Read at 0
# 124747.00000 ns Read took           5 cycles
# Read at address    3200
# 125917.00000 ns Read took         116 cycles
# 173609.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(310)
#    Time: 173609 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 310
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:15 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:00:16 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:16 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:00:17 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:18 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:00:18 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:18 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:00:19 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:19 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:00:19 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:00:20 on Dec 10,2020, Elapsed time: 0:03:42
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:00:20 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# Read at address    8192
# 300697.00000 ns Read took         116 cycles
# Read at address    8224
# 301867.00000 ns Read took         116 cycles
# Read at address    8256
# 303037.00000 ns Read took         116 cycles
# Read at address    8288
# 304207.00000 ns Read took         116 cycles
# Read at address    8320
# 305377.00000 ns Read took         116 cycles
# Read at address    8352
# 306547.00000 ns Read took         116 cycles
# Read at address    8384
# 307717.00000 ns Read took         116 cycles
# Read at address    8416
# 308887.00000 ns Read took         116 cycles
# Read at address    8448
# 310057.00000 ns Read took         116 cycles
# Read at address    8480
# 311227.00000 ns Read took         116 cycles
# Read at address    8512
# 312397.00000 ns Read took         116 cycles
# Read at address    8544
# 313567.00000 ns Read took         116 cycles
# Read at address    8576
# 314737.00000 ns Read took         116 cycles
# Read at address    8608
# 315907.00000 ns Read took         116 cycles
# Read at address    8640
# 317077.00000 ns Read took         116 cycles
# Read at address    8672
# 318247.00000 ns Read took         116 cycles
# Read at address    8704
# 319417.00000 ns Read took         116 cycles
# Read at address    8736
# 320587.00000 ns Read took         116 cycles
# Read at address    8768
# 321757.00000 ns Read took         116 cycles
# Read at address    8800
# 322927.00000 ns Read took         116 cycles
# Read at address    8832
# 324097.00000 ns Read took         116 cycles
# Read at address    8864
# 325267.00000 ns Read took         116 cycles
# Read at address    8896
# 326437.00000 ns Read took         116 cycles
# Read at address    8928
# 327607.00000 ns Read took         116 cycles
# Read at address    8960
# 328777.00000 ns Read took         116 cycles
# Read at address    8992
# 329947.00000 ns Read took         116 cycles
# Read at address    9024
# 331117.00000 ns Read took         116 cycles
# Read at address    9056
# 332287.00000 ns Read took         116 cycles
# Read at address    9088
# 333457.00000 ns Read took         116 cycles
# Read at address    9120
# 334627.00000 ns Read took         116 cycles
# Read at address    9152
# 335797.00000 ns Read took         116 cycles
# Read at address    9184
# 336967.00000 ns Read took         116 cycles
# Read at address    9216
# 338137.00000 ns Read took         116 cycles
# Read at address    9248
# 339307.00000 ns Read took         116 cycles
# Read at address    9280
# 340477.00000 ns Read took         116 cycles
# Read at address    9312
# 341647.00000 ns Read took         116 cycles
# Read at address    9344
# 342817.00000 ns Read took         116 cycles
# Read at address    9376
# 343987.00000 ns Read took         116 cycles
# Read at address    9408
# 345157.00000 ns Read took         116 cycles
# Read at address    9440
# 346327.00000 ns Read took         116 cycles
# Read at address    9472
# 347497.00000 ns Read took         116 cycles
# Read at address    9504
# 348667.00000 ns Read took         116 cycles
# Read at address    9536
# 349837.00000 ns Read took         116 cycles
# Read at address    9568
# 351007.00000 ns Read took         116 cycles
# Read at address    9600
# 352177.00000 ns Read took         116 cycles
# Read at address    9632
# 353347.00000 ns Read took         116 cycles
# Read at address    9664
# 354517.00000 ns Read took         116 cycles
# Read at address    9696
# 355687.00000 ns Read took         116 cycles
# Read at address    9728
# 356857.00000 ns Read took         116 cycles
# Read at address    9760
# 358027.00000 ns Read took         116 cycles
# Read at address    9792
# 359197.00000 ns Read took         116 cycles
# Read at address    9824
# 360367.00000 ns Read took         116 cycles
# Read at address    9856
# 361537.00000 ns Read took         116 cycles
# Read at address    9888
# 362707.00000 ns Read took         116 cycles
# Read at address    9920
# 363877.00000 ns Read took         116 cycles
# Read at address    9952
# 365047.00000 ns Read took         116 cycles
# Read at address    9984
# 366217.00000 ns Read took         116 cycles
# Read at address   10016
# 367387.00000 ns Read took         116 cycles
# Read at address   10048
# 368557.00000 ns Read took         116 cycles
# Read at address   10080
# 369727.00000 ns Read took         116 cycles
# Read at address   10112
# 370897.00000 ns Read took         116 cycles
# Read at address   10144
# 372067.00000 ns Read took         116 cycles
# Read at address   10176
# 373237.00000 ns Read took         116 cycles
# Read at address   10208
# 374407.00000 ns Read took         116 cycles
# Read at address   10240
# 375577.00000 ns Read took         116 cycles
# Read at address   10272
# 376747.00000 ns Read took         116 cycles
# Read at address   10304
# 377917.00000 ns Read took         116 cycles
# Read at address   10336
# 379087.00000 ns Read took         116 cycles
# Read at address   10368
# 380257.00000 ns Read took         116 cycles
# Read at address   10400
# 381427.00000 ns Read took         116 cycles
# Read at address   10432
# 382597.00000 ns Read took         116 cycles
# Read at address   10464
# 383767.00000 ns Read took         116 cycles
# Read at address   10496
# 384937.00000 ns Read took         116 cycles
# Read at address   10528
# 386107.00000 ns Read took         116 cycles
# Read at address   10560
# 387277.00000 ns Read took         116 cycles
# Read at address   10592
# 388447.00000 ns Read took         116 cycles
# Read at address   10624
# 389617.00000 ns Read took         116 cycles
# Read at address   10656
# 390787.00000 ns Read took         116 cycles
# Read at address   10688
# 391957.00000 ns Read took         116 cycles
# Read at address   10720
# 393127.00000 ns Read took         116 cycles
# Read at address   10752
# 394297.00000 ns Read took         116 cycles
# Read at address   10784
# 395467.00000 ns Read took         116 cycles
# Read at address   10816
# 396637.00000 ns Read took         116 cycles
# Read at address   10848
# 397807.00000 ns Read took         116 cycles
# Read at address   10880
# 398977.00000 ns Read took         116 cycles
# Read at address   10912
# 400147.00000 ns Read took         116 cycles
# Read at address   10944
# 401317.00000 ns Read took         116 cycles
# Read at address   10976
# 402487.00000 ns Read took         116 cycles
# Read at address   11008
# 403657.00000 ns Read took         116 cycles
# Read at address   11040
# 404827.00000 ns Read took         116 cycles
# Read at address   11072
# 405997.00000 ns Read took         116 cycles
# Read at address   11104
# 407167.00000 ns Read took         116 cycles
# Read at address   11136
# 408337.00000 ns Read took         116 cycles
# Read at address   11168
# 409507.00000 ns Read took         116 cycles
# Read at address   11200
# 410677.00000 ns Read took         116 cycles
# Read at address   11232
# 411847.00000 ns Read took         116 cycles
# Read at address   11264
# 413017.00000 ns Read took         116 cycles
# Read at address   11296
# 414187.00000 ns Read took         116 cycles
# Read at address   11328
# 415357.00000 ns Read took         116 cycles
# Read at address   11360
# 416527.00000 ns Read took         116 cycles
# Read at address   11392
# 417697.00000 ns Read took         116 cycles
# Read at address   11424
# 418867.00000 ns Read took         116 cycles
# Read at address   11456
# 420037.00000 ns Read took         116 cycles
# Read at address   11488
# 421207.00000 ns Read took         116 cycles
# Read at address   11520
# 422377.00000 ns Read took         116 cycles
# Read at address   11552
# 423547.00000 ns Read took         116 cycles
# Read at address   11584
# 424717.00000 ns Read took         116 cycles
# Read at address   11616
# 425887.00000 ns Read took         116 cycles
# Read at address   11648
# 427057.00000 ns Read took         116 cycles
# Read at address   11680
# 428227.00000 ns Read took         116 cycles
# Read at address   11712
# 429397.00000 ns Read took         116 cycles
# Read at address   11744
# 430567.00000 ns Read took         116 cycles
# Read at address   11776
# 431737.00000 ns Read took         116 cycles
# Read at address   11808
# 432907.00000 ns Read took         116 cycles
# Read at address   11840
# 434077.00000 ns Read took         116 cycles
# Read at address   11872
# 435247.00000 ns Read took         116 cycles
# Read at address   11904
# 436417.00000 ns Read took         116 cycles
# Read at address   11936
# 437587.00000 ns Read took         116 cycles
# Read at address   11968
# 438757.00000 ns Read took         116 cycles
# Read at address   12000
# 439927.00000 ns Read took         116 cycles
# Read at address   12032
# 441097.00000 ns Read took         116 cycles
# Read at address   12064
# 442267.00000 ns Read took         116 cycles
# Read at address   12096
# 443437.00000 ns Read took         116 cycles
# Read at address   12128
# 444607.00000 ns Read took         116 cycles
# Read at address   12160
# 445777.00000 ns Read took         116 cycles
# Read at address   12192
# 446947.00000 ns Read took         116 cycles
# Read at address   12224
# 448117.00000 ns Read took         116 cycles
# Read at address   12256
# 449287.00000 ns Read took         116 cycles
# Read at address   12288
# 450457.00000 ns Read took         116 cycles
# Read at address   12320
# 451627.00000 ns Read took         116 cycles
# Read at address   12352
# 452797.00000 ns Read took         116 cycles
# Read at address   12384
# 453967.00000 ns Read took         116 cycles
# Read at address   12416
# 455137.00000 ns Read took         116 cycles
# Read at address   12448
# 456307.00000 ns Read took         116 cycles
# Read at address   12480
# 457477.00000 ns Read took         116 cycles
# Read at address   12512
# 458647.00000 ns Read took         116 cycles
# Read at address   12544
# 459817.00000 ns Read took         116 cycles
# Read at address   12576
# 460987.00000 ns Read took         116 cycles
# Read at address   12608
# 462157.00000 ns Read took         116 cycles
# Read at address   12640
# 463327.00000 ns Read took         116 cycles
# Read at address   12672
# 464497.00000 ns Read took         116 cycles
# Read at address   12704
# 465667.00000 ns Read took         116 cycles
# Read at address   12736
# 466837.00000 ns Read took         116 cycles
# Read at address   12768
# 468007.00000 ns Read took         116 cycles
# Read at address   12800
# 469177.00000 ns Read took         116 cycles
# Read at address   12832
# 470347.00000 ns Read took         116 cycles
# Read at address   12864
# 471517.00000 ns Read took         116 cycles
# Read at address   12896
# 472687.00000 ns Read took         116 cycles
# Read at address   12928
# 473857.00000 ns Read took         116 cycles
# Read at address   12960
# 475027.00000 ns Read took         116 cycles
# Read at address   12992
# 476197.00000 ns Read took         116 cycles
# Read at address   13024
# 477367.00000 ns Read took         116 cycles
# Read at address   13056
# 478537.00000 ns Read took         116 cycles
# Read at address   13088
# 479707.00000 ns Read took         116 cycles
# Read at address   13120
# 480877.00000 ns Read took         116 cycles
# Read at address   13152
# 482047.00000 ns Read took         116 cycles
# Read at address   13184
# 483217.00000 ns Read took         116 cycles
# Read at address   13216
# 484387.00000 ns Read took         116 cycles
# Read at address   13248
# 485557.00000 ns Read took         116 cycles
# Read at address   13280
# 486727.00000 ns Read took         116 cycles
# Read at address   13312
# 487897.00000 ns Read took         116 cycles
# Read at address   13344
# 489067.00000 ns Read took         116 cycles
# Read at address   13376
# 490237.00000 ns Read took         116 cycles
# Read at address   13408
# 491407.00000 ns Read took         116 cycles
# Read at address   13440
# 492577.00000 ns Read took         116 cycles
# Read at address   13472
# 493747.00000 ns Read took         116 cycles
# Read at address   13504
# 494917.00000 ns Read took         116 cycles
# Read at address   13536
# 496087.00000 ns Read took         116 cycles
# Read at address   13568
# 497257.00000 ns Read took         116 cycles
# Read at address   13600
# 498427.00000 ns Read took         116 cycles
# Read at address   13632
# 499597.00000 ns Read took         116 cycles
# Read at address   13664
# 500767.00000 ns Read took         116 cycles
# Read at address   13696
# 501937.00000 ns Read took         116 cycles
# Read at address   13728
# 503107.00000 ns Read took         116 cycles
# Read at address   13760
# 504277.00000 ns Read took         116 cycles
# Read at address   13792
# 505447.00000 ns Read took         116 cycles
# Read at address   13824
# 506617.00000 ns Read took         116 cycles
# Read at address   13856
# 507787.00000 ns Read took         116 cycles
# Read at address   13888
# 508957.00000 ns Read took         116 cycles
# Read at address   13920
# 510127.00000 ns Read took         116 cycles
# Read at address   13952
# 511297.00000 ns Read took         116 cycles
# Read at address   13984
# 512467.00000 ns Read took         116 cycles
# Read at address   14016
# 513637.00000 ns Read took         116 cycles
# Read at address   14048
# 514807.00000 ns Read took         116 cycles
# Read at address   14080
# 515977.00000 ns Read took         116 cycles
# Read at address   14112
# 517147.00000 ns Read took         116 cycles
# Read at address   14144
# 518317.00000 ns Read took         116 cycles
# Read at address   14176
# 519487.00000 ns Read took         116 cycles
# Read at address   14208
# 520657.00000 ns Read took         116 cycles
# Read at address   14240
# 521827.00000 ns Read took         116 cycles
# Read at address   14272
# 522997.00000 ns Read took         116 cycles
# Read at address   14304
# 524167.00000 ns Read took         116 cycles
# Read at address   14336
# 525337.00000 ns Read took         116 cycles
# Read at address   14368
# 526507.00000 ns Read took         116 cycles
# Read at address   14400
# 527677.00000 ns Read took         116 cycles
# Read at address   14432
# 528847.00000 ns Read took         116 cycles
# Read at address   14464
# 530017.00000 ns Read took         116 cycles
# Read at address   14496
# 531187.00000 ns Read took         116 cycles
# Read at address   14528
# 532357.00000 ns Read took         116 cycles
# Read at address   14560
# 533527.00000 ns Read took         116 cycles
# Read at address   14592
# 534697.00000 ns Read took         116 cycles
# Read at address   14624
# 535867.00000 ns Read took         116 cycles
# Read at address   14656
# 537037.00000 ns Read took         116 cycles
# Read at address   14688
# 538207.00000 ns Read took         116 cycles
# Read at address   14720
# 539377.00000 ns Read took         116 cycles
# Read at address   14752
# 540547.00000 ns Read took         116 cycles
# Read at address   14784
# 541717.00000 ns Read took         116 cycles
# Read at address   14816
# 542887.00000 ns Read took         116 cycles
# Read at address   14848
# 544057.00000 ns Read took         116 cycles
# Read at address   14880
# 545227.00000 ns Read took         116 cycles
# Read at address   14912
# 546397.00000 ns Read took         116 cycles
# Read at address   14944
# 547567.00000 ns Read took         116 cycles
# Read at address   14976
# 548737.00000 ns Read took         116 cycles
# Read at address   15008
# 549907.00000 ns Read took         116 cycles
# Read at address   15040
# 551077.00000 ns Read took         116 cycles
# Read at address   15072
# 552247.00000 ns Read took         116 cycles
# Read at address   15104
# 553417.00000 ns Read took         116 cycles
# Read at address   15136
# 554587.00000 ns Read took         116 cycles
# Read at address   15168
# 555757.00000 ns Read took         116 cycles
# Read at address   15200
# 556927.00000 ns Read took         116 cycles
# Read at address   15232
# 558097.00000 ns Read took         116 cycles
# Read at address   15264
# 559267.00000 ns Read took         116 cycles
# Read at address   15296
# 560437.00000 ns Read took         116 cycles
# Read at address   15328
# 561607.00000 ns Read took         116 cycles
# Read at address   15360
# 562777.00000 ns Read took         116 cycles
# Read at address   15392
# 563947.00000 ns Read took         116 cycles
# Read at address   15424
# 565117.00000 ns Read took         116 cycles
# Read at address   15456
# 566287.00000 ns Read took         116 cycles
# Read at address   15488
# 567457.00000 ns Read took         116 cycles
# Read at address   15520
# 568627.00000 ns Read took         116 cycles
# Read at address   15552
# 569797.00000 ns Read took         116 cycles
# Read at address   15584
# 570967.00000 ns Read took         116 cycles
# Read at address   15616
# 572137.00000 ns Read took         116 cycles
# Read at address   15648
# 573307.00000 ns Read took         116 cycles
# Read at address   15680
# 574477.00000 ns Read took         116 cycles
# Read at address   15712
# 575647.00000 ns Read took         116 cycles
# Read at address   15744
# 576817.00000 ns Read took         116 cycles
# Read at address   15776
# 577987.00000 ns Read took         116 cycles
# Read at address   15808
# 579157.00000 ns Read took         116 cycles
# Read at address   15840
# 580327.00000 ns Read took         116 cycles
# Read at address   15872
# 581497.00000 ns Read took         116 cycles
# Read at address   15904
# 582667.00000 ns Read took         116 cycles
# Read at address   15936
# 583837.00000 ns Read took         116 cycles
# Read at address   15968
# 585007.00000 ns Read took         116 cycles
# Read at address   16000
# 586177.00000 ns Read took         116 cycles
# Read at address   16032
# 587347.00000 ns Read took         116 cycles
# Read at address   16064
# 588517.00000 ns Read took         116 cycles
# Read at address   16096
# 589687.00000 ns Read took         116 cycles
# Read at address   16128
# 590857.00000 ns Read took         116 cycles
# Read at address   16160
# 592027.00000 ns Read took         116 cycles
# Read at address   16192
# 593197.00000 ns Read took         116 cycles
# Read at address   16224
# 594367.00000 ns Read took         116 cycles
# Read at address   16256
# 595537.00000 ns Read took         116 cycles
# Read at address   16288
# 596707.00000 ns Read took         116 cycles
# Read at address   16320
# 597877.00000 ns Read took         116 cycles
# Read at address   16352
# 599047.00000 ns Read took         116 cycles
# **********************SECOND READ***********************
# Read at address       0
# 600217.00000 ns Read took         116 cycles
# Read at address      32
# 601387.00000 ns Read took         116 cycles
# Read at address      64
# 602557.00000 ns Read took         116 cycles
# Read at address      96
# 603077.00000 ns Read took          51 cycles
# Read at address     128
# 604247.00000 ns Read took         116 cycles
# Read at address     160
# 605417.00000 ns Read took         116 cycles
# Read at address     192
# 606587.00000 ns Read took         116 cycles
# Read at address     224
# 607107.00000 ns Read took          51 cycles
# Read at address     256
# 608277.00000 ns Read took         116 cycles
# Read at address     288
# 609447.00000 ns Read took         116 cycles
# Read at address     320
# 609967.00000 ns Read took          51 cycles
# Read at address     352
# 611137.00000 ns Read took         116 cycles
# Read at address     384
# 612307.00000 ns Read took         116 cycles
# Read at address     416
# 613477.00000 ns Read took         116 cycles
# Read at address     448
# 614647.00000 ns Read took         116 cycles
# Read at address     480
# 615167.00000 ns Read took          51 cycles
# Read at address     512
# 616337.00000 ns Read took         116 cycles
# Read at address     544
# 617507.00000 ns Read took         116 cycles
# Read at address     576
# 618677.00000 ns Read took         116 cycles
# Read at address     608
# 619847.00000 ns Read took         116 cycles
# Read at address     640
# 621017.00000 ns Read took         116 cycles
# Read at address     672
# 622187.00000 ns Read took         116 cycles
# Read at address     704
# 622707.00000 ns Read took          51 cycles
# Read at address     736
# 623877.00000 ns Read took         116 cycles
# Read at address     768
# 625047.00000 ns Read took         116 cycles
# Read at address     800
# 626217.00000 ns Read took         116 cycles
# Read at address     832
# 626737.00000 ns Read took          51 cycles
# Read at address     864
# 627907.00000 ns Read took         116 cycles
# Read at address     896
# 629077.00000 ns Read took         116 cycles
# Read at address     928
# 630247.00000 ns Read took         116 cycles
# Read at address     960
# 631417.00000 ns Read took         116 cycles
# Read at address     992
# 631937.00000 ns Read took          51 cycles
# Read at address    1024
# 633107.00000 ns Read took         116 cycles
# Read at address    1056
# 634277.00000 ns Read took         116 cycles
# Read at address    1088
# 635447.00000 ns Read took         116 cycles
# Read at address    1120
# 635967.00000 ns Read took          51 cycles
# Read at address    1152
# 636487.00000 ns Read took          51 cycles
# Read at address    1184
# 637657.00000 ns Read took         116 cycles
# Read at address    1216
# 638827.00000 ns Read took         116 cycles
# Read at address    1248
# 639997.00000 ns Read took         116 cycles
# Read at address    1280
# 641167.00000 ns Read took         116 cycles
# Read at address    1312
# 641687.00000 ns Read took          51 cycles
# Read at address    1344
# 642857.00000 ns Read took         116 cycles
# Read at address    1376
# 643377.00000 ns Read took          51 cycles
# Read at address    1408
# 644547.00000 ns Read took         116 cycles
# Read at address    1440
# 645717.00000 ns Read took         116 cycles
# Read at address    1472
# 646237.00000 ns Read took          51 cycles
# Read at address    1504
# 647407.00000 ns Read took         116 cycles
# Read at address    1536
# 648577.00000 ns Read took         116 cycles
# Read at address    1568
# 649747.00000 ns Read took         116 cycles
# Read at address    1600
# 650267.00000 ns Read took          51 cycles
# Read at address    1632
# 651437.00000 ns Read took         116 cycles
# Read at address    1664
# 652607.00000 ns Read took         116 cycles
# Read at address    1696
# 653777.00000 ns Read took         116 cycles
# Read at address    1728
# 654297.00000 ns Read took          51 cycles
# Read at address    1760
# 655467.00000 ns Read took         116 cycles
# Read at address    1792
# 656637.00000 ns Read took         116 cycles
# Read at address    1824
# 657807.00000 ns Read took         116 cycles
# Read at address    1856
# 658327.00000 ns Read took          51 cycles
# Read at address    1888
# 658847.00000 ns Read took          51 cycles
# Read at address    1920
# 659367.00000 ns Read took          51 cycles
# Read at address    1952
# 659887.00000 ns Read took          51 cycles
# Read at address    1984
# 660407.00000 ns Read took          51 cycles
# Read at address    2016
# 661577.00000 ns Read took         116 cycles
# Read at address    2048
# 662097.00000 ns Read took          51 cycles
# Read at address    2080
# 662617.00000 ns Read took          51 cycles
# Read at address    2112
# 663787.00000 ns Read took         116 cycles
# Read at address    2144
# 664307.00000 ns Read took          51 cycles
# Read at address    2176
# 664827.00000 ns Read took          51 cycles
# Read at address    2208
# 665997.00000 ns Read took         116 cycles
# Read at address    2240
# 667167.00000 ns Read took         116 cycles
# Read at address    2272
# 668337.00000 ns Read took         116 cycles
# Read at address    2304
# 669507.00000 ns Read took         116 cycles
# Read at address    2336
# 670677.00000 ns Read took         116 cycles
# Read at address    2368
# 671197.00000 ns Read took          51 cycles
# Read at address    2400
# 672367.00000 ns Read took         116 cycles
# Read at address    2432
# 672887.00000 ns Read took          51 cycles
# Read at address    2464
# 674057.00000 ns Read took         116 cycles
# Read at address    2496
# 675227.00000 ns Read took         116 cycles
# Read at address    2528
# 676397.00000 ns Read took         116 cycles
# Read at address    2560
# 677567.00000 ns Read took         116 cycles
# Read at address    2592
# 678087.00000 ns Read took          51 cycles
# Read at address    2624
# 679257.00000 ns Read took         116 cycles
# Read at address    2656
# 680427.00000 ns Read took         116 cycles
# Read at address    2688
# 681597.00000 ns Read took         116 cycles
# Read at address    2720
# 682117.00000 ns Read took          51 cycles
# Read at address    2752
# 683287.00000 ns Read took         116 cycles
# Read at address    2784
# 684457.00000 ns Read took         116 cycles
# Read at address    2816
# 685627.00000 ns Read took         116 cycles
# Read at address    2848
# 686147.00000 ns Read took          51 cycles
# Read at address    2880
# 687317.00000 ns Read took         116 cycles
# Read at address    2912
# 687837.00000 ns Read took          51 cycles
# Read at address    2944
# 689007.00000 ns Read took         116 cycles
# Read at address    2976
# 690177.00000 ns Read took         116 cycles
# Read at address    3008
# 691347.00000 ns Read took         116 cycles
# Read at address    3040
# 692517.00000 ns Read took         116 cycles
# Read at address    3072
# 693037.00000 ns Read took          51 cycles
# Read at address    3104
# 694207.00000 ns Read took         116 cycles
# Read at address    3136
# 695377.00000 ns Read took         116 cycles
# Read at address    3168
# 696547.00000 ns Read took         116 cycles
# Read at address    3200
# 697717.00000 ns Read took         116 cycles
# Read at address    3232
# 698887.00000 ns Read took         116 cycles
# Read at address    3264
# 699407.00000 ns Read took          51 cycles
# Read at address    3296
# 700577.00000 ns Read took         116 cycles
# Read at address    3328
# 701747.00000 ns Read took         116 cycles
# Read at address    3360
# 702917.00000 ns Read took         116 cycles
# Read at address    3392
# 704087.00000 ns Read took         116 cycles
# Read at address    3424
# 704607.00000 ns Read took          51 cycles
# Read at address    3456
# 705777.00000 ns Read took         116 cycles
# Read at address    3488
# 706297.00000 ns Read took          51 cycles
# Read at address    3520
# 707467.00000 ns Read took         116 cycles
# Read at address    3552
# 707987.00000 ns Read took          51 cycles
# Read at address    3584
# 709157.00000 ns Read took         116 cycles
# Read at address    3616
# 710327.00000 ns Read took         116 cycles
# Read at address    3648
# 711497.00000 ns Read took         116 cycles
# Read at address    3680
# 712667.00000 ns Read took         116 cycles
# Read at address    3712
# 713837.00000 ns Read took         116 cycles
# Read at address    3744
# 715007.00000 ns Read took         116 cycles
# Read at address    3776
# 715527.00000 ns Read took          51 cycles
# Read at address    3808
# 716697.00000 ns Read took         116 cycles
# Read at address    3840
# 717217.00000 ns Read took          51 cycles
# Read at address    3872
# 718387.00000 ns Read took         116 cycles
# Read at address    3904
# 719557.00000 ns Read took         116 cycles
# Read at address    3936
# 720727.00000 ns Read took         116 cycles
# Read at address    3968
# 721897.00000 ns Read took         116 cycles
# Read at address    4000
# 722417.00000 ns Read took          51 cycles
# Read at address    4032
# 723587.00000 ns Read took         116 cycles
# Read at address    4064
# 724107.00000 ns Read took          51 cycles
# Read at address    4096
# 725277.00000 ns Read took         116 cycles
# Read at address    4128
# 725797.00000 ns Read took          51 cycles
# Read at address    4160
# 726967.00000 ns Read took         116 cycles
# Read at address    4192
# 728137.00000 ns Read took         116 cycles
# Read at address    4224
# 729307.00000 ns Read took         116 cycles
# Read at address    4256
# 729827.00000 ns Read took          51 cycles
# Read at address    4288
# 730997.00000 ns Read took         116 cycles
# Read at address    4320
# 732167.00000 ns Read took         116 cycles
# Read at address    4352
# 733337.00000 ns Read took         116 cycles
# Read at address    4384
# 733857.00000 ns Read took          51 cycles
# Read at address    4416
# 735027.00000 ns Read took         116 cycles
# Read at address    4448
# 735547.00000 ns Read took          51 cycles
# Read at address    4480
# 736067.00000 ns Read took          51 cycles
# Read at address    4512
# 737237.00000 ns Read took         116 cycles
# Read at address    4544
# 738407.00000 ns Read took         116 cycles
# Read at address    4576
# 739577.00000 ns Read took         116 cycles
# Read at address    4608
# 740747.00000 ns Read took         116 cycles
# Read at address    4640
# 741917.00000 ns Read took         116 cycles
# Read at address    4672
# 743087.00000 ns Read took         116 cycles
# Read at address    4704
# 743607.00000 ns Read took          51 cycles
# Read at address    4736
# 744777.00000 ns Read took         116 cycles
# Read at address    4768
# 745947.00000 ns Read took         116 cycles
# Read at address    4800
# 747117.00000 ns Read took         116 cycles
# Read at address    4832
# 748287.00000 ns Read took         116 cycles
# Read at address    4864
# 749457.00000 ns Read took         116 cycles
# Read at address    4896
# 749977.00000 ns Read took          51 cycles
# Read at address    4928
# 751147.00000 ns Read took         116 cycles
# Read at address    4960
# 752317.00000 ns Read took         116 cycles
# Read at address    4992
# 753487.00000 ns Read took         116 cycles
# Read at address    5024
# 754007.00000 ns Read took          51 cycles
# Read at address    5056
# 755177.00000 ns Read took         116 cycles
# Read at address    5088
# 756347.00000 ns Read took         116 cycles
# Read at address    5120
# 757517.00000 ns Read took         116 cycles
# Read at address    5152
# 758687.00000 ns Read took         116 cycles
# Read at address    5184
# 759857.00000 ns Read took         116 cycles
# Read at address    5216
# 760377.00000 ns Read took          51 cycles
# Read at address    5248
# 761547.00000 ns Read took         116 cycles
# Read at address    5280
# 762717.00000 ns Read took         116 cycles
# Read at address    5312
# 763887.00000 ns Read took         116 cycles
# Read at address    5344
# 765057.00000 ns Read took         116 cycles
# Read at address    5376
# 766227.00000 ns Read took         116 cycles
# Read at address    5408
# 766747.00000 ns Read took          51 cycles
# Read at address    5440
# 767267.00000 ns Read took          51 cycles
# Read at address    5472
# 768437.00000 ns Read took         116 cycles
# Read at address    5504
# 769607.00000 ns Read took         116 cycles
# Read at address    5536
# 770127.00000 ns Read took          51 cycles
# Read at address    5568
# 771297.00000 ns Read took         116 cycles
# Read at address    5600
# 772467.00000 ns Read took         116 cycles
# Read at address    5632
# 773637.00000 ns Read took         116 cycles
# Read at address    5664
# 774807.00000 ns Read took         116 cycles
# Read at address    5696
# 775977.00000 ns Read took         116 cycles
# Read at address    5728
# 777147.00000 ns Read took         116 cycles
# Read at address    5760
# 777667.00000 ns Read took          51 cycles
# Read at address    5792
# 778187.00000 ns Read took          51 cycles
# Read at address    5824
# 779357.00000 ns Read took         116 cycles
# Read at address    5856
# 780527.00000 ns Read took         116 cycles
# Read at address    5888
# 781697.00000 ns Read took         116 cycles
# Read at address    5920
# 782867.00000 ns Read took         116 cycles
# Read at address    5952
# 784037.00000 ns Read took         116 cycles
# Read at address    5984
# 784557.00000 ns Read took          51 cycles
# Read at address    6016
# 785727.00000 ns Read took         116 cycles
# Read at address    6048
# 786897.00000 ns Read took         116 cycles
# Read at address    6080
# 788067.00000 ns Read took         116 cycles
# Read at address    6112
# 789237.00000 ns Read took         116 cycles
# Read at address    6144
# 790407.00000 ns Read took         116 cycles
# Read at address    6176
# 791577.00000 ns Read took         116 cycles
# Read at address    6208
# 792747.00000 ns Read took         116 cycles
# Read at address    6240
# 793917.00000 ns Read took         116 cycles
# Read at address    6272
# 795087.00000 ns Read took         116 cycles
# Read at address    6304
# 796257.00000 ns Read took         116 cycles
# Read at address    6336
# 796777.00000 ns Read took          51 cycles
# Read at address    6368
# 797947.00000 ns Read took         116 cycles
# Read at address    6400
# 799117.00000 ns Read took         116 cycles
# Read at address    6432
# 800287.00000 ns Read took         116 cycles
# Read at address    6464
# 801457.00000 ns Read took         116 cycles
# Read at address    6496
# 802627.00000 ns Read took         116 cycles
# Read at address    6528
# 803797.00000 ns Read took         116 cycles
# Read at address    6560
# 804967.00000 ns Read took         116 cycles
# Read at address    6592
# 806137.00000 ns Read took         116 cycles
# Read at address    6624
# 807307.00000 ns Read took         116 cycles
# Read at address    6656
# 808477.00000 ns Read took         116 cycles
# Read at address    6688
# 808997.00000 ns Read took          51 cycles
# Read at address    6720
# 810167.00000 ns Read took         116 cycles
# Read at address    6752
# 811337.00000 ns Read took         116 cycles
# Read at address    6784
# 812507.00000 ns Read took         116 cycles
# Read at address    6816
# 813677.00000 ns Read took         116 cycles
# Read at address    6848
# 814847.00000 ns Read took         116 cycles
# Read at address    6880
# 815367.00000 ns Read took          51 cycles
# Read at address    6912
# 815887.00000 ns Read took          51 cycles
# Read at address    6944
# 817057.00000 ns Read took         116 cycles
# Read at address    6976
# 818227.00000 ns Read took         116 cycles
# Read at address    7008
# 818747.00000 ns Read took          51 cycles
# Read at address    7040
# 819917.00000 ns Read took         116 cycles
# Read at address    7072
# 820437.00000 ns Read took          51 cycles
# Read at address    7104
# 820957.00000 ns Read took          51 cycles
# Read at address    7136
# 821477.00000 ns Read took          51 cycles
# Read at address    7168
# 822647.00000 ns Read took         116 cycles
# Read at address    7200
# 823817.00000 ns Read took         116 cycles
# Read at address    7232
# 824987.00000 ns Read took         116 cycles
# Read at address    7264
# 826157.00000 ns Read took         116 cycles
# Read at address    7296
# 827327.00000 ns Read took         116 cycles
# Read at address    7328
# 828497.00000 ns Read took         116 cycles
# Read at address    7360
# 829017.00000 ns Read took          51 cycles
# Read at address    7392
# 830187.00000 ns Read took         116 cycles
# Read at address    7424
# 830707.00000 ns Read took          51 cycles
# Read at address    7456
# 831877.00000 ns Read took         116 cycles
# Read at address    7488
# 833047.00000 ns Read took         116 cycles
# Read at address    7520
# 834217.00000 ns Read took         116 cycles
# Read at address    7552
# 835387.00000 ns Read took         116 cycles
# Read at address    7584
# 836557.00000 ns Read took         116 cycles
# Read at address    7616
# 837727.00000 ns Read took         116 cycles
# Read at address    7648
# 838897.00000 ns Read took         116 cycles
# Read at address    7680
# 840067.00000 ns Read took         116 cycles
# Read at address    7712
# 841237.00000 ns Read took         116 cycles
# Read at address    7744
# 842407.00000 ns Read took         116 cycles
# Read at address    7776
# 843577.00000 ns Read took         116 cycles
# Read at address    7808
# 844747.00000 ns Read took         116 cycles
# Read at address    7840
# 845267.00000 ns Read took          51 cycles
# Read at address    7872
# 845787.00000 ns Read took          51 cycles
# Read at address    7904
# 846957.00000 ns Read took         116 cycles
# Read at address    7936
# 848127.00000 ns Read took         116 cycles
# Read at address    7968
# 849297.00000 ns Read took         116 cycles
# Read at address    8000
# 849817.00000 ns Read took          51 cycles
# Read at address    8032
# 850987.00000 ns Read took         116 cycles
# Read at address    8064
# 851507.00000 ns Read took          51 cycles
# Read at address    8096
# 852677.00000 ns Read took         116 cycles
# Read at address    8128
# 853847.00000 ns Read took         116 cycles
# Read at address    8160
# 855017.00000 ns Read took         116 cycles
# Read at address    8192
# 856187.00000 ns Read took         116 cycles
# Read at address    8224
# 857357.00000 ns Read took         116 cycles
# Read at address    8256
# 857877.00000 ns Read took          51 cycles
# Read at address    8288
# 859047.00000 ns Read took         116 cycles
# Read at address    8320
# 860217.00000 ns Read took         116 cycles
# Read at address    8352
# 861387.00000 ns Read took         116 cycles
# Read at address    8384
# 862557.00000 ns Read took         116 cycles
# Read at address    8416
# 863727.00000 ns Read took         116 cycles
# Read at address    8448
# 864897.00000 ns Read took         116 cycles
# Read at address    8480
# 865417.00000 ns Read took          51 cycles
# Read at address    8512
# 866587.00000 ns Read took         116 cycles
# Read at address    8544
# 867757.00000 ns Read took         116 cycles
# Read at address    8576
# 868927.00000 ns Read took         116 cycles
# Read at address    8608
# 869447.00000 ns Read took          51 cycles
# Read at address    8640
# 869967.00000 ns Read took          51 cycles
# Read at address    8672
# 871137.00000 ns Read took         116 cycles
# Read at address    8704
# 872307.00000 ns Read took         116 cycles
# Read at address    8736
# 873477.00000 ns Read took         116 cycles
# Read at address    8768
# 873997.00000 ns Read took          51 cycles
# Read at address    8800
# 875167.00000 ns Read took         116 cycles
# Read at address    8832
# 876337.00000 ns Read took         116 cycles
# Read at address    8864
# 877507.00000 ns Read took         116 cycles
# Read at address    8896
# 878027.00000 ns Read took          51 cycles
# Read at address    8928
# 879197.00000 ns Read took         116 cycles
# Read at address    8960
# 880367.00000 ns Read took         116 cycles
# Read at address    8992
# 881537.00000 ns Read took         116 cycles
# Read at address    9024
# 882707.00000 ns Read took         116 cycles
# Read at address    9056
# 883227.00000 ns Read took          51 cycles
# Read at address    9088
# 884397.00000 ns Read took         116 cycles
# Read at address    9120
# 885567.00000 ns Read took         116 cycles
# Read at address    9152
# 886737.00000 ns Read took         116 cycles
# Read at address    9184
# 887907.00000 ns Read took         116 cycles
# Read at address    9216
# 889077.00000 ns Read took         116 cycles
# Read at address    9248
# 890247.00000 ns Read took         116 cycles
# Read at address    9280
# 891417.00000 ns Read took         116 cycles
# Read at address    9312
# 892587.00000 ns Read took         116 cycles
# Read at address    9344
# 893757.00000 ns Read took         116 cycles
# Read at address    9376
# 894927.00000 ns Read took         116 cycles
# Read at address    9408
# 896097.00000 ns Read took         116 cycles
# Read at address    9440
# 897267.00000 ns Read took         116 cycles
# Read at address    9472
# 898437.00000 ns Read took         116 cycles
# Read at address    9504
# 898957.00000 ns Read took          51 cycles
# Read at address    9536
# 900127.00000 ns Read took         116 cycles
# Read at address    9568
# 900647.00000 ns Read took          51 cycles
# Read at address    9600
# 901817.00000 ns Read took         116 cycles
# Read at address    9632
# 902987.00000 ns Read took         116 cycles
# Read at address    9664
# 904157.00000 ns Read took         116 cycles
# Read at address    9696
# 905327.00000 ns Read took         116 cycles
# Read at address    9728
# 906497.00000 ns Read took         116 cycles
# Read at address    9760
# 907017.00000 ns Read took          51 cycles
# Read at address    9792
# 907537.00000 ns Read took          51 cycles
# Read at address    9824
# 908707.00000 ns Read took         116 cycles
# Read at address    9856
# 909227.00000 ns Read took          51 cycles
# Read at address    9888
# 910397.00000 ns Read took         116 cycles
# Read at address    9920
# 911567.00000 ns Read took         116 cycles
# Read at address    9952
# 912737.00000 ns Read took         116 cycles
# Read at address    9984
# 913257.00000 ns Read took          51 cycles
# Read at address   10016
# 913777.00000 ns Read took          51 cycles
# Read at address   10048
# 914947.00000 ns Read took         116 cycles
# Read at address   10080
# 916117.00000 ns Read took         116 cycles
# Read at address   10112
# 917287.00000 ns Read took         116 cycles
# Read at address   10144
# 918457.00000 ns Read took         116 cycles
# Read at address   10176
# 919627.00000 ns Read took         116 cycles
# Read at address   10208
# 920797.00000 ns Read took         116 cycles
# Read at address   10240
# 921967.00000 ns Read took         116 cycles
# Read at address   10272
# 923137.00000 ns Read took         116 cycles
# Read at address   10304
# 924307.00000 ns Read took         116 cycles
# Read at address   10336
# 925477.00000 ns Read took         116 cycles
# Read at address   10368
# 926647.00000 ns Read took         116 cycles
# Read at address   10400
# 927167.00000 ns Read took          51 cycles
# Read at address   10432
# 928337.00000 ns Read took         116 cycles
# Read at address   10464
# 928857.00000 ns Read took          51 cycles
# Read at address   10496
# 930027.00000 ns Read took         116 cycles
# Read at address   10528
# 931197.00000 ns Read took         116 cycles
# Read at address   10560
# 932367.00000 ns Read took         116 cycles
# Read at address   10592
# 933537.00000 ns Read took         116 cycles
# Read at address   10624
# 934057.00000 ns Read took          51 cycles
# Read at address   10656
# 934577.00000 ns Read took          51 cycles
# Read at address   10688
# 935097.00000 ns Read took          51 cycles
# Read at address   10720
# 936267.00000 ns Read took         116 cycles
# Read at address   10752
# 936787.00000 ns Read took          51 cycles
# Read at address   10784
# 937957.00000 ns Read took         116 cycles
# Read at address   10816
# 939127.00000 ns Read took         116 cycles
# Read at address   10848
# 940297.00000 ns Read took         116 cycles
# Read at address   10880
# 941467.00000 ns Read took         116 cycles
# Read at address   10912
# 942637.00000 ns Read took         116 cycles
# Read at address   10944
# 943807.00000 ns Read took         116 cycles
# Read at address   10976
# 944977.00000 ns Read took         116 cycles
# Read at address   11008
# 946147.00000 ns Read took         116 cycles
# Read at address   11040
# 946667.00000 ns Read took          51 cycles
# Read at address   11072
# 947837.00000 ns Read took         116 cycles
# Read at address   11104
# 949007.00000 ns Read took         116 cycles
# Read at address   11136
# 950177.00000 ns Read took         116 cycles
# Read at address   11168
# 951347.00000 ns Read took         116 cycles
# Read at address   11200
# 952517.00000 ns Read took         116 cycles
# Read at address   11232
# 953687.00000 ns Read took         116 cycles
# Read at address   11264
# 954857.00000 ns Read took         116 cycles
# Read at address   11296
# 956027.00000 ns Read took         116 cycles
# Read at address   11328
# 957197.00000 ns Read took         116 cycles
# Read at address   11360
# 957717.00000 ns Read took          51 cycles
# Read at address   11392
# 958887.00000 ns Read took         116 cycles
# Read at address   11424
# 960057.00000 ns Read took         116 cycles
# Read at address   11456
# 960577.00000 ns Read took          51 cycles
# Read at address   11488
# 961747.00000 ns Read took         116 cycles
# Read at address   11520
# 962917.00000 ns Read took         116 cycles
# Read at address   11552
# 964087.00000 ns Read took         116 cycles
# Read at address   11584
# 965257.00000 ns Read took         116 cycles
# Read at address   11616
# 966427.00000 ns Read took         116 cycles
# Read at address   11648
# 966947.00000 ns Read took          51 cycles
# Read at address   11680
# 967467.00000 ns Read took          51 cycles
# Read at address   11712
# 967987.00000 ns Read took          51 cycles
# Read at address   11744
# 969157.00000 ns Read took         116 cycles
# Read at address   11776
# 970327.00000 ns Read took         116 cycles
# Read at address   11808
# 970847.00000 ns Read took          51 cycles
# Read at address   11840
# 972017.00000 ns Read took         116 cycles
# Read at address   11872
# 972537.00000 ns Read took          51 cycles
# Read at address   11904
# 973707.00000 ns Read took         116 cycles
# Read at address   11936
# 974877.00000 ns Read took         116 cycles
# Read at address   11968
# 976047.00000 ns Read took         116 cycles
# Read at address   12000
# 977217.00000 ns Read took         116 cycles
# Read at address   12032
# 977737.00000 ns Read took          51 cycles
# Read at address   12064
# 978257.00000 ns Read took          51 cycles
# Read at address   12096
# 978777.00000 ns Read took          51 cycles
# Read at address   12128
# 979947.00000 ns Read took         116 cycles
# Read at address   12160
# 981117.00000 ns Read took         116 cycles
# Read at address   12192
# 982287.00000 ns Read took         116 cycles
# Read at address   12224
# 983457.00000 ns Read took         116 cycles
# Read at address   12256
# 984627.00000 ns Read took         116 cycles
# Read at address   12288
# 985797.00000 ns Read took         116 cycles
# Read at address   12320
# 986967.00000 ns Read took         116 cycles
# Read at address   12352
# 988137.00000 ns Read took         116 cycles
# Read at address   12384
# 989307.00000 ns Read took         116 cycles
# Read at address   12416
# 990477.00000 ns Read took         116 cycles
# Read at address   12448
# 991647.00000 ns Read took         116 cycles
# Read at address   12480
# 992817.00000 ns Read took         116 cycles
# Read at address   12512
# 993987.00000 ns Read took         116 cycles
# Read at address   12544
# 994507.00000 ns Read took          51 cycles
# Read at address   12576
# 995677.00000 ns Read took         116 cycles
# Read at address   12608
# 996847.00000 ns Read took         116 cycles
# Read at address   12640
# 998017.00000 ns Read took         116 cycles
# Read at address   12672
# 999187.00000 ns Read took         116 cycles
# Read at address   12704
# 1000357.00000 ns Read took         116 cycles
# Read at address   12736
# 1001527.00000 ns Read took         116 cycles
# Read at address   12768
# 1002047.00000 ns Read took          51 cycles
# Read at address   12800
# 1003217.00000 ns Read took         116 cycles
# Read at address   12832
# 1003737.00000 ns Read took          51 cycles
# Read at address   12864
# 1004907.00000 ns Read took         116 cycles
# Read at address   12896
# 1006077.00000 ns Read took         116 cycles
# Read at address   12928
# 1006597.00000 ns Read took          51 cycles
# Read at address   12960
# 1007767.00000 ns Read took         116 cycles
# Read at address   12992
# 1008937.00000 ns Read took         116 cycles
# Read at address   13024
# 1010107.00000 ns Read took         116 cycles
# Read at address   13056
# 1010627.00000 ns Read took          51 cycles
# Read at address   13088
# 1011797.00000 ns Read took         116 cycles
# Read at address   13120
# 1012317.00000 ns Read took          51 cycles
# Read at address   13152
# 1013487.00000 ns Read took         116 cycles
# Read at address   13184
# 1014657.00000 ns Read took         116 cycles
# Read at address   13216
# 1015827.00000 ns Read took         116 cycles
# Read at address   13248
# 1016997.00000 ns Read took         116 cycles
# Read at address   13280
# 1018167.00000 ns Read took         116 cycles
# Read at address   13312
# 1019337.00000 ns Read took         116 cycles
# Read at address   13344
# 1019857.00000 ns Read took          51 cycles
# Read at address   13376
# 1020377.00000 ns Read took          51 cycles
# Read at address   13408
# 1021547.00000 ns Read took         116 cycles
# Read at address   13440
# 1022717.00000 ns Read took         116 cycles
# Read at address   13472
# 1023887.00000 ns Read took         116 cycles
# Read at address   13504
# 1024407.00000 ns Read took          51 cycles
# Read at address   13536
# 1025577.00000 ns Read took         116 cycles
# Read at address   13568
# 1026747.00000 ns Read took         116 cycles
# Read at address   13600
# 1027917.00000 ns Read took         116 cycles
# Read at address   13632
# 1029087.00000 ns Read took         116 cycles
# Read at address   13664
# 1030257.00000 ns Read took         116 cycles
# Read at address   13696
# 1031427.00000 ns Read took         116 cycles
# Read at address   13728
# 1032597.00000 ns Read took         116 cycles
# Read at address   13760
# 1033767.00000 ns Read took         116 cycles
# Read at address   13792
# 1034937.00000 ns Read took         116 cycles
# Read at address   13824
# 1036107.00000 ns Read took         116 cycles
# Read at address   13856
# 1037277.00000 ns Read took         116 cycles
# Read at address   13888
# 1038447.00000 ns Read took         116 cycles
# Read at address   13920
# 1039617.00000 ns Read took         116 cycles
# Read at address   13952
# 1040787.00000 ns Read took         116 cycles
# Read at address   13984
# 1041307.00000 ns Read took          51 cycles
# Read at address   14016
# 1042477.00000 ns Read took         116 cycles
# Read at address   14048
# 1043647.00000 ns Read took         116 cycles
# Read at address   14080
# 1044817.00000 ns Read took         116 cycles
# Read at address   14112
# 1045337.00000 ns Read took          51 cycles
# Read at address   14144
# 1045857.00000 ns Read took          51 cycles
# Read at address   14176
# 1047027.00000 ns Read took         116 cycles
# Read at address   14208
# 1048197.00000 ns Read took         116 cycles
# Read at address   14240
# 1049367.00000 ns Read took         116 cycles
# Read at address   14272
# 1050537.00000 ns Read took         116 cycles
# Read at address   14304
# 1051707.00000 ns Read took         116 cycles
# Read at address   14336
# 1052877.00000 ns Read took         116 cycles
# Read at address   14368
# 1054047.00000 ns Read took         116 cycles
# Read at address   14400
# 1055217.00000 ns Read took         116 cycles
# Read at address   14432
# 1056387.00000 ns Read took         116 cycles
# Read at address   14464
# 1056907.00000 ns Read took          51 cycles
# Read at address   14496
# 1058077.00000 ns Read took         116 cycles
# Read at address   14528
# 1059247.00000 ns Read took         116 cycles
# Read at address   14560
# 1060417.00000 ns Read took         116 cycles
# Read at address   14592
# 1061587.00000 ns Read took         116 cycles
# Read at address   14624
# 1062757.00000 ns Read took         116 cycles
# Read at address   14656
# 1063927.00000 ns Read took         116 cycles
# Read at address   14688
# 1065097.00000 ns Read took         116 cycles
# Read at address   14720
# 1066267.00000 ns Read took         116 cycles
# Read at address   14752
# 1067437.00000 ns Read took         116 cycles
# Read at address   14784
# 1068607.00000 ns Read took         116 cycles
# Read at address   14816
# 1069777.00000 ns Read took         116 cycles
# Read at address   14848
# 1070947.00000 ns Read took         116 cycles
# Read at address   14880
# 1072117.00000 ns Read took         116 cycles
# Read at address   14912
# 1073287.00000 ns Read took         116 cycles
# Read at address   14944
# 1074457.00000 ns Read took         116 cycles
# Read at address   14976
# 1075627.00000 ns Read took         116 cycles
# Read at address   15008
# 1076797.00000 ns Read took         116 cycles
# Read at address   15040
# 1077967.00000 ns Read took         116 cycles
# Read at address   15072
# 1079137.00000 ns Read took         116 cycles
# Read at address   15104
# 1080307.00000 ns Read took         116 cycles
# Read at address   15136
# 1081477.00000 ns Read took         116 cycles
# Read at address   15168
# 1081997.00000 ns Read took          51 cycles
# Read at address   15200
# 1083167.00000 ns Read took         116 cycles
# Read at address   15232
# 1084337.00000 ns Read took         116 cycles
# Read at address   15264
# 1085507.00000 ns Read took         116 cycles
# Read at address   15296
# 1086677.00000 ns Read took         116 cycles
# Read at address   15328
# 1087847.00000 ns Read took         116 cycles
# Read at address   15360
# 1088367.00000 ns Read took          51 cycles
# Read at address   15392
# 1089537.00000 ns Read took         116 cycles
# Read at address   15424
# 1090707.00000 ns Read took         116 cycles
# Read at address   15456
# 1091877.00000 ns Read took         116 cycles
# Read at address   15488
# 1093047.00000 ns Read took         116 cycles
# Read at address   15520
# 1094217.00000 ns Read took         116 cycles
# Read at address   15552
# 1095387.00000 ns Read took         116 cycles
# Read at address   15584
# 1096557.00000 ns Read took         116 cycles
# Read at address   15616
# 1097727.00000 ns Read took         116 cycles
# Read at address   15648
# 1098897.00000 ns Read took         116 cycles
# Read at address   15680
# 1100067.00000 ns Read took         116 cycles
# Read at address   15712
# 1101237.00000 ns Read took         116 cycles
# Read at address   15744
# 1101757.00000 ns Read took          51 cycles
# Read at address   15776
# 1102927.00000 ns Read took         116 cycles
# Read at address   15808
# 1104097.00000 ns Read took         116 cycles
# Read at address   15840
# 1105267.00000 ns Read took         116 cycles
# Read at address   15872
# 1106437.00000 ns Read took         116 cycles
# Read at address   15904
# 1106957.00000 ns Read took          51 cycles
# Read at address   15936
# 1108127.00000 ns Read took         116 cycles
# Read at address   15968
# 1109297.00000 ns Read took         116 cycles
# Read at address   16000
# 1110467.00000 ns Read took         116 cycles
# Read at address   16032
# 1111637.00000 ns Read took         116 cycles
# Read at address   16064
# 1112157.00000 ns Read took          51 cycles
# Read at address   16096
# 1113327.00000 ns Read took         116 cycles
# Read at address   16128
# 1113847.00000 ns Read took          51 cycles
# Read at address   16160
# 1115017.00000 ns Read took         116 cycles
# Read at address   16192
# 1116187.00000 ns Read took         116 cycles
# Read at address   16224
# 1117357.00000 ns Read took         116 cycles
# Read at address   16256
# 1118527.00000 ns Read took         116 cycles
# Read at address   16288
# 1119697.00000 ns Read took         116 cycles
# Read at address   16320
# 1120867.00000 ns Read took         116 cycles
# Read at address   16352
# 1122037.00000 ns Read took         116 cycles
# 1169729.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 1169729 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:47 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:00:48 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:48 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:00:48 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:49 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:00:50 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:50 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:00:51 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:51 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:00:51 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:00:52 on Dec 10,2020, Elapsed time: 0:00:32
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:00:52 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# Read at address    8192
# 300697.00000 ns Read took         116 cycles
# **********************SECOND READ***********************
# Read at address       0
# 301217.00000 ns Read took          51 cycles
# Read at address      32
# 301737.00000 ns Read took          51 cycles
# Read at address      64
# 302257.00000 ns Read took          51 cycles
# Read at address      96
# 302777.00000 ns Read took          51 cycles
# Read at address     128
# 303297.00000 ns Read took          51 cycles
# Read at address     160
# 303817.00000 ns Read took          51 cycles
# Read at address     192
# 304337.00000 ns Read took          51 cycles
# Read at address     224
# 304857.00000 ns Read took          51 cycles
# Read at address     256
# 305377.00000 ns Read took          51 cycles
# Read at address     288
# 305897.00000 ns Read took          51 cycles
# Read at address     320
# 306417.00000 ns Read took          51 cycles
# Read at address     352
# 306937.00000 ns Read took          51 cycles
# Read at address     384
# 307457.00000 ns Read took          51 cycles
# Read at address     416
# 307977.00000 ns Read took          51 cycles
# Read at address     448
# 308497.00000 ns Read took          51 cycles
# Read at address     480
# 309017.00000 ns Read took          51 cycles
# Read at address     512
# 309537.00000 ns Read took          51 cycles
# Read at address     544
# 310057.00000 ns Read took          51 cycles
# Read at address     576
# 310577.00000 ns Read took          51 cycles
# Read at address     608
# 311097.00000 ns Read took          51 cycles
# Read at address     640
# 311617.00000 ns Read took          51 cycles
# Read at address     672
# 312137.00000 ns Read took          51 cycles
# Read at address     704
# 312657.00000 ns Read took          51 cycles
# Read at address     736
# 313177.00000 ns Read took          51 cycles
# Read at address     768
# 313697.00000 ns Read took          51 cycles
# Read at address     800
# 314217.00000 ns Read took          51 cycles
# Read at address     832
# 314737.00000 ns Read took          51 cycles
# Read at address     864
# 315257.00000 ns Read took          51 cycles
# Read at address     896
# 315777.00000 ns Read took          51 cycles
# Read at address     928
# 316297.00000 ns Read took          51 cycles
# Read at address     960
# 316817.00000 ns Read took          51 cycles
# Read at address     992
# 317337.00000 ns Read took          51 cycles
# Read at address    1024
# 317857.00000 ns Read took          51 cycles
# Read at address    1056
# 318377.00000 ns Read took          51 cycles
# Read at address    1088
# 318897.00000 ns Read took          51 cycles
# Read at address    1120
# 319417.00000 ns Read took          51 cycles
# Read at address    1152
# 319937.00000 ns Read took          51 cycles
# Read at address    1184
# 320457.00000 ns Read took          51 cycles
# Read at address    1216
# 320977.00000 ns Read took          51 cycles
# Read at address    1248
# 321497.00000 ns Read took          51 cycles
# Read at address    1280
# 322017.00000 ns Read took          51 cycles
# Read at address    1312
# 322537.00000 ns Read took          51 cycles
# Read at address    1344
# 323057.00000 ns Read took          51 cycles
# Read at address    1376
# 323577.00000 ns Read took          51 cycles
# Read at address    1408
# 324097.00000 ns Read took          51 cycles
# Read at address    1440
# 324617.00000 ns Read took          51 cycles
# Read at address    1472
# 325137.00000 ns Read took          51 cycles
# Read at address    1504
# 325657.00000 ns Read took          51 cycles
# Read at address    1536
# 326177.00000 ns Read took          51 cycles
# Read at address    1568
# 326697.00000 ns Read took          51 cycles
# Read at address    1600
# 327217.00000 ns Read took          51 cycles
# Read at address    1632
# 327737.00000 ns Read took          51 cycles
# Read at address    1664
# 328257.00000 ns Read took          51 cycles
# Read at address    1696
# 328777.00000 ns Read took          51 cycles
# Read at address    1728
# 329297.00000 ns Read took          51 cycles
# Read at address    1760
# 329817.00000 ns Read took          51 cycles
# Read at address    1792
# 330337.00000 ns Read took          51 cycles
# Read at address    1824
# 330857.00000 ns Read took          51 cycles
# Read at address    1856
# 331377.00000 ns Read took          51 cycles
# Read at address    1888
# 331897.00000 ns Read took          51 cycles
# Read at address    1920
# 332417.00000 ns Read took          51 cycles
# Read at address    1952
# 332937.00000 ns Read took          51 cycles
# Read at address    1984
# 333457.00000 ns Read took          51 cycles
# Read at address    2016
# 333977.00000 ns Read took          51 cycles
# Read at address    2048
# 334497.00000 ns Read took          51 cycles
# Read at address    2080
# 335017.00000 ns Read took          51 cycles
# Read at address    2112
# 336187.00000 ns Read took         116 cycles
# Read at address    2144
# 336707.00000 ns Read took          51 cycles
# Read at address    2176
# 337227.00000 ns Read took          51 cycles
# Read at address    2208
# 337747.00000 ns Read took          51 cycles
# Read at address    2240
# 338267.00000 ns Read took          51 cycles
# Read at address    2272
# 338787.00000 ns Read took          51 cycles
# Read at address    2304
# 339307.00000 ns Read took          51 cycles
# Read at address    2336
# 339827.00000 ns Read took          51 cycles
# Read at address    2368
# 340347.00000 ns Read took          51 cycles
# Read at address    2400
# 340867.00000 ns Read took          51 cycles
# Read at address    2432
# 341387.00000 ns Read took          51 cycles
# Read at address    2464
# 341907.00000 ns Read took          51 cycles
# Read at address    2496
# 342427.00000 ns Read took          51 cycles
# Read at address    2528
# 342947.00000 ns Read took          51 cycles
# Read at address    2560
# 343467.00000 ns Read took          51 cycles
# Read at address    2592
# 343987.00000 ns Read took          51 cycles
# Read at address    2624
# 344507.00000 ns Read took          51 cycles
# Read at address    2656
# 345027.00000 ns Read took          51 cycles
# Read at address    2688
# 345547.00000 ns Read took          51 cycles
# Read at address    2720
# 346067.00000 ns Read took          51 cycles
# Read at address    2752
# 346587.00000 ns Read took          51 cycles
# Read at address    2784
# 347107.00000 ns Read took          51 cycles
# Read at address    2816
# 347627.00000 ns Read took          51 cycles
# Read at address    2848
# 348147.00000 ns Read took          51 cycles
# Read at address    2880
# 348667.00000 ns Read took          51 cycles
# Read at address    2912
# 349187.00000 ns Read took          51 cycles
# Read at address    2944
# 349707.00000 ns Read took          51 cycles
# Read at address    2976
# 350227.00000 ns Read took          51 cycles
# Read at address    3008
# 350747.00000 ns Read took          51 cycles
# Read at address    3040
# 351267.00000 ns Read took          51 cycles
# Read at address    3072
# 351787.00000 ns Read took          51 cycles
# Read at address    3104
# 352307.00000 ns Read took          51 cycles
# Read at address    3136
# 352827.00000 ns Read took          51 cycles
# Read at address    3168
# 353347.00000 ns Read took          51 cycles
# Read at address    3200
# 353867.00000 ns Read took          51 cycles
# Read at address    3232
# 354387.00000 ns Read took          51 cycles
# Read at address    3264
# 354907.00000 ns Read took          51 cycles
# Read at address    3296
# 355427.00000 ns Read took          51 cycles
# Read at address    3328
# 355947.00000 ns Read took          51 cycles
# Read at address    3360
# 356467.00000 ns Read took          51 cycles
# Read at address    3392
# 356987.00000 ns Read took          51 cycles
# Read at address    3424
# 357507.00000 ns Read took          51 cycles
# Read at address    3456
# 358027.00000 ns Read took          51 cycles
# Read at address    3488
# 358547.00000 ns Read took          51 cycles
# Read at address    3520
# 359067.00000 ns Read took          51 cycles
# Read at address    3552
# 359587.00000 ns Read took          51 cycles
# Read at address    3584
# 360107.00000 ns Read took          51 cycles
# Read at address    3616
# 360627.00000 ns Read took          51 cycles
# Read at address    3648
# 361147.00000 ns Read took          51 cycles
# Read at address    3680
# 361667.00000 ns Read took          51 cycles
# Read at address    3712
# 362187.00000 ns Read took          51 cycles
# Read at address    3744
# 362707.00000 ns Read took          51 cycles
# Read at address    3776
# 363227.00000 ns Read took          51 cycles
# Read at address    3808
# 363747.00000 ns Read took          51 cycles
# Read at address    3840
# 364267.00000 ns Read took          51 cycles
# Read at address    3872
# 364787.00000 ns Read took          51 cycles
# Read at address    3904
# 365307.00000 ns Read took          51 cycles
# Read at address    3936
# 365827.00000 ns Read took          51 cycles
# Read at address    3968
# 366347.00000 ns Read took          51 cycles
# Read at address    4000
# 366867.00000 ns Read took          51 cycles
# Read at address    4032
# 367387.00000 ns Read took          51 cycles
# Read at address    4064
# 367907.00000 ns Read took          51 cycles
# Read at address    4096
# 368427.00000 ns Read took          51 cycles
# Read at address    4128
# 368947.00000 ns Read took          51 cycles
# Read at address    4160
# 369467.00000 ns Read took          51 cycles
# Read at address    4192
# 369987.00000 ns Read took          51 cycles
# Read at address    4224
# 370507.00000 ns Read took          51 cycles
# Read at address    4256
# 371027.00000 ns Read took          51 cycles
# Read at address    4288
# 371547.00000 ns Read took          51 cycles
# Read at address    4320
# 372067.00000 ns Read took          51 cycles
# Read at address    4352
# 372587.00000 ns Read took          51 cycles
# Read at address    4384
# 373107.00000 ns Read took          51 cycles
# Read at address    4416
# 373627.00000 ns Read took          51 cycles
# Read at address    4448
# 374147.00000 ns Read took          51 cycles
# Read at address    4480
# 374667.00000 ns Read took          51 cycles
# Read at address    4512
# 375187.00000 ns Read took          51 cycles
# Read at address    4544
# 375707.00000 ns Read took          51 cycles
# Read at address    4576
# 376227.00000 ns Read took          51 cycles
# Read at address    4608
# 376747.00000 ns Read took          51 cycles
# Read at address    4640
# 377267.00000 ns Read took          51 cycles
# Read at address    4672
# 377787.00000 ns Read took          51 cycles
# Read at address    4704
# 378307.00000 ns Read took          51 cycles
# Read at address    4736
# 378827.00000 ns Read took          51 cycles
# Read at address    4768
# 379347.00000 ns Read took          51 cycles
# Read at address    4800
# 379867.00000 ns Read took          51 cycles
# Read at address    4832
# 380387.00000 ns Read took          51 cycles
# Read at address    4864
# 380907.00000 ns Read took          51 cycles
# Read at address    4896
# 381427.00000 ns Read took          51 cycles
# Read at address    4928
# 381947.00000 ns Read took          51 cycles
# Read at address    4960
# 382467.00000 ns Read took          51 cycles
# Read at address    4992
# 382987.00000 ns Read took          51 cycles
# Read at address    5024
# 383507.00000 ns Read took          51 cycles
# Read at address    5056
# 384027.00000 ns Read took          51 cycles
# Read at address    5088
# 384547.00000 ns Read took          51 cycles
# Read at address    5120
# 385067.00000 ns Read took          51 cycles
# Read at address    5152
# 385587.00000 ns Read took          51 cycles
# Read at address    5184
# 386107.00000 ns Read took          51 cycles
# Read at address    5216
# 386627.00000 ns Read took          51 cycles
# Read at address    5248
# 387147.00000 ns Read took          51 cycles
# Read at address    5280
# 387667.00000 ns Read took          51 cycles
# Read at address    5312
# 388187.00000 ns Read took          51 cycles
# Read at address    5344
# 388707.00000 ns Read took          51 cycles
# Read at address    5376
# 389227.00000 ns Read took          51 cycles
# Read at address    5408
# 389747.00000 ns Read took          51 cycles
# Read at address    5440
# 390267.00000 ns Read took          51 cycles
# Read at address    5472
# 390787.00000 ns Read took          51 cycles
# Read at address    5504
# 391307.00000 ns Read took          51 cycles
# Read at address    5536
# 391827.00000 ns Read took          51 cycles
# Read at address    5568
# 392347.00000 ns Read took          51 cycles
# Read at address    5600
# 392867.00000 ns Read took          51 cycles
# Read at address    5632
# 393387.00000 ns Read took          51 cycles
# Read at address    5664
# 393907.00000 ns Read took          51 cycles
# Read at address    5696
# 394427.00000 ns Read took          51 cycles
# Read at address    5728
# 394947.00000 ns Read took          51 cycles
# Read at address    5760
# 395467.00000 ns Read took          51 cycles
# Read at address    5792
# 395987.00000 ns Read took          51 cycles
# Read at address    5824
# 396507.00000 ns Read took          51 cycles
# Read at address    5856
# 397027.00000 ns Read took          51 cycles
# Read at address    5888
# 397547.00000 ns Read took          51 cycles
# Read at address    5920
# 398067.00000 ns Read took          51 cycles
# Read at address    5952
# 398587.00000 ns Read took          51 cycles
# Read at address    5984
# 399107.00000 ns Read took          51 cycles
# Read at address    6016
# 399627.00000 ns Read took          51 cycles
# Read at address    6048
# 400147.00000 ns Read took          51 cycles
# Read at address    6080
# 400667.00000 ns Read took          51 cycles
# Read at address    6112
# 401187.00000 ns Read took          51 cycles
# Read at address    6144
# 402357.00000 ns Read took         116 cycles
# Read at address    6176
# 402877.00000 ns Read took          51 cycles
# Read at address    6208
# 403397.00000 ns Read took          51 cycles
# Read at address    6240
# 403917.00000 ns Read took          51 cycles
# Read at address    6272
# 404437.00000 ns Read took          51 cycles
# Read at address    6304
# 404957.00000 ns Read took          51 cycles
# Read at address    6336
# 405477.00000 ns Read took          51 cycles
# Read at address    6368
# 405997.00000 ns Read took          51 cycles
# Read at address    6400
# 406517.00000 ns Read took          51 cycles
# Read at address    6432
# 407037.00000 ns Read took          51 cycles
# Read at address    6464
# 407557.00000 ns Read took          51 cycles
# Read at address    6496
# 408077.00000 ns Read took          51 cycles
# Read at address    6528
# 408597.00000 ns Read took          51 cycles
# Read at address    6560
# 409117.00000 ns Read took          51 cycles
# Read at address    6592
# 409637.00000 ns Read took          51 cycles
# Read at address    6624
# 410157.00000 ns Read took          51 cycles
# Read at address    6656
# 410677.00000 ns Read took          51 cycles
# Read at address    6688
# 411197.00000 ns Read took          51 cycles
# Read at address    6720
# 411717.00000 ns Read took          51 cycles
# Read at address    6752
# 412237.00000 ns Read took          51 cycles
# Read at address    6784
# 412757.00000 ns Read took          51 cycles
# Read at address    6816
# 413277.00000 ns Read took          51 cycles
# Read at address    6848
# 413797.00000 ns Read took          51 cycles
# Read at address    6880
# 414317.00000 ns Read took          51 cycles
# Read at address    6912
# 414837.00000 ns Read took          51 cycles
# Read at address    6944
# 415357.00000 ns Read took          51 cycles
# Read at address    6976
# 415877.00000 ns Read took          51 cycles
# Read at address    7008
# 416397.00000 ns Read took          51 cycles
# Read at address    7040
# 416917.00000 ns Read took          51 cycles
# Read at address    7072
# 417437.00000 ns Read took          51 cycles
# Read at address    7104
# 417957.00000 ns Read took          51 cycles
# Read at address    7136
# 418477.00000 ns Read took          51 cycles
# Read at address    7168
# 418997.00000 ns Read took          51 cycles
# Read at address    7200
# 419517.00000 ns Read took          51 cycles
# Read at address    7232
# 420037.00000 ns Read took          51 cycles
# Read at address    7264
# 420557.00000 ns Read took          51 cycles
# Read at address    7296
# 421077.00000 ns Read took          51 cycles
# Read at address    7328
# 421597.00000 ns Read took          51 cycles
# Read at address    7360
# 422117.00000 ns Read took          51 cycles
# Read at address    7392
# 422637.00000 ns Read took          51 cycles
# Read at address    7424
# 423157.00000 ns Read took          51 cycles
# Read at address    7456
# 423677.00000 ns Read took          51 cycles
# Read at address    7488
# 424197.00000 ns Read took          51 cycles
# Read at address    7520
# 424717.00000 ns Read took          51 cycles
# Read at address    7552
# 425237.00000 ns Read took          51 cycles
# Read at address    7584
# 425757.00000 ns Read took          51 cycles
# Read at address    7616
# 426277.00000 ns Read took          51 cycles
# Read at address    7648
# 426797.00000 ns Read took          51 cycles
# Read at address    7680
# 427317.00000 ns Read took          51 cycles
# Read at address    7712
# 427837.00000 ns Read took          51 cycles
# Read at address    7744
# 428357.00000 ns Read took          51 cycles
# Read at address    7776
# 428877.00000 ns Read took          51 cycles
# Read at address    7808
# 429397.00000 ns Read took          51 cycles
# Read at address    7840
# 429917.00000 ns Read took          51 cycles
# Read at address    7872
# 430437.00000 ns Read took          51 cycles
# Read at address    7904
# 430957.00000 ns Read took          51 cycles
# Read at address    7936
# 431477.00000 ns Read took          51 cycles
# Read at address    7968
# 431997.00000 ns Read took          51 cycles
# Read at address    8000
# 432517.00000 ns Read took          51 cycles
# Read at address    8032
# 433037.00000 ns Read took          51 cycles
# Read at address    8064
# 433557.00000 ns Read took          51 cycles
# Read at address    8096
# 434077.00000 ns Read took          51 cycles
# Read at address    8128
# 434597.00000 ns Read took          51 cycles
# Read at address    8160
# 435117.00000 ns Read took          51 cycles
# Read at address    8192
# 435637.00000 ns Read took          51 cycles
# 483329.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 483329 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:14 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:02:15 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:15 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:02:15 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:16 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:02:17 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:17 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:02:18 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:18 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:02:18 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:02:19 on Dec 10,2020, Elapsed time: 0:01:27
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:02:19 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# Read at address    8192
# 300697.00000 ns Read took         116 cycles
# 301217.00000 ns Read took          51 cycles
# 348909.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 348909 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:38 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:02:39 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:39 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:02:39 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:40 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:02:41 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:41 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:02:42 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:42 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:02:42 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:02:43 on Dec 10,2020, Elapsed time: 0:00:24
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:02:43 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# Read at address    8192
# 300697.00000 ns Read took         116 cycles
# Read at address    8224
# 301867.00000 ns Read took         116 cycles
# Read at address    8256
# 303037.00000 ns Read took         116 cycles
# Read at address    8288
# 304207.00000 ns Read took         116 cycles
# Read at address    8320
# 305377.00000 ns Read took         116 cycles
# Read at address    8352
# 306547.00000 ns Read took         116 cycles
# Read at address    8384
# 307717.00000 ns Read took         116 cycles
# Read at address    8416
# 308887.00000 ns Read took         116 cycles
# Read at address    8448
# 310057.00000 ns Read took         116 cycles
# Read at address    8480
# 311227.00000 ns Read took         116 cycles
# Read at address    8512
# 312397.00000 ns Read took         116 cycles
# Read at address    8544
# 313567.00000 ns Read took         116 cycles
# Read at address    8576
# 314737.00000 ns Read took         116 cycles
# Read at address    8608
# 315907.00000 ns Read took         116 cycles
# Read at address    8640
# 317077.00000 ns Read took         116 cycles
# Read at address    8672
# 318247.00000 ns Read took         116 cycles
# Read at address    8704
# 319417.00000 ns Read took         116 cycles
# Read at address    8736
# 320587.00000 ns Read took         116 cycles
# Read at address    8768
# 321757.00000 ns Read took         116 cycles
# Read at address    8800
# 322927.00000 ns Read took         116 cycles
# Read at address    8832
# 324097.00000 ns Read took         116 cycles
# Read at address    8864
# 325267.00000 ns Read took         116 cycles
# Read at address    8896
# 326437.00000 ns Read took         116 cycles
# Read at address    8928
# 327607.00000 ns Read took         116 cycles
# Read at address    8960
# 328777.00000 ns Read took         116 cycles
# 329297.00000 ns Read took          51 cycles
# 376989.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 376989 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:58 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:02:59 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:59 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:02:59 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:00 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:03:01 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:01 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:03:02 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:02 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:03:02 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:03:03 on Dec 10,2020, Elapsed time: 0:00:20
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:03:03 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# Read at address    8192
# 300697.00000 ns Read took         116 cycles
# Read at address    8224
# 301867.00000 ns Read took         116 cycles
# Read at address    8256
# 303037.00000 ns Read took         116 cycles
# Read at address    8288
# 304207.00000 ns Read took         116 cycles
# Read at address    8320
# 305377.00000 ns Read took         116 cycles
# Read at address    8352
# 306547.00000 ns Read took         116 cycles
# Read at address    8384
# 307717.00000 ns Read took         116 cycles
# Read at address    8416
# 308887.00000 ns Read took         116 cycles
# Read at address    8448
# 310057.00000 ns Read took         116 cycles
# Read at address    8480
# 311227.00000 ns Read took         116 cycles
# Read at address    8512
# 312397.00000 ns Read took         116 cycles
# Read at address    8544
# 313567.00000 ns Read took         116 cycles
# Read at address    8576
# 314737.00000 ns Read took         116 cycles
# Read at address    8608
# 315907.00000 ns Read took         116 cycles
# Read at address    8640
# 317077.00000 ns Read took         116 cycles
# Read at address    8672
# 318247.00000 ns Read took         116 cycles
# Read at address    8704
# 319417.00000 ns Read took         116 cycles
# Read at address    8736
# 320587.00000 ns Read took         116 cycles
# Read at address    8768
# 321757.00000 ns Read took         116 cycles
# Read at address    8800
# 322927.00000 ns Read took         116 cycles
# Read at address    8832
# 324097.00000 ns Read took         116 cycles
# Read at address    8864
# 325267.00000 ns Read took         116 cycles
# Read at address    8896
# 326437.00000 ns Read took         116 cycles
# Read at address    8928
# 327607.00000 ns Read took         116 cycles
# Read at address    8960
# 328777.00000 ns Read took         116 cycles
# Read at address    8992
# 329947.00000 ns Read took         116 cycles
# Read at address    9024
# 331117.00000 ns Read took         116 cycles
# Read at address    9056
# 332287.00000 ns Read took         116 cycles
# Read at address    9088
# 333457.00000 ns Read took         116 cycles
# Read at address    9120
# 334627.00000 ns Read took         116 cycles
# Read at address    9152
# 335797.00000 ns Read took         116 cycles
# Read at address    9184
# 336967.00000 ns Read took         116 cycles
# Read at address    9216
# 338137.00000 ns Read took         116 cycles
# Read at address    9248
# 339307.00000 ns Read took         116 cycles
# Read at address    9280
# 340477.00000 ns Read took         116 cycles
# Read at address    9312
# 341647.00000 ns Read took         116 cycles
# Read at address    9344
# 342817.00000 ns Read took         116 cycles
# Read at address    9376
# 343987.00000 ns Read took         116 cycles
# Read at address    9408
# 345157.00000 ns Read took         116 cycles
# Read at address    9440
# 346327.00000 ns Read took         116 cycles
# Read at address    9472
# 347497.00000 ns Read took         116 cycles
# Read at address    9504
# 348667.00000 ns Read took         116 cycles
# Read at address    9536
# 349837.00000 ns Read took         116 cycles
# Read at address    9568
# 351007.00000 ns Read took         116 cycles
# Read at address    9600
# 352177.00000 ns Read took         116 cycles
# Read at address    9632
# 353347.00000 ns Read took         116 cycles
# Read at address    9664
# 354517.00000 ns Read took         116 cycles
# Read at address    9696
# 355687.00000 ns Read took         116 cycles
# Read at address    9728
# 356857.00000 ns Read took         116 cycles
# Read at address    9760
# 358027.00000 ns Read took         116 cycles
# Read at address    9792
# 359197.00000 ns Read took         116 cycles
# Read at address    9824
# 360367.00000 ns Read took         116 cycles
# Read at address    9856
# 361537.00000 ns Read took         116 cycles
# Read at address    9888
# 362707.00000 ns Read took         116 cycles
# Read at address    9920
# 363877.00000 ns Read took         116 cycles
# Read at address    9952
# 365047.00000 ns Read took         116 cycles
# Read at address    9984
# 366217.00000 ns Read took         116 cycles
# Read at address   10016
# 367387.00000 ns Read took         116 cycles
# Read at address   10048
# 368557.00000 ns Read took         116 cycles
# Read at address   10080
# 369727.00000 ns Read took         116 cycles
# Read at address   10112
# 370897.00000 ns Read took         116 cycles
# Read at address   10144
# 372067.00000 ns Read took         116 cycles
# Read at address   10176
# 373237.00000 ns Read took         116 cycles
# Read at address   10208
# 374407.00000 ns Read took         116 cycles
# Read at address   10240
# 375577.00000 ns Read took         116 cycles
# Read at address   10272
# 376747.00000 ns Read took         116 cycles
# Read at address   10304
# 377917.00000 ns Read took         116 cycles
# Read at address   10336
# 379087.00000 ns Read took         116 cycles
# Read at address   10368
# 380257.00000 ns Read took         116 cycles
# Read at address   10400
# 381427.00000 ns Read took         116 cycles
# Read at address   10432
# 382597.00000 ns Read took         116 cycles
# Read at address   10464
# 383767.00000 ns Read took         116 cycles
# Read at address   10496
# 384937.00000 ns Read took         116 cycles
# Read at address   10528
# 386107.00000 ns Read took         116 cycles
# Read at address   10560
# 387277.00000 ns Read took         116 cycles
# Read at address   10592
# 388447.00000 ns Read took         116 cycles
# Read at address   10624
# 389617.00000 ns Read took         116 cycles
# Read at address   10656
# 390787.00000 ns Read took         116 cycles
# Read at address   10688
# 391957.00000 ns Read took         116 cycles
# Read at address   10720
# 393127.00000 ns Read took         116 cycles
# Read at address   10752
# 394297.00000 ns Read took         116 cycles
# Read at address   10784
# 395467.00000 ns Read took         116 cycles
# Read at address   10816
# 396637.00000 ns Read took         116 cycles
# Read at address   10848
# 397807.00000 ns Read took         116 cycles
# Read at address   10880
# 398977.00000 ns Read took         116 cycles
# Read at address   10912
# 400147.00000 ns Read took         116 cycles
# Read at address   10944
# 401317.00000 ns Read took         116 cycles
# Read at address   10976
# 402487.00000 ns Read took         116 cycles
# Read at address   11008
# 403657.00000 ns Read took         116 cycles
# Read at address   11040
# 404827.00000 ns Read took         116 cycles
# Read at address   11072
# 405997.00000 ns Read took         116 cycles
# Read at address   11104
# 407167.00000 ns Read took         116 cycles
# Read at address   11136
# 408337.00000 ns Read took         116 cycles
# Read at address   11168
# 409507.00000 ns Read took         116 cycles
# Read at address   11200
# 410677.00000 ns Read took         116 cycles
# Read at address   11232
# 411847.00000 ns Read took         116 cycles
# Read at address   11264
# 413017.00000 ns Read took         116 cycles
# Read at address   11296
# 414187.00000 ns Read took         116 cycles
# Read at address   11328
# 415357.00000 ns Read took         116 cycles
# Read at address   11360
# 416527.00000 ns Read took         116 cycles
# Read at address   11392
# 417697.00000 ns Read took         116 cycles
# Read at address   11424
# 418867.00000 ns Read took         116 cycles
# Read at address   11456
# 420037.00000 ns Read took         116 cycles
# Read at address   11488
# 421207.00000 ns Read took         116 cycles
# Read at address   11520
# 422377.00000 ns Read took         116 cycles
# Read at address   11552
# 423547.00000 ns Read took         116 cycles
# Read at address   11584
# 424717.00000 ns Read took         116 cycles
# Read at address   11616
# 425887.00000 ns Read took         116 cycles
# Read at address   11648
# 427057.00000 ns Read took         116 cycles
# Read at address   11680
# 428227.00000 ns Read took         116 cycles
# Read at address   11712
# 429397.00000 ns Read took         116 cycles
# Read at address   11744
# 430567.00000 ns Read took         116 cycles
# Read at address   11776
# 431737.00000 ns Read took         116 cycles
# Read at address   11808
# 432907.00000 ns Read took         116 cycles
# Read at address   11840
# 434077.00000 ns Read took         116 cycles
# Read at address   11872
# 435247.00000 ns Read took         116 cycles
# Read at address   11904
# 436417.00000 ns Read took         116 cycles
# Read at address   11936
# 437587.00000 ns Read took         116 cycles
# Read at address   11968
# 438757.00000 ns Read took         116 cycles
# Read at address   12000
# 439927.00000 ns Read took         116 cycles
# Read at address   12032
# 441097.00000 ns Read took         116 cycles
# Read at address   12064
# 442267.00000 ns Read took         116 cycles
# Read at address   12096
# 443437.00000 ns Read took         116 cycles
# Read at address   12128
# 444607.00000 ns Read took         116 cycles
# Read at address   12160
# 445777.00000 ns Read took         116 cycles
# Read at address   12192
# 446947.00000 ns Read took         116 cycles
# Read at address   12224
# 448117.00000 ns Read took         116 cycles
# Read at address   12256
# 449287.00000 ns Read took         116 cycles
# Read at address   12288
# 450457.00000 ns Read took         116 cycles
# Read at address   12320
# 451627.00000 ns Read took         116 cycles
# Read at address   12352
# 452797.00000 ns Read took         116 cycles
# Read at address   12384
# 453967.00000 ns Read took         116 cycles
# Read at address   12416
# 455137.00000 ns Read took         116 cycles
# Read at address   12448
# 456307.00000 ns Read took         116 cycles
# Read at address   12480
# 457477.00000 ns Read took         116 cycles
# Read at address   12512
# 458647.00000 ns Read took         116 cycles
# Read at address   12544
# 459817.00000 ns Read took         116 cycles
# Read at address   12576
# 460987.00000 ns Read took         116 cycles
# Read at address   12608
# 462157.00000 ns Read took         116 cycles
# Read at address   12640
# 463327.00000 ns Read took         116 cycles
# Read at address   12672
# 464497.00000 ns Read took         116 cycles
# Read at address   12704
# 465667.00000 ns Read took         116 cycles
# Read at address   12736
# 466837.00000 ns Read took         116 cycles
# Read at address   12768
# 468007.00000 ns Read took         116 cycles
# Read at address   12800
# 469177.00000 ns Read took         116 cycles
# Read at address   12832
# 470347.00000 ns Read took         116 cycles
# Read at address   12864
# 471517.00000 ns Read took         116 cycles
# Read at address   12896
# 472687.00000 ns Read took         116 cycles
# Read at address   12928
# 473857.00000 ns Read took         116 cycles
# Read at address   12960
# 475027.00000 ns Read took         116 cycles
# Read at address   12992
# 476197.00000 ns Read took         116 cycles
# Read at address   13024
# 477367.00000 ns Read took         116 cycles
# Read at address   13056
# 478537.00000 ns Read took         116 cycles
# Read at address   13088
# 479707.00000 ns Read took         116 cycles
# Read at address   13120
# 480877.00000 ns Read took         116 cycles
# Read at address   13152
# 482047.00000 ns Read took         116 cycles
# Read at address   13184
# 483217.00000 ns Read took         116 cycles
# Read at address   13216
# 484387.00000 ns Read took         116 cycles
# Read at address   13248
# 485557.00000 ns Read took         116 cycles
# Read at address   13280
# 486727.00000 ns Read took         116 cycles
# Read at address   13312
# 487897.00000 ns Read took         116 cycles
# Read at address   13344
# 489067.00000 ns Read took         116 cycles
# Read at address   13376
# 490237.00000 ns Read took         116 cycles
# Read at address   13408
# 491407.00000 ns Read took         116 cycles
# Read at address   13440
# 492577.00000 ns Read took         116 cycles
# Read at address   13472
# 493747.00000 ns Read took         116 cycles
# Read at address   13504
# 494917.00000 ns Read took         116 cycles
# Read at address   13536
# 496087.00000 ns Read took         116 cycles
# Read at address   13568
# 497257.00000 ns Read took         116 cycles
# Read at address   13600
# 498427.00000 ns Read took         116 cycles
# Read at address   13632
# 499597.00000 ns Read took         116 cycles
# Read at address   13664
# 500767.00000 ns Read took         116 cycles
# Read at address   13696
# 501937.00000 ns Read took         116 cycles
# Read at address   13728
# 503107.00000 ns Read took         116 cycles
# Read at address   13760
# 504277.00000 ns Read took         116 cycles
# Read at address   13792
# 505447.00000 ns Read took         116 cycles
# Read at address   13824
# 506617.00000 ns Read took         116 cycles
# Read at address   13856
# 507787.00000 ns Read took         116 cycles
# Read at address   13888
# 508957.00000 ns Read took         116 cycles
# Read at address   13920
# 510127.00000 ns Read took         116 cycles
# Read at address   13952
# 511297.00000 ns Read took         116 cycles
# Read at address   13984
# 512467.00000 ns Read took         116 cycles
# Read at address   14016
# 513637.00000 ns Read took         116 cycles
# Read at address   14048
# 514807.00000 ns Read took         116 cycles
# Read at address   14080
# 515977.00000 ns Read took         116 cycles
# Read at address   14112
# 517147.00000 ns Read took         116 cycles
# Read at address   14144
# 518317.00000 ns Read took         116 cycles
# Read at address   14176
# 519487.00000 ns Read took         116 cycles
# Read at address   14208
# 520657.00000 ns Read took         116 cycles
# Read at address   14240
# 521827.00000 ns Read took         116 cycles
# Read at address   14272
# 522997.00000 ns Read took         116 cycles
# Read at address   14304
# 524167.00000 ns Read took         116 cycles
# Read at address   14336
# 525337.00000 ns Read took         116 cycles
# Read at address   14368
# 526507.00000 ns Read took         116 cycles
# Read at address   14400
# 527677.00000 ns Read took         116 cycles
# Read at address   14432
# 528847.00000 ns Read took         116 cycles
# Read at address   14464
# 530017.00000 ns Read took         116 cycles
# Read at address   14496
# 531187.00000 ns Read took         116 cycles
# Read at address   14528
# 532357.00000 ns Read took         116 cycles
# Read at address   14560
# 533527.00000 ns Read took         116 cycles
# Read at address   14592
# 534697.00000 ns Read took         116 cycles
# Read at address   14624
# 535867.00000 ns Read took         116 cycles
# Read at address   14656
# 537037.00000 ns Read took         116 cycles
# Read at address   14688
# 538207.00000 ns Read took         116 cycles
# Read at address   14720
# 539377.00000 ns Read took         116 cycles
# Read at address   14752
# 540547.00000 ns Read took         116 cycles
# Read at address   14784
# 541717.00000 ns Read took         116 cycles
# Read at address   14816
# 542887.00000 ns Read took         116 cycles
# Read at address   14848
# 544057.00000 ns Read took         116 cycles
# Read at address   14880
# 545227.00000 ns Read took         116 cycles
# Read at address   14912
# 546397.00000 ns Read took         116 cycles
# Read at address   14944
# 547567.00000 ns Read took         116 cycles
# Read at address   14976
# 548737.00000 ns Read took         116 cycles
# Read at address   15008
# 549907.00000 ns Read took         116 cycles
# Read at address   15040
# 551077.00000 ns Read took         116 cycles
# Read at address   15072
# 552247.00000 ns Read took         116 cycles
# Read at address   15104
# 553417.00000 ns Read took         116 cycles
# Read at address   15136
# 554587.00000 ns Read took         116 cycles
# Read at address   15168
# 555757.00000 ns Read took         116 cycles
# Read at address   15200
# 556927.00000 ns Read took         116 cycles
# Read at address   15232
# 558097.00000 ns Read took         116 cycles
# Read at address   15264
# 559267.00000 ns Read took         116 cycles
# Read at address   15296
# 560437.00000 ns Read took         116 cycles
# Read at address   15328
# 561607.00000 ns Read took         116 cycles
# Read at address   15360
# 562777.00000 ns Read took         116 cycles
# Read at address   15392
# 563947.00000 ns Read took         116 cycles
# Read at address   15424
# 565117.00000 ns Read took         116 cycles
# Read at address   15456
# 566287.00000 ns Read took         116 cycles
# Read at address   15488
# 567457.00000 ns Read took         116 cycles
# Read at address   15520
# 568627.00000 ns Read took         116 cycles
# Read at address   15552
# 569797.00000 ns Read took         116 cycles
# Read at address   15584
# 570967.00000 ns Read took         116 cycles
# Read at address   15616
# 572137.00000 ns Read took         116 cycles
# Read at address   15648
# 573307.00000 ns Read took         116 cycles
# Read at address   15680
# 574477.00000 ns Read took         116 cycles
# Read at address   15712
# 575647.00000 ns Read took         116 cycles
# Read at address   15744
# 576817.00000 ns Read took         116 cycles
# Read at address   15776
# 577987.00000 ns Read took         116 cycles
# Read at address   15808
# 579157.00000 ns Read took         116 cycles
# Read at address   15840
# 580327.00000 ns Read took         116 cycles
# Read at address   15872
# 581497.00000 ns Read took         116 cycles
# Read at address   15904
# 582667.00000 ns Read took         116 cycles
# Read at address   15936
# 583837.00000 ns Read took         116 cycles
# Read at address   15968
# 585007.00000 ns Read took         116 cycles
# Read at address   16000
# 586177.00000 ns Read took         116 cycles
# Read at address   16032
# 587347.00000 ns Read took         116 cycles
# Read at address   16064
# 588517.00000 ns Read took         116 cycles
# Read at address   16096
# 589687.00000 ns Read took         116 cycles
# Read at address   16128
# 590857.00000 ns Read took         116 cycles
# Read at address   16160
# 592027.00000 ns Read took         116 cycles
# Read at address   16192
# 593197.00000 ns Read took         116 cycles
# Read at address   16224
# 594367.00000 ns Read took         116 cycles
# Read at address   16256
# 595537.00000 ns Read took         116 cycles
# Read at address   16288
# 596707.00000 ns Read took         116 cycles
# Read at address   16320
# 597877.00000 ns Read took         116 cycles
# Read at address   16352
# 599047.00000 ns Read took         116 cycles
# Read at address   16384
# 600217.00000 ns Read took         116 cycles
# 601387.00000 ns Read took         116 cycles
# 649079.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 649079 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:16 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:03:17 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:17 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:03:17 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:18 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:03:19 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:19 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:03:19 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:20 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:03:20 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:03:21 on Dec 10,2020, Elapsed time: 0:00:18
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:03:21 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# Read at address    8192
# 300697.00000 ns Read took         116 cycles
# Read at address    8224
# 301867.00000 ns Read took         116 cycles
# Read at address    8256
# 303037.00000 ns Read took         116 cycles
# Read at address    8288
# 304207.00000 ns Read took         116 cycles
# Read at address    8320
# 305377.00000 ns Read took         116 cycles
# Read at address    8352
# 306547.00000 ns Read took         116 cycles
# Read at address    8384
# 307717.00000 ns Read took         116 cycles
# Read at address    8416
# 308887.00000 ns Read took         116 cycles
# Read at address    8448
# 310057.00000 ns Read took         116 cycles
# Read at address    8480
# 311227.00000 ns Read took         116 cycles
# Read at address    8512
# 312397.00000 ns Read took         116 cycles
# Read at address    8544
# 313567.00000 ns Read took         116 cycles
# Read at address    8576
# 314737.00000 ns Read took         116 cycles
# Read at address    8608
# 315907.00000 ns Read took         116 cycles
# Read at address    8640
# 317077.00000 ns Read took         116 cycles
# Read at address    8672
# 318247.00000 ns Read took         116 cycles
# Read at address    8704
# 319417.00000 ns Read took         116 cycles
# Read at address    8736
# 320587.00000 ns Read took         116 cycles
# Read at address    8768
# 321757.00000 ns Read took         116 cycles
# Read at address    8800
# 322927.00000 ns Read took         116 cycles
# Read at address    8832
# 324097.00000 ns Read took         116 cycles
# Read at address    8864
# 325267.00000 ns Read took         116 cycles
# Read at address    8896
# 326437.00000 ns Read took         116 cycles
# Read at address    8928
# 327607.00000 ns Read took         116 cycles
# Read at address    8960
# 328777.00000 ns Read took         116 cycles
# Read at address    8992
# 329947.00000 ns Read took         116 cycles
# Read at address    9024
# 331117.00000 ns Read took         116 cycles
# Read at address    9056
# 332287.00000 ns Read took         116 cycles
# Read at address    9088
# 333457.00000 ns Read took         116 cycles
# Read at address    9120
# 334627.00000 ns Read took         116 cycles
# Read at address    9152
# 335797.00000 ns Read took         116 cycles
# Read at address    9184
# 336967.00000 ns Read took         116 cycles
# Read at address    9216
# 338137.00000 ns Read took         116 cycles
# Read at address    9248
# 339307.00000 ns Read took         116 cycles
# Read at address    9280
# 340477.00000 ns Read took         116 cycles
# Read at address    9312
# 341647.00000 ns Read took         116 cycles
# Read at address    9344
# 342817.00000 ns Read took         116 cycles
# Read at address    9376
# 343987.00000 ns Read took         116 cycles
# Read at address    9408
# 345157.00000 ns Read took         116 cycles
# Read at address    9440
# 346327.00000 ns Read took         116 cycles
# Read at address    9472
# 347497.00000 ns Read took         116 cycles
# Read at address    9504
# 348667.00000 ns Read took         116 cycles
# Read at address    9536
# 349837.00000 ns Read took         116 cycles
# Read at address    9568
# 351007.00000 ns Read took         116 cycles
# Read at address    9600
# 352177.00000 ns Read took         116 cycles
# Read at address    9632
# 353347.00000 ns Read took         116 cycles
# Read at address    9664
# 354517.00000 ns Read took         116 cycles
# Read at address    9696
# 355687.00000 ns Read took         116 cycles
# Read at address    9728
# 356857.00000 ns Read took         116 cycles
# Read at address    9760
# 358027.00000 ns Read took         116 cycles
# Read at address    9792
# 359197.00000 ns Read took         116 cycles
# Read at address    9824
# 360367.00000 ns Read took         116 cycles
# Read at address    9856
# 361537.00000 ns Read took         116 cycles
# Read at address    9888
# 362707.00000 ns Read took         116 cycles
# Read at address    9920
# 363877.00000 ns Read took         116 cycles
# Read at address    9952
# 365047.00000 ns Read took         116 cycles
# Read at address    9984
# 366217.00000 ns Read took         116 cycles
# Read at address   10016
# 367387.00000 ns Read took         116 cycles
# Read at address   10048
# 368557.00000 ns Read took         116 cycles
# Read at address   10080
# 369727.00000 ns Read took         116 cycles
# Read at address   10112
# 370897.00000 ns Read took         116 cycles
# Read at address   10144
# 372067.00000 ns Read took         116 cycles
# Read at address   10176
# 373237.00000 ns Read took         116 cycles
# Read at address   10208
# 374407.00000 ns Read took         116 cycles
# Read at address   10240
# 375577.00000 ns Read took         116 cycles
# Read at address   10272
# 376747.00000 ns Read took         116 cycles
# Read at address   10304
# 377917.00000 ns Read took         116 cycles
# Read at address   10336
# 379087.00000 ns Read took         116 cycles
# Read at address   10368
# 380257.00000 ns Read took         116 cycles
# Read at address   10400
# 381427.00000 ns Read took         116 cycles
# Read at address   10432
# 382597.00000 ns Read took         116 cycles
# Read at address   10464
# 383767.00000 ns Read took         116 cycles
# Read at address   10496
# 384937.00000 ns Read took         116 cycles
# Read at address   10528
# 386107.00000 ns Read took         116 cycles
# Read at address   10560
# 387277.00000 ns Read took         116 cycles
# Read at address   10592
# 388447.00000 ns Read took         116 cycles
# Read at address   10624
# 389617.00000 ns Read took         116 cycles
# Read at address   10656
# 390787.00000 ns Read took         116 cycles
# Read at address   10688
# 391957.00000 ns Read took         116 cycles
# Read at address   10720
# 393127.00000 ns Read took         116 cycles
# Read at address   10752
# 394297.00000 ns Read took         116 cycles
# Read at address   10784
# 395467.00000 ns Read took         116 cycles
# Read at address   10816
# 396637.00000 ns Read took         116 cycles
# Read at address   10848
# 397807.00000 ns Read took         116 cycles
# Read at address   10880
# 398977.00000 ns Read took         116 cycles
# Read at address   10912
# 400147.00000 ns Read took         116 cycles
# Read at address   10944
# 401317.00000 ns Read took         116 cycles
# Read at address   10976
# 402487.00000 ns Read took         116 cycles
# Read at address   11008
# 403657.00000 ns Read took         116 cycles
# Read at address   11040
# 404827.00000 ns Read took         116 cycles
# Read at address   11072
# 405997.00000 ns Read took         116 cycles
# Read at address   11104
# 407167.00000 ns Read took         116 cycles
# Read at address   11136
# 408337.00000 ns Read took         116 cycles
# Read at address   11168
# 409507.00000 ns Read took         116 cycles
# Read at address   11200
# 410677.00000 ns Read took         116 cycles
# Read at address   11232
# 411847.00000 ns Read took         116 cycles
# Read at address   11264
# 413017.00000 ns Read took         116 cycles
# Read at address   11296
# 414187.00000 ns Read took         116 cycles
# Read at address   11328
# 415357.00000 ns Read took         116 cycles
# Read at address   11360
# 416527.00000 ns Read took         116 cycles
# Read at address   11392
# 417697.00000 ns Read took         116 cycles
# Read at address   11424
# 418867.00000 ns Read took         116 cycles
# Read at address   11456
# 420037.00000 ns Read took         116 cycles
# Read at address   11488
# 421207.00000 ns Read took         116 cycles
# Read at address   11520
# 422377.00000 ns Read took         116 cycles
# Read at address   11552
# 423547.00000 ns Read took         116 cycles
# Read at address   11584
# 424717.00000 ns Read took         116 cycles
# Read at address   11616
# 425887.00000 ns Read took         116 cycles
# Read at address   11648
# 427057.00000 ns Read took         116 cycles
# Read at address   11680
# 428227.00000 ns Read took         116 cycles
# Read at address   11712
# 429397.00000 ns Read took         116 cycles
# Read at address   11744
# 430567.00000 ns Read took         116 cycles
# Read at address   11776
# 431737.00000 ns Read took         116 cycles
# Read at address   11808
# 432907.00000 ns Read took         116 cycles
# Read at address   11840
# 434077.00000 ns Read took         116 cycles
# Read at address   11872
# 435247.00000 ns Read took         116 cycles
# Read at address   11904
# 436417.00000 ns Read took         116 cycles
# Read at address   11936
# 437587.00000 ns Read took         116 cycles
# Read at address   11968
# 438757.00000 ns Read took         116 cycles
# Read at address   12000
# 439927.00000 ns Read took         116 cycles
# Read at address   12032
# 441097.00000 ns Read took         116 cycles
# Read at address   12064
# 442267.00000 ns Read took         116 cycles
# Read at address   12096
# 443437.00000 ns Read took         116 cycles
# Read at address   12128
# 444607.00000 ns Read took         116 cycles
# Read at address   12160
# 445777.00000 ns Read took         116 cycles
# Read at address   12192
# 446947.00000 ns Read took         116 cycles
# Read at address   12224
# 448117.00000 ns Read took         116 cycles
# Read at address   12256
# 449287.00000 ns Read took         116 cycles
# Read at address   12288
# 450457.00000 ns Read took         116 cycles
# Read at address   12320
# 451627.00000 ns Read took         116 cycles
# Read at address   12352
# 452797.00000 ns Read took         116 cycles
# Read at address   12384
# 453967.00000 ns Read took         116 cycles
# Read at address   12416
# 455137.00000 ns Read took         116 cycles
# Read at address   12448
# 456307.00000 ns Read took         116 cycles
# Read at address   12480
# 457477.00000 ns Read took         116 cycles
# Read at address   12512
# 458647.00000 ns Read took         116 cycles
# Read at address   12544
# 459817.00000 ns Read took         116 cycles
# Read at address   12576
# 460987.00000 ns Read took         116 cycles
# Read at address   12608
# 462157.00000 ns Read took         116 cycles
# Read at address   12640
# 463327.00000 ns Read took         116 cycles
# Read at address   12672
# 464497.00000 ns Read took         116 cycles
# Read at address   12704
# 465667.00000 ns Read took         116 cycles
# Read at address   12736
# 466837.00000 ns Read took         116 cycles
# Read at address   12768
# 468007.00000 ns Read took         116 cycles
# Read at address   12800
# 469177.00000 ns Read took         116 cycles
# Read at address   12832
# 470347.00000 ns Read took         116 cycles
# Read at address   12864
# 471517.00000 ns Read took         116 cycles
# Read at address   12896
# 472687.00000 ns Read took         116 cycles
# Read at address   12928
# 473857.00000 ns Read took         116 cycles
# Read at address   12960
# 475027.00000 ns Read took         116 cycles
# Read at address   12992
# 476197.00000 ns Read took         116 cycles
# Read at address   13024
# 477367.00000 ns Read took         116 cycles
# Read at address   13056
# 478537.00000 ns Read took         116 cycles
# Read at address   13088
# 479707.00000 ns Read took         116 cycles
# Read at address   13120
# 480877.00000 ns Read took         116 cycles
# Read at address   13152
# 482047.00000 ns Read took         116 cycles
# Read at address   13184
# 483217.00000 ns Read took         116 cycles
# Read at address   13216
# 484387.00000 ns Read took         116 cycles
# Read at address   13248
# 485557.00000 ns Read took         116 cycles
# Read at address   13280
# 486727.00000 ns Read took         116 cycles
# Read at address   13312
# 487897.00000 ns Read took         116 cycles
# Read at address   13344
# 489067.00000 ns Read took         116 cycles
# Read at address   13376
# 490237.00000 ns Read took         116 cycles
# Read at address   13408
# 491407.00000 ns Read took         116 cycles
# Read at address   13440
# 492577.00000 ns Read took         116 cycles
# Read at address   13472
# 493747.00000 ns Read took         116 cycles
# Read at address   13504
# 494917.00000 ns Read took         116 cycles
# Read at address   13536
# 496087.00000 ns Read took         116 cycles
# Read at address   13568
# 497257.00000 ns Read took         116 cycles
# Read at address   13600
# 498427.00000 ns Read took         116 cycles
# Read at address   13632
# 499597.00000 ns Read took         116 cycles
# Read at address   13664
# 500767.00000 ns Read took         116 cycles
# Read at address   13696
# 501937.00000 ns Read took         116 cycles
# Read at address   13728
# 503107.00000 ns Read took         116 cycles
# Read at address   13760
# 504277.00000 ns Read took         116 cycles
# Read at address   13792
# 505447.00000 ns Read took         116 cycles
# Read at address   13824
# 506617.00000 ns Read took         116 cycles
# Read at address   13856
# 507787.00000 ns Read took         116 cycles
# Read at address   13888
# 508957.00000 ns Read took         116 cycles
# Read at address   13920
# 510127.00000 ns Read took         116 cycles
# Read at address   13952
# 511297.00000 ns Read took         116 cycles
# Read at address   13984
# 512467.00000 ns Read took         116 cycles
# Read at address   14016
# 513637.00000 ns Read took         116 cycles
# Read at address   14048
# 514807.00000 ns Read took         116 cycles
# Read at address   14080
# 515977.00000 ns Read took         116 cycles
# Read at address   14112
# 517147.00000 ns Read took         116 cycles
# Read at address   14144
# 518317.00000 ns Read took         116 cycles
# Read at address   14176
# 519487.00000 ns Read took         116 cycles
# Read at address   14208
# 520657.00000 ns Read took         116 cycles
# Read at address   14240
# 521827.00000 ns Read took         116 cycles
# Read at address   14272
# 522997.00000 ns Read took         116 cycles
# Read at address   14304
# 524167.00000 ns Read took         116 cycles
# Read at address   14336
# 525337.00000 ns Read took         116 cycles
# Read at address   14368
# 526507.00000 ns Read took         116 cycles
# Read at address   14400
# 527677.00000 ns Read took         116 cycles
# Read at address   14432
# 528847.00000 ns Read took         116 cycles
# Read at address   14464
# 530017.00000 ns Read took         116 cycles
# Read at address   14496
# 531187.00000 ns Read took         116 cycles
# Read at address   14528
# 532357.00000 ns Read took         116 cycles
# Read at address   14560
# 533527.00000 ns Read took         116 cycles
# Read at address   14592
# 534697.00000 ns Read took         116 cycles
# Read at address   14624
# 535867.00000 ns Read took         116 cycles
# Read at address   14656
# 537037.00000 ns Read took         116 cycles
# Read at address   14688
# 538207.00000 ns Read took         116 cycles
# Read at address   14720
# 539377.00000 ns Read took         116 cycles
# Read at address   14752
# 540547.00000 ns Read took         116 cycles
# Read at address   14784
# 541717.00000 ns Read took         116 cycles
# Read at address   14816
# 542887.00000 ns Read took         116 cycles
# Read at address   14848
# 544057.00000 ns Read took         116 cycles
# Read at address   14880
# 545227.00000 ns Read took         116 cycles
# Read at address   14912
# 546397.00000 ns Read took         116 cycles
# Read at address   14944
# 547567.00000 ns Read took         116 cycles
# Read at address   14976
# 548737.00000 ns Read took         116 cycles
# Read at address   15008
# 549907.00000 ns Read took         116 cycles
# Read at address   15040
# 551077.00000 ns Read took         116 cycles
# Read at address   15072
# 552247.00000 ns Read took         116 cycles
# Read at address   15104
# 553417.00000 ns Read took         116 cycles
# Read at address   15136
# 554587.00000 ns Read took         116 cycles
# Read at address   15168
# 555757.00000 ns Read took         116 cycles
# Read at address   15200
# 556927.00000 ns Read took         116 cycles
# Read at address   15232
# 558097.00000 ns Read took         116 cycles
# Read at address   15264
# 559267.00000 ns Read took         116 cycles
# Read at address   15296
# 560437.00000 ns Read took         116 cycles
# Read at address   15328
# 561607.00000 ns Read took         116 cycles
# Read at address   15360
# 562777.00000 ns Read took         116 cycles
# Read at address   15392
# 563947.00000 ns Read took         116 cycles
# Read at address   15424
# 565117.00000 ns Read took         116 cycles
# Read at address   15456
# 566287.00000 ns Read took         116 cycles
# Read at address   15488
# 567457.00000 ns Read took         116 cycles
# Read at address   15520
# 568627.00000 ns Read took         116 cycles
# Read at address   15552
# 569797.00000 ns Read took         116 cycles
# Read at address   15584
# 570967.00000 ns Read took         116 cycles
# Read at address   15616
# 572137.00000 ns Read took         116 cycles
# Read at address   15648
# 573307.00000 ns Read took         116 cycles
# Read at address   15680
# 574477.00000 ns Read took         116 cycles
# Read at address   15712
# 575647.00000 ns Read took         116 cycles
# Read at address   15744
# 576817.00000 ns Read took         116 cycles
# Read at address   15776
# 577987.00000 ns Read took         116 cycles
# Read at address   15808
# 579157.00000 ns Read took         116 cycles
# Read at address   15840
# 580327.00000 ns Read took         116 cycles
# Read at address   15872
# 581497.00000 ns Read took         116 cycles
# Read at address   15904
# 582667.00000 ns Read took         116 cycles
# Read at address   15936
# 583837.00000 ns Read took         116 cycles
# Read at address   15968
# 585007.00000 ns Read took         116 cycles
# Read at address   16000
# 586177.00000 ns Read took         116 cycles
# Read at address   16032
# 587347.00000 ns Read took         116 cycles
# Read at address   16064
# 588517.00000 ns Read took         116 cycles
# Read at address   16096
# 589687.00000 ns Read took         116 cycles
# Read at address   16128
# 590857.00000 ns Read took         116 cycles
# Read at address   16160
# 592027.00000 ns Read took         116 cycles
# Read at address   16192
# 593197.00000 ns Read took         116 cycles
# Read at address   16224
# 594367.00000 ns Read took         116 cycles
# Read at address   16256
# 595537.00000 ns Read took         116 cycles
# Read at address   16288
# 596707.00000 ns Read took         116 cycles
# Read at address   16320
# 597877.00000 ns Read took         116 cycles
# Read at address   16352
# 599047.00000 ns Read took         116 cycles
# 600217.00000 ns Read took         116 cycles
# 647909.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 647909 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:32 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:03:32 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:32 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:03:33 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:34 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:03:34 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:34 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:03:35 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:35 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:03:35 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:03:36 on Dec 10,2020, Elapsed time: 0:00:15
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:03:36 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# Read at address    8192
# 300697.00000 ns Read took         116 cycles
# Read at address    8224
# 301867.00000 ns Read took         116 cycles
# Read at address    8256
# 303037.00000 ns Read took         116 cycles
# Read at address    8288
# 304207.00000 ns Read took         116 cycles
# Read at address    8320
# 305377.00000 ns Read took         116 cycles
# Read at address    8352
# 306547.00000 ns Read took         116 cycles
# Read at address    8384
# 307717.00000 ns Read took         116 cycles
# Read at address    8416
# 308887.00000 ns Read took         116 cycles
# Read at address    8448
# 310057.00000 ns Read took         116 cycles
# Read at address    8480
# 311227.00000 ns Read took         116 cycles
# Read at address    8512
# 312397.00000 ns Read took         116 cycles
# Read at address    8544
# 313567.00000 ns Read took         116 cycles
# Read at address    8576
# 314737.00000 ns Read took         116 cycles
# Read at address    8608
# 315907.00000 ns Read took         116 cycles
# Read at address    8640
# 317077.00000 ns Read took         116 cycles
# Read at address    8672
# 318247.00000 ns Read took         116 cycles
# Read at address    8704
# 319417.00000 ns Read took         116 cycles
# Read at address    8736
# 320587.00000 ns Read took         116 cycles
# Read at address    8768
# 321757.00000 ns Read took         116 cycles
# Read at address    8800
# 322927.00000 ns Read took         116 cycles
# Read at address    8832
# 324097.00000 ns Read took         116 cycles
# Read at address    8864
# 325267.00000 ns Read took         116 cycles
# Read at address    8896
# 326437.00000 ns Read took         116 cycles
# Read at address    8928
# 327607.00000 ns Read took         116 cycles
# Read at address    8960
# 328777.00000 ns Read took         116 cycles
# Read at address    8992
# 329947.00000 ns Read took         116 cycles
# Read at address    9024
# 331117.00000 ns Read took         116 cycles
# Read at address    9056
# 332287.00000 ns Read took         116 cycles
# Read at address    9088
# 333457.00000 ns Read took         116 cycles
# Read at address    9120
# 334627.00000 ns Read took         116 cycles
# Read at address    9152
# 335797.00000 ns Read took         116 cycles
# Read at address    9184
# 336967.00000 ns Read took         116 cycles
# Read at address    9216
# 338137.00000 ns Read took         116 cycles
# Read at address    9248
# 339307.00000 ns Read took         116 cycles
# Read at address    9280
# 340477.00000 ns Read took         116 cycles
# Read at address    9312
# 341647.00000 ns Read took         116 cycles
# Read at address    9344
# 342817.00000 ns Read took         116 cycles
# Read at address    9376
# 343987.00000 ns Read took         116 cycles
# Read at address    9408
# 345157.00000 ns Read took         116 cycles
# Read at address    9440
# 346327.00000 ns Read took         116 cycles
# Read at address    9472
# 347497.00000 ns Read took         116 cycles
# Read at address    9504
# 348667.00000 ns Read took         116 cycles
# Read at address    9536
# 349837.00000 ns Read took         116 cycles
# Read at address    9568
# 351007.00000 ns Read took         116 cycles
# Read at address    9600
# 352177.00000 ns Read took         116 cycles
# Read at address    9632
# 353347.00000 ns Read took         116 cycles
# Read at address    9664
# 354517.00000 ns Read took         116 cycles
# Read at address    9696
# 355687.00000 ns Read took         116 cycles
# Read at address    9728
# 356857.00000 ns Read took         116 cycles
# Read at address    9760
# 358027.00000 ns Read took         116 cycles
# Read at address    9792
# 359197.00000 ns Read took         116 cycles
# Read at address    9824
# 360367.00000 ns Read took         116 cycles
# Read at address    9856
# 361537.00000 ns Read took         116 cycles
# Read at address    9888
# 362707.00000 ns Read took         116 cycles
# Read at address    9920
# 363877.00000 ns Read took         116 cycles
# Read at address    9952
# 365047.00000 ns Read took         116 cycles
# Read at address    9984
# 366217.00000 ns Read took         116 cycles
# Read at address   10016
# 367387.00000 ns Read took         116 cycles
# Read at address   10048
# 368557.00000 ns Read took         116 cycles
# Read at address   10080
# 369727.00000 ns Read took         116 cycles
# Read at address   10112
# 370897.00000 ns Read took         116 cycles
# Read at address   10144
# 372067.00000 ns Read took         116 cycles
# Read at address   10176
# 373237.00000 ns Read took         116 cycles
# Read at address   10208
# 374407.00000 ns Read took         116 cycles
# Read at address   10240
# 375577.00000 ns Read took         116 cycles
# Read at address   10272
# 376747.00000 ns Read took         116 cycles
# Read at address   10304
# 377917.00000 ns Read took         116 cycles
# Read at address   10336
# 379087.00000 ns Read took         116 cycles
# Read at address   10368
# 380257.00000 ns Read took         116 cycles
# Read at address   10400
# 381427.00000 ns Read took         116 cycles
# Read at address   10432
# 382597.00000 ns Read took         116 cycles
# Read at address   10464
# 383767.00000 ns Read took         116 cycles
# Read at address   10496
# 384937.00000 ns Read took         116 cycles
# Read at address   10528
# 386107.00000 ns Read took         116 cycles
# Read at address   10560
# 387277.00000 ns Read took         116 cycles
# Read at address   10592
# 388447.00000 ns Read took         116 cycles
# Read at address   10624
# 389617.00000 ns Read took         116 cycles
# Read at address   10656
# 390787.00000 ns Read took         116 cycles
# Read at address   10688
# 391957.00000 ns Read took         116 cycles
# Read at address   10720
# 393127.00000 ns Read took         116 cycles
# Read at address   10752
# 394297.00000 ns Read took         116 cycles
# Read at address   10784
# 395467.00000 ns Read took         116 cycles
# Read at address   10816
# 396637.00000 ns Read took         116 cycles
# Read at address   10848
# 397807.00000 ns Read took         116 cycles
# Read at address   10880
# 398977.00000 ns Read took         116 cycles
# Read at address   10912
# 400147.00000 ns Read took         116 cycles
# Read at address   10944
# 401317.00000 ns Read took         116 cycles
# Read at address   10976
# 402487.00000 ns Read took         116 cycles
# Read at address   11008
# 403657.00000 ns Read took         116 cycles
# Read at address   11040
# 404827.00000 ns Read took         116 cycles
# Read at address   11072
# 405997.00000 ns Read took         116 cycles
# Read at address   11104
# 407167.00000 ns Read took         116 cycles
# Read at address   11136
# 408337.00000 ns Read took         116 cycles
# Read at address   11168
# 409507.00000 ns Read took         116 cycles
# Read at address   11200
# 410677.00000 ns Read took         116 cycles
# Read at address   11232
# 411847.00000 ns Read took         116 cycles
# Read at address   11264
# 413017.00000 ns Read took         116 cycles
# Read at address   11296
# 414187.00000 ns Read took         116 cycles
# Read at address   11328
# 415357.00000 ns Read took         116 cycles
# Read at address   11360
# 416527.00000 ns Read took         116 cycles
# Read at address   11392
# 417697.00000 ns Read took         116 cycles
# Read at address   11424
# 418867.00000 ns Read took         116 cycles
# Read at address   11456
# 420037.00000 ns Read took         116 cycles
# Read at address   11488
# 421207.00000 ns Read took         116 cycles
# Read at address   11520
# 422377.00000 ns Read took         116 cycles
# Read at address   11552
# 423547.00000 ns Read took         116 cycles
# Read at address   11584
# 424717.00000 ns Read took         116 cycles
# Read at address   11616
# 425887.00000 ns Read took         116 cycles
# Read at address   11648
# 427057.00000 ns Read took         116 cycles
# Read at address   11680
# 428227.00000 ns Read took         116 cycles
# Read at address   11712
# 429397.00000 ns Read took         116 cycles
# Read at address   11744
# 430567.00000 ns Read took         116 cycles
# Read at address   11776
# 431737.00000 ns Read took         116 cycles
# Read at address   11808
# 432907.00000 ns Read took         116 cycles
# Read at address   11840
# 434077.00000 ns Read took         116 cycles
# Read at address   11872
# 435247.00000 ns Read took         116 cycles
# Read at address   11904
# 436417.00000 ns Read took         116 cycles
# Read at address   11936
# 437587.00000 ns Read took         116 cycles
# Read at address   11968
# 438757.00000 ns Read took         116 cycles
# Read at address   12000
# 439927.00000 ns Read took         116 cycles
# Read at address   12032
# 441097.00000 ns Read took         116 cycles
# Read at address   12064
# 442267.00000 ns Read took         116 cycles
# Read at address   12096
# 443437.00000 ns Read took         116 cycles
# Read at address   12128
# 444607.00000 ns Read took         116 cycles
# Read at address   12160
# 445777.00000 ns Read took         116 cycles
# Read at address   12192
# 446947.00000 ns Read took         116 cycles
# Read at address   12224
# 448117.00000 ns Read took         116 cycles
# Read at address   12256
# 449287.00000 ns Read took         116 cycles
# Read at address   12288
# 450457.00000 ns Read took         116 cycles
# Read at address   12320
# 451627.00000 ns Read took         116 cycles
# Read at address   12352
# 452797.00000 ns Read took         116 cycles
# Read at address   12384
# 453967.00000 ns Read took         116 cycles
# Read at address   12416
# 455137.00000 ns Read took         116 cycles
# Read at address   12448
# 456307.00000 ns Read took         116 cycles
# Read at address   12480
# 457477.00000 ns Read took         116 cycles
# Read at address   12512
# 458647.00000 ns Read took         116 cycles
# Read at address   12544
# 459817.00000 ns Read took         116 cycles
# Read at address   12576
# 460987.00000 ns Read took         116 cycles
# Read at address   12608
# 462157.00000 ns Read took         116 cycles
# Read at address   12640
# 463327.00000 ns Read took         116 cycles
# Read at address   12672
# 464497.00000 ns Read took         116 cycles
# Read at address   12704
# 465667.00000 ns Read took         116 cycles
# Read at address   12736
# 466837.00000 ns Read took         116 cycles
# Read at address   12768
# 468007.00000 ns Read took         116 cycles
# Read at address   12800
# 469177.00000 ns Read took         116 cycles
# Read at address   12832
# 470347.00000 ns Read took         116 cycles
# Read at address   12864
# 471517.00000 ns Read took         116 cycles
# Read at address   12896
# 472687.00000 ns Read took         116 cycles
# Read at address   12928
# 473857.00000 ns Read took         116 cycles
# Read at address   12960
# 475027.00000 ns Read took         116 cycles
# Read at address   12992
# 476197.00000 ns Read took         116 cycles
# Read at address   13024
# 477367.00000 ns Read took         116 cycles
# Read at address   13056
# 478537.00000 ns Read took         116 cycles
# Read at address   13088
# 479707.00000 ns Read took         116 cycles
# Read at address   13120
# 480877.00000 ns Read took         116 cycles
# Read at address   13152
# 482047.00000 ns Read took         116 cycles
# Read at address   13184
# 483217.00000 ns Read took         116 cycles
# Read at address   13216
# 484387.00000 ns Read took         116 cycles
# Read at address   13248
# 485557.00000 ns Read took         116 cycles
# Read at address   13280
# 486727.00000 ns Read took         116 cycles
# Read at address   13312
# 487897.00000 ns Read took         116 cycles
# Read at address   13344
# 489067.00000 ns Read took         116 cycles
# Read at address   13376
# 490237.00000 ns Read took         116 cycles
# Read at address   13408
# 491407.00000 ns Read took         116 cycles
# Read at address   13440
# 492577.00000 ns Read took         116 cycles
# Read at address   13472
# 493747.00000 ns Read took         116 cycles
# Read at address   13504
# 494917.00000 ns Read took         116 cycles
# Read at address   13536
# 496087.00000 ns Read took         116 cycles
# Read at address   13568
# 497257.00000 ns Read took         116 cycles
# Read at address   13600
# 498427.00000 ns Read took         116 cycles
# Read at address   13632
# 499597.00000 ns Read took         116 cycles
# Read at address   13664
# 500767.00000 ns Read took         116 cycles
# Read at address   13696
# 501937.00000 ns Read took         116 cycles
# Read at address   13728
# 503107.00000 ns Read took         116 cycles
# Read at address   13760
# 504277.00000 ns Read took         116 cycles
# Read at address   13792
# 505447.00000 ns Read took         116 cycles
# Read at address   13824
# 506617.00000 ns Read took         116 cycles
# Read at address   13856
# 507787.00000 ns Read took         116 cycles
# Read at address   13888
# 508957.00000 ns Read took         116 cycles
# Read at address   13920
# 510127.00000 ns Read took         116 cycles
# Read at address   13952
# 511297.00000 ns Read took         116 cycles
# Read at address   13984
# 512467.00000 ns Read took         116 cycles
# Read at address   14016
# 513637.00000 ns Read took         116 cycles
# Read at address   14048
# 514807.00000 ns Read took         116 cycles
# Read at address   14080
# 515977.00000 ns Read took         116 cycles
# Read at address   14112
# 517147.00000 ns Read took         116 cycles
# Read at address   14144
# 518317.00000 ns Read took         116 cycles
# Read at address   14176
# 519487.00000 ns Read took         116 cycles
# Read at address   14208
# 520657.00000 ns Read took         116 cycles
# Read at address   14240
# 521827.00000 ns Read took         116 cycles
# Read at address   14272
# 522997.00000 ns Read took         116 cycles
# Read at address   14304
# 524167.00000 ns Read took         116 cycles
# Read at address   14336
# 525337.00000 ns Read took         116 cycles
# Read at address   14368
# 526507.00000 ns Read took         116 cycles
# Read at address   14400
# 527677.00000 ns Read took         116 cycles
# Read at address   14432
# 528847.00000 ns Read took         116 cycles
# Read at address   14464
# 530017.00000 ns Read took         116 cycles
# Read at address   14496
# 531187.00000 ns Read took         116 cycles
# Read at address   14528
# 532357.00000 ns Read took         116 cycles
# Read at address   14560
# 533527.00000 ns Read took         116 cycles
# Read at address   14592
# 534697.00000 ns Read took         116 cycles
# Read at address   14624
# 535867.00000 ns Read took         116 cycles
# Read at address   14656
# 537037.00000 ns Read took         116 cycles
# Read at address   14688
# 538207.00000 ns Read took         116 cycles
# Read at address   14720
# 539377.00000 ns Read took         116 cycles
# Read at address   14752
# 540547.00000 ns Read took         116 cycles
# Read at address   14784
# 541717.00000 ns Read took         116 cycles
# Read at address   14816
# 542887.00000 ns Read took         116 cycles
# Read at address   14848
# 544057.00000 ns Read took         116 cycles
# Read at address   14880
# 545227.00000 ns Read took         116 cycles
# Read at address   14912
# 546397.00000 ns Read took         116 cycles
# Read at address   14944
# 547567.00000 ns Read took         116 cycles
# Read at address   14976
# 548737.00000 ns Read took         116 cycles
# Read at address   15008
# 549907.00000 ns Read took         116 cycles
# Read at address   15040
# 551077.00000 ns Read took         116 cycles
# Read at address   15072
# 552247.00000 ns Read took         116 cycles
# Read at address   15104
# 553417.00000 ns Read took         116 cycles
# Read at address   15136
# 554587.00000 ns Read took         116 cycles
# Read at address   15168
# 555757.00000 ns Read took         116 cycles
# Read at address   15200
# 556927.00000 ns Read took         116 cycles
# Read at address   15232
# 558097.00000 ns Read took         116 cycles
# Read at address   15264
# 559267.00000 ns Read took         116 cycles
# Read at address   15296
# 560437.00000 ns Read took         116 cycles
# Read at address   15328
# 561607.00000 ns Read took         116 cycles
# Read at address   15360
# 562777.00000 ns Read took         116 cycles
# Read at address   15392
# 563947.00000 ns Read took         116 cycles
# Read at address   15424
# 565117.00000 ns Read took         116 cycles
# Read at address   15456
# 566287.00000 ns Read took         116 cycles
# Read at address   15488
# 567457.00000 ns Read took         116 cycles
# Read at address   15520
# 568627.00000 ns Read took         116 cycles
# Read at address   15552
# 569797.00000 ns Read took         116 cycles
# Read at address   15584
# 570967.00000 ns Read took         116 cycles
# Read at address   15616
# 572137.00000 ns Read took         116 cycles
# Read at address   15648
# 573307.00000 ns Read took         116 cycles
# Read at address   15680
# 574477.00000 ns Read took         116 cycles
# Read at address   15712
# 575647.00000 ns Read took         116 cycles
# Read at address   15744
# 576817.00000 ns Read took         116 cycles
# Read at address   15776
# 577987.00000 ns Read took         116 cycles
# Read at address   15808
# 579157.00000 ns Read took         116 cycles
# Read at address   15840
# 580327.00000 ns Read took         116 cycles
# Read at address   15872
# 581497.00000 ns Read took         116 cycles
# Read at address   15904
# 582667.00000 ns Read took         116 cycles
# Read at address   15936
# 583837.00000 ns Read took         116 cycles
# Read at address   15968
# 585007.00000 ns Read took         116 cycles
# Read at address   16000
# 586177.00000 ns Read took         116 cycles
# 587347.00000 ns Read took         116 cycles
# 635039.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 635039 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:59 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:03:59 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:59 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:04:00 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:01 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:04:02 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:02 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:04:03 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:03 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:04:03 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:04:04 on Dec 10,2020, Elapsed time: 0:00:28
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:04:04 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# Read at address    8192
# 300697.00000 ns Read took         116 cycles
# Read at address    8224
# 301867.00000 ns Read took         116 cycles
# Read at address    8256
# 303037.00000 ns Read took         116 cycles
# Read at address    8288
# 304207.00000 ns Read took         116 cycles
# Read at address    8320
# 305377.00000 ns Read took         116 cycles
# Read at address    8352
# 306547.00000 ns Read took         116 cycles
# Read at address    8384
# 307717.00000 ns Read took         116 cycles
# Read at address    8416
# 308887.00000 ns Read took         116 cycles
# Read at address    8448
# 310057.00000 ns Read took         116 cycles
# Read at address    8480
# 311227.00000 ns Read took         116 cycles
# Read at address    8512
# 312397.00000 ns Read took         116 cycles
# Read at address    8544
# 313567.00000 ns Read took         116 cycles
# Read at address    8576
# 314737.00000 ns Read took         116 cycles
# Read at address    8608
# 315907.00000 ns Read took         116 cycles
# Read at address    8640
# 317077.00000 ns Read took         116 cycles
# Read at address    8672
# 318247.00000 ns Read took         116 cycles
# Read at address    8704
# 319417.00000 ns Read took         116 cycles
# Read at address    8736
# 320587.00000 ns Read took         116 cycles
# Read at address    8768
# 321757.00000 ns Read took         116 cycles
# Read at address    8800
# 322927.00000 ns Read took         116 cycles
# Read at address    8832
# 324097.00000 ns Read took         116 cycles
# Read at address    8864
# 325267.00000 ns Read took         116 cycles
# Read at address    8896
# 326437.00000 ns Read took         116 cycles
# Read at address    8928
# 327607.00000 ns Read took         116 cycles
# Read at address    8960
# 328777.00000 ns Read took         116 cycles
# Read at address    8992
# 329947.00000 ns Read took         116 cycles
# Read at address    9024
# 331117.00000 ns Read took         116 cycles
# Read at address    9056
# 332287.00000 ns Read took         116 cycles
# Read at address    9088
# 333457.00000 ns Read took         116 cycles
# Read at address    9120
# 334627.00000 ns Read took         116 cycles
# Read at address    9152
# 335797.00000 ns Read took         116 cycles
# Read at address    9184
# 336967.00000 ns Read took         116 cycles
# Read at address    9216
# 338137.00000 ns Read took         116 cycles
# Read at address    9248
# 339307.00000 ns Read took         116 cycles
# Read at address    9280
# 340477.00000 ns Read took         116 cycles
# Read at address    9312
# 341647.00000 ns Read took         116 cycles
# Read at address    9344
# 342817.00000 ns Read took         116 cycles
# Read at address    9376
# 343987.00000 ns Read took         116 cycles
# Read at address    9408
# 345157.00000 ns Read took         116 cycles
# Read at address    9440
# 346327.00000 ns Read took         116 cycles
# Read at address    9472
# 347497.00000 ns Read took         116 cycles
# Read at address    9504
# 348667.00000 ns Read took         116 cycles
# Read at address    9536
# 349837.00000 ns Read took         116 cycles
# Read at address    9568
# 351007.00000 ns Read took         116 cycles
# Read at address    9600
# 352177.00000 ns Read took         116 cycles
# Read at address    9632
# 353347.00000 ns Read took         116 cycles
# Read at address    9664
# 354517.00000 ns Read took         116 cycles
# Read at address    9696
# 355687.00000 ns Read took         116 cycles
# Read at address    9728
# 356857.00000 ns Read took         116 cycles
# Read at address    9760
# 358027.00000 ns Read took         116 cycles
# Read at address    9792
# 359197.00000 ns Read took         116 cycles
# Read at address    9824
# 360367.00000 ns Read took         116 cycles
# Read at address    9856
# 361537.00000 ns Read took         116 cycles
# Read at address    9888
# 362707.00000 ns Read took         116 cycles
# Read at address    9920
# 363877.00000 ns Read took         116 cycles
# Read at address    9952
# 365047.00000 ns Read took         116 cycles
# Read at address    9984
# 366217.00000 ns Read took         116 cycles
# Read at address   10016
# 367387.00000 ns Read took         116 cycles
# Read at address   10048
# 368557.00000 ns Read took         116 cycles
# Read at address   10080
# 369727.00000 ns Read took         116 cycles
# Read at address   10112
# 370897.00000 ns Read took         116 cycles
# Read at address   10144
# 372067.00000 ns Read took         116 cycles
# Read at address   10176
# 373237.00000 ns Read took         116 cycles
# Read at address   10208
# 374407.00000 ns Read took         116 cycles
# Read at address   10240
# 375577.00000 ns Read took         116 cycles
# Read at address   10272
# 376747.00000 ns Read took         116 cycles
# Read at address   10304
# 377917.00000 ns Read took         116 cycles
# Read at address   10336
# 379087.00000 ns Read took         116 cycles
# Read at address   10368
# 380257.00000 ns Read took         116 cycles
# Read at address   10400
# 381427.00000 ns Read took         116 cycles
# Read at address   10432
# 382597.00000 ns Read took         116 cycles
# Read at address   10464
# 383767.00000 ns Read took         116 cycles
# Read at address   10496
# 384937.00000 ns Read took         116 cycles
# Read at address   10528
# 386107.00000 ns Read took         116 cycles
# Read at address   10560
# 387277.00000 ns Read took         116 cycles
# Read at address   10592
# 388447.00000 ns Read took         116 cycles
# Read at address   10624
# 389617.00000 ns Read took         116 cycles
# Read at address   10656
# 390787.00000 ns Read took         116 cycles
# Read at address   10688
# 391957.00000 ns Read took         116 cycles
# Read at address   10720
# 393127.00000 ns Read took         116 cycles
# Read at address   10752
# 394297.00000 ns Read took         116 cycles
# Read at address   10784
# 395467.00000 ns Read took         116 cycles
# Read at address   10816
# 396637.00000 ns Read took         116 cycles
# Read at address   10848
# 397807.00000 ns Read took         116 cycles
# Read at address   10880
# 398977.00000 ns Read took         116 cycles
# Read at address   10912
# 400147.00000 ns Read took         116 cycles
# Read at address   10944
# 401317.00000 ns Read took         116 cycles
# Read at address   10976
# 402487.00000 ns Read took         116 cycles
# Read at address   11008
# 403657.00000 ns Read took         116 cycles
# Read at address   11040
# 404827.00000 ns Read took         116 cycles
# Read at address   11072
# 405997.00000 ns Read took         116 cycles
# Read at address   11104
# 407167.00000 ns Read took         116 cycles
# Read at address   11136
# 408337.00000 ns Read took         116 cycles
# Read at address   11168
# 409507.00000 ns Read took         116 cycles
# Read at address   11200
# 410677.00000 ns Read took         116 cycles
# Read at address   11232
# 411847.00000 ns Read took         116 cycles
# Read at address   11264
# 413017.00000 ns Read took         116 cycles
# Read at address   11296
# 414187.00000 ns Read took         116 cycles
# Read at address   11328
# 415357.00000 ns Read took         116 cycles
# Read at address   11360
# 416527.00000 ns Read took         116 cycles
# Read at address   11392
# 417697.00000 ns Read took         116 cycles
# Read at address   11424
# 418867.00000 ns Read took         116 cycles
# Read at address   11456
# 420037.00000 ns Read took         116 cycles
# Read at address   11488
# 421207.00000 ns Read took         116 cycles
# Read at address   11520
# 422377.00000 ns Read took         116 cycles
# Read at address   11552
# 423547.00000 ns Read took         116 cycles
# Read at address   11584
# 424717.00000 ns Read took         116 cycles
# Read at address   11616
# 425887.00000 ns Read took         116 cycles
# Read at address   11648
# 427057.00000 ns Read took         116 cycles
# Read at address   11680
# 428227.00000 ns Read took         116 cycles
# Read at address   11712
# 429397.00000 ns Read took         116 cycles
# Read at address   11744
# 430567.00000 ns Read took         116 cycles
# Read at address   11776
# 431737.00000 ns Read took         116 cycles
# Read at address   11808
# 432907.00000 ns Read took         116 cycles
# Read at address   11840
# 434077.00000 ns Read took         116 cycles
# Read at address   11872
# 435247.00000 ns Read took         116 cycles
# Read at address   11904
# 436417.00000 ns Read took         116 cycles
# Read at address   11936
# 437587.00000 ns Read took         116 cycles
# Read at address   11968
# 438757.00000 ns Read took         116 cycles
# Read at address   12000
# 439927.00000 ns Read took         116 cycles
# Read at address   12032
# 441097.00000 ns Read took         116 cycles
# Read at address   12064
# 442267.00000 ns Read took         116 cycles
# Read at address   12096
# 443437.00000 ns Read took         116 cycles
# Read at address   12128
# 444607.00000 ns Read took         116 cycles
# Read at address   12160
# 445777.00000 ns Read took         116 cycles
# Read at address   12192
# 446947.00000 ns Read took         116 cycles
# Read at address   12224
# 448117.00000 ns Read took         116 cycles
# Read at address   12256
# 449287.00000 ns Read took         116 cycles
# Read at address   12288
# 450457.00000 ns Read took         116 cycles
# Read at address   12320
# 451627.00000 ns Read took         116 cycles
# Read at address   12352
# 452797.00000 ns Read took         116 cycles
# Read at address   12384
# 453967.00000 ns Read took         116 cycles
# Read at address   12416
# 455137.00000 ns Read took         116 cycles
# Read at address   12448
# 456307.00000 ns Read took         116 cycles
# Read at address   12480
# 457477.00000 ns Read took         116 cycles
# Read at address   12512
# 458647.00000 ns Read took         116 cycles
# Read at address   12544
# 459817.00000 ns Read took         116 cycles
# Read at address   12576
# 460987.00000 ns Read took         116 cycles
# Read at address   12608
# 462157.00000 ns Read took         116 cycles
# Read at address   12640
# 463327.00000 ns Read took         116 cycles
# Read at address   12672
# 464497.00000 ns Read took         116 cycles
# Read at address   12704
# 465667.00000 ns Read took         116 cycles
# Read at address   12736
# 466837.00000 ns Read took         116 cycles
# Read at address   12768
# 468007.00000 ns Read took         116 cycles
# Read at address   12800
# 469177.00000 ns Read took         116 cycles
# 469697.00000 ns Read took          51 cycles
# 517389.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 517389 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:29 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:05:29 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:29 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:05:30 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:31 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:05:32 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:32 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:05:32 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:33 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:05:33 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:05:33 on Dec 10,2020, Elapsed time: 0:01:29
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:05:34 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# Read at address    8192
# 300697.00000 ns Read took         116 cycles
# Read at address    8224
# 301867.00000 ns Read took         116 cycles
# Read at address    8256
# 303037.00000 ns Read took         116 cycles
# Read at address    8288
# 304207.00000 ns Read took         116 cycles
# Read at address    8320
# 305377.00000 ns Read took         116 cycles
# Read at address    8352
# 306547.00000 ns Read took         116 cycles
# Read at address    8384
# 307717.00000 ns Read took         116 cycles
# Read at address    8416
# 308887.00000 ns Read took         116 cycles
# Read at address    8448
# 310057.00000 ns Read took         116 cycles
# Read at address    8480
# 311227.00000 ns Read took         116 cycles
# Read at address    8512
# 312397.00000 ns Read took         116 cycles
# Read at address    8544
# 313567.00000 ns Read took         116 cycles
# Read at address    8576
# 314737.00000 ns Read took         116 cycles
# Read at address    8608
# 315907.00000 ns Read took         116 cycles
# Read at address    8640
# 317077.00000 ns Read took         116 cycles
# Read at address    8672
# 318247.00000 ns Read took         116 cycles
# Read at address    8704
# 319417.00000 ns Read took         116 cycles
# Read at address    8736
# 320587.00000 ns Read took         116 cycles
# Read at address    8768
# 321757.00000 ns Read took         116 cycles
# Read at address    8800
# 322927.00000 ns Read took         116 cycles
# Read at address    8832
# 324097.00000 ns Read took         116 cycles
# Read at address    8864
# 325267.00000 ns Read took         116 cycles
# Read at address    8896
# 326437.00000 ns Read took         116 cycles
# Read at address    8928
# 327607.00000 ns Read took         116 cycles
# Read at address    8960
# 328777.00000 ns Read took         116 cycles
# Read at address    8992
# 329947.00000 ns Read took         116 cycles
# Read at address    9024
# 331117.00000 ns Read took         116 cycles
# Read at address    9056
# 332287.00000 ns Read took         116 cycles
# Read at address    9088
# 333457.00000 ns Read took         116 cycles
# Read at address    9120
# 334627.00000 ns Read took         116 cycles
# Read at address    9152
# 335797.00000 ns Read took         116 cycles
# Read at address    9184
# 336967.00000 ns Read took         116 cycles
# Read at address    9216
# 338137.00000 ns Read took         116 cycles
# Read at address    9248
# 339307.00000 ns Read took         116 cycles
# Read at address    9280
# 340477.00000 ns Read took         116 cycles
# Read at address    9312
# 341647.00000 ns Read took         116 cycles
# Read at address    9344
# 342817.00000 ns Read took         116 cycles
# Read at address    9376
# 343987.00000 ns Read took         116 cycles
# Read at address    9408
# 345157.00000 ns Read took         116 cycles
# Read at address    9440
# 346327.00000 ns Read took         116 cycles
# Read at address    9472
# 347497.00000 ns Read took         116 cycles
# Read at address    9504
# 348667.00000 ns Read took         116 cycles
# Read at address    9536
# 349837.00000 ns Read took         116 cycles
# Read at address    9568
# 351007.00000 ns Read took         116 cycles
# Read at address    9600
# 352177.00000 ns Read took         116 cycles
# Read at address    9632
# 353347.00000 ns Read took         116 cycles
# Read at address    9664
# 354517.00000 ns Read took         116 cycles
# Read at address    9696
# 355687.00000 ns Read took         116 cycles
# Read at address    9728
# 356857.00000 ns Read took         116 cycles
# Read at address    9760
# 358027.00000 ns Read took         116 cycles
# Read at address    9792
# 359197.00000 ns Read took         116 cycles
# Read at address    9824
# 360367.00000 ns Read took         116 cycles
# Read at address    9856
# 361537.00000 ns Read took         116 cycles
# Read at address    9888
# 362707.00000 ns Read took         116 cycles
# Read at address    9920
# 363877.00000 ns Read took         116 cycles
# Read at address    9952
# 365047.00000 ns Read took         116 cycles
# Read at address    9984
# 366217.00000 ns Read took         116 cycles
# Read at address   10016
# 367387.00000 ns Read took         116 cycles
# Read at address   10048
# 368557.00000 ns Read took         116 cycles
# Read at address   10080
# 369727.00000 ns Read took         116 cycles
# Read at address   10112
# 370897.00000 ns Read took         116 cycles
# Read at address   10144
# 372067.00000 ns Read took         116 cycles
# Read at address   10176
# 373237.00000 ns Read took         116 cycles
# Read at address   10208
# 374407.00000 ns Read took         116 cycles
# Read at address   10240
# 375577.00000 ns Read took         116 cycles
# Read at address   10272
# 376747.00000 ns Read took         116 cycles
# Read at address   10304
# 377917.00000 ns Read took         116 cycles
# Read at address   10336
# 379087.00000 ns Read took         116 cycles
# Read at address   10368
# 380257.00000 ns Read took         116 cycles
# Read at address   10400
# 381427.00000 ns Read took         116 cycles
# Read at address   10432
# 382597.00000 ns Read took         116 cycles
# Read at address   10464
# 383767.00000 ns Read took         116 cycles
# Read at address   10496
# 384937.00000 ns Read took         116 cycles
# Read at address   10528
# 386107.00000 ns Read took         116 cycles
# Read at address   10560
# 387277.00000 ns Read took         116 cycles
# Read at address   10592
# 388447.00000 ns Read took         116 cycles
# Read at address   10624
# 389617.00000 ns Read took         116 cycles
# Read at address   10656
# 390787.00000 ns Read took         116 cycles
# Read at address   10688
# 391957.00000 ns Read took         116 cycles
# Read at address   10720
# 393127.00000 ns Read took         116 cycles
# Read at address   10752
# 394297.00000 ns Read took         116 cycles
# Read at address   10784
# 395467.00000 ns Read took         116 cycles
# Read at address   10816
# 396637.00000 ns Read took         116 cycles
# Read at address   10848
# 397807.00000 ns Read took         116 cycles
# Read at address   10880
# 398977.00000 ns Read took         116 cycles
# Read at address   10912
# 400147.00000 ns Read took         116 cycles
# Read at address   10944
# 401317.00000 ns Read took         116 cycles
# Read at address   10976
# 402487.00000 ns Read took         116 cycles
# Read at address   11008
# 403657.00000 ns Read took         116 cycles
# Read at address   11040
# 404827.00000 ns Read took         116 cycles
# Read at address   11072
# 405997.00000 ns Read took         116 cycles
# Read at address   11104
# 407167.00000 ns Read took         116 cycles
# Read at address   11136
# 408337.00000 ns Read took         116 cycles
# Read at address   11168
# 409507.00000 ns Read took         116 cycles
# Read at address   11200
# 410677.00000 ns Read took         116 cycles
# Read at address   11232
# 411847.00000 ns Read took         116 cycles
# Read at address   11264
# 413017.00000 ns Read took         116 cycles
# Read at address   11296
# 414187.00000 ns Read took         116 cycles
# Read at address   11328
# 415357.00000 ns Read took         116 cycles
# Read at address   11360
# 416527.00000 ns Read took         116 cycles
# Read at address   11392
# 417697.00000 ns Read took         116 cycles
# Read at address   11424
# 418867.00000 ns Read took         116 cycles
# Read at address   11456
# 420037.00000 ns Read took         116 cycles
# Read at address   11488
# 421207.00000 ns Read took         116 cycles
# Read at address   11520
# 422377.00000 ns Read took         116 cycles
# Read at address   11552
# 423547.00000 ns Read took         116 cycles
# Read at address   11584
# 424717.00000 ns Read took         116 cycles
# Read at address   11616
# 425887.00000 ns Read took         116 cycles
# Read at address   11648
# 427057.00000 ns Read took         116 cycles
# Read at address   11680
# 428227.00000 ns Read took         116 cycles
# Read at address   11712
# 429397.00000 ns Read took         116 cycles
# Read at address   11744
# 430567.00000 ns Read took         116 cycles
# Read at address   11776
# 431737.00000 ns Read took         116 cycles
# Read at address   11808
# 432907.00000 ns Read took         116 cycles
# Read at address   11840
# 434077.00000 ns Read took         116 cycles
# Read at address   11872
# 435247.00000 ns Read took         116 cycles
# Read at address   11904
# 436417.00000 ns Read took         116 cycles
# Read at address   11936
# 437587.00000 ns Read took         116 cycles
# Read at address   11968
# 438757.00000 ns Read took         116 cycles
# Read at address   12000
# 439927.00000 ns Read took         116 cycles
# Read at address   12032
# 441097.00000 ns Read took         116 cycles
# Read at address   12064
# 442267.00000 ns Read took         116 cycles
# Read at address   12096
# 443437.00000 ns Read took         116 cycles
# Read at address   12128
# 444607.00000 ns Read took         116 cycles
# Read at address   12160
# 445777.00000 ns Read took         116 cycles
# Read at address   12192
# 446947.00000 ns Read took         116 cycles
# Read at address   12224
# 448117.00000 ns Read took         116 cycles
# Read at address   12256
# 449287.00000 ns Read took         116 cycles
# Read at address   12288
# 450457.00000 ns Read took         116 cycles
# Read at address   12320
# 451627.00000 ns Read took         116 cycles
# Read at address   12352
# 452797.00000 ns Read took         116 cycles
# Read at address   12384
# 453967.00000 ns Read took         116 cycles
# Read at address   12416
# 455137.00000 ns Read took         116 cycles
# Read at address   12448
# 456307.00000 ns Read took         116 cycles
# Read at address   12480
# 457477.00000 ns Read took         116 cycles
# Read at address   12512
# 458647.00000 ns Read took         116 cycles
# Read at address   12544
# 459817.00000 ns Read took         116 cycles
# Read at address   12576
# 460987.00000 ns Read took         116 cycles
# Read at address   12608
# 462157.00000 ns Read took         116 cycles
# Read at address   12640
# 463327.00000 ns Read took         116 cycles
# Read at address   12672
# 464497.00000 ns Read took         116 cycles
# Read at address   12704
# 465667.00000 ns Read took         116 cycles
# Read at address   12736
# 466837.00000 ns Read took         116 cycles
# Read at address   12768
# 468007.00000 ns Read took         116 cycles
# Read at address   12800
# 469177.00000 ns Read took         116 cycles
# 469697.00000 ns Read took          51 cycles
# 517389.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 517389 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:46 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:05:47 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:47 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:05:47 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:48 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:05:49 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:49 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:05:50 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:50 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:05:50 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:05:51 on Dec 10,2020, Elapsed time: 0:00:17
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:05:51 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# Read at address    8192
# 300697.00000 ns Read took         116 cycles
# Read at address    8224
# 301867.00000 ns Read took         116 cycles
# Read at address    8256
# 303037.00000 ns Read took         116 cycles
# Read at address    8288
# 304207.00000 ns Read took         116 cycles
# Read at address    8320
# 305377.00000 ns Read took         116 cycles
# Read at address    8352
# 306547.00000 ns Read took         116 cycles
# Read at address    8384
# 307717.00000 ns Read took         116 cycles
# Read at address    8416
# 308887.00000 ns Read took         116 cycles
# Read at address    8448
# 310057.00000 ns Read took         116 cycles
# Read at address    8480
# 311227.00000 ns Read took         116 cycles
# Read at address    8512
# 312397.00000 ns Read took         116 cycles
# Read at address    8544
# 313567.00000 ns Read took         116 cycles
# Read at address    8576
# 314737.00000 ns Read took         116 cycles
# Read at address    8608
# 315907.00000 ns Read took         116 cycles
# Read at address    8640
# 317077.00000 ns Read took         116 cycles
# Read at address    8672
# 318247.00000 ns Read took         116 cycles
# Read at address    8704
# 319417.00000 ns Read took         116 cycles
# Read at address    8736
# 320587.00000 ns Read took         116 cycles
# Read at address    8768
# 321757.00000 ns Read took         116 cycles
# Read at address    8800
# 322927.00000 ns Read took         116 cycles
# Read at address    8832
# 324097.00000 ns Read took         116 cycles
# Read at address    8864
# 325267.00000 ns Read took         116 cycles
# Read at address    8896
# 326437.00000 ns Read took         116 cycles
# Read at address    8928
# 327607.00000 ns Read took         116 cycles
# Read at address    8960
# 328777.00000 ns Read took         116 cycles
# Read at address    8992
# 329947.00000 ns Read took         116 cycles
# Read at address    9024
# 331117.00000 ns Read took         116 cycles
# Read at address    9056
# 332287.00000 ns Read took         116 cycles
# Read at address    9088
# 333457.00000 ns Read took         116 cycles
# Read at address    9120
# 334627.00000 ns Read took         116 cycles
# Read at address    9152
# 335797.00000 ns Read took         116 cycles
# Read at address    9184
# 336967.00000 ns Read took         116 cycles
# Read at address    9216
# 338137.00000 ns Read took         116 cycles
# Read at address    9248
# 339307.00000 ns Read took         116 cycles
# Read at address    9280
# 340477.00000 ns Read took         116 cycles
# Read at address    9312
# 341647.00000 ns Read took         116 cycles
# Read at address    9344
# 342817.00000 ns Read took         116 cycles
# Read at address    9376
# 343987.00000 ns Read took         116 cycles
# Read at address    9408
# 345157.00000 ns Read took         116 cycles
# Read at address    9440
# 346327.00000 ns Read took         116 cycles
# Read at address    9472
# 347497.00000 ns Read took         116 cycles
# Read at address    9504
# 348667.00000 ns Read took         116 cycles
# Read at address    9536
# 349837.00000 ns Read took         116 cycles
# Read at address    9568
# 351007.00000 ns Read took         116 cycles
# Read at address    9600
# 352177.00000 ns Read took         116 cycles
# Read at address    9632
# 353347.00000 ns Read took         116 cycles
# Read at address    9664
# 354517.00000 ns Read took         116 cycles
# Read at address    9696
# 355687.00000 ns Read took         116 cycles
# Read at address    9728
# 356857.00000 ns Read took         116 cycles
# Read at address    9760
# 358027.00000 ns Read took         116 cycles
# Read at address    9792
# 359197.00000 ns Read took         116 cycles
# Read at address    9824
# 360367.00000 ns Read took         116 cycles
# Read at address    9856
# 361537.00000 ns Read took         116 cycles
# Read at address    9888
# 362707.00000 ns Read took         116 cycles
# Read at address    9920
# 363877.00000 ns Read took         116 cycles
# Read at address    9952
# 365047.00000 ns Read took         116 cycles
# Read at address    9984
# 366217.00000 ns Read took         116 cycles
# Read at address   10016
# 367387.00000 ns Read took         116 cycles
# Read at address   10048
# 368557.00000 ns Read took         116 cycles
# Read at address   10080
# 369727.00000 ns Read took         116 cycles
# Read at address   10112
# 370897.00000 ns Read took         116 cycles
# Read at address   10144
# 372067.00000 ns Read took         116 cycles
# Read at address   10176
# 373237.00000 ns Read took         116 cycles
# Read at address   10208
# 374407.00000 ns Read took         116 cycles
# Read at address   10240
# 375577.00000 ns Read took         116 cycles
# Read at address   10272
# 376747.00000 ns Read took         116 cycles
# Read at address   10304
# 377917.00000 ns Read took         116 cycles
# Read at address   10336
# 379087.00000 ns Read took         116 cycles
# Read at address   10368
# 380257.00000 ns Read took         116 cycles
# Read at address   10400
# 381427.00000 ns Read took         116 cycles
# Read at address   10432
# 382597.00000 ns Read took         116 cycles
# Read at address   10464
# 383767.00000 ns Read took         116 cycles
# Read at address   10496
# 384937.00000 ns Read took         116 cycles
# Read at address   10528
# 386107.00000 ns Read took         116 cycles
# Read at address   10560
# 387277.00000 ns Read took         116 cycles
# Read at address   10592
# 388447.00000 ns Read took         116 cycles
# Read at address   10624
# 389617.00000 ns Read took         116 cycles
# Read at address   10656
# 390787.00000 ns Read took         116 cycles
# Read at address   10688
# 391957.00000 ns Read took         116 cycles
# Read at address   10720
# 393127.00000 ns Read took         116 cycles
# Read at address   10752
# 394297.00000 ns Read took         116 cycles
# Read at address   10784
# 395467.00000 ns Read took         116 cycles
# Read at address   10816
# 396637.00000 ns Read took         116 cycles
# Read at address   10848
# 397807.00000 ns Read took         116 cycles
# Read at address   10880
# 398977.00000 ns Read took         116 cycles
# Read at address   10912
# 400147.00000 ns Read took         116 cycles
# Read at address   10944
# 401317.00000 ns Read took         116 cycles
# Read at address   10976
# 402487.00000 ns Read took         116 cycles
# Read at address   11008
# 403657.00000 ns Read took         116 cycles
# Read at address   11040
# 404827.00000 ns Read took         116 cycles
# Read at address   11072
# 405997.00000 ns Read took         116 cycles
# Read at address   11104
# 407167.00000 ns Read took         116 cycles
# Read at address   11136
# 408337.00000 ns Read took         116 cycles
# Read at address   11168
# 409507.00000 ns Read took         116 cycles
# Read at address   11200
# 410677.00000 ns Read took         116 cycles
# Read at address   11232
# 411847.00000 ns Read took         116 cycles
# Read at address   11264
# 413017.00000 ns Read took         116 cycles
# Read at address   11296
# 414187.00000 ns Read took         116 cycles
# Read at address   11328
# 415357.00000 ns Read took         116 cycles
# Read at address   11360
# 416527.00000 ns Read took         116 cycles
# Read at address   11392
# 417697.00000 ns Read took         116 cycles
# Read at address   11424
# 418867.00000 ns Read took         116 cycles
# Read at address   11456
# 420037.00000 ns Read took         116 cycles
# Read at address   11488
# 421207.00000 ns Read took         116 cycles
# Read at address   11520
# 422377.00000 ns Read took         116 cycles
# Read at address   11552
# 423547.00000 ns Read took         116 cycles
# Read at address   11584
# 424717.00000 ns Read took         116 cycles
# Read at address   11616
# 425887.00000 ns Read took         116 cycles
# Read at address   11648
# 427057.00000 ns Read took         116 cycles
# Read at address   11680
# 428227.00000 ns Read took         116 cycles
# Read at address   11712
# 429397.00000 ns Read took         116 cycles
# Read at address   11744
# 430567.00000 ns Read took         116 cycles
# Read at address   11776
# 431737.00000 ns Read took         116 cycles
# Read at address   11808
# 432907.00000 ns Read took         116 cycles
# Read at address   11840
# 434077.00000 ns Read took         116 cycles
# Read at address   11872
# 435247.00000 ns Read took         116 cycles
# Read at address   11904
# 436417.00000 ns Read took         116 cycles
# Read at address   11936
# 437587.00000 ns Read took         116 cycles
# Read at address   11968
# 438757.00000 ns Read took         116 cycles
# Read at address   12000
# 439927.00000 ns Read took         116 cycles
# Read at address   12032
# 441097.00000 ns Read took         116 cycles
# Read at address   12064
# 442267.00000 ns Read took         116 cycles
# Read at address   12096
# 443437.00000 ns Read took         116 cycles
# Read at address   12128
# 444607.00000 ns Read took         116 cycles
# Read at address   12160
# 445777.00000 ns Read took         116 cycles
# Read at address   12192
# 446947.00000 ns Read took         116 cycles
# Read at address   12224
# 448117.00000 ns Read took         116 cycles
# Read at address   12256
# 449287.00000 ns Read took         116 cycles
# Read at address   12288
# 450457.00000 ns Read took         116 cycles
# Read at address   12320
# 451627.00000 ns Read took         116 cycles
# Read at address   12352
# 452797.00000 ns Read took         116 cycles
# Read at address   12384
# 453967.00000 ns Read took         116 cycles
# Read at address   12416
# 455137.00000 ns Read took         116 cycles
# Read at address   12448
# 456307.00000 ns Read took         116 cycles
# Read at address   12480
# 457477.00000 ns Read took         116 cycles
# Read at address   12512
# 458647.00000 ns Read took         116 cycles
# Read at address   12544
# 459817.00000 ns Read took         116 cycles
# Read at address   12576
# 460987.00000 ns Read took         116 cycles
# Read at address   12608
# 462157.00000 ns Read took         116 cycles
# Read at address   12640
# 463327.00000 ns Read took         116 cycles
# Read at address   12672
# 464497.00000 ns Read took         116 cycles
# Read at address   12704
# 465667.00000 ns Read took         116 cycles
# Read at address   12736
# 466837.00000 ns Read took         116 cycles
# Read at address   12768
# 468007.00000 ns Read took         116 cycles
# Read at address   12800
# 469177.00000 ns Read took         116 cycles
# Read at address   12832
# 470347.00000 ns Read took         116 cycles
# Read at address   12864
# 471517.00000 ns Read took         116 cycles
# Read at address   12896
# 472687.00000 ns Read took         116 cycles
# Read at address   12928
# 473857.00000 ns Read took         116 cycles
# Read at address   12960
# 475027.00000 ns Read took         116 cycles
# Read at address   12992
# 476197.00000 ns Read took         116 cycles
# Read at address   13024
# 477367.00000 ns Read took         116 cycles
# Read at address   13056
# 478537.00000 ns Read took         116 cycles
# Read at address   13088
# 479707.00000 ns Read took         116 cycles
# Read at address   13120
# 480877.00000 ns Read took         116 cycles
# Read at address   13152
# 482047.00000 ns Read took         116 cycles
# Read at address   13184
# 483217.00000 ns Read took         116 cycles
# Read at address   13216
# 484387.00000 ns Read took         116 cycles
# Read at address   13248
# 485557.00000 ns Read took         116 cycles
# Read at address   13280
# 486727.00000 ns Read took         116 cycles
# Read at address   13312
# 487897.00000 ns Read took         116 cycles
# Read at address   13344
# 489067.00000 ns Read took         116 cycles
# Read at address   13376
# 490237.00000 ns Read took         116 cycles
# Read at address   13408
# 491407.00000 ns Read took         116 cycles
# Read at address   13440
# 492577.00000 ns Read took         116 cycles
# Read at address   13472
# 493747.00000 ns Read took         116 cycles
# Read at address   13504
# 494917.00000 ns Read took         116 cycles
# Read at address   13536
# 496087.00000 ns Read took         116 cycles
# Read at address   13568
# 497257.00000 ns Read took         116 cycles
# Read at address   13600
# 498427.00000 ns Read took         116 cycles
# Read at address   13632
# 499597.00000 ns Read took         116 cycles
# Read at address   13664
# 500767.00000 ns Read took         116 cycles
# Read at address   13696
# 501937.00000 ns Read took         116 cycles
# Read at address   13728
# 503107.00000 ns Read took         116 cycles
# Read at address   13760
# 504277.00000 ns Read took         116 cycles
# Read at address   13792
# 505447.00000 ns Read took         116 cycles
# Read at address   13824
# 506617.00000 ns Read took         116 cycles
# Read at address   13856
# 507787.00000 ns Read took         116 cycles
# Read at address   13888
# 508957.00000 ns Read took         116 cycles
# Read at address   13920
# 510127.00000 ns Read took         116 cycles
# Read at address   13952
# 511297.00000 ns Read took         116 cycles
# Read at address   13984
# 512467.00000 ns Read took         116 cycles
# Read at address   14016
# 513637.00000 ns Read took         116 cycles
# Read at address   14048
# 514807.00000 ns Read took         116 cycles
# Read at address   14080
# 515977.00000 ns Read took         116 cycles
# Read at address   14112
# 517147.00000 ns Read took         116 cycles
# Read at address   14144
# 518317.00000 ns Read took         116 cycles
# Read at address   14176
# 519487.00000 ns Read took         116 cycles
# Read at address   14208
# 520657.00000 ns Read took         116 cycles
# Read at address   14240
# 521827.00000 ns Read took         116 cycles
# Read at address   14272
# 522997.00000 ns Read took         116 cycles
# Read at address   14304
# 524167.00000 ns Read took         116 cycles
# Read at address   14336
# 525337.00000 ns Read took         116 cycles
# Read at address   14368
# 526507.00000 ns Read took         116 cycles
# Read at address   14400
# 527677.00000 ns Read took         116 cycles
# 528197.00000 ns Read took          51 cycles
# 575889.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 575889 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:02 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:06:03 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:03 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:06:03 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:05 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:06:05 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:05 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:06:06 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:06 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:06:06 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:06:07 on Dec 10,2020, Elapsed time: 0:00:16
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:06:07 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# Read at address    8192
# 300697.00000 ns Read took         116 cycles
# Read at address    8224
# 301867.00000 ns Read took         116 cycles
# Read at address    8256
# 303037.00000 ns Read took         116 cycles
# Read at address    8288
# 304207.00000 ns Read took         116 cycles
# Read at address    8320
# 305377.00000 ns Read took         116 cycles
# Read at address    8352
# 306547.00000 ns Read took         116 cycles
# Read at address    8384
# 307717.00000 ns Read took         116 cycles
# Read at address    8416
# 308887.00000 ns Read took         116 cycles
# Read at address    8448
# 310057.00000 ns Read took         116 cycles
# Read at address    8480
# 311227.00000 ns Read took         116 cycles
# Read at address    8512
# 312397.00000 ns Read took         116 cycles
# Read at address    8544
# 313567.00000 ns Read took         116 cycles
# Read at address    8576
# 314737.00000 ns Read took         116 cycles
# Read at address    8608
# 315907.00000 ns Read took         116 cycles
# Read at address    8640
# 317077.00000 ns Read took         116 cycles
# Read at address    8672
# 318247.00000 ns Read took         116 cycles
# Read at address    8704
# 319417.00000 ns Read took         116 cycles
# Read at address    8736
# 320587.00000 ns Read took         116 cycles
# Read at address    8768
# 321757.00000 ns Read took         116 cycles
# Read at address    8800
# 322927.00000 ns Read took         116 cycles
# Read at address    8832
# 324097.00000 ns Read took         116 cycles
# Read at address    8864
# 325267.00000 ns Read took         116 cycles
# Read at address    8896
# 326437.00000 ns Read took         116 cycles
# Read at address    8928
# 327607.00000 ns Read took         116 cycles
# Read at address    8960
# 328777.00000 ns Read took         116 cycles
# Read at address    8992
# 329947.00000 ns Read took         116 cycles
# Read at address    9024
# 331117.00000 ns Read took         116 cycles
# Read at address    9056
# 332287.00000 ns Read took         116 cycles
# Read at address    9088
# 333457.00000 ns Read took         116 cycles
# Read at address    9120
# 334627.00000 ns Read took         116 cycles
# Read at address    9152
# 335797.00000 ns Read took         116 cycles
# Read at address    9184
# 336967.00000 ns Read took         116 cycles
# Read at address    9216
# 338137.00000 ns Read took         116 cycles
# Read at address    9248
# 339307.00000 ns Read took         116 cycles
# Read at address    9280
# 340477.00000 ns Read took         116 cycles
# Read at address    9312
# 341647.00000 ns Read took         116 cycles
# Read at address    9344
# 342817.00000 ns Read took         116 cycles
# Read at address    9376
# 343987.00000 ns Read took         116 cycles
# Read at address    9408
# 345157.00000 ns Read took         116 cycles
# Read at address    9440
# 346327.00000 ns Read took         116 cycles
# Read at address    9472
# 347497.00000 ns Read took         116 cycles
# Read at address    9504
# 348667.00000 ns Read took         116 cycles
# Read at address    9536
# 349837.00000 ns Read took         116 cycles
# Read at address    9568
# 351007.00000 ns Read took         116 cycles
# Read at address    9600
# 352177.00000 ns Read took         116 cycles
# Read at address    9632
# 353347.00000 ns Read took         116 cycles
# Read at address    9664
# 354517.00000 ns Read took         116 cycles
# Read at address    9696
# 355687.00000 ns Read took         116 cycles
# Read at address    9728
# 356857.00000 ns Read took         116 cycles
# Read at address    9760
# 358027.00000 ns Read took         116 cycles
# Read at address    9792
# 359197.00000 ns Read took         116 cycles
# Read at address    9824
# 360367.00000 ns Read took         116 cycles
# Read at address    9856
# 361537.00000 ns Read took         116 cycles
# Read at address    9888
# 362707.00000 ns Read took         116 cycles
# Read at address    9920
# 363877.00000 ns Read took         116 cycles
# Read at address    9952
# 365047.00000 ns Read took         116 cycles
# Read at address    9984
# 366217.00000 ns Read took         116 cycles
# Read at address   10016
# 367387.00000 ns Read took         116 cycles
# Read at address   10048
# 368557.00000 ns Read took         116 cycles
# Read at address   10080
# 369727.00000 ns Read took         116 cycles
# Read at address   10112
# 370897.00000 ns Read took         116 cycles
# Read at address   10144
# 372067.00000 ns Read took         116 cycles
# Read at address   10176
# 373237.00000 ns Read took         116 cycles
# Read at address   10208
# 374407.00000 ns Read took         116 cycles
# Read at address   10240
# 375577.00000 ns Read took         116 cycles
# Read at address   10272
# 376747.00000 ns Read took         116 cycles
# Read at address   10304
# 377917.00000 ns Read took         116 cycles
# Read at address   10336
# 379087.00000 ns Read took         116 cycles
# Read at address   10368
# 380257.00000 ns Read took         116 cycles
# Read at address   10400
# 381427.00000 ns Read took         116 cycles
# Read at address   10432
# 382597.00000 ns Read took         116 cycles
# Read at address   10464
# 383767.00000 ns Read took         116 cycles
# Read at address   10496
# 384937.00000 ns Read took         116 cycles
# Read at address   10528
# 386107.00000 ns Read took         116 cycles
# Read at address   10560
# 387277.00000 ns Read took         116 cycles
# Read at address   10592
# 388447.00000 ns Read took         116 cycles
# Read at address   10624
# 389617.00000 ns Read took         116 cycles
# Read at address   10656
# 390787.00000 ns Read took         116 cycles
# Read at address   10688
# 391957.00000 ns Read took         116 cycles
# Read at address   10720
# 393127.00000 ns Read took         116 cycles
# Read at address   10752
# 394297.00000 ns Read took         116 cycles
# Read at address   10784
# 395467.00000 ns Read took         116 cycles
# Read at address   10816
# 396637.00000 ns Read took         116 cycles
# Read at address   10848
# 397807.00000 ns Read took         116 cycles
# Read at address   10880
# 398977.00000 ns Read took         116 cycles
# Read at address   10912
# 400147.00000 ns Read took         116 cycles
# Read at address   10944
# 401317.00000 ns Read took         116 cycles
# Read at address   10976
# 402487.00000 ns Read took         116 cycles
# Read at address   11008
# 403657.00000 ns Read took         116 cycles
# Read at address   11040
# 404827.00000 ns Read took         116 cycles
# Read at address   11072
# 405997.00000 ns Read took         116 cycles
# Read at address   11104
# 407167.00000 ns Read took         116 cycles
# Read at address   11136
# 408337.00000 ns Read took         116 cycles
# Read at address   11168
# 409507.00000 ns Read took         116 cycles
# Read at address   11200
# 410677.00000 ns Read took         116 cycles
# Read at address   11232
# 411847.00000 ns Read took         116 cycles
# Read at address   11264
# 413017.00000 ns Read took         116 cycles
# Read at address   11296
# 414187.00000 ns Read took         116 cycles
# Read at address   11328
# 415357.00000 ns Read took         116 cycles
# Read at address   11360
# 416527.00000 ns Read took         116 cycles
# Read at address   11392
# 417697.00000 ns Read took         116 cycles
# Read at address   11424
# 418867.00000 ns Read took         116 cycles
# Read at address   11456
# 420037.00000 ns Read took         116 cycles
# Read at address   11488
# 421207.00000 ns Read took         116 cycles
# Read at address   11520
# 422377.00000 ns Read took         116 cycles
# Read at address   11552
# 423547.00000 ns Read took         116 cycles
# Read at address   11584
# 424717.00000 ns Read took         116 cycles
# Read at address   11616
# 425887.00000 ns Read took         116 cycles
# Read at address   11648
# 427057.00000 ns Read took         116 cycles
# Read at address   11680
# 428227.00000 ns Read took         116 cycles
# Read at address   11712
# 429397.00000 ns Read took         116 cycles
# Read at address   11744
# 430567.00000 ns Read took         116 cycles
# Read at address   11776
# 431737.00000 ns Read took         116 cycles
# Read at address   11808
# 432907.00000 ns Read took         116 cycles
# Read at address   11840
# 434077.00000 ns Read took         116 cycles
# Read at address   11872
# 435247.00000 ns Read took         116 cycles
# Read at address   11904
# 436417.00000 ns Read took         116 cycles
# Read at address   11936
# 437587.00000 ns Read took         116 cycles
# Read at address   11968
# 438757.00000 ns Read took         116 cycles
# Read at address   12000
# 439927.00000 ns Read took         116 cycles
# Read at address   12032
# 441097.00000 ns Read took         116 cycles
# Read at address   12064
# 442267.00000 ns Read took         116 cycles
# Read at address   12096
# 443437.00000 ns Read took         116 cycles
# Read at address   12128
# 444607.00000 ns Read took         116 cycles
# Read at address   12160
# 445777.00000 ns Read took         116 cycles
# Read at address   12192
# 446947.00000 ns Read took         116 cycles
# Read at address   12224
# 448117.00000 ns Read took         116 cycles
# Read at address   12256
# 449287.00000 ns Read took         116 cycles
# Read at address   12288
# 450457.00000 ns Read took         116 cycles
# Read at address   12320
# 451627.00000 ns Read took         116 cycles
# Read at address   12352
# 452797.00000 ns Read took         116 cycles
# Read at address   12384
# 453967.00000 ns Read took         116 cycles
# Read at address   12416
# 455137.00000 ns Read took         116 cycles
# Read at address   12448
# 456307.00000 ns Read took         116 cycles
# Read at address   12480
# 457477.00000 ns Read took         116 cycles
# Read at address   12512
# 458647.00000 ns Read took         116 cycles
# Read at address   12544
# 459817.00000 ns Read took         116 cycles
# Read at address   12576
# 460987.00000 ns Read took         116 cycles
# Read at address   12608
# 462157.00000 ns Read took         116 cycles
# Read at address   12640
# 463327.00000 ns Read took         116 cycles
# Read at address   12672
# 464497.00000 ns Read took         116 cycles
# Read at address   12704
# 465667.00000 ns Read took         116 cycles
# Read at address   12736
# 466837.00000 ns Read took         116 cycles
# Read at address   12768
# 468007.00000 ns Read took         116 cycles
# Read at address   12800
# 469177.00000 ns Read took         116 cycles
# Read at address   12832
# 470347.00000 ns Read took         116 cycles
# Read at address   12864
# 471517.00000 ns Read took         116 cycles
# Read at address   12896
# 472687.00000 ns Read took         116 cycles
# Read at address   12928
# 473857.00000 ns Read took         116 cycles
# Read at address   12960
# 475027.00000 ns Read took         116 cycles
# Read at address   12992
# 476197.00000 ns Read took         116 cycles
# Read at address   13024
# 477367.00000 ns Read took         116 cycles
# Read at address   13056
# 478537.00000 ns Read took         116 cycles
# Read at address   13088
# 479707.00000 ns Read took         116 cycles
# Read at address   13120
# 480877.00000 ns Read took         116 cycles
# Read at address   13152
# 482047.00000 ns Read took         116 cycles
# Read at address   13184
# 483217.00000 ns Read took         116 cycles
# Read at address   13216
# 484387.00000 ns Read took         116 cycles
# Read at address   13248
# 485557.00000 ns Read took         116 cycles
# Read at address   13280
# 486727.00000 ns Read took         116 cycles
# Read at address   13312
# 487897.00000 ns Read took         116 cycles
# Read at address   13344
# 489067.00000 ns Read took         116 cycles
# Read at address   13376
# 490237.00000 ns Read took         116 cycles
# Read at address   13408
# 491407.00000 ns Read took         116 cycles
# Read at address   13440
# 492577.00000 ns Read took         116 cycles
# Read at address   13472
# 493747.00000 ns Read took         116 cycles
# Read at address   13504
# 494917.00000 ns Read took         116 cycles
# Read at address   13536
# 496087.00000 ns Read took         116 cycles
# Read at address   13568
# 497257.00000 ns Read took         116 cycles
# Read at address   13600
# 498427.00000 ns Read took         116 cycles
# Read at address   13632
# 499597.00000 ns Read took         116 cycles
# Read at address   13664
# 500767.00000 ns Read took         116 cycles
# Read at address   13696
# 501937.00000 ns Read took         116 cycles
# Read at address   13728
# 503107.00000 ns Read took         116 cycles
# Read at address   13760
# 504277.00000 ns Read took         116 cycles
# Read at address   13792
# 505447.00000 ns Read took         116 cycles
# Read at address   13824
# 506617.00000 ns Read took         116 cycles
# Read at address   13856
# 507787.00000 ns Read took         116 cycles
# Read at address   13888
# 508957.00000 ns Read took         116 cycles
# Read at address   13920
# 510127.00000 ns Read took         116 cycles
# Read at address   13952
# 511297.00000 ns Read took         116 cycles
# Read at address   13984
# 512467.00000 ns Read took         116 cycles
# Read at address   14016
# 513637.00000 ns Read took         116 cycles
# Read at address   14048
# 514807.00000 ns Read took         116 cycles
# Read at address   14080
# 515977.00000 ns Read took         116 cycles
# Read at address   14112
# 517147.00000 ns Read took         116 cycles
# Read at address   14144
# 518317.00000 ns Read took         116 cycles
# Read at address   14176
# 519487.00000 ns Read took         116 cycles
# Read at address   14208
# 520657.00000 ns Read took         116 cycles
# Read at address   14240
# 521827.00000 ns Read took         116 cycles
# Read at address   14272
# 522997.00000 ns Read took         116 cycles
# Read at address   14304
# 524167.00000 ns Read took         116 cycles
# Read at address   14336
# 525337.00000 ns Read took         116 cycles
# Read at address   14368
# 526507.00000 ns Read took         116 cycles
# Read at address   14400
# 527677.00000 ns Read took         116 cycles
# Read at address   14432
# 528847.00000 ns Read took         116 cycles
# Read at address   14464
# 530017.00000 ns Read took         116 cycles
# Read at address   14496
# 531187.00000 ns Read took         116 cycles
# Read at address   14528
# 532357.00000 ns Read took         116 cycles
# Read at address   14560
# 533527.00000 ns Read took         116 cycles
# Read at address   14592
# 534697.00000 ns Read took         116 cycles
# Read at address   14624
# 535867.00000 ns Read took         116 cycles
# Read at address   14656
# 537037.00000 ns Read took         116 cycles
# Read at address   14688
# 538207.00000 ns Read took         116 cycles
# Read at address   14720
# 539377.00000 ns Read took         116 cycles
# Read at address   14752
# 540547.00000 ns Read took         116 cycles
# Read at address   14784
# 541717.00000 ns Read took         116 cycles
# Read at address   14816
# 542887.00000 ns Read took         116 cycles
# Read at address   14848
# 544057.00000 ns Read took         116 cycles
# Read at address   14880
# 545227.00000 ns Read took         116 cycles
# Read at address   14912
# 546397.00000 ns Read took         116 cycles
# Read at address   14944
# 547567.00000 ns Read took         116 cycles
# Read at address   14976
# 548737.00000 ns Read took         116 cycles
# Read at address   15008
# 549907.00000 ns Read took         116 cycles
# Read at address   15040
# 551077.00000 ns Read took         116 cycles
# Read at address   15072
# 552247.00000 ns Read took         116 cycles
# Read at address   15104
# 553417.00000 ns Read took         116 cycles
# Read at address   15136
# 554587.00000 ns Read took         116 cycles
# Read at address   15168
# 555757.00000 ns Read took         116 cycles
# Read at address   15200
# 556927.00000 ns Read took         116 cycles
# 557447.00000 ns Read took          51 cycles
# 605139.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 605139 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:25 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:06:25 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:25 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:06:26 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:27 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:06:27 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:28 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:06:28 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:28 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:06:28 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:06:29 on Dec 10,2020, Elapsed time: 0:00:22
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:06:29 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# Read at address    8192
# 300697.00000 ns Read took         116 cycles
# Read at address    8224
# 301867.00000 ns Read took         116 cycles
# Read at address    8256
# 303037.00000 ns Read took         116 cycles
# Read at address    8288
# 304207.00000 ns Read took         116 cycles
# Read at address    8320
# 305377.00000 ns Read took         116 cycles
# Read at address    8352
# 306547.00000 ns Read took         116 cycles
# Read at address    8384
# 307717.00000 ns Read took         116 cycles
# Read at address    8416
# 308887.00000 ns Read took         116 cycles
# Read at address    8448
# 310057.00000 ns Read took         116 cycles
# Read at address    8480
# 311227.00000 ns Read took         116 cycles
# Read at address    8512
# 312397.00000 ns Read took         116 cycles
# Read at address    8544
# 313567.00000 ns Read took         116 cycles
# Read at address    8576
# 314737.00000 ns Read took         116 cycles
# Read at address    8608
# 315907.00000 ns Read took         116 cycles
# Read at address    8640
# 317077.00000 ns Read took         116 cycles
# Read at address    8672
# 318247.00000 ns Read took         116 cycles
# Read at address    8704
# 319417.00000 ns Read took         116 cycles
# Read at address    8736
# 320587.00000 ns Read took         116 cycles
# Read at address    8768
# 321757.00000 ns Read took         116 cycles
# Read at address    8800
# 322927.00000 ns Read took         116 cycles
# Read at address    8832
# 324097.00000 ns Read took         116 cycles
# Read at address    8864
# 325267.00000 ns Read took         116 cycles
# Read at address    8896
# 326437.00000 ns Read took         116 cycles
# Read at address    8928
# 327607.00000 ns Read took         116 cycles
# Read at address    8960
# 328777.00000 ns Read took         116 cycles
# Read at address    8992
# 329947.00000 ns Read took         116 cycles
# Read at address    9024
# 331117.00000 ns Read took         116 cycles
# Read at address    9056
# 332287.00000 ns Read took         116 cycles
# Read at address    9088
# 333457.00000 ns Read took         116 cycles
# Read at address    9120
# 334627.00000 ns Read took         116 cycles
# Read at address    9152
# 335797.00000 ns Read took         116 cycles
# Read at address    9184
# 336967.00000 ns Read took         116 cycles
# Read at address    9216
# 338137.00000 ns Read took         116 cycles
# Read at address    9248
# 339307.00000 ns Read took         116 cycles
# Read at address    9280
# 340477.00000 ns Read took         116 cycles
# Read at address    9312
# 341647.00000 ns Read took         116 cycles
# Read at address    9344
# 342817.00000 ns Read took         116 cycles
# Read at address    9376
# 343987.00000 ns Read took         116 cycles
# Read at address    9408
# 345157.00000 ns Read took         116 cycles
# Read at address    9440
# 346327.00000 ns Read took         116 cycles
# Read at address    9472
# 347497.00000 ns Read took         116 cycles
# Read at address    9504
# 348667.00000 ns Read took         116 cycles
# Read at address    9536
# 349837.00000 ns Read took         116 cycles
# Read at address    9568
# 351007.00000 ns Read took         116 cycles
# Read at address    9600
# 352177.00000 ns Read took         116 cycles
# Read at address    9632
# 353347.00000 ns Read took         116 cycles
# Read at address    9664
# 354517.00000 ns Read took         116 cycles
# Read at address    9696
# 355687.00000 ns Read took         116 cycles
# Read at address    9728
# 356857.00000 ns Read took         116 cycles
# Read at address    9760
# 358027.00000 ns Read took         116 cycles
# Read at address    9792
# 359197.00000 ns Read took         116 cycles
# Read at address    9824
# 360367.00000 ns Read took         116 cycles
# Read at address    9856
# 361537.00000 ns Read took         116 cycles
# Read at address    9888
# 362707.00000 ns Read took         116 cycles
# Read at address    9920
# 363877.00000 ns Read took         116 cycles
# Read at address    9952
# 365047.00000 ns Read took         116 cycles
# Read at address    9984
# 366217.00000 ns Read took         116 cycles
# Read at address   10016
# 367387.00000 ns Read took         116 cycles
# Read at address   10048
# 368557.00000 ns Read took         116 cycles
# Read at address   10080
# 369727.00000 ns Read took         116 cycles
# Read at address   10112
# 370897.00000 ns Read took         116 cycles
# Read at address   10144
# 372067.00000 ns Read took         116 cycles
# Read at address   10176
# 373237.00000 ns Read took         116 cycles
# Read at address   10208
# 374407.00000 ns Read took         116 cycles
# Read at address   10240
# 375577.00000 ns Read took         116 cycles
# Read at address   10272
# 376747.00000 ns Read took         116 cycles
# Read at address   10304
# 377917.00000 ns Read took         116 cycles
# Read at address   10336
# 379087.00000 ns Read took         116 cycles
# Read at address   10368
# 380257.00000 ns Read took         116 cycles
# Read at address   10400
# 381427.00000 ns Read took         116 cycles
# Read at address   10432
# 382597.00000 ns Read took         116 cycles
# Read at address   10464
# 383767.00000 ns Read took         116 cycles
# Read at address   10496
# 384937.00000 ns Read took         116 cycles
# Read at address   10528
# 386107.00000 ns Read took         116 cycles
# Read at address   10560
# 387277.00000 ns Read took         116 cycles
# Read at address   10592
# 388447.00000 ns Read took         116 cycles
# Read at address   10624
# 389617.00000 ns Read took         116 cycles
# Read at address   10656
# 390787.00000 ns Read took         116 cycles
# Read at address   10688
# 391957.00000 ns Read took         116 cycles
# Read at address   10720
# 393127.00000 ns Read took         116 cycles
# Read at address   10752
# 394297.00000 ns Read took         116 cycles
# Read at address   10784
# 395467.00000 ns Read took         116 cycles
# Read at address   10816
# 396637.00000 ns Read took         116 cycles
# Read at address   10848
# 397807.00000 ns Read took         116 cycles
# Read at address   10880
# 398977.00000 ns Read took         116 cycles
# Read at address   10912
# 400147.00000 ns Read took         116 cycles
# Read at address   10944
# 401317.00000 ns Read took         116 cycles
# Read at address   10976
# 402487.00000 ns Read took         116 cycles
# Read at address   11008
# 403657.00000 ns Read took         116 cycles
# Read at address   11040
# 404827.00000 ns Read took         116 cycles
# Read at address   11072
# 405997.00000 ns Read took         116 cycles
# Read at address   11104
# 407167.00000 ns Read took         116 cycles
# Read at address   11136
# 408337.00000 ns Read took         116 cycles
# Read at address   11168
# 409507.00000 ns Read took         116 cycles
# Read at address   11200
# 410677.00000 ns Read took         116 cycles
# Read at address   11232
# 411847.00000 ns Read took         116 cycles
# Read at address   11264
# 413017.00000 ns Read took         116 cycles
# Read at address   11296
# 414187.00000 ns Read took         116 cycles
# Read at address   11328
# 415357.00000 ns Read took         116 cycles
# Read at address   11360
# 416527.00000 ns Read took         116 cycles
# Read at address   11392
# 417697.00000 ns Read took         116 cycles
# Read at address   11424
# 418867.00000 ns Read took         116 cycles
# Read at address   11456
# 420037.00000 ns Read took         116 cycles
# Read at address   11488
# 421207.00000 ns Read took         116 cycles
# Read at address   11520
# 422377.00000 ns Read took         116 cycles
# Read at address   11552
# 423547.00000 ns Read took         116 cycles
# Read at address   11584
# 424717.00000 ns Read took         116 cycles
# Read at address   11616
# 425887.00000 ns Read took         116 cycles
# Read at address   11648
# 427057.00000 ns Read took         116 cycles
# Read at address   11680
# 428227.00000 ns Read took         116 cycles
# Read at address   11712
# 429397.00000 ns Read took         116 cycles
# Read at address   11744
# 430567.00000 ns Read took         116 cycles
# Read at address   11776
# 431737.00000 ns Read took         116 cycles
# Read at address   11808
# 432907.00000 ns Read took         116 cycles
# Read at address   11840
# 434077.00000 ns Read took         116 cycles
# Read at address   11872
# 435247.00000 ns Read took         116 cycles
# Read at address   11904
# 436417.00000 ns Read took         116 cycles
# Read at address   11936
# 437587.00000 ns Read took         116 cycles
# Read at address   11968
# 438757.00000 ns Read took         116 cycles
# Read at address   12000
# 439927.00000 ns Read took         116 cycles
# Read at address   12032
# 441097.00000 ns Read took         116 cycles
# Read at address   12064
# 442267.00000 ns Read took         116 cycles
# Read at address   12096
# 443437.00000 ns Read took         116 cycles
# Read at address   12128
# 444607.00000 ns Read took         116 cycles
# Read at address   12160
# 445777.00000 ns Read took         116 cycles
# Read at address   12192
# 446947.00000 ns Read took         116 cycles
# Read at address   12224
# 448117.00000 ns Read took         116 cycles
# Read at address   12256
# 449287.00000 ns Read took         116 cycles
# Read at address   12288
# 450457.00000 ns Read took         116 cycles
# Read at address   12320
# 451627.00000 ns Read took         116 cycles
# Read at address   12352
# 452797.00000 ns Read took         116 cycles
# Read at address   12384
# 453967.00000 ns Read took         116 cycles
# Read at address   12416
# 455137.00000 ns Read took         116 cycles
# Read at address   12448
# 456307.00000 ns Read took         116 cycles
# Read at address   12480
# 457477.00000 ns Read took         116 cycles
# Read at address   12512
# 458647.00000 ns Read took         116 cycles
# Read at address   12544
# 459817.00000 ns Read took         116 cycles
# Read at address   12576
# 460987.00000 ns Read took         116 cycles
# Read at address   12608
# 462157.00000 ns Read took         116 cycles
# Read at address   12640
# 463327.00000 ns Read took         116 cycles
# Read at address   12672
# 464497.00000 ns Read took         116 cycles
# Read at address   12704
# 465667.00000 ns Read took         116 cycles
# Read at address   12736
# 466837.00000 ns Read took         116 cycles
# Read at address   12768
# 468007.00000 ns Read took         116 cycles
# Read at address   12800
# 469177.00000 ns Read took         116 cycles
# Read at address   12832
# 470347.00000 ns Read took         116 cycles
# Read at address   12864
# 471517.00000 ns Read took         116 cycles
# Read at address   12896
# 472687.00000 ns Read took         116 cycles
# Read at address   12928
# 473857.00000 ns Read took         116 cycles
# Read at address   12960
# 475027.00000 ns Read took         116 cycles
# Read at address   12992
# 476197.00000 ns Read took         116 cycles
# Read at address   13024
# 477367.00000 ns Read took         116 cycles
# Read at address   13056
# 478537.00000 ns Read took         116 cycles
# Read at address   13088
# 479707.00000 ns Read took         116 cycles
# Read at address   13120
# 480877.00000 ns Read took         116 cycles
# Read at address   13152
# 482047.00000 ns Read took         116 cycles
# Read at address   13184
# 483217.00000 ns Read took         116 cycles
# Read at address   13216
# 484387.00000 ns Read took         116 cycles
# Read at address   13248
# 485557.00000 ns Read took         116 cycles
# Read at address   13280
# 486727.00000 ns Read took         116 cycles
# Read at address   13312
# 487897.00000 ns Read took         116 cycles
# Read at address   13344
# 489067.00000 ns Read took         116 cycles
# Read at address   13376
# 490237.00000 ns Read took         116 cycles
# Read at address   13408
# 491407.00000 ns Read took         116 cycles
# Read at address   13440
# 492577.00000 ns Read took         116 cycles
# Read at address   13472
# 493747.00000 ns Read took         116 cycles
# Read at address   13504
# 494917.00000 ns Read took         116 cycles
# Read at address   13536
# 496087.00000 ns Read took         116 cycles
# Read at address   13568
# 497257.00000 ns Read took         116 cycles
# Read at address   13600
# 498427.00000 ns Read took         116 cycles
# Read at address   13632
# 499597.00000 ns Read took         116 cycles
# Read at address   13664
# 500767.00000 ns Read took         116 cycles
# Read at address   13696
# 501937.00000 ns Read took         116 cycles
# Read at address   13728
# 503107.00000 ns Read took         116 cycles
# Read at address   13760
# 504277.00000 ns Read took         116 cycles
# Read at address   13792
# 505447.00000 ns Read took         116 cycles
# Read at address   13824
# 506617.00000 ns Read took         116 cycles
# Read at address   13856
# 507787.00000 ns Read took         116 cycles
# Read at address   13888
# 508957.00000 ns Read took         116 cycles
# Read at address   13920
# 510127.00000 ns Read took         116 cycles
# Read at address   13952
# 511297.00000 ns Read took         116 cycles
# Read at address   13984
# 512467.00000 ns Read took         116 cycles
# Read at address   14016
# 513637.00000 ns Read took         116 cycles
# Read at address   14048
# 514807.00000 ns Read took         116 cycles
# Read at address   14080
# 515977.00000 ns Read took         116 cycles
# Read at address   14112
# 517147.00000 ns Read took         116 cycles
# Read at address   14144
# 518317.00000 ns Read took         116 cycles
# Read at address   14176
# 519487.00000 ns Read took         116 cycles
# Read at address   14208
# 520657.00000 ns Read took         116 cycles
# Read at address   14240
# 521827.00000 ns Read took         116 cycles
# Read at address   14272
# 522997.00000 ns Read took         116 cycles
# Read at address   14304
# 524167.00000 ns Read took         116 cycles
# Read at address   14336
# 525337.00000 ns Read took         116 cycles
# Read at address   14368
# 526507.00000 ns Read took         116 cycles
# Read at address   14400
# 527677.00000 ns Read took         116 cycles
# Read at address   14432
# 528847.00000 ns Read took         116 cycles
# Read at address   14464
# 530017.00000 ns Read took         116 cycles
# Read at address   14496
# 531187.00000 ns Read took         116 cycles
# Read at address   14528
# 532357.00000 ns Read took         116 cycles
# Read at address   14560
# 533527.00000 ns Read took         116 cycles
# Read at address   14592
# 534697.00000 ns Read took         116 cycles
# Read at address   14624
# 535867.00000 ns Read took         116 cycles
# Read at address   14656
# 537037.00000 ns Read took         116 cycles
# Read at address   14688
# 538207.00000 ns Read took         116 cycles
# Read at address   14720
# 539377.00000 ns Read took         116 cycles
# Read at address   14752
# 540547.00000 ns Read took         116 cycles
# Read at address   14784
# 541717.00000 ns Read took         116 cycles
# Read at address   14816
# 542887.00000 ns Read took         116 cycles
# Read at address   14848
# 544057.00000 ns Read took         116 cycles
# Read at address   14880
# 545227.00000 ns Read took         116 cycles
# Read at address   14912
# 546397.00000 ns Read took         116 cycles
# Read at address   14944
# 547567.00000 ns Read took         116 cycles
# Read at address   14976
# 548737.00000 ns Read took         116 cycles
# Read at address   15008
# 549907.00000 ns Read took         116 cycles
# Read at address   15040
# 551077.00000 ns Read took         116 cycles
# Read at address   15072
# 552247.00000 ns Read took         116 cycles
# Read at address   15104
# 553417.00000 ns Read took         116 cycles
# Read at address   15136
# 554587.00000 ns Read took         116 cycles
# Read at address   15168
# 555757.00000 ns Read took         116 cycles
# Read at address   15200
# 556927.00000 ns Read took         116 cycles
# Read at address   15232
# 558097.00000 ns Read took         116 cycles
# Read at address   15264
# 559267.00000 ns Read took         116 cycles
# Read at address   15296
# 560437.00000 ns Read took         116 cycles
# Read at address   15328
# 561607.00000 ns Read took         116 cycles
# Read at address   15360
# 562777.00000 ns Read took         116 cycles
# Read at address   15392
# 563947.00000 ns Read took         116 cycles
# Read at address   15424
# 565117.00000 ns Read took         116 cycles
# Read at address   15456
# 566287.00000 ns Read took         116 cycles
# Read at address   15488
# 567457.00000 ns Read took         116 cycles
# Read at address   15520
# 568627.00000 ns Read took         116 cycles
# 569147.00000 ns Read took          51 cycles
# 616839.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 616839 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:43 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:06:43 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:43 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:06:44 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:45 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:06:46 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:46 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:06:46 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:46 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:06:47 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:06:47 on Dec 10,2020, Elapsed time: 0:00:18
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:06:47 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# Read at address    8192
# 300697.00000 ns Read took         116 cycles
# Read at address    8224
# 301867.00000 ns Read took         116 cycles
# Read at address    8256
# 303037.00000 ns Read took         116 cycles
# Read at address    8288
# 304207.00000 ns Read took         116 cycles
# Read at address    8320
# 305377.00000 ns Read took         116 cycles
# Read at address    8352
# 306547.00000 ns Read took         116 cycles
# Read at address    8384
# 307717.00000 ns Read took         116 cycles
# Read at address    8416
# 308887.00000 ns Read took         116 cycles
# Read at address    8448
# 310057.00000 ns Read took         116 cycles
# Read at address    8480
# 311227.00000 ns Read took         116 cycles
# Read at address    8512
# 312397.00000 ns Read took         116 cycles
# Read at address    8544
# 313567.00000 ns Read took         116 cycles
# Read at address    8576
# 314737.00000 ns Read took         116 cycles
# Read at address    8608
# 315907.00000 ns Read took         116 cycles
# Read at address    8640
# 317077.00000 ns Read took         116 cycles
# Read at address    8672
# 318247.00000 ns Read took         116 cycles
# Read at address    8704
# 319417.00000 ns Read took         116 cycles
# Read at address    8736
# 320587.00000 ns Read took         116 cycles
# Read at address    8768
# 321757.00000 ns Read took         116 cycles
# Read at address    8800
# 322927.00000 ns Read took         116 cycles
# Read at address    8832
# 324097.00000 ns Read took         116 cycles
# Read at address    8864
# 325267.00000 ns Read took         116 cycles
# Read at address    8896
# 326437.00000 ns Read took         116 cycles
# Read at address    8928
# 327607.00000 ns Read took         116 cycles
# Read at address    8960
# 328777.00000 ns Read took         116 cycles
# Read at address    8992
# 329947.00000 ns Read took         116 cycles
# Read at address    9024
# 331117.00000 ns Read took         116 cycles
# Read at address    9056
# 332287.00000 ns Read took         116 cycles
# Read at address    9088
# 333457.00000 ns Read took         116 cycles
# Read at address    9120
# 334627.00000 ns Read took         116 cycles
# Read at address    9152
# 335797.00000 ns Read took         116 cycles
# Read at address    9184
# 336967.00000 ns Read took         116 cycles
# Read at address    9216
# 338137.00000 ns Read took         116 cycles
# Read at address    9248
# 339307.00000 ns Read took         116 cycles
# Read at address    9280
# 340477.00000 ns Read took         116 cycles
# Read at address    9312
# 341647.00000 ns Read took         116 cycles
# Read at address    9344
# 342817.00000 ns Read took         116 cycles
# Read at address    9376
# 343987.00000 ns Read took         116 cycles
# Read at address    9408
# 345157.00000 ns Read took         116 cycles
# Read at address    9440
# 346327.00000 ns Read took         116 cycles
# Read at address    9472
# 347497.00000 ns Read took         116 cycles
# Read at address    9504
# 348667.00000 ns Read took         116 cycles
# Read at address    9536
# 349837.00000 ns Read took         116 cycles
# Read at address    9568
# 351007.00000 ns Read took         116 cycles
# Read at address    9600
# 352177.00000 ns Read took         116 cycles
# Read at address    9632
# 353347.00000 ns Read took         116 cycles
# Read at address    9664
# 354517.00000 ns Read took         116 cycles
# Read at address    9696
# 355687.00000 ns Read took         116 cycles
# Read at address    9728
# 356857.00000 ns Read took         116 cycles
# Read at address    9760
# 358027.00000 ns Read took         116 cycles
# Read at address    9792
# 359197.00000 ns Read took         116 cycles
# Read at address    9824
# 360367.00000 ns Read took         116 cycles
# Read at address    9856
# 361537.00000 ns Read took         116 cycles
# Read at address    9888
# 362707.00000 ns Read took         116 cycles
# Read at address    9920
# 363877.00000 ns Read took         116 cycles
# Read at address    9952
# 365047.00000 ns Read took         116 cycles
# Read at address    9984
# 366217.00000 ns Read took         116 cycles
# Read at address   10016
# 367387.00000 ns Read took         116 cycles
# Read at address   10048
# 368557.00000 ns Read took         116 cycles
# Read at address   10080
# 369727.00000 ns Read took         116 cycles
# Read at address   10112
# 370897.00000 ns Read took         116 cycles
# Read at address   10144
# 372067.00000 ns Read took         116 cycles
# Read at address   10176
# 373237.00000 ns Read took         116 cycles
# Read at address   10208
# 374407.00000 ns Read took         116 cycles
# Read at address   10240
# 375577.00000 ns Read took         116 cycles
# Read at address   10272
# 376747.00000 ns Read took         116 cycles
# Read at address   10304
# 377917.00000 ns Read took         116 cycles
# Read at address   10336
# 379087.00000 ns Read took         116 cycles
# Read at address   10368
# 380257.00000 ns Read took         116 cycles
# Read at address   10400
# 381427.00000 ns Read took         116 cycles
# Read at address   10432
# 382597.00000 ns Read took         116 cycles
# Read at address   10464
# 383767.00000 ns Read took         116 cycles
# Read at address   10496
# 384937.00000 ns Read took         116 cycles
# Read at address   10528
# 386107.00000 ns Read took         116 cycles
# Read at address   10560
# 387277.00000 ns Read took         116 cycles
# Read at address   10592
# 388447.00000 ns Read took         116 cycles
# Read at address   10624
# 389617.00000 ns Read took         116 cycles
# Read at address   10656
# 390787.00000 ns Read took         116 cycles
# Read at address   10688
# 391957.00000 ns Read took         116 cycles
# Read at address   10720
# 393127.00000 ns Read took         116 cycles
# Read at address   10752
# 394297.00000 ns Read took         116 cycles
# Read at address   10784
# 395467.00000 ns Read took         116 cycles
# Read at address   10816
# 396637.00000 ns Read took         116 cycles
# Read at address   10848
# 397807.00000 ns Read took         116 cycles
# Read at address   10880
# 398977.00000 ns Read took         116 cycles
# Read at address   10912
# 400147.00000 ns Read took         116 cycles
# Read at address   10944
# 401317.00000 ns Read took         116 cycles
# Read at address   10976
# 402487.00000 ns Read took         116 cycles
# Read at address   11008
# 403657.00000 ns Read took         116 cycles
# Read at address   11040
# 404827.00000 ns Read took         116 cycles
# Read at address   11072
# 405997.00000 ns Read took         116 cycles
# Read at address   11104
# 407167.00000 ns Read took         116 cycles
# Read at address   11136
# 408337.00000 ns Read took         116 cycles
# Read at address   11168
# 409507.00000 ns Read took         116 cycles
# Read at address   11200
# 410677.00000 ns Read took         116 cycles
# Read at address   11232
# 411847.00000 ns Read took         116 cycles
# Read at address   11264
# 413017.00000 ns Read took         116 cycles
# Read at address   11296
# 414187.00000 ns Read took         116 cycles
# Read at address   11328
# 415357.00000 ns Read took         116 cycles
# Read at address   11360
# 416527.00000 ns Read took         116 cycles
# Read at address   11392
# 417697.00000 ns Read took         116 cycles
# Read at address   11424
# 418867.00000 ns Read took         116 cycles
# Read at address   11456
# 420037.00000 ns Read took         116 cycles
# Read at address   11488
# 421207.00000 ns Read took         116 cycles
# Read at address   11520
# 422377.00000 ns Read took         116 cycles
# Read at address   11552
# 423547.00000 ns Read took         116 cycles
# Read at address   11584
# 424717.00000 ns Read took         116 cycles
# Read at address   11616
# 425887.00000 ns Read took         116 cycles
# Read at address   11648
# 427057.00000 ns Read took         116 cycles
# Read at address   11680
# 428227.00000 ns Read took         116 cycles
# Read at address   11712
# 429397.00000 ns Read took         116 cycles
# Read at address   11744
# 430567.00000 ns Read took         116 cycles
# Read at address   11776
# 431737.00000 ns Read took         116 cycles
# Read at address   11808
# 432907.00000 ns Read took         116 cycles
# Read at address   11840
# 434077.00000 ns Read took         116 cycles
# Read at address   11872
# 435247.00000 ns Read took         116 cycles
# Read at address   11904
# 436417.00000 ns Read took         116 cycles
# Read at address   11936
# 437587.00000 ns Read took         116 cycles
# Read at address   11968
# 438757.00000 ns Read took         116 cycles
# Read at address   12000
# 439927.00000 ns Read took         116 cycles
# Read at address   12032
# 441097.00000 ns Read took         116 cycles
# Read at address   12064
# 442267.00000 ns Read took         116 cycles
# Read at address   12096
# 443437.00000 ns Read took         116 cycles
# Read at address   12128
# 444607.00000 ns Read took         116 cycles
# Read at address   12160
# 445777.00000 ns Read took         116 cycles
# Read at address   12192
# 446947.00000 ns Read took         116 cycles
# Read at address   12224
# 448117.00000 ns Read took         116 cycles
# Read at address   12256
# 449287.00000 ns Read took         116 cycles
# Read at address   12288
# 450457.00000 ns Read took         116 cycles
# Read at address   12320
# 451627.00000 ns Read took         116 cycles
# Read at address   12352
# 452797.00000 ns Read took         116 cycles
# Read at address   12384
# 453967.00000 ns Read took         116 cycles
# Read at address   12416
# 455137.00000 ns Read took         116 cycles
# Read at address   12448
# 456307.00000 ns Read took         116 cycles
# Read at address   12480
# 457477.00000 ns Read took         116 cycles
# Read at address   12512
# 458647.00000 ns Read took         116 cycles
# Read at address   12544
# 459817.00000 ns Read took         116 cycles
# Read at address   12576
# 460987.00000 ns Read took         116 cycles
# Read at address   12608
# 462157.00000 ns Read took         116 cycles
# Read at address   12640
# 463327.00000 ns Read took         116 cycles
# Read at address   12672
# 464497.00000 ns Read took         116 cycles
# Read at address   12704
# 465667.00000 ns Read took         116 cycles
# Read at address   12736
# 466837.00000 ns Read took         116 cycles
# Read at address   12768
# 468007.00000 ns Read took         116 cycles
# Read at address   12800
# 469177.00000 ns Read took         116 cycles
# Read at address   12832
# 470347.00000 ns Read took         116 cycles
# Read at address   12864
# 471517.00000 ns Read took         116 cycles
# Read at address   12896
# 472687.00000 ns Read took         116 cycles
# Read at address   12928
# 473857.00000 ns Read took         116 cycles
# Read at address   12960
# 475027.00000 ns Read took         116 cycles
# Read at address   12992
# 476197.00000 ns Read took         116 cycles
# Read at address   13024
# 477367.00000 ns Read took         116 cycles
# Read at address   13056
# 478537.00000 ns Read took         116 cycles
# Read at address   13088
# 479707.00000 ns Read took         116 cycles
# Read at address   13120
# 480877.00000 ns Read took         116 cycles
# Read at address   13152
# 482047.00000 ns Read took         116 cycles
# Read at address   13184
# 483217.00000 ns Read took         116 cycles
# Read at address   13216
# 484387.00000 ns Read took         116 cycles
# Read at address   13248
# 485557.00000 ns Read took         116 cycles
# Read at address   13280
# 486727.00000 ns Read took         116 cycles
# Read at address   13312
# 487897.00000 ns Read took         116 cycles
# Read at address   13344
# 489067.00000 ns Read took         116 cycles
# Read at address   13376
# 490237.00000 ns Read took         116 cycles
# Read at address   13408
# 491407.00000 ns Read took         116 cycles
# Read at address   13440
# 492577.00000 ns Read took         116 cycles
# Read at address   13472
# 493747.00000 ns Read took         116 cycles
# Read at address   13504
# 494917.00000 ns Read took         116 cycles
# Read at address   13536
# 496087.00000 ns Read took         116 cycles
# Read at address   13568
# 497257.00000 ns Read took         116 cycles
# Read at address   13600
# 498427.00000 ns Read took         116 cycles
# Read at address   13632
# 499597.00000 ns Read took         116 cycles
# Read at address   13664
# 500767.00000 ns Read took         116 cycles
# Read at address   13696
# 501937.00000 ns Read took         116 cycles
# Read at address   13728
# 503107.00000 ns Read took         116 cycles
# Read at address   13760
# 504277.00000 ns Read took         116 cycles
# Read at address   13792
# 505447.00000 ns Read took         116 cycles
# Read at address   13824
# 506617.00000 ns Read took         116 cycles
# Read at address   13856
# 507787.00000 ns Read took         116 cycles
# Read at address   13888
# 508957.00000 ns Read took         116 cycles
# Read at address   13920
# 510127.00000 ns Read took         116 cycles
# Read at address   13952
# 511297.00000 ns Read took         116 cycles
# Read at address   13984
# 512467.00000 ns Read took         116 cycles
# Read at address   14016
# 513637.00000 ns Read took         116 cycles
# Read at address   14048
# 514807.00000 ns Read took         116 cycles
# Read at address   14080
# 515977.00000 ns Read took         116 cycles
# Read at address   14112
# 517147.00000 ns Read took         116 cycles
# Read at address   14144
# 518317.00000 ns Read took         116 cycles
# Read at address   14176
# 519487.00000 ns Read took         116 cycles
# Read at address   14208
# 520657.00000 ns Read took         116 cycles
# Read at address   14240
# 521827.00000 ns Read took         116 cycles
# Read at address   14272
# 522997.00000 ns Read took         116 cycles
# Read at address   14304
# 524167.00000 ns Read took         116 cycles
# Read at address   14336
# 525337.00000 ns Read took         116 cycles
# Read at address   14368
# 526507.00000 ns Read took         116 cycles
# Read at address   14400
# 527677.00000 ns Read took         116 cycles
# Read at address   14432
# 528847.00000 ns Read took         116 cycles
# Read at address   14464
# 530017.00000 ns Read took         116 cycles
# Read at address   14496
# 531187.00000 ns Read took         116 cycles
# Read at address   14528
# 532357.00000 ns Read took         116 cycles
# Read at address   14560
# 533527.00000 ns Read took         116 cycles
# Read at address   14592
# 534697.00000 ns Read took         116 cycles
# Read at address   14624
# 535867.00000 ns Read took         116 cycles
# Read at address   14656
# 537037.00000 ns Read took         116 cycles
# Read at address   14688
# 538207.00000 ns Read took         116 cycles
# Read at address   14720
# 539377.00000 ns Read took         116 cycles
# Read at address   14752
# 540547.00000 ns Read took         116 cycles
# Read at address   14784
# 541717.00000 ns Read took         116 cycles
# Read at address   14816
# 542887.00000 ns Read took         116 cycles
# Read at address   14848
# 544057.00000 ns Read took         116 cycles
# Read at address   14880
# 545227.00000 ns Read took         116 cycles
# Read at address   14912
# 546397.00000 ns Read took         116 cycles
# Read at address   14944
# 547567.00000 ns Read took         116 cycles
# Read at address   14976
# 548737.00000 ns Read took         116 cycles
# Read at address   15008
# 549907.00000 ns Read took         116 cycles
# Read at address   15040
# 551077.00000 ns Read took         116 cycles
# Read at address   15072
# 552247.00000 ns Read took         116 cycles
# Read at address   15104
# 553417.00000 ns Read took         116 cycles
# Read at address   15136
# 554587.00000 ns Read took         116 cycles
# Read at address   15168
# 555757.00000 ns Read took         116 cycles
# Read at address   15200
# 556927.00000 ns Read took         116 cycles
# Read at address   15232
# 558097.00000 ns Read took         116 cycles
# Read at address   15264
# 559267.00000 ns Read took         116 cycles
# Read at address   15296
# 560437.00000 ns Read took         116 cycles
# Read at address   15328
# 561607.00000 ns Read took         116 cycles
# Read at address   15360
# 562777.00000 ns Read took         116 cycles
# Read at address   15392
# 563947.00000 ns Read took         116 cycles
# Read at address   15424
# 565117.00000 ns Read took         116 cycles
# Read at address   15456
# 566287.00000 ns Read took         116 cycles
# Read at address   15488
# 567457.00000 ns Read took         116 cycles
# Read at address   15520
# 568627.00000 ns Read took         116 cycles
# Read at address   15552
# 569797.00000 ns Read took         116 cycles
# Read at address   15584
# 570967.00000 ns Read took         116 cycles
# Read at address   15616
# 572137.00000 ns Read took         116 cycles
# Read at address   15648
# 573307.00000 ns Read took         116 cycles
# Read at address   15680
# 574477.00000 ns Read took         116 cycles
# Read at address   15712
# 575647.00000 ns Read took         116 cycles
# Read at address   15744
# 576817.00000 ns Read took         116 cycles
# Read at address   15776
# 577987.00000 ns Read took         116 cycles
# Read at address   15808
# 579157.00000 ns Read took         116 cycles
# Read at address   15840
# 580327.00000 ns Read took         116 cycles
# Read at address   15872
# 581497.00000 ns Read took         116 cycles
# Read at address   15904
# 582667.00000 ns Read took         116 cycles
# Read at address   15936
# 583837.00000 ns Read took         116 cycles
# Read at address   15968
# 585007.00000 ns Read took         116 cycles
# Read at address   16000
# 586177.00000 ns Read took         116 cycles
# 587347.00000 ns Read took         116 cycles
# 635039.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 635039 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:10 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:07:10 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:10 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:07:11 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:12 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:07:13 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:13 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:07:13 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:13 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:07:14 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:07:14 on Dec 10,2020, Elapsed time: 0:00:27
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:07:14 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# Read at address    8192
# 300697.00000 ns Read took         116 cycles
# Read at address    8224
# 301867.00000 ns Read took         116 cycles
# Read at address    8256
# 303037.00000 ns Read took         116 cycles
# Read at address    8288
# 304207.00000 ns Read took         116 cycles
# Read at address    8320
# 305377.00000 ns Read took         116 cycles
# Read at address    8352
# 306547.00000 ns Read took         116 cycles
# Read at address    8384
# 307717.00000 ns Read took         116 cycles
# Read at address    8416
# 308887.00000 ns Read took         116 cycles
# Read at address    8448
# 310057.00000 ns Read took         116 cycles
# Read at address    8480
# 311227.00000 ns Read took         116 cycles
# Read at address    8512
# 312397.00000 ns Read took         116 cycles
# Read at address    8544
# 313567.00000 ns Read took         116 cycles
# Read at address    8576
# 314737.00000 ns Read took         116 cycles
# Read at address    8608
# 315907.00000 ns Read took         116 cycles
# Read at address    8640
# 317077.00000 ns Read took         116 cycles
# Read at address    8672
# 318247.00000 ns Read took         116 cycles
# Read at address    8704
# 319417.00000 ns Read took         116 cycles
# Read at address    8736
# 320587.00000 ns Read took         116 cycles
# Read at address    8768
# 321757.00000 ns Read took         116 cycles
# Read at address    8800
# 322927.00000 ns Read took         116 cycles
# Read at address    8832
# 324097.00000 ns Read took         116 cycles
# Read at address    8864
# 325267.00000 ns Read took         116 cycles
# Read at address    8896
# 326437.00000 ns Read took         116 cycles
# Read at address    8928
# 327607.00000 ns Read took         116 cycles
# Read at address    8960
# 328777.00000 ns Read took         116 cycles
# Read at address    8992
# 329947.00000 ns Read took         116 cycles
# Read at address    9024
# 331117.00000 ns Read took         116 cycles
# Read at address    9056
# 332287.00000 ns Read took         116 cycles
# Read at address    9088
# 333457.00000 ns Read took         116 cycles
# Read at address    9120
# 334627.00000 ns Read took         116 cycles
# Read at address    9152
# 335797.00000 ns Read took         116 cycles
# Read at address    9184
# 336967.00000 ns Read took         116 cycles
# Read at address    9216
# 338137.00000 ns Read took         116 cycles
# Read at address    9248
# 339307.00000 ns Read took         116 cycles
# Read at address    9280
# 340477.00000 ns Read took         116 cycles
# Read at address    9312
# 341647.00000 ns Read took         116 cycles
# Read at address    9344
# 342817.00000 ns Read took         116 cycles
# Read at address    9376
# 343987.00000 ns Read took         116 cycles
# Read at address    9408
# 345157.00000 ns Read took         116 cycles
# Read at address    9440
# 346327.00000 ns Read took         116 cycles
# Read at address    9472
# 347497.00000 ns Read took         116 cycles
# Read at address    9504
# 348667.00000 ns Read took         116 cycles
# Read at address    9536
# 349837.00000 ns Read took         116 cycles
# Read at address    9568
# 351007.00000 ns Read took         116 cycles
# Read at address    9600
# 352177.00000 ns Read took         116 cycles
# Read at address    9632
# 353347.00000 ns Read took         116 cycles
# Read at address    9664
# 354517.00000 ns Read took         116 cycles
# Read at address    9696
# 355687.00000 ns Read took         116 cycles
# Read at address    9728
# 356857.00000 ns Read took         116 cycles
# Read at address    9760
# 358027.00000 ns Read took         116 cycles
# Read at address    9792
# 359197.00000 ns Read took         116 cycles
# Read at address    9824
# 360367.00000 ns Read took         116 cycles
# Read at address    9856
# 361537.00000 ns Read took         116 cycles
# Read at address    9888
# 362707.00000 ns Read took         116 cycles
# Read at address    9920
# 363877.00000 ns Read took         116 cycles
# Read at address    9952
# 365047.00000 ns Read took         116 cycles
# Read at address    9984
# 366217.00000 ns Read took         116 cycles
# Read at address   10016
# 367387.00000 ns Read took         116 cycles
# Read at address   10048
# 368557.00000 ns Read took         116 cycles
# Read at address   10080
# 369727.00000 ns Read took         116 cycles
# Read at address   10112
# 370897.00000 ns Read took         116 cycles
# Read at address   10144
# 372067.00000 ns Read took         116 cycles
# Read at address   10176
# 373237.00000 ns Read took         116 cycles
# Read at address   10208
# 374407.00000 ns Read took         116 cycles
# Read at address   10240
# 375577.00000 ns Read took         116 cycles
# Read at address   10272
# 376747.00000 ns Read took         116 cycles
# Read at address   10304
# 377917.00000 ns Read took         116 cycles
# Read at address   10336
# 379087.00000 ns Read took         116 cycles
# Read at address   10368
# 380257.00000 ns Read took         116 cycles
# Read at address   10400
# 381427.00000 ns Read took         116 cycles
# Read at address   10432
# 382597.00000 ns Read took         116 cycles
# Read at address   10464
# 383767.00000 ns Read took         116 cycles
# Read at address   10496
# 384937.00000 ns Read took         116 cycles
# Read at address   10528
# 386107.00000 ns Read took         116 cycles
# Read at address   10560
# 387277.00000 ns Read took         116 cycles
# Read at address   10592
# 388447.00000 ns Read took         116 cycles
# Read at address   10624
# 389617.00000 ns Read took         116 cycles
# Read at address   10656
# 390787.00000 ns Read took         116 cycles
# Read at address   10688
# 391957.00000 ns Read took         116 cycles
# Read at address   10720
# 393127.00000 ns Read took         116 cycles
# Read at address   10752
# 394297.00000 ns Read took         116 cycles
# Read at address   10784
# 395467.00000 ns Read took         116 cycles
# Read at address   10816
# 396637.00000 ns Read took         116 cycles
# Read at address   10848
# 397807.00000 ns Read took         116 cycles
# Read at address   10880
# 398977.00000 ns Read took         116 cycles
# Read at address   10912
# 400147.00000 ns Read took         116 cycles
# Read at address   10944
# 401317.00000 ns Read took         116 cycles
# Read at address   10976
# 402487.00000 ns Read took         116 cycles
# Read at address   11008
# 403657.00000 ns Read took         116 cycles
# Read at address   11040
# 404827.00000 ns Read took         116 cycles
# Read at address   11072
# 405997.00000 ns Read took         116 cycles
# Read at address   11104
# 407167.00000 ns Read took         116 cycles
# Read at address   11136
# 408337.00000 ns Read took         116 cycles
# Read at address   11168
# 409507.00000 ns Read took         116 cycles
# Read at address   11200
# 410677.00000 ns Read took         116 cycles
# Read at address   11232
# 411847.00000 ns Read took         116 cycles
# Read at address   11264
# 413017.00000 ns Read took         116 cycles
# Read at address   11296
# 414187.00000 ns Read took         116 cycles
# Read at address   11328
# 415357.00000 ns Read took         116 cycles
# Read at address   11360
# 416527.00000 ns Read took         116 cycles
# Read at address   11392
# 417697.00000 ns Read took         116 cycles
# Read at address   11424
# 418867.00000 ns Read took         116 cycles
# Read at address   11456
# 420037.00000 ns Read took         116 cycles
# Read at address   11488
# 421207.00000 ns Read took         116 cycles
# Read at address   11520
# 422377.00000 ns Read took         116 cycles
# Read at address   11552
# 423547.00000 ns Read took         116 cycles
# Read at address   11584
# 424717.00000 ns Read took         116 cycles
# Read at address   11616
# 425887.00000 ns Read took         116 cycles
# Read at address   11648
# 427057.00000 ns Read took         116 cycles
# Read at address   11680
# 428227.00000 ns Read took         116 cycles
# Read at address   11712
# 429397.00000 ns Read took         116 cycles
# Read at address   11744
# 430567.00000 ns Read took         116 cycles
# Read at address   11776
# 431737.00000 ns Read took         116 cycles
# Read at address   11808
# 432907.00000 ns Read took         116 cycles
# Read at address   11840
# 434077.00000 ns Read took         116 cycles
# Read at address   11872
# 435247.00000 ns Read took         116 cycles
# Read at address   11904
# 436417.00000 ns Read took         116 cycles
# Read at address   11936
# 437587.00000 ns Read took         116 cycles
# Read at address   11968
# 438757.00000 ns Read took         116 cycles
# Read at address   12000
# 439927.00000 ns Read took         116 cycles
# Read at address   12032
# 441097.00000 ns Read took         116 cycles
# Read at address   12064
# 442267.00000 ns Read took         116 cycles
# Read at address   12096
# 443437.00000 ns Read took         116 cycles
# Read at address   12128
# 444607.00000 ns Read took         116 cycles
# Read at address   12160
# 445777.00000 ns Read took         116 cycles
# Read at address   12192
# 446947.00000 ns Read took         116 cycles
# Read at address   12224
# 448117.00000 ns Read took         116 cycles
# Read at address   12256
# 449287.00000 ns Read took         116 cycles
# Read at address   12288
# 450457.00000 ns Read took         116 cycles
# Read at address   12320
# 451627.00000 ns Read took         116 cycles
# Read at address   12352
# 452797.00000 ns Read took         116 cycles
# Read at address   12384
# 453967.00000 ns Read took         116 cycles
# Read at address   12416
# 455137.00000 ns Read took         116 cycles
# Read at address   12448
# 456307.00000 ns Read took         116 cycles
# Read at address   12480
# 457477.00000 ns Read took         116 cycles
# Read at address   12512
# 458647.00000 ns Read took         116 cycles
# Read at address   12544
# 459817.00000 ns Read took         116 cycles
# Read at address   12576
# 460987.00000 ns Read took         116 cycles
# Read at address   12608
# 462157.00000 ns Read took         116 cycles
# Read at address   12640
# 463327.00000 ns Read took         116 cycles
# Read at address   12672
# 464497.00000 ns Read took         116 cycles
# Read at address   12704
# 465667.00000 ns Read took         116 cycles
# Read at address   12736
# 466837.00000 ns Read took         116 cycles
# Read at address   12768
# 468007.00000 ns Read took         116 cycles
# Read at address   12800
# 469177.00000 ns Read took         116 cycles
# Read at address   12832
# 470347.00000 ns Read took         116 cycles
# Read at address   12864
# 471517.00000 ns Read took         116 cycles
# Read at address   12896
# 472687.00000 ns Read took         116 cycles
# Read at address   12928
# 473857.00000 ns Read took         116 cycles
# Read at address   12960
# 475027.00000 ns Read took         116 cycles
# Read at address   12992
# 476197.00000 ns Read took         116 cycles
# Read at address   13024
# 477367.00000 ns Read took         116 cycles
# Read at address   13056
# 478537.00000 ns Read took         116 cycles
# Read at address   13088
# 479707.00000 ns Read took         116 cycles
# Read at address   13120
# 480877.00000 ns Read took         116 cycles
# Read at address   13152
# 482047.00000 ns Read took         116 cycles
# Read at address   13184
# 483217.00000 ns Read took         116 cycles
# Read at address   13216
# 484387.00000 ns Read took         116 cycles
# Read at address   13248
# 485557.00000 ns Read took         116 cycles
# Read at address   13280
# 486727.00000 ns Read took         116 cycles
# Read at address   13312
# 487897.00000 ns Read took         116 cycles
# Read at address   13344
# 489067.00000 ns Read took         116 cycles
# Read at address   13376
# 490237.00000 ns Read took         116 cycles
# Read at address   13408
# 491407.00000 ns Read took         116 cycles
# Read at address   13440
# 492577.00000 ns Read took         116 cycles
# Read at address   13472
# 493747.00000 ns Read took         116 cycles
# Read at address   13504
# 494917.00000 ns Read took         116 cycles
# Read at address   13536
# 496087.00000 ns Read took         116 cycles
# Read at address   13568
# 497257.00000 ns Read took         116 cycles
# Read at address   13600
# 498427.00000 ns Read took         116 cycles
# Read at address   13632
# 499597.00000 ns Read took         116 cycles
# Read at address   13664
# 500767.00000 ns Read took         116 cycles
# Read at address   13696
# 501937.00000 ns Read took         116 cycles
# Read at address   13728
# 503107.00000 ns Read took         116 cycles
# Read at address   13760
# 504277.00000 ns Read took         116 cycles
# Read at address   13792
# 505447.00000 ns Read took         116 cycles
# Read at address   13824
# 506617.00000 ns Read took         116 cycles
# Read at address   13856
# 507787.00000 ns Read took         116 cycles
# Read at address   13888
# 508957.00000 ns Read took         116 cycles
# Read at address   13920
# 510127.00000 ns Read took         116 cycles
# Read at address   13952
# 511297.00000 ns Read took         116 cycles
# Read at address   13984
# 512467.00000 ns Read took         116 cycles
# Read at address   14016
# 513637.00000 ns Read took         116 cycles
# Read at address   14048
# 514807.00000 ns Read took         116 cycles
# Read at address   14080
# 515977.00000 ns Read took         116 cycles
# Read at address   14112
# 517147.00000 ns Read took         116 cycles
# Read at address   14144
# 518317.00000 ns Read took         116 cycles
# Read at address   14176
# 519487.00000 ns Read took         116 cycles
# Read at address   14208
# 520657.00000 ns Read took         116 cycles
# Read at address   14240
# 521827.00000 ns Read took         116 cycles
# Read at address   14272
# 522997.00000 ns Read took         116 cycles
# Read at address   14304
# 524167.00000 ns Read took         116 cycles
# Read at address   14336
# 525337.00000 ns Read took         116 cycles
# Read at address   14368
# 526507.00000 ns Read took         116 cycles
# Read at address   14400
# 527677.00000 ns Read took         116 cycles
# Read at address   14432
# 528847.00000 ns Read took         116 cycles
# Read at address   14464
# 530017.00000 ns Read took         116 cycles
# Read at address   14496
# 531187.00000 ns Read took         116 cycles
# Read at address   14528
# 532357.00000 ns Read took         116 cycles
# Read at address   14560
# 533527.00000 ns Read took         116 cycles
# Read at address   14592
# 534697.00000 ns Read took         116 cycles
# Read at address   14624
# 535867.00000 ns Read took         116 cycles
# Read at address   14656
# 537037.00000 ns Read took         116 cycles
# Read at address   14688
# 538207.00000 ns Read took         116 cycles
# Read at address   14720
# 539377.00000 ns Read took         116 cycles
# Read at address   14752
# 540547.00000 ns Read took         116 cycles
# Read at address   14784
# 541717.00000 ns Read took         116 cycles
# Read at address   14816
# 542887.00000 ns Read took         116 cycles
# Read at address   14848
# 544057.00000 ns Read took         116 cycles
# Read at address   14880
# 545227.00000 ns Read took         116 cycles
# Read at address   14912
# 546397.00000 ns Read took         116 cycles
# Read at address   14944
# 547567.00000 ns Read took         116 cycles
# Read at address   14976
# 548737.00000 ns Read took         116 cycles
# Read at address   15008
# 549907.00000 ns Read took         116 cycles
# Read at address   15040
# 551077.00000 ns Read took         116 cycles
# Read at address   15072
# 552247.00000 ns Read took         116 cycles
# Read at address   15104
# 553417.00000 ns Read took         116 cycles
# Read at address   15136
# 554587.00000 ns Read took         116 cycles
# Read at address   15168
# 555757.00000 ns Read took         116 cycles
# Read at address   15200
# 556927.00000 ns Read took         116 cycles
# Read at address   15232
# 558097.00000 ns Read took         116 cycles
# Read at address   15264
# 559267.00000 ns Read took         116 cycles
# Read at address   15296
# 560437.00000 ns Read took         116 cycles
# Read at address   15328
# 561607.00000 ns Read took         116 cycles
# Read at address   15360
# 562777.00000 ns Read took         116 cycles
# Read at address   15392
# 563947.00000 ns Read took         116 cycles
# Read at address   15424
# 565117.00000 ns Read took         116 cycles
# Read at address   15456
# 566287.00000 ns Read took         116 cycles
# Read at address   15488
# 567457.00000 ns Read took         116 cycles
# Read at address   15520
# 568627.00000 ns Read took         116 cycles
# Read at address   15552
# 569797.00000 ns Read took         116 cycles
# Read at address   15584
# 570967.00000 ns Read took         116 cycles
# Read at address   15616
# 572137.00000 ns Read took         116 cycles
# Read at address   15648
# 573307.00000 ns Read took         116 cycles
# Read at address   15680
# 574477.00000 ns Read took         116 cycles
# Read at address   15712
# 575647.00000 ns Read took         116 cycles
# Read at address   15744
# 576817.00000 ns Read took         116 cycles
# Read at address   15776
# 577987.00000 ns Read took         116 cycles
# Read at address   15808
# 579157.00000 ns Read took         116 cycles
# Read at address   15840
# 580327.00000 ns Read took         116 cycles
# 580847.00000 ns Read took          51 cycles
# 628539.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 628539 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:27 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:07:28 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:28 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:07:28 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:30 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:07:30 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:30 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:07:31 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:31 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:07:31 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:07:32 on Dec 10,2020, Elapsed time: 0:00:18
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:07:32 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# Read at address    8192
# 300697.00000 ns Read took         116 cycles
# Read at address    8224
# 301867.00000 ns Read took         116 cycles
# Read at address    8256
# 303037.00000 ns Read took         116 cycles
# Read at address    8288
# 304207.00000 ns Read took         116 cycles
# Read at address    8320
# 305377.00000 ns Read took         116 cycles
# Read at address    8352
# 306547.00000 ns Read took         116 cycles
# Read at address    8384
# 307717.00000 ns Read took         116 cycles
# Read at address    8416
# 308887.00000 ns Read took         116 cycles
# Read at address    8448
# 310057.00000 ns Read took         116 cycles
# Read at address    8480
# 311227.00000 ns Read took         116 cycles
# Read at address    8512
# 312397.00000 ns Read took         116 cycles
# Read at address    8544
# 313567.00000 ns Read took         116 cycles
# Read at address    8576
# 314737.00000 ns Read took         116 cycles
# Read at address    8608
# 315907.00000 ns Read took         116 cycles
# Read at address    8640
# 317077.00000 ns Read took         116 cycles
# Read at address    8672
# 318247.00000 ns Read took         116 cycles
# Read at address    8704
# 319417.00000 ns Read took         116 cycles
# Read at address    8736
# 320587.00000 ns Read took         116 cycles
# Read at address    8768
# 321757.00000 ns Read took         116 cycles
# Read at address    8800
# 322927.00000 ns Read took         116 cycles
# Read at address    8832
# 324097.00000 ns Read took         116 cycles
# Read at address    8864
# 325267.00000 ns Read took         116 cycles
# Read at address    8896
# 326437.00000 ns Read took         116 cycles
# Read at address    8928
# 327607.00000 ns Read took         116 cycles
# Read at address    8960
# 328777.00000 ns Read took         116 cycles
# Read at address    8992
# 329947.00000 ns Read took         116 cycles
# Read at address    9024
# 331117.00000 ns Read took         116 cycles
# Read at address    9056
# 332287.00000 ns Read took         116 cycles
# Read at address    9088
# 333457.00000 ns Read took         116 cycles
# Read at address    9120
# 334627.00000 ns Read took         116 cycles
# Read at address    9152
# 335797.00000 ns Read took         116 cycles
# Read at address    9184
# 336967.00000 ns Read took         116 cycles
# Read at address    9216
# 338137.00000 ns Read took         116 cycles
# Read at address    9248
# 339307.00000 ns Read took         116 cycles
# Read at address    9280
# 340477.00000 ns Read took         116 cycles
# Read at address    9312
# 341647.00000 ns Read took         116 cycles
# Read at address    9344
# 342817.00000 ns Read took         116 cycles
# Read at address    9376
# 343987.00000 ns Read took         116 cycles
# Read at address    9408
# 345157.00000 ns Read took         116 cycles
# Read at address    9440
# 346327.00000 ns Read took         116 cycles
# Read at address    9472
# 347497.00000 ns Read took         116 cycles
# Read at address    9504
# 348667.00000 ns Read took         116 cycles
# Read at address    9536
# 349837.00000 ns Read took         116 cycles
# Read at address    9568
# 351007.00000 ns Read took         116 cycles
# Read at address    9600
# 352177.00000 ns Read took         116 cycles
# Read at address    9632
# 353347.00000 ns Read took         116 cycles
# Read at address    9664
# 354517.00000 ns Read took         116 cycles
# Read at address    9696
# 355687.00000 ns Read took         116 cycles
# Read at address    9728
# 356857.00000 ns Read took         116 cycles
# Read at address    9760
# 358027.00000 ns Read took         116 cycles
# Read at address    9792
# 359197.00000 ns Read took         116 cycles
# Read at address    9824
# 360367.00000 ns Read took         116 cycles
# Read at address    9856
# 361537.00000 ns Read took         116 cycles
# Read at address    9888
# 362707.00000 ns Read took         116 cycles
# Read at address    9920
# 363877.00000 ns Read took         116 cycles
# Read at address    9952
# 365047.00000 ns Read took         116 cycles
# Read at address    9984
# 366217.00000 ns Read took         116 cycles
# Read at address   10016
# 367387.00000 ns Read took         116 cycles
# Read at address   10048
# 368557.00000 ns Read took         116 cycles
# Read at address   10080
# 369727.00000 ns Read took         116 cycles
# Read at address   10112
# 370897.00000 ns Read took         116 cycles
# Read at address   10144
# 372067.00000 ns Read took         116 cycles
# Read at address   10176
# 373237.00000 ns Read took         116 cycles
# Read at address   10208
# 374407.00000 ns Read took         116 cycles
# Read at address   10240
# 375577.00000 ns Read took         116 cycles
# Read at address   10272
# 376747.00000 ns Read took         116 cycles
# Read at address   10304
# 377917.00000 ns Read took         116 cycles
# Read at address   10336
# 379087.00000 ns Read took         116 cycles
# Read at address   10368
# 380257.00000 ns Read took         116 cycles
# Read at address   10400
# 381427.00000 ns Read took         116 cycles
# Read at address   10432
# 382597.00000 ns Read took         116 cycles
# Read at address   10464
# 383767.00000 ns Read took         116 cycles
# Read at address   10496
# 384937.00000 ns Read took         116 cycles
# Read at address   10528
# 386107.00000 ns Read took         116 cycles
# Read at address   10560
# 387277.00000 ns Read took         116 cycles
# Read at address   10592
# 388447.00000 ns Read took         116 cycles
# Read at address   10624
# 389617.00000 ns Read took         116 cycles
# Read at address   10656
# 390787.00000 ns Read took         116 cycles
# Read at address   10688
# 391957.00000 ns Read took         116 cycles
# Read at address   10720
# 393127.00000 ns Read took         116 cycles
# Read at address   10752
# 394297.00000 ns Read took         116 cycles
# Read at address   10784
# 395467.00000 ns Read took         116 cycles
# Read at address   10816
# 396637.00000 ns Read took         116 cycles
# Read at address   10848
# 397807.00000 ns Read took         116 cycles
# Read at address   10880
# 398977.00000 ns Read took         116 cycles
# Read at address   10912
# 400147.00000 ns Read took         116 cycles
# Read at address   10944
# 401317.00000 ns Read took         116 cycles
# Read at address   10976
# 402487.00000 ns Read took         116 cycles
# Read at address   11008
# 403657.00000 ns Read took         116 cycles
# Read at address   11040
# 404827.00000 ns Read took         116 cycles
# Read at address   11072
# 405997.00000 ns Read took         116 cycles
# Read at address   11104
# 407167.00000 ns Read took         116 cycles
# Read at address   11136
# 408337.00000 ns Read took         116 cycles
# Read at address   11168
# 409507.00000 ns Read took         116 cycles
# Read at address   11200
# 410677.00000 ns Read took         116 cycles
# Read at address   11232
# 411847.00000 ns Read took         116 cycles
# Read at address   11264
# 413017.00000 ns Read took         116 cycles
# Read at address   11296
# 414187.00000 ns Read took         116 cycles
# Read at address   11328
# 415357.00000 ns Read took         116 cycles
# Read at address   11360
# 416527.00000 ns Read took         116 cycles
# Read at address   11392
# 417697.00000 ns Read took         116 cycles
# Read at address   11424
# 418867.00000 ns Read took         116 cycles
# Read at address   11456
# 420037.00000 ns Read took         116 cycles
# Read at address   11488
# 421207.00000 ns Read took         116 cycles
# Read at address   11520
# 422377.00000 ns Read took         116 cycles
# Read at address   11552
# 423547.00000 ns Read took         116 cycles
# Read at address   11584
# 424717.00000 ns Read took         116 cycles
# Read at address   11616
# 425887.00000 ns Read took         116 cycles
# Read at address   11648
# 427057.00000 ns Read took         116 cycles
# Read at address   11680
# 428227.00000 ns Read took         116 cycles
# Read at address   11712
# 429397.00000 ns Read took         116 cycles
# Read at address   11744
# 430567.00000 ns Read took         116 cycles
# Read at address   11776
# 431737.00000 ns Read took         116 cycles
# Read at address   11808
# 432907.00000 ns Read took         116 cycles
# Read at address   11840
# 434077.00000 ns Read took         116 cycles
# Read at address   11872
# 435247.00000 ns Read took         116 cycles
# Read at address   11904
# 436417.00000 ns Read took         116 cycles
# Read at address   11936
# 437587.00000 ns Read took         116 cycles
# Read at address   11968
# 438757.00000 ns Read took         116 cycles
# Read at address   12000
# 439927.00000 ns Read took         116 cycles
# Read at address   12032
# 441097.00000 ns Read took         116 cycles
# Read at address   12064
# 442267.00000 ns Read took         116 cycles
# Read at address   12096
# 443437.00000 ns Read took         116 cycles
# Read at address   12128
# 444607.00000 ns Read took         116 cycles
# Read at address   12160
# 445777.00000 ns Read took         116 cycles
# Read at address   12192
# 446947.00000 ns Read took         116 cycles
# Read at address   12224
# 448117.00000 ns Read took         116 cycles
# Read at address   12256
# 449287.00000 ns Read took         116 cycles
# Read at address   12288
# 450457.00000 ns Read took         116 cycles
# Read at address   12320
# 451627.00000 ns Read took         116 cycles
# Read at address   12352
# 452797.00000 ns Read took         116 cycles
# Read at address   12384
# 453967.00000 ns Read took         116 cycles
# Read at address   12416
# 455137.00000 ns Read took         116 cycles
# Read at address   12448
# 456307.00000 ns Read took         116 cycles
# Read at address   12480
# 457477.00000 ns Read took         116 cycles
# Read at address   12512
# 458647.00000 ns Read took         116 cycles
# Read at address   12544
# 459817.00000 ns Read took         116 cycles
# Read at address   12576
# 460987.00000 ns Read took         116 cycles
# Read at address   12608
# 462157.00000 ns Read took         116 cycles
# Read at address   12640
# 463327.00000 ns Read took         116 cycles
# Read at address   12672
# 464497.00000 ns Read took         116 cycles
# Read at address   12704
# 465667.00000 ns Read took         116 cycles
# Read at address   12736
# 466837.00000 ns Read took         116 cycles
# Read at address   12768
# 468007.00000 ns Read took         116 cycles
# Read at address   12800
# 469177.00000 ns Read took         116 cycles
# Read at address   12832
# 470347.00000 ns Read took         116 cycles
# Read at address   12864
# 471517.00000 ns Read took         116 cycles
# Read at address   12896
# 472687.00000 ns Read took         116 cycles
# Read at address   12928
# 473857.00000 ns Read took         116 cycles
# Read at address   12960
# 475027.00000 ns Read took         116 cycles
# Read at address   12992
# 476197.00000 ns Read took         116 cycles
# Read at address   13024
# 477367.00000 ns Read took         116 cycles
# Read at address   13056
# 478537.00000 ns Read took         116 cycles
# Read at address   13088
# 479707.00000 ns Read took         116 cycles
# Read at address   13120
# 480877.00000 ns Read took         116 cycles
# Read at address   13152
# 482047.00000 ns Read took         116 cycles
# Read at address   13184
# 483217.00000 ns Read took         116 cycles
# Read at address   13216
# 484387.00000 ns Read took         116 cycles
# Read at address   13248
# 485557.00000 ns Read took         116 cycles
# Read at address   13280
# 486727.00000 ns Read took         116 cycles
# Read at address   13312
# 487897.00000 ns Read took         116 cycles
# Read at address   13344
# 489067.00000 ns Read took         116 cycles
# Read at address   13376
# 490237.00000 ns Read took         116 cycles
# Read at address   13408
# 491407.00000 ns Read took         116 cycles
# Read at address   13440
# 492577.00000 ns Read took         116 cycles
# Read at address   13472
# 493747.00000 ns Read took         116 cycles
# Read at address   13504
# 494917.00000 ns Read took         116 cycles
# Read at address   13536
# 496087.00000 ns Read took         116 cycles
# Read at address   13568
# 497257.00000 ns Read took         116 cycles
# Read at address   13600
# 498427.00000 ns Read took         116 cycles
# Read at address   13632
# 499597.00000 ns Read took         116 cycles
# Read at address   13664
# 500767.00000 ns Read took         116 cycles
# Read at address   13696
# 501937.00000 ns Read took         116 cycles
# Read at address   13728
# 503107.00000 ns Read took         116 cycles
# Read at address   13760
# 504277.00000 ns Read took         116 cycles
# Read at address   13792
# 505447.00000 ns Read took         116 cycles
# Read at address   13824
# 506617.00000 ns Read took         116 cycles
# Read at address   13856
# 507787.00000 ns Read took         116 cycles
# Read at address   13888
# 508957.00000 ns Read took         116 cycles
# Read at address   13920
# 510127.00000 ns Read took         116 cycles
# Read at address   13952
# 511297.00000 ns Read took         116 cycles
# Read at address   13984
# 512467.00000 ns Read took         116 cycles
# Read at address   14016
# 513637.00000 ns Read took         116 cycles
# Read at address   14048
# 514807.00000 ns Read took         116 cycles
# Read at address   14080
# 515977.00000 ns Read took         116 cycles
# Read at address   14112
# 517147.00000 ns Read took         116 cycles
# Read at address   14144
# 518317.00000 ns Read took         116 cycles
# Read at address   14176
# 519487.00000 ns Read took         116 cycles
# Read at address   14208
# 520657.00000 ns Read took         116 cycles
# Read at address   14240
# 521827.00000 ns Read took         116 cycles
# Read at address   14272
# 522997.00000 ns Read took         116 cycles
# Read at address   14304
# 524167.00000 ns Read took         116 cycles
# Read at address   14336
# 525337.00000 ns Read took         116 cycles
# Read at address   14368
# 526507.00000 ns Read took         116 cycles
# Read at address   14400
# 527677.00000 ns Read took         116 cycles
# Read at address   14432
# 528847.00000 ns Read took         116 cycles
# Read at address   14464
# 530017.00000 ns Read took         116 cycles
# Read at address   14496
# 531187.00000 ns Read took         116 cycles
# Read at address   14528
# 532357.00000 ns Read took         116 cycles
# Read at address   14560
# 533527.00000 ns Read took         116 cycles
# Read at address   14592
# 534697.00000 ns Read took         116 cycles
# Read at address   14624
# 535867.00000 ns Read took         116 cycles
# Read at address   14656
# 537037.00000 ns Read took         116 cycles
# Read at address   14688
# 538207.00000 ns Read took         116 cycles
# Read at address   14720
# 539377.00000 ns Read took         116 cycles
# Read at address   14752
# 540547.00000 ns Read took         116 cycles
# Read at address   14784
# 541717.00000 ns Read took         116 cycles
# Read at address   14816
# 542887.00000 ns Read took         116 cycles
# Read at address   14848
# 544057.00000 ns Read took         116 cycles
# Read at address   14880
# 545227.00000 ns Read took         116 cycles
# Read at address   14912
# 546397.00000 ns Read took         116 cycles
# Read at address   14944
# 547567.00000 ns Read took         116 cycles
# Read at address   14976
# 548737.00000 ns Read took         116 cycles
# Read at address   15008
# 549907.00000 ns Read took         116 cycles
# Read at address   15040
# 551077.00000 ns Read took         116 cycles
# Read at address   15072
# 552247.00000 ns Read took         116 cycles
# Read at address   15104
# 553417.00000 ns Read took         116 cycles
# Read at address   15136
# 554587.00000 ns Read took         116 cycles
# Read at address   15168
# 555757.00000 ns Read took         116 cycles
# Read at address   15200
# 556927.00000 ns Read took         116 cycles
# Read at address   15232
# 558097.00000 ns Read took         116 cycles
# Read at address   15264
# 559267.00000 ns Read took         116 cycles
# Read at address   15296
# 560437.00000 ns Read took         116 cycles
# Read at address   15328
# 561607.00000 ns Read took         116 cycles
# Read at address   15360
# 562777.00000 ns Read took         116 cycles
# Read at address   15392
# 563947.00000 ns Read took         116 cycles
# Read at address   15424
# 565117.00000 ns Read took         116 cycles
# Read at address   15456
# 566287.00000 ns Read took         116 cycles
# Read at address   15488
# 567457.00000 ns Read took         116 cycles
# Read at address   15520
# 568627.00000 ns Read took         116 cycles
# Read at address   15552
# 569797.00000 ns Read took         116 cycles
# Read at address   15584
# 570967.00000 ns Read took         116 cycles
# Read at address   15616
# 572137.00000 ns Read took         116 cycles
# Read at address   15648
# 573307.00000 ns Read took         116 cycles
# Read at address   15680
# 574477.00000 ns Read took         116 cycles
# Read at address   15712
# 575647.00000 ns Read took         116 cycles
# Read at address   15744
# 576817.00000 ns Read took         116 cycles
# Read at address   15776
# 577987.00000 ns Read took         116 cycles
# Read at address   15808
# 579157.00000 ns Read took         116 cycles
# Read at address   15840
# 580327.00000 ns Read took         116 cycles
# Read at address   15872
# 581497.00000 ns Read took         116 cycles
# Read at address   15904
# 582667.00000 ns Read took         116 cycles
# Read at address   15936
# 583837.00000 ns Read took         116 cycles
# 585007.00000 ns Read took         116 cycles
# 632699.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 632699 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:59 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:08:00 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:00 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:08:00 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:01 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:08:02 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:02 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:08:03 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:03 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:08:03 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:08:04 on Dec 10,2020, Elapsed time: 0:00:32
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:08:04 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# Read at address    8192
# 300697.00000 ns Read took         116 cycles
# Read at address    8224
# 301867.00000 ns Read took         116 cycles
# Read at address    8256
# 303037.00000 ns Read took         116 cycles
# Read at address    8288
# 304207.00000 ns Read took         116 cycles
# Read at address    8320
# 305377.00000 ns Read took         116 cycles
# Read at address    8352
# 306547.00000 ns Read took         116 cycles
# Read at address    8384
# 307717.00000 ns Read took         116 cycles
# Read at address    8416
# 308887.00000 ns Read took         116 cycles
# Read at address    8448
# 310057.00000 ns Read took         116 cycles
# Read at address    8480
# 311227.00000 ns Read took         116 cycles
# Read at address    8512
# 312397.00000 ns Read took         116 cycles
# Read at address    8544
# 313567.00000 ns Read took         116 cycles
# Read at address    8576
# 314737.00000 ns Read took         116 cycles
# Read at address    8608
# 315907.00000 ns Read took         116 cycles
# Read at address    8640
# 317077.00000 ns Read took         116 cycles
# Read at address    8672
# 318247.00000 ns Read took         116 cycles
# Read at address    8704
# 319417.00000 ns Read took         116 cycles
# Read at address    8736
# 320587.00000 ns Read took         116 cycles
# Read at address    8768
# 321757.00000 ns Read took         116 cycles
# Read at address    8800
# 322927.00000 ns Read took         116 cycles
# Read at address    8832
# 324097.00000 ns Read took         116 cycles
# Read at address    8864
# 325267.00000 ns Read took         116 cycles
# Read at address    8896
# 326437.00000 ns Read took         116 cycles
# Read at address    8928
# 327607.00000 ns Read took         116 cycles
# Read at address    8960
# 328777.00000 ns Read took         116 cycles
# Read at address    8992
# 329947.00000 ns Read took         116 cycles
# Read at address    9024
# 331117.00000 ns Read took         116 cycles
# Read at address    9056
# 332287.00000 ns Read took         116 cycles
# Read at address    9088
# 333457.00000 ns Read took         116 cycles
# Read at address    9120
# 334627.00000 ns Read took         116 cycles
# Read at address    9152
# 335797.00000 ns Read took         116 cycles
# Read at address    9184
# 336967.00000 ns Read took         116 cycles
# Read at address    9216
# 338137.00000 ns Read took         116 cycles
# Read at address    9248
# 339307.00000 ns Read took         116 cycles
# Read at address    9280
# 340477.00000 ns Read took         116 cycles
# Read at address    9312
# 341647.00000 ns Read took         116 cycles
# Read at address    9344
# 342817.00000 ns Read took         116 cycles
# Read at address    9376
# 343987.00000 ns Read took         116 cycles
# Read at address    9408
# 345157.00000 ns Read took         116 cycles
# Read at address    9440
# 346327.00000 ns Read took         116 cycles
# Read at address    9472
# 347497.00000 ns Read took         116 cycles
# Read at address    9504
# 348667.00000 ns Read took         116 cycles
# Read at address    9536
# 349837.00000 ns Read took         116 cycles
# Read at address    9568
# 351007.00000 ns Read took         116 cycles
# Read at address    9600
# 352177.00000 ns Read took         116 cycles
# Read at address    9632
# 353347.00000 ns Read took         116 cycles
# Read at address    9664
# 354517.00000 ns Read took         116 cycles
# Read at address    9696
# 355687.00000 ns Read took         116 cycles
# Read at address    9728
# 356857.00000 ns Read took         116 cycles
# Read at address    9760
# 358027.00000 ns Read took         116 cycles
# Read at address    9792
# 359197.00000 ns Read took         116 cycles
# Read at address    9824
# 360367.00000 ns Read took         116 cycles
# Read at address    9856
# 361537.00000 ns Read took         116 cycles
# Read at address    9888
# 362707.00000 ns Read took         116 cycles
# Read at address    9920
# 363877.00000 ns Read took         116 cycles
# Read at address    9952
# 365047.00000 ns Read took         116 cycles
# Read at address    9984
# 366217.00000 ns Read took         116 cycles
# Read at address   10016
# 367387.00000 ns Read took         116 cycles
# Read at address   10048
# 368557.00000 ns Read took         116 cycles
# Read at address   10080
# 369727.00000 ns Read took         116 cycles
# Read at address   10112
# 370897.00000 ns Read took         116 cycles
# Read at address   10144
# 372067.00000 ns Read took         116 cycles
# Read at address   10176
# 373237.00000 ns Read took         116 cycles
# Read at address   10208
# 374407.00000 ns Read took         116 cycles
# Read at address   10240
# 375577.00000 ns Read took         116 cycles
# Read at address   10272
# 376747.00000 ns Read took         116 cycles
# Read at address   10304
# 377917.00000 ns Read took         116 cycles
# Read at address   10336
# 379087.00000 ns Read took         116 cycles
# Read at address   10368
# 380257.00000 ns Read took         116 cycles
# Read at address   10400
# 381427.00000 ns Read took         116 cycles
# Read at address   10432
# 382597.00000 ns Read took         116 cycles
# Read at address   10464
# 383767.00000 ns Read took         116 cycles
# Read at address   10496
# 384937.00000 ns Read took         116 cycles
# Read at address   10528
# 386107.00000 ns Read took         116 cycles
# Read at address   10560
# 387277.00000 ns Read took         116 cycles
# Read at address   10592
# 388447.00000 ns Read took         116 cycles
# Read at address   10624
# 389617.00000 ns Read took         116 cycles
# Read at address   10656
# 390787.00000 ns Read took         116 cycles
# Read at address   10688
# 391957.00000 ns Read took         116 cycles
# Read at address   10720
# 393127.00000 ns Read took         116 cycles
# Read at address   10752
# 394297.00000 ns Read took         116 cycles
# Read at address   10784
# 395467.00000 ns Read took         116 cycles
# Read at address   10816
# 396637.00000 ns Read took         116 cycles
# Read at address   10848
# 397807.00000 ns Read took         116 cycles
# Read at address   10880
# 398977.00000 ns Read took         116 cycles
# Read at address   10912
# 400147.00000 ns Read took         116 cycles
# Read at address   10944
# 401317.00000 ns Read took         116 cycles
# Read at address   10976
# 402487.00000 ns Read took         116 cycles
# Read at address   11008
# 403657.00000 ns Read took         116 cycles
# Read at address   11040
# 404827.00000 ns Read took         116 cycles
# Read at address   11072
# 405997.00000 ns Read took         116 cycles
# Read at address   11104
# 407167.00000 ns Read took         116 cycles
# Read at address   11136
# 408337.00000 ns Read took         116 cycles
# Read at address   11168
# 409507.00000 ns Read took         116 cycles
# Read at address   11200
# 410677.00000 ns Read took         116 cycles
# Read at address   11232
# 411847.00000 ns Read took         116 cycles
# Read at address   11264
# 413017.00000 ns Read took         116 cycles
# Read at address   11296
# 414187.00000 ns Read took         116 cycles
# Read at address   11328
# 415357.00000 ns Read took         116 cycles
# Read at address   11360
# 416527.00000 ns Read took         116 cycles
# Read at address   11392
# 417697.00000 ns Read took         116 cycles
# Read at address   11424
# 418867.00000 ns Read took         116 cycles
# Read at address   11456
# 420037.00000 ns Read took         116 cycles
# Read at address   11488
# 421207.00000 ns Read took         116 cycles
# Read at address   11520
# 422377.00000 ns Read took         116 cycles
# Read at address   11552
# 423547.00000 ns Read took         116 cycles
# Read at address   11584
# 424717.00000 ns Read took         116 cycles
# Read at address   11616
# 425887.00000 ns Read took         116 cycles
# Read at address   11648
# 427057.00000 ns Read took         116 cycles
# Read at address   11680
# 428227.00000 ns Read took         116 cycles
# Read at address   11712
# 429397.00000 ns Read took         116 cycles
# Read at address   11744
# 430567.00000 ns Read took         116 cycles
# Read at address   11776
# 431737.00000 ns Read took         116 cycles
# Read at address   11808
# 432907.00000 ns Read took         116 cycles
# Read at address   11840
# 434077.00000 ns Read took         116 cycles
# Read at address   11872
# 435247.00000 ns Read took         116 cycles
# Read at address   11904
# 436417.00000 ns Read took         116 cycles
# Read at address   11936
# 437587.00000 ns Read took         116 cycles
# Read at address   11968
# 438757.00000 ns Read took         116 cycles
# Read at address   12000
# 439927.00000 ns Read took         116 cycles
# Read at address   12032
# 441097.00000 ns Read took         116 cycles
# Read at address   12064
# 442267.00000 ns Read took         116 cycles
# Read at address   12096
# 443437.00000 ns Read took         116 cycles
# Read at address   12128
# 444607.00000 ns Read took         116 cycles
# Read at address   12160
# 445777.00000 ns Read took         116 cycles
# Read at address   12192
# 446947.00000 ns Read took         116 cycles
# Read at address   12224
# 448117.00000 ns Read took         116 cycles
# Read at address   12256
# 449287.00000 ns Read took         116 cycles
# Read at address   12288
# 450457.00000 ns Read took         116 cycles
# Read at address   12320
# 451627.00000 ns Read took         116 cycles
# Read at address   12352
# 452797.00000 ns Read took         116 cycles
# Read at address   12384
# 453967.00000 ns Read took         116 cycles
# Read at address   12416
# 455137.00000 ns Read took         116 cycles
# Read at address   12448
# 456307.00000 ns Read took         116 cycles
# Read at address   12480
# 457477.00000 ns Read took         116 cycles
# Read at address   12512
# 458647.00000 ns Read took         116 cycles
# Read at address   12544
# 459817.00000 ns Read took         116 cycles
# Read at address   12576
# 460987.00000 ns Read took         116 cycles
# Read at address   12608
# 462157.00000 ns Read took         116 cycles
# Read at address   12640
# 463327.00000 ns Read took         116 cycles
# Read at address   12672
# 464497.00000 ns Read took         116 cycles
# Read at address   12704
# 465667.00000 ns Read took         116 cycles
# Read at address   12736
# 466837.00000 ns Read took         116 cycles
# Read at address   12768
# 468007.00000 ns Read took         116 cycles
# Read at address   12800
# 469177.00000 ns Read took         116 cycles
# Read at address   12832
# 470347.00000 ns Read took         116 cycles
# Read at address   12864
# 471517.00000 ns Read took         116 cycles
# Read at address   12896
# 472687.00000 ns Read took         116 cycles
# Read at address   12928
# 473857.00000 ns Read took         116 cycles
# Read at address   12960
# 475027.00000 ns Read took         116 cycles
# Read at address   12992
# 476197.00000 ns Read took         116 cycles
# Read at address   13024
# 477367.00000 ns Read took         116 cycles
# Read at address   13056
# 478537.00000 ns Read took         116 cycles
# Read at address   13088
# 479707.00000 ns Read took         116 cycles
# Read at address   13120
# 480877.00000 ns Read took         116 cycles
# Read at address   13152
# 482047.00000 ns Read took         116 cycles
# Read at address   13184
# 483217.00000 ns Read took         116 cycles
# Read at address   13216
# 484387.00000 ns Read took         116 cycles
# Read at address   13248
# 485557.00000 ns Read took         116 cycles
# Read at address   13280
# 486727.00000 ns Read took         116 cycles
# Read at address   13312
# 487897.00000 ns Read took         116 cycles
# Read at address   13344
# 489067.00000 ns Read took         116 cycles
# Read at address   13376
# 490237.00000 ns Read took         116 cycles
# Read at address   13408
# 491407.00000 ns Read took         116 cycles
# Read at address   13440
# 492577.00000 ns Read took         116 cycles
# Read at address   13472
# 493747.00000 ns Read took         116 cycles
# Read at address   13504
# 494917.00000 ns Read took         116 cycles
# Read at address   13536
# 496087.00000 ns Read took         116 cycles
# Read at address   13568
# 497257.00000 ns Read took         116 cycles
# Read at address   13600
# 498427.00000 ns Read took         116 cycles
# Read at address   13632
# 499597.00000 ns Read took         116 cycles
# Read at address   13664
# 500767.00000 ns Read took         116 cycles
# Read at address   13696
# 501937.00000 ns Read took         116 cycles
# Read at address   13728
# 503107.00000 ns Read took         116 cycles
# Read at address   13760
# 504277.00000 ns Read took         116 cycles
# Read at address   13792
# 505447.00000 ns Read took         116 cycles
# Read at address   13824
# 506617.00000 ns Read took         116 cycles
# Read at address   13856
# 507787.00000 ns Read took         116 cycles
# Read at address   13888
# 508957.00000 ns Read took         116 cycles
# Read at address   13920
# 510127.00000 ns Read took         116 cycles
# Read at address   13952
# 511297.00000 ns Read took         116 cycles
# Read at address   13984
# 512467.00000 ns Read took         116 cycles
# Read at address   14016
# 513637.00000 ns Read took         116 cycles
# Read at address   14048
# 514807.00000 ns Read took         116 cycles
# Read at address   14080
# 515977.00000 ns Read took         116 cycles
# Read at address   14112
# 517147.00000 ns Read took         116 cycles
# Read at address   14144
# 518317.00000 ns Read took         116 cycles
# Read at address   14176
# 519487.00000 ns Read took         116 cycles
# Read at address   14208
# 520657.00000 ns Read took         116 cycles
# Read at address   14240
# 521827.00000 ns Read took         116 cycles
# Read at address   14272
# 522997.00000 ns Read took         116 cycles
# Read at address   14304
# 524167.00000 ns Read took         116 cycles
# Read at address   14336
# 525337.00000 ns Read took         116 cycles
# Read at address   14368
# 526507.00000 ns Read took         116 cycles
# Read at address   14400
# 527677.00000 ns Read took         116 cycles
# Read at address   14432
# 528847.00000 ns Read took         116 cycles
# Read at address   14464
# 530017.00000 ns Read took         116 cycles
# Read at address   14496
# 531187.00000 ns Read took         116 cycles
# Read at address   14528
# 532357.00000 ns Read took         116 cycles
# Read at address   14560
# 533527.00000 ns Read took         116 cycles
# Read at address   14592
# 534697.00000 ns Read took         116 cycles
# Read at address   14624
# 535867.00000 ns Read took         116 cycles
# Read at address   14656
# 537037.00000 ns Read took         116 cycles
# Read at address   14688
# 538207.00000 ns Read took         116 cycles
# Read at address   14720
# 539377.00000 ns Read took         116 cycles
# Read at address   14752
# 540547.00000 ns Read took         116 cycles
# Read at address   14784
# 541717.00000 ns Read took         116 cycles
# Read at address   14816
# 542887.00000 ns Read took         116 cycles
# Read at address   14848
# 544057.00000 ns Read took         116 cycles
# Read at address   14880
# 545227.00000 ns Read took         116 cycles
# Read at address   14912
# 546397.00000 ns Read took         116 cycles
# Read at address   14944
# 547567.00000 ns Read took         116 cycles
# Read at address   14976
# 548737.00000 ns Read took         116 cycles
# Read at address   15008
# 549907.00000 ns Read took         116 cycles
# Read at address   15040
# 551077.00000 ns Read took         116 cycles
# Read at address   15072
# 552247.00000 ns Read took         116 cycles
# Read at address   15104
# 553417.00000 ns Read took         116 cycles
# Read at address   15136
# 554587.00000 ns Read took         116 cycles
# Read at address   15168
# 555757.00000 ns Read took         116 cycles
# Read at address   15200
# 556927.00000 ns Read took         116 cycles
# Read at address   15232
# 558097.00000 ns Read took         116 cycles
# Read at address   15264
# 559267.00000 ns Read took         116 cycles
# Read at address   15296
# 560437.00000 ns Read took         116 cycles
# Read at address   15328
# 561607.00000 ns Read took         116 cycles
# Read at address   15360
# 562777.00000 ns Read took         116 cycles
# Read at address   15392
# 563947.00000 ns Read took         116 cycles
# Read at address   15424
# 565117.00000 ns Read took         116 cycles
# Read at address   15456
# 566287.00000 ns Read took         116 cycles
# Read at address   15488
# 567457.00000 ns Read took         116 cycles
# Read at address   15520
# 568627.00000 ns Read took         116 cycles
# Read at address   15552
# 569797.00000 ns Read took         116 cycles
# Read at address   15584
# 570967.00000 ns Read took         116 cycles
# Read at address   15616
# 572137.00000 ns Read took         116 cycles
# Read at address   15648
# 573307.00000 ns Read took         116 cycles
# Read at address   15680
# 574477.00000 ns Read took         116 cycles
# Read at address   15712
# 575647.00000 ns Read took         116 cycles
# Read at address   15744
# 576817.00000 ns Read took         116 cycles
# Read at address   15776
# 577987.00000 ns Read took         116 cycles
# Read at address   15808
# 579157.00000 ns Read took         116 cycles
# Read at address   15840
# 580327.00000 ns Read took         116 cycles
# Read at address   15872
# 581497.00000 ns Read took         116 cycles
# Read at address   15904
# 582667.00000 ns Read took         116 cycles
# 583187.00000 ns Read took          51 cycles
# 630879.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 630879 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:30 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:08:30 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:30 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:08:31 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:32 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:08:32 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:32 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:08:33 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:33 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:08:33 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:08:34 on Dec 10,2020, Elapsed time: 0:00:30
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:08:34 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# Read at address    8192
# 300697.00000 ns Read took         116 cycles
# Read at address    8224
# 301867.00000 ns Read took         116 cycles
# Read at address    8256
# 303037.00000 ns Read took         116 cycles
# Read at address    8288
# 304207.00000 ns Read took         116 cycles
# Read at address    8320
# 305377.00000 ns Read took         116 cycles
# Read at address    8352
# 306547.00000 ns Read took         116 cycles
# Read at address    8384
# 307717.00000 ns Read took         116 cycles
# Read at address    8416
# 308887.00000 ns Read took         116 cycles
# Read at address    8448
# 310057.00000 ns Read took         116 cycles
# Read at address    8480
# 311227.00000 ns Read took         116 cycles
# Read at address    8512
# 312397.00000 ns Read took         116 cycles
# Read at address    8544
# 313567.00000 ns Read took         116 cycles
# Read at address    8576
# 314737.00000 ns Read took         116 cycles
# Read at address    8608
# 315907.00000 ns Read took         116 cycles
# Read at address    8640
# 317077.00000 ns Read took         116 cycles
# Read at address    8672
# 318247.00000 ns Read took         116 cycles
# Read at address    8704
# 319417.00000 ns Read took         116 cycles
# Read at address    8736
# 320587.00000 ns Read took         116 cycles
# Read at address    8768
# 321757.00000 ns Read took         116 cycles
# Read at address    8800
# 322927.00000 ns Read took         116 cycles
# Read at address    8832
# 324097.00000 ns Read took         116 cycles
# Read at address    8864
# 325267.00000 ns Read took         116 cycles
# Read at address    8896
# 326437.00000 ns Read took         116 cycles
# Read at address    8928
# 327607.00000 ns Read took         116 cycles
# Read at address    8960
# 328777.00000 ns Read took         116 cycles
# Read at address    8992
# 329947.00000 ns Read took         116 cycles
# Read at address    9024
# 331117.00000 ns Read took         116 cycles
# Read at address    9056
# 332287.00000 ns Read took         116 cycles
# Read at address    9088
# 333457.00000 ns Read took         116 cycles
# Read at address    9120
# 334627.00000 ns Read took         116 cycles
# Read at address    9152
# 335797.00000 ns Read took         116 cycles
# Read at address    9184
# 336967.00000 ns Read took         116 cycles
# Read at address    9216
# 338137.00000 ns Read took         116 cycles
# Read at address    9248
# 339307.00000 ns Read took         116 cycles
# Read at address    9280
# 340477.00000 ns Read took         116 cycles
# Read at address    9312
# 341647.00000 ns Read took         116 cycles
# Read at address    9344
# 342817.00000 ns Read took         116 cycles
# Read at address    9376
# 343987.00000 ns Read took         116 cycles
# Read at address    9408
# 345157.00000 ns Read took         116 cycles
# Read at address    9440
# 346327.00000 ns Read took         116 cycles
# Read at address    9472
# 347497.00000 ns Read took         116 cycles
# Read at address    9504
# 348667.00000 ns Read took         116 cycles
# Read at address    9536
# 349837.00000 ns Read took         116 cycles
# Read at address    9568
# 351007.00000 ns Read took         116 cycles
# Read at address    9600
# 352177.00000 ns Read took         116 cycles
# Read at address    9632
# 353347.00000 ns Read took         116 cycles
# Read at address    9664
# 354517.00000 ns Read took         116 cycles
# Read at address    9696
# 355687.00000 ns Read took         116 cycles
# Read at address    9728
# 356857.00000 ns Read took         116 cycles
# Read at address    9760
# 358027.00000 ns Read took         116 cycles
# Read at address    9792
# 359197.00000 ns Read took         116 cycles
# Read at address    9824
# 360367.00000 ns Read took         116 cycles
# Read at address    9856
# 361537.00000 ns Read took         116 cycles
# Read at address    9888
# 362707.00000 ns Read took         116 cycles
# Read at address    9920
# 363877.00000 ns Read took         116 cycles
# Read at address    9952
# 365047.00000 ns Read took         116 cycles
# Read at address    9984
# 366217.00000 ns Read took         116 cycles
# Read at address   10016
# 367387.00000 ns Read took         116 cycles
# Read at address   10048
# 368557.00000 ns Read took         116 cycles
# Read at address   10080
# 369727.00000 ns Read took         116 cycles
# Read at address   10112
# 370897.00000 ns Read took         116 cycles
# Read at address   10144
# 372067.00000 ns Read took         116 cycles
# Read at address   10176
# 373237.00000 ns Read took         116 cycles
# Read at address   10208
# 374407.00000 ns Read took         116 cycles
# Read at address   10240
# 375577.00000 ns Read took         116 cycles
# Read at address   10272
# 376747.00000 ns Read took         116 cycles
# Read at address   10304
# 377917.00000 ns Read took         116 cycles
# Read at address   10336
# 379087.00000 ns Read took         116 cycles
# Read at address   10368
# 380257.00000 ns Read took         116 cycles
# Read at address   10400
# 381427.00000 ns Read took         116 cycles
# Read at address   10432
# 382597.00000 ns Read took         116 cycles
# Read at address   10464
# 383767.00000 ns Read took         116 cycles
# Read at address   10496
# 384937.00000 ns Read took         116 cycles
# Read at address   10528
# 386107.00000 ns Read took         116 cycles
# Read at address   10560
# 387277.00000 ns Read took         116 cycles
# Read at address   10592
# 388447.00000 ns Read took         116 cycles
# Read at address   10624
# 389617.00000 ns Read took         116 cycles
# Read at address   10656
# 390787.00000 ns Read took         116 cycles
# Read at address   10688
# 391957.00000 ns Read took         116 cycles
# Read at address   10720
# 393127.00000 ns Read took         116 cycles
# Read at address   10752
# 394297.00000 ns Read took         116 cycles
# Read at address   10784
# 395467.00000 ns Read took         116 cycles
# Read at address   10816
# 396637.00000 ns Read took         116 cycles
# Read at address   10848
# 397807.00000 ns Read took         116 cycles
# Read at address   10880
# 398977.00000 ns Read took         116 cycles
# Read at address   10912
# 400147.00000 ns Read took         116 cycles
# Read at address   10944
# 401317.00000 ns Read took         116 cycles
# Read at address   10976
# 402487.00000 ns Read took         116 cycles
# Read at address   11008
# 403657.00000 ns Read took         116 cycles
# Read at address   11040
# 404827.00000 ns Read took         116 cycles
# Read at address   11072
# 405997.00000 ns Read took         116 cycles
# Read at address   11104
# 407167.00000 ns Read took         116 cycles
# Read at address   11136
# 408337.00000 ns Read took         116 cycles
# Read at address   11168
# 409507.00000 ns Read took         116 cycles
# Read at address   11200
# 410677.00000 ns Read took         116 cycles
# Read at address   11232
# 411847.00000 ns Read took         116 cycles
# Read at address   11264
# 413017.00000 ns Read took         116 cycles
# Read at address   11296
# 414187.00000 ns Read took         116 cycles
# Read at address   11328
# 415357.00000 ns Read took         116 cycles
# Read at address   11360
# 416527.00000 ns Read took         116 cycles
# Read at address   11392
# 417697.00000 ns Read took         116 cycles
# Read at address   11424
# 418867.00000 ns Read took         116 cycles
# Read at address   11456
# 420037.00000 ns Read took         116 cycles
# Read at address   11488
# 421207.00000 ns Read took         116 cycles
# Read at address   11520
# 422377.00000 ns Read took         116 cycles
# Read at address   11552
# 423547.00000 ns Read took         116 cycles
# Read at address   11584
# 424717.00000 ns Read took         116 cycles
# Read at address   11616
# 425887.00000 ns Read took         116 cycles
# Read at address   11648
# 427057.00000 ns Read took         116 cycles
# Read at address   11680
# 428227.00000 ns Read took         116 cycles
# Read at address   11712
# 429397.00000 ns Read took         116 cycles
# Read at address   11744
# 430567.00000 ns Read took         116 cycles
# Read at address   11776
# 431737.00000 ns Read took         116 cycles
# Read at address   11808
# 432907.00000 ns Read took         116 cycles
# Read at address   11840
# 434077.00000 ns Read took         116 cycles
# Read at address   11872
# 435247.00000 ns Read took         116 cycles
# Read at address   11904
# 436417.00000 ns Read took         116 cycles
# Read at address   11936
# 437587.00000 ns Read took         116 cycles
# Read at address   11968
# 438757.00000 ns Read took         116 cycles
# Read at address   12000
# 439927.00000 ns Read took         116 cycles
# Read at address   12032
# 441097.00000 ns Read took         116 cycles
# Read at address   12064
# 442267.00000 ns Read took         116 cycles
# Read at address   12096
# 443437.00000 ns Read took         116 cycles
# Read at address   12128
# 444607.00000 ns Read took         116 cycles
# Read at address   12160
# 445777.00000 ns Read took         116 cycles
# Read at address   12192
# 446947.00000 ns Read took         116 cycles
# Read at address   12224
# 448117.00000 ns Read took         116 cycles
# Read at address   12256
# 449287.00000 ns Read took         116 cycles
# Read at address   12288
# 450457.00000 ns Read took         116 cycles
# Read at address   12320
# 451627.00000 ns Read took         116 cycles
# Read at address   12352
# 452797.00000 ns Read took         116 cycles
# Read at address   12384
# 453967.00000 ns Read took         116 cycles
# Read at address   12416
# 455137.00000 ns Read took         116 cycles
# Read at address   12448
# 456307.00000 ns Read took         116 cycles
# Read at address   12480
# 457477.00000 ns Read took         116 cycles
# Read at address   12512
# 458647.00000 ns Read took         116 cycles
# Read at address   12544
# 459817.00000 ns Read took         116 cycles
# Read at address   12576
# 460987.00000 ns Read took         116 cycles
# Read at address   12608
# 462157.00000 ns Read took         116 cycles
# Read at address   12640
# 463327.00000 ns Read took         116 cycles
# Read at address   12672
# 464497.00000 ns Read took         116 cycles
# Read at address   12704
# 465667.00000 ns Read took         116 cycles
# Read at address   12736
# 466837.00000 ns Read took         116 cycles
# Read at address   12768
# 468007.00000 ns Read took         116 cycles
# Read at address   12800
# 469177.00000 ns Read took         116 cycles
# Read at address   12832
# 470347.00000 ns Read took         116 cycles
# Read at address   12864
# 471517.00000 ns Read took         116 cycles
# Read at address   12896
# 472687.00000 ns Read took         116 cycles
# Read at address   12928
# 473857.00000 ns Read took         116 cycles
# Read at address   12960
# 475027.00000 ns Read took         116 cycles
# Read at address   12992
# 476197.00000 ns Read took         116 cycles
# Read at address   13024
# 477367.00000 ns Read took         116 cycles
# Read at address   13056
# 478537.00000 ns Read took         116 cycles
# Read at address   13088
# 479707.00000 ns Read took         116 cycles
# Read at address   13120
# 480877.00000 ns Read took         116 cycles
# Read at address   13152
# 482047.00000 ns Read took         116 cycles
# Read at address   13184
# 483217.00000 ns Read took         116 cycles
# Read at address   13216
# 484387.00000 ns Read took         116 cycles
# Read at address   13248
# 485557.00000 ns Read took         116 cycles
# Read at address   13280
# 486727.00000 ns Read took         116 cycles
# Read at address   13312
# 487897.00000 ns Read took         116 cycles
# Read at address   13344
# 489067.00000 ns Read took         116 cycles
# Read at address   13376
# 490237.00000 ns Read took         116 cycles
# Read at address   13408
# 491407.00000 ns Read took         116 cycles
# Read at address   13440
# 492577.00000 ns Read took         116 cycles
# Read at address   13472
# 493747.00000 ns Read took         116 cycles
# Read at address   13504
# 494917.00000 ns Read took         116 cycles
# Read at address   13536
# 496087.00000 ns Read took         116 cycles
# Read at address   13568
# 497257.00000 ns Read took         116 cycles
# Read at address   13600
# 498427.00000 ns Read took         116 cycles
# Read at address   13632
# 499597.00000 ns Read took         116 cycles
# Read at address   13664
# 500767.00000 ns Read took         116 cycles
# Read at address   13696
# 501937.00000 ns Read took         116 cycles
# Read at address   13728
# 503107.00000 ns Read took         116 cycles
# Read at address   13760
# 504277.00000 ns Read took         116 cycles
# Read at address   13792
# 505447.00000 ns Read took         116 cycles
# Read at address   13824
# 506617.00000 ns Read took         116 cycles
# Read at address   13856
# 507787.00000 ns Read took         116 cycles
# Read at address   13888
# 508957.00000 ns Read took         116 cycles
# Read at address   13920
# 510127.00000 ns Read took         116 cycles
# Read at address   13952
# 511297.00000 ns Read took         116 cycles
# Read at address   13984
# 512467.00000 ns Read took         116 cycles
# Read at address   14016
# 513637.00000 ns Read took         116 cycles
# Read at address   14048
# 514807.00000 ns Read took         116 cycles
# Read at address   14080
# 515977.00000 ns Read took         116 cycles
# Read at address   14112
# 517147.00000 ns Read took         116 cycles
# Read at address   14144
# 518317.00000 ns Read took         116 cycles
# Read at address   14176
# 519487.00000 ns Read took         116 cycles
# Read at address   14208
# 520657.00000 ns Read took         116 cycles
# Read at address   14240
# 521827.00000 ns Read took         116 cycles
# Read at address   14272
# 522997.00000 ns Read took         116 cycles
# Read at address   14304
# 524167.00000 ns Read took         116 cycles
# Read at address   14336
# 525337.00000 ns Read took         116 cycles
# Read at address   14368
# 526507.00000 ns Read took         116 cycles
# Read at address   14400
# 527677.00000 ns Read took         116 cycles
# Read at address   14432
# 528847.00000 ns Read took         116 cycles
# Read at address   14464
# 530017.00000 ns Read took         116 cycles
# Read at address   14496
# 531187.00000 ns Read took         116 cycles
# Read at address   14528
# 532357.00000 ns Read took         116 cycles
# Read at address   14560
# 533527.00000 ns Read took         116 cycles
# Read at address   14592
# 534697.00000 ns Read took         116 cycles
# Read at address   14624
# 535867.00000 ns Read took         116 cycles
# Read at address   14656
# 537037.00000 ns Read took         116 cycles
# Read at address   14688
# 538207.00000 ns Read took         116 cycles
# Read at address   14720
# 539377.00000 ns Read took         116 cycles
# Read at address   14752
# 540547.00000 ns Read took         116 cycles
# Read at address   14784
# 541717.00000 ns Read took         116 cycles
# Read at address   14816
# 542887.00000 ns Read took         116 cycles
# Read at address   14848
# 544057.00000 ns Read took         116 cycles
# Read at address   14880
# 545227.00000 ns Read took         116 cycles
# Read at address   14912
# 546397.00000 ns Read took         116 cycles
# Read at address   14944
# 547567.00000 ns Read took         116 cycles
# Read at address   14976
# 548737.00000 ns Read took         116 cycles
# Read at address   15008
# 549907.00000 ns Read took         116 cycles
# Read at address   15040
# 551077.00000 ns Read took         116 cycles
# Read at address   15072
# 552247.00000 ns Read took         116 cycles
# Read at address   15104
# 553417.00000 ns Read took         116 cycles
# Read at address   15136
# 554587.00000 ns Read took         116 cycles
# Read at address   15168
# 555757.00000 ns Read took         116 cycles
# Read at address   15200
# 556927.00000 ns Read took         116 cycles
# Read at address   15232
# 558097.00000 ns Read took         116 cycles
# Read at address   15264
# 559267.00000 ns Read took         116 cycles
# Read at address   15296
# 560437.00000 ns Read took         116 cycles
# Read at address   15328
# 561607.00000 ns Read took         116 cycles
# Read at address   15360
# 562777.00000 ns Read took         116 cycles
# Read at address   15392
# 563947.00000 ns Read took         116 cycles
# Read at address   15424
# 565117.00000 ns Read took         116 cycles
# Read at address   15456
# 566287.00000 ns Read took         116 cycles
# Read at address   15488
# 567457.00000 ns Read took         116 cycles
# Read at address   15520
# 568627.00000 ns Read took         116 cycles
# Read at address   15552
# 569797.00000 ns Read took         116 cycles
# Read at address   15584
# 570967.00000 ns Read took         116 cycles
# Read at address   15616
# 572137.00000 ns Read took         116 cycles
# Read at address   15648
# 573307.00000 ns Read took         116 cycles
# Read at address   15680
# 574477.00000 ns Read took         116 cycles
# Read at address   15712
# 575647.00000 ns Read took         116 cycles
# Read at address   15744
# 576817.00000 ns Read took         116 cycles
# Read at address   15776
# 577987.00000 ns Read took         116 cycles
# Read at address   15808
# 579157.00000 ns Read took         116 cycles
# Read at address   15840
# 580327.00000 ns Read took         116 cycles
# Read at address   15872
# 581497.00000 ns Read took         116 cycles
# Read at address   15904
# 582667.00000 ns Read took         116 cycles
# Read at address   15936
# 583837.00000 ns Read took         116 cycles
# 585007.00000 ns Read took         116 cycles
# 632699.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 632699 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:17 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:10:17 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:17 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:10:18 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:19 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:10:19 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:19 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:10:20 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:20 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:10:20 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:10:21 on Dec 10,2020, Elapsed time: 0:01:47
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:10:21 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# Read at address    8192
# 300697.00000 ns Read took         116 cycles
# Read at address    8224
# 301867.00000 ns Read took         116 cycles
# Read at address    8256
# 303037.00000 ns Read took         116 cycles
# Read at address    8288
# 304207.00000 ns Read took         116 cycles
# Read at address    8320
# 305377.00000 ns Read took         116 cycles
# Read at address    8352
# 306547.00000 ns Read took         116 cycles
# Read at address    8384
# 307717.00000 ns Read took         116 cycles
# Read at address    8416
# 308887.00000 ns Read took         116 cycles
# Read at address    8448
# 310057.00000 ns Read took         116 cycles
# Read at address    8480
# 311227.00000 ns Read took         116 cycles
# Read at address    8512
# 312397.00000 ns Read took         116 cycles
# Read at address    8544
# 313567.00000 ns Read took         116 cycles
# Read at address    8576
# 314737.00000 ns Read took         116 cycles
# Read at address    8608
# 315907.00000 ns Read took         116 cycles
# Read at address    8640
# 317077.00000 ns Read took         116 cycles
# Read at address    8672
# 318247.00000 ns Read took         116 cycles
# Read at address    8704
# 319417.00000 ns Read took         116 cycles
# Read at address    8736
# 320587.00000 ns Read took         116 cycles
# Read at address    8768
# 321757.00000 ns Read took         116 cycles
# Read at address    8800
# 322927.00000 ns Read took         116 cycles
# Read at address    8832
# 324097.00000 ns Read took         116 cycles
# Read at address    8864
# 325267.00000 ns Read took         116 cycles
# Read at address    8896
# 326437.00000 ns Read took         116 cycles
# Read at address    8928
# 327607.00000 ns Read took         116 cycles
# Read at address    8960
# 328777.00000 ns Read took         116 cycles
# Read at address    8992
# 329947.00000 ns Read took         116 cycles
# Read at address    9024
# 331117.00000 ns Read took         116 cycles
# Read at address    9056
# 332287.00000 ns Read took         116 cycles
# Read at address    9088
# 333457.00000 ns Read took         116 cycles
# Read at address    9120
# 334627.00000 ns Read took         116 cycles
# Read at address    9152
# 335797.00000 ns Read took         116 cycles
# Read at address    9184
# 336967.00000 ns Read took         116 cycles
# Read at address    9216
# 338137.00000 ns Read took         116 cycles
# Read at address    9248
# 339307.00000 ns Read took         116 cycles
# Read at address    9280
# 340477.00000 ns Read took         116 cycles
# Read at address    9312
# 341647.00000 ns Read took         116 cycles
# Read at address    9344
# 342817.00000 ns Read took         116 cycles
# Read at address    9376
# 343987.00000 ns Read took         116 cycles
# Read at address    9408
# 345157.00000 ns Read took         116 cycles
# Read at address    9440
# 346327.00000 ns Read took         116 cycles
# Read at address    9472
# 347497.00000 ns Read took         116 cycles
# Read at address    9504
# 348667.00000 ns Read took         116 cycles
# Read at address    9536
# 349837.00000 ns Read took         116 cycles
# Read at address    9568
# 351007.00000 ns Read took         116 cycles
# Read at address    9600
# 352177.00000 ns Read took         116 cycles
# Read at address    9632
# 353347.00000 ns Read took         116 cycles
# Read at address    9664
# 354517.00000 ns Read took         116 cycles
# Read at address    9696
# 355687.00000 ns Read took         116 cycles
# Read at address    9728
# 356857.00000 ns Read took         116 cycles
# Read at address    9760
# 358027.00000 ns Read took         116 cycles
# Read at address    9792
# 359197.00000 ns Read took         116 cycles
# Read at address    9824
# 360367.00000 ns Read took         116 cycles
# Read at address    9856
# 361537.00000 ns Read took         116 cycles
# Read at address    9888
# 362707.00000 ns Read took         116 cycles
# Read at address    9920
# 363877.00000 ns Read took         116 cycles
# Read at address    9952
# 365047.00000 ns Read took         116 cycles
# Read at address    9984
# 366217.00000 ns Read took         116 cycles
# Read at address   10016
# 367387.00000 ns Read took         116 cycles
# Read at address   10048
# 368557.00000 ns Read took         116 cycles
# Read at address   10080
# 369727.00000 ns Read took         116 cycles
# Read at address   10112
# 370897.00000 ns Read took         116 cycles
# Read at address   10144
# 372067.00000 ns Read took         116 cycles
# Read at address   10176
# 373237.00000 ns Read took         116 cycles
# Read at address   10208
# 374407.00000 ns Read took         116 cycles
# Read at address   10240
# 375577.00000 ns Read took         116 cycles
# Read at address   10272
# 376747.00000 ns Read took         116 cycles
# Read at address   10304
# 377917.00000 ns Read took         116 cycles
# Read at address   10336
# 379087.00000 ns Read took         116 cycles
# Read at address   10368
# 380257.00000 ns Read took         116 cycles
# Read at address   10400
# 381427.00000 ns Read took         116 cycles
# Read at address   10432
# 382597.00000 ns Read took         116 cycles
# Read at address   10464
# 383767.00000 ns Read took         116 cycles
# Read at address   10496
# 384937.00000 ns Read took         116 cycles
# Read at address   10528
# 386107.00000 ns Read took         116 cycles
# Read at address   10560
# 387277.00000 ns Read took         116 cycles
# Read at address   10592
# 388447.00000 ns Read took         116 cycles
# Read at address   10624
# 389617.00000 ns Read took         116 cycles
# Read at address   10656
# 390787.00000 ns Read took         116 cycles
# Read at address   10688
# 391957.00000 ns Read took         116 cycles
# Read at address   10720
# 393127.00000 ns Read took         116 cycles
# Read at address   10752
# 394297.00000 ns Read took         116 cycles
# Read at address   10784
# 395467.00000 ns Read took         116 cycles
# Read at address   10816
# 396637.00000 ns Read took         116 cycles
# Read at address   10848
# 397807.00000 ns Read took         116 cycles
# Read at address   10880
# 398977.00000 ns Read took         116 cycles
# Read at address   10912
# 400147.00000 ns Read took         116 cycles
# Read at address   10944
# 401317.00000 ns Read took         116 cycles
# Read at address   10976
# 402487.00000 ns Read took         116 cycles
# Read at address   11008
# 403657.00000 ns Read took         116 cycles
# Read at address   11040
# 404827.00000 ns Read took         116 cycles
# Read at address   11072
# 405997.00000 ns Read took         116 cycles
# Read at address   11104
# 407167.00000 ns Read took         116 cycles
# Read at address   11136
# 408337.00000 ns Read took         116 cycles
# Read at address   11168
# 409507.00000 ns Read took         116 cycles
# Read at address   11200
# 410677.00000 ns Read took         116 cycles
# Read at address   11232
# 411847.00000 ns Read took         116 cycles
# Read at address   11264
# 413017.00000 ns Read took         116 cycles
# Read at address   11296
# 414187.00000 ns Read took         116 cycles
# Read at address   11328
# 415357.00000 ns Read took         116 cycles
# Read at address   11360
# 416527.00000 ns Read took         116 cycles
# Read at address   11392
# 417697.00000 ns Read took         116 cycles
# Read at address   11424
# 418867.00000 ns Read took         116 cycles
# Read at address   11456
# 420037.00000 ns Read took         116 cycles
# Read at address   11488
# 421207.00000 ns Read took         116 cycles
# Read at address   11520
# 422377.00000 ns Read took         116 cycles
# Read at address   11552
# 423547.00000 ns Read took         116 cycles
# Read at address   11584
# 424717.00000 ns Read took         116 cycles
# Read at address   11616
# 425887.00000 ns Read took         116 cycles
# Read at address   11648
# 427057.00000 ns Read took         116 cycles
# Read at address   11680
# 428227.00000 ns Read took         116 cycles
# Read at address   11712
# 429397.00000 ns Read took         116 cycles
# Read at address   11744
# 430567.00000 ns Read took         116 cycles
# Read at address   11776
# 431737.00000 ns Read took         116 cycles
# Read at address   11808
# 432907.00000 ns Read took         116 cycles
# Read at address   11840
# 434077.00000 ns Read took         116 cycles
# Read at address   11872
# 435247.00000 ns Read took         116 cycles
# Read at address   11904
# 436417.00000 ns Read took         116 cycles
# Read at address   11936
# 437587.00000 ns Read took         116 cycles
# Read at address   11968
# 438757.00000 ns Read took         116 cycles
# Read at address   12000
# 439927.00000 ns Read took         116 cycles
# Read at address   12032
# 441097.00000 ns Read took         116 cycles
# Read at address   12064
# 442267.00000 ns Read took         116 cycles
# Read at address   12096
# 443437.00000 ns Read took         116 cycles
# Read at address   12128
# 444607.00000 ns Read took         116 cycles
# Read at address   12160
# 445777.00000 ns Read took         116 cycles
# Read at address   12192
# 446947.00000 ns Read took         116 cycles
# Read at address   12224
# 448117.00000 ns Read took         116 cycles
# Read at address   12256
# 449287.00000 ns Read took         116 cycles
# Read at address   12288
# 450457.00000 ns Read took         116 cycles
# Read at address   12320
# 451627.00000 ns Read took         116 cycles
# Read at address   12352
# 452797.00000 ns Read took         116 cycles
# Read at address   12384
# 453967.00000 ns Read took         116 cycles
# Read at address   12416
# 455137.00000 ns Read took         116 cycles
# Read at address   12448
# 456307.00000 ns Read took         116 cycles
# Read at address   12480
# 457477.00000 ns Read took         116 cycles
# Read at address   12512
# 458647.00000 ns Read took         116 cycles
# Read at address   12544
# 459817.00000 ns Read took         116 cycles
# Read at address   12576
# 460987.00000 ns Read took         116 cycles
# Read at address   12608
# 462157.00000 ns Read took         116 cycles
# Read at address   12640
# 463327.00000 ns Read took         116 cycles
# Read at address   12672
# 464497.00000 ns Read took         116 cycles
# Read at address   12704
# 465667.00000 ns Read took         116 cycles
# Read at address   12736
# 466837.00000 ns Read took         116 cycles
# Read at address   12768
# 468007.00000 ns Read took         116 cycles
# Read at address   12800
# 469177.00000 ns Read took         116 cycles
# Read at address   12832
# 470347.00000 ns Read took         116 cycles
# Read at address   12864
# 471517.00000 ns Read took         116 cycles
# Read at address   12896
# 472687.00000 ns Read took         116 cycles
# Read at address   12928
# 473857.00000 ns Read took         116 cycles
# Read at address   12960
# 475027.00000 ns Read took         116 cycles
# Read at address   12992
# 476197.00000 ns Read took         116 cycles
# Read at address   13024
# 477367.00000 ns Read took         116 cycles
# Read at address   13056
# 478537.00000 ns Read took         116 cycles
# Read at address   13088
# 479707.00000 ns Read took         116 cycles
# Read at address   13120
# 480877.00000 ns Read took         116 cycles
# Read at address   13152
# 482047.00000 ns Read took         116 cycles
# Read at address   13184
# 483217.00000 ns Read took         116 cycles
# Read at address   13216
# 484387.00000 ns Read took         116 cycles
# Read at address   13248
# 485557.00000 ns Read took         116 cycles
# Read at address   13280
# 486727.00000 ns Read took         116 cycles
# Read at address   13312
# 487897.00000 ns Read took         116 cycles
# Read at address   13344
# 489067.00000 ns Read took         116 cycles
# Read at address   13376
# 490237.00000 ns Read took         116 cycles
# Read at address   13408
# 491407.00000 ns Read took         116 cycles
# Read at address   13440
# 492577.00000 ns Read took         116 cycles
# Read at address   13472
# 493747.00000 ns Read took         116 cycles
# Read at address   13504
# 494917.00000 ns Read took         116 cycles
# Read at address   13536
# 496087.00000 ns Read took         116 cycles
# Read at address   13568
# 497257.00000 ns Read took         116 cycles
# Read at address   13600
# 498427.00000 ns Read took         116 cycles
# Read at address   13632
# 499597.00000 ns Read took         116 cycles
# Read at address   13664
# 500767.00000 ns Read took         116 cycles
# Read at address   13696
# 501937.00000 ns Read took         116 cycles
# Read at address   13728
# 503107.00000 ns Read took         116 cycles
# Read at address   13760
# 504277.00000 ns Read took         116 cycles
# Read at address   13792
# 505447.00000 ns Read took         116 cycles
# Read at address   13824
# 506617.00000 ns Read took         116 cycles
# Read at address   13856
# 507787.00000 ns Read took         116 cycles
# Read at address   13888
# 508957.00000 ns Read took         116 cycles
# Read at address   13920
# 510127.00000 ns Read took         116 cycles
# Read at address   13952
# 511297.00000 ns Read took         116 cycles
# Read at address   13984
# 512467.00000 ns Read took         116 cycles
# Read at address   14016
# 513637.00000 ns Read took         116 cycles
# Read at address   14048
# 514807.00000 ns Read took         116 cycles
# Read at address   14080
# 515977.00000 ns Read took         116 cycles
# Read at address   14112
# 517147.00000 ns Read took         116 cycles
# Read at address   14144
# 518317.00000 ns Read took         116 cycles
# Read at address   14176
# 519487.00000 ns Read took         116 cycles
# Read at address   14208
# 520657.00000 ns Read took         116 cycles
# Read at address   14240
# 521827.00000 ns Read took         116 cycles
# Read at address   14272
# 522997.00000 ns Read took         116 cycles
# Read at address   14304
# 524167.00000 ns Read took         116 cycles
# Read at address   14336
# 525337.00000 ns Read took         116 cycles
# Read at address   14368
# 526507.00000 ns Read took         116 cycles
# Read at address   14400
# 527677.00000 ns Read took         116 cycles
# Read at address   14432
# 528847.00000 ns Read took         116 cycles
# Read at address   14464
# 530017.00000 ns Read took         116 cycles
# Read at address   14496
# 531187.00000 ns Read took         116 cycles
# Read at address   14528
# 532357.00000 ns Read took         116 cycles
# Read at address   14560
# 533527.00000 ns Read took         116 cycles
# Read at address   14592
# 534697.00000 ns Read took         116 cycles
# Read at address   14624
# 535867.00000 ns Read took         116 cycles
# Read at address   14656
# 537037.00000 ns Read took         116 cycles
# Read at address   14688
# 538207.00000 ns Read took         116 cycles
# Read at address   14720
# 539377.00000 ns Read took         116 cycles
# Read at address   14752
# 540547.00000 ns Read took         116 cycles
# Read at address   14784
# 541717.00000 ns Read took         116 cycles
# Read at address   14816
# 542887.00000 ns Read took         116 cycles
# Read at address   14848
# 544057.00000 ns Read took         116 cycles
# Read at address   14880
# 545227.00000 ns Read took         116 cycles
# Read at address   14912
# 546397.00000 ns Read took         116 cycles
# Read at address   14944
# 547567.00000 ns Read took         116 cycles
# Read at address   14976
# 548737.00000 ns Read took         116 cycles
# Read at address   15008
# 549907.00000 ns Read took         116 cycles
# Read at address   15040
# 551077.00000 ns Read took         116 cycles
# Read at address   15072
# 552247.00000 ns Read took         116 cycles
# Read at address   15104
# 553417.00000 ns Read took         116 cycles
# Read at address   15136
# 554587.00000 ns Read took         116 cycles
# Read at address   15168
# 555757.00000 ns Read took         116 cycles
# Read at address   15200
# 556927.00000 ns Read took         116 cycles
# Read at address   15232
# 558097.00000 ns Read took         116 cycles
# Read at address   15264
# 559267.00000 ns Read took         116 cycles
# Read at address   15296
# 560437.00000 ns Read took         116 cycles
# Read at address   15328
# 561607.00000 ns Read took         116 cycles
# Read at address   15360
# 562777.00000 ns Read took         116 cycles
# Read at address   15392
# 563947.00000 ns Read took         116 cycles
# Read at address   15424
# 565117.00000 ns Read took         116 cycles
# Read at address   15456
# 566287.00000 ns Read took         116 cycles
# Read at address   15488
# 567457.00000 ns Read took         116 cycles
# Read at address   15520
# 568627.00000 ns Read took         116 cycles
# Read at address   15552
# 569797.00000 ns Read took         116 cycles
# Read at address   15584
# 570967.00000 ns Read took         116 cycles
# Read at address   15616
# 572137.00000 ns Read took         116 cycles
# Read at address   15648
# 573307.00000 ns Read took         116 cycles
# Read at address   15680
# 574477.00000 ns Read took         116 cycles
# Read at address   15712
# 575647.00000 ns Read took         116 cycles
# Read at address   15744
# 576817.00000 ns Read took         116 cycles
# Read at address   15776
# 577987.00000 ns Read took         116 cycles
# Read at address   15808
# 579157.00000 ns Read took         116 cycles
# Read at address   15840
# 580327.00000 ns Read took         116 cycles
# Read at address   15872
# 581497.00000 ns Read took         116 cycles
# Read at address   15904
# 582667.00000 ns Read took         116 cycles
# 583187.00000 ns Read took          51 cycles
# 630879.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 630879 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:14 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:12:14 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:14 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:12:15 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:16 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:12:16 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:17 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:12:17 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:17 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:12:18 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:12:18 on Dec 10,2020, Elapsed time: 0:01:57
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:12:18 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# Read at address    8192
# 300697.00000 ns Read took         116 cycles
# Read at address    8224
# 301867.00000 ns Read took         116 cycles
# Read at address    8256
# 303037.00000 ns Read took         116 cycles
# Read at address    8288
# 304207.00000 ns Read took         116 cycles
# Read at address    8320
# 305377.00000 ns Read took         116 cycles
# Read at address    8352
# 306547.00000 ns Read took         116 cycles
# Read at address    8384
# 307717.00000 ns Read took         116 cycles
# Read at address    8416
# 308887.00000 ns Read took         116 cycles
# Read at address    8448
# 310057.00000 ns Read took         116 cycles
# Read at address    8480
# 311227.00000 ns Read took         116 cycles
# Read at address    8512
# 312397.00000 ns Read took         116 cycles
# Read at address    8544
# 313567.00000 ns Read took         116 cycles
# Read at address    8576
# 314737.00000 ns Read took         116 cycles
# Read at address    8608
# 315907.00000 ns Read took         116 cycles
# Read at address    8640
# 317077.00000 ns Read took         116 cycles
# Read at address    8672
# 318247.00000 ns Read took         116 cycles
# Read at address    8704
# 319417.00000 ns Read took         116 cycles
# Read at address    8736
# 320587.00000 ns Read took         116 cycles
# Read at address    8768
# 321757.00000 ns Read took         116 cycles
# Read at address    8800
# 322927.00000 ns Read took         116 cycles
# Read at address    8832
# 324097.00000 ns Read took         116 cycles
# Read at address    8864
# 325267.00000 ns Read took         116 cycles
# Read at address    8896
# 326437.00000 ns Read took         116 cycles
# Read at address    8928
# 327607.00000 ns Read took         116 cycles
# Read at address    8960
# 328777.00000 ns Read took         116 cycles
# Read at address    8992
# 329947.00000 ns Read took         116 cycles
# Read at address    9024
# 331117.00000 ns Read took         116 cycles
# Read at address    9056
# 332287.00000 ns Read took         116 cycles
# Read at address    9088
# 333457.00000 ns Read took         116 cycles
# Read at address    9120
# 334627.00000 ns Read took         116 cycles
# Read at address    9152
# 335797.00000 ns Read took         116 cycles
# Read at address    9184
# 336967.00000 ns Read took         116 cycles
# Read at address    9216
# 338137.00000 ns Read took         116 cycles
# Read at address    9248
# 339307.00000 ns Read took         116 cycles
# Read at address    9280
# 340477.00000 ns Read took         116 cycles
# Read at address    9312
# 341647.00000 ns Read took         116 cycles
# Read at address    9344
# 342817.00000 ns Read took         116 cycles
# Read at address    9376
# 343987.00000 ns Read took         116 cycles
# Read at address    9408
# 345157.00000 ns Read took         116 cycles
# Read at address    9440
# 346327.00000 ns Read took         116 cycles
# Read at address    9472
# 347497.00000 ns Read took         116 cycles
# Read at address    9504
# 348667.00000 ns Read took         116 cycles
# Read at address    9536
# 349837.00000 ns Read took         116 cycles
# Read at address    9568
# 351007.00000 ns Read took         116 cycles
# Read at address    9600
# 352177.00000 ns Read took         116 cycles
# Read at address    9632
# 353347.00000 ns Read took         116 cycles
# Read at address    9664
# 354517.00000 ns Read took         116 cycles
# Read at address    9696
# 355687.00000 ns Read took         116 cycles
# Read at address    9728
# 356857.00000 ns Read took         116 cycles
# Read at address    9760
# 358027.00000 ns Read took         116 cycles
# Read at address    9792
# 359197.00000 ns Read took         116 cycles
# Read at address    9824
# 360367.00000 ns Read took         116 cycles
# Read at address    9856
# 361537.00000 ns Read took         116 cycles
# Read at address    9888
# 362707.00000 ns Read took         116 cycles
# Read at address    9920
# 363877.00000 ns Read took         116 cycles
# Read at address    9952
# 365047.00000 ns Read took         116 cycles
# Read at address    9984
# 366217.00000 ns Read took         116 cycles
# Read at address   10016
# 367387.00000 ns Read took         116 cycles
# Read at address   10048
# 368557.00000 ns Read took         116 cycles
# Read at address   10080
# 369727.00000 ns Read took         116 cycles
# Read at address   10112
# 370897.00000 ns Read took         116 cycles
# Read at address   10144
# 372067.00000 ns Read took         116 cycles
# Read at address   10176
# 373237.00000 ns Read took         116 cycles
# Read at address   10208
# 374407.00000 ns Read took         116 cycles
# Read at address   10240
# 375577.00000 ns Read took         116 cycles
# Read at address   10272
# 376747.00000 ns Read took         116 cycles
# Read at address   10304
# 377917.00000 ns Read took         116 cycles
# Read at address   10336
# 379087.00000 ns Read took         116 cycles
# Read at address   10368
# 380257.00000 ns Read took         116 cycles
# Read at address   10400
# 381427.00000 ns Read took         116 cycles
# Read at address   10432
# 382597.00000 ns Read took         116 cycles
# Read at address   10464
# 383767.00000 ns Read took         116 cycles
# Read at address   10496
# 384937.00000 ns Read took         116 cycles
# Read at address   10528
# 386107.00000 ns Read took         116 cycles
# Read at address   10560
# 387277.00000 ns Read took         116 cycles
# Read at address   10592
# 388447.00000 ns Read took         116 cycles
# Read at address   10624
# 389617.00000 ns Read took         116 cycles
# Read at address   10656
# 390787.00000 ns Read took         116 cycles
# Read at address   10688
# 391957.00000 ns Read took         116 cycles
# Read at address   10720
# 393127.00000 ns Read took         116 cycles
# Read at address   10752
# 394297.00000 ns Read took         116 cycles
# Read at address   10784
# 395467.00000 ns Read took         116 cycles
# Read at address   10816
# 396637.00000 ns Read took         116 cycles
# Read at address   10848
# 397807.00000 ns Read took         116 cycles
# Read at address   10880
# 398977.00000 ns Read took         116 cycles
# Read at address   10912
# 400147.00000 ns Read took         116 cycles
# Read at address   10944
# 401317.00000 ns Read took         116 cycles
# Read at address   10976
# 402487.00000 ns Read took         116 cycles
# Read at address   11008
# 403657.00000 ns Read took         116 cycles
# Read at address   11040
# 404827.00000 ns Read took         116 cycles
# Read at address   11072
# 405997.00000 ns Read took         116 cycles
# Read at address   11104
# 407167.00000 ns Read took         116 cycles
# Read at address   11136
# 408337.00000 ns Read took         116 cycles
# Read at address   11168
# 409507.00000 ns Read took         116 cycles
# Read at address   11200
# 410677.00000 ns Read took         116 cycles
# Read at address   11232
# 411847.00000 ns Read took         116 cycles
# Read at address   11264
# 413017.00000 ns Read took         116 cycles
# Read at address   11296
# 414187.00000 ns Read took         116 cycles
# Read at address   11328
# 415357.00000 ns Read took         116 cycles
# Read at address   11360
# 416527.00000 ns Read took         116 cycles
# Read at address   11392
# 417697.00000 ns Read took         116 cycles
# Read at address   11424
# 418867.00000 ns Read took         116 cycles
# Read at address   11456
# 420037.00000 ns Read took         116 cycles
# Read at address   11488
# 421207.00000 ns Read took         116 cycles
# Read at address   11520
# 422377.00000 ns Read took         116 cycles
# Read at address   11552
# 423547.00000 ns Read took         116 cycles
# Read at address   11584
# 424717.00000 ns Read took         116 cycles
# Read at address   11616
# 425887.00000 ns Read took         116 cycles
# Read at address   11648
# 427057.00000 ns Read took         116 cycles
# Read at address   11680
# 428227.00000 ns Read took         116 cycles
# Read at address   11712
# 429397.00000 ns Read took         116 cycles
# Read at address   11744
# 430567.00000 ns Read took         116 cycles
# Read at address   11776
# 431737.00000 ns Read took         116 cycles
# Read at address   11808
# 432907.00000 ns Read took         116 cycles
# Read at address   11840
# 434077.00000 ns Read took         116 cycles
# Read at address   11872
# 435247.00000 ns Read took         116 cycles
# Read at address   11904
# 436417.00000 ns Read took         116 cycles
# Read at address   11936
# 437587.00000 ns Read took         116 cycles
# Read at address   11968
# 438757.00000 ns Read took         116 cycles
# Read at address   12000
# 439927.00000 ns Read took         116 cycles
# Read at address   12032
# 441097.00000 ns Read took         116 cycles
# Read at address   12064
# 442267.00000 ns Read took         116 cycles
# Read at address   12096
# 443437.00000 ns Read took         116 cycles
# Read at address   12128
# 444607.00000 ns Read took         116 cycles
# Read at address   12160
# 445777.00000 ns Read took         116 cycles
# Read at address   12192
# 446947.00000 ns Read took         116 cycles
# Read at address   12224
# 448117.00000 ns Read took         116 cycles
# Read at address   12256
# 449287.00000 ns Read took         116 cycles
# Read at address   12288
# 450457.00000 ns Read took         116 cycles
# Read at address   12320
# 451627.00000 ns Read took         116 cycles
# Read at address   12352
# 452797.00000 ns Read took         116 cycles
# Read at address   12384
# 453967.00000 ns Read took         116 cycles
# Read at address   12416
# 455137.00000 ns Read took         116 cycles
# Read at address   12448
# 456307.00000 ns Read took         116 cycles
# Read at address   12480
# 457477.00000 ns Read took         116 cycles
# Read at address   12512
# 458647.00000 ns Read took         116 cycles
# Read at address   12544
# 459817.00000 ns Read took         116 cycles
# Read at address   12576
# 460987.00000 ns Read took         116 cycles
# Read at address   12608
# 462157.00000 ns Read took         116 cycles
# Read at address   12640
# 463327.00000 ns Read took         116 cycles
# Read at address   12672
# 464497.00000 ns Read took         116 cycles
# Read at address   12704
# 465667.00000 ns Read took         116 cycles
# Read at address   12736
# 466837.00000 ns Read took         116 cycles
# Read at address   12768
# 468007.00000 ns Read took         116 cycles
# Read at address   12800
# 469177.00000 ns Read took         116 cycles
# Read at address   12832
# 470347.00000 ns Read took         116 cycles
# Read at address   12864
# 471517.00000 ns Read took         116 cycles
# Read at address   12896
# 472687.00000 ns Read took         116 cycles
# Read at address   12928
# 473857.00000 ns Read took         116 cycles
# Read at address   12960
# 475027.00000 ns Read took         116 cycles
# Read at address   12992
# 476197.00000 ns Read took         116 cycles
# Read at address   13024
# 477367.00000 ns Read took         116 cycles
# Read at address   13056
# 478537.00000 ns Read took         116 cycles
# Read at address   13088
# 479707.00000 ns Read took         116 cycles
# Read at address   13120
# 480877.00000 ns Read took         116 cycles
# Read at address   13152
# 482047.00000 ns Read took         116 cycles
# Read at address   13184
# 483217.00000 ns Read took         116 cycles
# Read at address   13216
# 484387.00000 ns Read took         116 cycles
# Read at address   13248
# 485557.00000 ns Read took         116 cycles
# Read at address   13280
# 486727.00000 ns Read took         116 cycles
# Read at address   13312
# 487897.00000 ns Read took         116 cycles
# Read at address   13344
# 489067.00000 ns Read took         116 cycles
# Read at address   13376
# 490237.00000 ns Read took         116 cycles
# Read at address   13408
# 491407.00000 ns Read took         116 cycles
# Read at address   13440
# 492577.00000 ns Read took         116 cycles
# Read at address   13472
# 493747.00000 ns Read took         116 cycles
# Read at address   13504
# 494917.00000 ns Read took         116 cycles
# Read at address   13536
# 496087.00000 ns Read took         116 cycles
# Read at address   13568
# 497257.00000 ns Read took         116 cycles
# Read at address   13600
# 498427.00000 ns Read took         116 cycles
# Read at address   13632
# 499597.00000 ns Read took         116 cycles
# Read at address   13664
# 500767.00000 ns Read took         116 cycles
# Read at address   13696
# 501937.00000 ns Read took         116 cycles
# Read at address   13728
# 503107.00000 ns Read took         116 cycles
# Read at address   13760
# 504277.00000 ns Read took         116 cycles
# Read at address   13792
# 505447.00000 ns Read took         116 cycles
# Read at address   13824
# 506617.00000 ns Read took         116 cycles
# Read at address   13856
# 507787.00000 ns Read took         116 cycles
# Read at address   13888
# 508957.00000 ns Read took         116 cycles
# Read at address   13920
# 510127.00000 ns Read took         116 cycles
# Read at address   13952
# 511297.00000 ns Read took         116 cycles
# Read at address   13984
# 512467.00000 ns Read took         116 cycles
# Read at address   14016
# 513637.00000 ns Read took         116 cycles
# Read at address   14048
# 514807.00000 ns Read took         116 cycles
# Read at address   14080
# 515977.00000 ns Read took         116 cycles
# Read at address   14112
# 517147.00000 ns Read took         116 cycles
# Read at address   14144
# 518317.00000 ns Read took         116 cycles
# Read at address   14176
# 519487.00000 ns Read took         116 cycles
# Read at address   14208
# 520657.00000 ns Read took         116 cycles
# Read at address   14240
# 521827.00000 ns Read took         116 cycles
# Read at address   14272
# 522997.00000 ns Read took         116 cycles
# Read at address   14304
# 524167.00000 ns Read took         116 cycles
# Read at address   14336
# 525337.00000 ns Read took         116 cycles
# Read at address   14368
# 526507.00000 ns Read took         116 cycles
# Read at address   14400
# 527677.00000 ns Read took         116 cycles
# Read at address   14432
# 528847.00000 ns Read took         116 cycles
# Read at address   14464
# 530017.00000 ns Read took         116 cycles
# Read at address   14496
# 531187.00000 ns Read took         116 cycles
# Read at address   14528
# 532357.00000 ns Read took         116 cycles
# Read at address   14560
# 533527.00000 ns Read took         116 cycles
# Read at address   14592
# 534697.00000 ns Read took         116 cycles
# Read at address   14624
# 535867.00000 ns Read took         116 cycles
# Read at address   14656
# 537037.00000 ns Read took         116 cycles
# Read at address   14688
# 538207.00000 ns Read took         116 cycles
# Read at address   14720
# 539377.00000 ns Read took         116 cycles
# Read at address   14752
# 540547.00000 ns Read took         116 cycles
# Read at address   14784
# 541717.00000 ns Read took         116 cycles
# Read at address   14816
# 542887.00000 ns Read took         116 cycles
# Read at address   14848
# 544057.00000 ns Read took         116 cycles
# Read at address   14880
# 545227.00000 ns Read took         116 cycles
# Read at address   14912
# 546397.00000 ns Read took         116 cycles
# Read at address   14944
# 547567.00000 ns Read took         116 cycles
# Read at address   14976
# 548737.00000 ns Read took         116 cycles
# Read at address   15008
# 549907.00000 ns Read took         116 cycles
# Read at address   15040
# 551077.00000 ns Read took         116 cycles
# Read at address   15072
# 552247.00000 ns Read took         116 cycles
# Read at address   15104
# 553417.00000 ns Read took         116 cycles
# Read at address   15136
# 554587.00000 ns Read took         116 cycles
# Read at address   15168
# 555757.00000 ns Read took         116 cycles
# Read at address   15200
# 556927.00000 ns Read took         116 cycles
# Read at address   15232
# 558097.00000 ns Read took         116 cycles
# Read at address   15264
# 559267.00000 ns Read took         116 cycles
# Read at address   15296
# 560437.00000 ns Read took         116 cycles
# Read at address   15328
# 561607.00000 ns Read took         116 cycles
# Read at address   15360
# 562777.00000 ns Read took         116 cycles
# Read at address   15392
# 563947.00000 ns Read took         116 cycles
# Read at address   15424
# 565117.00000 ns Read took         116 cycles
# Read at address   15456
# 566287.00000 ns Read took         116 cycles
# Read at address   15488
# 567457.00000 ns Read took         116 cycles
# Read at address   15520
# 568627.00000 ns Read took         116 cycles
# Read at address   15552
# 569797.00000 ns Read took         116 cycles
# Read at address   15584
# 570967.00000 ns Read took         116 cycles
# Read at address   15616
# 572137.00000 ns Read took         116 cycles
# Read at address   15648
# 573307.00000 ns Read took         116 cycles
# Read at address   15680
# 574477.00000 ns Read took         116 cycles
# Read at address   15712
# 575647.00000 ns Read took         116 cycles
# Read at address   15744
# 576817.00000 ns Read took         116 cycles
# Read at address   15776
# 577987.00000 ns Read took         116 cycles
# Read at address   15808
# 579157.00000 ns Read took         116 cycles
# Read at address   15840
# 580327.00000 ns Read took         116 cycles
# Read at address   15872
# 581497.00000 ns Read took         116 cycles
# Read at address   15904
# 582667.00000 ns Read took         116 cycles
# Read at address   15936
# 583837.00000 ns Read took         116 cycles
# **********************SECOND READ***********************
# Read at address       0
# 585007.00000 ns Read took         116 cycles
# Read at address      32
# 586177.00000 ns Read took         116 cycles
# Read at address      64
# 587347.00000 ns Read took         116 cycles
# Read at address      96
# 587867.00000 ns Read took          51 cycles
# Read at address     128
# 589037.00000 ns Read took         116 cycles
# Read at address     160
# 590207.00000 ns Read took         116 cycles
# Read at address     192
# 591377.00000 ns Read took         116 cycles
# Read at address     224
# 591897.00000 ns Read took          51 cycles
# Read at address     256
# 593067.00000 ns Read took         116 cycles
# Read at address     288
# 594237.00000 ns Read took         116 cycles
# Read at address     320
# 594757.00000 ns Read took          51 cycles
# Read at address     352
# 595927.00000 ns Read took         116 cycles
# Read at address     384
# 597097.00000 ns Read took         116 cycles
# Read at address     416
# 598267.00000 ns Read took         116 cycles
# Read at address     448
# 599437.00000 ns Read took         116 cycles
# Read at address     480
# 599957.00000 ns Read took          51 cycles
# Read at address     512
# 601127.00000 ns Read took         116 cycles
# Read at address     544
# 602297.00000 ns Read took         116 cycles
# Read at address     576
# 603467.00000 ns Read took         116 cycles
# Read at address     608
# 604637.00000 ns Read took         116 cycles
# Read at address     640
# 605807.00000 ns Read took         116 cycles
# Read at address     672
# 606977.00000 ns Read took         116 cycles
# Read at address     704
# 607497.00000 ns Read took          51 cycles
# Read at address     736
# 608667.00000 ns Read took         116 cycles
# Read at address     768
# 609837.00000 ns Read took         116 cycles
# Read at address     800
# 611007.00000 ns Read took         116 cycles
# Read at address     832
# 611527.00000 ns Read took          51 cycles
# Read at address     864
# 612697.00000 ns Read took         116 cycles
# Read at address     896
# 613217.00000 ns Read took          51 cycles
# Read at address     928
# 614387.00000 ns Read took         116 cycles
# Read at address     960
# 615557.00000 ns Read took         116 cycles
# Read at address     992
# 616727.00000 ns Read took         116 cycles
# Read at address    1024
# 617897.00000 ns Read took         116 cycles
# Read at address    1056
# 619067.00000 ns Read took         116 cycles
# Read at address    1088
# 620237.00000 ns Read took         116 cycles
# Read at address    1120
# 620757.00000 ns Read took          51 cycles
# Read at address    1152
# 621277.00000 ns Read took          51 cycles
# Read at address    1184
# 622447.00000 ns Read took         116 cycles
# Read at address    1216
# 623617.00000 ns Read took         116 cycles
# Read at address    1248
# 624787.00000 ns Read took         116 cycles
# Read at address    1280
# 625957.00000 ns Read took         116 cycles
# Read at address    1312
# 626477.00000 ns Read took          51 cycles
# Read at address    1344
# 627647.00000 ns Read took         116 cycles
# Read at address    1376
# 628817.00000 ns Read took         116 cycles
# Read at address    1408
# 629987.00000 ns Read took         116 cycles
# Read at address    1440
# 631157.00000 ns Read took         116 cycles
# Read at address    1472
# 631677.00000 ns Read took          51 cycles
# Read at address    1504
# 632847.00000 ns Read took         116 cycles
# Read at address    1536
# 634017.00000 ns Read took         116 cycles
# Read at address    1568
# 635187.00000 ns Read took         116 cycles
# Read at address    1600
# 636357.00000 ns Read took         116 cycles
# Read at address    1632
# 637527.00000 ns Read took         116 cycles
# Read at address    1664
# 638697.00000 ns Read took         116 cycles
# Read at address    1696
# 639867.00000 ns Read took         116 cycles
# Read at address    1728
# 640387.00000 ns Read took          51 cycles
# Read at address    1760
# 640907.00000 ns Read took          51 cycles
# Read at address    1792
# 642077.00000 ns Read took         116 cycles
# Read at address    1824
# 642597.00000 ns Read took          51 cycles
# Read at address    1856
# 643117.00000 ns Read took          51 cycles
# Read at address    1888
# 643637.00000 ns Read took          51 cycles
# Read at address    1920
# 644157.00000 ns Read took          51 cycles
# Read at address    1952
# 644677.00000 ns Read took          51 cycles
# Read at address    1984
# 645197.00000 ns Read took          51 cycles
# Read at address    2016
# 646367.00000 ns Read took         116 cycles
# Read at address    2048
# 646887.00000 ns Read took          51 cycles
# Read at address    2080
# 647407.00000 ns Read took          51 cycles
# Read at address    2112
# 648577.00000 ns Read took         116 cycles
# Read at address    2144
# 649097.00000 ns Read took          51 cycles
# Read at address    2176
# 649617.00000 ns Read took          51 cycles
# Read at address    2208
# 650787.00000 ns Read took         116 cycles
# Read at address    2240
# 651957.00000 ns Read took         116 cycles
# Read at address    2272
# 653127.00000 ns Read took         116 cycles
# Read at address    2304
# 654297.00000 ns Read took         116 cycles
# Read at address    2336
# 655467.00000 ns Read took         116 cycles
# Read at address    2368
# 655987.00000 ns Read took          51 cycles
# Read at address    2400
# 657157.00000 ns Read took         116 cycles
# Read at address    2432
# 658327.00000 ns Read took         116 cycles
# Read at address    2464
# 659497.00000 ns Read took         116 cycles
# Read at address    2496
# 660667.00000 ns Read took         116 cycles
# Read at address    2528
# 661837.00000 ns Read took         116 cycles
# Read at address    2560
# 663007.00000 ns Read took         116 cycles
# Read at address    2592
# 664177.00000 ns Read took         116 cycles
# Read at address    2624
# 665347.00000 ns Read took         116 cycles
# Read at address    2656
# 666517.00000 ns Read took         116 cycles
# Read at address    2688
# 667687.00000 ns Read took         116 cycles
# Read at address    2720
# 668857.00000 ns Read took         116 cycles
# Read at address    2752
# 670027.00000 ns Read took         116 cycles
# Read at address    2784
# 670547.00000 ns Read took          51 cycles
# Read at address    2816
# 671717.00000 ns Read took         116 cycles
# Read at address    2848
# 672237.00000 ns Read took          51 cycles
# Read at address    2880
# 673407.00000 ns Read took         116 cycles
# Read at address    2912
# 673927.00000 ns Read took          51 cycles
# Read at address    2944
# 675097.00000 ns Read took         116 cycles
# Read at address    2976
# 676267.00000 ns Read took         116 cycles
# Read at address    3008
# 677437.00000 ns Read took         116 cycles
# Read at address    3040
# 678607.00000 ns Read took         116 cycles
# Read at address    3072
# 679127.00000 ns Read took          51 cycles
# Read at address    3104
# 680297.00000 ns Read took         116 cycles
# Read at address    3136
# 681467.00000 ns Read took         116 cycles
# Read at address    3168
# 682637.00000 ns Read took         116 cycles
# Read at address    3200
# 683807.00000 ns Read took         116 cycles
# Read at address    3232
# 684977.00000 ns Read took         116 cycles
# Read at address    3264
# 685497.00000 ns Read took          51 cycles
# Read at address    3296
# 686667.00000 ns Read took         116 cycles
# Read at address    3328
# 687837.00000 ns Read took         116 cycles
# Read at address    3360
# 689007.00000 ns Read took         116 cycles
# Read at address    3392
# 689527.00000 ns Read took          51 cycles
# Read at address    3424
# 690697.00000 ns Read took         116 cycles
# Read at address    3456
# 691867.00000 ns Read took         116 cycles
# Read at address    3488
# 692387.00000 ns Read took          51 cycles
# Read at address    3520
# 693557.00000 ns Read took         116 cycles
# Read at address    3552
# 694077.00000 ns Read took          51 cycles
# Read at address    3584
# 695247.00000 ns Read took         116 cycles
# Read at address    3616
# 696417.00000 ns Read took         116 cycles
# Read at address    3648
# 697587.00000 ns Read took         116 cycles
# Read at address    3680
# 698757.00000 ns Read took         116 cycles
# Read at address    3712
# 699927.00000 ns Read took         116 cycles
# Read at address    3744
# 700447.00000 ns Read took          51 cycles
# Read at address    3776
# 700967.00000 ns Read took          51 cycles
# Read at address    3808
# 701487.00000 ns Read took          51 cycles
# Read at address    3840
# 702657.00000 ns Read took         116 cycles
# Read at address    3872
# 703827.00000 ns Read took         116 cycles
# Read at address    3904
# 704347.00000 ns Read took          51 cycles
# Read at address    3936
# 705517.00000 ns Read took         116 cycles
# Read at address    3968
# 706687.00000 ns Read took         116 cycles
# Read at address    4000
# 707207.00000 ns Read took          51 cycles
# Read at address    4032
# 708377.00000 ns Read took         116 cycles
# Read at address    4064
# 708897.00000 ns Read took          51 cycles
# Read at address    4096
# 710067.00000 ns Read took         116 cycles
# Read at address    4128
# 710587.00000 ns Read took          51 cycles
# Read at address    4160
# 711757.00000 ns Read took         116 cycles
# Read at address    4192
# 712277.00000 ns Read took          51 cycles
# Read at address    4224
# 713447.00000 ns Read took         116 cycles
# Read at address    4256
# 713967.00000 ns Read took          51 cycles
# Read at address    4288
# 715137.00000 ns Read took         116 cycles
# Read at address    4320
# 716307.00000 ns Read took         116 cycles
# Read at address    4352
# 717477.00000 ns Read took         116 cycles
# Read at address    4384
# 718647.00000 ns Read took         116 cycles
# Read at address    4416
# 719817.00000 ns Read took         116 cycles
# Read at address    4448
# 720337.00000 ns Read took          51 cycles
# Read at address    4480
# 720857.00000 ns Read took          51 cycles
# Read at address    4512
# 722027.00000 ns Read took         116 cycles
# Read at address    4544
# 723197.00000 ns Read took         116 cycles
# Read at address    4576
# 724367.00000 ns Read took         116 cycles
# Read at address    4608
# 725537.00000 ns Read took         116 cycles
# Read at address    4640
# 726707.00000 ns Read took         116 cycles
# Read at address    4672
# 727877.00000 ns Read took         116 cycles
# Read at address    4704
# 728397.00000 ns Read took          51 cycles
# Read at address    4736
# 729567.00000 ns Read took         116 cycles
# Read at address    4768
# 730737.00000 ns Read took         116 cycles
# Read at address    4800
# 731907.00000 ns Read took         116 cycles
# Read at address    4832
# 732427.00000 ns Read took          51 cycles
# Read at address    4864
# 733597.00000 ns Read took         116 cycles
# Read at address    4896
# 734767.00000 ns Read took         116 cycles
# Read at address    4928
# 735287.00000 ns Read took          51 cycles
# Read at address    4960
# 736457.00000 ns Read took         116 cycles
# Read at address    4992
# 737627.00000 ns Read took         116 cycles
# Read at address    5024
# 738147.00000 ns Read took          51 cycles
# Read at address    5056
# 739317.00000 ns Read took         116 cycles
# Read at address    5088
# 740487.00000 ns Read took         116 cycles
# Read at address    5120
# 741657.00000 ns Read took         116 cycles
# Read at address    5152
# 742827.00000 ns Read took         116 cycles
# Read at address    5184
# 743997.00000 ns Read took         116 cycles
# Read at address    5216
# 744517.00000 ns Read took          51 cycles
# Read at address    5248
# 745687.00000 ns Read took         116 cycles
# Read at address    5280
# 746857.00000 ns Read took         116 cycles
# Read at address    5312
# 748027.00000 ns Read took         116 cycles
# Read at address    5344
# 749197.00000 ns Read took         116 cycles
# Read at address    5376
# 750367.00000 ns Read took         116 cycles
# Read at address    5408
# 751537.00000 ns Read took         116 cycles
# Read at address    5440
# 752057.00000 ns Read took          51 cycles
# Read at address    5472
# 752577.00000 ns Read took          51 cycles
# Read at address    5504
# 753097.00000 ns Read took          51 cycles
# Read at address    5536
# 754267.00000 ns Read took         116 cycles
# Read at address    5568
# 755437.00000 ns Read took         116 cycles
# Read at address    5600
# 755957.00000 ns Read took          51 cycles
# Read at address    5632
# 757127.00000 ns Read took         116 cycles
# Read at address    5664
# 757647.00000 ns Read took          51 cycles
# Read at address    5696
# 758817.00000 ns Read took         116 cycles
# Read at address    5728
# 759987.00000 ns Read took         116 cycles
# Read at address    5760
# 761157.00000 ns Read took         116 cycles
# Read at address    5792
# 762327.00000 ns Read took         116 cycles
# Read at address    5824
# 763497.00000 ns Read took         116 cycles
# Read at address    5856
# 764667.00000 ns Read took         116 cycles
# Read at address    5888
# 765837.00000 ns Read took         116 cycles
# Read at address    5920
# 767007.00000 ns Read took         116 cycles
# Read at address    5952
# 768177.00000 ns Read took         116 cycles
# Read at address    5984
# 768697.00000 ns Read took          51 cycles
# Read at address    6016
# 769867.00000 ns Read took         116 cycles
# Read at address    6048
# 770387.00000 ns Read took          51 cycles
# Read at address    6080
# 771557.00000 ns Read took         116 cycles
# Read at address    6112
# 772727.00000 ns Read took         116 cycles
# Read at address    6144
# 773247.00000 ns Read took          51 cycles
# Read at address    6176
# 774417.00000 ns Read took         116 cycles
# Read at address    6208
# 775587.00000 ns Read took         116 cycles
# Read at address    6240
# 776757.00000 ns Read took         116 cycles
# Read at address    6272
# 777927.00000 ns Read took         116 cycles
# Read at address    6304
# 779097.00000 ns Read took         116 cycles
# Read at address    6336
# 780267.00000 ns Read took         116 cycles
# Read at address    6368
# 781437.00000 ns Read took         116 cycles
# Read at address    6400
# 781957.00000 ns Read took          51 cycles
# Read at address    6432
# 783127.00000 ns Read took         116 cycles
# Read at address    6464
# 784297.00000 ns Read took         116 cycles
# Read at address    6496
# 785467.00000 ns Read took         116 cycles
# Read at address    6528
# 786637.00000 ns Read took         116 cycles
# Read at address    6560
# 787807.00000 ns Read took         116 cycles
# Read at address    6592
# 788977.00000 ns Read took         116 cycles
# Read at address    6624
# 789497.00000 ns Read took          51 cycles
# Read at address    6656
# 790667.00000 ns Read took         116 cycles
# Read at address    6688
# 791187.00000 ns Read took          51 cycles
# Read at address    6720
# 792357.00000 ns Read took         116 cycles
# Read at address    6752
# 793527.00000 ns Read took         116 cycles
# Read at address    6784
# 794697.00000 ns Read took         116 cycles
# Read at address    6816
# 795867.00000 ns Read took         116 cycles
# Read at address    6848
# 797037.00000 ns Read took         116 cycles
# Read at address    6880
# 797557.00000 ns Read took          51 cycles
# Read at address    6912
# 798727.00000 ns Read took         116 cycles
# Read at address    6944
# 799897.00000 ns Read took         116 cycles
# Read at address    6976
# 800417.00000 ns Read took          51 cycles
# Read at address    7008
# 800937.00000 ns Read took          51 cycles
# Read at address    7040
# 802107.00000 ns Read took         116 cycles
# Read at address    7072
# 802627.00000 ns Read took          51 cycles
# Read at address    7104
# 803797.00000 ns Read took         116 cycles
# Read at address    7136
# 804317.00000 ns Read took          51 cycles
# Read at address    7168
# 805487.00000 ns Read took         116 cycles
# Read at address    7200
# 806657.00000 ns Read took         116 cycles
# Read at address    7232
# 807827.00000 ns Read took         116 cycles
# Read at address    7264
# 808997.00000 ns Read took         116 cycles
# Read at address    7296
# 810167.00000 ns Read took         116 cycles
# Read at address    7328
# 810687.00000 ns Read took          51 cycles
# Read at address    7360
# 811207.00000 ns Read took          51 cycles
# Read at address    7392
# 812377.00000 ns Read took         116 cycles
# Read at address    7424
# 812897.00000 ns Read took          51 cycles
# Read at address    7456
# 814067.00000 ns Read took         116 cycles
# Read at address    7488
# 815237.00000 ns Read took         116 cycles
# Read at address    7520
# 816407.00000 ns Read took         116 cycles
# Read at address    7552
# 816927.00000 ns Read took          51 cycles
# Read at address    7584
# 818097.00000 ns Read took         116 cycles
# Read at address    7616
# 819267.00000 ns Read took         116 cycles
# Read at address    7648
# 820437.00000 ns Read took         116 cycles
# Read at address    7680
# 821607.00000 ns Read took         116 cycles
# Read at address    7712
# 822127.00000 ns Read took          51 cycles
# Read at address    7744
# 823297.00000 ns Read took         116 cycles
# Read at address    7776
# 824467.00000 ns Read took         116 cycles
# Read at address    7808
# 825637.00000 ns Read took         116 cycles
# Read at address    7840
# 826807.00000 ns Read took         116 cycles
# Read at address    7872
# 827977.00000 ns Read took         116 cycles
# Read at address    7904
# 829147.00000 ns Read took         116 cycles
# Read at address    7936
# 830317.00000 ns Read took         116 cycles
# Read at address    7968
# 831487.00000 ns Read took         116 cycles
# Read at address    8000
# 832657.00000 ns Read took         116 cycles
# Read at address    8032
# 833827.00000 ns Read took         116 cycles
# Read at address    8064
# 834997.00000 ns Read took         116 cycles
# Read at address    8096
# 836167.00000 ns Read took         116 cycles
# Read at address    8128
# 837337.00000 ns Read took         116 cycles
# Read at address    8160
# 838507.00000 ns Read took         116 cycles
# Read at address    8192
# 839677.00000 ns Read took         116 cycles
# Read at address    8224
# 840847.00000 ns Read took         116 cycles
# Read at address    8256
# 842017.00000 ns Read took         116 cycles
# Read at address    8288
# 843187.00000 ns Read took         116 cycles
# Read at address    8320
# 844357.00000 ns Read took         116 cycles
# Read at address    8352
# 845527.00000 ns Read took         116 cycles
# Read at address    8384
# 846697.00000 ns Read took         116 cycles
# Read at address    8416
# 847867.00000 ns Read took         116 cycles
# Read at address    8448
# 849037.00000 ns Read took         116 cycles
# Read at address    8480
# 850207.00000 ns Read took         116 cycles
# Read at address    8512
# 851377.00000 ns Read took         116 cycles
# Read at address    8544
# 852547.00000 ns Read took         116 cycles
# Read at address    8576
# 853717.00000 ns Read took         116 cycles
# Read at address    8608
# 854887.00000 ns Read took         116 cycles
# Read at address    8640
# 855407.00000 ns Read took          51 cycles
# Read at address    8672
# 856577.00000 ns Read took         116 cycles
# Read at address    8704
# 857747.00000 ns Read took         116 cycles
# Read at address    8736
# 858917.00000 ns Read took         116 cycles
# Read at address    8768
# 859437.00000 ns Read took          51 cycles
# Read at address    8800
# 860607.00000 ns Read took         116 cycles
# Read at address    8832
# 861777.00000 ns Read took         116 cycles
# Read at address    8864
# 862947.00000 ns Read took         116 cycles
# Read at address    8896
# 863467.00000 ns Read took          51 cycles
# Read at address    8928
# 864637.00000 ns Read took         116 cycles
# Read at address    8960
# 865807.00000 ns Read took         116 cycles
# Read at address    8992
# 866327.00000 ns Read took          51 cycles
# Read at address    9024
# 867497.00000 ns Read took         116 cycles
# Read at address    9056
# 868667.00000 ns Read took         116 cycles
# Read at address    9088
# 869837.00000 ns Read took         116 cycles
# Read at address    9120
# 871007.00000 ns Read took         116 cycles
# Read at address    9152
# 872177.00000 ns Read took         116 cycles
# Read at address    9184
# 873347.00000 ns Read took         116 cycles
# Read at address    9216
# 873867.00000 ns Read took          51 cycles
# Read at address    9248
# 875037.00000 ns Read took         116 cycles
# Read at address    9280
# 876207.00000 ns Read took         116 cycles
# Read at address    9312
# 877377.00000 ns Read took         116 cycles
# Read at address    9344
# 878547.00000 ns Read took         116 cycles
# Read at address    9376
# 879717.00000 ns Read took         116 cycles
# Read at address    9408
# 880237.00000 ns Read took          51 cycles
# Read at address    9440
# 881407.00000 ns Read took         116 cycles
# Read at address    9472
# 882577.00000 ns Read took         116 cycles
# Read at address    9504
# 883747.00000 ns Read took         116 cycles
# Read at address    9536
# 884917.00000 ns Read took         116 cycles
# Read at address    9568
# 885437.00000 ns Read took          51 cycles
# Read at address    9600
# 886607.00000 ns Read took         116 cycles
# Read at address    9632
# 887777.00000 ns Read took         116 cycles
# Read at address    9664
# 888947.00000 ns Read took         116 cycles
# Read at address    9696
# 890117.00000 ns Read took         116 cycles
# Read at address    9728
# 890637.00000 ns Read took          51 cycles
# Read at address    9760
# 891807.00000 ns Read took         116 cycles
# Read at address    9792
# 892327.00000 ns Read took          51 cycles
# Read at address    9824
# 893497.00000 ns Read took         116 cycles
# Read at address    9856
# 894667.00000 ns Read took         116 cycles
# Read at address    9888
# 895837.00000 ns Read took         116 cycles
# Read at address    9920
# 897007.00000 ns Read took         116 cycles
# Read at address    9952
# 898177.00000 ns Read took         116 cycles
# Read at address    9984
# 899347.00000 ns Read took         116 cycles
# Read at address   10016
# 899867.00000 ns Read took          51 cycles
# Read at address   10048
# 901037.00000 ns Read took         116 cycles
# Read at address   10080
# 902207.00000 ns Read took         116 cycles
# Read at address   10112
# 903377.00000 ns Read took         116 cycles
# Read at address   10144
# 904547.00000 ns Read took         116 cycles
# Read at address   10176
# 905717.00000 ns Read took         116 cycles
# Read at address   10208
# 906887.00000 ns Read took         116 cycles
# Read at address   10240
# 908057.00000 ns Read took         116 cycles
# Read at address   10272
# 909227.00000 ns Read took         116 cycles
# Read at address   10304
# 910397.00000 ns Read took         116 cycles
# Read at address   10336
# 911567.00000 ns Read took         116 cycles
# Read at address   10368
# 912737.00000 ns Read took         116 cycles
# Read at address   10400
# 913257.00000 ns Read took          51 cycles
# Read at address   10432
# 913777.00000 ns Read took          51 cycles
# Read at address   10464
# 914947.00000 ns Read took         116 cycles
# Read at address   10496
# 916117.00000 ns Read took         116 cycles
# Read at address   10528
# 917287.00000 ns Read took         116 cycles
# Read at address   10560
# 918457.00000 ns Read took         116 cycles
# Read at address   10592
# 919627.00000 ns Read took         116 cycles
# Read at address   10624
# 920147.00000 ns Read took          51 cycles
# Read at address   10656
# 921317.00000 ns Read took         116 cycles
# Read at address   10688
# 922487.00000 ns Read took         116 cycles
# Read at address   10720
# 923657.00000 ns Read took         116 cycles
# Read at address   10752
# 924177.00000 ns Read took          51 cycles
# Read at address   10784
# 925347.00000 ns Read took         116 cycles
# Read at address   10816
# 925867.00000 ns Read took          51 cycles
# Read at address   10848
# 927037.00000 ns Read took         116 cycles
# Read at address   10880
# 928207.00000 ns Read took         116 cycles
# Read at address   10912
# 929377.00000 ns Read took         116 cycles
# Read at address   10944
# 929897.00000 ns Read took          51 cycles
# Read at address   10976
# 931067.00000 ns Read took         116 cycles
# Read at address   11008
# 931587.00000 ns Read took          51 cycles
# Read at address   11040
# 932757.00000 ns Read took         116 cycles
# Read at address   11072
# 933927.00000 ns Read took         116 cycles
# Read at address   11104
# 935097.00000 ns Read took         116 cycles
# Read at address   11136
# 936267.00000 ns Read took         116 cycles
# Read at address   11168
# 937437.00000 ns Read took         116 cycles
# Read at address   11200
# 938607.00000 ns Read took         116 cycles
# Read at address   11232
# 939777.00000 ns Read took         116 cycles
# Read at address   11264
# 940947.00000 ns Read took         116 cycles
# Read at address   11296
# 942117.00000 ns Read took         116 cycles
# Read at address   11328
# 943287.00000 ns Read took         116 cycles
# Read at address   11360
# 943807.00000 ns Read took          51 cycles
# Read at address   11392
# 944977.00000 ns Read took         116 cycles
# Read at address   11424
# 946147.00000 ns Read took         116 cycles
# Read at address   11456
# 947317.00000 ns Read took         116 cycles
# Read at address   11488
# 948487.00000 ns Read took         116 cycles
# Read at address   11520
# 949657.00000 ns Read took         116 cycles
# Read at address   11552
# 950827.00000 ns Read took         116 cycles
# Read at address   11584
# 951997.00000 ns Read took         116 cycles
# Read at address   11616
# 953167.00000 ns Read took         116 cycles
# Read at address   11648
# 953687.00000 ns Read took          51 cycles
# Read at address   11680
# 954207.00000 ns Read took          51 cycles
# Read at address   11712
# 955377.00000 ns Read took         116 cycles
# Read at address   11744
# 956547.00000 ns Read took         116 cycles
# Read at address   11776
# 957717.00000 ns Read took         116 cycles
# Read at address   11808
# 958887.00000 ns Read took         116 cycles
# Read at address   11840
# 959407.00000 ns Read took          51 cycles
# Read at address   11872
# 960577.00000 ns Read took         116 cycles
# Read at address   11904
# 961747.00000 ns Read took         116 cycles
# Read at address   11936
# 962917.00000 ns Read took         116 cycles
# Read at address   11968
# 963437.00000 ns Read took          51 cycles
# Read at address   12000
# 964607.00000 ns Read took         116 cycles
# Read at address   12032
# 965777.00000 ns Read took         116 cycles
# Read at address   12064
# 966947.00000 ns Read took         116 cycles
# Read at address   12096
# 967467.00000 ns Read took          51 cycles
# Read at address   12128
# 968637.00000 ns Read took         116 cycles
# Read at address   12160
# 969807.00000 ns Read took         116 cycles
# Read at address   12192
# 970977.00000 ns Read took         116 cycles
# Read at address   12224
# 971497.00000 ns Read took          51 cycles
# Read at address   12256
# 972017.00000 ns Read took          51 cycles
# Read at address   12288
# 973187.00000 ns Read took         116 cycles
# Read at address   12320
# 973707.00000 ns Read took          51 cycles
# Read at address   12352
# 974877.00000 ns Read took         116 cycles
# Read at address   12384
# 976047.00000 ns Read took         116 cycles
# Read at address   12416
# 977217.00000 ns Read took         116 cycles
# Read at address   12448
# 978387.00000 ns Read took         116 cycles
# Read at address   12480
# 979557.00000 ns Read took         116 cycles
# Read at address   12512
# 980727.00000 ns Read took         116 cycles
# Read at address   12544
# 981897.00000 ns Read took         116 cycles
# Read at address   12576
# 983067.00000 ns Read took         116 cycles
# Read at address   12608
# 984237.00000 ns Read took         116 cycles
# Read at address   12640
# 985407.00000 ns Read took         116 cycles
# Read at address   12672
# 985927.00000 ns Read took          51 cycles
# Read at address   12704
# 987097.00000 ns Read took         116 cycles
# Read at address   12736
# 988267.00000 ns Read took         116 cycles
# Read at address   12768
# 989437.00000 ns Read took         116 cycles
# Read at address   12800
# 990607.00000 ns Read took         116 cycles
# Read at address   12832
# 991777.00000 ns Read took         116 cycles
# Read at address   12864
# 992947.00000 ns Read took         116 cycles
# Read at address   12896
# 994117.00000 ns Read took         116 cycles
# Read at address   12928
# 994637.00000 ns Read took          51 cycles
# Read at address   12960
# 995807.00000 ns Read took         116 cycles
# Read at address   12992
# 996977.00000 ns Read took         116 cycles
# Read at address   13024
# 998147.00000 ns Read took         116 cycles
# Read at address   13056
# 998667.00000 ns Read took          51 cycles
# Read at address   13088
# 999837.00000 ns Read took         116 cycles
# Read at address   13120
# 1001007.00000 ns Read took         116 cycles
# Read at address   13152
# 1001527.00000 ns Read took          51 cycles
# Read at address   13184
# 1002697.00000 ns Read took         116 cycles
# Read at address   13216
# 1003867.00000 ns Read took         116 cycles
# Read at address   13248
# 1004387.00000 ns Read took          51 cycles
# Read at address   13280
# 1005557.00000 ns Read took         116 cycles
# Read at address   13312
# 1006727.00000 ns Read took         116 cycles
# Read at address   13344
# 1007897.00000 ns Read took         116 cycles
# Read at address   13376
# 1008417.00000 ns Read took          51 cycles
# Read at address   13408
# 1009587.00000 ns Read took         116 cycles
# Read at address   13440
# 1010757.00000 ns Read took         116 cycles
# Read at address   13472
# 1011927.00000 ns Read took         116 cycles
# Read at address   13504
# 1013097.00000 ns Read took         116 cycles
# Read at address   13536
# 1014267.00000 ns Read took         116 cycles
# Read at address   13568
# 1015437.00000 ns Read took         116 cycles
# Read at address   13600
# 1016607.00000 ns Read took         116 cycles
# Read at address   13632
# 1017777.00000 ns Read took         116 cycles
# Read at address   13664
# 1018297.00000 ns Read took          51 cycles
# Read at address   13696
# 1019467.00000 ns Read took         116 cycles
# Read at address   13728
# 1020637.00000 ns Read took         116 cycles
# Read at address   13760
# 1021807.00000 ns Read took         116 cycles
# Read at address   13792
# 1022327.00000 ns Read took          51 cycles
# Read at address   13824
# 1023497.00000 ns Read took         116 cycles
# Read at address   13856
# 1024667.00000 ns Read took         116 cycles
# Read at address   13888
# 1025187.00000 ns Read took          51 cycles
# Read at address   13920
# 1026357.00000 ns Read took         116 cycles
# Read at address   13952
# 1027527.00000 ns Read took         116 cycles
# Read at address   13984
# 1028697.00000 ns Read took         116 cycles
# Read at address   14016
# 1029867.00000 ns Read took         116 cycles
# Read at address   14048
# 1031037.00000 ns Read took         116 cycles
# Read at address   14080
# 1032207.00000 ns Read took         116 cycles
# Read at address   14112
# 1032727.00000 ns Read took          51 cycles
# Read at address   14144
# 1033897.00000 ns Read took         116 cycles
# Read at address   14176
# 1035067.00000 ns Read took         116 cycles
# Read at address   14208
# 1036237.00000 ns Read took         116 cycles
# Read at address   14240
# 1036757.00000 ns Read took          51 cycles
# Read at address   14272
# 1037927.00000 ns Read took         116 cycles
# Read at address   14304
# 1039097.00000 ns Read took         116 cycles
# Read at address   14336
# 1040267.00000 ns Read took         116 cycles
# Read at address   14368
# 1041437.00000 ns Read took         116 cycles
# Read at address   14400
# 1042607.00000 ns Read took         116 cycles
# Read at address   14432
# 1043777.00000 ns Read took         116 cycles
# Read at address   14464
# 1044947.00000 ns Read took         116 cycles
# Read at address   14496
# 1045467.00000 ns Read took          51 cycles
# Read at address   14528
# 1046637.00000 ns Read took         116 cycles
# Read at address   14560
# 1047807.00000 ns Read took         116 cycles
# Read at address   14592
# 1048977.00000 ns Read took         116 cycles
# Read at address   14624
# 1050147.00000 ns Read took         116 cycles
# Read at address   14656
# 1051317.00000 ns Read took         116 cycles
# Read at address   14688
# 1051837.00000 ns Read took          51 cycles
# Read at address   14720
# 1053007.00000 ns Read took         116 cycles
# Read at address   14752
# 1053527.00000 ns Read took          51 cycles
# Read at address   14784
# 1054697.00000 ns Read took         116 cycles
# Read at address   14816
# 1055867.00000 ns Read took         116 cycles
# Read at address   14848
# 1056387.00000 ns Read took          51 cycles
# Read at address   14880
# 1057557.00000 ns Read took         116 cycles
# Read at address   14912
# 1058727.00000 ns Read took         116 cycles
# Read at address   14944
# 1059247.00000 ns Read took          51 cycles
# Read at address   14976
# 1060417.00000 ns Read took         116 cycles
# Read at address   15008
# 1061587.00000 ns Read took         116 cycles
# Read at address   15040
# 1062757.00000 ns Read took         116 cycles
# Read at address   15072
# 1063927.00000 ns Read took         116 cycles
# Read at address   15104
# 1064447.00000 ns Read took          51 cycles
# Read at address   15136
# 1065617.00000 ns Read took         116 cycles
# Read at address   15168
# 1066787.00000 ns Read took         116 cycles
# Read at address   15200
# 1067957.00000 ns Read took         116 cycles
# Read at address   15232
# 1069127.00000 ns Read took         116 cycles
# Read at address   15264
# 1069647.00000 ns Read took          51 cycles
# Read at address   15296
# 1070817.00000 ns Read took         116 cycles
# Read at address   15328
# 1071987.00000 ns Read took         116 cycles
# Read at address   15360
# 1073157.00000 ns Read took         116 cycles
# Read at address   15392
# 1073677.00000 ns Read took          51 cycles
# Read at address   15424
# 1074847.00000 ns Read took         116 cycles
# Read at address   15456
# 1076017.00000 ns Read took         116 cycles
# Read at address   15488
# 1077187.00000 ns Read took         116 cycles
# Read at address   15520
# 1078357.00000 ns Read took         116 cycles
# Read at address   15552
# 1079527.00000 ns Read took         116 cycles
# Read at address   15584
# 1080697.00000 ns Read took         116 cycles
# Read at address   15616
# 1081217.00000 ns Read took          51 cycles
# Read at address   15648
# 1082387.00000 ns Read took         116 cycles
# Read at address   15680
# 1083557.00000 ns Read took         116 cycles
# Read at address   15712
# 1084077.00000 ns Read took          51 cycles
# Read at address   15744
# 1085247.00000 ns Read took         116 cycles
# Read at address   15776
# 1085767.00000 ns Read took          51 cycles
# Read at address   15808
# 1086937.00000 ns Read took         116 cycles
# Read at address   15840
# 1088107.00000 ns Read took         116 cycles
# Read at address   15872
# 1089277.00000 ns Read took         116 cycles
# Read at address   15904
# 1089797.00000 ns Read took          51 cycles
# Read at address   15936
# 1090967.00000 ns Read took         116 cycles
# 1138659.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 1138659 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:54 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:13:54 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:54 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:13:55 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:56 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:13:56 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:56 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:13:57 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:57 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:13:57 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:13:58 on Dec 10,2020, Elapsed time: 0:01:40
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:13:58 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# **********************SECOND READ***********************
# Read at address       0
# 300047.00000 ns Read took          51 cycles
# Read at address      32
# 300567.00000 ns Read took          51 cycles
# Read at address      64
# 301087.00000 ns Read took          51 cycles
# Read at address      96
# 301607.00000 ns Read took          51 cycles
# Read at address     128
# 302127.00000 ns Read took          51 cycles
# Read at address     160
# 302647.00000 ns Read took          51 cycles
# Read at address     192
# 303167.00000 ns Read took          51 cycles
# Read at address     224
# 303687.00000 ns Read took          51 cycles
# Read at address     256
# 304207.00000 ns Read took          51 cycles
# Read at address     288
# 304727.00000 ns Read took          51 cycles
# Read at address     320
# 305247.00000 ns Read took          51 cycles
# Read at address     352
# 305767.00000 ns Read took          51 cycles
# Read at address     384
# 306287.00000 ns Read took          51 cycles
# Read at address     416
# 306807.00000 ns Read took          51 cycles
# Read at address     448
# 307327.00000 ns Read took          51 cycles
# Read at address     480
# 307847.00000 ns Read took          51 cycles
# Read at address     512
# 308367.00000 ns Read took          51 cycles
# Read at address     544
# 308887.00000 ns Read took          51 cycles
# Read at address     576
# 309407.00000 ns Read took          51 cycles
# Read at address     608
# 309927.00000 ns Read took          51 cycles
# Read at address     640
# 310447.00000 ns Read took          51 cycles
# Read at address     672
# 310967.00000 ns Read took          51 cycles
# Read at address     704
# 311487.00000 ns Read took          51 cycles
# Read at address     736
# 312007.00000 ns Read took          51 cycles
# Read at address     768
# 312527.00000 ns Read took          51 cycles
# Read at address     800
# 313047.00000 ns Read took          51 cycles
# Read at address     832
# 313567.00000 ns Read took          51 cycles
# Read at address     864
# 314087.00000 ns Read took          51 cycles
# Read at address     896
# 314607.00000 ns Read took          51 cycles
# Read at address     928
# 315127.00000 ns Read took          51 cycles
# Read at address     960
# 315647.00000 ns Read took          51 cycles
# Read at address     992
# 316167.00000 ns Read took          51 cycles
# Read at address    1024
# 316687.00000 ns Read took          51 cycles
# Read at address    1056
# 317207.00000 ns Read took          51 cycles
# Read at address    1088
# 317727.00000 ns Read took          51 cycles
# Read at address    1120
# 318247.00000 ns Read took          51 cycles
# Read at address    1152
# 318767.00000 ns Read took          51 cycles
# Read at address    1184
# 319287.00000 ns Read took          51 cycles
# Read at address    1216
# 319807.00000 ns Read took          51 cycles
# Read at address    1248
# 320327.00000 ns Read took          51 cycles
# Read at address    1280
# 320847.00000 ns Read took          51 cycles
# Read at address    1312
# 321367.00000 ns Read took          51 cycles
# Read at address    1344
# 321887.00000 ns Read took          51 cycles
# Read at address    1376
# 322407.00000 ns Read took          51 cycles
# Read at address    1408
# 322927.00000 ns Read took          51 cycles
# Read at address    1440
# 323447.00000 ns Read took          51 cycles
# Read at address    1472
# 323967.00000 ns Read took          51 cycles
# Read at address    1504
# 324487.00000 ns Read took          51 cycles
# Read at address    1536
# 325007.00000 ns Read took          51 cycles
# Read at address    1568
# 325527.00000 ns Read took          51 cycles
# Read at address    1600
# 326047.00000 ns Read took          51 cycles
# Read at address    1632
# 326567.00000 ns Read took          51 cycles
# Read at address    1664
# 327087.00000 ns Read took          51 cycles
# Read at address    1696
# 327607.00000 ns Read took          51 cycles
# Read at address    1728
# 328127.00000 ns Read took          51 cycles
# Read at address    1760
# 328647.00000 ns Read took          51 cycles
# Read at address    1792
# 329167.00000 ns Read took          51 cycles
# Read at address    1824
# 329687.00000 ns Read took          51 cycles
# Read at address    1856
# 330207.00000 ns Read took          51 cycles
# Read at address    1888
# 330727.00000 ns Read took          51 cycles
# Read at address    1920
# 331247.00000 ns Read took          51 cycles
# Read at address    1952
# 331767.00000 ns Read took          51 cycles
# Read at address    1984
# 332287.00000 ns Read took          51 cycles
# Read at address    2016
# 332807.00000 ns Read took          51 cycles
# Read at address    2048
# 333327.00000 ns Read took          51 cycles
# Read at address    2080
# 333847.00000 ns Read took          51 cycles
# Read at address    2112
# 334367.00000 ns Read took          51 cycles
# Read at address    2144
# 334887.00000 ns Read took          51 cycles
# Read at address    2176
# 335407.00000 ns Read took          51 cycles
# Read at address    2208
# 335927.00000 ns Read took          51 cycles
# Read at address    2240
# 336447.00000 ns Read took          51 cycles
# Read at address    2272
# 336967.00000 ns Read took          51 cycles
# Read at address    2304
# 337487.00000 ns Read took          51 cycles
# Read at address    2336
# 338007.00000 ns Read took          51 cycles
# Read at address    2368
# 338527.00000 ns Read took          51 cycles
# Read at address    2400
# 339047.00000 ns Read took          51 cycles
# Read at address    2432
# 339567.00000 ns Read took          51 cycles
# Read at address    2464
# 340087.00000 ns Read took          51 cycles
# Read at address    2496
# 340607.00000 ns Read took          51 cycles
# Read at address    2528
# 341127.00000 ns Read took          51 cycles
# Read at address    2560
# 341647.00000 ns Read took          51 cycles
# Read at address    2592
# 342167.00000 ns Read took          51 cycles
# Read at address    2624
# 342687.00000 ns Read took          51 cycles
# Read at address    2656
# 343207.00000 ns Read took          51 cycles
# Read at address    2688
# 343727.00000 ns Read took          51 cycles
# Read at address    2720
# 344247.00000 ns Read took          51 cycles
# Read at address    2752
# 344767.00000 ns Read took          51 cycles
# Read at address    2784
# 345287.00000 ns Read took          51 cycles
# Read at address    2816
# 345807.00000 ns Read took          51 cycles
# Read at address    2848
# 346327.00000 ns Read took          51 cycles
# Read at address    2880
# 346847.00000 ns Read took          51 cycles
# Read at address    2912
# 347367.00000 ns Read took          51 cycles
# Read at address    2944
# 347887.00000 ns Read took          51 cycles
# Read at address    2976
# 348407.00000 ns Read took          51 cycles
# Read at address    3008
# 348927.00000 ns Read took          51 cycles
# Read at address    3040
# 349447.00000 ns Read took          51 cycles
# Read at address    3072
# 349967.00000 ns Read took          51 cycles
# Read at address    3104
# 350487.00000 ns Read took          51 cycles
# Read at address    3136
# 351007.00000 ns Read took          51 cycles
# Read at address    3168
# 351527.00000 ns Read took          51 cycles
# Read at address    3200
# 352047.00000 ns Read took          51 cycles
# Read at address    3232
# 352567.00000 ns Read took          51 cycles
# Read at address    3264
# 353087.00000 ns Read took          51 cycles
# Read at address    3296
# 353607.00000 ns Read took          51 cycles
# Read at address    3328
# 354127.00000 ns Read took          51 cycles
# Read at address    3360
# 354647.00000 ns Read took          51 cycles
# Read at address    3392
# 355167.00000 ns Read took          51 cycles
# Read at address    3424
# 355687.00000 ns Read took          51 cycles
# Read at address    3456
# 356207.00000 ns Read took          51 cycles
# Read at address    3488
# 356727.00000 ns Read took          51 cycles
# Read at address    3520
# 357247.00000 ns Read took          51 cycles
# Read at address    3552
# 357767.00000 ns Read took          51 cycles
# Read at address    3584
# 358287.00000 ns Read took          51 cycles
# Read at address    3616
# 358807.00000 ns Read took          51 cycles
# Read at address    3648
# 359327.00000 ns Read took          51 cycles
# Read at address    3680
# 359847.00000 ns Read took          51 cycles
# Read at address    3712
# 360367.00000 ns Read took          51 cycles
# Read at address    3744
# 360887.00000 ns Read took          51 cycles
# Read at address    3776
# 361407.00000 ns Read took          51 cycles
# Read at address    3808
# 361927.00000 ns Read took          51 cycles
# Read at address    3840
# 362447.00000 ns Read took          51 cycles
# Read at address    3872
# 362967.00000 ns Read took          51 cycles
# Read at address    3904
# 363487.00000 ns Read took          51 cycles
# Read at address    3936
# 364007.00000 ns Read took          51 cycles
# Read at address    3968
# 364527.00000 ns Read took          51 cycles
# Read at address    4000
# 365047.00000 ns Read took          51 cycles
# Read at address    4032
# 365567.00000 ns Read took          51 cycles
# Read at address    4064
# 366087.00000 ns Read took          51 cycles
# Read at address    4096
# 366607.00000 ns Read took          51 cycles
# Read at address    4128
# 367127.00000 ns Read took          51 cycles
# Read at address    4160
# 367647.00000 ns Read took          51 cycles
# Read at address    4192
# 368167.00000 ns Read took          51 cycles
# Read at address    4224
# 368687.00000 ns Read took          51 cycles
# Read at address    4256
# 369207.00000 ns Read took          51 cycles
# Read at address    4288
# 369727.00000 ns Read took          51 cycles
# Read at address    4320
# 370247.00000 ns Read took          51 cycles
# Read at address    4352
# 370767.00000 ns Read took          51 cycles
# Read at address    4384
# 371287.00000 ns Read took          51 cycles
# Read at address    4416
# 371807.00000 ns Read took          51 cycles
# Read at address    4448
# 372327.00000 ns Read took          51 cycles
# Read at address    4480
# 372847.00000 ns Read took          51 cycles
# Read at address    4512
# 373367.00000 ns Read took          51 cycles
# Read at address    4544
# 373887.00000 ns Read took          51 cycles
# Read at address    4576
# 374407.00000 ns Read took          51 cycles
# Read at address    4608
# 374927.00000 ns Read took          51 cycles
# Read at address    4640
# 375447.00000 ns Read took          51 cycles
# Read at address    4672
# 375967.00000 ns Read took          51 cycles
# Read at address    4704
# 376487.00000 ns Read took          51 cycles
# Read at address    4736
# 377007.00000 ns Read took          51 cycles
# Read at address    4768
# 377527.00000 ns Read took          51 cycles
# Read at address    4800
# 378047.00000 ns Read took          51 cycles
# Read at address    4832
# 378567.00000 ns Read took          51 cycles
# Read at address    4864
# 379087.00000 ns Read took          51 cycles
# Read at address    4896
# 379607.00000 ns Read took          51 cycles
# Read at address    4928
# 380127.00000 ns Read took          51 cycles
# Read at address    4960
# 380647.00000 ns Read took          51 cycles
# Read at address    4992
# 381167.00000 ns Read took          51 cycles
# Read at address    5024
# 381687.00000 ns Read took          51 cycles
# Read at address    5056
# 382207.00000 ns Read took          51 cycles
# Read at address    5088
# 382727.00000 ns Read took          51 cycles
# Read at address    5120
# 383247.00000 ns Read took          51 cycles
# Read at address    5152
# 383767.00000 ns Read took          51 cycles
# Read at address    5184
# 384287.00000 ns Read took          51 cycles
# Read at address    5216
# 384807.00000 ns Read took          51 cycles
# Read at address    5248
# 385327.00000 ns Read took          51 cycles
# Read at address    5280
# 385847.00000 ns Read took          51 cycles
# Read at address    5312
# 386367.00000 ns Read took          51 cycles
# Read at address    5344
# 386887.00000 ns Read took          51 cycles
# Read at address    5376
# 387407.00000 ns Read took          51 cycles
# Read at address    5408
# 387927.00000 ns Read took          51 cycles
# Read at address    5440
# 388447.00000 ns Read took          51 cycles
# Read at address    5472
# 388967.00000 ns Read took          51 cycles
# Read at address    5504
# 389487.00000 ns Read took          51 cycles
# Read at address    5536
# 390007.00000 ns Read took          51 cycles
# Read at address    5568
# 390527.00000 ns Read took          51 cycles
# Read at address    5600
# 391047.00000 ns Read took          51 cycles
# Read at address    5632
# 391567.00000 ns Read took          51 cycles
# Read at address    5664
# 392087.00000 ns Read took          51 cycles
# Read at address    5696
# 392607.00000 ns Read took          51 cycles
# Read at address    5728
# 393127.00000 ns Read took          51 cycles
# Read at address    5760
# 393647.00000 ns Read took          51 cycles
# Read at address    5792
# 394167.00000 ns Read took          51 cycles
# Read at address    5824
# 394687.00000 ns Read took          51 cycles
# Read at address    5856
# 395207.00000 ns Read took          51 cycles
# Read at address    5888
# 395727.00000 ns Read took          51 cycles
# Read at address    5920
# 396247.00000 ns Read took          51 cycles
# Read at address    5952
# 396767.00000 ns Read took          51 cycles
# Read at address    5984
# 397287.00000 ns Read took          51 cycles
# Read at address    6016
# 397807.00000 ns Read took          51 cycles
# Read at address    6048
# 398327.00000 ns Read took          51 cycles
# Read at address    6080
# 398847.00000 ns Read took          51 cycles
# Read at address    6112
# 399367.00000 ns Read took          51 cycles
# Read at address    6144
# 399887.00000 ns Read took          51 cycles
# Read at address    6176
# 400407.00000 ns Read took          51 cycles
# Read at address    6208
# 400927.00000 ns Read took          51 cycles
# Read at address    6240
# 401447.00000 ns Read took          51 cycles
# Read at address    6272
# 401967.00000 ns Read took          51 cycles
# Read at address    6304
# 402487.00000 ns Read took          51 cycles
# Read at address    6336
# 403007.00000 ns Read took          51 cycles
# Read at address    6368
# 403527.00000 ns Read took          51 cycles
# Read at address    6400
# 404047.00000 ns Read took          51 cycles
# Read at address    6432
# 404567.00000 ns Read took          51 cycles
# Read at address    6464
# 405087.00000 ns Read took          51 cycles
# Read at address    6496
# 405607.00000 ns Read took          51 cycles
# Read at address    6528
# 406127.00000 ns Read took          51 cycles
# Read at address    6560
# 406647.00000 ns Read took          51 cycles
# Read at address    6592
# 407167.00000 ns Read took          51 cycles
# Read at address    6624
# 407687.00000 ns Read took          51 cycles
# Read at address    6656
# 408207.00000 ns Read took          51 cycles
# Read at address    6688
# 408727.00000 ns Read took          51 cycles
# Read at address    6720
# 409247.00000 ns Read took          51 cycles
# Read at address    6752
# 409767.00000 ns Read took          51 cycles
# Read at address    6784
# 410287.00000 ns Read took          51 cycles
# Read at address    6816
# 410807.00000 ns Read took          51 cycles
# Read at address    6848
# 411327.00000 ns Read took          51 cycles
# Read at address    6880
# 411847.00000 ns Read took          51 cycles
# Read at address    6912
# 412367.00000 ns Read took          51 cycles
# Read at address    6944
# 412887.00000 ns Read took          51 cycles
# Read at address    6976
# 413407.00000 ns Read took          51 cycles
# Read at address    7008
# 413927.00000 ns Read took          51 cycles
# Read at address    7040
# 414447.00000 ns Read took          51 cycles
# Read at address    7072
# 414967.00000 ns Read took          51 cycles
# Read at address    7104
# 415487.00000 ns Read took          51 cycles
# Read at address    7136
# 416007.00000 ns Read took          51 cycles
# Read at address    7168
# 416527.00000 ns Read took          51 cycles
# Read at address    7200
# 417047.00000 ns Read took          51 cycles
# Read at address    7232
# 417567.00000 ns Read took          51 cycles
# Read at address    7264
# 418087.00000 ns Read took          51 cycles
# Read at address    7296
# 418607.00000 ns Read took          51 cycles
# Read at address    7328
# 419127.00000 ns Read took          51 cycles
# Read at address    7360
# 419647.00000 ns Read took          51 cycles
# Read at address    7392
# 420167.00000 ns Read took          51 cycles
# Read at address    7424
# 420687.00000 ns Read took          51 cycles
# Read at address    7456
# 421207.00000 ns Read took          51 cycles
# Read at address    7488
# 421727.00000 ns Read took          51 cycles
# Read at address    7520
# 422247.00000 ns Read took          51 cycles
# Read at address    7552
# 422767.00000 ns Read took          51 cycles
# Read at address    7584
# 423287.00000 ns Read took          51 cycles
# Read at address    7616
# 423807.00000 ns Read took          51 cycles
# Read at address    7648
# 424327.00000 ns Read took          51 cycles
# Read at address    7680
# 424847.00000 ns Read took          51 cycles
# Read at address    7712
# 425367.00000 ns Read took          51 cycles
# Read at address    7744
# 425887.00000 ns Read took          51 cycles
# Read at address    7776
# 426407.00000 ns Read took          51 cycles
# Read at address    7808
# 426927.00000 ns Read took          51 cycles
# Read at address    7840
# 427447.00000 ns Read took          51 cycles
# Read at address    7872
# 427967.00000 ns Read took          51 cycles
# Read at address    7904
# 428487.00000 ns Read took          51 cycles
# Read at address    7936
# 429007.00000 ns Read took          51 cycles
# Read at address    7968
# 429527.00000 ns Read took          51 cycles
# Read at address    8000
# 430047.00000 ns Read took          51 cycles
# Read at address    8032
# 430567.00000 ns Read took          51 cycles
# Read at address    8064
# 431087.00000 ns Read took          51 cycles
# Read at address    8096
# 431607.00000 ns Read took          51 cycles
# Read at address    8128
# 432127.00000 ns Read took          51 cycles
# Read at address    8160
# 432647.00000 ns Read took          51 cycles
# 480339.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 480339 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:22 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:14:23 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:23 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:14:23 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:24 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:14:25 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:25 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:14:26 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:26 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:14:26 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:14:27 on Dec 10,2020, Elapsed time: 0:00:29
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:14:27 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# Read at address    8192
# 300697.00000 ns Read took         116 cycles
# **********************SECOND READ***********************
# Read at address       0
# 301217.00000 ns Read took          51 cycles
# Read at address      32
# 301737.00000 ns Read took          51 cycles
# Read at address      64
# 302257.00000 ns Read took          51 cycles
# Read at address      96
# 302777.00000 ns Read took          51 cycles
# Read at address     128
# 303297.00000 ns Read took          51 cycles
# Read at address     160
# 303817.00000 ns Read took          51 cycles
# Read at address     192
# 304337.00000 ns Read took          51 cycles
# Read at address     224
# 304857.00000 ns Read took          51 cycles
# Read at address     256
# 305377.00000 ns Read took          51 cycles
# Read at address     288
# 305897.00000 ns Read took          51 cycles
# Read at address     320
# 306417.00000 ns Read took          51 cycles
# Read at address     352
# 306937.00000 ns Read took          51 cycles
# Read at address     384
# 307457.00000 ns Read took          51 cycles
# Read at address     416
# 307977.00000 ns Read took          51 cycles
# Read at address     448
# 308497.00000 ns Read took          51 cycles
# Read at address     480
# 309017.00000 ns Read took          51 cycles
# Read at address     512
# 309537.00000 ns Read took          51 cycles
# Read at address     544
# 310057.00000 ns Read took          51 cycles
# Read at address     576
# 310577.00000 ns Read took          51 cycles
# Read at address     608
# 311097.00000 ns Read took          51 cycles
# Read at address     640
# 311617.00000 ns Read took          51 cycles
# Read at address     672
# 312137.00000 ns Read took          51 cycles
# Read at address     704
# 312657.00000 ns Read took          51 cycles
# Read at address     736
# 313177.00000 ns Read took          51 cycles
# Read at address     768
# 313697.00000 ns Read took          51 cycles
# Read at address     800
# 314217.00000 ns Read took          51 cycles
# Read at address     832
# 314737.00000 ns Read took          51 cycles
# Read at address     864
# 315257.00000 ns Read took          51 cycles
# Read at address     896
# 315777.00000 ns Read took          51 cycles
# Read at address     928
# 316297.00000 ns Read took          51 cycles
# Read at address     960
# 316817.00000 ns Read took          51 cycles
# Read at address     992
# 317337.00000 ns Read took          51 cycles
# Read at address    1024
# 317857.00000 ns Read took          51 cycles
# Read at address    1056
# 318377.00000 ns Read took          51 cycles
# Read at address    1088
# 318897.00000 ns Read took          51 cycles
# Read at address    1120
# 319417.00000 ns Read took          51 cycles
# Read at address    1152
# 319937.00000 ns Read took          51 cycles
# Read at address    1184
# 320457.00000 ns Read took          51 cycles
# Read at address    1216
# 320977.00000 ns Read took          51 cycles
# Read at address    1248
# 321497.00000 ns Read took          51 cycles
# Read at address    1280
# 322017.00000 ns Read took          51 cycles
# Read at address    1312
# 322537.00000 ns Read took          51 cycles
# Read at address    1344
# 323057.00000 ns Read took          51 cycles
# Read at address    1376
# 323577.00000 ns Read took          51 cycles
# Read at address    1408
# 324097.00000 ns Read took          51 cycles
# Read at address    1440
# 324617.00000 ns Read took          51 cycles
# Read at address    1472
# 325137.00000 ns Read took          51 cycles
# Read at address    1504
# 325657.00000 ns Read took          51 cycles
# Read at address    1536
# 326177.00000 ns Read took          51 cycles
# Read at address    1568
# 326697.00000 ns Read took          51 cycles
# Read at address    1600
# 327217.00000 ns Read took          51 cycles
# Read at address    1632
# 327737.00000 ns Read took          51 cycles
# Read at address    1664
# 328257.00000 ns Read took          51 cycles
# Read at address    1696
# 328777.00000 ns Read took          51 cycles
# Read at address    1728
# 329297.00000 ns Read took          51 cycles
# Read at address    1760
# 329817.00000 ns Read took          51 cycles
# Read at address    1792
# 330337.00000 ns Read took          51 cycles
# Read at address    1824
# 330857.00000 ns Read took          51 cycles
# Read at address    1856
# 331377.00000 ns Read took          51 cycles
# Read at address    1888
# 331897.00000 ns Read took          51 cycles
# Read at address    1920
# 332417.00000 ns Read took          51 cycles
# Read at address    1952
# 332937.00000 ns Read took          51 cycles
# Read at address    1984
# 333457.00000 ns Read took          51 cycles
# Read at address    2016
# 333977.00000 ns Read took          51 cycles
# Read at address    2048
# 334497.00000 ns Read took          51 cycles
# Read at address    2080
# 335017.00000 ns Read took          51 cycles
# Read at address    2112
# 336187.00000 ns Read took         116 cycles
# Read at address    2144
# 336707.00000 ns Read took          51 cycles
# Read at address    2176
# 337227.00000 ns Read took          51 cycles
# Read at address    2208
# 337747.00000 ns Read took          51 cycles
# Read at address    2240
# 338267.00000 ns Read took          51 cycles
# Read at address    2272
# 338787.00000 ns Read took          51 cycles
# Read at address    2304
# 339307.00000 ns Read took          51 cycles
# Read at address    2336
# 339827.00000 ns Read took          51 cycles
# Read at address    2368
# 340347.00000 ns Read took          51 cycles
# Read at address    2400
# 340867.00000 ns Read took          51 cycles
# Read at address    2432
# 341387.00000 ns Read took          51 cycles
# Read at address    2464
# 341907.00000 ns Read took          51 cycles
# Read at address    2496
# 342427.00000 ns Read took          51 cycles
# Read at address    2528
# 342947.00000 ns Read took          51 cycles
# Read at address    2560
# 343467.00000 ns Read took          51 cycles
# Read at address    2592
# 343987.00000 ns Read took          51 cycles
# Read at address    2624
# 344507.00000 ns Read took          51 cycles
# Read at address    2656
# 345027.00000 ns Read took          51 cycles
# Read at address    2688
# 345547.00000 ns Read took          51 cycles
# Read at address    2720
# 346067.00000 ns Read took          51 cycles
# Read at address    2752
# 346587.00000 ns Read took          51 cycles
# Read at address    2784
# 347107.00000 ns Read took          51 cycles
# Read at address    2816
# 347627.00000 ns Read took          51 cycles
# Read at address    2848
# 348147.00000 ns Read took          51 cycles
# Read at address    2880
# 348667.00000 ns Read took          51 cycles
# Read at address    2912
# 349187.00000 ns Read took          51 cycles
# Read at address    2944
# 349707.00000 ns Read took          51 cycles
# Read at address    2976
# 350227.00000 ns Read took          51 cycles
# Read at address    3008
# 350747.00000 ns Read took          51 cycles
# Read at address    3040
# 351267.00000 ns Read took          51 cycles
# Read at address    3072
# 351787.00000 ns Read took          51 cycles
# Read at address    3104
# 352307.00000 ns Read took          51 cycles
# Read at address    3136
# 352827.00000 ns Read took          51 cycles
# Read at address    3168
# 353347.00000 ns Read took          51 cycles
# Read at address    3200
# 353867.00000 ns Read took          51 cycles
# Read at address    3232
# 354387.00000 ns Read took          51 cycles
# Read at address    3264
# 354907.00000 ns Read took          51 cycles
# Read at address    3296
# 355427.00000 ns Read took          51 cycles
# Read at address    3328
# 355947.00000 ns Read took          51 cycles
# Read at address    3360
# 356467.00000 ns Read took          51 cycles
# Read at address    3392
# 356987.00000 ns Read took          51 cycles
# Read at address    3424
# 357507.00000 ns Read took          51 cycles
# Read at address    3456
# 358027.00000 ns Read took          51 cycles
# Read at address    3488
# 358547.00000 ns Read took          51 cycles
# Read at address    3520
# 359067.00000 ns Read took          51 cycles
# Read at address    3552
# 359587.00000 ns Read took          51 cycles
# Read at address    3584
# 360107.00000 ns Read took          51 cycles
# Read at address    3616
# 360627.00000 ns Read took          51 cycles
# Read at address    3648
# 361147.00000 ns Read took          51 cycles
# Read at address    3680
# 361667.00000 ns Read took          51 cycles
# Read at address    3712
# 362187.00000 ns Read took          51 cycles
# Read at address    3744
# 362707.00000 ns Read took          51 cycles
# Read at address    3776
# 363227.00000 ns Read took          51 cycles
# Read at address    3808
# 363747.00000 ns Read took          51 cycles
# Read at address    3840
# 364267.00000 ns Read took          51 cycles
# Read at address    3872
# 364787.00000 ns Read took          51 cycles
# Read at address    3904
# 365307.00000 ns Read took          51 cycles
# Read at address    3936
# 365827.00000 ns Read took          51 cycles
# Read at address    3968
# 366347.00000 ns Read took          51 cycles
# Read at address    4000
# 366867.00000 ns Read took          51 cycles
# Read at address    4032
# 367387.00000 ns Read took          51 cycles
# Read at address    4064
# 367907.00000 ns Read took          51 cycles
# Read at address    4096
# 368427.00000 ns Read took          51 cycles
# Read at address    4128
# 368947.00000 ns Read took          51 cycles
# Read at address    4160
# 369467.00000 ns Read took          51 cycles
# Read at address    4192
# 369987.00000 ns Read took          51 cycles
# Read at address    4224
# 370507.00000 ns Read took          51 cycles
# Read at address    4256
# 371027.00000 ns Read took          51 cycles
# Read at address    4288
# 371547.00000 ns Read took          51 cycles
# Read at address    4320
# 372067.00000 ns Read took          51 cycles
# Read at address    4352
# 372587.00000 ns Read took          51 cycles
# Read at address    4384
# 373107.00000 ns Read took          51 cycles
# Read at address    4416
# 373627.00000 ns Read took          51 cycles
# Read at address    4448
# 374147.00000 ns Read took          51 cycles
# Read at address    4480
# 374667.00000 ns Read took          51 cycles
# Read at address    4512
# 375187.00000 ns Read took          51 cycles
# Read at address    4544
# 375707.00000 ns Read took          51 cycles
# Read at address    4576
# 376227.00000 ns Read took          51 cycles
# Read at address    4608
# 376747.00000 ns Read took          51 cycles
# Read at address    4640
# 377267.00000 ns Read took          51 cycles
# Read at address    4672
# 377787.00000 ns Read took          51 cycles
# Read at address    4704
# 378307.00000 ns Read took          51 cycles
# Read at address    4736
# 378827.00000 ns Read took          51 cycles
# Read at address    4768
# 379347.00000 ns Read took          51 cycles
# Read at address    4800
# 379867.00000 ns Read took          51 cycles
# Read at address    4832
# 380387.00000 ns Read took          51 cycles
# Read at address    4864
# 380907.00000 ns Read took          51 cycles
# Read at address    4896
# 381427.00000 ns Read took          51 cycles
# Read at address    4928
# 381947.00000 ns Read took          51 cycles
# Read at address    4960
# 382467.00000 ns Read took          51 cycles
# Read at address    4992
# 382987.00000 ns Read took          51 cycles
# Read at address    5024
# 383507.00000 ns Read took          51 cycles
# Read at address    5056
# 384027.00000 ns Read took          51 cycles
# Read at address    5088
# 384547.00000 ns Read took          51 cycles
# Read at address    5120
# 385067.00000 ns Read took          51 cycles
# Read at address    5152
# 385587.00000 ns Read took          51 cycles
# Read at address    5184
# 386107.00000 ns Read took          51 cycles
# Read at address    5216
# 386627.00000 ns Read took          51 cycles
# Read at address    5248
# 387147.00000 ns Read took          51 cycles
# Read at address    5280
# 387667.00000 ns Read took          51 cycles
# Read at address    5312
# 388187.00000 ns Read took          51 cycles
# Read at address    5344
# 388707.00000 ns Read took          51 cycles
# Read at address    5376
# 389227.00000 ns Read took          51 cycles
# Read at address    5408
# 389747.00000 ns Read took          51 cycles
# Read at address    5440
# 390267.00000 ns Read took          51 cycles
# Read at address    5472
# 390787.00000 ns Read took          51 cycles
# Read at address    5504
# 391307.00000 ns Read took          51 cycles
# Read at address    5536
# 391827.00000 ns Read took          51 cycles
# Read at address    5568
# 392347.00000 ns Read took          51 cycles
# Read at address    5600
# 392867.00000 ns Read took          51 cycles
# Read at address    5632
# 393387.00000 ns Read took          51 cycles
# Read at address    5664
# 393907.00000 ns Read took          51 cycles
# Read at address    5696
# 394427.00000 ns Read took          51 cycles
# Read at address    5728
# 394947.00000 ns Read took          51 cycles
# Read at address    5760
# 395467.00000 ns Read took          51 cycles
# Read at address    5792
# 395987.00000 ns Read took          51 cycles
# Read at address    5824
# 396507.00000 ns Read took          51 cycles
# Read at address    5856
# 397027.00000 ns Read took          51 cycles
# Read at address    5888
# 397547.00000 ns Read took          51 cycles
# Read at address    5920
# 398067.00000 ns Read took          51 cycles
# Read at address    5952
# 398587.00000 ns Read took          51 cycles
# Read at address    5984
# 399107.00000 ns Read took          51 cycles
# Read at address    6016
# 399627.00000 ns Read took          51 cycles
# Read at address    6048
# 400147.00000 ns Read took          51 cycles
# Read at address    6080
# 400667.00000 ns Read took          51 cycles
# Read at address    6112
# 401187.00000 ns Read took          51 cycles
# Read at address    6144
# 402357.00000 ns Read took         116 cycles
# Read at address    6176
# 402877.00000 ns Read took          51 cycles
# Read at address    6208
# 403397.00000 ns Read took          51 cycles
# Read at address    6240
# 403917.00000 ns Read took          51 cycles
# Read at address    6272
# 404437.00000 ns Read took          51 cycles
# Read at address    6304
# 404957.00000 ns Read took          51 cycles
# Read at address    6336
# 405477.00000 ns Read took          51 cycles
# Read at address    6368
# 405997.00000 ns Read took          51 cycles
# Read at address    6400
# 406517.00000 ns Read took          51 cycles
# Read at address    6432
# 407037.00000 ns Read took          51 cycles
# Read at address    6464
# 407557.00000 ns Read took          51 cycles
# Read at address    6496
# 408077.00000 ns Read took          51 cycles
# Read at address    6528
# 408597.00000 ns Read took          51 cycles
# Read at address    6560
# 409117.00000 ns Read took          51 cycles
# Read at address    6592
# 409637.00000 ns Read took          51 cycles
# Read at address    6624
# 410157.00000 ns Read took          51 cycles
# Read at address    6656
# 410677.00000 ns Read took          51 cycles
# Read at address    6688
# 411197.00000 ns Read took          51 cycles
# Read at address    6720
# 411717.00000 ns Read took          51 cycles
# Read at address    6752
# 412237.00000 ns Read took          51 cycles
# Read at address    6784
# 412757.00000 ns Read took          51 cycles
# Read at address    6816
# 413277.00000 ns Read took          51 cycles
# Read at address    6848
# 413797.00000 ns Read took          51 cycles
# Read at address    6880
# 414317.00000 ns Read took          51 cycles
# Read at address    6912
# 414837.00000 ns Read took          51 cycles
# Read at address    6944
# 415357.00000 ns Read took          51 cycles
# Read at address    6976
# 415877.00000 ns Read took          51 cycles
# Read at address    7008
# 416397.00000 ns Read took          51 cycles
# Read at address    7040
# 416917.00000 ns Read took          51 cycles
# Read at address    7072
# 417437.00000 ns Read took          51 cycles
# Read at address    7104
# 417957.00000 ns Read took          51 cycles
# Read at address    7136
# 418477.00000 ns Read took          51 cycles
# Read at address    7168
# 418997.00000 ns Read took          51 cycles
# Read at address    7200
# 419517.00000 ns Read took          51 cycles
# Read at address    7232
# 420037.00000 ns Read took          51 cycles
# Read at address    7264
# 420557.00000 ns Read took          51 cycles
# Read at address    7296
# 421077.00000 ns Read took          51 cycles
# Read at address    7328
# 421597.00000 ns Read took          51 cycles
# Read at address    7360
# 422117.00000 ns Read took          51 cycles
# Read at address    7392
# 422637.00000 ns Read took          51 cycles
# Read at address    7424
# 423157.00000 ns Read took          51 cycles
# Read at address    7456
# 423677.00000 ns Read took          51 cycles
# Read at address    7488
# 424197.00000 ns Read took          51 cycles
# Read at address    7520
# 424717.00000 ns Read took          51 cycles
# Read at address    7552
# 425237.00000 ns Read took          51 cycles
# Read at address    7584
# 425757.00000 ns Read took          51 cycles
# Read at address    7616
# 426277.00000 ns Read took          51 cycles
# Read at address    7648
# 426797.00000 ns Read took          51 cycles
# Read at address    7680
# 427317.00000 ns Read took          51 cycles
# Read at address    7712
# 427837.00000 ns Read took          51 cycles
# Read at address    7744
# 428357.00000 ns Read took          51 cycles
# Read at address    7776
# 428877.00000 ns Read took          51 cycles
# Read at address    7808
# 429397.00000 ns Read took          51 cycles
# Read at address    7840
# 429917.00000 ns Read took          51 cycles
# Read at address    7872
# 430437.00000 ns Read took          51 cycles
# Read at address    7904
# 430957.00000 ns Read took          51 cycles
# Read at address    7936
# 431477.00000 ns Read took          51 cycles
# Read at address    7968
# 431997.00000 ns Read took          51 cycles
# Read at address    8000
# 432517.00000 ns Read took          51 cycles
# Read at address    8032
# 433037.00000 ns Read took          51 cycles
# Read at address    8064
# 433557.00000 ns Read took          51 cycles
# Read at address    8096
# 434077.00000 ns Read took          51 cycles
# Read at address    8128
# 434597.00000 ns Read took          51 cycles
# Read at address    8160
# 435117.00000 ns Read took          51 cycles
# 482809.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 482809 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:30 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:16:30 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:30 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:16:31 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:32 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:16:32 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:33 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:16:33 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:33 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:16:34 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:16:34 on Dec 10,2020, Elapsed time: 0:02:07
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:16:35 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# Read at address    8192
# 300697.00000 ns Read took         116 cycles
# **********************SECOND READ***********************
# Read at address       0
# 301217.00000 ns Read took          51 cycles
# Read at address      32
# 301737.00000 ns Read took          51 cycles
# Read at address      64
# 302257.00000 ns Read took          51 cycles
# Read at address      96
# 302777.00000 ns Read took          51 cycles
# Read at address     128
# 303297.00000 ns Read took          51 cycles
# Read at address     160
# 303817.00000 ns Read took          51 cycles
# Read at address     192
# 304337.00000 ns Read took          51 cycles
# Read at address     224
# 304857.00000 ns Read took          51 cycles
# Read at address     256
# 305377.00000 ns Read took          51 cycles
# Read at address     288
# 305897.00000 ns Read took          51 cycles
# Read at address     320
# 306417.00000 ns Read took          51 cycles
# Read at address     352
# 306937.00000 ns Read took          51 cycles
# Read at address     384
# 307457.00000 ns Read took          51 cycles
# Read at address     416
# 307977.00000 ns Read took          51 cycles
# Read at address     448
# 308497.00000 ns Read took          51 cycles
# Read at address     480
# 309017.00000 ns Read took          51 cycles
# Read at address     512
# 309537.00000 ns Read took          51 cycles
# Read at address     544
# 310057.00000 ns Read took          51 cycles
# Read at address     576
# 310577.00000 ns Read took          51 cycles
# Read at address     608
# 311097.00000 ns Read took          51 cycles
# Read at address     640
# 311617.00000 ns Read took          51 cycles
# Read at address     672
# 312137.00000 ns Read took          51 cycles
# Read at address     704
# 312657.00000 ns Read took          51 cycles
# Read at address     736
# 313177.00000 ns Read took          51 cycles
# Read at address     768
# 313697.00000 ns Read took          51 cycles
# Read at address     800
# 314217.00000 ns Read took          51 cycles
# Read at address     832
# 314737.00000 ns Read took          51 cycles
# Read at address     864
# 315257.00000 ns Read took          51 cycles
# Read at address     896
# 315777.00000 ns Read took          51 cycles
# Read at address     928
# 316297.00000 ns Read took          51 cycles
# Read at address     960
# 316817.00000 ns Read took          51 cycles
# Read at address     992
# 317337.00000 ns Read took          51 cycles
# Read at address    1024
# 317857.00000 ns Read took          51 cycles
# Read at address    1056
# 318377.00000 ns Read took          51 cycles
# Read at address    1088
# 318897.00000 ns Read took          51 cycles
# Read at address    1120
# 319417.00000 ns Read took          51 cycles
# Read at address    1152
# 319937.00000 ns Read took          51 cycles
# Read at address    1184
# 320457.00000 ns Read took          51 cycles
# Read at address    1216
# 320977.00000 ns Read took          51 cycles
# Read at address    1248
# 321497.00000 ns Read took          51 cycles
# Read at address    1280
# 322017.00000 ns Read took          51 cycles
# Read at address    1312
# 322537.00000 ns Read took          51 cycles
# Read at address    1344
# 323057.00000 ns Read took          51 cycles
# Read at address    1376
# 323577.00000 ns Read took          51 cycles
# Read at address    1408
# 324097.00000 ns Read took          51 cycles
# Read at address    1440
# 324617.00000 ns Read took          51 cycles
# Read at address    1472
# 325137.00000 ns Read took          51 cycles
# Read at address    1504
# 325657.00000 ns Read took          51 cycles
# Read at address    1536
# 326177.00000 ns Read took          51 cycles
# Read at address    1568
# 326697.00000 ns Read took          51 cycles
# Read at address    1600
# 327217.00000 ns Read took          51 cycles
# Read at address    1632
# 327737.00000 ns Read took          51 cycles
# Read at address    1664
# 328257.00000 ns Read took          51 cycles
# Read at address    1696
# 328777.00000 ns Read took          51 cycles
# Read at address    1728
# 329297.00000 ns Read took          51 cycles
# Read at address    1760
# 329817.00000 ns Read took          51 cycles
# Read at address    1792
# 330337.00000 ns Read took          51 cycles
# Read at address    1824
# 330857.00000 ns Read took          51 cycles
# Read at address    1856
# 331377.00000 ns Read took          51 cycles
# Read at address    1888
# 331897.00000 ns Read took          51 cycles
# Read at address    1920
# 332417.00000 ns Read took          51 cycles
# Read at address    1952
# 332937.00000 ns Read took          51 cycles
# Read at address    1984
# 333457.00000 ns Read took          51 cycles
# Read at address    2016
# 333977.00000 ns Read took          51 cycles
# Read at address    2048
# 334497.00000 ns Read took          51 cycles
# Read at address    2080
# 335017.00000 ns Read took          51 cycles
# Read at address    2112
# 336187.00000 ns Read took         116 cycles
# Read at address    2144
# 336707.00000 ns Read took          51 cycles
# Read at address    2176
# 337227.00000 ns Read took          51 cycles
# Read at address    2208
# 337747.00000 ns Read took          51 cycles
# Read at address    2240
# 338267.00000 ns Read took          51 cycles
# Read at address    2272
# 338787.00000 ns Read took          51 cycles
# Read at address    2304
# 339307.00000 ns Read took          51 cycles
# Read at address    2336
# 339827.00000 ns Read took          51 cycles
# Read at address    2368
# 340347.00000 ns Read took          51 cycles
# Read at address    2400
# 340867.00000 ns Read took          51 cycles
# Read at address    2432
# 341387.00000 ns Read took          51 cycles
# Read at address    2464
# 341907.00000 ns Read took          51 cycles
# Read at address    2496
# 342427.00000 ns Read took          51 cycles
# Read at address    2528
# 342947.00000 ns Read took          51 cycles
# Read at address    2560
# 343467.00000 ns Read took          51 cycles
# Read at address    2592
# 343987.00000 ns Read took          51 cycles
# Read at address    2624
# 344507.00000 ns Read took          51 cycles
# Read at address    2656
# 345027.00000 ns Read took          51 cycles
# Read at address    2688
# 345547.00000 ns Read took          51 cycles
# Read at address    2720
# 346067.00000 ns Read took          51 cycles
# Read at address    2752
# 346587.00000 ns Read took          51 cycles
# Read at address    2784
# 347107.00000 ns Read took          51 cycles
# Read at address    2816
# 347627.00000 ns Read took          51 cycles
# Read at address    2848
# 348147.00000 ns Read took          51 cycles
# Read at address    2880
# 348667.00000 ns Read took          51 cycles
# Read at address    2912
# 349187.00000 ns Read took          51 cycles
# Read at address    2944
# 349707.00000 ns Read took          51 cycles
# Read at address    2976
# 350227.00000 ns Read took          51 cycles
# Read at address    3008
# 350747.00000 ns Read took          51 cycles
# Read at address    3040
# 351267.00000 ns Read took          51 cycles
# Read at address    3072
# 351787.00000 ns Read took          51 cycles
# Read at address    3104
# 352307.00000 ns Read took          51 cycles
# Read at address    3136
# 352827.00000 ns Read took          51 cycles
# Read at address    3168
# 353347.00000 ns Read took          51 cycles
# Read at address    3200
# 353867.00000 ns Read took          51 cycles
# Read at address    3232
# 354387.00000 ns Read took          51 cycles
# Read at address    3264
# 354907.00000 ns Read took          51 cycles
# Read at address    3296
# 355427.00000 ns Read took          51 cycles
# Read at address    3328
# 355947.00000 ns Read took          51 cycles
# Read at address    3360
# 356467.00000 ns Read took          51 cycles
# Read at address    3392
# 356987.00000 ns Read took          51 cycles
# Read at address    3424
# 357507.00000 ns Read took          51 cycles
# Read at address    3456
# 358027.00000 ns Read took          51 cycles
# Read at address    3488
# 358547.00000 ns Read took          51 cycles
# Read at address    3520
# 359067.00000 ns Read took          51 cycles
# Read at address    3552
# 359587.00000 ns Read took          51 cycles
# Read at address    3584
# 360107.00000 ns Read took          51 cycles
# Read at address    3616
# 360627.00000 ns Read took          51 cycles
# Read at address    3648
# 361147.00000 ns Read took          51 cycles
# Read at address    3680
# 361667.00000 ns Read took          51 cycles
# Read at address    3712
# 362187.00000 ns Read took          51 cycles
# Read at address    3744
# 362707.00000 ns Read took          51 cycles
# Read at address    3776
# 363227.00000 ns Read took          51 cycles
# Read at address    3808
# 363747.00000 ns Read took          51 cycles
# Read at address    3840
# 364267.00000 ns Read took          51 cycles
# Read at address    3872
# 364787.00000 ns Read took          51 cycles
# Read at address    3904
# 365307.00000 ns Read took          51 cycles
# Read at address    3936
# 365827.00000 ns Read took          51 cycles
# Read at address    3968
# 366347.00000 ns Read took          51 cycles
# Read at address    4000
# 366867.00000 ns Read took          51 cycles
# Read at address    4032
# 367387.00000 ns Read took          51 cycles
# Read at address    4064
# 367907.00000 ns Read took          51 cycles
# Read at address    4096
# 368427.00000 ns Read took          51 cycles
# Read at address    4128
# 368947.00000 ns Read took          51 cycles
# Read at address    4160
# 369467.00000 ns Read took          51 cycles
# Read at address    4192
# 369987.00000 ns Read took          51 cycles
# Read at address    4224
# 370507.00000 ns Read took          51 cycles
# Read at address    4256
# 371027.00000 ns Read took          51 cycles
# Read at address    4288
# 371547.00000 ns Read took          51 cycles
# Read at address    4320
# 372067.00000 ns Read took          51 cycles
# Read at address    4352
# 372587.00000 ns Read took          51 cycles
# Read at address    4384
# 373107.00000 ns Read took          51 cycles
# Read at address    4416
# 373627.00000 ns Read took          51 cycles
# Read at address    4448
# 374147.00000 ns Read took          51 cycles
# Read at address    4480
# 374667.00000 ns Read took          51 cycles
# Read at address    4512
# 375187.00000 ns Read took          51 cycles
# Read at address    4544
# 375707.00000 ns Read took          51 cycles
# Read at address    4576
# 376227.00000 ns Read took          51 cycles
# Read at address    4608
# 376747.00000 ns Read took          51 cycles
# Read at address    4640
# 377267.00000 ns Read took          51 cycles
# Read at address    4672
# 377787.00000 ns Read took          51 cycles
# Read at address    4704
# 378307.00000 ns Read took          51 cycles
# Read at address    4736
# 378827.00000 ns Read took          51 cycles
# Read at address    4768
# 379347.00000 ns Read took          51 cycles
# Read at address    4800
# 379867.00000 ns Read took          51 cycles
# Read at address    4832
# 380387.00000 ns Read took          51 cycles
# Read at address    4864
# 380907.00000 ns Read took          51 cycles
# Read at address    4896
# 381427.00000 ns Read took          51 cycles
# Read at address    4928
# 381947.00000 ns Read took          51 cycles
# Read at address    4960
# 382467.00000 ns Read took          51 cycles
# Read at address    4992
# 382987.00000 ns Read took          51 cycles
# Read at address    5024
# 383507.00000 ns Read took          51 cycles
# Read at address    5056
# 384027.00000 ns Read took          51 cycles
# Read at address    5088
# 384547.00000 ns Read took          51 cycles
# Read at address    5120
# 385067.00000 ns Read took          51 cycles
# Read at address    5152
# 385587.00000 ns Read took          51 cycles
# Read at address    5184
# 386107.00000 ns Read took          51 cycles
# Read at address    5216
# 386627.00000 ns Read took          51 cycles
# Read at address    5248
# 387147.00000 ns Read took          51 cycles
# Read at address    5280
# 387667.00000 ns Read took          51 cycles
# Read at address    5312
# 388187.00000 ns Read took          51 cycles
# Read at address    5344
# 388707.00000 ns Read took          51 cycles
# Read at address    5376
# 389227.00000 ns Read took          51 cycles
# Read at address    5408
# 389747.00000 ns Read took          51 cycles
# Read at address    5440
# 390267.00000 ns Read took          51 cycles
# Read at address    5472
# 390787.00000 ns Read took          51 cycles
# Read at address    5504
# 391307.00000 ns Read took          51 cycles
# Read at address    5536
# 391827.00000 ns Read took          51 cycles
# Read at address    5568
# 392347.00000 ns Read took          51 cycles
# Read at address    5600
# 392867.00000 ns Read took          51 cycles
# Read at address    5632
# 393387.00000 ns Read took          51 cycles
# Read at address    5664
# 393907.00000 ns Read took          51 cycles
# Read at address    5696
# 394427.00000 ns Read took          51 cycles
# Read at address    5728
# 394947.00000 ns Read took          51 cycles
# Read at address    5760
# 395467.00000 ns Read took          51 cycles
# Read at address    5792
# 395987.00000 ns Read took          51 cycles
# Read at address    5824
# 396507.00000 ns Read took          51 cycles
# Read at address    5856
# 397027.00000 ns Read took          51 cycles
# Read at address    5888
# 397547.00000 ns Read took          51 cycles
# Read at address    5920
# 398067.00000 ns Read took          51 cycles
# Read at address    5952
# 398587.00000 ns Read took          51 cycles
# Read at address    5984
# 399107.00000 ns Read took          51 cycles
# Read at address    6016
# 399627.00000 ns Read took          51 cycles
# Read at address    6048
# 400147.00000 ns Read took          51 cycles
# Read at address    6080
# 400667.00000 ns Read took          51 cycles
# Read at address    6112
# 401187.00000 ns Read took          51 cycles
# Read at address    6144
# 402357.00000 ns Read took         116 cycles
# Read at address    6176
# 402877.00000 ns Read took          51 cycles
# Read at address    6208
# 403397.00000 ns Read took          51 cycles
# Read at address    6240
# 403917.00000 ns Read took          51 cycles
# Read at address    6272
# 404437.00000 ns Read took          51 cycles
# Read at address    6304
# 404957.00000 ns Read took          51 cycles
# Read at address    6336
# 405477.00000 ns Read took          51 cycles
# Read at address    6368
# 405997.00000 ns Read took          51 cycles
# Read at address    6400
# 406517.00000 ns Read took          51 cycles
# Read at address    6432
# 407037.00000 ns Read took          51 cycles
# Read at address    6464
# 407557.00000 ns Read took          51 cycles
# Read at address    6496
# 408077.00000 ns Read took          51 cycles
# Read at address    6528
# 408597.00000 ns Read took          51 cycles
# Read at address    6560
# 409117.00000 ns Read took          51 cycles
# Read at address    6592
# 409637.00000 ns Read took          51 cycles
# Read at address    6624
# 410157.00000 ns Read took          51 cycles
# Read at address    6656
# 410677.00000 ns Read took          51 cycles
# Read at address    6688
# 411197.00000 ns Read took          51 cycles
# Read at address    6720
# 411717.00000 ns Read took          51 cycles
# Read at address    6752
# 412237.00000 ns Read took          51 cycles
# Read at address    6784
# 412757.00000 ns Read took          51 cycles
# Read at address    6816
# 413277.00000 ns Read took          51 cycles
# Read at address    6848
# 413797.00000 ns Read took          51 cycles
# Read at address    6880
# 414317.00000 ns Read took          51 cycles
# Read at address    6912
# 414837.00000 ns Read took          51 cycles
# Read at address    6944
# 415357.00000 ns Read took          51 cycles
# Read at address    6976
# 415877.00000 ns Read took          51 cycles
# Read at address    7008
# 416397.00000 ns Read took          51 cycles
# Read at address    7040
# 416917.00000 ns Read took          51 cycles
# Read at address    7072
# 417437.00000 ns Read took          51 cycles
# Read at address    7104
# 417957.00000 ns Read took          51 cycles
# Read at address    7136
# 418477.00000 ns Read took          51 cycles
# Read at address    7168
# 418997.00000 ns Read took          51 cycles
# Read at address    7200
# 419517.00000 ns Read took          51 cycles
# Read at address    7232
# 420037.00000 ns Read took          51 cycles
# Read at address    7264
# 420557.00000 ns Read took          51 cycles
# Read at address    7296
# 421077.00000 ns Read took          51 cycles
# Read at address    7328
# 421597.00000 ns Read took          51 cycles
# Read at address    7360
# 422117.00000 ns Read took          51 cycles
# Read at address    7392
# 422637.00000 ns Read took          51 cycles
# Read at address    7424
# 423157.00000 ns Read took          51 cycles
# Read at address    7456
# 423677.00000 ns Read took          51 cycles
# Read at address    7488
# 424197.00000 ns Read took          51 cycles
# Read at address    7520
# 424717.00000 ns Read took          51 cycles
# Read at address    7552
# 425237.00000 ns Read took          51 cycles
# Read at address    7584
# 425757.00000 ns Read took          51 cycles
# Read at address    7616
# 426277.00000 ns Read took          51 cycles
# Read at address    7648
# 426797.00000 ns Read took          51 cycles
# Read at address    7680
# 427317.00000 ns Read took          51 cycles
# Read at address    7712
# 427837.00000 ns Read took          51 cycles
# Read at address    7744
# 428357.00000 ns Read took          51 cycles
# Read at address    7776
# 428877.00000 ns Read took          51 cycles
# Read at address    7808
# 429397.00000 ns Read took          51 cycles
# Read at address    7840
# 429917.00000 ns Read took          51 cycles
# Read at address    7872
# 430437.00000 ns Read took          51 cycles
# Read at address    7904
# 430957.00000 ns Read took          51 cycles
# Read at address    7936
# 431477.00000 ns Read took          51 cycles
# Read at address    7968
# 431997.00000 ns Read took          51 cycles
# Read at address    8000
# 432517.00000 ns Read took          51 cycles
# Read at address    8032
# 433037.00000 ns Read took          51 cycles
# Read at address    8064
# 433557.00000 ns Read took          51 cycles
# Read at address    8096
# 434077.00000 ns Read took          51 cycles
# Read at address    8128
# 434597.00000 ns Read took          51 cycles
# Read at address    8160
# 435117.00000 ns Read took          51 cycles
# 482809.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 482809 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:01 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:19:01 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:01 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:19:02 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:03 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:19:04 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:04 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:19:04 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:05 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:19:05 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:19:06 on Dec 10,2020, Elapsed time: 0:02:31
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:19:06 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# Read at address    8192
# 300697.00000 ns Read took         116 cycles
# 348389.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 348389 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:19 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:20:20 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:20 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:20:20 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:22 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:20:22 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:22 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:20:23 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:23 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:20:23 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:20:24 on Dec 10,2020, Elapsed time: 0:01:18
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:20:24 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# Read at address    8192
# 300697.00000 ns Read took         116 cycles
# **********************SECOND READ***********************
# Read at address       0
# 301217.00000 ns Read took          51 cycles
# Read at address      32
# 301737.00000 ns Read took          51 cycles
# Read at address      64
# 302257.00000 ns Read took          51 cycles
# Read at address      96
# 302777.00000 ns Read took          51 cycles
# Read at address     128
# 303297.00000 ns Read took          51 cycles
# Read at address     160
# 303817.00000 ns Read took          51 cycles
# Read at address     192
# 304337.00000 ns Read took          51 cycles
# Read at address     224
# 304857.00000 ns Read took          51 cycles
# Read at address     256
# 305377.00000 ns Read took          51 cycles
# Read at address     288
# 305897.00000 ns Read took          51 cycles
# Read at address     320
# 306417.00000 ns Read took          51 cycles
# Read at address     352
# 306937.00000 ns Read took          51 cycles
# Read at address     384
# 307457.00000 ns Read took          51 cycles
# Read at address     416
# 307977.00000 ns Read took          51 cycles
# Read at address     448
# 308497.00000 ns Read took          51 cycles
# Read at address     480
# 309017.00000 ns Read took          51 cycles
# Read at address     512
# 309537.00000 ns Read took          51 cycles
# Read at address     544
# 310057.00000 ns Read took          51 cycles
# Read at address     576
# 310577.00000 ns Read took          51 cycles
# Read at address     608
# 311097.00000 ns Read took          51 cycles
# Read at address     640
# 311617.00000 ns Read took          51 cycles
# Read at address     672
# 312137.00000 ns Read took          51 cycles
# Read at address     704
# 312657.00000 ns Read took          51 cycles
# Read at address     736
# 313177.00000 ns Read took          51 cycles
# Read at address     768
# 313697.00000 ns Read took          51 cycles
# Read at address     800
# 314217.00000 ns Read took          51 cycles
# Read at address     832
# 314737.00000 ns Read took          51 cycles
# Read at address     864
# 315257.00000 ns Read took          51 cycles
# Read at address     896
# 315777.00000 ns Read took          51 cycles
# Read at address     928
# 316297.00000 ns Read took          51 cycles
# Read at address     960
# 316817.00000 ns Read took          51 cycles
# Read at address     992
# 317337.00000 ns Read took          51 cycles
# Read at address    1024
# 317857.00000 ns Read took          51 cycles
# Read at address    1056
# 318377.00000 ns Read took          51 cycles
# Read at address    1088
# 318897.00000 ns Read took          51 cycles
# Read at address    1120
# 319417.00000 ns Read took          51 cycles
# Read at address    1152
# 319937.00000 ns Read took          51 cycles
# Read at address    1184
# 320457.00000 ns Read took          51 cycles
# Read at address    1216
# 320977.00000 ns Read took          51 cycles
# Read at address    1248
# 321497.00000 ns Read took          51 cycles
# Read at address    1280
# 322017.00000 ns Read took          51 cycles
# Read at address    1312
# 322537.00000 ns Read took          51 cycles
# Read at address    1344
# 323057.00000 ns Read took          51 cycles
# Read at address    1376
# 323577.00000 ns Read took          51 cycles
# Read at address    1408
# 324097.00000 ns Read took          51 cycles
# Read at address    1440
# 324617.00000 ns Read took          51 cycles
# Read at address    1472
# 325137.00000 ns Read took          51 cycles
# Read at address    1504
# 325657.00000 ns Read took          51 cycles
# Read at address    1536
# 326177.00000 ns Read took          51 cycles
# Read at address    1568
# 326697.00000 ns Read took          51 cycles
# Read at address    1600
# 327217.00000 ns Read took          51 cycles
# Read at address    1632
# 327737.00000 ns Read took          51 cycles
# Read at address    1664
# 328257.00000 ns Read took          51 cycles
# Read at address    1696
# 328777.00000 ns Read took          51 cycles
# Read at address    1728
# 329297.00000 ns Read took          51 cycles
# Read at address    1760
# 329817.00000 ns Read took          51 cycles
# Read at address    1792
# 330337.00000 ns Read took          51 cycles
# Read at address    1824
# 330857.00000 ns Read took          51 cycles
# Read at address    1856
# 331377.00000 ns Read took          51 cycles
# Read at address    1888
# 331897.00000 ns Read took          51 cycles
# Read at address    1920
# 332417.00000 ns Read took          51 cycles
# Read at address    1952
# 332937.00000 ns Read took          51 cycles
# Read at address    1984
# 333457.00000 ns Read took          51 cycles
# Read at address    2016
# 333977.00000 ns Read took          51 cycles
# Read at address    2048
# 334497.00000 ns Read took          51 cycles
# Read at address    2080
# 335017.00000 ns Read took          51 cycles
# Read at address    2112
# 336187.00000 ns Read took         116 cycles
# Read at address    2144
# 336707.00000 ns Read took          51 cycles
# Read at address    2176
# 337227.00000 ns Read took          51 cycles
# Read at address    2208
# 337747.00000 ns Read took          51 cycles
# Read at address    2240
# 338267.00000 ns Read took          51 cycles
# Read at address    2272
# 338787.00000 ns Read took          51 cycles
# Read at address    2304
# 339307.00000 ns Read took          51 cycles
# Read at address    2336
# 339827.00000 ns Read took          51 cycles
# Read at address    2368
# 340347.00000 ns Read took          51 cycles
# Read at address    2400
# 340867.00000 ns Read took          51 cycles
# Read at address    2432
# 341387.00000 ns Read took          51 cycles
# Read at address    2464
# 341907.00000 ns Read took          51 cycles
# Read at address    2496
# 342427.00000 ns Read took          51 cycles
# Read at address    2528
# 342947.00000 ns Read took          51 cycles
# Read at address    2560
# 343467.00000 ns Read took          51 cycles
# Read at address    2592
# 343987.00000 ns Read took          51 cycles
# Read at address    2624
# 344507.00000 ns Read took          51 cycles
# Read at address    2656
# 345027.00000 ns Read took          51 cycles
# Read at address    2688
# 345547.00000 ns Read took          51 cycles
# Read at address    2720
# 346067.00000 ns Read took          51 cycles
# Read at address    2752
# 346587.00000 ns Read took          51 cycles
# Read at address    2784
# 347107.00000 ns Read took          51 cycles
# Read at address    2816
# 347627.00000 ns Read took          51 cycles
# Read at address    2848
# 348147.00000 ns Read took          51 cycles
# Read at address    2880
# 348667.00000 ns Read took          51 cycles
# Read at address    2912
# 349187.00000 ns Read took          51 cycles
# Read at address    2944
# 349707.00000 ns Read took          51 cycles
# Read at address    2976
# 350227.00000 ns Read took          51 cycles
# Read at address    3008
# 350747.00000 ns Read took          51 cycles
# Read at address    3040
# 351267.00000 ns Read took          51 cycles
# Read at address    3072
# 351787.00000 ns Read took          51 cycles
# Read at address    3104
# 352307.00000 ns Read took          51 cycles
# Read at address    3136
# 352827.00000 ns Read took          51 cycles
# Read at address    3168
# 353347.00000 ns Read took          51 cycles
# Read at address    3200
# 353867.00000 ns Read took          51 cycles
# Read at address    3232
# 354387.00000 ns Read took          51 cycles
# Read at address    3264
# 354907.00000 ns Read took          51 cycles
# Read at address    3296
# 355427.00000 ns Read took          51 cycles
# Read at address    3328
# 355947.00000 ns Read took          51 cycles
# Read at address    3360
# 356467.00000 ns Read took          51 cycles
# Read at address    3392
# 356987.00000 ns Read took          51 cycles
# Read at address    3424
# 357507.00000 ns Read took          51 cycles
# Read at address    3456
# 358027.00000 ns Read took          51 cycles
# Read at address    3488
# 358547.00000 ns Read took          51 cycles
# Read at address    3520
# 359067.00000 ns Read took          51 cycles
# Read at address    3552
# 359587.00000 ns Read took          51 cycles
# Read at address    3584
# 360107.00000 ns Read took          51 cycles
# Read at address    3616
# 360627.00000 ns Read took          51 cycles
# Read at address    3648
# 361147.00000 ns Read took          51 cycles
# Read at address    3680
# 361667.00000 ns Read took          51 cycles
# Read at address    3712
# 362187.00000 ns Read took          51 cycles
# Read at address    3744
# 362707.00000 ns Read took          51 cycles
# Read at address    3776
# 363227.00000 ns Read took          51 cycles
# Read at address    3808
# 363747.00000 ns Read took          51 cycles
# Read at address    3840
# 364267.00000 ns Read took          51 cycles
# Read at address    3872
# 364787.00000 ns Read took          51 cycles
# Read at address    3904
# 365307.00000 ns Read took          51 cycles
# Read at address    3936
# 365827.00000 ns Read took          51 cycles
# Read at address    3968
# 366347.00000 ns Read took          51 cycles
# Read at address    4000
# 366867.00000 ns Read took          51 cycles
# Read at address    4032
# 367387.00000 ns Read took          51 cycles
# Read at address    4064
# 367907.00000 ns Read took          51 cycles
# Read at address    4096
# 368427.00000 ns Read took          51 cycles
# Read at address    4128
# 368947.00000 ns Read took          51 cycles
# Read at address    4160
# 369467.00000 ns Read took          51 cycles
# Read at address    4192
# 369987.00000 ns Read took          51 cycles
# Read at address    4224
# 370507.00000 ns Read took          51 cycles
# Read at address    4256
# 371027.00000 ns Read took          51 cycles
# Read at address    4288
# 371547.00000 ns Read took          51 cycles
# Read at address    4320
# 372067.00000 ns Read took          51 cycles
# Read at address    4352
# 372587.00000 ns Read took          51 cycles
# Read at address    4384
# 373107.00000 ns Read took          51 cycles
# Read at address    4416
# 373627.00000 ns Read took          51 cycles
# Read at address    4448
# 374147.00000 ns Read took          51 cycles
# Read at address    4480
# 374667.00000 ns Read took          51 cycles
# Read at address    4512
# 375187.00000 ns Read took          51 cycles
# Read at address    4544
# 375707.00000 ns Read took          51 cycles
# Read at address    4576
# 376227.00000 ns Read took          51 cycles
# Read at address    4608
# 376747.00000 ns Read took          51 cycles
# Read at address    4640
# 377267.00000 ns Read took          51 cycles
# Read at address    4672
# 377787.00000 ns Read took          51 cycles
# Read at address    4704
# 378307.00000 ns Read took          51 cycles
# Read at address    4736
# 378827.00000 ns Read took          51 cycles
# Read at address    4768
# 379347.00000 ns Read took          51 cycles
# Read at address    4800
# 379867.00000 ns Read took          51 cycles
# Read at address    4832
# 380387.00000 ns Read took          51 cycles
# Read at address    4864
# 380907.00000 ns Read took          51 cycles
# Read at address    4896
# 381427.00000 ns Read took          51 cycles
# Read at address    4928
# 381947.00000 ns Read took          51 cycles
# Read at address    4960
# 382467.00000 ns Read took          51 cycles
# Read at address    4992
# 382987.00000 ns Read took          51 cycles
# Read at address    5024
# 383507.00000 ns Read took          51 cycles
# Read at address    5056
# 384027.00000 ns Read took          51 cycles
# Read at address    5088
# 384547.00000 ns Read took          51 cycles
# Read at address    5120
# 385067.00000 ns Read took          51 cycles
# Read at address    5152
# 385587.00000 ns Read took          51 cycles
# Read at address    5184
# 386107.00000 ns Read took          51 cycles
# Read at address    5216
# 386627.00000 ns Read took          51 cycles
# Read at address    5248
# 387147.00000 ns Read took          51 cycles
# Read at address    5280
# 387667.00000 ns Read took          51 cycles
# Read at address    5312
# 388187.00000 ns Read took          51 cycles
# Read at address    5344
# 388707.00000 ns Read took          51 cycles
# Read at address    5376
# 389227.00000 ns Read took          51 cycles
# Read at address    5408
# 389747.00000 ns Read took          51 cycles
# Read at address    5440
# 390267.00000 ns Read took          51 cycles
# Read at address    5472
# 390787.00000 ns Read took          51 cycles
# Read at address    5504
# 391307.00000 ns Read took          51 cycles
# Read at address    5536
# 391827.00000 ns Read took          51 cycles
# Read at address    5568
# 392347.00000 ns Read took          51 cycles
# Read at address    5600
# 392867.00000 ns Read took          51 cycles
# Read at address    5632
# 393387.00000 ns Read took          51 cycles
# Read at address    5664
# 393907.00000 ns Read took          51 cycles
# Read at address    5696
# 394427.00000 ns Read took          51 cycles
# Read at address    5728
# 394947.00000 ns Read took          51 cycles
# Read at address    5760
# 395467.00000 ns Read took          51 cycles
# Read at address    5792
# 395987.00000 ns Read took          51 cycles
# Read at address    5824
# 396507.00000 ns Read took          51 cycles
# Read at address    5856
# 397027.00000 ns Read took          51 cycles
# Read at address    5888
# 397547.00000 ns Read took          51 cycles
# Read at address    5920
# 398067.00000 ns Read took          51 cycles
# Read at address    5952
# 398587.00000 ns Read took          51 cycles
# Read at address    5984
# 399107.00000 ns Read took          51 cycles
# Read at address    6016
# 399627.00000 ns Read took          51 cycles
# Read at address    6048
# 400147.00000 ns Read took          51 cycles
# Read at address    6080
# 400667.00000 ns Read took          51 cycles
# Read at address    6112
# 401187.00000 ns Read took          51 cycles
# Read at address    6144
# 402357.00000 ns Read took         116 cycles
# Read at address    6176
# 402877.00000 ns Read took          51 cycles
# Read at address    6208
# 403397.00000 ns Read took          51 cycles
# Read at address    6240
# 403917.00000 ns Read took          51 cycles
# Read at address    6272
# 404437.00000 ns Read took          51 cycles
# Read at address    6304
# 404957.00000 ns Read took          51 cycles
# Read at address    6336
# 405477.00000 ns Read took          51 cycles
# Read at address    6368
# 405997.00000 ns Read took          51 cycles
# Read at address    6400
# 406517.00000 ns Read took          51 cycles
# Read at address    6432
# 407037.00000 ns Read took          51 cycles
# Read at address    6464
# 407557.00000 ns Read took          51 cycles
# Read at address    6496
# 408077.00000 ns Read took          51 cycles
# Read at address    6528
# 408597.00000 ns Read took          51 cycles
# Read at address    6560
# 409117.00000 ns Read took          51 cycles
# Read at address    6592
# 409637.00000 ns Read took          51 cycles
# Read at address    6624
# 410157.00000 ns Read took          51 cycles
# Read at address    6656
# 410677.00000 ns Read took          51 cycles
# Read at address    6688
# 411197.00000 ns Read took          51 cycles
# Read at address    6720
# 411717.00000 ns Read took          51 cycles
# Read at address    6752
# 412237.00000 ns Read took          51 cycles
# Read at address    6784
# 412757.00000 ns Read took          51 cycles
# Read at address    6816
# 413277.00000 ns Read took          51 cycles
# Read at address    6848
# 413797.00000 ns Read took          51 cycles
# Read at address    6880
# 414317.00000 ns Read took          51 cycles
# Read at address    6912
# 414837.00000 ns Read took          51 cycles
# Read at address    6944
# 415357.00000 ns Read took          51 cycles
# Read at address    6976
# 415877.00000 ns Read took          51 cycles
# Read at address    7008
# 416397.00000 ns Read took          51 cycles
# Read at address    7040
# 416917.00000 ns Read took          51 cycles
# Read at address    7072
# 417437.00000 ns Read took          51 cycles
# Read at address    7104
# 417957.00000 ns Read took          51 cycles
# Read at address    7136
# 418477.00000 ns Read took          51 cycles
# Read at address    7168
# 418997.00000 ns Read took          51 cycles
# Read at address    7200
# 419517.00000 ns Read took          51 cycles
# Read at address    7232
# 420037.00000 ns Read took          51 cycles
# Read at address    7264
# 420557.00000 ns Read took          51 cycles
# Read at address    7296
# 421077.00000 ns Read took          51 cycles
# Read at address    7328
# 421597.00000 ns Read took          51 cycles
# Read at address    7360
# 422117.00000 ns Read took          51 cycles
# Read at address    7392
# 422637.00000 ns Read took          51 cycles
# Read at address    7424
# 423157.00000 ns Read took          51 cycles
# Read at address    7456
# 423677.00000 ns Read took          51 cycles
# Read at address    7488
# 424197.00000 ns Read took          51 cycles
# Read at address    7520
# 424717.00000 ns Read took          51 cycles
# Read at address    7552
# 425237.00000 ns Read took          51 cycles
# Read at address    7584
# 425757.00000 ns Read took          51 cycles
# Read at address    7616
# 426277.00000 ns Read took          51 cycles
# Read at address    7648
# 426797.00000 ns Read took          51 cycles
# Read at address    7680
# 427317.00000 ns Read took          51 cycles
# Read at address    7712
# 427837.00000 ns Read took          51 cycles
# Read at address    7744
# 428357.00000 ns Read took          51 cycles
# Read at address    7776
# 428877.00000 ns Read took          51 cycles
# Read at address    7808
# 429397.00000 ns Read took          51 cycles
# Read at address    7840
# 429917.00000 ns Read took          51 cycles
# Read at address    7872
# 430437.00000 ns Read took          51 cycles
# Read at address    7904
# 430957.00000 ns Read took          51 cycles
# Read at address    7936
# 431477.00000 ns Read took          51 cycles
# Read at address    7968
# 431997.00000 ns Read took          51 cycles
# Read at address    8000
# 432517.00000 ns Read took          51 cycles
# Read at address    8032
# 433037.00000 ns Read took          51 cycles
# Read at address    8064
# 433557.00000 ns Read took          51 cycles
# Read at address    8096
# 434077.00000 ns Read took          51 cycles
# Read at address    8128
# 434597.00000 ns Read took          51 cycles
# Read at address    8160
# 435117.00000 ns Read took          51 cycles
# 482809.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 482809 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:01 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:21:01 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:01 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:21:02 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:02 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:21:03 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:03 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:21:03 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:03 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:21:04 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:21:04 on Dec 10,2020, Elapsed time: 0:00:40
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:21:04 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# **********************SECOND READ***********************
# Read at address       0
# 300047.00000 ns Read took          51 cycles
# Read at address      32
# 300567.00000 ns Read took          51 cycles
# Read at address      64
# 301087.00000 ns Read took          51 cycles
# Read at address      96
# 301607.00000 ns Read took          51 cycles
# Read at address     128
# 302127.00000 ns Read took          51 cycles
# Read at address     160
# 302647.00000 ns Read took          51 cycles
# Read at address     192
# 303167.00000 ns Read took          51 cycles
# Read at address     224
# 303687.00000 ns Read took          51 cycles
# Read at address     256
# 304207.00000 ns Read took          51 cycles
# Read at address     288
# 304727.00000 ns Read took          51 cycles
# Read at address     320
# 305247.00000 ns Read took          51 cycles
# Read at address     352
# 305767.00000 ns Read took          51 cycles
# Read at address     384
# 306287.00000 ns Read took          51 cycles
# Read at address     416
# 306807.00000 ns Read took          51 cycles
# Read at address     448
# 307327.00000 ns Read took          51 cycles
# Read at address     480
# 307847.00000 ns Read took          51 cycles
# Read at address     512
# 308367.00000 ns Read took          51 cycles
# Read at address     544
# 308887.00000 ns Read took          51 cycles
# Read at address     576
# 309407.00000 ns Read took          51 cycles
# Read at address     608
# 309927.00000 ns Read took          51 cycles
# Read at address     640
# 310447.00000 ns Read took          51 cycles
# Read at address     672
# 310967.00000 ns Read took          51 cycles
# Read at address     704
# 311487.00000 ns Read took          51 cycles
# Read at address     736
# 312007.00000 ns Read took          51 cycles
# Read at address     768
# 312527.00000 ns Read took          51 cycles
# Read at address     800
# 313047.00000 ns Read took          51 cycles
# Read at address     832
# 313567.00000 ns Read took          51 cycles
# Read at address     864
# 314087.00000 ns Read took          51 cycles
# Read at address     896
# 314607.00000 ns Read took          51 cycles
# Read at address     928
# 315127.00000 ns Read took          51 cycles
# Read at address     960
# 315647.00000 ns Read took          51 cycles
# Read at address     992
# 316167.00000 ns Read took          51 cycles
# Read at address    1024
# 316687.00000 ns Read took          51 cycles
# Read at address    1056
# 317207.00000 ns Read took          51 cycles
# Read at address    1088
# 317727.00000 ns Read took          51 cycles
# Read at address    1120
# 318247.00000 ns Read took          51 cycles
# Read at address    1152
# 318767.00000 ns Read took          51 cycles
# Read at address    1184
# 319287.00000 ns Read took          51 cycles
# Read at address    1216
# 319807.00000 ns Read took          51 cycles
# Read at address    1248
# 320327.00000 ns Read took          51 cycles
# Read at address    1280
# 320847.00000 ns Read took          51 cycles
# Read at address    1312
# 321367.00000 ns Read took          51 cycles
# Read at address    1344
# 321887.00000 ns Read took          51 cycles
# Read at address    1376
# 322407.00000 ns Read took          51 cycles
# Read at address    1408
# 322927.00000 ns Read took          51 cycles
# Read at address    1440
# 323447.00000 ns Read took          51 cycles
# Read at address    1472
# 323967.00000 ns Read took          51 cycles
# Read at address    1504
# 324487.00000 ns Read took          51 cycles
# Read at address    1536
# 325007.00000 ns Read took          51 cycles
# Read at address    1568
# 325527.00000 ns Read took          51 cycles
# Read at address    1600
# 326047.00000 ns Read took          51 cycles
# Read at address    1632
# 326567.00000 ns Read took          51 cycles
# Read at address    1664
# 327087.00000 ns Read took          51 cycles
# Read at address    1696
# 327607.00000 ns Read took          51 cycles
# Read at address    1728
# 328127.00000 ns Read took          51 cycles
# Read at address    1760
# 328647.00000 ns Read took          51 cycles
# Read at address    1792
# 329167.00000 ns Read took          51 cycles
# Read at address    1824
# 329687.00000 ns Read took          51 cycles
# Read at address    1856
# 330207.00000 ns Read took          51 cycles
# Read at address    1888
# 330727.00000 ns Read took          51 cycles
# Read at address    1920
# 331247.00000 ns Read took          51 cycles
# Read at address    1952
# 331767.00000 ns Read took          51 cycles
# Read at address    1984
# 332287.00000 ns Read took          51 cycles
# Read at address    2016
# 332807.00000 ns Read took          51 cycles
# Read at address    2048
# 333327.00000 ns Read took          51 cycles
# Read at address    2080
# 333847.00000 ns Read took          51 cycles
# Read at address    2112
# 334367.00000 ns Read took          51 cycles
# Read at address    2144
# 334887.00000 ns Read took          51 cycles
# Read at address    2176
# 335407.00000 ns Read took          51 cycles
# Read at address    2208
# 335927.00000 ns Read took          51 cycles
# Read at address    2240
# 336447.00000 ns Read took          51 cycles
# Read at address    2272
# 336967.00000 ns Read took          51 cycles
# Read at address    2304
# 337487.00000 ns Read took          51 cycles
# Read at address    2336
# 338007.00000 ns Read took          51 cycles
# Read at address    2368
# 338527.00000 ns Read took          51 cycles
# Read at address    2400
# 339047.00000 ns Read took          51 cycles
# Read at address    2432
# 339567.00000 ns Read took          51 cycles
# Read at address    2464
# 340087.00000 ns Read took          51 cycles
# Read at address    2496
# 340607.00000 ns Read took          51 cycles
# Read at address    2528
# 341127.00000 ns Read took          51 cycles
# Read at address    2560
# 341647.00000 ns Read took          51 cycles
# Read at address    2592
# 342167.00000 ns Read took          51 cycles
# Read at address    2624
# 342687.00000 ns Read took          51 cycles
# Read at address    2656
# 343207.00000 ns Read took          51 cycles
# Read at address    2688
# 343727.00000 ns Read took          51 cycles
# Read at address    2720
# 344247.00000 ns Read took          51 cycles
# Read at address    2752
# 344767.00000 ns Read took          51 cycles
# Read at address    2784
# 345287.00000 ns Read took          51 cycles
# Read at address    2816
# 345807.00000 ns Read took          51 cycles
# Read at address    2848
# 346327.00000 ns Read took          51 cycles
# Read at address    2880
# 346847.00000 ns Read took          51 cycles
# Read at address    2912
# 347367.00000 ns Read took          51 cycles
# Read at address    2944
# 347887.00000 ns Read took          51 cycles
# Read at address    2976
# 348407.00000 ns Read took          51 cycles
# Read at address    3008
# 348927.00000 ns Read took          51 cycles
# Read at address    3040
# 349447.00000 ns Read took          51 cycles
# Read at address    3072
# 349967.00000 ns Read took          51 cycles
# Read at address    3104
# 350487.00000 ns Read took          51 cycles
# Read at address    3136
# 351007.00000 ns Read took          51 cycles
# Read at address    3168
# 351527.00000 ns Read took          51 cycles
# Read at address    3200
# 352047.00000 ns Read took          51 cycles
# Read at address    3232
# 352567.00000 ns Read took          51 cycles
# Read at address    3264
# 353087.00000 ns Read took          51 cycles
# Read at address    3296
# 353607.00000 ns Read took          51 cycles
# Read at address    3328
# 354127.00000 ns Read took          51 cycles
# Read at address    3360
# 354647.00000 ns Read took          51 cycles
# Read at address    3392
# 355167.00000 ns Read took          51 cycles
# Read at address    3424
# 355687.00000 ns Read took          51 cycles
# Read at address    3456
# 356207.00000 ns Read took          51 cycles
# Read at address    3488
# 356727.00000 ns Read took          51 cycles
# Read at address    3520
# 357247.00000 ns Read took          51 cycles
# Read at address    3552
# 357767.00000 ns Read took          51 cycles
# Read at address    3584
# 358287.00000 ns Read took          51 cycles
# Read at address    3616
# 358807.00000 ns Read took          51 cycles
# Read at address    3648
# 359327.00000 ns Read took          51 cycles
# Read at address    3680
# 359847.00000 ns Read took          51 cycles
# Read at address    3712
# 360367.00000 ns Read took          51 cycles
# Read at address    3744
# 360887.00000 ns Read took          51 cycles
# Read at address    3776
# 361407.00000 ns Read took          51 cycles
# Read at address    3808
# 361927.00000 ns Read took          51 cycles
# Read at address    3840
# 362447.00000 ns Read took          51 cycles
# Read at address    3872
# 362967.00000 ns Read took          51 cycles
# Read at address    3904
# 363487.00000 ns Read took          51 cycles
# Read at address    3936
# 364007.00000 ns Read took          51 cycles
# Read at address    3968
# 364527.00000 ns Read took          51 cycles
# Read at address    4000
# 365047.00000 ns Read took          51 cycles
# Read at address    4032
# 365567.00000 ns Read took          51 cycles
# Read at address    4064
# 366087.00000 ns Read took          51 cycles
# Read at address    4096
# 366607.00000 ns Read took          51 cycles
# Read at address    4128
# 367127.00000 ns Read took          51 cycles
# Read at address    4160
# 367647.00000 ns Read took          51 cycles
# Read at address    4192
# 368167.00000 ns Read took          51 cycles
# Read at address    4224
# 368687.00000 ns Read took          51 cycles
# Read at address    4256
# 369207.00000 ns Read took          51 cycles
# Read at address    4288
# 369727.00000 ns Read took          51 cycles
# Read at address    4320
# 370247.00000 ns Read took          51 cycles
# Read at address    4352
# 370767.00000 ns Read took          51 cycles
# Read at address    4384
# 371287.00000 ns Read took          51 cycles
# Read at address    4416
# 371807.00000 ns Read took          51 cycles
# Read at address    4448
# 372327.00000 ns Read took          51 cycles
# Read at address    4480
# 372847.00000 ns Read took          51 cycles
# Read at address    4512
# 373367.00000 ns Read took          51 cycles
# Read at address    4544
# 373887.00000 ns Read took          51 cycles
# Read at address    4576
# 374407.00000 ns Read took          51 cycles
# Read at address    4608
# 374927.00000 ns Read took          51 cycles
# Read at address    4640
# 375447.00000 ns Read took          51 cycles
# Read at address    4672
# 375967.00000 ns Read took          51 cycles
# Read at address    4704
# 376487.00000 ns Read took          51 cycles
# Read at address    4736
# 377007.00000 ns Read took          51 cycles
# Read at address    4768
# 377527.00000 ns Read took          51 cycles
# Read at address    4800
# 378047.00000 ns Read took          51 cycles
# Read at address    4832
# 378567.00000 ns Read took          51 cycles
# Read at address    4864
# 379087.00000 ns Read took          51 cycles
# Read at address    4896
# 379607.00000 ns Read took          51 cycles
# Read at address    4928
# 380127.00000 ns Read took          51 cycles
# Read at address    4960
# 380647.00000 ns Read took          51 cycles
# Read at address    4992
# 381167.00000 ns Read took          51 cycles
# Read at address    5024
# 381687.00000 ns Read took          51 cycles
# Read at address    5056
# 382207.00000 ns Read took          51 cycles
# Read at address    5088
# 382727.00000 ns Read took          51 cycles
# Read at address    5120
# 383247.00000 ns Read took          51 cycles
# Read at address    5152
# 383767.00000 ns Read took          51 cycles
# Read at address    5184
# 384287.00000 ns Read took          51 cycles
# Read at address    5216
# 384807.00000 ns Read took          51 cycles
# Read at address    5248
# 385327.00000 ns Read took          51 cycles
# Read at address    5280
# 385847.00000 ns Read took          51 cycles
# Read at address    5312
# 386367.00000 ns Read took          51 cycles
# Read at address    5344
# 386887.00000 ns Read took          51 cycles
# Read at address    5376
# 387407.00000 ns Read took          51 cycles
# Read at address    5408
# 387927.00000 ns Read took          51 cycles
# Read at address    5440
# 388447.00000 ns Read took          51 cycles
# Read at address    5472
# 388967.00000 ns Read took          51 cycles
# Read at address    5504
# 389487.00000 ns Read took          51 cycles
# Read at address    5536
# 390007.00000 ns Read took          51 cycles
# Read at address    5568
# 390527.00000 ns Read took          51 cycles
# Read at address    5600
# 391047.00000 ns Read took          51 cycles
# Read at address    5632
# 391567.00000 ns Read took          51 cycles
# Read at address    5664
# 392087.00000 ns Read took          51 cycles
# Read at address    5696
# 392607.00000 ns Read took          51 cycles
# Read at address    5728
# 393127.00000 ns Read took          51 cycles
# Read at address    5760
# 393647.00000 ns Read took          51 cycles
# Read at address    5792
# 394167.00000 ns Read took          51 cycles
# Read at address    5824
# 394687.00000 ns Read took          51 cycles
# Read at address    5856
# 395207.00000 ns Read took          51 cycles
# Read at address    5888
# 395727.00000 ns Read took          51 cycles
# Read at address    5920
# 396247.00000 ns Read took          51 cycles
# Read at address    5952
# 396767.00000 ns Read took          51 cycles
# Read at address    5984
# 397287.00000 ns Read took          51 cycles
# Read at address    6016
# 397807.00000 ns Read took          51 cycles
# Read at address    6048
# 398327.00000 ns Read took          51 cycles
# Read at address    6080
# 398847.00000 ns Read took          51 cycles
# Read at address    6112
# 399367.00000 ns Read took          51 cycles
# Read at address    6144
# 399887.00000 ns Read took          51 cycles
# Read at address    6176
# 400407.00000 ns Read took          51 cycles
# Read at address    6208
# 400927.00000 ns Read took          51 cycles
# Read at address    6240
# 401447.00000 ns Read took          51 cycles
# Read at address    6272
# 401967.00000 ns Read took          51 cycles
# Read at address    6304
# 402487.00000 ns Read took          51 cycles
# Read at address    6336
# 403007.00000 ns Read took          51 cycles
# Read at address    6368
# 403527.00000 ns Read took          51 cycles
# Read at address    6400
# 404047.00000 ns Read took          51 cycles
# Read at address    6432
# 404567.00000 ns Read took          51 cycles
# Read at address    6464
# 405087.00000 ns Read took          51 cycles
# Read at address    6496
# 405607.00000 ns Read took          51 cycles
# Read at address    6528
# 406127.00000 ns Read took          51 cycles
# Read at address    6560
# 406647.00000 ns Read took          51 cycles
# Read at address    6592
# 407167.00000 ns Read took          51 cycles
# Read at address    6624
# 407687.00000 ns Read took          51 cycles
# Read at address    6656
# 408207.00000 ns Read took          51 cycles
# Read at address    6688
# 408727.00000 ns Read took          51 cycles
# Read at address    6720
# 409247.00000 ns Read took          51 cycles
# Read at address    6752
# 409767.00000 ns Read took          51 cycles
# Read at address    6784
# 410287.00000 ns Read took          51 cycles
# Read at address    6816
# 410807.00000 ns Read took          51 cycles
# Read at address    6848
# 411327.00000 ns Read took          51 cycles
# Read at address    6880
# 411847.00000 ns Read took          51 cycles
# Read at address    6912
# 412367.00000 ns Read took          51 cycles
# Read at address    6944
# 412887.00000 ns Read took          51 cycles
# Read at address    6976
# 413407.00000 ns Read took          51 cycles
# Read at address    7008
# 413927.00000 ns Read took          51 cycles
# Read at address    7040
# 414447.00000 ns Read took          51 cycles
# Read at address    7072
# 414967.00000 ns Read took          51 cycles
# Read at address    7104
# 415487.00000 ns Read took          51 cycles
# Read at address    7136
# 416007.00000 ns Read took          51 cycles
# Read at address    7168
# 416527.00000 ns Read took          51 cycles
# Read at address    7200
# 417047.00000 ns Read took          51 cycles
# Read at address    7232
# 417567.00000 ns Read took          51 cycles
# Read at address    7264
# 418087.00000 ns Read took          51 cycles
# Read at address    7296
# 418607.00000 ns Read took          51 cycles
# Read at address    7328
# 419127.00000 ns Read took          51 cycles
# Read at address    7360
# 419647.00000 ns Read took          51 cycles
# Read at address    7392
# 420167.00000 ns Read took          51 cycles
# Read at address    7424
# 420687.00000 ns Read took          51 cycles
# Read at address    7456
# 421207.00000 ns Read took          51 cycles
# Read at address    7488
# 421727.00000 ns Read took          51 cycles
# Read at address    7520
# 422247.00000 ns Read took          51 cycles
# Read at address    7552
# 422767.00000 ns Read took          51 cycles
# Read at address    7584
# 423287.00000 ns Read took          51 cycles
# Read at address    7616
# 423807.00000 ns Read took          51 cycles
# Read at address    7648
# 424327.00000 ns Read took          51 cycles
# Read at address    7680
# 424847.00000 ns Read took          51 cycles
# Read at address    7712
# 425367.00000 ns Read took          51 cycles
# Read at address    7744
# 425887.00000 ns Read took          51 cycles
# Read at address    7776
# 426407.00000 ns Read took          51 cycles
# Read at address    7808
# 426927.00000 ns Read took          51 cycles
# Read at address    7840
# 427447.00000 ns Read took          51 cycles
# Read at address    7872
# 427967.00000 ns Read took          51 cycles
# Read at address    7904
# 428487.00000 ns Read took          51 cycles
# Read at address    7936
# 429007.00000 ns Read took          51 cycles
# Read at address    7968
# 429527.00000 ns Read took          51 cycles
# Read at address    8000
# 430047.00000 ns Read took          51 cycles
# Read at address    8032
# 430567.00000 ns Read took          51 cycles
# Read at address    8064
# 431087.00000 ns Read took          51 cycles
# Read at address    8096
# 431607.00000 ns Read took          51 cycles
# Read at address    8128
# 432127.00000 ns Read took          51 cycles
# Read at address    8160
# 432647.00000 ns Read took          51 cycles
# 480339.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 480339 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:33 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:23:34 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:34 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:23:34 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:35 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:23:35 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:36 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:23:36 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:36 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:23:36 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:23:37 on Dec 10,2020, Elapsed time: 0:02:33
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:23:37 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      32
# 2347.00000 ns Read took         116 cycles
# Read at address      64
# 3517.00000 ns Read took         116 cycles
# Read at address      96
# 4687.00000 ns Read took         116 cycles
# Read at address     128
# 5857.00000 ns Read took         116 cycles
# Read at address     160
# 7027.00000 ns Read took         116 cycles
# Read at address     192
# 8197.00000 ns Read took         116 cycles
# Read at address     224
# 9367.00000 ns Read took         116 cycles
# Read at address     256
# 10537.00000 ns Read took         116 cycles
# Read at address     288
# 11707.00000 ns Read took         116 cycles
# Read at address     320
# 12877.00000 ns Read took         116 cycles
# Read at address     352
# 14047.00000 ns Read took         116 cycles
# Read at address     384
# 15217.00000 ns Read took         116 cycles
# Read at address     416
# 16387.00000 ns Read took         116 cycles
# Read at address     448
# 17557.00000 ns Read took         116 cycles
# Read at address     480
# 18727.00000 ns Read took         116 cycles
# Read at address     512
# 19897.00000 ns Read took         116 cycles
# Read at address     544
# 21067.00000 ns Read took         116 cycles
# Read at address     576
# 22237.00000 ns Read took         116 cycles
# Read at address     608
# 23407.00000 ns Read took         116 cycles
# Read at address     640
# 24577.00000 ns Read took         116 cycles
# Read at address     672
# 25747.00000 ns Read took         116 cycles
# Read at address     704
# 26917.00000 ns Read took         116 cycles
# Read at address     736
# 28087.00000 ns Read took         116 cycles
# Read at address     768
# 29257.00000 ns Read took         116 cycles
# Read at address     800
# 30427.00000 ns Read took         116 cycles
# Read at address     832
# 31597.00000 ns Read took         116 cycles
# Read at address     864
# 32767.00000 ns Read took         116 cycles
# Read at address     896
# 33937.00000 ns Read took         116 cycles
# Read at address     928
# 35107.00000 ns Read took         116 cycles
# Read at address     960
# 36277.00000 ns Read took         116 cycles
# Read at address     992
# 37447.00000 ns Read took         116 cycles
# Read at address    1024
# 38617.00000 ns Read took         116 cycles
# Read at address    1056
# 39787.00000 ns Read took         116 cycles
# Read at address    1088
# 40957.00000 ns Read took         116 cycles
# Read at address    1120
# 42127.00000 ns Read took         116 cycles
# Read at address    1152
# 43297.00000 ns Read took         116 cycles
# Read at address    1184
# 44467.00000 ns Read took         116 cycles
# Read at address    1216
# 45637.00000 ns Read took         116 cycles
# Read at address    1248
# 46807.00000 ns Read took         116 cycles
# Read at address    1280
# 47977.00000 ns Read took         116 cycles
# Read at address    1312
# 49147.00000 ns Read took         116 cycles
# Read at address    1344
# 50317.00000 ns Read took         116 cycles
# Read at address    1376
# 51487.00000 ns Read took         116 cycles
# Read at address    1408
# 52657.00000 ns Read took         116 cycles
# Read at address    1440
# 53827.00000 ns Read took         116 cycles
# Read at address    1472
# 54997.00000 ns Read took         116 cycles
# Read at address    1504
# 56167.00000 ns Read took         116 cycles
# Read at address    1536
# 57337.00000 ns Read took         116 cycles
# Read at address    1568
# 58507.00000 ns Read took         116 cycles
# Read at address    1600
# 59677.00000 ns Read took         116 cycles
# Read at address    1632
# 60847.00000 ns Read took         116 cycles
# Read at address    1664
# 62017.00000 ns Read took         116 cycles
# Read at address    1696
# 63187.00000 ns Read took         116 cycles
# Read at address    1728
# 64357.00000 ns Read took         116 cycles
# Read at address    1760
# 65527.00000 ns Read took         116 cycles
# Read at address    1792
# 66697.00000 ns Read took         116 cycles
# Read at address    1824
# 67867.00000 ns Read took         116 cycles
# Read at address    1856
# 69037.00000 ns Read took         116 cycles
# Read at address    1888
# 70207.00000 ns Read took         116 cycles
# Read at address    1920
# 71377.00000 ns Read took         116 cycles
# Read at address    1952
# 72547.00000 ns Read took         116 cycles
# Read at address    1984
# 73717.00000 ns Read took         116 cycles
# Read at address    2016
# 74887.00000 ns Read took         116 cycles
# Read at address    2048
# 76057.00000 ns Read took         116 cycles
# Read at address    2080
# 77227.00000 ns Read took         116 cycles
# Read at address    2112
# 78397.00000 ns Read took         116 cycles
# Read at address    2144
# 79567.00000 ns Read took         116 cycles
# Read at address    2176
# 80737.00000 ns Read took         116 cycles
# Read at address    2208
# 81907.00000 ns Read took         116 cycles
# Read at address    2240
# 83077.00000 ns Read took         116 cycles
# Read at address    2272
# 84247.00000 ns Read took         116 cycles
# Read at address    2304
# 85417.00000 ns Read took         116 cycles
# Read at address    2336
# 86587.00000 ns Read took         116 cycles
# Read at address    2368
# 87757.00000 ns Read took         116 cycles
# Read at address    2400
# 88927.00000 ns Read took         116 cycles
# Read at address    2432
# 90097.00000 ns Read took         116 cycles
# Read at address    2464
# 91267.00000 ns Read took         116 cycles
# Read at address    2496
# 92437.00000 ns Read took         116 cycles
# Read at address    2528
# 93607.00000 ns Read took         116 cycles
# Read at address    2560
# 94777.00000 ns Read took         116 cycles
# Read at address    2592
# 95947.00000 ns Read took         116 cycles
# Read at address    2624
# 97117.00000 ns Read took         116 cycles
# Read at address    2656
# 98287.00000 ns Read took         116 cycles
# Read at address    2688
# 99457.00000 ns Read took         116 cycles
# Read at address    2720
# 100627.00000 ns Read took         116 cycles
# Read at address    2752
# 101797.00000 ns Read took         116 cycles
# Read at address    2784
# 102967.00000 ns Read took         116 cycles
# Read at address    2816
# 104137.00000 ns Read took         116 cycles
# Read at address    2848
# 105307.00000 ns Read took         116 cycles
# Read at address    2880
# 106477.00000 ns Read took         116 cycles
# Read at address    2912
# 107647.00000 ns Read took         116 cycles
# Read at address    2944
# 108817.00000 ns Read took         116 cycles
# Read at address    2976
# 109987.00000 ns Read took         116 cycles
# Read at address    3008
# 111157.00000 ns Read took         116 cycles
# Read at address    3040
# 112327.00000 ns Read took         116 cycles
# Read at address    3072
# 113497.00000 ns Read took         116 cycles
# Read at address    3104
# 114667.00000 ns Read took         116 cycles
# Read at address    3136
# 115837.00000 ns Read took         116 cycles
# Read at address    3168
# 117007.00000 ns Read took         116 cycles
# Read at address    3200
# 118177.00000 ns Read took         116 cycles
# Read at address    3232
# 119347.00000 ns Read took         116 cycles
# Read at address    3264
# 120517.00000 ns Read took         116 cycles
# Read at address    3296
# 121687.00000 ns Read took         116 cycles
# Read at address    3328
# 122857.00000 ns Read took         116 cycles
# Read at address    3360
# 124027.00000 ns Read took         116 cycles
# Read at address    3392
# 125197.00000 ns Read took         116 cycles
# Read at address    3424
# 126367.00000 ns Read took         116 cycles
# Read at address    3456
# 127537.00000 ns Read took         116 cycles
# Read at address    3488
# 128707.00000 ns Read took         116 cycles
# Read at address    3520
# 129877.00000 ns Read took         116 cycles
# Read at address    3552
# 131047.00000 ns Read took         116 cycles
# Read at address    3584
# 132217.00000 ns Read took         116 cycles
# Read at address    3616
# 133387.00000 ns Read took         116 cycles
# Read at address    3648
# 134557.00000 ns Read took         116 cycles
# Read at address    3680
# 135727.00000 ns Read took         116 cycles
# Read at address    3712
# 136897.00000 ns Read took         116 cycles
# Read at address    3744
# 138067.00000 ns Read took         116 cycles
# Read at address    3776
# 139237.00000 ns Read took         116 cycles
# Read at address    3808
# 140407.00000 ns Read took         116 cycles
# Read at address    3840
# 141577.00000 ns Read took         116 cycles
# Read at address    3872
# 142747.00000 ns Read took         116 cycles
# Read at address    3904
# 143917.00000 ns Read took         116 cycles
# Read at address    3936
# 145087.00000 ns Read took         116 cycles
# Read at address    3968
# 146257.00000 ns Read took         116 cycles
# Read at address    4000
# 147427.00000 ns Read took         116 cycles
# Read at address    4032
# 148597.00000 ns Read took         116 cycles
# Read at address    4064
# 149767.00000 ns Read took         116 cycles
# Read at address    4096
# 150937.00000 ns Read took         116 cycles
# Read at address    4128
# 152107.00000 ns Read took         116 cycles
# Read at address    4160
# 153277.00000 ns Read took         116 cycles
# Read at address    4192
# 154447.00000 ns Read took         116 cycles
# Read at address    4224
# 155617.00000 ns Read took         116 cycles
# Read at address    4256
# 156787.00000 ns Read took         116 cycles
# Read at address    4288
# 157957.00000 ns Read took         116 cycles
# Read at address    4320
# 159127.00000 ns Read took         116 cycles
# Read at address    4352
# 160297.00000 ns Read took         116 cycles
# Read at address    4384
# 161467.00000 ns Read took         116 cycles
# Read at address    4416
# 162637.00000 ns Read took         116 cycles
# Read at address    4448
# 163807.00000 ns Read took         116 cycles
# Read at address    4480
# 164977.00000 ns Read took         116 cycles
# Read at address    4512
# 166147.00000 ns Read took         116 cycles
# Read at address    4544
# 167317.00000 ns Read took         116 cycles
# Read at address    4576
# 168487.00000 ns Read took         116 cycles
# Read at address    4608
# 169657.00000 ns Read took         116 cycles
# Read at address    4640
# 170827.00000 ns Read took         116 cycles
# Read at address    4672
# 171997.00000 ns Read took         116 cycles
# Read at address    4704
# 173167.00000 ns Read took         116 cycles
# Read at address    4736
# 174337.00000 ns Read took         116 cycles
# Read at address    4768
# 175507.00000 ns Read took         116 cycles
# Read at address    4800
# 176677.00000 ns Read took         116 cycles
# Read at address    4832
# 177847.00000 ns Read took         116 cycles
# Read at address    4864
# 179017.00000 ns Read took         116 cycles
# Read at address    4896
# 180187.00000 ns Read took         116 cycles
# Read at address    4928
# 181357.00000 ns Read took         116 cycles
# Read at address    4960
# 182527.00000 ns Read took         116 cycles
# Read at address    4992
# 183697.00000 ns Read took         116 cycles
# Read at address    5024
# 184867.00000 ns Read took         116 cycles
# Read at address    5056
# 186037.00000 ns Read took         116 cycles
# Read at address    5088
# 187207.00000 ns Read took         116 cycles
# Read at address    5120
# 188377.00000 ns Read took         116 cycles
# Read at address    5152
# 189547.00000 ns Read took         116 cycles
# Read at address    5184
# 190717.00000 ns Read took         116 cycles
# Read at address    5216
# 191887.00000 ns Read took         116 cycles
# Read at address    5248
# 193057.00000 ns Read took         116 cycles
# Read at address    5280
# 194227.00000 ns Read took         116 cycles
# Read at address    5312
# 195397.00000 ns Read took         116 cycles
# Read at address    5344
# 196567.00000 ns Read took         116 cycles
# Read at address    5376
# 197737.00000 ns Read took         116 cycles
# Read at address    5408
# 198907.00000 ns Read took         116 cycles
# Read at address    5440
# 200077.00000 ns Read took         116 cycles
# Read at address    5472
# 201247.00000 ns Read took         116 cycles
# Read at address    5504
# 202417.00000 ns Read took         116 cycles
# Read at address    5536
# 203587.00000 ns Read took         116 cycles
# Read at address    5568
# 204757.00000 ns Read took         116 cycles
# Read at address    5600
# 205927.00000 ns Read took         116 cycles
# Read at address    5632
# 207097.00000 ns Read took         116 cycles
# Read at address    5664
# 208267.00000 ns Read took         116 cycles
# Read at address    5696
# 209437.00000 ns Read took         116 cycles
# Read at address    5728
# 210607.00000 ns Read took         116 cycles
# Read at address    5760
# 211777.00000 ns Read took         116 cycles
# Read at address    5792
# 212947.00000 ns Read took         116 cycles
# Read at address    5824
# 214117.00000 ns Read took         116 cycles
# Read at address    5856
# 215287.00000 ns Read took         116 cycles
# Read at address    5888
# 216457.00000 ns Read took         116 cycles
# Read at address    5920
# 217627.00000 ns Read took         116 cycles
# Read at address    5952
# 218797.00000 ns Read took         116 cycles
# Read at address    5984
# 219967.00000 ns Read took         116 cycles
# Read at address    6016
# 221137.00000 ns Read took         116 cycles
# Read at address    6048
# 222307.00000 ns Read took         116 cycles
# Read at address    6080
# 223477.00000 ns Read took         116 cycles
# Read at address    6112
# 224647.00000 ns Read took         116 cycles
# Read at address    6144
# 225817.00000 ns Read took         116 cycles
# Read at address    6176
# 226987.00000 ns Read took         116 cycles
# Read at address    6208
# 228157.00000 ns Read took         116 cycles
# Read at address    6240
# 229327.00000 ns Read took         116 cycles
# Read at address    6272
# 230497.00000 ns Read took         116 cycles
# Read at address    6304
# 231667.00000 ns Read took         116 cycles
# Read at address    6336
# 232837.00000 ns Read took         116 cycles
# Read at address    6368
# 234007.00000 ns Read took         116 cycles
# Read at address    6400
# 235177.00000 ns Read took         116 cycles
# Read at address    6432
# 236347.00000 ns Read took         116 cycles
# Read at address    6464
# 237517.00000 ns Read took         116 cycles
# Read at address    6496
# 238687.00000 ns Read took         116 cycles
# Read at address    6528
# 239857.00000 ns Read took         116 cycles
# Read at address    6560
# 241027.00000 ns Read took         116 cycles
# Read at address    6592
# 242197.00000 ns Read took         116 cycles
# Read at address    6624
# 243367.00000 ns Read took         116 cycles
# Read at address    6656
# 244537.00000 ns Read took         116 cycles
# Read at address    6688
# 245707.00000 ns Read took         116 cycles
# Read at address    6720
# 246877.00000 ns Read took         116 cycles
# Read at address    6752
# 248047.00000 ns Read took         116 cycles
# Read at address    6784
# 249217.00000 ns Read took         116 cycles
# Read at address    6816
# 250387.00000 ns Read took         116 cycles
# Read at address    6848
# 251557.00000 ns Read took         116 cycles
# Read at address    6880
# 252727.00000 ns Read took         116 cycles
# Read at address    6912
# 253897.00000 ns Read took         116 cycles
# Read at address    6944
# 255067.00000 ns Read took         116 cycles
# Read at address    6976
# 256237.00000 ns Read took         116 cycles
# Read at address    7008
# 257407.00000 ns Read took         116 cycles
# Read at address    7040
# 258577.00000 ns Read took         116 cycles
# Read at address    7072
# 259747.00000 ns Read took         116 cycles
# Read at address    7104
# 260917.00000 ns Read took         116 cycles
# Read at address    7136
# 262087.00000 ns Read took         116 cycles
# Read at address    7168
# 263257.00000 ns Read took         116 cycles
# Read at address    7200
# 264427.00000 ns Read took         116 cycles
# Read at address    7232
# 265597.00000 ns Read took         116 cycles
# Read at address    7264
# 266767.00000 ns Read took         116 cycles
# Read at address    7296
# 267937.00000 ns Read took         116 cycles
# Read at address    7328
# 269107.00000 ns Read took         116 cycles
# Read at address    7360
# 270277.00000 ns Read took         116 cycles
# Read at address    7392
# 271447.00000 ns Read took         116 cycles
# Read at address    7424
# 272617.00000 ns Read took         116 cycles
# Read at address    7456
# 273787.00000 ns Read took         116 cycles
# Read at address    7488
# 274957.00000 ns Read took         116 cycles
# Read at address    7520
# 276127.00000 ns Read took         116 cycles
# Read at address    7552
# 277297.00000 ns Read took         116 cycles
# Read at address    7584
# 278467.00000 ns Read took         116 cycles
# Read at address    7616
# 279637.00000 ns Read took         116 cycles
# Read at address    7648
# 280807.00000 ns Read took         116 cycles
# Read at address    7680
# 281977.00000 ns Read took         116 cycles
# Read at address    7712
# 283147.00000 ns Read took         116 cycles
# Read at address    7744
# 284317.00000 ns Read took         116 cycles
# Read at address    7776
# 285487.00000 ns Read took         116 cycles
# Read at address    7808
# 286657.00000 ns Read took         116 cycles
# Read at address    7840
# 287827.00000 ns Read took         116 cycles
# Read at address    7872
# 288997.00000 ns Read took         116 cycles
# Read at address    7904
# 290167.00000 ns Read took         116 cycles
# Read at address    7936
# 291337.00000 ns Read took         116 cycles
# Read at address    7968
# 292507.00000 ns Read took         116 cycles
# Read at address    8000
# 293677.00000 ns Read took         116 cycles
# Read at address    8032
# 294847.00000 ns Read took         116 cycles
# Read at address    8064
# 296017.00000 ns Read took         116 cycles
# Read at address    8096
# 297187.00000 ns Read took         116 cycles
# Read at address    8128
# 298357.00000 ns Read took         116 cycles
# Read at address    8160
# 299527.00000 ns Read took         116 cycles
# Read at address    8192
# 300697.00000 ns Read took         116 cycles
# **********************SECOND READ***********************
# Read at address       0
# 301217.00000 ns Read took          51 cycles
# Read at address      32
# 301737.00000 ns Read took          51 cycles
# Read at address      64
# 302257.00000 ns Read took          51 cycles
# Read at address      96
# 302777.00000 ns Read took          51 cycles
# Read at address     128
# 303297.00000 ns Read took          51 cycles
# Read at address     160
# 303817.00000 ns Read took          51 cycles
# Read at address     192
# 304337.00000 ns Read took          51 cycles
# Read at address     224
# 304857.00000 ns Read took          51 cycles
# Read at address     256
# 305377.00000 ns Read took          51 cycles
# Read at address     288
# 305897.00000 ns Read took          51 cycles
# Read at address     320
# 306417.00000 ns Read took          51 cycles
# Read at address     352
# 306937.00000 ns Read took          51 cycles
# Read at address     384
# 307457.00000 ns Read took          51 cycles
# Read at address     416
# 307977.00000 ns Read took          51 cycles
# Read at address     448
# 308497.00000 ns Read took          51 cycles
# Read at address     480
# 309017.00000 ns Read took          51 cycles
# Read at address     512
# 309537.00000 ns Read took          51 cycles
# Read at address     544
# 310057.00000 ns Read took          51 cycles
# Read at address     576
# 310577.00000 ns Read took          51 cycles
# Read at address     608
# 311097.00000 ns Read took          51 cycles
# Read at address     640
# 311617.00000 ns Read took          51 cycles
# Read at address     672
# 312137.00000 ns Read took          51 cycles
# Read at address     704
# 312657.00000 ns Read took          51 cycles
# Read at address     736
# 313177.00000 ns Read took          51 cycles
# Read at address     768
# 313697.00000 ns Read took          51 cycles
# Read at address     800
# 314217.00000 ns Read took          51 cycles
# Read at address     832
# 314737.00000 ns Read took          51 cycles
# Read at address     864
# 315257.00000 ns Read took          51 cycles
# Read at address     896
# 315777.00000 ns Read took          51 cycles
# Read at address     928
# 316297.00000 ns Read took          51 cycles
# Read at address     960
# 316817.00000 ns Read took          51 cycles
# Read at address     992
# 317337.00000 ns Read took          51 cycles
# Read at address    1024
# 317857.00000 ns Read took          51 cycles
# Read at address    1056
# 318377.00000 ns Read took          51 cycles
# Read at address    1088
# 318897.00000 ns Read took          51 cycles
# Read at address    1120
# 319417.00000 ns Read took          51 cycles
# Read at address    1152
# 319937.00000 ns Read took          51 cycles
# Read at address    1184
# 320457.00000 ns Read took          51 cycles
# Read at address    1216
# 320977.00000 ns Read took          51 cycles
# Read at address    1248
# 321497.00000 ns Read took          51 cycles
# Read at address    1280
# 322017.00000 ns Read took          51 cycles
# Read at address    1312
# 322537.00000 ns Read took          51 cycles
# Read at address    1344
# 323057.00000 ns Read took          51 cycles
# Read at address    1376
# 323577.00000 ns Read took          51 cycles
# Read at address    1408
# 324097.00000 ns Read took          51 cycles
# Read at address    1440
# 324617.00000 ns Read took          51 cycles
# Read at address    1472
# 325137.00000 ns Read took          51 cycles
# Read at address    1504
# 325657.00000 ns Read took          51 cycles
# Read at address    1536
# 326177.00000 ns Read took          51 cycles
# Read at address    1568
# 326697.00000 ns Read took          51 cycles
# Read at address    1600
# 327217.00000 ns Read took          51 cycles
# Read at address    1632
# 327737.00000 ns Read took          51 cycles
# Read at address    1664
# 328257.00000 ns Read took          51 cycles
# Read at address    1696
# 328777.00000 ns Read took          51 cycles
# Read at address    1728
# 329297.00000 ns Read took          51 cycles
# Read at address    1760
# 329817.00000 ns Read took          51 cycles
# Read at address    1792
# 330337.00000 ns Read took          51 cycles
# Read at address    1824
# 330857.00000 ns Read took          51 cycles
# Read at address    1856
# 331377.00000 ns Read took          51 cycles
# Read at address    1888
# 331897.00000 ns Read took          51 cycles
# Read at address    1920
# 332417.00000 ns Read took          51 cycles
# Read at address    1952
# 332937.00000 ns Read took          51 cycles
# Read at address    1984
# 333457.00000 ns Read took          51 cycles
# Read at address    2016
# 333977.00000 ns Read took          51 cycles
# Read at address    2048
# 334497.00000 ns Read took          51 cycles
# Read at address    2080
# 335017.00000 ns Read took          51 cycles
# Read at address    2112
# 336187.00000 ns Read took         116 cycles
# Read at address    2144
# 336707.00000 ns Read took          51 cycles
# Read at address    2176
# 337227.00000 ns Read took          51 cycles
# Read at address    2208
# 337747.00000 ns Read took          51 cycles
# Read at address    2240
# 338267.00000 ns Read took          51 cycles
# Read at address    2272
# 338787.00000 ns Read took          51 cycles
# Read at address    2304
# 339307.00000 ns Read took          51 cycles
# Read at address    2336
# 339827.00000 ns Read took          51 cycles
# Read at address    2368
# 340347.00000 ns Read took          51 cycles
# Read at address    2400
# 340867.00000 ns Read took          51 cycles
# Read at address    2432
# 341387.00000 ns Read took          51 cycles
# Read at address    2464
# 341907.00000 ns Read took          51 cycles
# Read at address    2496
# 342427.00000 ns Read took          51 cycles
# Read at address    2528
# 342947.00000 ns Read took          51 cycles
# Read at address    2560
# 343467.00000 ns Read took          51 cycles
# Read at address    2592
# 343987.00000 ns Read took          51 cycles
# Read at address    2624
# 344507.00000 ns Read took          51 cycles
# Read at address    2656
# 345027.00000 ns Read took          51 cycles
# Read at address    2688
# 345547.00000 ns Read took          51 cycles
# Read at address    2720
# 346067.00000 ns Read took          51 cycles
# Read at address    2752
# 346587.00000 ns Read took          51 cycles
# Read at address    2784
# 347107.00000 ns Read took          51 cycles
# Read at address    2816
# 347627.00000 ns Read took          51 cycles
# Read at address    2848
# 348147.00000 ns Read took          51 cycles
# Read at address    2880
# 348667.00000 ns Read took          51 cycles
# Read at address    2912
# 349187.00000 ns Read took          51 cycles
# Read at address    2944
# 349707.00000 ns Read took          51 cycles
# Read at address    2976
# 350227.00000 ns Read took          51 cycles
# Read at address    3008
# 350747.00000 ns Read took          51 cycles
# Read at address    3040
# 351267.00000 ns Read took          51 cycles
# Read at address    3072
# 351787.00000 ns Read took          51 cycles
# Read at address    3104
# 352307.00000 ns Read took          51 cycles
# Read at address    3136
# 352827.00000 ns Read took          51 cycles
# Read at address    3168
# 353347.00000 ns Read took          51 cycles
# Read at address    3200
# 353867.00000 ns Read took          51 cycles
# Read at address    3232
# 354387.00000 ns Read took          51 cycles
# Read at address    3264
# 354907.00000 ns Read took          51 cycles
# Read at address    3296
# 355427.00000 ns Read took          51 cycles
# Read at address    3328
# 355947.00000 ns Read took          51 cycles
# Read at address    3360
# 356467.00000 ns Read took          51 cycles
# Read at address    3392
# 356987.00000 ns Read took          51 cycles
# Read at address    3424
# 357507.00000 ns Read took          51 cycles
# Read at address    3456
# 358027.00000 ns Read took          51 cycles
# Read at address    3488
# 358547.00000 ns Read took          51 cycles
# Read at address    3520
# 359067.00000 ns Read took          51 cycles
# Read at address    3552
# 359587.00000 ns Read took          51 cycles
# Read at address    3584
# 360107.00000 ns Read took          51 cycles
# Read at address    3616
# 360627.00000 ns Read took          51 cycles
# Read at address    3648
# 361147.00000 ns Read took          51 cycles
# Read at address    3680
# 361667.00000 ns Read took          51 cycles
# Read at address    3712
# 362187.00000 ns Read took          51 cycles
# Read at address    3744
# 362707.00000 ns Read took          51 cycles
# Read at address    3776
# 363227.00000 ns Read took          51 cycles
# Read at address    3808
# 363747.00000 ns Read took          51 cycles
# Read at address    3840
# 364267.00000 ns Read took          51 cycles
# Read at address    3872
# 364787.00000 ns Read took          51 cycles
# Read at address    3904
# 365307.00000 ns Read took          51 cycles
# Read at address    3936
# 365827.00000 ns Read took          51 cycles
# Read at address    3968
# 366347.00000 ns Read took          51 cycles
# Read at address    4000
# 366867.00000 ns Read took          51 cycles
# Read at address    4032
# 367387.00000 ns Read took          51 cycles
# Read at address    4064
# 367907.00000 ns Read took          51 cycles
# Read at address    4096
# 368427.00000 ns Read took          51 cycles
# Read at address    4128
# 368947.00000 ns Read took          51 cycles
# Read at address    4160
# 369467.00000 ns Read took          51 cycles
# Read at address    4192
# 369987.00000 ns Read took          51 cycles
# Read at address    4224
# 370507.00000 ns Read took          51 cycles
# Read at address    4256
# 371027.00000 ns Read took          51 cycles
# Read at address    4288
# 371547.00000 ns Read took          51 cycles
# Read at address    4320
# 372067.00000 ns Read took          51 cycles
# Read at address    4352
# 372587.00000 ns Read took          51 cycles
# Read at address    4384
# 373107.00000 ns Read took          51 cycles
# Read at address    4416
# 373627.00000 ns Read took          51 cycles
# Read at address    4448
# 374147.00000 ns Read took          51 cycles
# Read at address    4480
# 374667.00000 ns Read took          51 cycles
# Read at address    4512
# 375187.00000 ns Read took          51 cycles
# Read at address    4544
# 375707.00000 ns Read took          51 cycles
# Read at address    4576
# 376227.00000 ns Read took          51 cycles
# Read at address    4608
# 376747.00000 ns Read took          51 cycles
# Read at address    4640
# 377267.00000 ns Read took          51 cycles
# Read at address    4672
# 377787.00000 ns Read took          51 cycles
# Read at address    4704
# 378307.00000 ns Read took          51 cycles
# Read at address    4736
# 378827.00000 ns Read took          51 cycles
# Read at address    4768
# 379347.00000 ns Read took          51 cycles
# Read at address    4800
# 379867.00000 ns Read took          51 cycles
# Read at address    4832
# 380387.00000 ns Read took          51 cycles
# Read at address    4864
# 380907.00000 ns Read took          51 cycles
# Read at address    4896
# 381427.00000 ns Read took          51 cycles
# Read at address    4928
# 381947.00000 ns Read took          51 cycles
# Read at address    4960
# 382467.00000 ns Read took          51 cycles
# Read at address    4992
# 382987.00000 ns Read took          51 cycles
# Read at address    5024
# 383507.00000 ns Read took          51 cycles
# Read at address    5056
# 384027.00000 ns Read took          51 cycles
# Read at address    5088
# 384547.00000 ns Read took          51 cycles
# Read at address    5120
# 385067.00000 ns Read took          51 cycles
# Read at address    5152
# 385587.00000 ns Read took          51 cycles
# Read at address    5184
# 386107.00000 ns Read took          51 cycles
# Read at address    5216
# 386627.00000 ns Read took          51 cycles
# Read at address    5248
# 387147.00000 ns Read took          51 cycles
# Read at address    5280
# 387667.00000 ns Read took          51 cycles
# Read at address    5312
# 388187.00000 ns Read took          51 cycles
# Read at address    5344
# 388707.00000 ns Read took          51 cycles
# Read at address    5376
# 389227.00000 ns Read took          51 cycles
# Read at address    5408
# 389747.00000 ns Read took          51 cycles
# Read at address    5440
# 390267.00000 ns Read took          51 cycles
# Read at address    5472
# 390787.00000 ns Read took          51 cycles
# Read at address    5504
# 391307.00000 ns Read took          51 cycles
# Read at address    5536
# 391827.00000 ns Read took          51 cycles
# Read at address    5568
# 392347.00000 ns Read took          51 cycles
# Read at address    5600
# 392867.00000 ns Read took          51 cycles
# Read at address    5632
# 393387.00000 ns Read took          51 cycles
# Read at address    5664
# 393907.00000 ns Read took          51 cycles
# Read at address    5696
# 394427.00000 ns Read took          51 cycles
# Read at address    5728
# 394947.00000 ns Read took          51 cycles
# Read at address    5760
# 395467.00000 ns Read took          51 cycles
# Read at address    5792
# 395987.00000 ns Read took          51 cycles
# Read at address    5824
# 396507.00000 ns Read took          51 cycles
# Read at address    5856
# 397027.00000 ns Read took          51 cycles
# Read at address    5888
# 397547.00000 ns Read took          51 cycles
# Read at address    5920
# 398067.00000 ns Read took          51 cycles
# Read at address    5952
# 398587.00000 ns Read took          51 cycles
# Read at address    5984
# 399107.00000 ns Read took          51 cycles
# Read at address    6016
# 399627.00000 ns Read took          51 cycles
# Read at address    6048
# 400147.00000 ns Read took          51 cycles
# Read at address    6080
# 400667.00000 ns Read took          51 cycles
# Read at address    6112
# 401187.00000 ns Read took          51 cycles
# Read at address    6144
# 402357.00000 ns Read took         116 cycles
# Read at address    6176
# 402877.00000 ns Read took          51 cycles
# Read at address    6208
# 403397.00000 ns Read took          51 cycles
# Read at address    6240
# 403917.00000 ns Read took          51 cycles
# Read at address    6272
# 404437.00000 ns Read took          51 cycles
# Read at address    6304
# 404957.00000 ns Read took          51 cycles
# Read at address    6336
# 405477.00000 ns Read took          51 cycles
# Read at address    6368
# 405997.00000 ns Read took          51 cycles
# Read at address    6400
# 406517.00000 ns Read took          51 cycles
# Read at address    6432
# 407037.00000 ns Read took          51 cycles
# Read at address    6464
# 407557.00000 ns Read took          51 cycles
# Read at address    6496
# 408077.00000 ns Read took          51 cycles
# Read at address    6528
# 408597.00000 ns Read took          51 cycles
# Read at address    6560
# 409117.00000 ns Read took          51 cycles
# Read at address    6592
# 409637.00000 ns Read took          51 cycles
# Read at address    6624
# 410157.00000 ns Read took          51 cycles
# Read at address    6656
# 410677.00000 ns Read took          51 cycles
# Read at address    6688
# 411197.00000 ns Read took          51 cycles
# Read at address    6720
# 411717.00000 ns Read took          51 cycles
# Read at address    6752
# 412237.00000 ns Read took          51 cycles
# Read at address    6784
# 412757.00000 ns Read took          51 cycles
# Read at address    6816
# 413277.00000 ns Read took          51 cycles
# Read at address    6848
# 413797.00000 ns Read took          51 cycles
# Read at address    6880
# 414317.00000 ns Read took          51 cycles
# Read at address    6912
# 414837.00000 ns Read took          51 cycles
# Read at address    6944
# 415357.00000 ns Read took          51 cycles
# Read at address    6976
# 415877.00000 ns Read took          51 cycles
# Read at address    7008
# 416397.00000 ns Read took          51 cycles
# Read at address    7040
# 416917.00000 ns Read took          51 cycles
# Read at address    7072
# 417437.00000 ns Read took          51 cycles
# Read at address    7104
# 417957.00000 ns Read took          51 cycles
# Read at address    7136
# 418477.00000 ns Read took          51 cycles
# Read at address    7168
# 418997.00000 ns Read took          51 cycles
# Read at address    7200
# 419517.00000 ns Read took          51 cycles
# Read at address    7232
# 420037.00000 ns Read took          51 cycles
# Read at address    7264
# 420557.00000 ns Read took          51 cycles
# Read at address    7296
# 421077.00000 ns Read took          51 cycles
# Read at address    7328
# 421597.00000 ns Read took          51 cycles
# Read at address    7360
# 422117.00000 ns Read took          51 cycles
# Read at address    7392
# 422637.00000 ns Read took          51 cycles
# Read at address    7424
# 423157.00000 ns Read took          51 cycles
# Read at address    7456
# 423677.00000 ns Read took          51 cycles
# Read at address    7488
# 424197.00000 ns Read took          51 cycles
# Read at address    7520
# 424717.00000 ns Read took          51 cycles
# Read at address    7552
# 425237.00000 ns Read took          51 cycles
# Read at address    7584
# 425757.00000 ns Read took          51 cycles
# Read at address    7616
# 426277.00000 ns Read took          51 cycles
# Read at address    7648
# 426797.00000 ns Read took          51 cycles
# Read at address    7680
# 427317.00000 ns Read took          51 cycles
# Read at address    7712
# 427837.00000 ns Read took          51 cycles
# Read at address    7744
# 428357.00000 ns Read took          51 cycles
# Read at address    7776
# 428877.00000 ns Read took          51 cycles
# Read at address    7808
# 429397.00000 ns Read took          51 cycles
# Read at address    7840
# 429917.00000 ns Read took          51 cycles
# Read at address    7872
# 430437.00000 ns Read took          51 cycles
# Read at address    7904
# 430957.00000 ns Read took          51 cycles
# Read at address    7936
# 431477.00000 ns Read took          51 cycles
# Read at address    7968
# 431997.00000 ns Read took          51 cycles
# Read at address    8000
# 432517.00000 ns Read took          51 cycles
# Read at address    8032
# 433037.00000 ns Read took          51 cycles
# Read at address    8064
# 433557.00000 ns Read took          51 cycles
# Read at address    8096
# 434077.00000 ns Read took          51 cycles
# Read at address    8128
# 434597.00000 ns Read took          51 cycles
# Read at address    8160
# 435117.00000 ns Read took          51 cycles
# 482809.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(306)
#    Time: 482809 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 306
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:59 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:26:59 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:59 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:26:59 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:00 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:27:01 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:01 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:27:01 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:01 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:27:02 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:27:02 on Dec 10,2020, Elapsed time: 0:03:25
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:27:02 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address           0
# 1177.00000 ns Read took         116 cycles
# Read at address         128
# 2347.00000 ns Read took         116 cycles
# Read at address         256
# 3517.00000 ns Read took         116 cycles
# Read at address         384
# 4687.00000 ns Read took         116 cycles
# Read at address         512
# 5857.00000 ns Read took         116 cycles
# Read at address         640
# 7027.00000 ns Read took         116 cycles
# Read at address         768
# 8197.00000 ns Read took         116 cycles
# Read at address         896
# 9367.00000 ns Read took         116 cycles
# Read at address        1024
# 10537.00000 ns Read took         116 cycles
# Read at address        1152
# 11707.00000 ns Read took         116 cycles
# Read at address        1280
# 12877.00000 ns Read took         116 cycles
# Read at address        1408
# 14047.00000 ns Read took         116 cycles
# Read at address        1536
# 15217.00000 ns Read took         116 cycles
# Read at address        1664
# 16387.00000 ns Read took         116 cycles
# Read at address        1792
# 17557.00000 ns Read took         116 cycles
# Read at address        1920
# 18727.00000 ns Read took         116 cycles
# Read at address           0
# 18927.00000 ns Read took          19 cycles
# Read at address         128
# 19127.00000 ns Read took          19 cycles
# Read at address         256
# 19327.00000 ns Read took          19 cycles
# Read at address         384
# 19527.00000 ns Read took          19 cycles
# Read at address         512
# 19727.00000 ns Read took          19 cycles
# Read at address         640
# 19927.00000 ns Read took          19 cycles
# Read at address         768
# 20127.00000 ns Read took          19 cycles
# Read at address         896
# 20327.00000 ns Read took          19 cycles
# Read at address        1024
# 20527.00000 ns Read took          19 cycles
# Read at address        1152
# 20727.00000 ns Read took          19 cycles
# Read at address        1280
# 20927.00000 ns Read took          19 cycles
# Read at address        1408
# 21127.00000 ns Read took          19 cycles
# Read at address        1536
# 21327.00000 ns Read took          19 cycles
# Read at address        1664
# 21527.00000 ns Read took          19 cycles
# Read at address        1792
# 21727.00000 ns Read took          19 cycles
# Read at address        1920
# 21927.00000 ns Read took          19 cycles
# 22127.00000 ns Read took          19 cycles
# 69819.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(312)
#    Time: 69819 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 312
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:09 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:30:10 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:10 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:30:10 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:11 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:30:12 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:12 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:30:12 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:12 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:30:12 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:30:13 on Dec 10,2020, Elapsed time: 0:03:11
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:30:13 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address           0
# 1177.00000 ns Read took         116 cycles
# Read at address         128
# 2347.00000 ns Read took         116 cycles
# Read at address         256
# 3517.00000 ns Read took         116 cycles
# Read at address         384
# 4687.00000 ns Read took         116 cycles
# Read at address         512
# 5857.00000 ns Read took         116 cycles
# Read at address         640
# 7027.00000 ns Read took         116 cycles
# Read at address         768
# 8197.00000 ns Read took         116 cycles
# Read at address         896
# 9367.00000 ns Read took         116 cycles
# Read at address        1024
# 10537.00000 ns Read took         116 cycles
# Read at address        1152
# 11707.00000 ns Read took         116 cycles
# Read at address        1280
# 12877.00000 ns Read took         116 cycles
# Read at address        1408
# 14047.00000 ns Read took         116 cycles
# Read at address        1536
# 15217.00000 ns Read took         116 cycles
# Read at address        1664
# 16387.00000 ns Read took         116 cycles
# Read at address        1792
# 17557.00000 ns Read took         116 cycles
# Read at address        1920
# 18727.00000 ns Read took         116 cycles
# Read at address        2048
# 19897.00000 ns Read took         116 cycles
# Read at address        2176
# 21067.00000 ns Read took         116 cycles
# Read at address        2304
# 22237.00000 ns Read took         116 cycles
# Read at address        2432
# 23407.00000 ns Read took         116 cycles
# Read at address        2560
# 24577.00000 ns Read took         116 cycles
# Read at address        2688
# 25747.00000 ns Read took         116 cycles
# Read at address        2816
# 26917.00000 ns Read took         116 cycles
# Read at address        2944
# 28087.00000 ns Read took         116 cycles
# Read at address        3072
# 29257.00000 ns Read took         116 cycles
# Read at address        3200
# 30427.00000 ns Read took         116 cycles
# Read at address        3328
# 31597.00000 ns Read took         116 cycles
# Read at address        3456
# 32767.00000 ns Read took         116 cycles
# Read at address        3584
# 33937.00000 ns Read took         116 cycles
# Read at address        3712
# 35107.00000 ns Read took         116 cycles
# Read at address        3840
# 36277.00000 ns Read took         116 cycles
# Read at address        3968
# 37447.00000 ns Read took         116 cycles
# Read at address           0
# 37967.00000 ns Read took          51 cycles
# Read at address         128
# 38487.00000 ns Read took          51 cycles
# Read at address         256
# 39007.00000 ns Read took          51 cycles
# Read at address         384
# 39527.00000 ns Read took          51 cycles
# Read at address         512
# 40047.00000 ns Read took          51 cycles
# Read at address         640
# 40567.00000 ns Read took          51 cycles
# Read at address         768
# 41087.00000 ns Read took          51 cycles
# Read at address         896
# 41607.00000 ns Read took          51 cycles
# Read at address        1024
# 42127.00000 ns Read took          51 cycles
# Read at address        1152
# 42647.00000 ns Read took          51 cycles
# Read at address        1280
# 43167.00000 ns Read took          51 cycles
# Read at address        1408
# 43687.00000 ns Read took          51 cycles
# Read at address        1536
# 44207.00000 ns Read took          51 cycles
# Read at address        1664
# 44727.00000 ns Read took          51 cycles
# Read at address        1792
# 45247.00000 ns Read took          51 cycles
# Read at address        1920
# 45767.00000 ns Read took          51 cycles
# Read at address        2048
# 46287.00000 ns Read took          51 cycles
# Read at address        2176
# 46807.00000 ns Read took          51 cycles
# Read at address        2304
# 47327.00000 ns Read took          51 cycles
# Read at address        2432
# 47847.00000 ns Read took          51 cycles
# Read at address        2560
# 48367.00000 ns Read took          51 cycles
# Read at address        2688
# 48887.00000 ns Read took          51 cycles
# Read at address        2816
# 49407.00000 ns Read took          51 cycles
# Read at address        2944
# 49927.00000 ns Read took          51 cycles
# Read at address        3072
# 50447.00000 ns Read took          51 cycles
# Read at address        3200
# 50967.00000 ns Read took          51 cycles
# Read at address        3328
# 51487.00000 ns Read took          51 cycles
# Read at address        3456
# 52007.00000 ns Read took          51 cycles
# Read at address        3584
# 52527.00000 ns Read took          51 cycles
# Read at address        3712
# 53047.00000 ns Read took          51 cycles
# Read at address        3840
# 53567.00000 ns Read took          51 cycles
# Read at address        3968
# 54087.00000 ns Read took          51 cycles
# 54607.00000 ns Read took          51 cycles
# 102299.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(312)
#    Time: 102299 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 312
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:43 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:30:44 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:44 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:30:44 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:45 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:30:45 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:45 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:30:46 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:46 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:30:46 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:30:47 on Dec 10,2020, Elapsed time: 0:00:34
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:30:47 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address           0
# 1177.00000 ns Read took         116 cycles
# Read at address         128
# 2347.00000 ns Read took         116 cycles
# Read at address         256
# 3517.00000 ns Read took         116 cycles
# Read at address         384
# 4687.00000 ns Read took         116 cycles
# Read at address         512
# 5857.00000 ns Read took         116 cycles
# Read at address         640
# 7027.00000 ns Read took         116 cycles
# Read at address         768
# 8197.00000 ns Read took         116 cycles
# Read at address         896
# 9367.00000 ns Read took         116 cycles
# Read at address        1024
# 10537.00000 ns Read took         116 cycles
# Read at address        1152
# 11707.00000 ns Read took         116 cycles
# Read at address        1280
# 12877.00000 ns Read took         116 cycles
# Read at address        1408
# 14047.00000 ns Read took         116 cycles
# Read at address        1536
# 15217.00000 ns Read took         116 cycles
# Read at address        1664
# 16387.00000 ns Read took         116 cycles
# Read at address        1792
# 17557.00000 ns Read took         116 cycles
# Read at address        1920
# 18727.00000 ns Read took         116 cycles
# Read at address        2048
# 19897.00000 ns Read took         116 cycles
# Read at address        2176
# 21067.00000 ns Read took         116 cycles
# Read at address        2304
# 22237.00000 ns Read took         116 cycles
# Read at address        2432
# 23407.00000 ns Read took         116 cycles
# Read at address        2560
# 24577.00000 ns Read took         116 cycles
# Read at address        2688
# 25747.00000 ns Read took         116 cycles
# Read at address        2816
# 26917.00000 ns Read took         116 cycles
# Read at address        2944
# 28087.00000 ns Read took         116 cycles
# Read at address        3072
# 29257.00000 ns Read took         116 cycles
# Read at address        3200
# 30427.00000 ns Read took         116 cycles
# Read at address        3328
# 31597.00000 ns Read took         116 cycles
# Read at address        3456
# 32767.00000 ns Read took         116 cycles
# Read at address        3584
# 33937.00000 ns Read took         116 cycles
# Read at address        3712
# 35107.00000 ns Read took         116 cycles
# Read at address        3840
# 36277.00000 ns Read took         116 cycles
# Read at address        3968
# 37447.00000 ns Read took         116 cycles
# Read at address        4096
# 38617.00000 ns Read took         116 cycles
# Read at address           0
# 39137.00000 ns Read took          51 cycles
# Read at address         128
# 39657.00000 ns Read took          51 cycles
# Read at address         256
# 40177.00000 ns Read took          51 cycles
# Read at address         384
# 40697.00000 ns Read took          51 cycles
# Read at address         512
# 41217.00000 ns Read took          51 cycles
# Read at address         640
# 41737.00000 ns Read took          51 cycles
# Read at address         768
# 42257.00000 ns Read took          51 cycles
# Read at address         896
# 42777.00000 ns Read took          51 cycles
# Read at address        1024
# 43297.00000 ns Read took          51 cycles
# Read at address        1152
# 43817.00000 ns Read took          51 cycles
# Read at address        1280
# 44337.00000 ns Read took          51 cycles
# Read at address        1408
# 44857.00000 ns Read took          51 cycles
# Read at address        1536
# 45377.00000 ns Read took          51 cycles
# Read at address        1664
# 45897.00000 ns Read took          51 cycles
# Read at address        1792
# 46417.00000 ns Read took          51 cycles
# Read at address        1920
# 46937.00000 ns Read took          51 cycles
# Read at address        2048
# 47457.00000 ns Read took          51 cycles
# Read at address        2176
# 47977.00000 ns Read took          51 cycles
# Read at address        2304
# 48497.00000 ns Read took          51 cycles
# Read at address        2432
# 49017.00000 ns Read took          51 cycles
# Read at address        2560
# 49537.00000 ns Read took          51 cycles
# Read at address        2688
# 50057.00000 ns Read took          51 cycles
# Read at address        2816
# 50577.00000 ns Read took          51 cycles
# Read at address        2944
# 51097.00000 ns Read took          51 cycles
# Read at address        3072
# 51617.00000 ns Read took          51 cycles
# Read at address        3200
# 52137.00000 ns Read took          51 cycles
# Read at address        3328
# 52657.00000 ns Read took          51 cycles
# Read at address        3456
# 53177.00000 ns Read took          51 cycles
# Read at address        3584
# 53697.00000 ns Read took          51 cycles
# Read at address        3712
# 54217.00000 ns Read took          51 cycles
# Read at address        3840
# 54737.00000 ns Read took          51 cycles
# Read at address        3968
# 55257.00000 ns Read took          51 cycles
# Read at address        4096
# 55777.00000 ns Read took          51 cycles
# 56297.00000 ns Read took          51 cycles
# 103989.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(312)
#    Time: 103989 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 312
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:38:51 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:38:51 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:38:51 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:38:51 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:38:52 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:38:53 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:38:53 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:38:53 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:38:53 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:38:54 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:38:54 on Dec 10,2020, Elapsed time: 0:08:07
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:38:54 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address           0
# 1177.00000 ns Read took         116 cycles
# Read at address         128
# 2347.00000 ns Read took         116 cycles
# Read at address         256
# 3517.00000 ns Read took         116 cycles
# Read at address         384
# 4687.00000 ns Read took         116 cycles
# Read at address         512
# 5857.00000 ns Read took         116 cycles
# Read at address         640
# 7027.00000 ns Read took         116 cycles
# Read at address         768
# 8197.00000 ns Read took         116 cycles
# Read at address         896
# 9367.00000 ns Read took         116 cycles
# Read at address        1024
# 10537.00000 ns Read took         116 cycles
# Read at address        1152
# 11707.00000 ns Read took         116 cycles
# Read at address        1280
# 12877.00000 ns Read took         116 cycles
# Read at address        1408
# 14047.00000 ns Read took         116 cycles
# Read at address        1536
# 15217.00000 ns Read took         116 cycles
# Read at address        1664
# 16387.00000 ns Read took         116 cycles
# Read at address        1792
# 17557.00000 ns Read took         116 cycles
# Read at address        1920
# 18727.00000 ns Read took         116 cycles
# Read at address           0
# 18927.00000 ns Read took          19 cycles
# Read at address         128
# 19127.00000 ns Read took          19 cycles
# Read at address         256
# 19327.00000 ns Read took          19 cycles
# Read at address         384
# 19527.00000 ns Read took          19 cycles
# Read at address         512
# 19727.00000 ns Read took          19 cycles
# Read at address         640
# 19927.00000 ns Read took          19 cycles
# Read at address         768
# 20127.00000 ns Read took          19 cycles
# Read at address         896
# 20327.00000 ns Read took          19 cycles
# Read at address        1024
# 20527.00000 ns Read took          19 cycles
# Read at address        1152
# 20727.00000 ns Read took          19 cycles
# Read at address        1280
# 20927.00000 ns Read took          19 cycles
# Read at address        1408
# 21127.00000 ns Read took          19 cycles
# Read at address        1536
# 21327.00000 ns Read took          19 cycles
# Read at address        1664
# 21527.00000 ns Read took          19 cycles
# Read at address        1792
# 21727.00000 ns Read took          19 cycles
# Read at address        1920
# 21927.00000 ns Read took          19 cycles
# 22127.00000 ns Read took          19 cycles
# 69819.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(312)
#    Time: 69819 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 312
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:27 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:39:27 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:27 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:39:27 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:28 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:39:29 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:29 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:39:29 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:29 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:39:29 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:39:30 on Dec 10,2020, Elapsed time: 0:00:36
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:39:30 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address           0
# 1177.00000 ns Read took         116 cycles
# Read at address         128
# 2347.00000 ns Read took         116 cycles
# Read at address         256
# 3517.00000 ns Read took         116 cycles
# Read at address         384
# 4687.00000 ns Read took         116 cycles
# Read at address         512
# 5857.00000 ns Read took         116 cycles
# Read at address         640
# 7027.00000 ns Read took         116 cycles
# Read at address         768
# 8197.00000 ns Read took         116 cycles
# Read at address         896
# 9367.00000 ns Read took         116 cycles
# Read at address        1024
# 10537.00000 ns Read took         116 cycles
# Read at address        1152
# 11707.00000 ns Read took         116 cycles
# Read at address        1280
# 12877.00000 ns Read took         116 cycles
# Read at address        1408
# 14047.00000 ns Read took         116 cycles
# Read at address        1536
# 15217.00000 ns Read took         116 cycles
# Read at address        1664
# 16387.00000 ns Read took         116 cycles
# Read at address        1792
# 17557.00000 ns Read took         116 cycles
# Read at address        1920
# 18727.00000 ns Read took         116 cycles
# Read at address        2048
# 19897.00000 ns Read took         116 cycles
# Read at address           0
# 20417.00000 ns Read took          51 cycles
# Read at address         128
# 20937.00000 ns Read took          51 cycles
# Read at address         256
# 21457.00000 ns Read took          51 cycles
# Read at address         384
# 21977.00000 ns Read took          51 cycles
# Read at address         512
# 22497.00000 ns Read took          51 cycles
# Read at address         640
# 23017.00000 ns Read took          51 cycles
# Read at address         768
# 23537.00000 ns Read took          51 cycles
# Read at address         896
# 24057.00000 ns Read took          51 cycles
# Read at address        1024
# 24577.00000 ns Read took          51 cycles
# Read at address        1152
# 25097.00000 ns Read took          51 cycles
# Read at address        1280
# 25617.00000 ns Read took          51 cycles
# Read at address        1408
# 26137.00000 ns Read took          51 cycles
# Read at address        1536
# 26657.00000 ns Read took          51 cycles
# Read at address        1664
# 27177.00000 ns Read took          51 cycles
# Read at address        1792
# 27697.00000 ns Read took          51 cycles
# Read at address        1920
# 28217.00000 ns Read took          51 cycles
# 28417.00000 ns Read took          19 cycles
# 76109.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(312)
#    Time: 76109 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 312
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:32 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:41:32 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:33 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:41:33 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:34 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:41:34 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:34 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:41:35 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:35 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:41:35 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:41:36 on Dec 10,2020, Elapsed time: 0:02:06
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:41:36 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address           0
# 1177.00000 ns Read took         116 cycles
# Read at address         128
# 2347.00000 ns Read took         116 cycles
# Read at address         256
# 3517.00000 ns Read took         116 cycles
# Read at address         384
# 4687.00000 ns Read took         116 cycles
# Read at address         512
# 5857.00000 ns Read took         116 cycles
# Read at address         640
# 7027.00000 ns Read took         116 cycles
# Read at address         768
# 8197.00000 ns Read took         116 cycles
# Read at address         896
# 9367.00000 ns Read took         116 cycles
# Read at address        1024
# 10537.00000 ns Read took         116 cycles
# Read at address        1152
# 11707.00000 ns Read took         116 cycles
# Read at address        1280
# 12877.00000 ns Read took         116 cycles
# Read at address        1408
# 14047.00000 ns Read took         116 cycles
# Read at address        1536
# 15217.00000 ns Read took         116 cycles
# Read at address        1664
# 16387.00000 ns Read took         116 cycles
# Read at address        1792
# 17557.00000 ns Read took         116 cycles
# Read at address        1920
# 18727.00000 ns Read took         116 cycles
# Read at address        2048
# 19897.00000 ns Read took         116 cycles
# Read at address        2176
# 21067.00000 ns Read took         116 cycles
# Read at address        2304
# 22237.00000 ns Read took         116 cycles
# Read at address        2432
# 23407.00000 ns Read took         116 cycles
# Read at address        2560
# 24577.00000 ns Read took         116 cycles
# Read at address        2688
# 25747.00000 ns Read took         116 cycles
# Read at address        2816
# 26917.00000 ns Read took         116 cycles
# Read at address        2944
# 28087.00000 ns Read took         116 cycles
# Read at address        3072
# 29257.00000 ns Read took         116 cycles
# Read at address        3200
# 30427.00000 ns Read took         116 cycles
# Read at address        3328
# 31597.00000 ns Read took         116 cycles
# Read at address        3456
# 32767.00000 ns Read took         116 cycles
# Read at address        3584
# 33937.00000 ns Read took         116 cycles
# Read at address        3712
# 35107.00000 ns Read took         116 cycles
# Read at address        3840
# 36277.00000 ns Read took         116 cycles
# Read at address        3968
# 37447.00000 ns Read took         116 cycles
# Read at address           0
# 37967.00000 ns Read took          51 cycles
# Read at address         128
# 38487.00000 ns Read took          51 cycles
# Read at address         256
# 39007.00000 ns Read took          51 cycles
# Read at address         384
# 39527.00000 ns Read took          51 cycles
# Read at address         512
# 40047.00000 ns Read took          51 cycles
# Read at address         640
# 40567.00000 ns Read took          51 cycles
# Read at address         768
# 41087.00000 ns Read took          51 cycles
# Read at address         896
# 41607.00000 ns Read took          51 cycles
# Read at address        1024
# 42127.00000 ns Read took          51 cycles
# Read at address        1152
# 42647.00000 ns Read took          51 cycles
# Read at address        1280
# 43167.00000 ns Read took          51 cycles
# Read at address        1408
# 43687.00000 ns Read took          51 cycles
# Read at address        1536
# 44207.00000 ns Read took          51 cycles
# Read at address        1664
# 44727.00000 ns Read took          51 cycles
# Read at address        1792
# 45247.00000 ns Read took          51 cycles
# Read at address        1920
# 45767.00000 ns Read took          51 cycles
# Read at address        2048
# 46287.00000 ns Read took          51 cycles
# Read at address        2176
# 46807.00000 ns Read took          51 cycles
# Read at address        2304
# 47327.00000 ns Read took          51 cycles
# Read at address        2432
# 47847.00000 ns Read took          51 cycles
# Read at address        2560
# 48367.00000 ns Read took          51 cycles
# Read at address        2688
# 48887.00000 ns Read took          51 cycles
# Read at address        2816
# 49407.00000 ns Read took          51 cycles
# Read at address        2944
# 49927.00000 ns Read took          51 cycles
# Read at address        3072
# 50447.00000 ns Read took          51 cycles
# Read at address        3200
# 50967.00000 ns Read took          51 cycles
# Read at address        3328
# 51487.00000 ns Read took          51 cycles
# Read at address        3456
# 52007.00000 ns Read took          51 cycles
# Read at address        3584
# 52527.00000 ns Read took          51 cycles
# Read at address        3712
# 53047.00000 ns Read took          51 cycles
# Read at address        3840
# 53567.00000 ns Read took          51 cycles
# Read at address        3968
# 54087.00000 ns Read took          51 cycles
# 54607.00000 ns Read took          51 cycles
# 102299.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(312)
#    Time: 102299 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 312
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:56 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:42:57 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:57 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:42:57 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:58 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:42:58 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:59 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:42:59 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:59 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:42:59 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:43:00 on Dec 10,2020, Elapsed time: 0:01:24
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:43:00 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address           0
# 1177.00000 ns Read took         116 cycles
# Read at address         128
# 2347.00000 ns Read took         116 cycles
# Read at address         256
# 3517.00000 ns Read took         116 cycles
# Read at address         384
# 4687.00000 ns Read took         116 cycles
# Read at address         512
# 5857.00000 ns Read took         116 cycles
# Read at address         640
# 7027.00000 ns Read took         116 cycles
# Read at address         768
# 8197.00000 ns Read took         116 cycles
# Read at address         896
# 9367.00000 ns Read took         116 cycles
# Read at address           0
# 9567.00000 ns Read took          19 cycles
# Read at address         128
# 10737.00000 ns Read took         116 cycles
# Read at address         256
# 10937.00000 ns Read took          19 cycles
# Read at address         384
# 12107.00000 ns Read took         116 cycles
# Read at address         512
# 12307.00000 ns Read took          19 cycles
# Read at address         640
# 13477.00000 ns Read took         116 cycles
# Read at address         768
# 13677.00000 ns Read took          19 cycles
# Read at address         896
# 14847.00000 ns Read took         116 cycles
# 15047.00000 ns Read took          19 cycles
# 62739.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(312)
#    Time: 62739 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 312
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:15 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:43:15 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:16 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:43:16 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:17 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:43:17 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:17 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:43:18 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:18 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:43:18 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:43:19 on Dec 10,2020, Elapsed time: 0:00:19
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:43:19 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address           0
# 1177.00000 ns Read took         116 cycles
# Read at address         128
# 2347.00000 ns Read took         116 cycles
# Read at address         256
# 3517.00000 ns Read took         116 cycles
# Read at address         384
# 4687.00000 ns Read took         116 cycles
# Read at address         512
# 5857.00000 ns Read took         116 cycles
# Read at address         640
# 7027.00000 ns Read took         116 cycles
# Read at address         768
# 8197.00000 ns Read took         116 cycles
# Read at address         896
# 9367.00000 ns Read took         116 cycles
# Read at address           0
# 9567.00000 ns Read took          19 cycles
# Read at address         128
# 9767.00000 ns Read took          19 cycles
# Read at address         256
# 9967.00000 ns Read took          19 cycles
# Read at address         384
# 10167.00000 ns Read took          19 cycles
# Read at address         512
# 10367.00000 ns Read took          19 cycles
# Read at address         640
# 10567.00000 ns Read took          19 cycles
# Read at address         768
# 10767.00000 ns Read took          19 cycles
# Read at address         896
# 10967.00000 ns Read took          19 cycles
# 11167.00000 ns Read took          19 cycles
# 58859.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(312)
#    Time: 58859 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 312
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:16 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:45:17 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:17 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:45:17 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:18 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:45:18 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:18 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:45:19 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:19 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:45:19 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:45:20 on Dec 10,2020, Elapsed time: 0:02:01
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:45:20 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address           0
# 1177.00000 ns Read took         116 cycles
# Read at address         128
# 2347.00000 ns Read took         116 cycles
# Read at address         256
# 3517.00000 ns Read took         116 cycles
# Read at address         384
# 4687.00000 ns Read took         116 cycles
# Read at address         512
# 5857.00000 ns Read took         116 cycles
# Read at address         640
# 7027.00000 ns Read took         116 cycles
# Read at address         768
# 8197.00000 ns Read took         116 cycles
# Read at address         896
# 9367.00000 ns Read took         116 cycles
# Read at address           0
# 9567.00000 ns Read took          19 cycles
# Read at address         128
# 9767.00000 ns Read took          19 cycles
# Read at address         256
# 9967.00000 ns Read took          19 cycles
# Read at address         384
# 10167.00000 ns Read took          19 cycles
# Read at address         512
# 10367.00000 ns Read took          19 cycles
# Read at address         640
# 10567.00000 ns Read took          19 cycles
# Read at address         768
# 10767.00000 ns Read took          19 cycles
# Read at address         896
# 10967.00000 ns Read took          19 cycles
# 11167.00000 ns Read took          19 cycles
# 58859.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(312)
#    Time: 58859 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 312
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:40 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:45:40 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:40 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:45:40 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:41 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:45:42 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:42 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:45:42 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:42 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:45:42 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:45:43 on Dec 10,2020, Elapsed time: 0:00:23
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:45:43 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address           0
# 1177.00000 ns Read took         116 cycles
# Read at address         128
# 2347.00000 ns Read took         116 cycles
# Read at address         256
# 3517.00000 ns Read took         116 cycles
# Read at address         384
# 4687.00000 ns Read took         116 cycles
# Read at address         512
# 5857.00000 ns Read took         116 cycles
# Read at address         640
# 7027.00000 ns Read took         116 cycles
# Read at address         768
# 8197.00000 ns Read took         116 cycles
# Read at address         896
# 9367.00000 ns Read took         116 cycles
# Read at address        1024
# 10537.00000 ns Read took         116 cycles
# Read at address           0
# 10737.00000 ns Read took          19 cycles
# Read at address         128
# 10937.00000 ns Read took          19 cycles
# Read at address         256
# 11137.00000 ns Read took          19 cycles
# Read at address         384
# 11337.00000 ns Read took          19 cycles
# Read at address         512
# 11537.00000 ns Read took          19 cycles
# Read at address         640
# 11737.00000 ns Read took          19 cycles
# Read at address         768
# 11937.00000 ns Read took          19 cycles
# Read at address         896
# 12137.00000 ns Read took          19 cycles
# 12337.00000 ns Read took          19 cycles
# 60029.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(312)
#    Time: 60029 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 312
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:51 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:47:51 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:51 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:47:52 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:53 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:47:53 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:53 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:47:54 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:54 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:47:54 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:47:54 on Dec 10,2020, Elapsed time: 0:02:11
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:47:54 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address           0
# 1177.00000 ns Read took         116 cycles
# Read at address         128
# 2347.00000 ns Read took         116 cycles
# Read at address         256
# 3517.00000 ns Read took         116 cycles
# Read at address         384
# 4687.00000 ns Read took         116 cycles
# Read at address         512
# 5857.00000 ns Read took         116 cycles
# Read at address         640
# 7027.00000 ns Read took         116 cycles
# Read at address         768
# 8197.00000 ns Read took         116 cycles
# Read at address         896
# 9367.00000 ns Read took         116 cycles
# Read at address        1024
# 10537.00000 ns Read took         116 cycles
# Read at address        1152
# 11707.00000 ns Read took         116 cycles
# Read at address        1280
# 12877.00000 ns Read took         116 cycles
# Read at address        1408
# 14047.00000 ns Read took         116 cycles
# Read at address        1536
# 15217.00000 ns Read took         116 cycles
# Read at address        1664
# 16387.00000 ns Read took         116 cycles
# Read at address        1792
# 17557.00000 ns Read took         116 cycles
# Read at address        1920
# 18727.00000 ns Read took         116 cycles
# Read at address        2048
# 19897.00000 ns Read took         116 cycles
# Read at address           0
# 20417.00000 ns Read took          51 cycles
# Read at address         128
# 20937.00000 ns Read took          51 cycles
# Read at address         256
# 21457.00000 ns Read took          51 cycles
# Read at address         384
# 21977.00000 ns Read took          51 cycles
# Read at address         512
# 22497.00000 ns Read took          51 cycles
# Read at address         640
# 23017.00000 ns Read took          51 cycles
# Read at address         768
# 23537.00000 ns Read took          51 cycles
# Read at address         896
# 24057.00000 ns Read took          51 cycles
# Read at address        1024
# 24577.00000 ns Read took          51 cycles
# Read at address        1152
# 25097.00000 ns Read took          51 cycles
# Read at address        1280
# 25617.00000 ns Read took          51 cycles
# Read at address        1408
# 26137.00000 ns Read took          51 cycles
# Read at address        1536
# 26657.00000 ns Read took          51 cycles
# Read at address        1664
# 27177.00000 ns Read took          51 cycles
# Read at address        1792
# 27697.00000 ns Read took          51 cycles
# Read at address        1920
# 28217.00000 ns Read took          51 cycles
# 75909.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(312)
#    Time: 75909 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 312
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:58 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:48:58 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:59 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:48:59 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:00 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:49:00 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:00 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:49:01 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:01 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:49:01 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:49:02 on Dec 10,2020, Elapsed time: 0:01:08
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:49:02 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address           0
# 1177.00000 ns Read took         116 cycles
# Read at address         128
# 2347.00000 ns Read took         116 cycles
# Read at address         256
# 3517.00000 ns Read took         116 cycles
# Read at address         384
# 4687.00000 ns Read took         116 cycles
# Read at address         512
# 5857.00000 ns Read took         116 cycles
# Read at address         640
# 7027.00000 ns Read took         116 cycles
# Read at address         768
# 8197.00000 ns Read took         116 cycles
# Read at address         896
# 9367.00000 ns Read took         116 cycles
# Read at address        1024
# 10537.00000 ns Read took         116 cycles
# Read at address        1152
# 11707.00000 ns Read took         116 cycles
# Read at address        1280
# 12877.00000 ns Read took         116 cycles
# Read at address        1408
# 14047.00000 ns Read took         116 cycles
# Read at address        1536
# 15217.00000 ns Read took         116 cycles
# Read at address        1664
# 16387.00000 ns Read took         116 cycles
# Read at address        1792
# 17557.00000 ns Read took         116 cycles
# Read at address        1920
# 18727.00000 ns Read took         116 cycles
# Read at address        2048
# 19897.00000 ns Read took         116 cycles
# Read at address        2176
# 21067.00000 ns Read took         116 cycles
# Read at address        2304
# 22237.00000 ns Read took         116 cycles
# Read at address        2432
# 23407.00000 ns Read took         116 cycles
# Read at address        2560
# 24577.00000 ns Read took         116 cycles
# Read at address        2688
# 25747.00000 ns Read took         116 cycles
# Read at address        2816
# 26917.00000 ns Read took         116 cycles
# Read at address        2944
# 28087.00000 ns Read took         116 cycles
# Read at address        3072
# 29257.00000 ns Read took         116 cycles
# Read at address        3200
# 30427.00000 ns Read took         116 cycles
# Read at address        3328
# 31597.00000 ns Read took         116 cycles
# Read at address        3456
# 32767.00000 ns Read took         116 cycles
# Read at address        3584
# 33937.00000 ns Read took         116 cycles
# Read at address        3712
# 35107.00000 ns Read took         116 cycles
# Read at address        3840
# 36277.00000 ns Read took         116 cycles
# Read at address        3968
# 37447.00000 ns Read took         116 cycles
# Read at address        4096
# 38617.00000 ns Read took         116 cycles
# Read at address           0
# 39137.00000 ns Read took          51 cycles
# Read at address         128
# 39657.00000 ns Read took          51 cycles
# Read at address         256
# 40177.00000 ns Read took          51 cycles
# Read at address         384
# 40697.00000 ns Read took          51 cycles
# Read at address         512
# 41217.00000 ns Read took          51 cycles
# Read at address         640
# 41737.00000 ns Read took          51 cycles
# Read at address         768
# 42257.00000 ns Read took          51 cycles
# Read at address         896
# 42777.00000 ns Read took          51 cycles
# Read at address        1024
# 43297.00000 ns Read took          51 cycles
# Read at address        1152
# 43817.00000 ns Read took          51 cycles
# Read at address        1280
# 44337.00000 ns Read took          51 cycles
# Read at address        1408
# 44857.00000 ns Read took          51 cycles
# Read at address        1536
# 45377.00000 ns Read took          51 cycles
# Read at address        1664
# 45897.00000 ns Read took          51 cycles
# Read at address        1792
# 46417.00000 ns Read took          51 cycles
# Read at address        1920
# 46937.00000 ns Read took          51 cycles
# Read at address        2048
# 47457.00000 ns Read took          51 cycles
# Read at address        2176
# 47977.00000 ns Read took          51 cycles
# Read at address        2304
# 48497.00000 ns Read took          51 cycles
# Read at address        2432
# 49017.00000 ns Read took          51 cycles
# Read at address        2560
# 49537.00000 ns Read took          51 cycles
# Read at address        2688
# 50057.00000 ns Read took          51 cycles
# Read at address        2816
# 50577.00000 ns Read took          51 cycles
# Read at address        2944
# 51097.00000 ns Read took          51 cycles
# Read at address        3072
# 51617.00000 ns Read took          51 cycles
# Read at address        3200
# 52137.00000 ns Read took          51 cycles
# Read at address        3328
# 52657.00000 ns Read took          51 cycles
# Read at address        3456
# 53177.00000 ns Read took          51 cycles
# Read at address        3584
# 53697.00000 ns Read took          51 cycles
# Read at address        3712
# 54217.00000 ns Read took          51 cycles
# Read at address        3840
# 54737.00000 ns Read took          51 cycles
# Read at address        3968
# 55257.00000 ns Read took          51 cycles
# 102949.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(312)
#    Time: 102949 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 312
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:55 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:49:56 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:56 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:49:56 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:57 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:49:57 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:58 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:49:58 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:58 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:49:58 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:49:59 on Dec 10,2020, Elapsed time: 0:00:57
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:49:59 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address           0
# 1177.00000 ns Read took         116 cycles
# Read at address         128
# 2347.00000 ns Read took         116 cycles
# Read at address         256
# 3517.00000 ns Read took         116 cycles
# Read at address         384
# 4687.00000 ns Read took         116 cycles
# Read at address         512
# 5857.00000 ns Read took         116 cycles
# Read at address         640
# 7027.00000 ns Read took         116 cycles
# Read at address         768
# 8197.00000 ns Read took         116 cycles
# Read at address         896
# 9367.00000 ns Read took         116 cycles
# Read at address        1024
# 10537.00000 ns Read took         116 cycles
# Read at address        1152
# 11707.00000 ns Read took         116 cycles
# Read at address        1280
# 12877.00000 ns Read took         116 cycles
# Read at address        1408
# 14047.00000 ns Read took         116 cycles
# Read at address        1536
# 15217.00000 ns Read took         116 cycles
# Read at address        1664
# 16387.00000 ns Read took         116 cycles
# Read at address        1792
# 17557.00000 ns Read took         116 cycles
# Read at address        1920
# 18727.00000 ns Read took         116 cycles
# Read at address        2048
# 19897.00000 ns Read took         116 cycles
# Read at address        2176
# 21067.00000 ns Read took         116 cycles
# Read at address        2304
# 22237.00000 ns Read took         116 cycles
# Read at address        2432
# 23407.00000 ns Read took         116 cycles
# Read at address        2560
# 24577.00000 ns Read took         116 cycles
# Read at address        2688
# 25747.00000 ns Read took         116 cycles
# Read at address        2816
# 26917.00000 ns Read took         116 cycles
# Read at address        2944
# 28087.00000 ns Read took         116 cycles
# Read at address        3072
# 29257.00000 ns Read took         116 cycles
# Read at address        3200
# 30427.00000 ns Read took         116 cycles
# Read at address        3328
# 31597.00000 ns Read took         116 cycles
# Read at address        3456
# 32767.00000 ns Read took         116 cycles
# Read at address        3584
# 33937.00000 ns Read took         116 cycles
# Read at address        3712
# 35107.00000 ns Read took         116 cycles
# Read at address        3840
# 36277.00000 ns Read took         116 cycles
# Read at address        3968
# 37447.00000 ns Read took         116 cycles
# Read at address        4096
# 38617.00000 ns Read took         116 cycles
# Read at address        4224
# 39787.00000 ns Read took         116 cycles
# Read at address        4352
# 40957.00000 ns Read took         116 cycles
# Read at address        4480
# 42127.00000 ns Read took         116 cycles
# Read at address        4608
# 43297.00000 ns Read took         116 cycles
# Read at address        4736
# 44467.00000 ns Read took         116 cycles
# Read at address        4864
# 45637.00000 ns Read took         116 cycles
# Read at address        4992
# 46807.00000 ns Read took         116 cycles
# Read at address        5120
# 47977.00000 ns Read took         116 cycles
# Read at address        5248
# 49147.00000 ns Read took         116 cycles
# Read at address        5376
# 50317.00000 ns Read took         116 cycles
# Read at address        5504
# 51487.00000 ns Read took         116 cycles
# Read at address        5632
# 52657.00000 ns Read took         116 cycles
# Read at address        5760
# 53827.00000 ns Read took         116 cycles
# Read at address        5888
# 54997.00000 ns Read took         116 cycles
# Read at address        6016
# 56167.00000 ns Read took         116 cycles
# Read at address        6144
# 57337.00000 ns Read took         116 cycles
# Read at address        6272
# 58507.00000 ns Read took         116 cycles
# Read at address        6400
# 59677.00000 ns Read took         116 cycles
# Read at address        6528
# 60847.00000 ns Read took         116 cycles
# Read at address        6656
# 62017.00000 ns Read took         116 cycles
# Read at address        6784
# 63187.00000 ns Read took         116 cycles
# Read at address        6912
# 64357.00000 ns Read took         116 cycles
# Read at address        7040
# 65527.00000 ns Read took         116 cycles
# Read at address        7168
# 66697.00000 ns Read took         116 cycles
# Read at address        7296
# 67867.00000 ns Read took         116 cycles
# Read at address        7424
# 69037.00000 ns Read took         116 cycles
# Read at address        7552
# 70207.00000 ns Read took         116 cycles
# Read at address        7680
# 71377.00000 ns Read took         116 cycles
# Read at address        7808
# 72547.00000 ns Read took         116 cycles
# Read at address        7936
# 73717.00000 ns Read took         116 cycles
# Read at address        8064
# 74887.00000 ns Read took         116 cycles
# Read at address        8192
# 76057.00000 ns Read took         116 cycles
# Read at address           0
# 76577.00000 ns Read took          51 cycles
# Read at address         128
# 77097.00000 ns Read took          51 cycles
# Read at address         256
# 77617.00000 ns Read took          51 cycles
# Read at address         384
# 78137.00000 ns Read took          51 cycles
# Read at address         512
# 78657.00000 ns Read took          51 cycles
# Read at address         640
# 79177.00000 ns Read took          51 cycles
# Read at address         768
# 79697.00000 ns Read took          51 cycles
# Read at address         896
# 80217.00000 ns Read took          51 cycles
# Read at address        1024
# 80737.00000 ns Read took          51 cycles
# Read at address        1152
# 81257.00000 ns Read took          51 cycles
# Read at address        1280
# 81777.00000 ns Read took          51 cycles
# Read at address        1408
# 82297.00000 ns Read took          51 cycles
# Read at address        1536
# 82817.00000 ns Read took          51 cycles
# Read at address        1664
# 83337.00000 ns Read took          51 cycles
# Read at address        1792
# 83857.00000 ns Read took          51 cycles
# Read at address        1920
# 84377.00000 ns Read took          51 cycles
# Read at address        2048
# 84897.00000 ns Read took          51 cycles
# Read at address        2176
# 85417.00000 ns Read took          51 cycles
# Read at address        2304
# 85937.00000 ns Read took          51 cycles
# Read at address        2432
# 86457.00000 ns Read took          51 cycles
# Read at address        2560
# 86977.00000 ns Read took          51 cycles
# Read at address        2688
# 87497.00000 ns Read took          51 cycles
# Read at address        2816
# 88017.00000 ns Read took          51 cycles
# Read at address        2944
# 88537.00000 ns Read took          51 cycles
# Read at address        3072
# 89057.00000 ns Read took          51 cycles
# Read at address        3200
# 89577.00000 ns Read took          51 cycles
# Read at address        3328
# 90097.00000 ns Read took          51 cycles
# Read at address        3456
# 90617.00000 ns Read took          51 cycles
# Read at address        3584
# 91137.00000 ns Read took          51 cycles
# Read at address        3712
# 91657.00000 ns Read took          51 cycles
# Read at address        3840
# 92177.00000 ns Read took          51 cycles
# Read at address        3968
# 92697.00000 ns Read took          51 cycles
# Read at address        4096
# 93217.00000 ns Read took          51 cycles
# Read at address        4224
# 93737.00000 ns Read took          51 cycles
# Read at address        4352
# 94257.00000 ns Read took          51 cycles
# Read at address        4480
# 94777.00000 ns Read took          51 cycles
# Read at address        4608
# 95297.00000 ns Read took          51 cycles
# Read at address        4736
# 95817.00000 ns Read took          51 cycles
# Read at address        4864
# 96337.00000 ns Read took          51 cycles
# Read at address        4992
# 96857.00000 ns Read took          51 cycles
# Read at address        5120
# 97377.00000 ns Read took          51 cycles
# Read at address        5248
# 97897.00000 ns Read took          51 cycles
# Read at address        5376
# 98417.00000 ns Read took          51 cycles
# Read at address        5504
# 98937.00000 ns Read took          51 cycles
# Read at address        5632
# 99457.00000 ns Read took          51 cycles
# Read at address        5760
# 99977.00000 ns Read took          51 cycles
# Read at address        5888
# 100497.00000 ns Read took          51 cycles
# Read at address        6016
# 101017.00000 ns Read took          51 cycles
# Read at address        6144
# 101537.00000 ns Read took          51 cycles
# Read at address        6272
# 102057.00000 ns Read took          51 cycles
# Read at address        6400
# 102577.00000 ns Read took          51 cycles
# Read at address        6528
# 103097.00000 ns Read took          51 cycles
# Read at address        6656
# 103617.00000 ns Read took          51 cycles
# Read at address        6784
# 104137.00000 ns Read took          51 cycles
# Read at address        6912
# 104657.00000 ns Read took          51 cycles
# Read at address        7040
# 105177.00000 ns Read took          51 cycles
# Read at address        7168
# 105697.00000 ns Read took          51 cycles
# Read at address        7296
# 106217.00000 ns Read took          51 cycles
# Read at address        7424
# 106737.00000 ns Read took          51 cycles
# Read at address        7552
# 107257.00000 ns Read took          51 cycles
# Read at address        7680
# 107777.00000 ns Read took          51 cycles
# Read at address        7808
# 108297.00000 ns Read took          51 cycles
# Read at address        7936
# 108817.00000 ns Read took          51 cycles
# Read at address        8064
# 109337.00000 ns Read took          51 cycles
# 157029.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(312)
#    Time: 157029 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 312
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:51:08 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:51:08 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:51:08 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:51:08 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:51:09 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:51:10 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:51:10 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:51:10 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:51:10 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:51:11 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:51:11 on Dec 10,2020, Elapsed time: 0:01:12
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:51:11 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      64
# 2347.00000 ns Read took         116 cycles
# Read at address     128
# 3517.00000 ns Read took         116 cycles
# Read at address     192
# 4687.00000 ns Read took         116 cycles
# Read at address     256
# 5857.00000 ns Read took         116 cycles
# Read at address     320
# 7027.00000 ns Read took         116 cycles
# Read at address     384
# 8197.00000 ns Read took         116 cycles
# Read at address     448
# 9367.00000 ns Read took         116 cycles
# Read at address     512
# 10537.00000 ns Read took         116 cycles
# Read at address     576
# 11707.00000 ns Read took         116 cycles
# Read at address     640
# 12877.00000 ns Read took         116 cycles
# Read at address     704
# 14047.00000 ns Read took         116 cycles
# Read at address     768
# 15217.00000 ns Read took         116 cycles
# Read at address     832
# 16387.00000 ns Read took         116 cycles
# Read at address     896
# 17557.00000 ns Read took         116 cycles
# Read at address     960
# 18727.00000 ns Read took         116 cycles
# Read at address    1024
# 19897.00000 ns Read took         116 cycles
# Read at address    1088
# 21067.00000 ns Read took         116 cycles
# Read at address    1152
# 22237.00000 ns Read took         116 cycles
# Read at address    1216
# 23407.00000 ns Read took         116 cycles
# Read at address    1280
# 24577.00000 ns Read took         116 cycles
# Read at address    1344
# 25747.00000 ns Read took         116 cycles
# Read at address    1408
# 26917.00000 ns Read took         116 cycles
# Read at address    1472
# 28087.00000 ns Read took         116 cycles
# Read at address    1536
# 29257.00000 ns Read took         116 cycles
# Read at address    1600
# 30427.00000 ns Read took         116 cycles
# Read at address    1664
# 31597.00000 ns Read took         116 cycles
# Read at address    1728
# 32767.00000 ns Read took         116 cycles
# Read at address    1792
# 33937.00000 ns Read took         116 cycles
# Read at address    1856
# 35107.00000 ns Read took         116 cycles
# Read at address    1920
# 36277.00000 ns Read took         116 cycles
# Read at address    1984
# 37447.00000 ns Read took         116 cycles
# Read at address    2048
# 38617.00000 ns Read took         116 cycles
# Read at address    2112
# 39787.00000 ns Read took         116 cycles
# Read at address    2176
# 40957.00000 ns Read took         116 cycles
# Read at address    2240
# 42127.00000 ns Read took         116 cycles
# Read at address    2304
# 43297.00000 ns Read took         116 cycles
# Read at address    2368
# 44467.00000 ns Read took         116 cycles
# Read at address    2432
# 45637.00000 ns Read took         116 cycles
# Read at address    2496
# 46807.00000 ns Read took         116 cycles
# Read at address    2560
# 47977.00000 ns Read took         116 cycles
# Read at address    2624
# 49147.00000 ns Read took         116 cycles
# Read at address    2688
# 50317.00000 ns Read took         116 cycles
# Read at address    2752
# 51487.00000 ns Read took         116 cycles
# Read at address    2816
# 52657.00000 ns Read took         116 cycles
# Read at address    2880
# 53827.00000 ns Read took         116 cycles
# Read at address    2944
# 54997.00000 ns Read took         116 cycles
# Read at address    3008
# 56167.00000 ns Read took         116 cycles
# Read at address    3072
# 57337.00000 ns Read took         116 cycles
# Read at address    3136
# 58507.00000 ns Read took         116 cycles
# Read at address    3200
# 59677.00000 ns Read took         116 cycles
# Read at address    3264
# 60847.00000 ns Read took         116 cycles
# Read at address    3328
# 62017.00000 ns Read took         116 cycles
# Read at address    3392
# 63187.00000 ns Read took         116 cycles
# Read at address    3456
# 64357.00000 ns Read took         116 cycles
# Read at address    3520
# 65527.00000 ns Read took         116 cycles
# Read at address    3584
# 66697.00000 ns Read took         116 cycles
# Read at address    3648
# 67867.00000 ns Read took         116 cycles
# Read at address    3712
# 69037.00000 ns Read took         116 cycles
# Read at address    3776
# 70207.00000 ns Read took         116 cycles
# Read at address    3840
# 71377.00000 ns Read took         116 cycles
# Read at address    3904
# 72547.00000 ns Read took         116 cycles
# Read at address    3968
# 73717.00000 ns Read took         116 cycles
# Read at address    4032
# 74887.00000 ns Read took         116 cycles
# Read at address    4096
# 76057.00000 ns Read took         116 cycles
# Read at address    4160
# 77227.00000 ns Read took         116 cycles
# Read at address    4224
# 78397.00000 ns Read took         116 cycles
# Read at address    4288
# 79567.00000 ns Read took         116 cycles
# Read at address    4352
# 80737.00000 ns Read took         116 cycles
# Read at address    4416
# 81907.00000 ns Read took         116 cycles
# Read at address    4480
# 83077.00000 ns Read took         116 cycles
# Read at address    4544
# 84247.00000 ns Read took         116 cycles
# Read at address    4608
# 85417.00000 ns Read took         116 cycles
# Read at address    4672
# 86587.00000 ns Read took         116 cycles
# Read at address    4736
# 87757.00000 ns Read took         116 cycles
# Read at address    4800
# 88927.00000 ns Read took         116 cycles
# Read at address    4864
# 90097.00000 ns Read took         116 cycles
# Read at address    4928
# 91267.00000 ns Read took         116 cycles
# Read at address    4992
# 92437.00000 ns Read took         116 cycles
# Read at address    5056
# 93607.00000 ns Read took         116 cycles
# Read at address    5120
# 94777.00000 ns Read took         116 cycles
# Read at address    5184
# 95947.00000 ns Read took         116 cycles
# Read at address    5248
# 97117.00000 ns Read took         116 cycles
# Read at address    5312
# 98287.00000 ns Read took         116 cycles
# Read at address    5376
# 99457.00000 ns Read took         116 cycles
# Read at address    5440
# 100627.00000 ns Read took         116 cycles
# Read at address    5504
# 101797.00000 ns Read took         116 cycles
# Read at address    5568
# 102967.00000 ns Read took         116 cycles
# Read at address    5632
# 104137.00000 ns Read took         116 cycles
# Read at address    5696
# 105307.00000 ns Read took         116 cycles
# Read at address    5760
# 106477.00000 ns Read took         116 cycles
# Read at address    5824
# 107647.00000 ns Read took         116 cycles
# Read at address    5888
# 108817.00000 ns Read took         116 cycles
# Read at address    5952
# 109987.00000 ns Read took         116 cycles
# Read at address    6016
# 111157.00000 ns Read took         116 cycles
# Read at address    6080
# 112327.00000 ns Read took         116 cycles
# Read at address    6144
# 113497.00000 ns Read took         116 cycles
# Read at address    6208
# 114667.00000 ns Read took         116 cycles
# Read at address    6272
# 115837.00000 ns Read took         116 cycles
# Read at address    6336
# 117007.00000 ns Read took         116 cycles
# Read at address    6400
# 118177.00000 ns Read took         116 cycles
# Read at address    6464
# 119347.00000 ns Read took         116 cycles
# Read at address    6528
# 120517.00000 ns Read took         116 cycles
# Read at address    6592
# 121687.00000 ns Read took         116 cycles
# Read at address    6656
# 122857.00000 ns Read took         116 cycles
# Read at address    6720
# 124027.00000 ns Read took         116 cycles
# Read at address    6784
# 125197.00000 ns Read took         116 cycles
# Read at address    6848
# 126367.00000 ns Read took         116 cycles
# Read at address    6912
# 127537.00000 ns Read took         116 cycles
# Read at address    6976
# 128707.00000 ns Read took         116 cycles
# Read at address    7040
# 129877.00000 ns Read took         116 cycles
# Read at address    7104
# 131047.00000 ns Read took         116 cycles
# Read at address    7168
# 132217.00000 ns Read took         116 cycles
# Read at address    7232
# 133387.00000 ns Read took         116 cycles
# Read at address    7296
# 134557.00000 ns Read took         116 cycles
# Read at address    7360
# 135727.00000 ns Read took         116 cycles
# Read at address    7424
# 136897.00000 ns Read took         116 cycles
# Read at address    7488
# 138067.00000 ns Read took         116 cycles
# Read at address    7552
# 139237.00000 ns Read took         116 cycles
# Read at address    7616
# 140407.00000 ns Read took         116 cycles
# Read at address    7680
# 141577.00000 ns Read took         116 cycles
# Read at address    7744
# 142747.00000 ns Read took         116 cycles
# Read at address    7808
# 143917.00000 ns Read took         116 cycles
# Read at address    7872
# 145087.00000 ns Read took         116 cycles
# Read at address    7936
# 146257.00000 ns Read took         116 cycles
# Read at address    8000
# 147427.00000 ns Read took         116 cycles
# Read at address    8064
# 148597.00000 ns Read took         116 cycles
# Read at address    8128
# 149767.00000 ns Read took         116 cycles
# Read at address    8192
# 150937.00000 ns Read took         116 cycles
# Read at address       0
# 152107.00000 ns Read took         116 cycles
# Read at address      64
# 152627.00000 ns Read took          51 cycles
# Read at address     128
# 153147.00000 ns Read took          51 cycles
# Read at address     192
# 153667.00000 ns Read took          51 cycles
# Read at address     256
# 154187.00000 ns Read took          51 cycles
# Read at address     320
# 154707.00000 ns Read took          51 cycles
# Read at address     384
# 155227.00000 ns Read took          51 cycles
# Read at address     448
# 155747.00000 ns Read took          51 cycles
# Read at address     512
# 156267.00000 ns Read took          51 cycles
# Read at address     576
# 156787.00000 ns Read took          51 cycles
# Read at address     640
# 157307.00000 ns Read took          51 cycles
# Read at address     704
# 157827.00000 ns Read took          51 cycles
# Read at address     768
# 158347.00000 ns Read took          51 cycles
# Read at address     832
# 158867.00000 ns Read took          51 cycles
# Read at address     896
# 159387.00000 ns Read took          51 cycles
# Read at address     960
# 159907.00000 ns Read took          51 cycles
# Read at address    1024
# 160427.00000 ns Read took          51 cycles
# Read at address    1088
# 160947.00000 ns Read took          51 cycles
# Read at address    1152
# 161467.00000 ns Read took          51 cycles
# Read at address    1216
# 161987.00000 ns Read took          51 cycles
# Read at address    1280
# 162507.00000 ns Read took          51 cycles
# Read at address    1344
# 163027.00000 ns Read took          51 cycles
# Read at address    1408
# 163547.00000 ns Read took          51 cycles
# Read at address    1472
# 164067.00000 ns Read took          51 cycles
# Read at address    1536
# 164587.00000 ns Read took          51 cycles
# Read at address    1600
# 165107.00000 ns Read took          51 cycles
# Read at address    1664
# 165627.00000 ns Read took          51 cycles
# Read at address    1728
# 166147.00000 ns Read took          51 cycles
# Read at address    1792
# 166667.00000 ns Read took          51 cycles
# Read at address    1856
# 167187.00000 ns Read took          51 cycles
# Read at address    1920
# 167707.00000 ns Read took          51 cycles
# Read at address    1984
# 168227.00000 ns Read took          51 cycles
# Read at address    2048
# 168747.00000 ns Read took          51 cycles
# Read at address    2112
# 169267.00000 ns Read took          51 cycles
# Read at address    2176
# 169787.00000 ns Read took          51 cycles
# Read at address    2240
# 170307.00000 ns Read took          51 cycles
# Read at address    2304
# 170827.00000 ns Read took          51 cycles
# Read at address    2368
# 171347.00000 ns Read took          51 cycles
# Read at address    2432
# 171867.00000 ns Read took          51 cycles
# Read at address    2496
# 172387.00000 ns Read took          51 cycles
# Read at address    2560
# 172907.00000 ns Read took          51 cycles
# Read at address    2624
# 173427.00000 ns Read took          51 cycles
# Read at address    2688
# 173947.00000 ns Read took          51 cycles
# Read at address    2752
# 174467.00000 ns Read took          51 cycles
# Read at address    2816
# 174987.00000 ns Read took          51 cycles
# Read at address    2880
# 175507.00000 ns Read took          51 cycles
# Read at address    2944
# 176027.00000 ns Read took          51 cycles
# Read at address    3008
# 176547.00000 ns Read took          51 cycles
# Read at address    3072
# 177067.00000 ns Read took          51 cycles
# Read at address    3136
# 177587.00000 ns Read took          51 cycles
# Read at address    3200
# 178107.00000 ns Read took          51 cycles
# Read at address    3264
# 178627.00000 ns Read took          51 cycles
# Read at address    3328
# 179147.00000 ns Read took          51 cycles
# Read at address    3392
# 179667.00000 ns Read took          51 cycles
# Read at address    3456
# 180187.00000 ns Read took          51 cycles
# Read at address    3520
# 180707.00000 ns Read took          51 cycles
# Read at address    3584
# 181227.00000 ns Read took          51 cycles
# Read at address    3648
# 181747.00000 ns Read took          51 cycles
# Read at address    3712
# 182267.00000 ns Read took          51 cycles
# Read at address    3776
# 182787.00000 ns Read took          51 cycles
# Read at address    3840
# 183307.00000 ns Read took          51 cycles
# Read at address    3904
# 183827.00000 ns Read took          51 cycles
# Read at address    3968
# 184347.00000 ns Read took          51 cycles
# Read at address    4032
# 184867.00000 ns Read took          51 cycles
# Read at address    4096
# 185387.00000 ns Read took          51 cycles
# Read at address    4160
# 185907.00000 ns Read took          51 cycles
# Read at address    4224
# 186427.00000 ns Read took          51 cycles
# Read at address    4288
# 186947.00000 ns Read took          51 cycles
# Read at address    4352
# 187467.00000 ns Read took          51 cycles
# Read at address    4416
# 187987.00000 ns Read took          51 cycles
# Read at address    4480
# 188507.00000 ns Read took          51 cycles
# Read at address    4544
# 189027.00000 ns Read took          51 cycles
# Read at address    4608
# 189547.00000 ns Read took          51 cycles
# Read at address    4672
# 190067.00000 ns Read took          51 cycles
# Read at address    4736
# 190587.00000 ns Read took          51 cycles
# Read at address    4800
# 191107.00000 ns Read took          51 cycles
# Read at address    4864
# 191627.00000 ns Read took          51 cycles
# Read at address    4928
# 192147.00000 ns Read took          51 cycles
# Read at address    4992
# 192667.00000 ns Read took          51 cycles
# Read at address    5056
# 193187.00000 ns Read took          51 cycles
# Read at address    5120
# 193707.00000 ns Read took          51 cycles
# Read at address    5184
# 194227.00000 ns Read took          51 cycles
# Read at address    5248
# 194747.00000 ns Read took          51 cycles
# Read at address    5312
# 195267.00000 ns Read took          51 cycles
# Read at address    5376
# 195787.00000 ns Read took          51 cycles
# Read at address    5440
# 196307.00000 ns Read took          51 cycles
# Read at address    5504
# 196827.00000 ns Read took          51 cycles
# Read at address    5568
# 197347.00000 ns Read took          51 cycles
# Read at address    5632
# 197867.00000 ns Read took          51 cycles
# Read at address    5696
# 198387.00000 ns Read took          51 cycles
# Read at address    5760
# 198907.00000 ns Read took          51 cycles
# Read at address    5824
# 199427.00000 ns Read took          51 cycles
# Read at address    5888
# 199947.00000 ns Read took          51 cycles
# Read at address    5952
# 200467.00000 ns Read took          51 cycles
# Read at address    6016
# 200987.00000 ns Read took          51 cycles
# Read at address    6080
# 201507.00000 ns Read took          51 cycles
# Read at address    6144
# 202027.00000 ns Read took          51 cycles
# Read at address    6208
# 202547.00000 ns Read took          51 cycles
# Read at address    6272
# 203067.00000 ns Read took          51 cycles
# Read at address    6336
# 203587.00000 ns Read took          51 cycles
# Read at address    6400
# 204107.00000 ns Read took          51 cycles
# Read at address    6464
# 204627.00000 ns Read took          51 cycles
# Read at address    6528
# 205147.00000 ns Read took          51 cycles
# Read at address    6592
# 205667.00000 ns Read took          51 cycles
# Read at address    6656
# 206187.00000 ns Read took          51 cycles
# Read at address    6720
# 206707.00000 ns Read took          51 cycles
# Read at address    6784
# 207227.00000 ns Read took          51 cycles
# Read at address    6848
# 207747.00000 ns Read took          51 cycles
# Read at address    6912
# 208267.00000 ns Read took          51 cycles
# Read at address    6976
# 208787.00000 ns Read took          51 cycles
# Read at address    7040
# 209307.00000 ns Read took          51 cycles
# Read at address    7104
# 209827.00000 ns Read took          51 cycles
# Read at address    7168
# 210347.00000 ns Read took          51 cycles
# Read at address    7232
# 211517.00000 ns Read took         116 cycles
# Read at address    7296
# 212037.00000 ns Read took          51 cycles
# Read at address    7360
# 212557.00000 ns Read took          51 cycles
# Read at address    7424
# 213077.00000 ns Read took          51 cycles
# Read at address    7488
# 213597.00000 ns Read took          51 cycles
# Read at address    7552
# 214117.00000 ns Read took          51 cycles
# Read at address    7616
# 214637.00000 ns Read took          51 cycles
# Read at address    7680
# 215157.00000 ns Read took          51 cycles
# Read at address    7744
# 215677.00000 ns Read took          51 cycles
# Read at address    7808
# 216197.00000 ns Read took          51 cycles
# Read at address    7872
# 216717.00000 ns Read took          51 cycles
# Read at address    7936
# 217237.00000 ns Read took          51 cycles
# Read at address    8000
# 217757.00000 ns Read took          51 cycles
# Read at address    8064
# 218277.00000 ns Read took          51 cycles
# Read at address    8128
# 218797.00000 ns Read took          51 cycles
# 266489.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(314)
#    Time: 266489 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 314
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:51:37 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:51:37 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:51:37 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:51:38 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:51:38 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:51:39 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:51:39 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:51:39 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:51:39 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:51:40 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:51:40 on Dec 10,2020, Elapsed time: 0:00:29
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:51:40 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address      64
# 2347.00000 ns Read took         116 cycles
# Read at address     128
# 3517.00000 ns Read took         116 cycles
# Read at address     192
# 4687.00000 ns Read took         116 cycles
# Read at address     256
# 5857.00000 ns Read took         116 cycles
# Read at address     320
# 7027.00000 ns Read took         116 cycles
# Read at address     384
# 8197.00000 ns Read took         116 cycles
# Read at address     448
# 9367.00000 ns Read took         116 cycles
# Read at address     512
# 10537.00000 ns Read took         116 cycles
# Read at address     576
# 11707.00000 ns Read took         116 cycles
# Read at address     640
# 12877.00000 ns Read took         116 cycles
# Read at address     704
# 14047.00000 ns Read took         116 cycles
# Read at address     768
# 15217.00000 ns Read took         116 cycles
# Read at address     832
# 16387.00000 ns Read took         116 cycles
# Read at address     896
# 17557.00000 ns Read took         116 cycles
# Read at address     960
# 18727.00000 ns Read took         116 cycles
# Read at address    1024
# 19897.00000 ns Read took         116 cycles
# Read at address    1088
# 21067.00000 ns Read took         116 cycles
# Read at address    1152
# 22237.00000 ns Read took         116 cycles
# Read at address    1216
# 23407.00000 ns Read took         116 cycles
# Read at address    1280
# 24577.00000 ns Read took         116 cycles
# Read at address    1344
# 25747.00000 ns Read took         116 cycles
# Read at address    1408
# 26917.00000 ns Read took         116 cycles
# Read at address    1472
# 28087.00000 ns Read took         116 cycles
# Read at address    1536
# 29257.00000 ns Read took         116 cycles
# Read at address    1600
# 30427.00000 ns Read took         116 cycles
# Read at address    1664
# 31597.00000 ns Read took         116 cycles
# Read at address    1728
# 32767.00000 ns Read took         116 cycles
# Read at address    1792
# 33937.00000 ns Read took         116 cycles
# Read at address    1856
# 35107.00000 ns Read took         116 cycles
# Read at address    1920
# 36277.00000 ns Read took         116 cycles
# Read at address    1984
# 37447.00000 ns Read took         116 cycles
# Read at address    2048
# 38617.00000 ns Read took         116 cycles
# Read at address    2112
# 39787.00000 ns Read took         116 cycles
# Read at address    2176
# 40957.00000 ns Read took         116 cycles
# Read at address    2240
# 42127.00000 ns Read took         116 cycles
# Read at address    2304
# 43297.00000 ns Read took         116 cycles
# Read at address    2368
# 44467.00000 ns Read took         116 cycles
# Read at address    2432
# 45637.00000 ns Read took         116 cycles
# Read at address    2496
# 46807.00000 ns Read took         116 cycles
# Read at address    2560
# 47977.00000 ns Read took         116 cycles
# Read at address    2624
# 49147.00000 ns Read took         116 cycles
# Read at address    2688
# 50317.00000 ns Read took         116 cycles
# Read at address    2752
# 51487.00000 ns Read took         116 cycles
# Read at address    2816
# 52657.00000 ns Read took         116 cycles
# Read at address    2880
# 53827.00000 ns Read took         116 cycles
# Read at address    2944
# 54997.00000 ns Read took         116 cycles
# Read at address    3008
# 56167.00000 ns Read took         116 cycles
# Read at address    3072
# 57337.00000 ns Read took         116 cycles
# Read at address    3136
# 58507.00000 ns Read took         116 cycles
# Read at address    3200
# 59677.00000 ns Read took         116 cycles
# Read at address    3264
# 60847.00000 ns Read took         116 cycles
# Read at address    3328
# 62017.00000 ns Read took         116 cycles
# Read at address    3392
# 63187.00000 ns Read took         116 cycles
# Read at address    3456
# 64357.00000 ns Read took         116 cycles
# Read at address    3520
# 65527.00000 ns Read took         116 cycles
# Read at address    3584
# 66697.00000 ns Read took         116 cycles
# Read at address    3648
# 67867.00000 ns Read took         116 cycles
# Read at address    3712
# 69037.00000 ns Read took         116 cycles
# Read at address    3776
# 70207.00000 ns Read took         116 cycles
# Read at address    3840
# 71377.00000 ns Read took         116 cycles
# Read at address    3904
# 72547.00000 ns Read took         116 cycles
# Read at address    3968
# 73717.00000 ns Read took         116 cycles
# Read at address    4032
# 74887.00000 ns Read took         116 cycles
# Read at address    4096
# 76057.00000 ns Read took         116 cycles
# Read at address    4160
# 77227.00000 ns Read took         116 cycles
# Read at address    4224
# 78397.00000 ns Read took         116 cycles
# Read at address    4288
# 79567.00000 ns Read took         116 cycles
# Read at address    4352
# 80737.00000 ns Read took         116 cycles
# Read at address    4416
# 81907.00000 ns Read took         116 cycles
# Read at address    4480
# 83077.00000 ns Read took         116 cycles
# Read at address    4544
# 84247.00000 ns Read took         116 cycles
# Read at address    4608
# 85417.00000 ns Read took         116 cycles
# Read at address    4672
# 86587.00000 ns Read took         116 cycles
# Read at address    4736
# 87757.00000 ns Read took         116 cycles
# Read at address    4800
# 88927.00000 ns Read took         116 cycles
# Read at address    4864
# 90097.00000 ns Read took         116 cycles
# Read at address    4928
# 91267.00000 ns Read took         116 cycles
# Read at address    4992
# 92437.00000 ns Read took         116 cycles
# Read at address    5056
# 93607.00000 ns Read took         116 cycles
# Read at address    5120
# 94777.00000 ns Read took         116 cycles
# Read at address    5184
# 95947.00000 ns Read took         116 cycles
# Read at address    5248
# 97117.00000 ns Read took         116 cycles
# Read at address    5312
# 98287.00000 ns Read took         116 cycles
# Read at address    5376
# 99457.00000 ns Read took         116 cycles
# Read at address    5440
# 100627.00000 ns Read took         116 cycles
# Read at address    5504
# 101797.00000 ns Read took         116 cycles
# Read at address    5568
# 102967.00000 ns Read took         116 cycles
# Read at address    5632
# 104137.00000 ns Read took         116 cycles
# Read at address    5696
# 105307.00000 ns Read took         116 cycles
# Read at address    5760
# 106477.00000 ns Read took         116 cycles
# Read at address    5824
# 107647.00000 ns Read took         116 cycles
# Read at address    5888
# 108817.00000 ns Read took         116 cycles
# Read at address    5952
# 109987.00000 ns Read took         116 cycles
# Read at address    6016
# 111157.00000 ns Read took         116 cycles
# Read at address    6080
# 112327.00000 ns Read took         116 cycles
# Read at address    6144
# 113497.00000 ns Read took         116 cycles
# Read at address    6208
# 114667.00000 ns Read took         116 cycles
# Read at address    6272
# 115837.00000 ns Read took         116 cycles
# Read at address    6336
# 117007.00000 ns Read took         116 cycles
# Read at address    6400
# 118177.00000 ns Read took         116 cycles
# Read at address    6464
# 119347.00000 ns Read took         116 cycles
# Read at address    6528
# 120517.00000 ns Read took         116 cycles
# Read at address    6592
# 121687.00000 ns Read took         116 cycles
# Read at address    6656
# 122857.00000 ns Read took         116 cycles
# Read at address    6720
# 124027.00000 ns Read took         116 cycles
# Read at address    6784
# 125197.00000 ns Read took         116 cycles
# Read at address    6848
# 126367.00000 ns Read took         116 cycles
# Read at address    6912
# 127537.00000 ns Read took         116 cycles
# Read at address    6976
# 128707.00000 ns Read took         116 cycles
# Read at address    7040
# 129877.00000 ns Read took         116 cycles
# Read at address    7104
# 131047.00000 ns Read took         116 cycles
# Read at address    7168
# 132217.00000 ns Read took         116 cycles
# Read at address    7232
# 133387.00000 ns Read took         116 cycles
# Read at address    7296
# 134557.00000 ns Read took         116 cycles
# Read at address    7360
# 135727.00000 ns Read took         116 cycles
# Read at address    7424
# 136897.00000 ns Read took         116 cycles
# Read at address    7488
# 138067.00000 ns Read took         116 cycles
# Read at address    7552
# 139237.00000 ns Read took         116 cycles
# Read at address    7616
# 140407.00000 ns Read took         116 cycles
# Read at address    7680
# 141577.00000 ns Read took         116 cycles
# Read at address    7744
# 142747.00000 ns Read took         116 cycles
# Read at address    7808
# 143917.00000 ns Read took         116 cycles
# Read at address    7872
# 145087.00000 ns Read took         116 cycles
# Read at address    7936
# 146257.00000 ns Read took         116 cycles
# Read at address    8000
# 147427.00000 ns Read took         116 cycles
# Read at address    8064
# 148597.00000 ns Read took         116 cycles
# Read at address    8128
# 149767.00000 ns Read took         116 cycles
# Read at address       0
# 150287.00000 ns Read took          51 cycles
# Read at address      64
# 150807.00000 ns Read took          51 cycles
# Read at address     128
# 151327.00000 ns Read took          51 cycles
# Read at address     192
# 151847.00000 ns Read took          51 cycles
# Read at address     256
# 152367.00000 ns Read took          51 cycles
# Read at address     320
# 152887.00000 ns Read took          51 cycles
# Read at address     384
# 153407.00000 ns Read took          51 cycles
# Read at address     448
# 153927.00000 ns Read took          51 cycles
# Read at address     512
# 154447.00000 ns Read took          51 cycles
# Read at address     576
# 154967.00000 ns Read took          51 cycles
# Read at address     640
# 155487.00000 ns Read took          51 cycles
# Read at address     704
# 156007.00000 ns Read took          51 cycles
# Read at address     768
# 156527.00000 ns Read took          51 cycles
# Read at address     832
# 157047.00000 ns Read took          51 cycles
# Read at address     896
# 157567.00000 ns Read took          51 cycles
# Read at address     960
# 158087.00000 ns Read took          51 cycles
# Read at address    1024
# 158607.00000 ns Read took          51 cycles
# Read at address    1088
# 159127.00000 ns Read took          51 cycles
# Read at address    1152
# 159647.00000 ns Read took          51 cycles
# Read at address    1216
# 160167.00000 ns Read took          51 cycles
# Read at address    1280
# 160687.00000 ns Read took          51 cycles
# Read at address    1344
# 161207.00000 ns Read took          51 cycles
# Read at address    1408
# 161727.00000 ns Read took          51 cycles
# Read at address    1472
# 162247.00000 ns Read took          51 cycles
# Read at address    1536
# 162767.00000 ns Read took          51 cycles
# Read at address    1600
# 163287.00000 ns Read took          51 cycles
# Read at address    1664
# 163807.00000 ns Read took          51 cycles
# Read at address    1728
# 164327.00000 ns Read took          51 cycles
# Read at address    1792
# 164847.00000 ns Read took          51 cycles
# Read at address    1856
# 165367.00000 ns Read took          51 cycles
# Read at address    1920
# 165887.00000 ns Read took          51 cycles
# Read at address    1984
# 166407.00000 ns Read took          51 cycles
# Read at address    2048
# 166927.00000 ns Read took          51 cycles
# Read at address    2112
# 167447.00000 ns Read took          51 cycles
# Read at address    2176
# 167967.00000 ns Read took          51 cycles
# Read at address    2240
# 168487.00000 ns Read took          51 cycles
# Read at address    2304
# 169007.00000 ns Read took          51 cycles
# Read at address    2368
# 169527.00000 ns Read took          51 cycles
# Read at address    2432
# 170047.00000 ns Read took          51 cycles
# Read at address    2496
# 170567.00000 ns Read took          51 cycles
# Read at address    2560
# 171087.00000 ns Read took          51 cycles
# Read at address    2624
# 171607.00000 ns Read took          51 cycles
# Read at address    2688
# 172127.00000 ns Read took          51 cycles
# Read at address    2752
# 172647.00000 ns Read took          51 cycles
# Read at address    2816
# 173167.00000 ns Read took          51 cycles
# Read at address    2880
# 173687.00000 ns Read took          51 cycles
# Read at address    2944
# 174207.00000 ns Read took          51 cycles
# Read at address    3008
# 174727.00000 ns Read took          51 cycles
# Read at address    3072
# 175247.00000 ns Read took          51 cycles
# Read at address    3136
# 175767.00000 ns Read took          51 cycles
# Read at address    3200
# 176287.00000 ns Read took          51 cycles
# Read at address    3264
# 176807.00000 ns Read took          51 cycles
# Read at address    3328
# 177327.00000 ns Read took          51 cycles
# Read at address    3392
# 177847.00000 ns Read took          51 cycles
# Read at address    3456
# 178367.00000 ns Read took          51 cycles
# Read at address    3520
# 178887.00000 ns Read took          51 cycles
# Read at address    3584
# 179407.00000 ns Read took          51 cycles
# Read at address    3648
# 179927.00000 ns Read took          51 cycles
# Read at address    3712
# 180447.00000 ns Read took          51 cycles
# Read at address    3776
# 180967.00000 ns Read took          51 cycles
# Read at address    3840
# 181487.00000 ns Read took          51 cycles
# Read at address    3904
# 182007.00000 ns Read took          51 cycles
# Read at address    3968
# 182527.00000 ns Read took          51 cycles
# Read at address    4032
# 183047.00000 ns Read took          51 cycles
# Read at address    4096
# 183567.00000 ns Read took          51 cycles
# Read at address    4160
# 184087.00000 ns Read took          51 cycles
# Read at address    4224
# 184607.00000 ns Read took          51 cycles
# Read at address    4288
# 185127.00000 ns Read took          51 cycles
# Read at address    4352
# 185647.00000 ns Read took          51 cycles
# Read at address    4416
# 186167.00000 ns Read took          51 cycles
# Read at address    4480
# 186687.00000 ns Read took          51 cycles
# Read at address    4544
# 187207.00000 ns Read took          51 cycles
# Read at address    4608
# 187727.00000 ns Read took          51 cycles
# Read at address    4672
# 188247.00000 ns Read took          51 cycles
# Read at address    4736
# 188767.00000 ns Read took          51 cycles
# Read at address    4800
# 189287.00000 ns Read took          51 cycles
# Read at address    4864
# 189807.00000 ns Read took          51 cycles
# Read at address    4928
# 190327.00000 ns Read took          51 cycles
# Read at address    4992
# 190847.00000 ns Read took          51 cycles
# Read at address    5056
# 191367.00000 ns Read took          51 cycles
# Read at address    5120
# 191887.00000 ns Read took          51 cycles
# Read at address    5184
# 192407.00000 ns Read took          51 cycles
# Read at address    5248
# 192927.00000 ns Read took          51 cycles
# Read at address    5312
# 193447.00000 ns Read took          51 cycles
# Read at address    5376
# 193967.00000 ns Read took          51 cycles
# Read at address    5440
# 194487.00000 ns Read took          51 cycles
# Read at address    5504
# 195007.00000 ns Read took          51 cycles
# Read at address    5568
# 195527.00000 ns Read took          51 cycles
# Read at address    5632
# 196047.00000 ns Read took          51 cycles
# Read at address    5696
# 196567.00000 ns Read took          51 cycles
# Read at address    5760
# 197087.00000 ns Read took          51 cycles
# Read at address    5824
# 197607.00000 ns Read took          51 cycles
# Read at address    5888
# 198127.00000 ns Read took          51 cycles
# Read at address    5952
# 198647.00000 ns Read took          51 cycles
# Read at address    6016
# 199167.00000 ns Read took          51 cycles
# Read at address    6080
# 199687.00000 ns Read took          51 cycles
# Read at address    6144
# 200207.00000 ns Read took          51 cycles
# Read at address    6208
# 200727.00000 ns Read took          51 cycles
# Read at address    6272
# 201247.00000 ns Read took          51 cycles
# Read at address    6336
# 201767.00000 ns Read took          51 cycles
# Read at address    6400
# 202287.00000 ns Read took          51 cycles
# Read at address    6464
# 202807.00000 ns Read took          51 cycles
# Read at address    6528
# 203327.00000 ns Read took          51 cycles
# Read at address    6592
# 203847.00000 ns Read took          51 cycles
# Read at address    6656
# 204367.00000 ns Read took          51 cycles
# Read at address    6720
# 204887.00000 ns Read took          51 cycles
# Read at address    6784
# 205407.00000 ns Read took          51 cycles
# Read at address    6848
# 205927.00000 ns Read took          51 cycles
# Read at address    6912
# 206447.00000 ns Read took          51 cycles
# Read at address    6976
# 206967.00000 ns Read took          51 cycles
# Read at address    7040
# 207487.00000 ns Read took          51 cycles
# Read at address    7104
# 208007.00000 ns Read took          51 cycles
# Read at address    7168
# 208527.00000 ns Read took          51 cycles
# Read at address    7232
# 209047.00000 ns Read took          51 cycles
# Read at address    7296
# 209567.00000 ns Read took          51 cycles
# Read at address    7360
# 210087.00000 ns Read took          51 cycles
# Read at address    7424
# 210607.00000 ns Read took          51 cycles
# Read at address    7488
# 211127.00000 ns Read took          51 cycles
# Read at address    7552
# 211647.00000 ns Read took          51 cycles
# Read at address    7616
# 212167.00000 ns Read took          51 cycles
# Read at address    7680
# 212687.00000 ns Read took          51 cycles
# Read at address    7744
# 213207.00000 ns Read took          51 cycles
# Read at address    7808
# 213727.00000 ns Read took          51 cycles
# Read at address    7872
# 214247.00000 ns Read took          51 cycles
# Read at address    7936
# 214767.00000 ns Read took          51 cycles
# Read at address    8000
# 215287.00000 ns Read took          51 cycles
# Read at address    8064
# 215807.00000 ns Read took          51 cycles
# Read at address    8128
# 216327.00000 ns Read took          51 cycles
# 264019.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(314)
#    Time: 264019 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 314
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:26 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 12:03:26 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:26 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 12:03:27 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:28 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 12:03:28 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:28 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 12:03:28 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:29 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 12:03:29 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:03:29 on Dec 10,2020, Elapsed time: 0:11:49
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 12:03:29 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 217.00000 ns Write took          20 cycles
# 1187.00000 ns Write took          96 cycles
# 2167.00000 ns Write took          97 cycles
# 3147.00000 ns Write took          97 cycles
# 4127.00000 ns Write took          97 cycles
# 51819.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(314)
#    Time: 51819 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 314

do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:11 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 12:06:12 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:12 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 12:06:12 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:13 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 12:06:13 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:14 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 12:06:14 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:14 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 12:06:14 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:06:15 on Dec 10,2020, Elapsed time: 0:02:46
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 12:06:15 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Write at address       0
# 217.00000 ns Write took          20 cycles
# Write at address       8
# 1187.00000 ns Write took          96 cycles
# Write at address      16
# 2167.00000 ns Write took          97 cycles
# Write at address      24
# 3147.00000 ns Write took          97 cycles
# Write at address      32
# 4127.00000 ns Write took          97 cycles
# 51819.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(315)
#    Time: 51819 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 315
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:55 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 12:09:56 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:56 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 12:09:56 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:57 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 12:09:57 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:57 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 12:09:58 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:58 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 12:09:58 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:09:59 on Dec 10,2020, Elapsed time: 0:03:44
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 12:09:59 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Write at address       0
# 1177.00000 ns Write took         116 cycles
# Write at address       8
# 1237.00000 ns Write took           5 cycles
# Write at address      16
# 1437.00000 ns Write took          19 cycles
# Write at address      24
# 1497.00000 ns Write took           5 cycles
# Write at address      32
# 2667.00000 ns Write took         116 cycles
# Write at address       0
# 2877.00000 ns Write took          20 cycles
# Write at address       8
# 3847.00000 ns Write took          96 cycles
# Write at address      16
# 4827.00000 ns Write took          97 cycles
# Write at address      24
# 5807.00000 ns Write took          97 cycles
# Write at address      32
# 6787.00000 ns Write took          97 cycles
# 54479.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(322)
#    Time: 54479 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 322
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:48 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 12:31:48 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:48 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 12:31:48 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:49 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 12:31:50 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:50 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 12:31:50 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:50 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 12:31:51 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:31:51 on Dec 10,2020, Elapsed time: 0:21:52
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 12:31:51 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Write took         116 cycles
# Read at address       8
# 1237.00000 ns Write took           5 cycles
# Read at address      16
# 1437.00000 ns Write took          19 cycles
# Read at address      24
# 1497.00000 ns Write took           5 cycles
# Read at address      32
# 2667.00000 ns Write took         116 cycles
# Write at address       0
# 2877.00000 ns Write took          20 cycles
# Write at address       8
# 3847.00000 ns Write took          96 cycles
# Write at address      16
# 4827.00000 ns Write took          97 cycles
# Write at address      24
# 5807.00000 ns Write took          97 cycles
# Write at address      32
# 6787.00000 ns Write took          97 cycles
# 54479.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(322)
#    Time: 54479 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 322
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:57 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 12:36:58 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:58 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 12:36:58 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:59 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 12:36:59 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:37:00 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 12:37:00 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:37:00 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 12:37:00 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:37:01 on Dec 10,2020, Elapsed time: 0:05:10
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 12:37:01 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Write took         116 cycles
# Read at address      16
# 1377.00000 ns Write took          19 cycles
# Read at address      32
# 2547.00000 ns Write took         116 cycles
# Read at address      48
# 2747.00000 ns Write took          19 cycles
# Read at address      64
# 3917.00000 ns Write took         116 cycles
# Write at address       0
# 4127.00000 ns Write took          20 cycles
# Write at address      16
# 5097.00000 ns Write took          96 cycles
# Write at address      32
# 6077.00000 ns Write took          97 cycles
# Write at address      48
# 7057.00000 ns Write took          97 cycles
# Write at address      64
# 8037.00000 ns Write took          97 cycles
# 55729.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(322)
#    Time: 55729 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 322
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:56 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 12:39:57 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:57 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 12:39:57 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:58 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 12:39:58 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:58 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 12:39:59 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:59 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 12:39:59 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:40:00 on Dec 10,2020, Elapsed time: 0:02:59
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 12:40:00 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Write took         116 cycles
# Read at address      32
# 2347.00000 ns Write took         116 cycles
# Read at address      64
# 3517.00000 ns Write took         116 cycles
# Read at address      96
# 4687.00000 ns Write took         116 cycles
# Read at address     128
# 5857.00000 ns Write took         116 cycles
# Write at address       0
# 6067.00000 ns Write took          20 cycles
# Write at address      32
# 7037.00000 ns Write took          96 cycles
# Write at address      64
# 8017.00000 ns Write took          97 cycles
# Write at address      96
# 8997.00000 ns Write took          97 cycles
# Write at address     128
# 9977.00000 ns Write took          97 cycles
# 57669.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(322)
#    Time: 57669 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 322
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:53 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 12:40:53 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:53 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 12:40:53 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:54 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 12:40:55 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:55 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 12:40:55 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:55 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 12:40:56 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:40:56 on Dec 10,2020, Elapsed time: 0:00:56
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 12:40:56 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Write took         116 cycles
# Read at address      16
# 1377.00000 ns Write took          19 cycles
# Read at address      32
# 2547.00000 ns Write took         116 cycles
# Read at address      48
# 2747.00000 ns Write took          19 cycles
# Read at address      64
# 3917.00000 ns Write took         116 cycles
# Write at address       0
# 4127.00000 ns Write took          20 cycles
# Write at address      16
# 5097.00000 ns Write took          96 cycles
# Write at address      32
# 6077.00000 ns Write took          97 cycles
# Write at address      48
# 7057.00000 ns Write took          97 cycles
# Write at address      64
# 8037.00000 ns Write took          97 cycles
# Write at address       0
# 9017.00000 ns Write took          97 cycles
# Write at address      16
# 9997.00000 ns Write took          97 cycles
# Write at address      32
# 10977.00000 ns Write took          97 cycles
# Write at address      48
# 11957.00000 ns Write took          97 cycles
# Write at address      64
# 12937.00000 ns Write took          97 cycles
# 60629.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(329)
#    Time: 60629 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 329
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:01 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 12:42:02 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:02 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 12:42:02 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:03 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 12:42:03 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:04 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 12:42:04 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:04 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 12:42:04 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:42:05 on Dec 10,2020, Elapsed time: 0:01:09
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 12:42:05 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Write took         116 cycles
# Read at address       8
# 1237.00000 ns Write took           5 cycles
# Read at address      16
# 1437.00000 ns Write took          19 cycles
# Read at address      24
# 1497.00000 ns Write took           5 cycles
# Read at address      32
# 2667.00000 ns Write took         116 cycles
# Write at address       0
# 2877.00000 ns Write took          20 cycles
# Write at address       8
# 3847.00000 ns Write took          96 cycles
# Write at address      16
# 4827.00000 ns Write took          97 cycles
# Write at address      24
# 5807.00000 ns Write took          97 cycles
# Write at address      32
# 6787.00000 ns Write took          97 cycles
# Write at address       0
# 7767.00000 ns Write took          97 cycles
# Write at address       8
# 8747.00000 ns Write took          97 cycles
# Write at address      16
# 9727.00000 ns Write took          97 cycles
# Write at address      24
# 10707.00000 ns Write took          97 cycles
# Write at address      32
# 11687.00000 ns Write took          97 cycles
# 59379.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(329)
#    Time: 59379 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 329
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:10 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 12:44:10 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:10 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 12:44:11 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:12 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 12:44:12 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:12 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 12:44:13 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:13 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 12:44:13 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:44:14 on Dec 10,2020, Elapsed time: 0:02:09
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 12:44:14 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Write took         116 cycles
# Read at address       8
# 1237.00000 ns Write took           5 cycles
# Read at address      16
# 1437.00000 ns Write took          19 cycles
# Read at address      24
# 1497.00000 ns Write took           5 cycles
# Read at address      32
# 2667.00000 ns Write took         116 cycles
# Write at address       0
# 2877.00000 ns Write took          20 cycles
# Write at address       8
# 3847.00000 ns Write took          96 cycles
# Write at address      16
# 4827.00000 ns Write took          97 cycles
# Write at address      24
# 5807.00000 ns Write took          97 cycles
# Write at address      32
# 6787.00000 ns Write took          97 cycles
# Write at address  210736
# 7767.00000 ns Write took          97 cycles
# Write at address  249160
# 8747.00000 ns Write took          97 cycles
# Write at address  725680
# 9727.00000 ns Write took          97 cycles
# Write at address  594232
# 10707.00000 ns Write took          97 cycles
# Write at address  231880
# 11687.00000 ns Write took          97 cycles
# 59379.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(329)
#    Time: 59379 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 329
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:34 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 12:44:34 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:34 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 12:44:35 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:36 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 12:44:36 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:36 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 12:44:37 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:37 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 12:44:37 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:44:38 on Dec 10,2020, Elapsed time: 0:00:24
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 12:44:38 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Read at address       0
# 1177.00000 ns Read took         116 cycles
# Read at address       8
# 1237.00000 ns Read took           5 cycles
# Read at address      16
# 1437.00000 ns Read took          19 cycles
# Read at address      24
# 1497.00000 ns Read took           5 cycles
# Read at address      32
# 2667.00000 ns Read took         116 cycles
# Write at address       0
# 2877.00000 ns Write took          20 cycles
# Write at address       8
# 3847.00000 ns Write took          96 cycles
# Write at address      16
# 4827.00000 ns Write took          97 cycles
# Write at address      24
# 5807.00000 ns Write took          97 cycles
# Write at address      32
# 6787.00000 ns Write took          97 cycles
# Write at address  210736
# 7767.00000 ns Write took          97 cycles
# Write at address  249160
# 8747.00000 ns Write took          97 cycles
# Write at address  725680
# 9727.00000 ns Write took          97 cycles
# Write at address  594232
# 10707.00000 ns Write took          97 cycles
# Write at address  231880
# 11687.00000 ns Write took          97 cycles
# 59379.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(329)
#    Time: 59379 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 329
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:11 on Dec 10,2020
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 12:51:12 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:12 on Dec 10,2020
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 12:51:12 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:13 on Dec 10,2020
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 12:51:13 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:13 on Dec 10,2020
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 12:51:14 on Dec 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:14 on Dec 10,2020
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 12:51:14 on Dec 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:51:15 on Dec 10,2020, Elapsed time: 0:06:37
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 12:51:15 on Dec 10,2020
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 1177.00000 ns Write took         116 cycles
# 1387.00000 ns Write took          20 cycles
# 1447.00000 ns Write took           5 cycles
# 49139.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(335)
#    Time: 49139 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 335
# End time: 13:24:45 on Dec 10,2020, Elapsed time: 0:33:30
# Errors: 321, Warnings: 0
