[13:35:01.580] <TB3>     INFO: *** Welcome to pxar ***
[13:35:01.580] <TB3>     INFO: *** Today: 2016/04/13
[13:35:01.586] <TB3>     INFO: *** Version: b2a7-dirty
[13:35:01.587] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C15.dat
[13:35:01.587] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:35:01.587] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//defaultMaskFile.dat
[13:35:01.587] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters_C15.dat
[13:35:01.665] <TB3>     INFO:         clk: 4
[13:35:01.665] <TB3>     INFO:         ctr: 4
[13:35:01.665] <TB3>     INFO:         sda: 19
[13:35:01.665] <TB3>     INFO:         tin: 9
[13:35:01.665] <TB3>     INFO:         level: 15
[13:35:01.665] <TB3>     INFO:         triggerdelay: 0
[13:35:01.665] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:35:01.665] <TB3>     INFO: Log level: DEBUG
[13:35:01.676] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:35:01.696] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:35:01.700] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:35:01.702] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:35:03.264] <TB3>     INFO: DUT info: 
[13:35:03.264] <TB3>     INFO: The DUT currently contains the following objects:
[13:35:03.264] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:35:03.264] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:35:03.264] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:35:03.264] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:35:03.264] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:03.264] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:03.264] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:03.264] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:03.264] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:03.264] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:03.265] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:03.265] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:03.265] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:03.265] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:03.265] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:03.265] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:03.265] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:03.265] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:03.265] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:03.265] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:35:03.265] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:35:03.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:35:03.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:35:03.276] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30879744
[13:35:03.276] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x12d1f20
[13:35:03.276] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1248770
[13:35:03.276] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f5b51d94010
[13:35:03.276] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f5b57fff510
[13:35:03.276] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30945280 fPxarMemory = 0x7f5b51d94010
[13:35:03.277] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 368.2mA
[13:35:03.278] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 462.3mA
[13:35:03.278] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.7 C
[13:35:03.278] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:35:03.678] <TB3>     INFO: enter 'restricted' command line mode
[13:35:03.678] <TB3>     INFO: enter test to run
[13:35:03.679] <TB3>     INFO:   test: FPIXTest no parameter change
[13:35:03.679] <TB3>     INFO:   running: fpixtest
[13:35:03.679] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:35:03.681] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:35:03.681] <TB3>     INFO: ######################################################################
[13:35:03.682] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:35:03.682] <TB3>     INFO: ######################################################################
[13:35:03.685] <TB3>     INFO: ######################################################################
[13:35:03.685] <TB3>     INFO: PixTestPretest::doTest()
[13:35:03.685] <TB3>     INFO: ######################################################################
[13:35:03.687] <TB3>     INFO:    ----------------------------------------------------------------------
[13:35:03.687] <TB3>     INFO:    PixTestPretest::programROC() 
[13:35:03.687] <TB3>     INFO:    ----------------------------------------------------------------------
[13:35:21.703] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:35:21.703] <TB3>     INFO: IA differences per ROC:  17.7 18.5 18.5 19.3 17.7 19.3 20.9 18.5 20.9 16.9 16.9 20.1 17.7 20.9 18.5 20.9
[13:35:21.769] <TB3>     INFO:    ----------------------------------------------------------------------
[13:35:21.769] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:35:21.769] <TB3>     INFO:    ----------------------------------------------------------------------
[13:35:21.872] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.0312 mA
[13:35:21.973] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 21.3688 mA
[13:35:22.074] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  94 Ia 25.3687 mA
[13:35:22.175] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  87 Ia 23.7688 mA
[13:35:22.276] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  88 Ia 23.7688 mA
[13:35:22.377] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  89 Ia 24.5687 mA
[13:35:22.477] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  87 Ia 23.7688 mA
[13:35:22.578] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  88 Ia 23.7688 mA
[13:35:22.679] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  89 Ia 24.5687 mA
[13:35:22.780] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  87 Ia 23.7688 mA
[13:35:22.881] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  88 Ia 23.7688 mA
[13:35:22.981] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  89 Ia 23.7688 mA
[13:35:23.082] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  90 Ia 24.5687 mA
[13:35:23.183] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.1688 mA
[13:35:23.284] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  89 Ia 25.3687 mA
[13:35:23.385] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  82 Ia 23.7688 mA
[13:35:23.485] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  83 Ia 24.5687 mA
[13:35:23.586] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  81 Ia 23.7688 mA
[13:35:23.687] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  82 Ia 23.7688 mA
[13:35:23.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  83 Ia 24.5687 mA
[13:35:23.888] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  81 Ia 23.7688 mA
[13:35:23.989] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  82 Ia 24.5687 mA
[13:35:24.089] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  80 Ia 23.7688 mA
[13:35:24.192] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  81 Ia 23.7688 mA
[13:35:24.292] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  82 Ia 23.7688 mA
[13:35:24.394] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.1688 mA
[13:35:24.494] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  89 Ia 25.3687 mA
[13:35:24.595] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  82 Ia 23.7688 mA
[13:35:24.696] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  83 Ia 23.7688 mA
[13:35:24.797] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  84 Ia 24.5687 mA
[13:35:24.897] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  82 Ia 24.5687 mA
[13:35:24.999] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  80 Ia 22.9688 mA
[13:35:25.099] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  86 Ia 24.5687 mA
[13:35:25.200] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  84 Ia 24.5687 mA
[13:35:25.300] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  82 Ia 23.7688 mA
[13:35:25.401] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  83 Ia 24.5687 mA
[13:35:25.502] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  81 Ia 23.7688 mA
[13:35:25.603] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.7688 mA
[13:35:25.704] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  79 Ia 23.7688 mA
[13:35:25.805] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  80 Ia 24.5687 mA
[13:35:25.906] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  78 Ia 23.7688 mA
[13:35:26.007] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  79 Ia 22.9688 mA
[13:35:26.107] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  85 Ia 25.3687 mA
[13:35:26.208] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  78 Ia 22.9688 mA
[13:35:26.309] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  84 Ia 25.3687 mA
[13:35:26.409] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  77 Ia 22.9688 mA
[13:35:26.511] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  83 Ia 24.5687 mA
[13:35:26.612] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  81 Ia 24.5687 mA
[13:35:26.712] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  79 Ia 23.7688 mA
[13:35:26.814] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 21.3688 mA
[13:35:26.915] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  94 Ia 24.5687 mA
[13:35:27.016] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  92 Ia 24.5687 mA
[13:35:27.116] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  90 Ia 23.7688 mA
[13:35:27.217] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  91 Ia 24.5687 mA
[13:35:27.318] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  89 Ia 23.7688 mA
[13:35:27.418] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  90 Ia 24.5687 mA
[13:35:27.519] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  88 Ia 23.7688 mA
[13:35:27.620] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  89 Ia 24.5687 mA
[13:35:27.720] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  87 Ia 23.7688 mA
[13:35:27.821] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  88 Ia 23.7688 mA
[13:35:27.922] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  89 Ia 23.7688 mA
[13:35:28.023] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.9688 mA
[13:35:28.124] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  84 Ia 24.5687 mA
[13:35:28.225] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  82 Ia 23.7688 mA
[13:35:28.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  83 Ia 24.5687 mA
[13:35:28.427] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  81 Ia 23.7688 mA
[13:35:28.528] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  82 Ia 24.5687 mA
[13:35:28.628] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  80 Ia 22.9688 mA
[13:35:28.730] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  86 Ia 24.5687 mA
[13:35:28.830] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  84 Ia 24.5687 mA
[13:35:28.931] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  82 Ia 23.7688 mA
[13:35:29.032] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  83 Ia 24.5687 mA
[13:35:29.132] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  81 Ia 23.7688 mA
[13:35:29.234] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.5687 mA
[13:35:29.335] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  76 Ia 23.7688 mA
[13:35:29.435] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  77 Ia 24.5687 mA
[13:35:29.536] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  75 Ia 23.7688 mA
[13:35:29.637] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  76 Ia 23.7688 mA
[13:35:29.737] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  77 Ia 24.5687 mA
[13:35:29.838] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  75 Ia 23.7688 mA
[13:35:29.939] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  76 Ia 23.7688 mA
[13:35:30.039] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  77 Ia 24.5687 mA
[13:35:30.140] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  75 Ia 23.7688 mA
[13:35:30.241] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  76 Ia 23.7688 mA
[13:35:30.341] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  77 Ia 23.7688 mA
[13:35:30.443] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.9688 mA
[13:35:30.545] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  84 Ia 24.5687 mA
[13:35:30.646] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  82 Ia 24.5687 mA
[13:35:30.746] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  80 Ia 23.7688 mA
[13:35:30.847] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  81 Ia 23.7688 mA
[13:35:30.948] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  82 Ia 23.7688 mA
[13:35:31.049] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  83 Ia 24.5687 mA
[13:35:31.150] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  81 Ia 23.7688 mA
[13:35:31.251] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  82 Ia 23.7688 mA
[13:35:31.352] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  83 Ia 24.5687 mA
[13:35:31.453] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  81 Ia 23.7688 mA
[13:35:31.554] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  82 Ia 24.5687 mA
[13:35:31.656] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 24.5687 mA
[13:35:31.757] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  76 Ia 23.7688 mA
[13:35:31.858] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  77 Ia 24.5687 mA
[13:35:31.958] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  75 Ia 23.7688 mA
[13:35:32.059] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  76 Ia 23.7688 mA
[13:35:32.160] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  77 Ia 23.7688 mA
[13:35:32.261] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  78 Ia 24.5687 mA
[13:35:32.362] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  76 Ia 23.7688 mA
[13:35:32.462] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  77 Ia 24.5687 mA
[13:35:32.563] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  75 Ia 22.9688 mA
[13:35:32.663] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  81 Ia 25.3687 mA
[13:35:32.764] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  74 Ia 22.9688 mA
[13:35:32.866] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 20.5687 mA
[13:35:32.967] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  99 Ia 24.5687 mA
[13:35:33.068] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  97 Ia 24.5687 mA
[13:35:33.169] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  95 Ia 24.5687 mA
[13:35:33.270] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  93 Ia 23.7688 mA
[13:35:33.371] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  94 Ia 23.7688 mA
[13:35:33.471] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  95 Ia 24.5687 mA
[13:35:33.572] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  93 Ia 23.7688 mA
[13:35:33.673] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  94 Ia 24.5687 mA
[13:35:33.773] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  92 Ia 22.9688 mA
[13:35:33.874] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  98 Ia 24.5687 mA
[13:35:33.975] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  96 Ia 24.5687 mA
[13:35:34.076] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 20.5687 mA
[13:35:34.177] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  99 Ia 24.5687 mA
[13:35:34.278] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  97 Ia 24.5687 mA
[13:35:34.378] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  95 Ia 24.5687 mA
[13:35:34.479] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  93 Ia 23.7688 mA
[13:35:34.580] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  94 Ia 23.7688 mA
[13:35:34.681] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  95 Ia 24.5687 mA
[13:35:34.781] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  93 Ia 23.7688 mA
[13:35:34.882] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  94 Ia 23.7688 mA
[13:35:34.983] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  95 Ia 23.7688 mA
[13:35:35.084] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  96 Ia 24.5687 mA
[13:35:35.185] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  94 Ia 23.7688 mA
[13:35:35.286] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.7688 mA
[13:35:35.387] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  79 Ia 24.5687 mA
[13:35:35.488] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  77 Ia 23.7688 mA
[13:35:35.589] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  78 Ia 23.7688 mA
[13:35:35.690] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  79 Ia 24.5687 mA
[13:35:35.790] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  77 Ia 23.7688 mA
[13:35:35.891] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  78 Ia 23.7688 mA
[13:35:35.992] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  79 Ia 23.7688 mA
[13:35:36.093] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  80 Ia 24.5687 mA
[13:35:36.194] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  78 Ia 23.7688 mA
[13:35:36.295] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  79 Ia 23.7688 mA
[13:35:36.395] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  80 Ia 24.5687 mA
[13:35:36.497] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 21.3688 mA
[13:35:36.597] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  94 Ia 24.5687 mA
[13:35:36.699] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  92 Ia 24.5687 mA
[13:35:36.800] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  90 Ia 24.5687 mA
[13:35:36.901] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  88 Ia 23.7688 mA
[13:35:36.002] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  89 Ia 23.7688 mA
[13:35:37.102] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  90 Ia 24.5687 mA
[13:35:37.205] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  88 Ia 23.7688 mA
[13:35:37.305] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  89 Ia 23.7688 mA
[13:35:37.406] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  90 Ia 23.7688 mA
[13:35:37.507] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  91 Ia 24.5687 mA
[13:35:37.608] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  89 Ia 23.7688 mA
[13:35:37.709] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 24.5687 mA
[13:35:37.810] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  76 Ia 23.7688 mA
[13:35:37.910] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  77 Ia 24.5687 mA
[13:35:38.011] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  75 Ia 23.7688 mA
[13:35:38.112] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  76 Ia 24.5687 mA
[13:35:38.212] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  74 Ia 23.7688 mA
[13:35:38.313] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  75 Ia 23.7688 mA
[13:35:38.414] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  76 Ia 23.7688 mA
[13:35:38.514] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  77 Ia 23.7688 mA
[13:35:38.615] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  78 Ia 24.5687 mA
[13:35:38.716] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  76 Ia 23.7688 mA
[13:35:38.817] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  77 Ia 24.5687 mA
[13:35:38.918] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.1688 mA
[13:35:39.019] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  89 Ia 24.5687 mA
[13:35:39.120] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  87 Ia 24.5687 mA
[13:35:39.220] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  85 Ia 23.7688 mA
[13:35:39.321] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  86 Ia 23.7688 mA
[13:35:39.423] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  87 Ia 24.5687 mA
[13:35:39.523] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  85 Ia 23.7688 mA
[13:35:39.623] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  86 Ia 24.5687 mA
[13:35:39.724] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  84 Ia 23.7688 mA
[13:35:39.825] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  85 Ia 23.7688 mA
[13:35:39.926] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  86 Ia 24.5687 mA
[13:35:40.027] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  84 Ia 23.7688 mA
[13:35:40.128] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.5687 mA
[13:35:40.229] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  76 Ia 23.7688 mA
[13:35:40.330] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  77 Ia 24.5687 mA
[13:35:40.430] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  75 Ia 23.7688 mA
[13:35:40.531] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  76 Ia 23.7688 mA
[13:35:40.632] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  77 Ia 24.5687 mA
[13:35:40.733] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  75 Ia 23.7688 mA
[13:35:40.834] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  76 Ia 24.5687 mA
[13:35:40.935] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  74 Ia 23.7688 mA
[13:35:41.035] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  75 Ia 23.7688 mA
[13:35:41.136] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  76 Ia 23.7688 mA
[13:35:41.237] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  77 Ia 24.5687 mA
[13:35:41.264] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  90
[13:35:41.264] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  82
[13:35:41.265] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  81
[13:35:41.265] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  79
[13:35:41.265] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  89
[13:35:41.265] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  81
[13:35:41.265] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  77
[13:35:41.265] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  82
[13:35:41.265] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  74
[13:35:41.265] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  96
[13:35:41.265] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  94
[13:35:41.265] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  80
[13:35:41.266] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  89
[13:35:41.266] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  77
[13:35:41.266] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  84
[13:35:41.266] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  77
[13:35:43.093] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 390.7 mA = 24.4187 mA/ROC
[13:35:43.093] <TB3>     INFO: i(loss) [mA/ROC]:     20.1  19.3  19.3  19.3  19.3  19.3  20.1  20.1  19.3  20.1  19.3  20.1  19.3  19.3  19.3  20.1
[13:35:43.125] <TB3>     INFO:    ----------------------------------------------------------------------
[13:35:43.125] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:35:43.125] <TB3>     INFO:    ----------------------------------------------------------------------
[13:35:43.261] <TB3>     INFO: Expecting 231680 events.
[13:35:51.518] <TB3>     INFO: 231680 events read in total (7540ms).
[13:35:51.673] <TB3>     INFO: Test took 8545ms.
[13:35:51.876] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 98 and Delta(CalDel) = 62
[13:35:51.880] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 93 and Delta(CalDel) = 62
[13:35:51.884] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 95 and Delta(CalDel) = 62
[13:35:51.888] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 83 and Delta(CalDel) = 59
[13:35:51.891] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 94 and Delta(CalDel) = 60
[13:35:51.895] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 89 and Delta(CalDel) = 55
[13:35:51.898] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 98 and Delta(CalDel) = 61
[13:35:51.902] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 108 and Delta(CalDel) = 61
[13:35:51.905] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 110 and Delta(CalDel) = 59
[13:35:51.909] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 91 and Delta(CalDel) = 59
[13:35:51.913] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 98 and Delta(CalDel) = 59
[13:35:51.917] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 93 and Delta(CalDel) = 66
[13:35:51.920] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 80 and Delta(CalDel) = 59
[13:35:51.924] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 97 and Delta(CalDel) = 57
[13:35:51.928] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:35:51.931] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 89 and Delta(CalDel) = 67
[13:35:51.972] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:35:52.008] <TB3>     INFO:    ----------------------------------------------------------------------
[13:35:52.008] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:35:52.008] <TB3>     INFO:    ----------------------------------------------------------------------
[13:35:52.144] <TB3>     INFO: Expecting 231680 events.
[13:36:00.421] <TB3>     INFO: 231680 events read in total (7562ms).
[13:36:00.426] <TB3>     INFO: Test took 8413ms.
[13:36:00.449] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 31
[13:36:00.763] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 31
[13:36:00.767] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31
[13:36:00.770] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 122 +/- 29
[13:36:00.774] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 115 +/- 29.5
[13:36:00.778] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 114 +/- 29
[13:36:00.782] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 31
[13:36:00.785] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30.5
[13:36:00.789] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 29.5
[13:36:00.793] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 120 +/- 29
[13:36:00.797] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 110 +/- 30
[13:36:00.800] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:36:00.805] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30.5
[13:36:00.809] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 109 +/- 29
[13:36:00.813] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30.5
[13:36:00.817] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 164 +/- 33
[13:36:00.855] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:36:00.855] <TB3>     INFO: CalDel:      128   126   141   122   115   114   132   128   128   120   110   143   126   109   130   164
[13:36:00.855] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    54    51    51    52    51    51    52    52    54
[13:36:00.859] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C0.dat
[13:36:00.860] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C1.dat
[13:36:00.860] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C2.dat
[13:36:00.860] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C3.dat
[13:36:00.860] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C4.dat
[13:36:00.860] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C5.dat
[13:36:00.860] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C6.dat
[13:36:00.861] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C7.dat
[13:36:00.861] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C8.dat
[13:36:00.861] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C9.dat
[13:36:00.861] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C10.dat
[13:36:00.861] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C11.dat
[13:36:00.861] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C12.dat
[13:36:00.862] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C13.dat
[13:36:00.862] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C14.dat
[13:36:00.862] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C15.dat
[13:36:00.862] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:36:00.862] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:36:00.862] <TB3>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[13:36:00.862] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:36:00.949] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:36:00.950] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:36:00.950] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:36:00.950] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:36:00.952] <TB3>     INFO: ######################################################################
[13:36:00.952] <TB3>     INFO: PixTestTiming::doTest()
[13:36:00.952] <TB3>     INFO: ######################################################################
[13:36:00.953] <TB3>     INFO:    ----------------------------------------------------------------------
[13:36:00.953] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:36:00.953] <TB3>     INFO:    ----------------------------------------------------------------------
[13:36:00.953] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:36:02.851] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:36:05.124] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:36:07.397] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:36:09.670] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:36:11.944] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:36:14.217] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:36:16.490] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:36:18.763] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:36:21.036] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:36:23.310] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:36:25.583] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:36:27.856] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:36:30.130] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:36:32.403] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:36:34.677] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:36:36.950] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:36:38.470] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:36:39.991] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:36:41.510] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:36:43.031] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:36:44.549] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:36:46.068] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:36:48.341] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:36:50.616] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:36:52.137] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:37:04.564] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:37:07.127] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:37:19.362] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:37:31.588] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:37:33.486] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:37:45.711] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:37:48.646] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:37:50.166] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:37:51.687] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:37:53.208] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:37:54.729] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:37:56.250] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:37:57.772] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:37:59.293] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:38:00.815] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:38:03.088] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:38:04.607] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:38:06.127] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:38:07.647] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:38:09.168] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:38:11.441] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:38:13.714] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:38:15.234] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:38:17.507] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:38:19.780] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:38:22.053] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:38:24.326] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:38:26.599] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:38:28.873] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:38:31.147] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:38:33.420] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:38:35.694] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:38:37.967] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:38:40.240] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:38:42.515] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:38:44.787] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:38:47.060] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:38:49.333] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:38:51.606] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:38:53.879] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:38:56.152] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:38:57.672] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:38:59.945] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:39:02.218] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:39:04.491] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:39:06.766] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:39:09.039] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:39:11.313] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:39:13.586] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:39:15.861] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:39:18.133] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:39:20.406] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:39:22.681] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:39:24.952] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:39:27.225] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:39:33.258] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:39:34.778] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:39:36.300] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:39:37.821] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:39:39.341] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:39:40.860] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:39:42.380] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:39:43.900] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:39:45.420] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:39:46.941] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:39:48.461] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:39:49.982] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:39:51.502] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:39:53.023] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:39:54.544] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:39:56.065] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:39:57.585] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:39:59.106] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:40:00.628] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:40:02.149] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:40:03.670] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:40:05.190] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:40:06.711] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:40:08.232] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:40:10.506] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:40:12.025] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:40:14.299] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:40:15.819] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:40:17.338] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:40:18.858] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:40:20.378] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:40:21.898] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:40:24.171] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:40:26.444] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:40:28.717] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:40:30.990] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:40:33.264] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:40:35.538] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:40:37.812] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:40:40.086] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:40:42.360] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:40:44.633] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:40:46.906] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:40:49.180] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:40:51.454] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:40:53.727] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:40:55.000] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:40:58.658] <TB3>     INFO: TBM Phase Settings: 248
[13:40:58.658] <TB3>     INFO: 400MHz Phase: 6
[13:40:58.658] <TB3>     INFO: 160MHz Phase: 7
[13:40:58.658] <TB3>     INFO: Functional Phase Area: 4
[13:40:58.661] <TB3>     INFO: Test took 297709 ms.
[13:40:58.661] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:40:58.661] <TB3>     INFO:    ----------------------------------------------------------------------
[13:40:58.661] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[13:40:58.661] <TB3>     INFO:    ----------------------------------------------------------------------
[13:40:58.661] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:41:01.494] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:41:03.579] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:41:05.851] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:41:07.935] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:41:10.206] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:41:12.290] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:41:14.186] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:41:17.773] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:41:19.293] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:41:20.813] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:41:22.333] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:41:23.852] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:41:25.373] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:41:26.891] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:41:28.411] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:41:29.931] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:41:31.451] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:41:32.971] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:41:35.244] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:41:37.517] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:41:39.791] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:41:42.064] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:41:44.339] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:41:45.858] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:41:47.378] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:41:48.897] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:41:51.171] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:41:53.444] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:41:55.717] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:41:57.990] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:42:00.263] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:42:01.783] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:42:03.303] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:42:04.823] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:42:07.096] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:42:09.370] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:42:11.642] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:42:13.916] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:42:16.189] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:42:17.710] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:42:19.229] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:42:20.753] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:42:23.026] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:42:25.300] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:42:27.574] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:42:29.849] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:42:32.122] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:42:33.642] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:42:35.162] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:42:36.682] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:42:38.955] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:42:41.228] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:42:43.502] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:42:45.775] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:42:48.048] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:42:49.567] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:42:51.087] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:42:52.607] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:42:54.126] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:42:55.646] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:42:57.165] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:42:58.686] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:43:00.205] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:43:02.108] <TB3>     INFO: ROC Delay Settings: 228
[13:43:02.108] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[13:43:02.108] <TB3>     INFO: ROC Port 0 Delay: 4
[13:43:02.108] <TB3>     INFO: ROC Port 1 Delay: 4
[13:43:02.108] <TB3>     INFO: Functional ROC Area: 5
[13:43:02.111] <TB3>     INFO: Test took 123450 ms.
[13:43:02.111] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[13:43:02.111] <TB3>     INFO:    ----------------------------------------------------------------------
[13:43:02.111] <TB3>     INFO:    PixTestTiming::TimingTest()
[13:43:02.111] <TB3>     INFO:    ----------------------------------------------------------------------
[13:43:03.254] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4028 4028 4028 4028 4028 4028 4028 4029 e062 c000 a101 8040 4028 4028 4028 4029 4028 4028 4028 4029 e062 c000 
[13:43:03.254] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4028 4028 4028 4028 4028 4029 4028 4028 e022 c000 a102 80b1 4028 4028 4028 4028 4028 4028 4028 4028 e022 c000 
[13:43:03.254] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4028 4028 4028 4029 4028 4029 4028 4029 e022 c000 a103 80c0 4028 4028 4028 4028 4028 4028 4029 4029 e022 c000 
[13:43:03.254] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:43:17.326] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:17.326] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:43:31.347] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:31.347] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:43:45.360] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:45.360] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:43:59.417] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:59.417] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:44:13.442] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:13.442] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:44:27.495] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:27.495] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:44:41.681] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:41.681] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:44:55.709] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:55.709] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:45:09.651] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:09.651] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:45:23.780] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:24.162] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:24.175] <TB3>     INFO: Decoding statistics:
[13:45:24.175] <TB3>     INFO:   General information:
[13:45:24.175] <TB3>     INFO: 	 16bit words read:         240000000
[13:45:24.175] <TB3>     INFO: 	 valid events total:       20000000
[13:45:24.175] <TB3>     INFO: 	 empty events:             20000000
[13:45:24.175] <TB3>     INFO: 	 valid events with pixels: 0
[13:45:24.175] <TB3>     INFO: 	 valid pixel hits:         0
[13:45:24.175] <TB3>     INFO:   Event errors: 	           0
[13:45:24.175] <TB3>     INFO: 	 start marker:             0
[13:45:24.175] <TB3>     INFO: 	 stop marker:              0
[13:45:24.175] <TB3>     INFO: 	 overflow:                 0
[13:45:24.175] <TB3>     INFO: 	 invalid 5bit words:       0
[13:45:24.175] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[13:45:24.175] <TB3>     INFO:   TBM errors: 		           0
[13:45:24.175] <TB3>     INFO: 	 flawed TBM headers:       0
[13:45:24.175] <TB3>     INFO: 	 flawed TBM trailers:      0
[13:45:24.175] <TB3>     INFO: 	 event ID mismatches:      0
[13:45:24.175] <TB3>     INFO:   ROC errors: 		           0
[13:45:24.175] <TB3>     INFO: 	 missing ROC header(s):    0
[13:45:24.175] <TB3>     INFO: 	 misplaced readback start: 0
[13:45:24.175] <TB3>     INFO:   Pixel decoding errors:	   0
[13:45:24.175] <TB3>     INFO: 	 pixel data incomplete:    0
[13:45:24.175] <TB3>     INFO: 	 pixel address:            0
[13:45:24.175] <TB3>     INFO: 	 pulse height fill bit:    0
[13:45:24.175] <TB3>     INFO: 	 buffer corruption:        0
[13:45:24.175] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:24.175] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:45:24.175] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:24.175] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:24.175] <TB3>     INFO:    Read back bit status: 1
[13:45:24.175] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:24.175] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:24.175] <TB3>     INFO:    Timings are good!
[13:45:24.175] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:24.175] <TB3>     INFO: Test took 142064 ms.
[13:45:24.175] <TB3>     INFO: PixTestTiming::TimingTest() done.
[13:45:24.175] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:45:24.176] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:45:24.176] <TB3>     INFO: PixTestTiming::doTest took 563226 ms.
[13:45:24.176] <TB3>     INFO: PixTestTiming::doTest() done
[13:45:24.176] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:45:24.176] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[13:45:24.176] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[13:45:24.176] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[13:45:24.176] <TB3>     INFO: Write out ROCDelayScan3_V0
[13:45:24.177] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:45:24.177] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:45:24.528] <TB3>     INFO: ######################################################################
[13:45:24.528] <TB3>     INFO: PixTestAlive::doTest()
[13:45:24.528] <TB3>     INFO: ######################################################################
[13:45:24.531] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:24.531] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:45:24.531] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:24.532] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:45:24.880] <TB3>     INFO: Expecting 41600 events.
[13:45:28.960] <TB3>     INFO: 41600 events read in total (3365ms).
[13:45:28.961] <TB3>     INFO: Test took 4429ms.
[13:45:28.969] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:28.969] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:45:28.969] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:45:29.344] <TB3>     INFO: PixTestAlive::aliveTest() done
[13:45:29.344] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    1    0    0    0    1    0    0    0    0
[13:45:29.344] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    1    0    0    0    1    0    0    0    0
[13:45:29.347] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:29.347] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:45:29.347] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:29.348] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:45:29.692] <TB3>     INFO: Expecting 41600 events.
[13:45:32.662] <TB3>     INFO: 41600 events read in total (2255ms).
[13:45:32.662] <TB3>     INFO: Test took 3314ms.
[13:45:32.662] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:32.662] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:45:32.662] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:45:32.663] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:45:33.068] <TB3>     INFO: PixTestAlive::maskTest() done
[13:45:33.068] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:45:33.071] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:33.071] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:45:33.071] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:33.072] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:45:33.414] <TB3>     INFO: Expecting 41600 events.
[13:45:37.509] <TB3>     INFO: 41600 events read in total (3380ms).
[13:45:37.510] <TB3>     INFO: Test took 4438ms.
[13:45:37.518] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:37.518] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:45:37.518] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:45:37.894] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[13:45:37.894] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:45:37.894] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:45:37.894] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:45:37.904] <TB3>     INFO: ######################################################################
[13:45:37.904] <TB3>     INFO: PixTestTrim::doTest()
[13:45:37.904] <TB3>     INFO: ######################################################################
[13:45:37.907] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:37.907] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:45:37.907] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:37.987] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:45:37.987] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:45:37.001] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:45:37.001] <TB3>     INFO:     run 1 of 1
[13:45:37.001] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:45:38.350] <TB3>     INFO: Expecting 5025280 events.
[13:46:23.693] <TB3>     INFO: 1414208 events read in total (44628ms).
[13:47:08.255] <TB3>     INFO: 2810936 events read in total (89190ms).
[13:47:51.763] <TB3>     INFO: 4215640 events read in total (132699ms).
[13:48:17.636] <TB3>     INFO: 5025280 events read in total (158571ms).
[13:48:17.673] <TB3>     INFO: Test took 159672ms.
[13:48:17.729] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:48:17.819] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:48:19.247] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:48:20.584] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:48:21.904] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:48:23.257] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:48:24.615] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:48:25.979] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:48:27.415] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:48:28.825] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:48:30.245] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:48:31.600] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:48:32.952] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:48:34.343] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:48:35.692] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:48:37.110] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:48:38.482] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:48:39.824] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 237957120
[13:48:39.828] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.463 minThrLimit = 104.437 minThrNLimit = 129.31 -> result = 104.463 -> 104
[13:48:39.828] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.1677 minThrLimit = 88.1557 minThrNLimit = 113.135 -> result = 88.1677 -> 88
[13:48:39.829] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.1274 minThrLimit = 86.0613 minThrNLimit = 107.729 -> result = 86.1274 -> 86
[13:48:39.829] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.96 minThrLimit = 93.9472 minThrNLimit = 117.671 -> result = 93.96 -> 93
[13:48:39.829] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.5336 minThrLimit = 96.5026 minThrNLimit = 117.787 -> result = 96.5336 -> 96
[13:48:39.830] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.9235 minThrLimit = 96.9221 minThrNLimit = 119.362 -> result = 96.9235 -> 96
[13:48:39.830] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.106 minThrLimit = 102.075 minThrNLimit = 129.444 -> result = 102.106 -> 102
[13:48:39.831] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.328 minThrLimit = 105.307 minThrNLimit = 129.59 -> result = 105.328 -> 105
[13:48:39.831] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.706 minThrLimit = 95.6877 minThrNLimit = 122.848 -> result = 95.706 -> 95
[13:48:39.831] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.1733 minThrLimit = 90.1303 minThrNLimit = 114.716 -> result = 90.1733 -> 90
[13:48:39.832] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.6055 minThrLimit = 96.5407 minThrNLimit = 117.346 -> result = 96.6055 -> 96
[13:48:39.832] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.728 minThrLimit = 100.673 minThrNLimit = 124.882 -> result = 100.728 -> 100
[13:48:39.833] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.2039 minThrLimit = 95.1605 minThrNLimit = 116.585 -> result = 95.2039 -> 95
[13:48:39.833] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.183 minThrLimit = 106.15 minThrNLimit = 133.383 -> result = 106.183 -> 106
[13:48:39.833] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.859 minThrLimit = 100.819 minThrNLimit = 122.265 -> result = 100.859 -> 100
[13:48:39.834] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3367 minThrLimit = 99.3227 minThrNLimit = 117.236 -> result = 99.3367 -> 99
[13:48:39.834] <TB3>     INFO: ROC 0 VthrComp = 104
[13:48:39.834] <TB3>     INFO: ROC 1 VthrComp = 88
[13:48:39.834] <TB3>     INFO: ROC 2 VthrComp = 86
[13:48:39.834] <TB3>     INFO: ROC 3 VthrComp = 93
[13:48:39.835] <TB3>     INFO: ROC 4 VthrComp = 96
[13:48:39.835] <TB3>     INFO: ROC 5 VthrComp = 96
[13:48:39.835] <TB3>     INFO: ROC 6 VthrComp = 102
[13:48:39.835] <TB3>     INFO: ROC 7 VthrComp = 105
[13:48:39.835] <TB3>     INFO: ROC 8 VthrComp = 95
[13:48:39.835] <TB3>     INFO: ROC 9 VthrComp = 90
[13:48:39.836] <TB3>     INFO: ROC 10 VthrComp = 96
[13:48:39.836] <TB3>     INFO: ROC 11 VthrComp = 100
[13:48:39.836] <TB3>     INFO: ROC 12 VthrComp = 95
[13:48:39.836] <TB3>     INFO: ROC 13 VthrComp = 106
[13:48:39.836] <TB3>     INFO: ROC 14 VthrComp = 100
[13:48:39.836] <TB3>     INFO: ROC 15 VthrComp = 99
[13:48:39.836] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:48:39.836] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:48:39.849] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:48:39.849] <TB3>     INFO:     run 1 of 1
[13:48:39.849] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:48:40.191] <TB3>     INFO: Expecting 5025280 events.
[13:49:16.475] <TB3>     INFO: 890384 events read in total (35569ms).
[13:49:52.149] <TB3>     INFO: 1778312 events read in total (71243ms).
[13:50:27.849] <TB3>     INFO: 2664760 events read in total (106943ms).
[13:51:03.990] <TB3>     INFO: 3541488 events read in total (143084ms).
[13:51:38.317] <TB3>     INFO: 4412448 events read in total (177411ms).
[13:52:02.685] <TB3>     INFO: 5025280 events read in total (201779ms).
[13:52:02.758] <TB3>     INFO: Test took 202909ms.
[13:52:02.936] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:03.268] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:52:04.863] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:52:06.417] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:52:07.990] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:52:09.557] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:52:11.135] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:52:12.712] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:52:14.282] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:52:15.889] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:52:17.456] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:52:19.024] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:52:20.612] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:52:22.177] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:52:23.759] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:52:25.339] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:52:26.940] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:52:28.569] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 310845440
[13:52:28.573] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 59.2416 for pixel 0/66 mean/min/max = 46.8132/34.3193/59.3072
[13:52:28.573] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.4609 for pixel 15/2 mean/min/max = 45.0886/33.6158/56.5614
[13:52:28.573] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.4872 for pixel 22/13 mean/min/max = 43.9096/31.9752/55.844
[13:52:28.574] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 58.8079 for pixel 2/16 mean/min/max = 45.7352/32.5773/58.8931
[13:52:28.574] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.1668 for pixel 0/33 mean/min/max = 45.2139/32.2442/58.1837
[13:52:28.574] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.3668 for pixel 0/75 mean/min/max = 45.1812/32.948/57.4144
[13:52:28.575] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.5938 for pixel 1/0 mean/min/max = 44.2669/31.8728/56.661
[13:52:28.575] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 62.9462 for pixel 24/44 mean/min/max = 48.6835/34.3556/63.0114
[13:52:28.575] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.5934 for pixel 1/29 mean/min/max = 44.3995/33.1251/55.6739
[13:52:28.576] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.7816 for pixel 15/0 mean/min/max = 45.5896/33.3951/57.7841
[13:52:28.576] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 62.9093 for pixel 7/46 mean/min/max = 46.9484/30.7729/63.1239
[13:52:28.576] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.5946 for pixel 14/2 mean/min/max = 44.2461/31.8818/56.6104
[13:52:28.577] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.258 for pixel 0/15 mean/min/max = 44.691/31.918/57.4639
[13:52:28.577] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 60.1233 for pixel 14/22 mean/min/max = 46.9559/33.7599/60.1518
[13:52:28.577] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 63.9116 for pixel 4/3 mean/min/max = 47.8394/31.7027/63.9761
[13:52:28.578] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 64.0974 for pixel 8/2 mean/min/max = 47.7432/31.3533/64.133
[13:52:28.578] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:52:28.710] <TB3>     INFO: Expecting 411648 events.
[13:52:36.351] <TB3>     INFO: 411648 events read in total (6918ms).
[13:52:36.357] <TB3>     INFO: Expecting 411648 events.
[13:52:44.010] <TB3>     INFO: 411648 events read in total (6979ms).
[13:52:44.018] <TB3>     INFO: Expecting 411648 events.
[13:52:51.697] <TB3>     INFO: 411648 events read in total (7015ms).
[13:52:51.708] <TB3>     INFO: Expecting 411648 events.
[13:52:59.304] <TB3>     INFO: 411648 events read in total (6935ms).
[13:52:59.317] <TB3>     INFO: Expecting 411648 events.
[13:53:06.905] <TB3>     INFO: 411648 events read in total (6931ms).
[13:53:06.920] <TB3>     INFO: Expecting 411648 events.
[13:53:14.527] <TB3>     INFO: 411648 events read in total (6946ms).
[13:53:14.545] <TB3>     INFO: Expecting 411648 events.
[13:53:22.167] <TB3>     INFO: 411648 events read in total (6964ms).
[13:53:22.187] <TB3>     INFO: Expecting 411648 events.
[13:53:29.763] <TB3>     INFO: 411648 events read in total (6923ms).
[13:53:29.785] <TB3>     INFO: Expecting 411648 events.
[13:53:37.533] <TB3>     INFO: 411648 events read in total (7100ms).
[13:53:37.559] <TB3>     INFO: Expecting 411648 events.
[13:53:45.146] <TB3>     INFO: 411648 events read in total (6942ms).
[13:53:45.175] <TB3>     INFO: Expecting 411648 events.
[13:53:52.774] <TB3>     INFO: 411648 events read in total (6954ms).
[13:53:52.805] <TB3>     INFO: Expecting 411648 events.
[13:54:00.378] <TB3>     INFO: 411648 events read in total (6929ms).
[13:54:00.412] <TB3>     INFO: Expecting 411648 events.
[13:54:08.066] <TB3>     INFO: 411648 events read in total (7013ms).
[13:54:08.101] <TB3>     INFO: Expecting 411648 events.
[13:54:15.682] <TB3>     INFO: 411648 events read in total (6938ms).
[13:54:15.723] <TB3>     INFO: Expecting 411648 events.
[13:54:23.324] <TB3>     INFO: 411648 events read in total (6970ms).
[13:54:23.369] <TB3>     INFO: Expecting 411648 events.
[13:54:30.972] <TB3>     INFO: 411648 events read in total (6973ms).
[13:54:31.014] <TB3>     INFO: Test took 122436ms.
[13:54:31.510] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.512 < 35 for itrim+1 = 91; old thr = 34.8392 ... break
[13:54:31.547] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6778 < 35 for itrim = 100; old thr = 34.0845 ... break
[13:54:31.586] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1172 < 35 for itrim = 104; old thr = 34.532 ... break
[13:54:31.622] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1092 < 35 for itrim = 110; old thr = 34.7993 ... break
[13:54:31.648] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.9561 < 35 for itrim = 102; old thr = 33.8821 ... break
[13:54:31.678] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2228 < 35 for itrim+1 = 103; old thr = 34.4421 ... break
[13:54:31.718] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0976 < 35 for itrim = 116; old thr = 34.7195 ... break
[13:54:31.749] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3383 < 35 for itrim+1 = 118; old thr = 34.904 ... break
[13:54:31.790] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6061 < 35 for itrim = 103; old thr = 33.7857 ... break
[13:54:31.829] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1634 < 35 for itrim = 100; old thr = 33.8315 ... break
[13:54:31.863] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.378 < 35 for itrim+1 = 119; old thr = 34.8038 ... break
[13:54:31.899] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2702 < 35 for itrim = 98; old thr = 34.5124 ... break
[13:54:31.922] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2133 < 35 for itrim = 86; old thr = 34.1871 ... break
[13:54:31.962] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5198 < 35 for itrim = 116; old thr = 33.793 ... break
[13:54:31.987] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0908 < 35 for itrim = 110; old thr = 33.1533 ... break
[13:54:32.009] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6477 < 35 for itrim = 109; old thr = 33.8767 ... break
[13:54:32.089] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:54:32.100] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:54:32.100] <TB3>     INFO:     run 1 of 1
[13:54:32.100] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:54:32.443] <TB3>     INFO: Expecting 5025280 events.
[13:55:08.708] <TB3>     INFO: 871824 events read in total (35550ms).
[13:55:44.180] <TB3>     INFO: 1742072 events read in total (71022ms).
[13:56:19.666] <TB3>     INFO: 2612096 events read in total (106508ms).
[13:56:55.186] <TB3>     INFO: 3470288 events read in total (142028ms).
[13:57:29.927] <TB3>     INFO: 4324488 events read in total (176769ms).
[13:57:58.922] <TB3>     INFO: 5025280 events read in total (205764ms).
[13:57:58.995] <TB3>     INFO: Test took 206895ms.
[13:57:59.188] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:59.571] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:01.191] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:02.757] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:04.311] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:05.896] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:07.481] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:09.074] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:10.680] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:12.314] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:13.881] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:15.475] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:17.089] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:18.696] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:20.306] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:21.934] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:23.492] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:25.074] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 266653696
[13:58:25.076] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 9.777605 .. 94.107381
[13:58:25.150] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 9 .. 104 (-1/-1) hits flags = 528 (plus default)
[13:58:25.160] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:58:25.160] <TB3>     INFO:     run 1 of 1
[13:58:25.160] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:25.507] <TB3>     INFO: Expecting 3194880 events.
[13:59:01.290] <TB3>     INFO: 910968 events read in total (35068ms).
[13:59:37.490] <TB3>     INFO: 1822360 events read in total (71268ms).
[14:00:12.936] <TB3>     INFO: 2727000 events read in total (106714ms).
[14:00:31.364] <TB3>     INFO: 3194880 events read in total (125142ms).
[14:00:31.421] <TB3>     INFO: Test took 126260ms.
[14:00:31.536] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:31.736] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:00:33.067] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:00:34.395] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:00:35.732] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:00:37.068] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:00:38.405] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:00:39.744] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:00:41.088] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:00:42.428] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:00:43.765] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:00:45.100] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:00:46.438] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:00:47.786] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:00:49.118] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:00:50.453] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:00:51.789] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:00:53.171] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 239374336
[14:00:53.254] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.839037 .. 62.649133
[14:00:53.329] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 72 (-1/-1) hits flags = 528 (plus default)
[14:00:53.339] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:00:53.340] <TB3>     INFO:     run 1 of 1
[14:00:53.341] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:00:53.684] <TB3>     INFO: Expecting 2263040 events.
[14:01:33.033] <TB3>     INFO: 1028672 events read in total (38634ms).
[14:02:11.277] <TB3>     INFO: 2055648 events read in total (76878ms).
[14:02:19.099] <TB3>     INFO: 2263040 events read in total (84701ms).
[14:02:19.128] <TB3>     INFO: Test took 85788ms.
[14:02:19.196] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:19.351] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:20.485] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:21.665] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:23.165] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:24.554] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:26.073] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:27.569] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:28.849] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:30.359] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:31.717] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:32.897] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:34.009] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:35.122] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:02:36.239] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:02:37.344] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:02:38.447] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:02:39.555] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 372596736
[14:02:39.637] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.406784 .. 48.452655
[14:02:39.712] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 58 (-1/-1) hits flags = 528 (plus default)
[14:02:39.722] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:02:39.722] <TB3>     INFO:     run 1 of 1
[14:02:39.722] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:40.065] <TB3>     INFO: Expecting 1630720 events.
[14:03:20.699] <TB3>     INFO: 1091680 events read in total (39919ms).
[14:03:41.411] <TB3>     INFO: 1630720 events read in total (60631ms).
[14:03:41.427] <TB3>     INFO: Test took 61705ms.
[14:03:41.464] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:41.538] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:42.532] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:43.522] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:44.513] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:45.504] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:46.495] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:47.483] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:48.475] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:49.468] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:50.463] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:03:51.458] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:03:52.447] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:53.437] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:54.425] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:55.416] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:56.404] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:57.396] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 415035392
[14:03:57.479] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.605502 .. 48.452655
[14:03:57.555] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 58 (-1/-1) hits flags = 528 (plus default)
[14:03:57.565] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:03:57.565] <TB3>     INFO:     run 1 of 1
[14:03:57.565] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:57.908] <TB3>     INFO: Expecting 1564160 events.
[14:04:37.931] <TB3>     INFO: 1076080 events read in total (39308ms).
[14:04:56.032] <TB3>     INFO: 1564160 events read in total (57409ms).
[14:04:56.048] <TB3>     INFO: Test took 58484ms.
[14:04:56.086] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:56.162] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:57.150] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:58.141] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:59.134] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:05:00.122] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:05:01.108] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:05:02.095] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:05:03.087] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:05:04.075] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:05:05.070] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:05:06.061] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:05:07.051] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:05:08.043] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:05:09.033] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:05:10.023] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:05:11.009] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:05:11.000] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 421146624
[14:05:12.085] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:05:12.085] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:05:12.096] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:05:12.096] <TB3>     INFO:     run 1 of 1
[14:05:12.097] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:12.446] <TB3>     INFO: Expecting 1364480 events.
[14:05:52.892] <TB3>     INFO: 1076352 events read in total (39732ms).
[14:06:03.682] <TB3>     INFO: 1364480 events read in total (50523ms).
[14:06:03.698] <TB3>     INFO: Test took 51601ms.
[14:06:03.733] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:03.801] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:04.768] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:05.732] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:06.698] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:07.666] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:08.628] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:09.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:10.561] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:11.525] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:12.493] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:13.462] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:14.428] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:15.392] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:06:16.356] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:06:17.323] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:06:18.288] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:06:19.258] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 424456192
[14:06:19.298] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C0.dat
[14:06:19.299] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C1.dat
[14:06:19.299] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C2.dat
[14:06:19.299] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C3.dat
[14:06:19.299] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C4.dat
[14:06:19.299] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C5.dat
[14:06:19.299] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C6.dat
[14:06:19.299] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C7.dat
[14:06:19.299] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C8.dat
[14:06:19.299] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C9.dat
[14:06:19.300] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C10.dat
[14:06:19.300] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C11.dat
[14:06:19.300] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C12.dat
[14:06:19.300] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C13.dat
[14:06:19.300] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C14.dat
[14:06:19.300] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C15.dat
[14:06:19.300] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C0.dat
[14:06:19.307] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C1.dat
[14:06:19.316] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C2.dat
[14:06:19.323] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C3.dat
[14:06:19.330] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C4.dat
[14:06:19.337] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C5.dat
[14:06:19.344] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C6.dat
[14:06:19.351] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C7.dat
[14:06:19.358] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C8.dat
[14:06:19.366] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C9.dat
[14:06:19.373] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C10.dat
[14:06:19.379] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C11.dat
[14:06:19.386] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C12.dat
[14:06:19.394] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C13.dat
[14:06:19.401] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C14.dat
[14:06:19.408] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C15.dat
[14:06:19.415] <TB3>     INFO: PixTestTrim::trimTest() done
[14:06:19.415] <TB3>     INFO: vtrim:      91 100 104 110 102 103 116 118 103 100 119  98  86 116 110 109 
[14:06:19.415] <TB3>     INFO: vthrcomp:  104  88  86  93  96  96 102 105  95  90  96 100  95 106 100  99 
[14:06:19.415] <TB3>     INFO: vcal mean:  35.03  35.05  34.96  35.00  34.97  35.02  34.97  35.03  34.98  35.01  34.94  34.99  35.02  34.99  35.01  34.99 
[14:06:19.415] <TB3>     INFO: vcal RMS:    0.84   0.80   0.85   0.84   0.84   0.83   0.82   0.90   0.77   0.81   0.92   0.99   0.86   0.85   0.91   0.95 
[14:06:19.415] <TB3>     INFO: bits mean:   8.32   9.47  10.17   9.20   9.33   9.08   9.82   8.62   9.77   9.23   9.61   9.71   9.47   9.18   9.38   9.11 
[14:06:19.415] <TB3>     INFO: bits RMS:    2.78   2.56   2.50   2.73   2.82   2.79   2.68   2.50   2.56   2.67   2.60   2.71   2.80   2.47   2.57   2.74 
[14:06:19.426] <TB3>     INFO:    ----------------------------------------------------------------------
[14:06:19.426] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:06:19.426] <TB3>     INFO:    ----------------------------------------------------------------------
[14:06:19.432] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:06:19.432] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:06:19.446] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:06:19.446] <TB3>     INFO:     run 1 of 1
[14:06:19.446] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:19.790] <TB3>     INFO: Expecting 4160000 events.
[14:07:08.419] <TB3>     INFO: 1176845 events read in total (47914ms).
[14:07:54.835] <TB3>     INFO: 2336420 events read in total (94331ms).
[14:08:40.807] <TB3>     INFO: 3477945 events read in total (140302ms).
[14:09:08.199] <TB3>     INFO: 4160000 events read in total (167694ms).
[14:09:08.252] <TB3>     INFO: Test took 168806ms.
[14:09:08.371] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:08.598] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:10.498] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:12.383] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:14.289] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:16.166] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:18.100] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:20.034] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:22.005] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:23.841] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:25.687] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:27.548] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:29.422] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:31.319] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:33.216] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:35.080] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:36.963] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:38.823] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 425910272
[14:09:38.824] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:09:38.897] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:09:38.897] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 190 (-1/-1) hits flags = 528 (plus default)
[14:09:38.910] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:09:38.910] <TB3>     INFO:     run 1 of 1
[14:09:38.910] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:39.253] <TB3>     INFO: Expecting 3972800 events.
[14:10:25.542] <TB3>     INFO: 1155465 events read in total (45574ms).
[14:11:11.589] <TB3>     INFO: 2295275 events read in total (91621ms).
[14:11:56.232] <TB3>     INFO: 3417850 events read in total (136264ms).
[14:12:18.294] <TB3>     INFO: 3972800 events read in total (158326ms).
[14:12:18.350] <TB3>     INFO: Test took 159440ms.
[14:12:18.467] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:18.699] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:20.561] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:22.443] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:24.307] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:12:26.167] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:12:28.037] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:12:29.901] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:12:31.747] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:12:33.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:12:35.507] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:12:37.390] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:12:39.249] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:12:41.062] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:12:42.909] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:12:44.749] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:12:46.619] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:12:48.468] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 425910272
[14:12:48.469] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:12:48.542] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:12:48.543] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 193 (-1/-1) hits flags = 528 (plus default)
[14:12:48.553] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:12:48.553] <TB3>     INFO:     run 1 of 1
[14:12:48.554] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:48.897] <TB3>     INFO: Expecting 4035200 events.
[14:13:35.693] <TB3>     INFO: 1147220 events read in total (46081ms).
[14:14:20.866] <TB3>     INFO: 2279005 events read in total (91254ms).
[14:15:04.871] <TB3>     INFO: 3393805 events read in total (135260ms).
[14:15:31.162] <TB3>     INFO: 4035200 events read in total (161550ms).
[14:15:31.219] <TB3>     INFO: Test took 162665ms.
[14:15:31.337] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:31.554] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:15:33.428] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:15:35.302] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:15:37.169] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:15:39.035] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:15:40.876] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:15:42.713] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:15:44.544] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:15:46.388] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:15:48.262] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:15:50.136] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:15:51.003] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:15:53.847] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:15:55.734] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:15:57.690] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:15:59.671] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:01.553] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 437886976
[14:16:01.554] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:16:01.632] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:16:01.632] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 176 (-1/-1) hits flags = 528 (plus default)
[14:16:01.643] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:16:01.643] <TB3>     INFO:     run 1 of 1
[14:16:01.643] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:01.985] <TB3>     INFO: Expecting 3681600 events.
[14:16:49.998] <TB3>     INFO: 1204325 events read in total (47291ms).
[14:17:36.628] <TB3>     INFO: 2386060 events read in total (93921ms).
[14:18:23.414] <TB3>     INFO: 3551775 events read in total (140707ms).
[14:18:28.908] <TB3>     INFO: 3681600 events read in total (146201ms).
[14:18:28.948] <TB3>     INFO: Test took 147305ms.
[14:18:29.044] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:29.224] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:30.979] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:32.766] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:34.556] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:36.317] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:38.060] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:39.806] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:41.551] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:43.278] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:45.049] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:46.841] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:48.596] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:50.342] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:52.102] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:53.840] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:55.602] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:57.337] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 387735552
[14:18:57.338] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:18:57.413] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:18:57.413] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 177 (-1/-1) hits flags = 528 (plus default)
[14:18:57.423] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:18:57.423] <TB3>     INFO:     run 1 of 1
[14:18:57.423] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:57.769] <TB3>     INFO: Expecting 3702400 events.
[14:19:45.689] <TB3>     INFO: 1199680 events read in total (47205ms).
[14:20:32.769] <TB3>     INFO: 2378460 events read in total (94286ms).
[14:21:19.660] <TB3>     INFO: 3540275 events read in total (141176ms).
[14:21:26.456] <TB3>     INFO: 3702400 events read in total (147972ms).
[14:21:26.499] <TB3>     INFO: Test took 149076ms.
[14:21:26.597] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:26.801] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:28.577] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:30.381] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:32.189] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:33.977] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:35.745] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:37.518] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:39.274] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:41.020] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:42.829] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:44.636] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:46.404] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:48.212] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:50.053] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:51.874] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:53.718] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:55.542] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 387735552
[14:21:55.543] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 11.2591, thr difference RMS: 1.2364
[14:21:55.543] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.36966, thr difference RMS: 1.41761
[14:21:55.543] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.67766, thr difference RMS: 1.38368
[14:21:55.543] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.84578, thr difference RMS: 1.54732
[14:21:55.544] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.52126, thr difference RMS: 1.91172
[14:21:55.544] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.29071, thr difference RMS: 1.91647
[14:21:55.544] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.11199, thr difference RMS: 1.82734
[14:21:55.544] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.973, thr difference RMS: 1.48037
[14:21:55.545] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.24621, thr difference RMS: 1.7151
[14:21:55.545] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.03072, thr difference RMS: 1.66307
[14:21:55.545] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.4016, thr difference RMS: 1.31716
[14:21:55.545] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.77886, thr difference RMS: 1.58685
[14:21:55.545] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.14972, thr difference RMS: 1.74661
[14:21:55.546] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.8225, thr difference RMS: 1.2232
[14:21:55.546] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 12.2968, thr difference RMS: 1.24497
[14:21:55.546] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 11.022, thr difference RMS: 1.42618
[14:21:55.546] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 11.334, thr difference RMS: 1.22147
[14:21:55.546] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.29653, thr difference RMS: 1.40568
[14:21:55.547] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.59417, thr difference RMS: 1.39195
[14:21:55.547] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.80248, thr difference RMS: 1.55849
[14:21:55.547] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.46147, thr difference RMS: 1.87015
[14:21:55.547] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.10631, thr difference RMS: 1.84495
[14:21:55.548] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.00688, thr difference RMS: 1.79944
[14:21:55.548] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.8957, thr difference RMS: 1.46052
[14:21:55.548] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.14911, thr difference RMS: 1.70674
[14:21:55.548] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.92054, thr difference RMS: 1.68622
[14:21:55.548] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.3022, thr difference RMS: 1.31749
[14:21:55.548] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.70494, thr difference RMS: 1.59066
[14:21:55.549] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.1632, thr difference RMS: 1.74322
[14:21:55.549] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.835, thr difference RMS: 1.21167
[14:21:55.549] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 12.2282, thr difference RMS: 1.27438
[14:21:55.549] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.9124, thr difference RMS: 1.42605
[14:21:55.549] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 11.5251, thr difference RMS: 1.20378
[14:21:55.550] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.34946, thr difference RMS: 1.41616
[14:21:55.550] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.55759, thr difference RMS: 1.39984
[14:21:55.550] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.90279, thr difference RMS: 1.52885
[14:21:55.550] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.58719, thr difference RMS: 1.88516
[14:21:55.550] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.09856, thr difference RMS: 1.84597
[14:21:55.551] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 7.98359, thr difference RMS: 1.80887
[14:21:55.551] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.9883, thr difference RMS: 1.44983
[14:21:55.551] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.09666, thr difference RMS: 1.6696
[14:21:55.551] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.99087, thr difference RMS: 1.63542
[14:21:55.551] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.3737, thr difference RMS: 1.33258
[14:21:55.552] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.70876, thr difference RMS: 1.58848
[14:21:55.552] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.25742, thr difference RMS: 1.73225
[14:21:55.552] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.8181, thr difference RMS: 1.23021
[14:21:55.552] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 12.37, thr difference RMS: 1.26922
[14:21:55.552] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.9822, thr difference RMS: 1.39544
[14:21:55.553] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 11.6798, thr difference RMS: 1.21565
[14:21:55.553] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.39263, thr difference RMS: 1.36269
[14:21:55.553] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.61894, thr difference RMS: 1.41478
[14:21:55.553] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 7.92467, thr difference RMS: 1.53856
[14:21:55.553] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.61632, thr difference RMS: 1.91612
[14:21:55.554] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.1025, thr difference RMS: 1.86853
[14:21:55.554] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 7.97137, thr difference RMS: 1.81031
[14:21:55.554] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 11.0555, thr difference RMS: 1.44115
[14:21:55.554] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.11413, thr difference RMS: 1.67769
[14:21:55.554] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.99186, thr difference RMS: 1.64854
[14:21:55.555] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.2789, thr difference RMS: 1.33384
[14:21:55.555] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.73356, thr difference RMS: 1.60126
[14:21:55.555] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.40055, thr difference RMS: 1.72632
[14:21:55.555] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.7812, thr difference RMS: 1.211
[14:21:55.555] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 12.3952, thr difference RMS: 1.26213
[14:21:55.556] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.9882, thr difference RMS: 1.40117
[14:21:55.663] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:21:55.667] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2177 seconds
[14:21:55.667] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:21:56.370] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:21:56.370] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:21:56.372] <TB3>     INFO: ######################################################################
[14:21:56.372] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:21:56.372] <TB3>     INFO: ######################################################################
[14:21:56.373] <TB3>     INFO:    ----------------------------------------------------------------------
[14:21:56.373] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:21:56.373] <TB3>     INFO:    ----------------------------------------------------------------------
[14:21:56.373] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:21:56.383] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:21:56.383] <TB3>     INFO:     run 1 of 1
[14:21:56.383] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:56.727] <TB3>     INFO: Expecting 59072000 events.
[14:22:25.908] <TB3>     INFO: 1072600 events read in total (28466ms).
[14:22:54.304] <TB3>     INFO: 2141000 events read in total (56862ms).
[14:23:22.890] <TB3>     INFO: 3209800 events read in total (85448ms).
[14:23:51.389] <TB3>     INFO: 4281600 events read in total (113947ms).
[14:24:19.963] <TB3>     INFO: 5350200 events read in total (142521ms).
[14:24:48.470] <TB3>     INFO: 6418800 events read in total (171028ms).
[14:25:17.114] <TB3>     INFO: 7491800 events read in total (199672ms).
[14:25:45.637] <TB3>     INFO: 8560800 events read in total (228195ms).
[14:26:14.204] <TB3>     INFO: 9631200 events read in total (256762ms).
[14:26:42.788] <TB3>     INFO: 10701600 events read in total (285346ms).
[14:27:11.277] <TB3>     INFO: 11770200 events read in total (313835ms).
[14:27:39.757] <TB3>     INFO: 12842800 events read in total (342315ms).
[14:28:08.362] <TB3>     INFO: 13912200 events read in total (370920ms).
[14:28:36.844] <TB3>     INFO: 14980800 events read in total (399402ms).
[14:29:05.366] <TB3>     INFO: 16053400 events read in total (427924ms).
[14:29:33.706] <TB3>     INFO: 17122200 events read in total (456264ms).
[14:30:02.307] <TB3>     INFO: 18191800 events read in total (484865ms).
[14:30:30.775] <TB3>     INFO: 19264200 events read in total (513333ms).
[14:30:59.327] <TB3>     INFO: 20333000 events read in total (541885ms).
[14:31:27.776] <TB3>     INFO: 21405200 events read in total (570334ms).
[14:31:56.393] <TB3>     INFO: 22474600 events read in total (598951ms).
[14:32:24.925] <TB3>     INFO: 23543000 events read in total (627483ms).
[14:32:53.512] <TB3>     INFO: 24615800 events read in total (656070ms).
[14:33:22.070] <TB3>     INFO: 25684800 events read in total (684628ms).
[14:33:50.560] <TB3>     INFO: 26753600 events read in total (713118ms).
[14:34:19.058] <TB3>     INFO: 27826000 events read in total (741616ms).
[14:34:47.678] <TB3>     INFO: 28894600 events read in total (770236ms).
[14:35:16.270] <TB3>     INFO: 29966200 events read in total (798828ms).
[14:35:44.852] <TB3>     INFO: 31036800 events read in total (827410ms).
[14:36:13.363] <TB3>     INFO: 32105800 events read in total (855921ms).
[14:36:41.909] <TB3>     INFO: 33177400 events read in total (884467ms).
[14:37:10.502] <TB3>     INFO: 34246000 events read in total (913060ms).
[14:37:39.007] <TB3>     INFO: 35314400 events read in total (941565ms).
[14:38:07.667] <TB3>     INFO: 36385600 events read in total (970225ms).
[14:38:36.272] <TB3>     INFO: 37455000 events read in total (998830ms).
[14:39:04.952] <TB3>     INFO: 38522600 events read in total (1027510ms).
[14:39:33.491] <TB3>     INFO: 39592200 events read in total (1056049ms).
[14:40:02.120] <TB3>     INFO: 40663200 events read in total (1084678ms).
[14:40:30.696] <TB3>     INFO: 41731200 events read in total (1113254ms).
[14:40:59.379] <TB3>     INFO: 42800200 events read in total (1141937ms).
[14:41:27.961] <TB3>     INFO: 43870600 events read in total (1170519ms).
[14:41:56.679] <TB3>     INFO: 44938800 events read in total (1199237ms).
[14:42:25.314] <TB3>     INFO: 46006600 events read in total (1227872ms).
[14:42:53.959] <TB3>     INFO: 47077600 events read in total (1256517ms).
[14:43:22.569] <TB3>     INFO: 48146600 events read in total (1285127ms).
[14:43:50.793] <TB3>     INFO: 49214400 events read in total (1313351ms).
[14:44:18.544] <TB3>     INFO: 50281800 events read in total (1341102ms).
[14:44:46.731] <TB3>     INFO: 51354000 events read in total (1369289ms).
[14:45:15.050] <TB3>     INFO: 52422400 events read in total (1397608ms).
[14:45:43.170] <TB3>     INFO: 53490000 events read in total (1425728ms).
[14:46:10.986] <TB3>     INFO: 54556800 events read in total (1453544ms).
[14:46:39.560] <TB3>     INFO: 55628400 events read in total (1482118ms).
[14:47:07.847] <TB3>     INFO: 56696400 events read in total (1510405ms).
[14:47:36.117] <TB3>     INFO: 57764200 events read in total (1538675ms).
[14:48:04.556] <TB3>     INFO: 58835800 events read in total (1567114ms).
[14:48:11.203] <TB3>     INFO: 59072000 events read in total (1573761ms).
[14:48:11.224] <TB3>     INFO: Test took 1574841ms.
[14:48:11.282] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:11.413] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:48:11.413] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:12.584] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:48:12.584] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:13.754] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:48:13.754] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:14.890] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:48:14.890] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:16.081] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:48:16.081] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:17.249] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:48:17.249] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:18.411] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:48:18.411] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:19.589] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:48:19.589] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:20.754] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:48:20.754] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:21.903] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:48:21.904] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:23.073] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:48:23.073] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:24.250] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:48:24.250] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:25.424] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:48:25.424] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:26.599] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:48:26.599] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:27.780] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:48:27.780] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:28.961] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:48:28.961] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:30.138] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 497610752
[14:48:30.167] <TB3>     INFO: PixTestScurves::scurves() done 
[14:48:30.167] <TB3>     INFO: Vcal mean:  35.11  35.13  35.08  35.07  35.14  35.09  35.07  35.14  35.07  35.12  35.00  35.06  35.05  35.08  35.10  35.18 
[14:48:30.167] <TB3>     INFO: Vcal RMS:    0.68   0.68   0.71   0.71   0.72   0.68   0.71   0.79   0.64   0.70   0.81   0.88   0.73   0.70   0.80   0.83 
[14:48:30.167] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:48:30.243] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:48:30.243] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:48:30.243] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:48:30.243] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:48:30.243] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:48:30.244] <TB3>     INFO: ######################################################################
[14:48:30.244] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:48:30.244] <TB3>     INFO: ######################################################################
[14:48:30.247] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:48:30.589] <TB3>     INFO: Expecting 41600 events.
[14:48:34.662] <TB3>     INFO: 41600 events read in total (3351ms).
[14:48:34.663] <TB3>     INFO: Test took 4416ms.
[14:48:34.670] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:34.670] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:48:34.671] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:48:34.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 10, 62] has eff 4/10
[14:48:34.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 10, 62]
[14:48:34.679] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[14:48:34.679] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:48:34.679] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:48:34.679] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:48:35.019] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:48:35.365] <TB3>     INFO: Expecting 41600 events.
[14:48:39.472] <TB3>     INFO: 41600 events read in total (3392ms).
[14:48:39.473] <TB3>     INFO: Test took 4454ms.
[14:48:39.481] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:39.481] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:48:39.481] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:48:39.486] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 160.588
[14:48:39.486] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,11] phvalue 160
[14:48:39.486] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.644
[14:48:39.486] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 179
[14:48:39.486] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.165
[14:48:39.486] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[14:48:39.486] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.119
[14:48:39.486] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[14:48:39.486] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.796
[14:48:39.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 175
[14:48:39.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.756
[14:48:39.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 169
[14:48:39.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.262
[14:48:39.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 165
[14:48:39.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.072
[14:48:39.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 179
[14:48:39.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.74
[14:48:39.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 162
[14:48:39.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.573
[14:48:39.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 164
[14:48:39.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 157.43
[14:48:39.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 158
[14:48:39.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.213
[14:48:39.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,5] phvalue 173
[14:48:39.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.029
[14:48:39.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [16 ,5] phvalue 187
[14:48:39.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.389
[14:48:39.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[14:48:39.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 154.223
[14:48:39.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,17] phvalue 154
[14:48:39.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.947
[14:48:39.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 168
[14:48:39.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:48:39.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:48:39.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:48:39.577] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:48:39.930] <TB3>     INFO: Expecting 41600 events.
[14:48:44.067] <TB3>     INFO: 41600 events read in total (3422ms).
[14:48:44.068] <TB3>     INFO: Test took 4491ms.
[14:48:44.076] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:44.076] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:48:44.076] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:48:44.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:48:44.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 43minph_roc = 14
[14:48:44.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 46.8354
[14:48:44.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,12] phvalue 47
[14:48:44.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.159
[14:48:44.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 84
[14:48:44.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.6184
[14:48:44.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,43] phvalue 77
[14:48:44.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.3299
[14:48:44.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,25] phvalue 61
[14:48:44.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.1129
[14:48:44.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,25] phvalue 66
[14:48:44.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.6621
[14:48:44.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 67
[14:48:44.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.853
[14:48:44.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 59
[14:48:44.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.7406
[14:48:44.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,11] phvalue 76
[14:48:44.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.187
[14:48:44.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 62
[14:48:44.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.0708
[14:48:44.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 62
[14:48:44.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.7524
[14:48:44.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 53
[14:48:44.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.8587
[14:48:44.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 63
[14:48:44.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.7727
[14:48:44.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 82
[14:48:44.083] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.0598
[14:48:44.083] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 65
[14:48:44.083] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 45.9967
[14:48:44.083] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 46
[14:48:44.083] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.341
[14:48:44.083] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,49] phvalue 54
[14:48:44.084] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 12, 0 0
[14:48:44.493] <TB3>     INFO: Expecting 2560 events.
[14:48:45.452] <TB3>     INFO: 2560 events read in total (244ms).
[14:48:45.452] <TB3>     INFO: Test took 1368ms.
[14:48:45.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:48:45.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 1 1
[14:48:45.960] <TB3>     INFO: Expecting 2560 events.
[14:48:46.918] <TB3>     INFO: 2560 events read in total (243ms).
[14:48:46.919] <TB3>     INFO: Test took 1466ms.
[14:48:46.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:48:46.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 43, 2 2
[14:48:47.426] <TB3>     INFO: Expecting 2560 events.
[14:48:48.384] <TB3>     INFO: 2560 events read in total (243ms).
[14:48:48.384] <TB3>     INFO: Test took 1465ms.
[14:48:48.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:48:48.385] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 25, 3 3
[14:48:48.892] <TB3>     INFO: Expecting 2560 events.
[14:48:49.851] <TB3>     INFO: 2560 events read in total (244ms).
[14:48:49.851] <TB3>     INFO: Test took 1466ms.
[14:48:49.851] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:48:49.852] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 25, 4 4
[14:48:50.359] <TB3>     INFO: Expecting 2560 events.
[14:48:51.318] <TB3>     INFO: 2560 events read in total (244ms).
[14:48:51.318] <TB3>     INFO: Test took 1466ms.
[14:48:51.318] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:48:51.318] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 5 5
[14:48:51.826] <TB3>     INFO: Expecting 2560 events.
[14:48:52.785] <TB3>     INFO: 2560 events read in total (244ms).
[14:48:52.785] <TB3>     INFO: Test took 1467ms.
[14:48:52.785] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:48:52.786] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 6 6
[14:48:53.293] <TB3>     INFO: Expecting 2560 events.
[14:48:54.250] <TB3>     INFO: 2560 events read in total (242ms).
[14:48:54.251] <TB3>     INFO: Test took 1465ms.
[14:48:54.251] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:48:54.251] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 11, 7 7
[14:48:54.759] <TB3>     INFO: Expecting 2560 events.
[14:48:55.718] <TB3>     INFO: 2560 events read in total (244ms).
[14:48:55.718] <TB3>     INFO: Test took 1467ms.
[14:48:55.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:48:55.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 8 8
[14:48:56.226] <TB3>     INFO: Expecting 2560 events.
[14:48:57.184] <TB3>     INFO: 2560 events read in total (243ms).
[14:48:57.184] <TB3>     INFO: Test took 1466ms.
[14:48:57.184] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:48:57.185] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 9 9
[14:48:57.692] <TB3>     INFO: Expecting 2560 events.
[14:48:58.651] <TB3>     INFO: 2560 events read in total (244ms).
[14:48:58.651] <TB3>     INFO: Test took 1466ms.
[14:48:58.651] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:48:58.652] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 10 10
[14:48:59.159] <TB3>     INFO: Expecting 2560 events.
[14:49:00.117] <TB3>     INFO: 2560 events read in total (243ms).
[14:49:00.117] <TB3>     INFO: Test took 1465ms.
[14:49:00.118] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:49:00.118] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 11 11
[14:49:00.625] <TB3>     INFO: Expecting 2560 events.
[14:49:01.584] <TB3>     INFO: 2560 events read in total (244ms).
[14:49:01.584] <TB3>     INFO: Test took 1466ms.
[14:49:01.584] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:49:01.584] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 12 12
[14:49:02.092] <TB3>     INFO: Expecting 2560 events.
[14:49:03.050] <TB3>     INFO: 2560 events read in total (243ms).
[14:49:03.050] <TB3>     INFO: Test took 1466ms.
[14:49:03.051] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:49:03.051] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 13 13
[14:49:03.558] <TB3>     INFO: Expecting 2560 events.
[14:49:04.515] <TB3>     INFO: 2560 events read in total (242ms).
[14:49:04.516] <TB3>     INFO: Test took 1465ms.
[14:49:04.516] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:49:04.516] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[14:49:05.024] <TB3>     INFO: Expecting 2560 events.
[14:49:05.984] <TB3>     INFO: 2560 events read in total (245ms).
[14:49:05.984] <TB3>     INFO: Test took 1468ms.
[14:49:05.985] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:49:05.985] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 49, 15 15
[14:49:06.492] <TB3>     INFO: Expecting 2560 events.
[14:49:07.450] <TB3>     INFO: 2560 events read in total (243ms).
[14:49:07.450] <TB3>     INFO: Test took 1465ms.
[14:49:07.450] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:49:07.450] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[14:49:07.451] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[14:49:07.451] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[14:49:07.451] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:49:07.451] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC4
[14:49:07.451] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[14:49:07.451] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[14:49:07.451] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[14:49:07.451] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC8
[14:49:07.451] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[14:49:07.451] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[14:49:07.451] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[14:49:07.451] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[14:49:07.451] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[14:49:07.451] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[14:49:07.451] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[14:49:07.453] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:07.960] <TB3>     INFO: Expecting 655360 events.
[14:49:19.705] <TB3>     INFO: 655360 events read in total (11030ms).
[14:49:19.715] <TB3>     INFO: Expecting 655360 events.
[14:49:31.318] <TB3>     INFO: 655360 events read in total (11034ms).
[14:49:31.333] <TB3>     INFO: Expecting 655360 events.
[14:49:42.934] <TB3>     INFO: 655360 events read in total (11040ms).
[14:49:42.954] <TB3>     INFO: Expecting 655360 events.
[14:49:54.520] <TB3>     INFO: 655360 events read in total (11005ms).
[14:49:54.544] <TB3>     INFO: Expecting 655360 events.
[14:50:06.131] <TB3>     INFO: 655360 events read in total (11027ms).
[14:50:06.159] <TB3>     INFO: Expecting 655360 events.
[14:50:17.742] <TB3>     INFO: 655360 events read in total (11031ms).
[14:50:17.774] <TB3>     INFO: Expecting 655360 events.
[14:50:29.346] <TB3>     INFO: 655360 events read in total (11020ms).
[14:50:29.383] <TB3>     INFO: Expecting 655360 events.
[14:50:40.960] <TB3>     INFO: 655360 events read in total (11033ms).
[14:50:40.001] <TB3>     INFO: Expecting 655360 events.
[14:50:52.654] <TB3>     INFO: 655360 events read in total (11119ms).
[14:50:52.698] <TB3>     INFO: Expecting 655360 events.
[14:51:04.360] <TB3>     INFO: 655360 events read in total (11122ms).
[14:51:04.412] <TB3>     INFO: Expecting 655360 events.
[14:51:16.054] <TB3>     INFO: 655360 events read in total (11116ms).
[14:51:16.107] <TB3>     INFO: Expecting 655360 events.
[14:51:27.715] <TB3>     INFO: 655360 events read in total (11080ms).
[14:51:27.773] <TB3>     INFO: Expecting 655360 events.
[14:51:39.388] <TB3>     INFO: 655360 events read in total (11089ms).
[14:51:39.452] <TB3>     INFO: Expecting 655360 events.
[14:51:51.102] <TB3>     INFO: 655360 events read in total (11123ms).
[14:51:51.172] <TB3>     INFO: Expecting 655360 events.
[14:52:02.805] <TB3>     INFO: 655360 events read in total (11106ms).
[14:52:02.875] <TB3>     INFO: Expecting 655360 events.
[14:52:14.514] <TB3>     INFO: 655360 events read in total (11113ms).
[14:52:14.589] <TB3>     INFO: Test took 187136ms.
[14:52:14.682] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:14.989] <TB3>     INFO: Expecting 655360 events.
[14:52:26.723] <TB3>     INFO: 655360 events read in total (11019ms).
[14:52:26.734] <TB3>     INFO: Expecting 655360 events.
[14:52:38.314] <TB3>     INFO: 655360 events read in total (11009ms).
[14:52:38.331] <TB3>     INFO: Expecting 655360 events.
[14:52:49.919] <TB3>     INFO: 655360 events read in total (11024ms).
[14:52:49.939] <TB3>     INFO: Expecting 655360 events.
[14:53:01.556] <TB3>     INFO: 655360 events read in total (11057ms).
[14:53:01.579] <TB3>     INFO: Expecting 655360 events.
[14:53:13.264] <TB3>     INFO: 655360 events read in total (11126ms).
[14:53:13.293] <TB3>     INFO: Expecting 655360 events.
[14:53:24.935] <TB3>     INFO: 655360 events read in total (11084ms).
[14:53:24.971] <TB3>     INFO: Expecting 655360 events.
[14:53:36.617] <TB3>     INFO: 655360 events read in total (11100ms).
[14:53:36.653] <TB3>     INFO: Expecting 655360 events.
[14:53:48.275] <TB3>     INFO: 655360 events read in total (11078ms).
[14:53:48.318] <TB3>     INFO: Expecting 655360 events.
[14:53:59.915] <TB3>     INFO: 655360 events read in total (11066ms).
[14:53:59.960] <TB3>     INFO: Expecting 655360 events.
[14:54:11.354] <TB3>     INFO: 655360 events read in total (10857ms).
[14:54:11.404] <TB3>     INFO: Expecting 655360 events.
[14:54:22.767] <TB3>     INFO: 655360 events read in total (10829ms).
[14:54:22.822] <TB3>     INFO: Expecting 655360 events.
[14:54:34.226] <TB3>     INFO: 655360 events read in total (10872ms).
[14:54:34.283] <TB3>     INFO: Expecting 655360 events.
[14:54:45.843] <TB3>     INFO: 655360 events read in total (11031ms).
[14:54:45.906] <TB3>     INFO: Expecting 655360 events.
[14:54:57.261] <TB3>     INFO: 655360 events read in total (10828ms).
[14:54:57.328] <TB3>     INFO: Expecting 655360 events.
[14:55:08.672] <TB3>     INFO: 655360 events read in total (10818ms).
[14:55:08.743] <TB3>     INFO: Expecting 655360 events.
[14:55:20.117] <TB3>     INFO: 655360 events read in total (10848ms).
[14:55:20.193] <TB3>     INFO: Test took 185511ms.
[14:55:20.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:20.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:55:20.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:20.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:55:20.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:20.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:55:20.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:20.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:55:20.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:20.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:55:20.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:20.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:55:20.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:20.373] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:55:20.373] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:20.373] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:55:20.373] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:20.374] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:55:20.374] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:20.374] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:55:20.374] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:20.374] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:55:20.374] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:20.375] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:55:20.375] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:20.375] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:55:20.375] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:20.376] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:55:20.376] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:20.376] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:55:20.376] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:20.376] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:55:20.376] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:20.384] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:20.391] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:20.398] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:55:20.406] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:20.413] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:20.420] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:20.427] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:20.434] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:20.441] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:20.448] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:20.455] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:20.462] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:20.469] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:55:20.476] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:20.483] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:55:20.490] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:55:20.497] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:20.504] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:20.511] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:20.519] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:55:20.545] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C0.dat
[14:55:20.546] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C1.dat
[14:55:20.546] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C2.dat
[14:55:20.546] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C3.dat
[14:55:20.546] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C4.dat
[14:55:20.546] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C5.dat
[14:55:20.546] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C6.dat
[14:55:20.547] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C7.dat
[14:55:20.547] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C8.dat
[14:55:20.547] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C9.dat
[14:55:20.547] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C10.dat
[14:55:20.547] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C11.dat
[14:55:20.547] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C12.dat
[14:55:20.547] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C13.dat
[14:55:20.548] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C14.dat
[14:55:20.548] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C15.dat
[14:55:20.942] <TB3>     INFO: Expecting 41600 events.
[14:55:24.779] <TB3>     INFO: 41600 events read in total (3123ms).
[14:55:24.780] <TB3>     INFO: Test took 4226ms.
[14:55:25.436] <TB3>     INFO: Expecting 41600 events.
[14:55:29.267] <TB3>     INFO: 41600 events read in total (3116ms).
[14:55:29.268] <TB3>     INFO: Test took 4182ms.
[14:55:29.921] <TB3>     INFO: Expecting 41600 events.
[14:55:33.751] <TB3>     INFO: 41600 events read in total (3115ms).
[14:55:33.752] <TB3>     INFO: Test took 4177ms.
[14:55:34.057] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:34.189] <TB3>     INFO: Expecting 2560 events.
[14:55:35.148] <TB3>     INFO: 2560 events read in total (244ms).
[14:55:35.149] <TB3>     INFO: Test took 1092ms.
[14:55:35.152] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:35.657] <TB3>     INFO: Expecting 2560 events.
[14:55:36.617] <TB3>     INFO: 2560 events read in total (245ms).
[14:55:36.618] <TB3>     INFO: Test took 1466ms.
[14:55:36.620] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:37.126] <TB3>     INFO: Expecting 2560 events.
[14:55:38.083] <TB3>     INFO: 2560 events read in total (242ms).
[14:55:38.083] <TB3>     INFO: Test took 1463ms.
[14:55:38.084] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:38.592] <TB3>     INFO: Expecting 2560 events.
[14:55:39.552] <TB3>     INFO: 2560 events read in total (245ms).
[14:55:39.552] <TB3>     INFO: Test took 1468ms.
[14:55:39.555] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:40.061] <TB3>     INFO: Expecting 2560 events.
[14:55:41.021] <TB3>     INFO: 2560 events read in total (245ms).
[14:55:41.021] <TB3>     INFO: Test took 1467ms.
[14:55:41.023] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:41.529] <TB3>     INFO: Expecting 2560 events.
[14:55:42.487] <TB3>     INFO: 2560 events read in total (243ms).
[14:55:42.488] <TB3>     INFO: Test took 1465ms.
[14:55:42.491] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:42.997] <TB3>     INFO: Expecting 2560 events.
[14:55:43.956] <TB3>     INFO: 2560 events read in total (244ms).
[14:55:43.957] <TB3>     INFO: Test took 1466ms.
[14:55:43.958] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:44.465] <TB3>     INFO: Expecting 2560 events.
[14:55:45.425] <TB3>     INFO: 2560 events read in total (245ms).
[14:55:45.425] <TB3>     INFO: Test took 1467ms.
[14:55:45.427] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:45.933] <TB3>     INFO: Expecting 2560 events.
[14:55:46.892] <TB3>     INFO: 2560 events read in total (244ms).
[14:55:46.892] <TB3>     INFO: Test took 1465ms.
[14:55:46.895] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:47.400] <TB3>     INFO: Expecting 2560 events.
[14:55:48.360] <TB3>     INFO: 2560 events read in total (245ms).
[14:55:48.360] <TB3>     INFO: Test took 1466ms.
[14:55:48.363] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:48.869] <TB3>     INFO: Expecting 2560 events.
[14:55:49.829] <TB3>     INFO: 2560 events read in total (245ms).
[14:55:49.830] <TB3>     INFO: Test took 1467ms.
[14:55:49.832] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:50.339] <TB3>     INFO: Expecting 2560 events.
[14:55:51.295] <TB3>     INFO: 2560 events read in total (242ms).
[14:55:51.296] <TB3>     INFO: Test took 1464ms.
[14:55:51.298] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:51.804] <TB3>     INFO: Expecting 2560 events.
[14:55:52.765] <TB3>     INFO: 2560 events read in total (246ms).
[14:55:52.765] <TB3>     INFO: Test took 1467ms.
[14:55:52.767] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:53.274] <TB3>     INFO: Expecting 2560 events.
[14:55:54.231] <TB3>     INFO: 2560 events read in total (242ms).
[14:55:54.232] <TB3>     INFO: Test took 1465ms.
[14:55:54.235] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:54.740] <TB3>     INFO: Expecting 2560 events.
[14:55:55.697] <TB3>     INFO: 2560 events read in total (242ms).
[14:55:55.698] <TB3>     INFO: Test took 1463ms.
[14:55:55.700] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:56.206] <TB3>     INFO: Expecting 2560 events.
[14:55:57.164] <TB3>     INFO: 2560 events read in total (243ms).
[14:55:57.164] <TB3>     INFO: Test took 1464ms.
[14:55:57.166] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:57.673] <TB3>     INFO: Expecting 2560 events.
[14:55:58.631] <TB3>     INFO: 2560 events read in total (244ms).
[14:55:58.632] <TB3>     INFO: Test took 1466ms.
[14:55:58.634] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:59.140] <TB3>     INFO: Expecting 2560 events.
[14:56:00.097] <TB3>     INFO: 2560 events read in total (242ms).
[14:56:00.098] <TB3>     INFO: Test took 1464ms.
[14:56:00.101] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:00.606] <TB3>     INFO: Expecting 2560 events.
[14:56:01.563] <TB3>     INFO: 2560 events read in total (242ms).
[14:56:01.564] <TB3>     INFO: Test took 1464ms.
[14:56:01.566] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:02.072] <TB3>     INFO: Expecting 2560 events.
[14:56:03.028] <TB3>     INFO: 2560 events read in total (241ms).
[14:56:03.029] <TB3>     INFO: Test took 1463ms.
[14:56:03.031] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:03.537] <TB3>     INFO: Expecting 2560 events.
[14:56:04.495] <TB3>     INFO: 2560 events read in total (243ms).
[14:56:04.495] <TB3>     INFO: Test took 1464ms.
[14:56:04.498] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:05.006] <TB3>     INFO: Expecting 2560 events.
[14:56:05.964] <TB3>     INFO: 2560 events read in total (243ms).
[14:56:05.964] <TB3>     INFO: Test took 1466ms.
[14:56:05.966] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:06.473] <TB3>     INFO: Expecting 2560 events.
[14:56:07.431] <TB3>     INFO: 2560 events read in total (243ms).
[14:56:07.431] <TB3>     INFO: Test took 1465ms.
[14:56:07.433] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:07.939] <TB3>     INFO: Expecting 2560 events.
[14:56:08.897] <TB3>     INFO: 2560 events read in total (243ms).
[14:56:08.897] <TB3>     INFO: Test took 1464ms.
[14:56:08.899] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:09.406] <TB3>     INFO: Expecting 2560 events.
[14:56:10.364] <TB3>     INFO: 2560 events read in total (243ms).
[14:56:10.365] <TB3>     INFO: Test took 1466ms.
[14:56:10.366] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:10.873] <TB3>     INFO: Expecting 2560 events.
[14:56:11.829] <TB3>     INFO: 2560 events read in total (241ms).
[14:56:11.830] <TB3>     INFO: Test took 1464ms.
[14:56:11.831] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:12.339] <TB3>     INFO: Expecting 2560 events.
[14:56:13.296] <TB3>     INFO: 2560 events read in total (242ms).
[14:56:13.296] <TB3>     INFO: Test took 1465ms.
[14:56:13.298] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:13.805] <TB3>     INFO: Expecting 2560 events.
[14:56:14.761] <TB3>     INFO: 2560 events read in total (242ms).
[14:56:14.762] <TB3>     INFO: Test took 1464ms.
[14:56:14.763] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:15.273] <TB3>     INFO: Expecting 2560 events.
[14:56:16.233] <TB3>     INFO: 2560 events read in total (244ms).
[14:56:16.233] <TB3>     INFO: Test took 1470ms.
[14:56:16.236] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:16.741] <TB3>     INFO: Expecting 2560 events.
[14:56:17.698] <TB3>     INFO: 2560 events read in total (242ms).
[14:56:17.698] <TB3>     INFO: Test took 1462ms.
[14:56:17.700] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:18.207] <TB3>     INFO: Expecting 2560 events.
[14:56:19.165] <TB3>     INFO: 2560 events read in total (244ms).
[14:56:19.166] <TB3>     INFO: Test took 1466ms.
[14:56:19.168] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:19.674] <TB3>     INFO: Expecting 2560 events.
[14:56:20.631] <TB3>     INFO: 2560 events read in total (242ms).
[14:56:20.631] <TB3>     INFO: Test took 1463ms.
[14:56:21.634] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[14:56:21.634] <TB3>     INFO: PH scale (per ROC):    73  75  80  79  79  71  75  68  79  75  66  80  78  80  66  67
[14:56:21.635] <TB3>     INFO: PH offset (per ROC):  203 169 173 187 180 182 190 176 186 186 202 182 171 178 206 198
[14:56:21.813] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:56:21.816] <TB3>     INFO: ######################################################################
[14:56:21.816] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:56:21.816] <TB3>     INFO: ######################################################################
[14:56:21.816] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:56:21.828] <TB3>     INFO: scanning low vcal = 10
[14:56:22.173] <TB3>     INFO: Expecting 41600 events.
[14:56:25.875] <TB3>     INFO: 41600 events read in total (2987ms).
[14:56:25.875] <TB3>     INFO: Test took 4047ms.
[14:56:25.877] <TB3>     INFO: scanning low vcal = 20
[14:56:26.383] <TB3>     INFO: Expecting 41600 events.
[14:56:30.082] <TB3>     INFO: 41600 events read in total (2984ms).
[14:56:30.083] <TB3>     INFO: Test took 4206ms.
[14:56:30.085] <TB3>     INFO: scanning low vcal = 30
[14:56:30.591] <TB3>     INFO: Expecting 41600 events.
[14:56:34.314] <TB3>     INFO: 41600 events read in total (3009ms).
[14:56:34.315] <TB3>     INFO: Test took 4230ms.
[14:56:34.318] <TB3>     INFO: scanning low vcal = 40
[14:56:34.820] <TB3>     INFO: Expecting 41600 events.
[14:56:39.023] <TB3>     INFO: 41600 events read in total (3488ms).
[14:56:39.025] <TB3>     INFO: Test took 4707ms.
[14:56:39.028] <TB3>     INFO: scanning low vcal = 50
[14:56:39.441] <TB3>     INFO: Expecting 41600 events.
[14:56:43.711] <TB3>     INFO: 41600 events read in total (3553ms).
[14:56:43.712] <TB3>     INFO: Test took 4684ms.
[14:56:43.715] <TB3>     INFO: scanning low vcal = 60
[14:56:44.130] <TB3>     INFO: Expecting 41600 events.
[14:56:48.399] <TB3>     INFO: 41600 events read in total (3553ms).
[14:56:48.400] <TB3>     INFO: Test took 4685ms.
[14:56:48.403] <TB3>     INFO: scanning low vcal = 70
[14:56:48.808] <TB3>     INFO: Expecting 41600 events.
[14:56:53.038] <TB3>     INFO: 41600 events read in total (3515ms).
[14:56:53.039] <TB3>     INFO: Test took 4636ms.
[14:56:53.041] <TB3>     INFO: scanning low vcal = 80
[14:56:53.468] <TB3>     INFO: Expecting 41600 events.
[14:56:57.701] <TB3>     INFO: 41600 events read in total (3518ms).
[14:56:57.702] <TB3>     INFO: Test took 4661ms.
[14:56:57.705] <TB3>     INFO: scanning low vcal = 90
[14:56:58.127] <TB3>     INFO: Expecting 41600 events.
[14:57:02.347] <TB3>     INFO: 41600 events read in total (3505ms).
[14:57:02.348] <TB3>     INFO: Test took 4643ms.
[14:57:02.351] <TB3>     INFO: scanning low vcal = 100
[14:57:02.772] <TB3>     INFO: Expecting 41600 events.
[14:57:07.186] <TB3>     INFO: 41600 events read in total (3696ms).
[14:57:07.186] <TB3>     INFO: Test took 4835ms.
[14:57:07.189] <TB3>     INFO: scanning low vcal = 110
[14:57:07.613] <TB3>     INFO: Expecting 41600 events.
[14:57:11.898] <TB3>     INFO: 41600 events read in total (3570ms).
[14:57:11.898] <TB3>     INFO: Test took 4709ms.
[14:57:11.901] <TB3>     INFO: scanning low vcal = 120
[14:57:12.324] <TB3>     INFO: Expecting 41600 events.
[14:57:16.581] <TB3>     INFO: 41600 events read in total (3542ms).
[14:57:16.581] <TB3>     INFO: Test took 4680ms.
[14:57:16.585] <TB3>     INFO: scanning low vcal = 130
[14:57:17.009] <TB3>     INFO: Expecting 41600 events.
[14:57:21.254] <TB3>     INFO: 41600 events read in total (3530ms).
[14:57:21.254] <TB3>     INFO: Test took 4669ms.
[14:57:21.257] <TB3>     INFO: scanning low vcal = 140
[14:57:21.681] <TB3>     INFO: Expecting 41600 events.
[14:57:25.896] <TB3>     INFO: 41600 events read in total (3500ms).
[14:57:25.897] <TB3>     INFO: Test took 4640ms.
[14:57:25.900] <TB3>     INFO: scanning low vcal = 150
[14:57:26.323] <TB3>     INFO: Expecting 41600 events.
[14:57:30.532] <TB3>     INFO: 41600 events read in total (3494ms).
[14:57:30.533] <TB3>     INFO: Test took 4633ms.
[14:57:30.537] <TB3>     INFO: scanning low vcal = 160
[14:57:30.961] <TB3>     INFO: Expecting 41600 events.
[14:57:35.185] <TB3>     INFO: 41600 events read in total (3508ms).
[14:57:35.185] <TB3>     INFO: Test took 4648ms.
[14:57:35.188] <TB3>     INFO: scanning low vcal = 170
[14:57:35.610] <TB3>     INFO: Expecting 41600 events.
[14:57:39.832] <TB3>     INFO: 41600 events read in total (3507ms).
[14:57:39.833] <TB3>     INFO: Test took 4645ms.
[14:57:39.839] <TB3>     INFO: scanning low vcal = 180
[14:57:40.260] <TB3>     INFO: Expecting 41600 events.
[14:57:44.476] <TB3>     INFO: 41600 events read in total (3502ms).
[14:57:44.476] <TB3>     INFO: Test took 4637ms.
[14:57:44.479] <TB3>     INFO: scanning low vcal = 190
[14:57:44.905] <TB3>     INFO: Expecting 41600 events.
[14:57:49.177] <TB3>     INFO: 41600 events read in total (3557ms).
[14:57:49.177] <TB3>     INFO: Test took 4698ms.
[14:57:49.180] <TB3>     INFO: scanning low vcal = 200
[14:57:49.606] <TB3>     INFO: Expecting 41600 events.
[14:57:53.879] <TB3>     INFO: 41600 events read in total (3558ms).
[14:57:53.879] <TB3>     INFO: Test took 4699ms.
[14:57:53.882] <TB3>     INFO: scanning low vcal = 210
[14:57:54.304] <TB3>     INFO: Expecting 41600 events.
[14:57:58.565] <TB3>     INFO: 41600 events read in total (3546ms).
[14:57:58.565] <TB3>     INFO: Test took 4683ms.
[14:57:58.568] <TB3>     INFO: scanning low vcal = 220
[14:57:58.993] <TB3>     INFO: Expecting 41600 events.
[14:58:03.257] <TB3>     INFO: 41600 events read in total (3549ms).
[14:58:03.258] <TB3>     INFO: Test took 4689ms.
[14:58:03.261] <TB3>     INFO: scanning low vcal = 230
[14:58:03.686] <TB3>     INFO: Expecting 41600 events.
[14:58:07.956] <TB3>     INFO: 41600 events read in total (3555ms).
[14:58:07.957] <TB3>     INFO: Test took 4696ms.
[14:58:07.960] <TB3>     INFO: scanning low vcal = 240
[14:58:08.382] <TB3>     INFO: Expecting 41600 events.
[14:58:12.657] <TB3>     INFO: 41600 events read in total (3560ms).
[14:58:12.657] <TB3>     INFO: Test took 4697ms.
[14:58:12.660] <TB3>     INFO: scanning low vcal = 250
[14:58:13.081] <TB3>     INFO: Expecting 41600 events.
[14:58:17.343] <TB3>     INFO: 41600 events read in total (3547ms).
[14:58:17.343] <TB3>     INFO: Test took 4682ms.
[14:58:17.347] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:58:17.771] <TB3>     INFO: Expecting 41600 events.
[14:58:22.041] <TB3>     INFO: 41600 events read in total (3555ms).
[14:58:22.042] <TB3>     INFO: Test took 4695ms.
[14:58:22.045] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:58:22.466] <TB3>     INFO: Expecting 41600 events.
[14:58:26.726] <TB3>     INFO: 41600 events read in total (3545ms).
[14:58:26.726] <TB3>     INFO: Test took 4681ms.
[14:58:26.729] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:58:27.152] <TB3>     INFO: Expecting 41600 events.
[14:58:31.399] <TB3>     INFO: 41600 events read in total (3531ms).
[14:58:31.400] <TB3>     INFO: Test took 4668ms.
[14:58:31.403] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:58:31.826] <TB3>     INFO: Expecting 41600 events.
[14:58:36.104] <TB3>     INFO: 41600 events read in total (3563ms).
[14:58:36.105] <TB3>     INFO: Test took 4702ms.
[14:58:36.108] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:58:36.531] <TB3>     INFO: Expecting 41600 events.
[14:58:40.811] <TB3>     INFO: 41600 events read in total (3565ms).
[14:58:40.812] <TB3>     INFO: Test took 4704ms.
[14:58:41.344] <TB3>     INFO: PixTestGainPedestal::measure() done 
[14:58:41.347] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:58:41.347] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:58:41.347] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:58:41.347] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:58:41.347] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:58:41.348] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:58:41.348] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:58:41.348] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:58:41.348] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:58:41.348] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:58:41.348] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:58:41.349] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:58:41.349] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:58:41.349] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:58:41.349] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:58:41.349] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:59:19.631] <TB3>     INFO: PixTestGainPedestal::fit() done
[14:59:19.631] <TB3>     INFO: non-linearity mean:  0.962 0.957 0.959 0.963 0.964 0.958 0.952 0.962 0.960 0.957 0.958 0.964 0.956 0.958 0.955 0.963
[14:59:19.631] <TB3>     INFO: non-linearity RMS:   0.005 0.005 0.006 0.006 0.005 0.006 0.005 0.006 0.005 0.006 0.005 0.005 0.005 0.006 0.006 0.005
[14:59:19.631] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:59:19.653] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:59:19.675] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:59:19.698] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:59:19.720] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:59:19.742] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:59:19.765] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:59:19.787] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:59:19.809] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:59:19.831] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:59:19.854] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:59:19.876] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:59:19.898] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:59:19.921] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:59:19.943] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:59:19.965] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-08_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:59:19.988] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[14:59:19.988] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:59:19.995] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:59:19.995] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:59:19.998] <TB3>     INFO: ######################################################################
[14:59:19.998] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:59:19.998] <TB3>     INFO: ######################################################################
[14:59:19.001] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:59:20.011] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:59:20.011] <TB3>     INFO:     run 1 of 1
[14:59:20.011] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:59:20.353] <TB3>     INFO: Expecting 3120000 events.
[15:00:09.110] <TB3>     INFO: 1298775 events read in total (48042ms).
[15:00:57.043] <TB3>     INFO: 2591640 events read in total (95975ms).
[15:01:16.817] <TB3>     INFO: 3120000 events read in total (115749ms).
[15:01:16.855] <TB3>     INFO: Test took 116845ms.
[15:01:16.924] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:17.026] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:01:18.534] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:01:19.936] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:01:21.318] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:01:22.758] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:01:24.204] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:01:25.662] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:01:27.176] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:01:28.664] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:01:30.174] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:01:31.588] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:01:33.030] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:01:34.531] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:01:35.990] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:01:37.480] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:01:38.934] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:01:40.370] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 424415232
[15:01:40.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:01:40.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.9007, RMS = 1.89707
[15:01:40.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[15:01:40.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:01:40.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.8043, RMS = 1.73391
[15:01:40.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:01:40.403] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:01:40.403] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0351, RMS = 1.3641
[15:01:40.403] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:01:40.403] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:01:40.403] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.5938, RMS = 1.90578
[15:01:40.403] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:01:40.404] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:01:40.404] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.4037, RMS = 1.26767
[15:01:40.404] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:01:40.404] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:01:40.404] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.3891, RMS = 1.83729
[15:01:40.404] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:01:40.406] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:01:40.406] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.9519, RMS = 1.26507
[15:01:40.406] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:01:40.406] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:01:40.406] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9878, RMS = 1.11205
[15:01:40.406] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:01:40.407] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:01:40.407] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.216, RMS = 1.51501
[15:01:40.407] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:01:40.407] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:01:40.407] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5287, RMS = 1.07843
[15:01:40.407] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:01:40.408] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:01:40.408] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.2637, RMS = 1.30166
[15:01:40.408] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:01:40.408] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:01:40.408] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2806, RMS = 0.90577
[15:01:40.408] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:01:40.409] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:01:40.409] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.4404, RMS = 1.38658
[15:01:40.409] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[15:01:40.409] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:01:40.409] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.661, RMS = 2.01292
[15:01:40.409] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:01:40.411] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:01:40.411] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.8247, RMS = 1.85708
[15:01:40.411] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:01:40.411] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:01:40.411] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.7328, RMS = 1.86031
[15:01:40.411] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:01:40.412] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:01:40.412] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.7232, RMS = 1.78556
[15:01:40.412] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:01:40.412] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:01:40.412] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.1987, RMS = 1.84544
[15:01:40.412] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:01:40.413] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:01:40.413] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.92, RMS = 0.999456
[15:01:40.413] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:01:40.413] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:01:40.413] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4043, RMS = 1.19024
[15:01:40.413] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:01:40.414] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:01:40.414] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.7871, RMS = 1.8526
[15:01:40.414] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:01:40.414] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:01:40.414] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.2575, RMS = 1.61413
[15:01:40.414] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:01:40.415] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:01:40.415] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.2107, RMS = 2.29133
[15:01:40.415] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:01:40.415] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:01:40.415] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.3431, RMS = 2.02988
[15:01:40.415] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[15:01:40.416] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:01:40.417] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.6914, RMS = 1.5889
[15:01:40.417] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:01:40.417] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:01:40.417] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.3534, RMS = 1.70888
[15:01:40.417] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:01:40.418] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:01:40.418] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 94.0814, RMS = 1.32894
[15:01:40.418] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[15:01:40.418] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:01:40.418] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 92.3917, RMS = 1.6489
[15:01:40.418] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[15:01:40.419] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:01:40.419] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.0656, RMS = 2.20795
[15:01:40.419] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[15:01:40.419] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:01:40.419] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.9292, RMS = 2.29263
[15:01:40.419] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:01:40.420] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:01:40.420] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.6743, RMS = 1.69006
[15:01:40.420] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:01:40.420] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:01:40.420] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.6342, RMS = 1.42505
[15:01:40.420] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:01:40.423] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 140 seconds
[15:01:40.423] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    2    1    0    1    0    0    0    0    0    0    0    0
[15:01:40.423] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:01:40.520] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:01:40.520] <TB3>     INFO: enter test to run
[15:01:40.520] <TB3>     INFO:   test:  no parameter change
[15:01:40.521] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 393.1mA
[15:01:40.522] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 469.5mA
[15:01:40.522] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.8 C
[15:01:40.522] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:01:41.062] <TB3>    QUIET: Connection to board 24 closed.
[15:01:41.063] <TB3>     INFO: pXar: this is the end, my friend
[15:01:41.064] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
