// Seed: 3863481896
module module_0;
  id_1 :
  assert property (@* 1) begin
    id_1 <= 1;
    if (1) id_1 = id_1;
    else id_1 = 1;
  end
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input uwire id_2,
    input wire  id_3,
    input uwire id_4
);
  assign id_6 = 1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  module_0();
  assign id_3 = id_3;
endmodule
