PASS 0
PASS 1 - name gt_ini gt_fni: input list
 _f1_1       OR   F_CE:	 trig,		link count = 1
 10					link count = 1
 IX0					link count = 2
 IX0.0					link count = 2
 IX0.1					link count = 4
 IX0.2					link count = 6
 IX0.3					link count = 8
 IX0.4					link count = 10
 IX0.5					link count = 12
 IX0.6					link count = 14
 IX0.7					link count = 16
 QX0					link count = 18
 QX0.0					link count = 18
 QX0.0_0     OR   OUTX:	 gate0,		link count = 19
 QX0.1					link count = 19
 QX0.1_0     OR   OUTX:	 gate1,		link count = 20
 QX0.2					link count = 20
 QX0.2_0     OR   OUTX:	 gate2,		link count = 21
 QX0.3					link count = 21
 QX0.3_0     OR   OUTX:	 gate3,		link count = 22
 QX0.4					link count = 22
 QX0.4_0     OR   OUTX:	 gate4,		link count = 23
 QX0.5					link count = 23
 QX0.5_0     OR   OUTX:	 gate5,		link count = 24
 QX0.6					link count = 24
 QX0.6_0     OR   OUTX:	 gate6,		link count = 25
 QX0.7					link count = 25
 QX0.7_0     OR   OUTX:	 gate7,		link count = 26
 TX0					link count = 26
 TX0.4					link count = 26
 busa       ARN  ARITH:	busa_1,	ma0,	busa_2,	ma1,	busa_3,	ma2,	busa_4,	ma3,	busa_5,	ma4,	busa_6,	ma5,	busa_7,	ma6,	busa_8,	ma7,		link count = 44
 busa_1      OR  ARITH:	 xt0,		link count = 46
 busa_2      OR  ARITH:	 xt1,		link count = 48
 busa_3      OR  ARITH:	 xt2,		link count = 50
 busa_4      OR  ARITH:	 xt3,		link count = 52
 busa_5      OR  ARITH:	 xt4,		link count = 54
 busa_6      OR  ARITH:	 xt5,		link count = 56
 busa_7      OR  ARITH:	 xt6,		link count = 58
 busa_8      OR  ARITH:	 xt7,		link count = 60
 del        ARN  ARITH:	dest,		link count = 62
 dest       ARN  ARITH:	dest_1,	dest_2,	dest_3,		link count = 66
 dest_1      OR  ARITH:	 inp0,		link count = 68
 dest_2      OR  ARITH:	 inp1,		link count = 70
 dest_3      OR  ARITH:	 inp2,		link count = 72
 dt0					link count = 73
 dt0_1       OR RI_BIT:	 tr0,		link count = 76
 dt1					link count = 76
 dt1_1       OR RI_BIT:	 tr1,		link count = 79
 dt2					link count = 79
 dt2_1       OR RI_BIT:	 tr2,		link count = 82
 dt3					link count = 82
 dt3_1       OR RI_BIT:	 tr3,		link count = 85
 dt4					link count = 85
 dt4_1       OR RI_BIT:	 tr4,		link count = 88
 dt5					link count = 88
 dt5_1       OR RI_BIT:	 tr5,		link count = 91
 dt6					link count = 91
 dt6_1       OR RI_BIT:	 tr6,		link count = 94
 dt7					link count = 94
 dt7_1       OR RI_BIT:	 tr7,		link count = 97
 gate0					link count = 97
 gate0_1     OR   S_FF:	 openGate0,		link count = 100
 gate0_2     OR   R_FF:	 gate0,		link count = 101
 gate1					link count = 101
 gate1_1     OR   S_FF:	 openGate1,		link count = 104
 gate1_2     OR   R_FF:	 gate1,		link count = 105
 gate2					link count = 105
 gate2_1     OR   S_FF:	 openGate2,		link count = 108
 gate2_2     OR   R_FF:	 gate2,		link count = 109
 gate3					link count = 109
 gate3_1     OR   S_FF:	 openGate3,		link count = 112
 gate3_2     OR   R_FF:	 gate3,		link count = 113
 gate4					link count = 113
 gate4_1     OR   S_FF:	 openGate4,		link count = 116
 gate4_2     OR   R_FF:	 gate4,		link count = 117
 gate5					link count = 117
 gate5_1     OR   S_FF:	 openGate5,		link count = 120
 gate5_2     OR   R_FF:	 gate5,		link count = 121
 gate6					link count = 121
 gate6_1     OR   S_FF:	 openGate6,		link count = 124
 gate6_2     OR   R_FF:	 gate6,		link count = 125
 gate7					link count = 125
 gate7_1     OR   S_FF:	 openGate7,		link count = 128
 gate7_2     OR   R_FF:	 gate7,		link count = 129
 iClock					link count = 129
 iConst					link count = 129
 inp0        OR   GATE:	 IX0.7,	 IX0.5,	 IX0.3,	 IX0.1,		link count = 134
 inp1        OR   GATE:	 IX0.7,	 IX0.6,	 IX0.3,	 IX0.2,		link count = 140
 inp2        OR   GATE:	 IX0.7,	 IX0.6,	 IX0.5,	 IX0.4,		link count = 146
 ma0					link count = 148
 ma0_1      ARN   D_SH:	ma0_2,	dest,	ma0,		link count = 152
 ma0_2       OR  ARITH:	 dt0,		link count = 153
 ma1					link count = 154
 ma1_1      ARN   D_SH:	ma1_2,	dest,	ma1,		link count = 158
 ma1_2       OR  ARITH:	 dt1,		link count = 159
 ma2					link count = 160
 ma2_1      ARN   D_SH:	ma2_2,	dest,	ma2,		link count = 164
 ma2_2       OR  ARITH:	 dt2,		link count = 165
 ma3					link count = 166
 ma3_1      ARN   D_SH:	ma3_2,	dest,	ma3,		link count = 170
 ma3_2       OR  ARITH:	 dt3,		link count = 171
 ma4					link count = 172
 ma4_1      ARN   D_SH:	ma4_2,	dest,	ma4,		link count = 176
 ma4_2       OR  ARITH:	 dt4,		link count = 177
 ma5					link count = 178
 ma5_1      ARN   D_SH:	ma5_2,	dest,	ma5,		link count = 182
 ma5_2       OR  ARITH:	 dt5,		link count = 183
 ma6					link count = 184
 ma6_1      ARN   D_SH:	ma6_2,	dest,	ma6,		link count = 188
 ma6_2       OR  ARITH:	 dt6,		link count = 189
 ma7					link count = 190
 ma7_1      ARN   D_SH:	ma7_2,	dest,	ma7,		link count = 194
 ma7_2       OR  ARITH:	 dt7,		link count = 195
 openGate					link count = 196
 openGate0					link count = 196
 openGate1					link count = 198
 openGate2					link count = 200
 openGate3					link count = 202
 openGate4					link count = 204
 openGate5					link count = 206
 openGate6					link count = 208
 openGate7					link count = 210
 pt0					link count = 212
 pt0_1       OR   D_FF:	 tr0,		link count = 215
 pt1					link count = 215
 pt1_1       OR   D_FF:	 tr1,		link count = 218
 pt2					link count = 218
 pt2_1       OR   D_FF:	 tr2,		link count = 221
 pt3					link count = 221
 pt3_1       OR   D_FF:	 tr3,		link count = 224
 pt4					link count = 224
 pt4_1       OR   D_FF:	 tr4,		link count = 227
 pt5					link count = 227
 pt5_1       OR   D_FF:	 tr5,		link count = 230
 pt6					link count = 230
 pt6_1       OR   D_FF:	 tr6,		link count = 233
 pt7					link count = 233
 pt7_1       OR   D_FF:	 tr7,		link count = 236
 tick					link count = 236
 tick_1      OR   TIMR:	 TX0.4,		link count = 237
 tick_2      OR   TIMR:	~TX0.4,		link count = 238
 tr0					link count = 238
 tr0_1      AND   S_FF:	 trans,	~tr0,		link count = 242
 tr0_2       OR   R_FF:	 xt0,		link count = 243
 tr1					link count = 243
 tr1_1      AND   S_FF:	 trans,	 tr0,	~tr1,		link count = 248
 tr1_2       OR   R_FF:	 xt1,		link count = 249
 tr2					link count = 249
 tr2_1      AND   S_FF:	 trans,	 tr1,	 tr0,	~tr2,		link count = 255
 tr2_2       OR   R_FF:	 xt2,		link count = 256
 tr3					link count = 256
 tr3_1      AND   S_FF:	 trans,	 tr2,	 tr1,	 tr0,	~tr3,		link count = 263
 tr3_2       OR   R_FF:	 xt3,		link count = 264
 tr4					link count = 264
 tr4_1      AND   S_FF:	 trans,	 tr3,	 tr2,	 tr1,	 tr0,	~tr4,		link count = 272
 tr4_2       OR   R_FF:	 xt4,		link count = 273
 tr5					link count = 273
 tr5_1      AND   S_FF:	 trans,	 tr4,	 tr3,	 tr2,	 tr1,	 tr0,	~tr5,		link count = 282
 tr5_2       OR   R_FF:	 xt5,		link count = 283
 tr6					link count = 283
 tr6_1      AND   S_FF:	 trans,	 tr5,	 tr4,	 tr3,	 tr2,	 tr1,	 tr0,	~tr6,		link count = 293
 tr6_2       OR   R_FF:	 xt6,		link count = 294
 tr7					link count = 294
 tr7_1      AND   S_FF:	 trans,	 tr6,	 tr5,	 tr4,	 tr3,	 tr2,	 tr1,	 tr0,	~tr7,		link count = 305
 tr7_2       OR   R_FF:	 xt7,		link count = 306
 trans					link count = 306
 trans_1     OR RI_BIT:	 IX0.7,	 IX0.6,	 IX0.5,	 IX0.4,	 IX0.3,	 IX0.2,	 IX0.1,	 IX0.0,		link count = 316
 trig        OR   GATE:	 xt7,	 xt6,	 xt5,	 xt4,	 xt3,	 xt2,	 xt1,	 xt0,		link count = 324
 xt0        AND   GATE:	 tr0,	 pt0,		link count = 328
 xt1        AND   GATE:	 tr1,	 pt1,	~pt0,		link count = 333
 xt2        AND   GATE:	 tr2,	 pt2,	~pt1,	~pt0,		link count = 339
 xt3        AND   GATE:	 tr3,	 pt3,	~pt2,	~pt1,	~pt0,		link count = 346
 xt4        AND   GATE:	 tr4,	 pt4,	~pt3,	~pt2,	~pt1,	~pt0,		link count = 354
 xt5        AND   GATE:	 tr5,	 pt5,	~pt4,	~pt3,	~pt2,	~pt1,	~pt0,		link count = 363
 xt6        AND   GATE:	 tr6,	 pt6,	~pt5,	~pt4,	~pt3,	~pt2,	~pt1,	~pt0,		link count = 373
 xt7        AND   GATE:	 tr7,	 pt7,	~pt6,	~pt5,	~pt4,	~pt3,	~pt2,	~pt1,	~pt0,		link count = 384
 link count = 386
PASS 2 - symbol table: name inputs outputs delay-references
 _f1_1      1   1
 10        -1   0   8
 IX0        0 255
 IX0.0      0   1
 IX0.1      0   2
 IX0.2      0   2
 IX0.3      0   3
 IX0.4      0   2
 IX0.5      0   3
 IX0.6      0   3
 IX0.7      0   4
 QX0        0 255
 QX0.0@	 gate0
 QX0.0_0    1   1
 QX0.1@	 gate1
 QX0.1_0    1   2
 QX0.2@	 gate2
 QX0.2_0    1   4
 QX0.3@	 gate3
 QX0.3_0    1   8
 QX0.4@	 gate4
 QX0.4_0    1  16
 QX0.5@	 gate5
 QX0.5_0    1  32
 QX0.6@	 gate6
 QX0.6_0    1  64
 QX0.7@	 gate7
 QX0.7_0    1 128
 TX0        0  16
 TX0.4      0   2
 busa      16   0   1
 busa_1     1   1
 busa_2     1   1
 busa_3     1   1
 busa_4     1   1
 busa_5     1   1
 busa_6     1   1
 busa_7     1   1
 busa_8     1   1
 del        1   0   8
 dest       3   9
 dest_1     1   1
 dest_2     1   1
 dest_3     1   1
 dt0        1   1
 dt0_1      1   1
 dt1        1   1
 dt1_1      1   1
 dt2        1   1
 dt2_1      1   1
 dt3        1   1
 dt3_1      1   1
 dt4        1   1
 dt4_1      1   1
 dt5        1   1
 dt5_1      1   1
 dt6        1   1
 dt6_1      1   1
 dt7        1   1
 dt7_1      1   1
 gate0      2   2
 gate0_1    1   1
 gate0_2    1   1
 gate1      2   2
 gate1_1    1   1
 gate1_2    1   1
 gate2      2   2
 gate2_1    1   1
 gate2_2    1   1
 gate3      2   2
 gate3_1    1   1
 gate3_2    1   1
 gate4      2   2
 gate4_1    1   1
 gate4_2    1   1
 gate5      2   2
 gate5_1    1   1
 gate5_2    1   1
 gate6      2   2
 gate6_1    1   1
 gate6_2    1   1
 gate7      2   2
 gate7_1    1   1
 gate7_2    1   1
 iClock    -1  44
 iConst     1   0 - DELETED
 inp0       4   1
 inp1       4   1
 inp2       4   1
 ma0        1   2
 ma0_1      3   1
 ma0_2      1   1
 ma1        1   2
 ma1_1      3   1
 ma1_2      1   1
 ma2        1   2
 ma2_1      3   1
 ma2_2      1   1
 ma3        1   2
 ma3_1      3   1
 ma3_2      1   1
 ma4        1   2
 ma4_1      3   1
 ma4_2      1   1
 ma5        1   2
 ma5_1      3   1
 ma5_2      1   1
 ma6        1   2
 ma6_1      3   1
 ma6_2      1   1
 ma7        1   2
 ma7_1      3   1
 ma7_2      1   1
 openGate   1   8
 openGate0   0   1
 openGate1   0   1
 openGate2   0   1
 openGate3   0   1
 openGate4   0   1
 openGate5   0   1
 openGate6   0   1
 openGate7   0   1
 pt0        1   8
 pt0_1      1   1
 pt1        1   7
 pt1_1      1   1
 pt2        1   6
 pt2_1      1   1
 pt3        1   5
 pt3_1      1   1
 pt4        1   4
 pt4_1      1   1
 pt5        1   3
 pt5_1      1   1
 pt6        1   2
 pt6_1      1   1
 pt7        1   1
 pt7_1      1   1
 tick       2  16
 tick_1     1   1
 tick_2     1   1
 tr0        2  11
 tr0_1      2   1
 tr0_2      1   1
 tr1        2  10
 tr1_1      3   1
 tr1_2      1   1
 tr2        2   9
 tr2_1      4   1
 tr2_2      1   1
 tr3        2   8
 tr3_1      5   1
 tr3_2      1   1
 tr4        2   7
 tr4_1      6   1
 tr4_2      1   1
 tr5        2   6
 tr5_1      7   1
 tr5_2      1   1
 tr6        2   5
 tr6_1      8   1
 tr6_2      1   1
 tr7        2   4
 tr7_1      9   1
 tr7_2      1   1
 trans      1   8
 trans_1    8   1
 trig       8   1
 xt0        2   3
 xt1        3   3
 xt2        4   3
 xt3        5   3
 xt4        6   3
 xt5        7   3
 xt6        8   3
 xt7        9   3
PASS 3
PASS 4
PASS 5
PASS 6 - name gt_ini gt_fni: output list
 _f1_1       OR   F_CE:	0x0(),	:iClock,	C2 openGate =,	C3 busa  v,
 10      NCONST  ARITH:
 IX0       INPW   TRAB:
 IX0.0     INPX   GATE:	trans_1,
 IX0.1     INPX   GATE:	inp0,	trans_1,
 IX0.2     INPX   GATE:	inp1,	trans_1,
 IX0.3     INPX   GATE:	inp0,	inp1,	trans_1,
 IX0.4     INPX   GATE:	inp2,	trans_1,
 IX0.5     INPX   GATE:	inp0,	inp2,	trans_1,
 IX0.6     INPX   GATE:	inp1,	inp2,	trans_1,
 IX0.7     INPX   GATE:	inp0,	inp1,	inp2,	trans_1,
 QX0       INPB   OUTW:	0xff
 QX0.0    ALIAS   GATE:	gate0
 QX0.0_0     OR   OUTX:	QX0	0x01
 QX0.1    ALIAS   GATE:	gate1
 QX0.1_0     OR   OUTX:	QX0	0x02
 QX0.2    ALIAS   GATE:	gate2
 QX0.2_0     OR   OUTX:	QX0	0x04
 QX0.3    ALIAS   GATE:	gate3
 QX0.3_0     OR   OUTX:	QX0	0x08
 QX0.4    ALIAS   GATE:	gate4
 QX0.4_0     OR   OUTX:	QX0	0x10
 QX0.5    ALIAS   GATE:	gate5
 QX0.5_0     OR   OUTX:	QX0	0x20
 QX0.6    ALIAS   GATE:	gate6
 QX0.6_0     OR   OUTX:	QX0	0x40
 QX0.7    ALIAS   GATE:	gate7
 QX0.7_0     OR   OUTX:	QX0	0x80
 TX0       INPW   TRAB:
 TX0.4     INPX   GATE:	tick_1,	~tick_2,
 busa       ARN  ARITH:	0x0()
 busa_1      OR  ARITH:	busa,
 busa_2      OR  ARITH:	busa,
 busa_3      OR  ARITH:	busa,
 busa_4      OR  ARITH:	busa,
 busa_5      OR  ARITH:	busa,
 busa_6      OR  ARITH:	busa,
 busa_7      OR  ARITH:	busa,
 busa_8      OR  ARITH:	busa,
 del        ARN  ARITH:	0x0()
 dest       ARN  ARITH:	0x0()	del,	ma0_1,	ma1_1,	ma2_1,	ma3_1,	ma4_1,	ma5_1,	ma6_1,	ma7_1,
 dest_1      OR  ARITH:	dest,
 dest_2      OR  ARITH:	dest,
 dest_3      OR  ARITH:	dest,
 dt0         EF   GATE:	ma0_2,
 dt0_1       OR RI_BIT:	dt0,	:iClock,
 dt1         EF   GATE:	ma1_2,
 dt1_1       OR RI_BIT:	dt1,	:iClock,
 dt2         EF   GATE:	ma2_2,
 dt2_1       OR RI_BIT:	dt2,	:iClock,
 dt3         EF   GATE:	ma3_2,
 dt3_1       OR RI_BIT:	dt3,	:iClock,
 dt4         EF   GATE:	ma4_2,
 dt4_1       OR RI_BIT:	dt4,	:iClock,
 dt5         EF   GATE:	ma5_2,
 dt5_1       OR RI_BIT:	dt5,	:iClock,
 dt6         EF   GATE:	ma6_2,
 dt6_1       OR RI_BIT:	dt6,	:iClock,
 dt7         EF   GATE:	ma7_2,
 dt7_1       OR RI_BIT:	dt7,	:iClock,
 gate0       FF   GATE:	QX0.0_0,	gate0_2,
 gate0_1     OR   S_FF:	gate0,	:iClock,
 gate0_2     OR   R_FF:	gate0,	!tick,	<10,
 gate1       FF   GATE:	QX0.1_0,	gate1_2,
 gate1_1     OR   S_FF:	gate1,	:iClock,
 gate1_2     OR   R_FF:	gate1,	!tick,	<10,
 gate2       FF   GATE:	QX0.2_0,	gate2_2,
 gate2_1     OR   S_FF:	gate2,	:iClock,
 gate2_2     OR   R_FF:	gate2,	!tick,	<10,
 gate3       FF   GATE:	QX0.3_0,	gate3_2,
 gate3_1     OR   S_FF:	gate3,	:iClock,
 gate3_2     OR   R_FF:	gate3,	!tick,	<10,
 gate4       FF   GATE:	QX0.4_0,	gate4_2,
 gate4_1     OR   S_FF:	gate4,	:iClock,
 gate4_2     OR   R_FF:	gate4,	!tick,	<10,
 gate5       FF   GATE:	QX0.5_0,	gate5_2,
 gate5_1     OR   S_FF:	gate5,	:iClock,
 gate5_2     OR   R_FF:	gate5,	!tick,	<10,
 gate6       FF   GATE:	QX0.6_0,	gate6_2,
 gate6_1     OR   S_FF:	gate6,	:iClock,
 gate6_2     OR   R_FF:	gate6,	!tick,	<10,
 gate7       FF   GATE:	QX0.7_0,	gate7_2,
 gate7_1     OR   S_FF:	gate7,	:iClock,
 gate7_2     OR   R_FF:	gate7,	!tick,	<10,
 iClock     CLK  CLCKL:
 inp0        OR   GATE:	dest_1,
 inp1        OR   GATE:	dest_2,
 inp2        OR   GATE:	dest_3,
 ma0         SH  ARITH:	busa,	ma0_1,
 ma0_1      ARN   D_SH:	0x0()	ma0,	:iClock,
 ma0_2       OR  ARITH:	ma0_1,
 ma1         SH  ARITH:	busa,	ma1_1,
 ma1_1      ARN   D_SH:	0x0()	ma1,	:iClock,
 ma1_2       OR  ARITH:	ma1_1,
 ma2         SH  ARITH:	busa,	ma2_1,
 ma2_1      ARN   D_SH:	0x0()	ma2,	:iClock,
 ma2_2       OR  ARITH:	ma2_1,
 ma3         SH  ARITH:	busa,	ma3_1,
 ma3_1      ARN   D_SH:	0x0()	ma3,	:iClock,
 ma3_2       OR  ARITH:	ma3_1,
 ma4         SH  ARITH:	busa,	ma4_1,
 ma4_1      ARN   D_SH:	0x0()	ma4,	:iClock,
 ma4_2       OR  ARITH:	ma4_1,
 ma5         SH  ARITH:	busa,	ma5_1,
 ma5_1      ARN   D_SH:	0x0()	ma5,	:iClock,
 ma5_2       OR  ARITH:	ma5_1,
 ma6         SH  ARITH:	busa,	ma6_1,
 ma6_1      ARN   D_SH:	0x0()	ma6,	:iClock,
 ma6_2       OR  ARITH:	ma6_1,
 ma7         SH  ARITH:	busa,	ma7_1,
 ma7_1      ARN   D_SH:	0x0()	ma7,	:iClock,
 ma7_2       OR  ARITH:	ma7_1,
 openGate  LOGC   UDFA:	[0] openGate0	[1] openGate1	[2] openGate2	[3] openGate3	[4] openGate4	[5] openGate5	[6] openGate6	[7] openGate7
 openGate0  LOGC   GATE:	gate0_1,
 openGate1  LOGC   GATE:	gate1_1,
 openGate2  LOGC   GATE:	gate2_1,
 openGate3  LOGC   GATE:	gate3_1,
 openGate4  LOGC   GATE:	gate4_1,
 openGate5  LOGC   GATE:	gate5_1,
 openGate6  LOGC   GATE:	gate6_1,
 openGate7  LOGC   GATE:	gate7_1,
 pt0         FF   GATE:	xt0,	~xt1,	~xt2,	~xt3,	~xt4,	~xt5,	~xt6,	~xt7,
 pt0_1       OR   D_FF:	pt0,	!tick,	<del,
 pt1         FF   GATE:	xt1,	~xt2,	~xt3,	~xt4,	~xt5,	~xt6,	~xt7,
 pt1_1       OR   D_FF:	pt1,	!tick,	<del,
 pt2         FF   GATE:	xt2,	~xt3,	~xt4,	~xt5,	~xt6,	~xt7,
 pt2_1       OR   D_FF:	pt2,	!tick,	<del,
 pt3         FF   GATE:	xt3,	~xt4,	~xt5,	~xt6,	~xt7,
 pt3_1       OR   D_FF:	pt3,	!tick,	<del,
 pt4         FF   GATE:	xt4,	~xt5,	~xt6,	~xt7,
 pt4_1       OR   D_FF:	pt4,	!tick,	<del,
 pt5         FF   GATE:	xt5,	~xt6,	~xt7,
 pt5_1       OR   D_FF:	pt5,	!tick,	<del,
 pt6         FF   GATE:	xt6,	~xt7,
 pt6_1       OR   D_FF:	pt6,	!tick,	<del,
 pt7         FF   GATE:	xt7,
 pt7_1       OR   D_FF:	pt7,	!tick,	<del,
 tick       TIM  TIMRL:
 tick_1      OR   TIMR:	tick,	:iClock,
 tick_2      OR   TIMR:	tick,	:iClock,
 tr0         FF   GATE:	dt0_1,	pt0_1,	tr1_1,	tr2_1,	tr3_1,	tr4_1,	tr5_1,	tr6_1,	tr7_1,	xt0,	~tr0_1,
 tr0_1      AND   S_FF:	tr0,	:iClock,
 tr0_2       OR   R_FF:	tr0,	:iClock,
 tr1         FF   GATE:	dt1_1,	pt1_1,	tr2_1,	tr3_1,	tr4_1,	tr5_1,	tr6_1,	tr7_1,	xt1,	~tr1_1,
 tr1_1      AND   S_FF:	tr1,	:iClock,
 tr1_2       OR   R_FF:	tr1,	:iClock,
 tr2         FF   GATE:	dt2_1,	pt2_1,	tr3_1,	tr4_1,	tr5_1,	tr6_1,	tr7_1,	xt2,	~tr2_1,
 tr2_1      AND   S_FF:	tr2,	:iClock,
 tr2_2       OR   R_FF:	tr2,	:iClock,
 tr3         FF   GATE:	dt3_1,	pt3_1,	tr4_1,	tr5_1,	tr6_1,	tr7_1,	xt3,	~tr3_1,
 tr3_1      AND   S_FF:	tr3,	:iClock,
 tr3_2       OR   R_FF:	tr3,	:iClock,
 tr4         FF   GATE:	dt4_1,	pt4_1,	tr5_1,	tr6_1,	tr7_1,	xt4,	~tr4_1,
 tr4_1      AND   S_FF:	tr4,	:iClock,
 tr4_2       OR   R_FF:	tr4,	:iClock,
 tr5         FF   GATE:	dt5_1,	pt5_1,	tr6_1,	tr7_1,	xt5,	~tr5_1,
 tr5_1      AND   S_FF:	tr5,	:iClock,
 tr5_2       OR   R_FF:	tr5,	:iClock,
 tr6         FF   GATE:	dt6_1,	pt6_1,	tr7_1,	xt6,	~tr6_1,
 tr6_1      AND   S_FF:	tr6,	:iClock,
 tr6_2       OR   R_FF:	tr6,	:iClock,
 tr7         FF   GATE:	dt7_1,	pt7_1,	xt7,	~tr7_1,
 tr7_1      AND   S_FF:	tr7,	:iClock,
 tr7_2       OR   R_FF:	tr7,	:iClock,
 trans       EF   GATE:	tr0_1,	tr1_1,	tr2_1,	tr3_1,	tr4_1,	tr5_1,	tr6_1,	tr7_1,
 trans_1     OR RI_BIT:	trans,	:iClock,
 trig        OR   GATE:	_f1_1,
 xt0        AND   GATE:	busa_1,	tr0_2,	trig,
 xt1        AND   GATE:	busa_2,	tr1_2,	trig,
 xt2        AND   GATE:	busa_3,	tr2_2,	trig,
 xt3        AND   GATE:	busa_4,	tr3_2,	trig,
 xt4        AND   GATE:	busa_5,	tr4_2,	trig,
 xt5        AND   GATE:	busa_6,	tr5_2,	trig,
 xt6        AND   GATE:	busa_7,	tr6_2,	trig,
 xt7        AND   GATE:	busa_8,	tr7_2,	trig,

INITIALISATION

== Pass 1:
== Pass 2:
== Pass 3:
	    |	_f1_1:	1 inputs
	    =	10:	0000 inputs
	    [	IX0:	0000 inputs
	    <	IX0.0:	0000 inputs
	    <	IX0.1:	0000 inputs
	    <	IX0.2:	0000 inputs
	    <	IX0.3:	0000 inputs
	    <	IX0.4:	0000 inputs
	    <	IX0.5:	0000 inputs
	    <	IX0.6:	0000 inputs
	    <	IX0.7:	0000 inputs
	    ]	QX0:	0000 inputs
	    |	QX0.0_0:	1 inputs
	    |	QX0.1_0:	1 inputs
	    |	QX0.2_0:	1 inputs
	    |	QX0.3_0:	1 inputs
	    |	QX0.4_0:	1 inputs
	    |	QX0.5_0:	1 inputs
	    |	QX0.6_0:	1 inputs
	    |	QX0.7_0:	1 inputs
	    [	TX0:	0000 inputs
	    <	TX0.4:	0000 inputs
	    +	busa:	16 inputs
	    |	busa_1:	1 inputs
	    |	busa_2:	1 inputs
	    |	busa_3:	1 inputs
	    |	busa_4:	1 inputs
	    |	busa_5:	1 inputs
	    |	busa_6:	1 inputs
	    |	busa_7:	1 inputs
	    |	busa_8:	1 inputs
	    +	del:	1 inputs
	    +	dest:	3 inputs
	    |	dest_1:	1 inputs
	    |	dest_2:	1 inputs
	    |	dest_3:	1 inputs
	    /	dt0:	0008 inputs
	    |	dt0_1:	1 inputs
	    /	dt1:	0008 inputs
	    |	dt1_1:	1 inputs
	    /	dt2:	0008 inputs
	    |	dt2_1:	1 inputs
	    /	dt3:	0008 inputs
	    |	dt3_1:	1 inputs
	    /	dt4:	0008 inputs
	    |	dt4_1:	1 inputs
	    /	dt5:	0008 inputs
	    |	dt5_1:	1 inputs
	    /	dt6:	0008 inputs
	    |	dt6_1:	1 inputs
	    /	dt7:	0008 inputs
	    |	dt7_1:	1 inputs
	    #	gate0:	0003 inputs
	    |	gate0_1:	1 inputs
	    |	gate0_2:	1 inputs
	    #	gate1:	0003 inputs
	    |	gate1_1:	1 inputs
	    |	gate1_2:	1 inputs
	    #	gate2:	0003 inputs
	    |	gate2_1:	1 inputs
	    |	gate2_2:	1 inputs
	    #	gate3:	0003 inputs
	    |	gate3_1:	1 inputs
	    |	gate3_2:	1 inputs
	    #	gate4:	0003 inputs
	    |	gate4_1:	1 inputs
	    |	gate4_2:	1 inputs
	    #	gate5:	0003 inputs
	    |	gate5_1:	1 inputs
	    |	gate5_2:	1 inputs
	    #	gate6:	0003 inputs
	    |	gate6_1:	1 inputs
	    |	gate6_2:	1 inputs
	    #	gate7:	0003 inputs
	    |	gate7_1:	1 inputs
	    |	gate7_2:	1 inputs
	    |	inp0:	4 inputs
	    |	inp1:	4 inputs
	    |	inp2:	4 inputs
	    *	ma0:	0030 inputs
	    +	ma0_1:	3 inputs
	    |	ma0_2:	1 inputs
	    *	ma1:	0030 inputs
	    +	ma1_1:	3 inputs
	    |	ma1_2:	1 inputs
	    *	ma2:	0030 inputs
	    +	ma2_1:	3 inputs
	    |	ma2_2:	1 inputs
	    *	ma3:	0030 inputs
	    +	ma3_1:	3 inputs
	    |	ma3_2:	1 inputs
	    *	ma4:	0030 inputs
	    +	ma4_1:	3 inputs
	    |	ma4_2:	1 inputs
	    *	ma5:	0030 inputs
	    +	ma5_1:	3 inputs
	    |	ma5_2:	1 inputs
	    *	ma6:	0030 inputs
	    +	ma6_1:	3 inputs
	    |	ma6_2:	1 inputs
	    *	ma7:	0030 inputs
	    +	ma7_1:	3 inputs
	    |	ma7_2:	1 inputs
	    '	openGate:	8 inputs
	    '	openGate0:	0 inputs
	    '	openGate1:	0 inputs
	    '	openGate2:	0 inputs
	    '	openGate3:	0 inputs
	    '	openGate4:	0 inputs
	    '	openGate5:	0 inputs
	    '	openGate6:	0 inputs
	    '	openGate7:	0 inputs
	    #	pt0:	0003 inputs
	    |	pt0_1:	1 inputs
	    #	pt1:	0003 inputs
	    |	pt1_1:	1 inputs
	    #	pt2:	0003 inputs
	    |	pt2_1:	1 inputs
	    #	pt3:	0003 inputs
	    |	pt3_1:	1 inputs
	    #	pt4:	0003 inputs
	    |	pt4_1:	1 inputs
	    #	pt5:	0003 inputs
	    |	pt5_1:	1 inputs
	    #	pt6:	0003 inputs
	    |	pt6_1:	1 inputs
	    #	pt7:	0003 inputs
	    |	pt7_1:	1 inputs
	    !	tick:	0080 inputs
	    |	tick_1:	1 inputs
	    |	tick_2:	1 inputs
	    #	tr0:	0003 inputs
	    &	tr0_1:	2 inputs
	    |	tr0_2:	1 inputs
	    #	tr1:	0003 inputs
	    &	tr1_1:	3 inputs
	    |	tr1_2:	1 inputs
	    #	tr2:	0003 inputs
	    &	tr2_1:	4 inputs
	    |	tr2_2:	1 inputs
	    #	tr3:	0003 inputs
	    &	tr3_1:	5 inputs
	    |	tr3_2:	1 inputs
	    #	tr4:	0003 inputs
	    &	tr4_1:	6 inputs
	    |	tr4_2:	1 inputs
	    #	tr5:	0003 inputs
	    &	tr5_1:	7 inputs
	    |	tr5_2:	1 inputs
	    #	tr6:	0003 inputs
	    &	tr6_1:	8 inputs
	    |	tr6_2:	1 inputs
	    #	tr7:	0003 inputs
	    &	tr7_1:	9 inputs
	    |	tr7_2:	1 inputs
	    /	trans:	0008 inputs
	    |	trans_1:	8 inputs
	    |	trig:	8 inputs
	    &	xt0:	2 inputs
	    &	xt1:	3 inputs
	    &	xt2:	4 inputs
	    &	xt3:	5 inputs
	    &	xt4:	6 inputs
	    &	xt5:	7 inputs
	    &	xt6:	8 inputs
	    &	xt7:	9 inputs
== Pass 4:
10:	10
IX0.0:	+1
IX0.1:	+1
IX0.2:	+1
IX0.3:	+1
IX0.4:	+1
IX0.5:	+1
IX0.6:	+1
IX0.7:	+1
TX0.4:	+1	tick_2 +1 -=>> -1
busa:	0
busa_1:	0	busa 0 ==> 0
busa_2:	0	busa 0 ==> 0
busa_3:	0	busa 0 ==> 0
busa_4:	0	busa 0 ==> 0
busa_5:	0	busa 0 ==> 0
busa_6:	0	busa 0 ==> 0
busa_7:	0	busa 0 ==> 0
busa_8:	0	busa 0 ==> 0
del:	0
dest:	0	del 0 ==>> 12	ma0_1 0 ==> 0	ma1_1 0 ==> 0
		ma2_1 0 ==> 0	ma3_1 0 ==> 0	ma4_1 0 ==> 0	ma5_1 0 ==> 0
		ma6_1 0 ==> 0	ma7_1 0 ==> 0
dest_1:	0	dest 0 ==> 0
dest_2:	0	dest 0 ==> 0
dest_3:	0	dest 0 ==> 0
dt0:	+1
dt1:	+1
dt2:	+1
dt3:	+1
dt4:	+1
dt5:	+1
dt6:	+1
dt7:	+1
gate0:	+1
gate1:	+1
gate2:	+1
gate3:	+1
gate4:	+1
gate5:	+1
gate6:	+1
gate7:	+1
inp0:	+1
inp1:	+1
inp2:	+1
ma0:	0	busa 0 ==> 0	ma0_1 0 ==> 0
ma0_2:	0	ma0_1 0 ==> 0
ma1:	0	busa 0 ==> 0	ma1_1 0 ==> 0
ma1_2:	0	ma1_1 0 ==> 0
ma2:	0	busa 0 ==> 0	ma2_1 0 ==> 0
ma2_2:	0	ma2_1 0 ==> 0
ma3:	0	busa 0 ==> 0	ma3_1 0 ==> 0
ma3_2:	0	ma3_1 0 ==> 0
ma4:	0	busa 0 ==> 0	ma4_1 0 ==> 0
ma4_2:	0	ma4_1 0 ==> 0
ma5:	0	busa 0 ==> 0	ma5_1 0 ==> 0
ma5_2:	0	ma5_1 0 ==> 0
ma6:	0	busa 0 ==> 0	ma6_1 0 ==> 0
ma6_2:	0	ma6_1 0 ==> 0
ma7:	0	busa 0 ==> 0	ma7_1 0 ==> 0
ma7_2:	0	ma7_1 0 ==> 0
openGate:	[8]
openGate0:	+1
openGate1:	+1
openGate2:	+1
openGate3:	+1
openGate4:	+1
openGate5:	+1
openGate6:	+1
openGate7:	+1
pt0:	+1	xt1 +3 -=> +2	xt2 +4 -=> +3	xt3 +5 -=> +4
		xt4 +6 -=> +5	xt5 +7 -=> +6	xt6 +8 -=> +7	xt7 +9 -=> +8
pt1:	+1	xt2 +3 -=> +2	xt3 +4 -=> +3	xt4 +5 -=> +4
		xt5 +6 -=> +5	xt6 +7 -=> +6	xt7 +8 -=> +7
pt2:	+1	xt3 +3 -=> +2	xt4 +4 -=> +3	xt5 +5 -=> +4
		xt6 +6 -=> +5	xt7 +7 -=> +6
pt3:	+1	xt4 +3 -=> +2	xt5 +4 -=> +3	xt6 +5 -=> +4
		xt7 +6 -=> +5
pt4:	+1	xt5 +3 -=> +2	xt6 +4 -=> +3	xt7 +5 -=> +4
pt5:	+1	xt6 +3 -=> +2	xt7 +4 -=> +3
pt6:	+1	xt7 +3 -=> +2
pt7:	+1
tr0:	+1	tr0_1 +2 -=> +1
tr1:	+1	tr1_1 +3 -=> +2
tr2:	+1	tr2_1 +4 -=> +3
tr3:	+1	tr3_1 +5 -=> +4
tr4:	+1	tr4_1 +6 -=> +5
tr5:	+1	tr5_1 +7 -=> +6
tr6:	+1	tr6_1 +8 -=> +7
tr7:	+1	tr7_1 +9 -=> +8
trans:	+1
trig:	+1	_f1_1 +1 ==>> +1
xt0:	+2
xt1:	+2
xt2:	+2
xt3:	+2
xt4:	+2
xt5:	+2
xt6:	+2
xt7:	+2
== Init complete =======
