INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilafet/lab6/lab6.gen/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilafet/lab6/lab6.gen/sources_1/ip/instruction_mem/sim/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilafet/lab6/lab6.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binaryToBCD
INFO: [VRFC 10-311] analyzing module BCDToBinary
INFO: [VRFC 10-311] analyzing module ecall
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module imme
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-311] analyzing module hazerd_detection
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-311] analyzing module data_io_memory
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilafet/lab6/lab6.srcs/sources_1/new/io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx
INFO: [VRFC 10-311] analyzing module tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilafet/lab6/lab6.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
