
*** Running vivado
    with args -log memory_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source memory_top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source memory_top.tcl -notrace
Command: synth_design -top memory_top -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30252 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 471.906 ; gain = 102.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'memory_top' [D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/sources_1/imports/实验3 利用IP设计电路/memory_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/Programs/lab-digital-logic/lab03/lab_ip/lab.runs/synth_1/.Xil/Vivado-18164-Chiro/realtime/clk_div_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [D:/Programs/lab-digital-logic/lab03/lab_ip/lab.runs/synth_1/.Xil/Vivado-18164-Chiro/realtime/clk_div_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'memory_w_r' [D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/sources_1/new/memory_w_r.v:23]
	Parameter STATE_RESET bound to: 1 - type: integer 
	Parameter STATE_NOT_WORK bound to: 2 - type: integer 
	Parameter STATE_NOT_WORK_2 bound to: 3 - type: integer 
	Parameter STATE_WRITE bound to: 4 - type: integer 
	Parameter STATE_READ bound to: 5 - type: integer 
	Parameter STATE_DONE bound to: 6 - type: integer 
	Parameter delay bound to: 20000000 - type: integer 
WARNING: [Synth 8-5788] Register ena_reg in module memory_w_r is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/sources_1/new/memory_w_r.v:57]
WARNING: [Synth 8-5788] Register wea_reg in module memory_w_r is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/sources_1/new/memory_w_r.v:58]
WARNING: [Synth 8-5788] Register addra_reg in module memory_w_r is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/sources_1/new/memory_w_r.v:59]
WARNING: [Synth 8-3848] Net locked in module/entity memory_w_r does not have driver. [D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/sources_1/new/memory_w_r.v:28]
WARNING: [Synth 8-3848] Net data[0] in module/entity memory_w_r does not have driver. [D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/sources_1/new/memory_w_r.v:51]
INFO: [Synth 8-6155] done synthesizing module 'memory_w_r' (2#1) [D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/sources_1/new/memory_w_r.v:23]
INFO: [Synth 8-6157] synthesizing module 'led_mem' [D:/Programs/lab-digital-logic/lab03/lab_ip/lab.runs/synth_1/.Xil/Vivado-18164-Chiro/realtime/led_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'led_mem' (3#1) [D:/Programs/lab-digital-logic/lab03/lab_ip/lab.runs/synth_1/.Xil/Vivado-18164-Chiro/realtime/led_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'memory_top' (4#1) [D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/sources_1/imports/实验3 利用IP设计电路/memory_top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 528.848 ; gain = 159.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 528.848 ; gain = 159.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 528.848 ; gain = 159.016
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/sources_1/ip/clk_div/clk_div/clk_div_in_context.xdc] for cell 'u_clk_div'
Finished Parsing XDC File [d:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/sources_1/ip/clk_div/clk_div/clk_div_in_context.xdc] for cell 'u_clk_div'
Parsing XDC File [d:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/sources_1/ip/led_mem/led_mem/led_mem_in_context.xdc] for cell 'u_led_mem'
Finished Parsing XDC File [d:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/sources_1/ip/led_mem/led_mem/led_mem_in_context.xdc] for cell 'u_led_mem'
Parsing XDC File [D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/constrs_1/new/lab.xdc]
WARNING: [Vivado 12-584] No ports matched 'switch[2]'. [D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/constrs_1/new/lab.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'switch[1]'. [D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/constrs_1/new/lab.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'switch[0]'. [D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/constrs_1/new/lab.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'enable[2]'. [D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/constrs_1/new/lab.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'enable[1]'. [D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/constrs_1/new/lab.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'enable[0]'. [D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/constrs_1/new/lab.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'enable[0]'. [D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/constrs_1/new/lab.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'enable[1]'. [D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/constrs_1/new/lab.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'enable[2]'. [D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/constrs_1/new/lab.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'switch[0]'. [D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/constrs_1/new/lab.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'switch[1]'. [D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/constrs_1/new/lab.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'switch[2]'. [D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/constrs_1/new/lab.xdc:32]
Finished Parsing XDC File [D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/constrs_1/new/lab.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/constrs_1/new/lab.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/memory_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/constrs_1/new/lab.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/memory_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/memory_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 882.074 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 882.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 882.074 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 882.074 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 882.074 ; gain = 512.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 882.074 ; gain = 512.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/sources_1/ip/clk_div/clk_div/clk_div_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/sources_1/ip/clk_div/clk_div/clk_div_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for u_clk_div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_led_mem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 882.074 ; gain = 512.242
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'memory_w_r'
INFO: [Synth 8-5545] ROM "tim" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_nop" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "mem_nop" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "read_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "led0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                           000001 | 00000000000000000000000000000001
                 iSTATE3 |                           000010 | 00000000000000000000000000000010
                 iSTATE4 |                           000100 | 00000000000000000000000000000011
                 iSTATE1 |                           001000 | 00000000000000000000000000000100
                 iSTATE2 |                           010000 | 00000000000000000000000000000101
                  iSTATE |                           100000 | 00000000000000000000000000000110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'memory_w_r'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 882.074 ; gain = 512.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 15    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module memory_w_r 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 15    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[15][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[14][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[13][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[12][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[11][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[10][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[9][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[8][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[15][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[14][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[13][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[12][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[11][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[10][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[9][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[8][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[7][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[5][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_memory_w_r/data_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[15][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[14][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[13][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[12][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[11][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[10][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[9][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[8][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[7][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[6][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[5][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[4][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_memory_w_r/data_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_memory_w_r/data_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[15][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[14][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[13][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[12][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[11][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[10][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[9][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[8][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[7][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[6][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[5][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[4][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_memory_w_r/data_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_memory_w_r/data_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_memory_w_r/data_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[15][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[14][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[13][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[12][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[11][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[10][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[9][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[8][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[7][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[6][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[5][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_memory_w_r/data_reg[4][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_memory_w_r/data_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_memory_w_r/data_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_memory_w_r/data_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[15][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[14][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[13][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[12][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[11][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[10][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[9][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[8][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[7][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[6][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_memory_w_r/data_reg[5][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_memory_w_r/data_reg[4][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_memory_w_r/data_reg[3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_memory_w_r/data_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_memory_w_r/data_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[15][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[14][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[13][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[12][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[11][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[10][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[9][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[8][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_memory_w_r/data_reg[7][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_memory_w_r/data_reg[6][6] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 882.074 ; gain = 512.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_clk_div/clk_out1' to pin 'u_clk_div/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 882.074 ; gain = 512.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 891.316 ; gain = 521.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 893.152 ; gain = 523.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 893.152 ; gain = 523.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 893.152 ; gain = 523.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 893.152 ; gain = 523.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 893.152 ; gain = 523.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 893.152 ; gain = 523.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 893.152 ; gain = 523.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_div       |         1|
|2     |led_mem       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_div |     1|
|2     |led_mem |     1|
|3     |CARRY4  |     8|
|4     |LUT1    |    31|
|5     |LUT2    |     5|
|6     |LUT3    |     9|
|7     |LUT4    |    67|
|8     |LUT5    |    14|
|9     |LUT6    |    11|
|10    |FDCE    |    43|
|11    |FDPE    |     1|
|12    |FDRE    |     6|
|13    |IBUF    |     2|
|14    |OBUF    |    16|
+------+--------+------+

Report Instance Areas: 
+------+---------------+-----------+------+
|      |Instance       |Module     |Cells |
+------+---------------+-----------+------+
|1     |top            |           |   231|
|2     |  u_memory_w_r |memory_w_r |   195|
+------+---------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 893.152 ; gain = 523.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 893.152 ; gain = 170.094
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 893.152 ; gain = 523.320
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 893.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
132 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 893.152 ; gain = 534.844
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 893.152 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Programs/lab-digital-logic/lab03/lab_ip/lab.runs/synth_1/memory_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file memory_top_utilization_synth.rpt -pb memory_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 17 15:20:30 2021...
