static inline T_1 F_1 ( T_2 V_1 , T_1 V_2 )\r\n{\r\nT_1 V_3 ;\r\nV_3 = F_2 ( V_1 ) ;\r\nV_3 |= V_2 ;\r\nF_3 ( V_1 , V_3 ) ;\r\nreturn V_3 ;\r\n}\r\nstatic inline T_1 F_4 ( T_2 V_1 , T_1 V_4 )\r\n{\r\nT_1 V_3 ;\r\nV_3 = F_2 ( V_1 ) ;\r\nV_3 &= ~ V_4 ;\r\nF_3 ( V_1 , V_3 ) ;\r\nreturn V_3 ;\r\n}\r\nstatic inline T_1 F_5 ( T_2 V_1 , T_1 V_2 )\r\n{\r\nT_1 V_3 ;\r\nV_3 = F_6 ( V_1 ) ;\r\nV_3 |= V_2 ;\r\nF_7 ( V_1 , V_3 ) ;\r\nreturn V_3 ;\r\n}\r\nstatic inline T_1 F_8 ( T_2 V_1 , T_1 V_4 )\r\n{\r\nT_1 V_3 ;\r\nV_3 = F_6 ( V_1 ) ;\r\nV_3 &= ~ V_4 ;\r\nF_7 ( V_1 , V_3 ) ;\r\nreturn V_3 ;\r\n}\r\nvoid F_9 ( T_1 V_5 )\r\n{\r\nstruct V_6 * V_7 = F_10 ( V_8 ) ;\r\nunsigned long V_9 ;\r\nif ( F_11 () == V_10 ||\r\nF_11 () == V_11 ) {\r\nF_12 ( & V_7 -> V_12 , V_9 ) ;\r\nF_1 ( V_13 , V_5 ) ;\r\nF_13 ( & V_7 -> V_12 , V_9 ) ;\r\n}\r\n}\r\nvoid F_14 ( T_1 V_5 )\r\n{\r\nstruct V_6 * V_7 = F_10 ( V_8 ) ;\r\nunsigned long V_9 ;\r\nif ( F_11 () == V_10 ||\r\nF_11 () == V_11 ) {\r\nF_12 ( & V_7 -> V_12 , V_9 ) ;\r\nF_4 ( V_13 , V_5 ) ;\r\nF_13 ( & V_7 -> V_12 , V_9 ) ;\r\n}\r\n}\r\nvoid F_15 ( T_1 V_5 )\r\n{\r\nstruct V_6 * V_7 = F_10 ( V_14 ) ;\r\nunsigned long V_9 ;\r\nif ( F_11 () == V_10 ||\r\nF_11 () == V_11 ) {\r\nF_12 ( & V_7 -> V_12 , V_9 ) ;\r\nF_1 ( V_15 , V_5 ) ;\r\nF_13 ( & V_7 -> V_12 , V_9 ) ;\r\n}\r\n}\r\nvoid F_16 ( T_1 V_5 )\r\n{\r\nstruct V_6 * V_7 = F_10 ( V_14 ) ;\r\nunsigned long V_9 ;\r\nif ( F_11 () == V_10 ||\r\nF_11 () == V_11 ) {\r\nF_12 ( & V_7 -> V_12 , V_9 ) ;\r\nF_4 ( V_15 , V_5 ) ;\r\nF_13 ( & V_7 -> V_12 , V_9 ) ;\r\n}\r\n}\r\nvoid F_17 ( T_1 V_5 )\r\n{\r\nstruct V_6 * V_7 = F_10 ( V_16 ) ;\r\nunsigned long V_9 ;\r\nif ( F_11 () == V_10 ||\r\nF_11 () == V_11 ) {\r\nF_12 ( & V_7 -> V_12 , V_9 ) ;\r\nF_1 ( V_17 , V_5 ) ;\r\nF_13 ( & V_7 -> V_12 , V_9 ) ;\r\n}\r\n}\r\nvoid F_18 ( T_1 V_5 )\r\n{\r\nstruct V_6 * V_7 = F_10 ( V_16 ) ;\r\nunsigned long V_9 ;\r\nif ( F_11 () == V_10 ||\r\nF_11 () == V_11 ) {\r\nF_12 ( & V_7 -> V_12 , V_9 ) ;\r\nF_4 ( V_17 , V_5 ) ;\r\nF_13 ( & V_7 -> V_12 , V_9 ) ;\r\n}\r\n}\r\nvoid F_19 ( T_1 V_5 )\r\n{\r\nstruct V_6 * V_7 = F_10 ( V_18 ) ;\r\nunsigned long V_9 ;\r\nF_12 ( & V_7 -> V_12 , V_9 ) ;\r\nF_1 ( V_19 , V_5 ) ;\r\nF_13 ( & V_7 -> V_12 , V_9 ) ;\r\n}\r\nvoid F_20 ( T_1 V_5 )\r\n{\r\nstruct V_6 * V_7 = F_10 ( V_18 ) ;\r\nunsigned long V_9 ;\r\nF_12 ( & V_7 -> V_12 , V_9 ) ;\r\nF_4 ( V_19 , V_5 ) ;\r\nF_13 ( & V_7 -> V_12 , V_9 ) ;\r\n}\r\nvoid F_21 ( T_1 V_5 )\r\n{\r\nstruct V_6 * V_7 = F_10 ( V_20 ) ;\r\nunsigned long V_9 ;\r\nF_12 ( & V_7 -> V_12 , V_9 ) ;\r\nF_1 ( V_21 , V_5 ) ;\r\nF_13 ( & V_7 -> V_12 , V_9 ) ;\r\n}\r\nvoid F_22 ( T_1 V_5 )\r\n{\r\nstruct V_6 * V_7 = F_10 ( V_20 ) ;\r\nunsigned long V_9 ;\r\nF_12 ( & V_7 -> V_12 , V_9 ) ;\r\nF_4 ( V_21 , V_5 ) ;\r\nF_13 ( & V_7 -> V_12 , V_9 ) ;\r\n}\r\nvoid F_23 ( T_1 V_5 )\r\n{\r\nstruct V_6 * V_7 = F_10 ( V_22 ) ;\r\nunsigned long V_9 ;\r\nF_12 ( & V_7 -> V_12 , V_9 ) ;\r\nF_5 ( V_23 , V_5 ) ;\r\nF_13 ( & V_7 -> V_12 , V_9 ) ;\r\n}\r\nvoid F_24 ( T_1 V_5 )\r\n{\r\nstruct V_6 * V_7 = F_10 ( V_22 ) ;\r\nunsigned long V_9 ;\r\nF_12 ( & V_7 -> V_12 , V_9 ) ;\r\nF_8 ( V_23 , V_5 ) ;\r\nF_13 ( & V_7 -> V_12 , V_9 ) ;\r\n}\r\nvoid F_25 ( void )\r\n{\r\nstruct V_6 * V_7 = F_10 ( V_24 ) ;\r\nunsigned long V_9 ;\r\nif ( F_11 () == V_25 ||\r\nF_11 () == V_26 ||\r\nF_11 () == V_27 ) {\r\nF_12 ( & V_7 -> V_12 , V_9 ) ;\r\nF_7 ( V_28 , V_29 ) ;\r\nF_13 ( & V_7 -> V_12 , V_9 ) ;\r\n}\r\n}\r\nvoid F_26 ( void )\r\n{\r\nstruct V_6 * V_7 = F_10 ( V_24 ) ;\r\nunsigned long V_9 ;\r\nif ( F_11 () == V_25 ||\r\nF_11 () == V_26 ||\r\nF_11 () == V_27 ) {\r\nF_12 ( & V_7 -> V_12 , V_9 ) ;\r\nF_7 ( V_28 , 0 ) ;\r\nF_13 ( & V_7 -> V_12 , V_9 ) ;\r\n}\r\n}\r\nvoid F_27 ( void )\r\n{\r\nstruct V_6 * V_7 = F_10 ( V_30 ) ;\r\nunsigned long V_9 ;\r\nif ( F_11 () == V_25 ||\r\nF_11 () == V_26 ||\r\nF_11 () == V_27 ) {\r\nF_12 ( & V_7 -> V_12 , V_9 ) ;\r\nF_7 ( V_31 , V_32 ) ;\r\nF_13 ( & V_7 -> V_12 , V_9 ) ;\r\n}\r\n}\r\nvoid F_28 ( void )\r\n{\r\nstruct V_6 * V_7 = F_10 ( V_30 ) ;\r\nunsigned long V_9 ;\r\nif ( F_11 () == V_25 ||\r\nF_11 () == V_26 ||\r\nF_11 () == V_27 ) {\r\nF_12 ( & V_7 -> V_12 , V_9 ) ;\r\nF_7 ( V_31 , 0 ) ;\r\nF_13 ( & V_7 -> V_12 , V_9 ) ;\r\n}\r\n}\r\nvoid F_29 ( T_1 V_5 )\r\n{\r\nstruct V_6 * V_7 = F_10 ( V_33 ) ;\r\nunsigned long V_9 ;\r\nif ( F_11 () == V_25 ||\r\nF_11 () == V_26 ||\r\nF_11 () == V_27 ) {\r\nF_12 ( & V_7 -> V_12 , V_9 ) ;\r\nF_5 ( V_34 , V_5 ) ;\r\nF_13 ( & V_7 -> V_12 , V_9 ) ;\r\n}\r\n}\r\nvoid F_30 ( T_1 V_5 )\r\n{\r\nstruct V_6 * V_7 = F_10 ( V_33 ) ;\r\nunsigned long V_9 ;\r\nif ( F_11 () == V_25 ||\r\nF_11 () == V_26 ||\r\nF_11 () == V_27 ) {\r\nF_12 ( & V_7 -> V_12 , V_9 ) ;\r\nF_8 ( V_34 , V_5 ) ;\r\nF_13 ( & V_7 -> V_12 , V_9 ) ;\r\n}\r\n}\r\nvoid F_31 ( void )\r\n{\r\nstruct V_6 * V_7 = F_10 ( V_35 ) ;\r\nunsigned long V_9 ;\r\nif ( F_11 () == V_25 ||\r\nF_11 () == V_26 ||\r\nF_11 () == V_27 ) {\r\nF_12 ( & V_7 -> V_12 , V_9 ) ;\r\nF_7 ( V_36 , V_37 ) ;\r\nF_13 ( & V_7 -> V_12 , V_9 ) ;\r\n}\r\n}\r\nvoid F_32 ( void )\r\n{\r\nstruct V_6 * V_7 = F_10 ( V_35 ) ;\r\nunsigned long V_9 ;\r\nif ( F_11 () == V_25 ||\r\nF_11 () == V_26 ||\r\nF_11 () == V_27 ) {\r\nF_12 ( & V_7 -> V_12 , V_9 ) ;\r\nF_7 ( V_36 , 0 ) ;\r\nF_13 ( & V_7 -> V_12 , V_9 ) ;\r\n}\r\n}\r\nstatic void F_33 ( struct V_38 * V_39 )\r\n{\r\nF_4 ( V_40 , 1 << F_34 ( V_39 -> V_41 ) ) ;\r\n}\r\nstatic void F_35 ( struct V_38 * V_39 )\r\n{\r\nF_1 ( V_40 , 1 << F_34 ( V_39 -> V_41 ) ) ;\r\n}\r\nstatic void F_36 ( struct V_38 * V_39 )\r\n{\r\nF_8 ( V_42 , 1 << F_37 ( V_39 -> V_41 ) ) ;\r\n}\r\nstatic void F_38 ( struct V_38 * V_39 )\r\n{\r\nF_5 ( V_42 , 1 << F_37 ( V_39 -> V_41 ) ) ;\r\n}\r\nstatic inline int F_39 ( unsigned int V_41 , unsigned char V_43 )\r\n{\r\nstruct V_6 * V_7 = F_10 ( V_41 ) ;\r\nT_1 V_44 , V_45 ;\r\nunsigned int V_46 ;\r\nV_46 = F_34 ( V_41 ) ;\r\nF_40 ( & V_7 -> V_12 ) ;\r\nV_44 = F_2 ( V_47 ) ;\r\nV_45 = F_2 ( V_48 ) ;\r\nswitch ( V_46 ) {\r\ncase 0 :\r\nV_44 &= ~ V_49 ;\r\nV_44 |= ( T_1 ) V_43 ;\r\nbreak;\r\ncase 1 :\r\nV_44 &= ~ ( V_49 << 3 ) ;\r\nV_44 |= ( T_1 ) V_43 << 3 ;\r\nbreak;\r\ncase 2 :\r\nV_44 &= ~ ( V_49 << 6 ) ;\r\nV_44 |= ( T_1 ) V_43 << 6 ;\r\nbreak;\r\ncase 3 :\r\nV_44 &= ~ ( V_49 << 9 ) ;\r\nV_44 |= ( T_1 ) V_43 << 9 ;\r\nbreak;\r\ncase 8 :\r\nV_44 &= ~ ( V_49 << 12 ) ;\r\nV_44 |= ( T_1 ) V_43 << 12 ;\r\nbreak;\r\ncase 9 :\r\nV_45 &= ~ V_49 ;\r\nV_45 |= ( T_1 ) V_43 ;\r\nbreak;\r\ncase 11 :\r\nV_45 &= ~ ( V_49 << 6 ) ;\r\nV_45 |= ( T_1 ) V_43 << 6 ;\r\nbreak;\r\ncase 12 :\r\nV_45 &= ~ ( V_49 << 9 ) ;\r\nV_45 |= ( T_1 ) V_43 << 9 ;\r\nbreak;\r\ndefault:\r\nF_41 ( & V_7 -> V_12 ) ;\r\nreturn - V_50 ;\r\n}\r\nV_51 [ V_46 ] = V_43 ;\r\nF_3 ( V_47 , V_44 ) ;\r\nF_3 ( V_48 , V_45 ) ;\r\nF_41 ( & V_7 -> V_12 ) ;\r\nreturn 0 ;\r\n}\r\nstatic inline int F_42 ( unsigned int V_41 , unsigned char V_43 )\r\n{\r\nstruct V_6 * V_7 = F_10 ( V_41 ) ;\r\nT_1 V_52 , V_53 ;\r\nunsigned int V_46 ;\r\nV_46 = F_37 ( V_41 ) ;\r\nF_40 ( & V_7 -> V_12 ) ;\r\nV_52 = F_2 ( V_54 ) ;\r\nV_53 = F_2 ( V_55 ) ;\r\nswitch ( V_46 ) {\r\ncase 0 :\r\nV_52 &= ~ V_49 ;\r\nV_52 |= ( T_1 ) V_43 ;\r\nbreak;\r\ncase 1 :\r\nV_52 &= ~ ( V_49 << 3 ) ;\r\nV_52 |= ( T_1 ) V_43 << 3 ;\r\nbreak;\r\ncase 3 :\r\nV_52 &= ~ ( V_49 << 6 ) ;\r\nV_52 |= ( T_1 ) V_43 << 6 ;\r\nbreak;\r\ncase 4 :\r\nV_52 &= ~ ( V_49 << 9 ) ;\r\nV_52 |= ( T_1 ) V_43 << 9 ;\r\nbreak;\r\ncase 5 :\r\nV_52 &= ~ ( V_49 << 12 ) ;\r\nV_52 |= ( T_1 ) V_43 << 12 ;\r\nbreak;\r\ncase 6 :\r\nV_53 &= ~ V_49 ;\r\nV_53 |= ( T_1 ) V_43 ;\r\nbreak;\r\ncase 7 :\r\nV_53 &= ~ ( V_49 << 3 ) ;\r\nV_53 |= ( T_1 ) V_43 << 3 ;\r\nbreak;\r\ncase 8 :\r\nV_53 &= ~ ( V_49 << 6 ) ;\r\nV_53 |= ( T_1 ) V_43 << 6 ;\r\nbreak;\r\ncase 9 :\r\nV_53 &= ~ ( V_49 << 9 ) ;\r\nV_53 |= ( T_1 ) V_43 << 9 ;\r\nbreak;\r\ncase 10 :\r\nV_53 &= ~ ( V_49 << 12 ) ;\r\nV_53 |= ( T_1 ) V_43 << 12 ;\r\nbreak;\r\ndefault:\r\nF_41 ( & V_7 -> V_12 ) ;\r\nreturn - V_50 ;\r\n}\r\nV_56 [ V_46 ] = V_43 ;\r\nF_3 ( V_54 , V_52 ) ;\r\nF_3 ( V_55 , V_53 ) ;\r\nF_41 ( & V_7 -> V_12 ) ;\r\nreturn 0 ;\r\n}\r\nint F_43 ( unsigned int V_41 , unsigned char V_57 )\r\n{\r\nint V_58 = - V_50 ;\r\nif ( F_11 () != V_27 )\r\nreturn - V_50 ;\r\nif ( V_57 > V_59 )\r\nreturn - V_50 ;\r\nif ( V_41 >= V_60 && V_41 <= V_61 )\r\nV_58 = F_39 ( V_41 , V_57 ) ;\r\nelse if ( V_41 >= V_62 && V_41 <= V_63 )\r\nV_58 = F_42 ( V_41 , V_57 ) ;\r\nreturn V_58 ;\r\n}\r\nstatic int F_44 ( unsigned int V_41 )\r\n{\r\nT_1 V_64 , V_65 ;\r\nT_1 V_66 , V_67 ;\r\nint V_68 ;\r\nV_64 = F_2 ( V_69 ) ;\r\nV_66 = F_2 ( V_40 ) ;\r\nV_65 = F_6 ( V_70 ) ;\r\nV_67 = F_6 ( V_42 ) ;\r\nV_66 &= V_64 ;\r\nV_67 &= V_65 ;\r\nif ( V_66 ) {\r\nfor ( V_68 = 0 ; V_68 < 16 ; V_68 ++ ) {\r\nif ( V_41 == F_45 ( V_51 [ V_68 ] ) && ( V_66 & ( 1 << V_68 ) ) )\r\nreturn F_46 ( V_68 ) ;\r\n}\r\n}\r\nif ( V_67 ) {\r\nfor ( V_68 = 0 ; V_68 < 16 ; V_68 ++ ) {\r\nif ( V_41 == F_45 ( V_56 [ V_68 ] ) && ( V_67 & ( 1 << V_68 ) ) )\r\nreturn F_47 ( V_68 ) ;\r\n}\r\n}\r\nF_48 ( V_71 L_1 , V_64 , V_65 ) ;\r\nF_49 ( & V_72 ) ;\r\nreturn - 1 ;\r\n}\r\nstatic int T_3 F_50 ( void )\r\n{\r\nunsigned long V_73 , V_74 ;\r\nint V_68 ;\r\nswitch ( F_11 () ) {\r\ncase V_10 :\r\ncase V_11 :\r\nV_73 = V_75 ;\r\nV_74 = V_76 ;\r\nbreak;\r\ncase V_25 :\r\ncase V_26 :\r\ncase V_27 :\r\nV_73 = V_77 ;\r\nV_74 = V_78 ;\r\nbreak;\r\ndefault:\r\nF_48 ( V_71 L_2 ) ;\r\nreturn - V_79 ;\r\n}\r\nif ( F_51 ( V_73 , V_80 , L_3 ) == NULL )\r\nreturn - V_81 ;\r\nif ( F_51 ( V_74 , V_82 , L_3 ) == NULL ) {\r\nF_52 ( V_73 , V_80 ) ;\r\nreturn - V_81 ;\r\n}\r\nV_83 = F_53 ( V_73 , V_80 ) ;\r\nif ( V_83 == NULL ) {\r\nF_52 ( V_73 , V_80 ) ;\r\nF_52 ( V_74 , V_82 ) ;\r\nreturn - V_84 ;\r\n}\r\nV_85 = F_53 ( V_74 , V_82 ) ;\r\nif ( V_85 == NULL ) {\r\nF_54 ( V_83 ) ;\r\nF_52 ( V_73 , V_80 ) ;\r\nF_52 ( V_74 , V_82 ) ;\r\nreturn - V_84 ;\r\n}\r\nF_3 ( V_40 , 0 ) ;\r\nF_3 ( V_86 , 0xffff ) ;\r\nF_7 ( V_42 , 0 ) ;\r\nF_7 ( V_87 , 0xffff ) ;\r\nfor ( V_68 = V_60 ; V_68 <= V_61 ; V_68 ++ )\r\nF_55 ( V_68 , & V_88 ,\r\nV_89 ) ;\r\nfor ( V_68 = V_62 ; V_68 <= V_63 ; V_68 ++ )\r\nF_55 ( V_68 , & V_90 ,\r\nV_89 ) ;\r\nF_56 ( V_91 , F_44 ) ;\r\nF_56 ( V_92 , F_44 ) ;\r\nF_56 ( V_93 , F_44 ) ;\r\nF_56 ( V_94 , F_44 ) ;\r\nF_56 ( V_95 , F_44 ) ;\r\nreturn 0 ;\r\n}
