<!-- PROJECT LOGO -->
<br />

<div align="center">
   <img src='https://user-images.githubusercontent.com/73131499/166115643-d3187f47-d38f-41b2-ae42-5ecbbc60de14.png' />


<h3 align="center">SURE Trust - Skill Upgradation for Rural-youth Empowerment Trust</h3>
  <h2>VLSI Designing-(Front-End)</h2>
</div>

# Course Report

## Name:EDIGA SUSEELA

## Qualifications:B.Tech Final Year,ECE

Welcome to the course report for the VLSI Designing-(Front-End)! This README document provides an overview of the course, its mini projects and final project.

### Mini Projects and Final Project

Below is a table summarizing the mini projects and final project completed during the course:

| Description                                  | Link                                    |
|----------------------------------------------|-----------------------------------------|
| Mini Project:1 ALU                                   | [Click Here](https://github.com/sure-trust/G9_VLSI/tree/main/Mini%20Projects/SUSEELA/Mini%20Project-1)|
| Mini Project:2 Carry Look Ahead Adder                | [Click Here](https://github.com/sure-trust/G9_VLSI/tree/main/Mini%20Projects/SUSEELA/Mini%20Project-2)|
| Mini Project:3 Design Of FIFO                        | [Click Here](https://github.com/sure-trust/G9_VLSI/tree/main/Mini%20Projects/SUSEELA/Mini%20Project-3)|
| Mini Project:4 RAM                                   | [Click Here](https://github.com/sure-trust/G9_VLSI/tree/main/Mini%20Projects/SUSEELA/Mini%20Project-4)|
| Mini Project:5 Round Robin Arbiter                   | [Click Here](https://github.com/sure-trust/G9_VLSI/tree/main/Mini%20Projects/SUSEELA/Mini%20Project-5)|
| Mini Project:6 Univ_Shift_Reg                        | [Click Here](https://github.com/sure-trust/G9_VLSI/tree/main/Mini%20Projects/SUSEELA/Mini%20Project-6)|
| Final Project: Design of I2C Protocol                |[Click Here](https://github.com/sure-trust/G9_VLSI/tree/main/Final%20Capstone%20Project/SUSEELA/Final%20Project)|
