

================================================================
== Vitis HLS Report for 'bucket_unit_csim_sr_Block_split30_proc9'
================================================================
* Date:           Wed Jul 27 12:00:02 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls_msm_32w_13bit
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.127 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1            |       16|       16|         1|          1|          1|    16|  yes(frp)|
        |- Loop 2            |       16|       16|         1|          1|          1|    16|  yes(frp)|
        |- VITIS_LOOP_142_1  |        ?|        ?|        22|         20|          1|     ?|  yes(frp)|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 20, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 9 }
  Pipeline-1 : II = 1, D = 1, States = { 11 }
  Pipeline-2 : II = 20, D = 22, States = { 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 9 
10 --> 11 
11 --> 12 11 
12 --> 13 
13 --> 35 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 13 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.34>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%num_padd_ops_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %num_padd_ops"   --->   Operation 36 'read' 'num_padd_ops_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%padd_count_V = alloca i64 1" [src/bucket.cpp:127]   --->   Operation 37 'alloca' 'padd_count_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%bcount = alloca i64 1" [src/bucket.cpp:140]   --->   Operation 38 'alloca' 'bcount' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%fill_count = alloca i64 1" [src/bucket.cpp:141]   --->   Operation 39 'alloca' 'fill_count' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%B_V_1 = alloca i64 1" [src/bucket.cpp:124]   --->   Operation 40 'alloca' 'B_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 39> <Depth = 16> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%B_V_0 = alloca i64 1" [src/bucket.cpp:124]   --->   Operation 41 'alloca' 'B_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 16> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%B_V_2 = alloca i64 1" [src/bucket.cpp:124]   --->   Operation 42 'alloca' 'B_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 16> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%B_V_3 = alloca i64 1" [src/bucket.cpp:124]   --->   Operation 43 'alloca' 'B_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 16> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%B_V_4 = alloca i64 1" [src/bucket.cpp:124]   --->   Operation 44 'alloca' 'B_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 16> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%B_V_5 = alloca i64 1" [src/bucket.cpp:124]   --->   Operation 45 'alloca' 'B_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 16> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%B_V_6 = alloca i64 1" [src/bucket.cpp:124]   --->   Operation 46 'alloca' 'B_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 16> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%B_V_7 = alloca i64 1" [src/bucket.cpp:124]   --->   Operation 47 'alloca' 'B_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 16> <RAM>
ST_1 : Operation 48 [1/1] (1.34ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i13P0A, i13 %num_padd_ops_out, i13 %num_padd_ops_read"   --->   Operation 48 'write' 'write_ln0' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%padd_count_V_addr = getelementptr i13 %padd_count_V, i64 0, i64 0"   --->   Operation 49 'getelementptr' 'padd_count_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %padd_count_V_addr"   --->   Operation 50 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%padd_count_V_addr_1 = getelementptr i13 %padd_count_V, i64 0, i64 1"   --->   Operation 51 'getelementptr' 'padd_count_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %padd_count_V_addr_1"   --->   Operation 52 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 0.68>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%padd_count_V_addr_2 = getelementptr i13 %padd_count_V, i64 0, i64 2"   --->   Operation 53 'getelementptr' 'padd_count_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %padd_count_V_addr_2"   --->   Operation 54 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%padd_count_V_addr_3 = getelementptr i13 %padd_count_V, i64 0, i64 3"   --->   Operation 55 'getelementptr' 'padd_count_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %padd_count_V_addr_3"   --->   Operation 56 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 0.68>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%padd_count_V_addr_4 = getelementptr i13 %padd_count_V, i64 0, i64 4"   --->   Operation 57 'getelementptr' 'padd_count_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %padd_count_V_addr_4"   --->   Operation 58 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%padd_count_V_addr_5 = getelementptr i13 %padd_count_V, i64 0, i64 5"   --->   Operation 59 'getelementptr' 'padd_count_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %padd_count_V_addr_5"   --->   Operation 60 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 0.68>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%padd_count_V_addr_6 = getelementptr i13 %padd_count_V, i64 0, i64 6"   --->   Operation 61 'getelementptr' 'padd_count_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %padd_count_V_addr_6"   --->   Operation 62 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%padd_count_V_addr_7 = getelementptr i13 %padd_count_V, i64 0, i64 7"   --->   Operation 63 'getelementptr' 'padd_count_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %padd_count_V_addr_7"   --->   Operation 64 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 0.68>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%padd_count_V_addr_8 = getelementptr i13 %padd_count_V, i64 0, i64 8"   --->   Operation 65 'getelementptr' 'padd_count_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %padd_count_V_addr_8"   --->   Operation 66 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%padd_count_V_addr_9 = getelementptr i13 %padd_count_V, i64 0, i64 9"   --->   Operation 67 'getelementptr' 'padd_count_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %padd_count_V_addr_9"   --->   Operation 68 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 0.68>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%padd_count_V_addr_10 = getelementptr i13 %padd_count_V, i64 0, i64 10"   --->   Operation 69 'getelementptr' 'padd_count_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %padd_count_V_addr_10"   --->   Operation 70 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%padd_count_V_addr_11 = getelementptr i13 %padd_count_V, i64 0, i64 11"   --->   Operation 71 'getelementptr' 'padd_count_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %padd_count_V_addr_11"   --->   Operation 72 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 0.68>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%padd_count_V_addr_12 = getelementptr i13 %padd_count_V, i64 0, i64 12"   --->   Operation 73 'getelementptr' 'padd_count_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %padd_count_V_addr_12"   --->   Operation 74 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%padd_count_V_addr_13 = getelementptr i13 %padd_count_V, i64 0, i64 13"   --->   Operation 75 'getelementptr' 'padd_count_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %padd_count_V_addr_13"   --->   Operation 76 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 0.68>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_i, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i43 %BFIFO_1176, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i43 %BFIFO_2, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i82 %CFIFO, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %num_padd_ops_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i82 %CFIFO, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i43 %BFIFO_2, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_i, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i43 %BFIFO_1176, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%padd_count_V_addr_14 = getelementptr i13 %padd_count_V, i64 0, i64 14"   --->   Operation 86 'getelementptr' 'padd_count_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %padd_count_V_addr_14"   --->   Operation 87 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%padd_count_V_addr_15 = getelementptr i13 %padd_count_V, i64 0, i64 15"   --->   Operation 88 'getelementptr' 'padd_count_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.68ns)   --->   "%store_ln301 = store i13 0, i4 %padd_count_V_addr_15"   --->   Operation 89 'store' 'store_ln301' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_8 : Operation 90 [1/1] (0.38ns)   --->   "%br_ln140 = br void %memset.loop24.i" [src/bucket.cpp:140]   --->   Operation 90 'br' 'br_ln140' <Predicate = true> <Delay = 0.38>

State 9 <SV = 8> <Delay = 1.33>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%empty = phi i5 0, void %entry, i5 %empty_27, void %memset.loop24.split.i"   --->   Operation 91 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.70ns)   --->   "%empty_27 = add i5 %empty, i5 1"   --->   Operation 92 'add' 'empty_27' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 93 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.63ns)   --->   "%exitcond2936_i = icmp_eq  i5 %empty, i5 16"   --->   Operation 94 'icmp' 'exitcond2936_i' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 95 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond2936_i, void %memset.loop24.split.i, void %memset.loop.i.preheader"   --->   Operation 96 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%p_cast_i = zext i5 %empty"   --->   Operation 97 'zext' 'p_cast_i' <Predicate = (!exitcond2936_i)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%bcount_addr = getelementptr i32 %bcount, i64 0, i64 %p_cast_i"   --->   Operation 98 'getelementptr' 'bcount_addr' <Predicate = (!exitcond2936_i)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.69ns)   --->   "%store_ln0 = store i32 0, i4 %bcount_addr"   --->   Operation 99 'store' 'store_ln0' <Predicate = (!exitcond2936_i)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop24.i"   --->   Operation 100 'br' 'br_ln0' <Predicate = (!exitcond2936_i)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.38>
ST_10 : Operation 101 [1/1] (0.38ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 101 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 11 <SV = 10> <Delay = 1.33>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%empty_29 = phi i5 %empty_30, void %memset.loop.split.i, i5 0, void %memset.loop.i.preheader"   --->   Operation 102 'phi' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.70ns)   --->   "%empty_30 = add i5 %empty_29, i5 1"   --->   Operation 103 'add' 'empty_30' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 104 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.63ns)   --->   "%exitcond2835_i = icmp_eq  i5 %empty_29, i5 16"   --->   Operation 105 'icmp' 'exitcond2835_i' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 106 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond2835_i, void %memset.loop.split.i, void %split.i"   --->   Operation 107 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%p_cast19_i = zext i5 %empty_29"   --->   Operation 108 'zext' 'p_cast19_i' <Predicate = (!exitcond2835_i)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%fill_count_addr = getelementptr i32 %fill_count, i64 0, i64 %p_cast19_i"   --->   Operation 109 'getelementptr' 'fill_count_addr' <Predicate = (!exitcond2835_i)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.69ns)   --->   "%store_ln0 = store i32 0, i4 %fill_count_addr"   --->   Operation 110 'store' 'store_ln0' <Predicate = (!exitcond2835_i)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 111 'br' 'br_ln0' <Predicate = (!exitcond2835_i)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.38>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%count_BF2_V = alloca i32 1"   --->   Operation 112 'alloca' 'count_BF2_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%count_BF1_V = alloca i32 1"   --->   Operation 113 'alloca' 'count_BF1_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%loop_2_iter_2 = alloca i32 1"   --->   Operation 114 'alloca' 'loop_2_iter_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%conv3_i540_i = zext i13 %num_padd_ops_read"   --->   Operation 115 'zext' 'conv3_i540_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%bcount_addr_1 = getelementptr i32 %bcount, i64 0, i64 1" [src/bucket.cpp:199]   --->   Operation 116 'getelementptr' 'bcount_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%bcount_addr_2 = getelementptr i32 %bcount, i64 0, i64 2" [src/bucket.cpp:199]   --->   Operation 117 'getelementptr' 'bcount_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%bcount_addr_3 = getelementptr i32 %bcount, i64 0, i64 3" [src/bucket.cpp:199]   --->   Operation 118 'getelementptr' 'bcount_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%bcount_addr_4 = getelementptr i32 %bcount, i64 0, i64 4" [src/bucket.cpp:199]   --->   Operation 119 'getelementptr' 'bcount_addr_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%bcount_addr_5 = getelementptr i32 %bcount, i64 0, i64 5" [src/bucket.cpp:199]   --->   Operation 120 'getelementptr' 'bcount_addr_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%bcount_addr_6 = getelementptr i32 %bcount, i64 0, i64 6" [src/bucket.cpp:199]   --->   Operation 121 'getelementptr' 'bcount_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%bcount_addr_7 = getelementptr i32 %bcount, i64 0, i64 7" [src/bucket.cpp:199]   --->   Operation 122 'getelementptr' 'bcount_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%bcount_addr_8 = getelementptr i32 %bcount, i64 0, i64 8" [src/bucket.cpp:199]   --->   Operation 123 'getelementptr' 'bcount_addr_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%bcount_addr_9 = getelementptr i32 %bcount, i64 0, i64 9" [src/bucket.cpp:199]   --->   Operation 124 'getelementptr' 'bcount_addr_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%bcount_addr_10 = getelementptr i32 %bcount, i64 0, i64 10" [src/bucket.cpp:199]   --->   Operation 125 'getelementptr' 'bcount_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%bcount_addr_11 = getelementptr i32 %bcount, i64 0, i64 11" [src/bucket.cpp:199]   --->   Operation 126 'getelementptr' 'bcount_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%bcount_addr_12 = getelementptr i32 %bcount, i64 0, i64 12" [src/bucket.cpp:199]   --->   Operation 127 'getelementptr' 'bcount_addr_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%bcount_addr_13 = getelementptr i32 %bcount, i64 0, i64 13" [src/bucket.cpp:199]   --->   Operation 128 'getelementptr' 'bcount_addr_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%bcount_addr_14 = getelementptr i32 %bcount, i64 0, i64 14" [src/bucket.cpp:199]   --->   Operation 129 'getelementptr' 'bcount_addr_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%bcount_addr_15 = getelementptr i32 %bcount, i64 0, i64 15" [src/bucket.cpp:199]   --->   Operation 130 'getelementptr' 'bcount_addr_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.38ns)   --->   "%store_ln142 = store i32 0, i32 %loop_2_iter_2" [src/bucket.cpp:142]   --->   Operation 131 'store' 'store_ln142' <Predicate = true> <Delay = 0.38>
ST_12 : Operation 132 [1/1] (0.38ns)   --->   "%store_ln142 = store i13 0, i13 %count_BF1_V" [src/bucket.cpp:142]   --->   Operation 132 'store' 'store_ln142' <Predicate = true> <Delay = 0.38>
ST_12 : Operation 133 [1/1] (0.38ns)   --->   "%store_ln142 = store i13 0, i13 %count_BF2_V" [src/bucket.cpp:142]   --->   Operation 133 'store' 'store_ln142' <Predicate = true> <Delay = 0.38>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln142 = br void" [src/bucket.cpp:142]   --->   Operation 134 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.76>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%count_BF2_V_2 = load i13 %count_BF2_V"   --->   Operation 135 'load' 'count_BF2_V_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%count_BF1_V_2 = load i13 %count_BF1_V"   --->   Operation 136 'load' 'count_BF1_V_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i13.i32.i32, i13 %count_BF1_V_2, i32 7, i32 12"   --->   Operation 137 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.61ns)   --->   "%icmp_ln878 = icmp_eq  i6 %tmp, i6 0"   --->   Operation 138 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 139 [1/1] (0.64ns)   --->   "%icmp_ln878_13 = icmp_ult  i13 %count_BF2_V_2, i13 %num_padd_ops_read"   --->   Operation 139 'icmp' 'icmp_ln878_13' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 140 [1/1] (0.12ns)   --->   "%or_ln142 = or i1 %icmp_ln878, i1 %icmp_ln878_13" [src/bucket.cpp:142]   --->   Operation 140 'or' 'or_ln142' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %or_ln142, void %.exit, void" [src/bucket.cpp:142]   --->   Operation 141 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%specpipeline_ln1616 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7"   --->   Operation 142 'specpipeline' 'specpipeline_ln1616' <Predicate = (or_ln142)> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0"   --->   Operation 143 'specloopname' 'specloopname_ln1616' <Predicate = (or_ln142)> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln878, void %._crit_edge.i, void" [src/bucket.cpp:144]   --->   Operation 144 'br' 'br_ln144' <Predicate = (or_ln142)> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i43P0A, i43 %BFIFO_1176, i32 1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 145 'nbreadreq' 'tmp_i' <Predicate = (or_ln142 & icmp_ln878)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 43> <Depth = 128> <FIFO>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %tmp_i, void %._crit_edge.i, void" [src/bucket.cpp:144]   --->   Operation 146 'br' 'br_ln144' <Predicate = (or_ln142 & icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_6_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i43P0A, i43 %BFIFO_2, i32 1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 147 'nbwritereq' 'tmp_6_i' <Predicate = (or_ln142 & icmp_ln878 & tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 43> <Depth = 15> <FIFO>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %tmp_6_i, void %._crit_edge.i, void" [src/bucket.cpp:144]   --->   Operation 148 'br' 'br_ln144' <Predicate = (or_ln142 & icmp_ln878 & tmp_i)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %icmp_ln878_13, void %.split33.0.i, void" [src/bucket.cpp:158]   --->   Operation 149 'br' 'br_ln158' <Predicate = (or_ln142 & !tmp_6_i) | (or_ln142 & !tmp_i) | (or_ln142 & !icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_i_32 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i43P0A, i43 %BFIFO_2, i32 1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 150 'nbreadreq' 'tmp_i_32' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13) | (or_ln142 & !tmp_i & icmp_ln878_13) | (or_ln142 & !icmp_ln878 & icmp_ln878_13)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 43> <Depth = 15> <FIFO>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %tmp_i_32, void %.split33.0.i, void" [src/bucket.cpp:158]   --->   Operation 151 'br' 'br_ln158' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13) | (or_ln142 & !tmp_i & icmp_ln878_13) | (or_ln142 & !icmp_ln878 & icmp_ln878_13)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln142 = br void" [src/bucket.cpp:142]   --->   Operation 152 'br' 'br_ln142' <Predicate = (or_ln142)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.05>
ST_14 : Operation 153 [1/1] (1.37ns)   --->   "%p_Val2_1 = read i43 @_ssdm_op_Read.ap_fifo.volatile.i43P0A, i43 %BFIFO_2" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 153 'read' 'p_Val2_1' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 43> <Depth = 15> <FIFO>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%lhs_V_2 = partselect i4 @_ssdm_op_PartSelect.i4.i43.i32.i32, i43 %p_Val2_1, i32 39, i32 42"   --->   Operation 154 'partselect' 'lhs_V_2' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32)> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln708_1 = zext i4 %lhs_V_2"   --->   Operation 155 'zext' 'zext_ln708_1' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32)> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%padd_count_V_addr_16 = getelementptr i13 %padd_count_V, i64 0, i64 %zext_ln708_1"   --->   Operation 156 'getelementptr' 'padd_count_V_addr_16' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32)> <Delay = 0.00>
ST_14 : Operation 157 [2/2] (0.68ns)   --->   "%padd_count_V_load = load i4 %padd_count_V_addr_16"   --->   Operation 157 'load' 'padd_count_V_load' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%count_B_addr_1 = getelementptr i13 %count_B, i64 0, i64 %zext_ln708_1"   --->   Operation 158 'getelementptr' 'count_B_addr_1' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32)> <Delay = 0.00>
ST_14 : Operation 159 [2/2] (0.68ns)   --->   "%lhs_V_1 = load i4 %count_B_addr_1"   --->   Operation 159 'load' 'lhs_V_1' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_14 : Operation 160 [1/1] (1.26ns)   --->   "%p_Val2_s = read i43 @_ssdm_op_Read.ap_fifo.volatile.i43P0A, i43 %BFIFO_1176" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 160 'read' 'p_Val2_s' <Predicate = (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i)> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 43> <Depth = 128> <FIFO>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%lhs_V = partselect i4 @_ssdm_op_PartSelect.i4.i43.i32.i32, i43 %p_Val2_s, i32 39, i32 42"   --->   Operation 161 'partselect' 'lhs_V' <Predicate = (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln708 = zext i4 %lhs_V"   --->   Operation 162 'zext' 'zext_ln708' <Predicate = (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%count_B_addr = getelementptr i13 %count_B, i64 0, i64 %zext_ln708"   --->   Operation 163 'getelementptr' 'count_B_addr' <Predicate = (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_14 : Operation 164 [2/2] (0.68ns)   --->   "%count_B_load = load i4 %count_B_addr"   --->   Operation 164 'load' 'count_B_load' <Predicate = (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 15 <SV = 14> <Delay = 2.80>
ST_15 : Operation 165 [1/1] (0.75ns)   --->   "%count_BF2_V_3 = add i13 %count_BF2_V_2, i13 1"   --->   Operation 165 'add' 'count_BF2_V_3' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 166 [1/2] (0.68ns)   --->   "%padd_count_V_load = load i4 %padd_count_V_addr_16"   --->   Operation 166 'load' 'padd_count_V_load' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_15 : Operation 167 [1/1] (0.75ns)   --->   "%add_ln691 = add i13 %padd_count_V_load, i13 1"   --->   Operation 167 'add' 'add_ln691' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln870 = zext i13 %add_ln691"   --->   Operation 168 'zext' 'zext_ln870' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32)> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.68ns)   --->   "%store_ln691 = store i13 %add_ln691, i4 %padd_count_V_addr_16"   --->   Operation 169 'store' 'store_ln691' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_15 : Operation 170 [1/2] (0.68ns)   --->   "%lhs_V_1 = load i4 %count_B_addr_1"   --->   Operation 170 'load' 'lhs_V_1' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i13 %lhs_V_1"   --->   Operation 171 'zext' 'zext_ln1347' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32)> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.75ns)   --->   "%ret_V_1 = add i14 %zext_ln1347, i14 16383"   --->   Operation 172 'add' 'ret_V_1' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 173 [1/1] (0.65ns)   --->   "%icmp_ln870_3 = icmp_eq  i14 %zext_ln870, i14 %ret_V_1"   --->   Operation 173 'icmp' 'icmp_ln870_3' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %icmp_ln870_3, void %.._crit_edge5.i_crit_edge372, void" [src/bucket.cpp:166]   --->   Operation 174 'br' 'br_ln166' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32)> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (0.38ns)   --->   "%store_ln166 = store i13 %count_BF2_V_3, i13 %count_BF2_V" [src/bucket.cpp:166]   --->   Operation 175 'store' 'store_ln166' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3)> <Delay = 0.38>
ST_15 : Operation 176 [1/1] (0.38ns)   --->   "%br_ln166 = br void %._crit_edge5.i" [src/bucket.cpp:166]   --->   Operation 176 'br' 'br_ln166' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3)> <Delay = 0.38>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%p_Result_4_i = partselect i26 @_ssdm_op_PartSelect.i26.i43.i32.i32, i43 %p_Val2_1, i32 13, i32 38"   --->   Operation 177 'partselect' 'p_Result_4_i' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3)> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln358_2 = zext i26 %p_Result_4_i"   --->   Operation 178 'zext' 'zext_ln358_2' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3)> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (0.70ns)   --->   "%ret_V_2 = add i4 %lhs_V_2, i4 15"   --->   Operation 179 'add' 'ret_V_2' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 180 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %ret_V_2, i1 0" [src/bucket.cpp:167]   --->   Operation 180 'bitconcatenate' 'shl_ln1' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3)> <Delay = 0.00>
ST_15 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i5 %shl_ln1" [src/bucket.cpp:167]   --->   Operation 181 'zext' 'zext_ln167' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3)> <Delay = 0.00>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%B_i_addr_2 = getelementptr i32 %B_i, i64 0, i64 %zext_ln167" [src/bucket.cpp:167]   --->   Operation 182 'getelementptr' 'B_i_addr_2' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3)> <Delay = 0.00>
ST_15 : Operation 183 [1/1] (0.69ns)   --->   "%store_ln167 = store i32 %zext_ln358_2, i5 %B_i_addr_2" [src/bucket.cpp:167]   --->   Operation 183 'store' 'store_ln167' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln674_1 = trunc i43 %p_Val2_1"   --->   Operation 184 'trunc' 'trunc_ln674_1' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3)> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln358_3 = zext i13 %trunc_ln674_1"   --->   Operation 185 'zext' 'zext_ln358_3' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3)> <Delay = 0.00>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%or_ln168 = or i5 %shl_ln1, i5 1" [src/bucket.cpp:168]   --->   Operation 186 'or' 'or_ln168' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3)> <Delay = 0.00>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i5 %or_ln168" [src/bucket.cpp:168]   --->   Operation 187 'zext' 'zext_ln168' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3)> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%B_i_addr_3 = getelementptr i32 %B_i, i64 0, i64 %zext_ln168" [src/bucket.cpp:168]   --->   Operation 188 'getelementptr' 'B_i_addr_3' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3)> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (0.69ns)   --->   "%store_ln168 = store i32 %zext_ln358_3, i5 %B_i_addr_3" [src/bucket.cpp:168]   --->   Operation 189 'store' 'store_ln168' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_15 : Operation 190 [1/1] (0.38ns)   --->   "%store_ln171 = store i13 %count_BF2_V_3, i13 %count_BF2_V" [src/bucket.cpp:171]   --->   Operation 190 'store' 'store_ln171' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3)> <Delay = 0.38>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln171 = br void %.split33.0.i" [src/bucket.cpp:171]   --->   Operation 191 'br' 'br_ln171' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & icmp_ln870_3)> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.75ns)   --->   "%count_BF1_V_3 = add i13 %count_BF1_V_2, i13 1"   --->   Operation 192 'add' 'count_BF1_V_3' <Predicate = (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 193 [1/2] (0.68ns)   --->   "%count_B_load = load i4 %count_B_addr"   --->   Operation 193 'load' 'count_B_load' <Predicate = (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_15 : Operation 194 [1/1] (0.64ns)   --->   "%icmp_ln870 = icmp_eq  i13 %count_B_load, i13 1"   --->   Operation 194 'icmp' 'icmp_ln870' <Predicate = (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i)> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %icmp_ln870, void %.._crit_edge5.i_crit_edge, void" [src/bucket.cpp:149]   --->   Operation 195 'br' 'br_ln149' <Predicate = (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (0.38ns)   --->   "%store_ln149 = store i13 %count_BF1_V_3, i13 %count_BF1_V" [src/bucket.cpp:149]   --->   Operation 196 'store' 'store_ln149' <Predicate = (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870)> <Delay = 0.38>
ST_15 : Operation 197 [1/1] (0.38ns)   --->   "%br_ln149 = br void %._crit_edge5.i" [src/bucket.cpp:149]   --->   Operation 197 'br' 'br_ln149' <Predicate = (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870)> <Delay = 0.38>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%data_V = phi i43 %p_Val2_s, void %.._crit_edge5.i_crit_edge, i43 %p_Val2_1, void %.._crit_edge5.i_crit_edge372"   --->   Operation 198 'phi' 'data_V' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3)> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%nibble_K_V = partselect i4 @_ssdm_op_PartSelect.i4.i43.i32.i32, i43 %data_V, i32 39, i32 42"   --->   Operation 199 'partselect' 'nibble_K_V' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3)> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (0.65ns)   --->   "%icmp_ln874 = icmp_eq  i4 %nibble_K_V, i4 0"   --->   Operation 200 'icmp' 'icmp_ln874' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln180 = br i1 %icmp_ln874, void, void %.split33.0.i" [src/bucket.cpp:180]   --->   Operation 201 'br' 'br_ln180' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3)> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%conv_i156_i = zext i4 %nibble_K_V"   --->   Operation 202 'zext' 'conv_i156_i' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%B_V_1_addr = getelementptr i39 %B_V_1, i64 0, i64 %conv_i156_i" [src/bucket.cpp:183]   --->   Operation 203 'getelementptr' 'B_V_1_addr' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.00>
ST_15 : Operation 204 [2/2] (0.71ns)   --->   "%B_V_1_load = load i4 %B_V_1_addr" [src/bucket.cpp:183]   --->   Operation 204 'load' 'B_V_1_load' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.71> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 39> <Depth = 16> <RAM>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%B_V_2_addr = getelementptr i39 %B_V_2, i64 0, i64 %conv_i156_i" [src/bucket.cpp:183]   --->   Operation 205 'getelementptr' 'B_V_2_addr' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.00>
ST_15 : Operation 206 [2/2] (0.71ns)   --->   "%B_V_2_load = load i4 %B_V_2_addr" [src/bucket.cpp:183]   --->   Operation 206 'load' 'B_V_2_load' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 16> <RAM>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%B_V_3_addr = getelementptr i39 %B_V_3, i64 0, i64 %conv_i156_i" [src/bucket.cpp:183]   --->   Operation 207 'getelementptr' 'B_V_3_addr' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.00>
ST_15 : Operation 208 [2/2] (0.71ns)   --->   "%B_V_3_load = load i4 %B_V_3_addr" [src/bucket.cpp:183]   --->   Operation 208 'load' 'B_V_3_load' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 16> <RAM>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%B_V_4_addr = getelementptr i39 %B_V_4, i64 0, i64 %conv_i156_i" [src/bucket.cpp:183]   --->   Operation 209 'getelementptr' 'B_V_4_addr' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.00>
ST_15 : Operation 210 [2/2] (0.71ns)   --->   "%B_V_4_load = load i4 %B_V_4_addr" [src/bucket.cpp:183]   --->   Operation 210 'load' 'B_V_4_load' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 16> <RAM>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%B_V_5_addr = getelementptr i39 %B_V_5, i64 0, i64 %conv_i156_i" [src/bucket.cpp:183]   --->   Operation 211 'getelementptr' 'B_V_5_addr' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.00>
ST_15 : Operation 212 [2/2] (0.71ns)   --->   "%B_V_5_load = load i4 %B_V_5_addr" [src/bucket.cpp:183]   --->   Operation 212 'load' 'B_V_5_load' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 16> <RAM>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%B_V_6_addr = getelementptr i39 %B_V_6, i64 0, i64 %conv_i156_i" [src/bucket.cpp:183]   --->   Operation 213 'getelementptr' 'B_V_6_addr' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.00>
ST_15 : Operation 214 [2/2] (0.71ns)   --->   "%B_V_6_load = load i4 %B_V_6_addr" [src/bucket.cpp:183]   --->   Operation 214 'load' 'B_V_6_load' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 16> <RAM>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%B_V_7_addr = getelementptr i39 %B_V_7, i64 0, i64 %conv_i156_i" [src/bucket.cpp:183]   --->   Operation 215 'getelementptr' 'B_V_7_addr' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.00>
ST_15 : Operation 216 [2/2] (0.71ns)   --->   "%B_V_7_load = load i4 %B_V_7_addr" [src/bucket.cpp:183]   --->   Operation 216 'load' 'B_V_7_load' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 16> <RAM>
ST_15 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln674_2 = trunc i43 %data_V"   --->   Operation 217 'trunc' 'trunc_ln674_2' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.00>
ST_15 : Operation 218 [1/1] (0.71ns)   --->   "%store_ln185 = store i39 %trunc_ln674_2, i4 %B_V_7_addr" [src/bucket.cpp:185]   --->   Operation 218 'store' 'store_ln185' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 16> <RAM>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%bcount_addr_16 = getelementptr i32 %bcount, i64 0, i64 %conv_i156_i" [src/bucket.cpp:186]   --->   Operation 219 'getelementptr' 'bcount_addr_16' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.00>
ST_15 : Operation 220 [2/2] (0.69ns)   --->   "%bcount_load = load i4 %bcount_addr_16" [src/bucket.cpp:186]   --->   Operation 220 'load' 'bcount_load' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 221 [1/1] (0.00ns)   --->   "%fill_count_addr_1 = getelementptr i32 %fill_count, i64 0, i64 %conv_i156_i" [src/bucket.cpp:187]   --->   Operation 221 'getelementptr' 'fill_count_addr_1' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.00>
ST_15 : Operation 222 [2/2] (0.69ns)   --->   "%fill_count_load = load i4 %fill_count_addr_1" [src/bucket.cpp:187]   --->   Operation 222 'load' 'fill_count_load' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%p_Result_1_i = partselect i26 @_ssdm_op_PartSelect.i26.i43.i32.i32, i43 %p_Val2_s, i32 13, i32 38"   --->   Operation 223 'partselect' 'p_Result_1_i' <Predicate = (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & icmp_ln870)> <Delay = 0.00>
ST_15 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln358 = zext i26 %p_Result_1_i"   --->   Operation 224 'zext' 'zext_ln358' <Predicate = (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & icmp_ln870)> <Delay = 0.00>
ST_15 : Operation 225 [1/1] (0.70ns)   --->   "%ret_V = add i4 %lhs_V, i4 15"   --->   Operation 225 'add' 'ret_V' <Predicate = (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & icmp_ln870)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %ret_V, i1 0" [src/bucket.cpp:150]   --->   Operation 226 'bitconcatenate' 'shl_ln' <Predicate = (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & icmp_ln870)> <Delay = 0.00>
ST_15 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i5 %shl_ln" [src/bucket.cpp:150]   --->   Operation 227 'zext' 'zext_ln150' <Predicate = (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & icmp_ln870)> <Delay = 0.00>
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "%B_i_addr = getelementptr i32 %B_i, i64 0, i64 %zext_ln150" [src/bucket.cpp:150]   --->   Operation 228 'getelementptr' 'B_i_addr' <Predicate = (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & icmp_ln870)> <Delay = 0.00>
ST_15 : Operation 229 [1/1] (0.69ns)   --->   "%store_ln150 = store i32 %zext_ln358, i5 %B_i_addr" [src/bucket.cpp:150]   --->   Operation 229 'store' 'store_ln150' <Predicate = (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & icmp_ln870)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i43 %p_Val2_s"   --->   Operation 230 'trunc' 'trunc_ln674' <Predicate = (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & icmp_ln870)> <Delay = 0.00>
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln358_1 = zext i13 %trunc_ln674"   --->   Operation 231 'zext' 'zext_ln358_1' <Predicate = (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & icmp_ln870)> <Delay = 0.00>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "%or_ln151 = or i5 %shl_ln, i5 1" [src/bucket.cpp:151]   --->   Operation 232 'or' 'or_ln151' <Predicate = (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & icmp_ln870)> <Delay = 0.00>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i5 %or_ln151" [src/bucket.cpp:151]   --->   Operation 233 'zext' 'zext_ln151' <Predicate = (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & icmp_ln870)> <Delay = 0.00>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "%B_i_addr_1 = getelementptr i32 %B_i, i64 0, i64 %zext_ln151" [src/bucket.cpp:151]   --->   Operation 234 'getelementptr' 'B_i_addr_1' <Predicate = (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & icmp_ln870)> <Delay = 0.00>
ST_15 : Operation 235 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %zext_ln358_1, i5 %B_i_addr_1" [src/bucket.cpp:151]   --->   Operation 235 'store' 'store_ln151' <Predicate = (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & icmp_ln870)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_15 : Operation 236 [1/1] (0.38ns)   --->   "%store_ln154 = store i13 %count_BF1_V_3, i13 %count_BF1_V" [src/bucket.cpp:154]   --->   Operation 236 'store' 'store_ln154' <Predicate = (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & icmp_ln870)> <Delay = 0.38>
ST_15 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split33.0.i" [src/bucket.cpp:154]   --->   Operation 237 'br' 'br_ln154' <Predicate = (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & icmp_ln870)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 2.27>
ST_16 : Operation 238 [1/1] (0.00ns)   --->   "%B_V_0_addr = getelementptr i39 %B_V_0, i64 0, i64 %conv_i156_i" [src/bucket.cpp:183]   --->   Operation 238 'getelementptr' 'B_V_0_addr' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.00>
ST_16 : Operation 239 [1/2] (0.71ns)   --->   "%B_V_1_load = load i4 %B_V_1_addr" [src/bucket.cpp:183]   --->   Operation 239 'load' 'B_V_1_load' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.71> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 39> <Depth = 16> <RAM>
ST_16 : Operation 240 [1/1] (0.71ns)   --->   "%store_ln183 = store i39 %B_V_1_load, i4 %B_V_0_addr" [src/bucket.cpp:183]   --->   Operation 240 'store' 'store_ln183' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 16> <RAM>
ST_16 : Operation 241 [1/2] (0.71ns)   --->   "%B_V_2_load = load i4 %B_V_2_addr" [src/bucket.cpp:183]   --->   Operation 241 'load' 'B_V_2_load' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 16> <RAM>
ST_16 : Operation 242 [1/1] (0.71ns)   --->   "%store_ln183 = store i39 %B_V_2_load, i4 %B_V_1_addr" [src/bucket.cpp:183]   --->   Operation 242 'store' 'store_ln183' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.71> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 39> <Depth = 16> <RAM>
ST_16 : Operation 243 [1/2] (0.71ns)   --->   "%B_V_3_load = load i4 %B_V_3_addr" [src/bucket.cpp:183]   --->   Operation 243 'load' 'B_V_3_load' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 16> <RAM>
ST_16 : Operation 244 [1/1] (0.71ns)   --->   "%store_ln183 = store i39 %B_V_3_load, i4 %B_V_2_addr" [src/bucket.cpp:183]   --->   Operation 244 'store' 'store_ln183' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 16> <RAM>
ST_16 : Operation 245 [1/2] (0.71ns)   --->   "%B_V_4_load = load i4 %B_V_4_addr" [src/bucket.cpp:183]   --->   Operation 245 'load' 'B_V_4_load' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 16> <RAM>
ST_16 : Operation 246 [1/1] (0.71ns)   --->   "%store_ln183 = store i39 %B_V_4_load, i4 %B_V_3_addr" [src/bucket.cpp:183]   --->   Operation 246 'store' 'store_ln183' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 16> <RAM>
ST_16 : Operation 247 [1/2] (0.71ns)   --->   "%B_V_5_load = load i4 %B_V_5_addr" [src/bucket.cpp:183]   --->   Operation 247 'load' 'B_V_5_load' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 16> <RAM>
ST_16 : Operation 248 [1/1] (0.71ns)   --->   "%store_ln183 = store i39 %B_V_5_load, i4 %B_V_4_addr" [src/bucket.cpp:183]   --->   Operation 248 'store' 'store_ln183' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 16> <RAM>
ST_16 : Operation 249 [1/2] (0.71ns)   --->   "%B_V_6_load = load i4 %B_V_6_addr" [src/bucket.cpp:183]   --->   Operation 249 'load' 'B_V_6_load' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 16> <RAM>
ST_16 : Operation 250 [1/1] (0.71ns)   --->   "%store_ln183 = store i39 %B_V_6_load, i4 %B_V_5_addr" [src/bucket.cpp:183]   --->   Operation 250 'store' 'store_ln183' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 16> <RAM>
ST_16 : Operation 251 [1/2] (0.71ns)   --->   "%B_V_7_load = load i4 %B_V_7_addr" [src/bucket.cpp:183]   --->   Operation 251 'load' 'B_V_7_load' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 16> <RAM>
ST_16 : Operation 252 [1/1] (0.71ns)   --->   "%store_ln183 = store i39 %B_V_7_load, i4 %B_V_6_addr" [src/bucket.cpp:183]   --->   Operation 252 'store' 'store_ln183' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 16> <RAM>
ST_16 : Operation 253 [1/2] (0.69ns)   --->   "%bcount_load = load i4 %bcount_addr_16" [src/bucket.cpp:186]   --->   Operation 253 'load' 'bcount_load' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 254 [1/1] (0.88ns)   --->   "%add_ln186 = add i32 %bcount_load, i32 1" [src/bucket.cpp:186]   --->   Operation 254 'add' 'add_ln186' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 255 [1/1] (0.69ns)   --->   "%store_ln186 = store i32 %add_ln186, i4 %bcount_addr_16" [src/bucket.cpp:186]   --->   Operation 255 'store' 'store_ln186' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 256 [1/2] (0.69ns)   --->   "%fill_count_load = load i4 %fill_count_addr_1" [src/bucket.cpp:187]   --->   Operation 256 'load' 'fill_count_load' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 257 [1/1] (0.88ns)   --->   "%add_ln187 = add i32 %fill_count_load, i32 1" [src/bucket.cpp:187]   --->   Operation 257 'add' 'add_ln187' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 258 [1/1] (0.69ns)   --->   "%store_ln187 = store i32 %add_ln187, i4 %fill_count_addr_1" [src/bucket.cpp:187]   --->   Operation 258 'store' 'store_ln187' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split33.0.i" [src/bucket.cpp:188]   --->   Operation 259 'br' 'br_ln188' <Predicate = (or_ln142 & !tmp_6_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & !tmp_i & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874) | (or_ln142 & icmp_ln878 & tmp_i & tmp_6_i & !icmp_ln870 & !icmp_ln874) | (or_ln142 & !icmp_ln878 & icmp_ln878_13 & tmp_i_32 & !icmp_ln870_3 & !icmp_ln874)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 0.69>
ST_17 : Operation 260 [2/2] (0.69ns)   --->   "%bcount_load_1 = load i4 %bcount_addr_1" [src/bucket.cpp:199]   --->   Operation 260 'load' 'bcount_load_1' <Predicate = (or_ln142)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 18 <SV = 17> <Delay = 2.07>
ST_18 : Operation 261 [1/2] (0.69ns)   --->   "%bcount_load_1 = load i4 %bcount_addr_1" [src/bucket.cpp:199]   --->   Operation 261 'load' 'bcount_load_1' <Predicate = (or_ln142)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %bcount_load_1, i32 1, i32 31" [src/bucket.cpp:199]   --->   Operation 262 'partselect' 'tmp_4' <Predicate = (or_ln142)> <Delay = 0.00>
ST_18 : Operation 263 [1/1] (0.84ns)   --->   "%icmp_ln199 = icmp_sgt  i31 %tmp_4, i31 0" [src/bucket.cpp:199]   --->   Operation 263 'icmp' 'icmp_ln199' <Predicate = (or_ln142)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 264 [1/1] (0.52ns)   --->   "%br_ln199 = br i1 %icmp_ln199, void %.split33.1.i, void %.loopexit.i" [src/bucket.cpp:199]   --->   Operation 264 'br' 'br_ln199' <Predicate = (or_ln142)> <Delay = 0.52>
ST_18 : Operation 265 [2/2] (0.69ns)   --->   "%bcount_load_2 = load i4 %bcount_addr_2" [src/bucket.cpp:199]   --->   Operation 265 'load' 'bcount_load_2' <Predicate = (or_ln142 & !icmp_ln199)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 19 <SV = 18> <Delay = 2.07>
ST_19 : Operation 266 [1/2] (0.69ns)   --->   "%bcount_load_2 = load i4 %bcount_addr_2" [src/bucket.cpp:199]   --->   Operation 266 'load' 'bcount_load_2' <Predicate = (or_ln142 & !icmp_ln199)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_19 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %bcount_load_2, i32 1, i32 31" [src/bucket.cpp:199]   --->   Operation 267 'partselect' 'tmp_5' <Predicate = (or_ln142 & !icmp_ln199)> <Delay = 0.00>
ST_19 : Operation 268 [1/1] (0.84ns)   --->   "%icmp_ln199_1 = icmp_sgt  i31 %tmp_5, i31 0" [src/bucket.cpp:199]   --->   Operation 268 'icmp' 'icmp_ln199_1' <Predicate = (or_ln142 & !icmp_ln199)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 269 [1/1] (0.52ns)   --->   "%br_ln199 = br i1 %icmp_ln199_1, void %.split33.2.i, void %.loopexit.i" [src/bucket.cpp:199]   --->   Operation 269 'br' 'br_ln199' <Predicate = (or_ln142 & !icmp_ln199)> <Delay = 0.52>
ST_19 : Operation 270 [2/2] (0.69ns)   --->   "%bcount_load_3 = load i4 %bcount_addr_3" [src/bucket.cpp:199]   --->   Operation 270 'load' 'bcount_load_3' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 20 <SV = 19> <Delay = 2.07>
ST_20 : Operation 271 [1/2] (0.69ns)   --->   "%bcount_load_3 = load i4 %bcount_addr_3" [src/bucket.cpp:199]   --->   Operation 271 'load' 'bcount_load_3' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_20 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %bcount_load_3, i32 1, i32 31" [src/bucket.cpp:199]   --->   Operation 272 'partselect' 'tmp_6' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1)> <Delay = 0.00>
ST_20 : Operation 273 [1/1] (0.84ns)   --->   "%icmp_ln199_2 = icmp_sgt  i31 %tmp_6, i31 0" [src/bucket.cpp:199]   --->   Operation 273 'icmp' 'icmp_ln199_2' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 274 [1/1] (0.52ns)   --->   "%br_ln199 = br i1 %icmp_ln199_2, void %.split33.3.i, void %.loopexit.i" [src/bucket.cpp:199]   --->   Operation 274 'br' 'br_ln199' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1)> <Delay = 0.52>
ST_20 : Operation 275 [2/2] (0.69ns)   --->   "%bcount_load_4 = load i4 %bcount_addr_4" [src/bucket.cpp:199]   --->   Operation 275 'load' 'bcount_load_4' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 21 <SV = 20> <Delay = 2.07>
ST_21 : Operation 276 [1/2] (0.69ns)   --->   "%bcount_load_4 = load i4 %bcount_addr_4" [src/bucket.cpp:199]   --->   Operation 276 'load' 'bcount_load_4' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_21 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %bcount_load_4, i32 1, i32 31" [src/bucket.cpp:199]   --->   Operation 277 'partselect' 'tmp_7' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2)> <Delay = 0.00>
ST_21 : Operation 278 [1/1] (0.84ns)   --->   "%icmp_ln199_3 = icmp_sgt  i31 %tmp_7, i31 0" [src/bucket.cpp:199]   --->   Operation 278 'icmp' 'icmp_ln199_3' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 279 [1/1] (0.52ns)   --->   "%br_ln199 = br i1 %icmp_ln199_3, void %.split33.4.i, void %.loopexit.i" [src/bucket.cpp:199]   --->   Operation 279 'br' 'br_ln199' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2)> <Delay = 0.52>
ST_21 : Operation 280 [2/2] (0.69ns)   --->   "%bcount_load_5 = load i4 %bcount_addr_5" [src/bucket.cpp:199]   --->   Operation 280 'load' 'bcount_load_5' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 22 <SV = 21> <Delay = 2.07>
ST_22 : Operation 281 [1/2] (0.69ns)   --->   "%bcount_load_5 = load i4 %bcount_addr_5" [src/bucket.cpp:199]   --->   Operation 281 'load' 'bcount_load_5' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_22 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %bcount_load_5, i32 1, i32 31" [src/bucket.cpp:199]   --->   Operation 282 'partselect' 'tmp_8' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3)> <Delay = 0.00>
ST_22 : Operation 283 [1/1] (0.84ns)   --->   "%icmp_ln199_4 = icmp_sgt  i31 %tmp_8, i31 0" [src/bucket.cpp:199]   --->   Operation 283 'icmp' 'icmp_ln199_4' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 284 [1/1] (0.52ns)   --->   "%br_ln199 = br i1 %icmp_ln199_4, void %.split33.5.i, void %.loopexit.i" [src/bucket.cpp:199]   --->   Operation 284 'br' 'br_ln199' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3)> <Delay = 0.52>
ST_22 : Operation 285 [2/2] (0.69ns)   --->   "%bcount_load_6 = load i4 %bcount_addr_6" [src/bucket.cpp:199]   --->   Operation 285 'load' 'bcount_load_6' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 23 <SV = 22> <Delay = 2.07>
ST_23 : Operation 286 [1/2] (0.69ns)   --->   "%bcount_load_6 = load i4 %bcount_addr_6" [src/bucket.cpp:199]   --->   Operation 286 'load' 'bcount_load_6' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %bcount_load_6, i32 1, i32 31" [src/bucket.cpp:199]   --->   Operation 287 'partselect' 'tmp_9' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4)> <Delay = 0.00>
ST_23 : Operation 288 [1/1] (0.84ns)   --->   "%icmp_ln199_5 = icmp_sgt  i31 %tmp_9, i31 0" [src/bucket.cpp:199]   --->   Operation 288 'icmp' 'icmp_ln199_5' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 289 [1/1] (0.52ns)   --->   "%br_ln199 = br i1 %icmp_ln199_5, void %.split33.6.i, void %.loopexit.i" [src/bucket.cpp:199]   --->   Operation 289 'br' 'br_ln199' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4)> <Delay = 0.52>
ST_23 : Operation 290 [2/2] (0.69ns)   --->   "%bcount_load_7 = load i4 %bcount_addr_7" [src/bucket.cpp:199]   --->   Operation 290 'load' 'bcount_load_7' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 24 <SV = 23> <Delay = 2.07>
ST_24 : Operation 291 [1/2] (0.69ns)   --->   "%bcount_load_7 = load i4 %bcount_addr_7" [src/bucket.cpp:199]   --->   Operation 291 'load' 'bcount_load_7' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_24 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %bcount_load_7, i32 1, i32 31" [src/bucket.cpp:199]   --->   Operation 292 'partselect' 'tmp_10' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5)> <Delay = 0.00>
ST_24 : Operation 293 [1/1] (0.84ns)   --->   "%icmp_ln199_6 = icmp_sgt  i31 %tmp_10, i31 0" [src/bucket.cpp:199]   --->   Operation 293 'icmp' 'icmp_ln199_6' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 294 [1/1] (0.52ns)   --->   "%br_ln199 = br i1 %icmp_ln199_6, void %.split33.7.i, void %.loopexit.i" [src/bucket.cpp:199]   --->   Operation 294 'br' 'br_ln199' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5)> <Delay = 0.52>
ST_24 : Operation 295 [2/2] (0.69ns)   --->   "%bcount_load_8 = load i4 %bcount_addr_8" [src/bucket.cpp:199]   --->   Operation 295 'load' 'bcount_load_8' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 25 <SV = 24> <Delay = 2.07>
ST_25 : Operation 296 [1/2] (0.69ns)   --->   "%bcount_load_8 = load i4 %bcount_addr_8" [src/bucket.cpp:199]   --->   Operation 296 'load' 'bcount_load_8' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_25 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %bcount_load_8, i32 1, i32 31" [src/bucket.cpp:199]   --->   Operation 297 'partselect' 'tmp_11' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6)> <Delay = 0.00>
ST_25 : Operation 298 [1/1] (0.84ns)   --->   "%icmp_ln199_7 = icmp_sgt  i31 %tmp_11, i31 0" [src/bucket.cpp:199]   --->   Operation 298 'icmp' 'icmp_ln199_7' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 299 [1/1] (0.52ns)   --->   "%br_ln199 = br i1 %icmp_ln199_7, void %.split33.8.i, void %.loopexit.i" [src/bucket.cpp:199]   --->   Operation 299 'br' 'br_ln199' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6)> <Delay = 0.52>
ST_25 : Operation 300 [2/2] (0.69ns)   --->   "%bcount_load_9 = load i4 %bcount_addr_9" [src/bucket.cpp:199]   --->   Operation 300 'load' 'bcount_load_9' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 26 <SV = 25> <Delay = 2.07>
ST_26 : Operation 301 [1/2] (0.69ns)   --->   "%bcount_load_9 = load i4 %bcount_addr_9" [src/bucket.cpp:199]   --->   Operation 301 'load' 'bcount_load_9' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_26 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %bcount_load_9, i32 1, i32 31" [src/bucket.cpp:199]   --->   Operation 302 'partselect' 'tmp_12' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7)> <Delay = 0.00>
ST_26 : Operation 303 [1/1] (0.84ns)   --->   "%icmp_ln199_8 = icmp_sgt  i31 %tmp_12, i31 0" [src/bucket.cpp:199]   --->   Operation 303 'icmp' 'icmp_ln199_8' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 304 [1/1] (0.52ns)   --->   "%br_ln199 = br i1 %icmp_ln199_8, void %.split33.9.i, void %.loopexit.i" [src/bucket.cpp:199]   --->   Operation 304 'br' 'br_ln199' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7)> <Delay = 0.52>
ST_26 : Operation 305 [2/2] (0.69ns)   --->   "%bcount_load_10 = load i4 %bcount_addr_10" [src/bucket.cpp:199]   --->   Operation 305 'load' 'bcount_load_10' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 27 <SV = 26> <Delay = 2.07>
ST_27 : Operation 306 [1/2] (0.69ns)   --->   "%bcount_load_10 = load i4 %bcount_addr_10" [src/bucket.cpp:199]   --->   Operation 306 'load' 'bcount_load_10' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_27 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %bcount_load_10, i32 1, i32 31" [src/bucket.cpp:199]   --->   Operation 307 'partselect' 'tmp_13' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8)> <Delay = 0.00>
ST_27 : Operation 308 [1/1] (0.84ns)   --->   "%icmp_ln199_9 = icmp_sgt  i31 %tmp_13, i31 0" [src/bucket.cpp:199]   --->   Operation 308 'icmp' 'icmp_ln199_9' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 309 [1/1] (0.52ns)   --->   "%br_ln199 = br i1 %icmp_ln199_9, void %.split33.10.i, void %.loopexit.i" [src/bucket.cpp:199]   --->   Operation 309 'br' 'br_ln199' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8)> <Delay = 0.52>
ST_27 : Operation 310 [2/2] (0.69ns)   --->   "%bcount_load_11 = load i4 %bcount_addr_11" [src/bucket.cpp:199]   --->   Operation 310 'load' 'bcount_load_11' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8 & !icmp_ln199_9)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 28 <SV = 27> <Delay = 2.07>
ST_28 : Operation 311 [1/2] (0.69ns)   --->   "%bcount_load_11 = load i4 %bcount_addr_11" [src/bucket.cpp:199]   --->   Operation 311 'load' 'bcount_load_11' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8 & !icmp_ln199_9)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_28 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %bcount_load_11, i32 1, i32 31" [src/bucket.cpp:199]   --->   Operation 312 'partselect' 'tmp_14' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8 & !icmp_ln199_9)> <Delay = 0.00>
ST_28 : Operation 313 [1/1] (0.84ns)   --->   "%icmp_ln199_10 = icmp_sgt  i31 %tmp_14, i31 0" [src/bucket.cpp:199]   --->   Operation 313 'icmp' 'icmp_ln199_10' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8 & !icmp_ln199_9)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 314 [1/1] (0.52ns)   --->   "%br_ln199 = br i1 %icmp_ln199_10, void %.split33.11.i, void %.loopexit.i" [src/bucket.cpp:199]   --->   Operation 314 'br' 'br_ln199' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8 & !icmp_ln199_9)> <Delay = 0.52>
ST_28 : Operation 315 [2/2] (0.69ns)   --->   "%bcount_load_12 = load i4 %bcount_addr_12" [src/bucket.cpp:199]   --->   Operation 315 'load' 'bcount_load_12' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8 & !icmp_ln199_9 & !icmp_ln199_10)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 29 <SV = 28> <Delay = 2.07>
ST_29 : Operation 316 [1/2] (0.69ns)   --->   "%bcount_load_12 = load i4 %bcount_addr_12" [src/bucket.cpp:199]   --->   Operation 316 'load' 'bcount_load_12' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8 & !icmp_ln199_9 & !icmp_ln199_10)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_29 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %bcount_load_12, i32 1, i32 31" [src/bucket.cpp:199]   --->   Operation 317 'partselect' 'tmp_15' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8 & !icmp_ln199_9 & !icmp_ln199_10)> <Delay = 0.00>
ST_29 : Operation 318 [1/1] (0.84ns)   --->   "%icmp_ln199_11 = icmp_sgt  i31 %tmp_15, i31 0" [src/bucket.cpp:199]   --->   Operation 318 'icmp' 'icmp_ln199_11' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8 & !icmp_ln199_9 & !icmp_ln199_10)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 319 [1/1] (0.52ns)   --->   "%br_ln199 = br i1 %icmp_ln199_11, void %.split33.12.i, void %.loopexit.i" [src/bucket.cpp:199]   --->   Operation 319 'br' 'br_ln199' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8 & !icmp_ln199_9 & !icmp_ln199_10)> <Delay = 0.52>
ST_29 : Operation 320 [2/2] (0.69ns)   --->   "%bcount_load_13 = load i4 %bcount_addr_13" [src/bucket.cpp:199]   --->   Operation 320 'load' 'bcount_load_13' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8 & !icmp_ln199_9 & !icmp_ln199_10 & !icmp_ln199_11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 30 <SV = 29> <Delay = 2.07>
ST_30 : Operation 321 [1/2] (0.69ns)   --->   "%bcount_load_13 = load i4 %bcount_addr_13" [src/bucket.cpp:199]   --->   Operation 321 'load' 'bcount_load_13' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8 & !icmp_ln199_9 & !icmp_ln199_10 & !icmp_ln199_11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_30 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %bcount_load_13, i32 1, i32 31" [src/bucket.cpp:199]   --->   Operation 322 'partselect' 'tmp_16' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8 & !icmp_ln199_9 & !icmp_ln199_10 & !icmp_ln199_11)> <Delay = 0.00>
ST_30 : Operation 323 [1/1] (0.84ns)   --->   "%icmp_ln199_12 = icmp_sgt  i31 %tmp_16, i31 0" [src/bucket.cpp:199]   --->   Operation 323 'icmp' 'icmp_ln199_12' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8 & !icmp_ln199_9 & !icmp_ln199_10 & !icmp_ln199_11)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 324 [1/1] (0.52ns)   --->   "%br_ln199 = br i1 %icmp_ln199_12, void %.split33.13.i, void %.loopexit.i" [src/bucket.cpp:199]   --->   Operation 324 'br' 'br_ln199' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8 & !icmp_ln199_9 & !icmp_ln199_10 & !icmp_ln199_11)> <Delay = 0.52>
ST_30 : Operation 325 [2/2] (0.69ns)   --->   "%bcount_load_14 = load i4 %bcount_addr_14" [src/bucket.cpp:199]   --->   Operation 325 'load' 'bcount_load_14' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8 & !icmp_ln199_9 & !icmp_ln199_10 & !icmp_ln199_11 & !icmp_ln199_12)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 31 <SV = 30> <Delay = 2.07>
ST_31 : Operation 326 [1/2] (0.69ns)   --->   "%bcount_load_14 = load i4 %bcount_addr_14" [src/bucket.cpp:199]   --->   Operation 326 'load' 'bcount_load_14' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8 & !icmp_ln199_9 & !icmp_ln199_10 & !icmp_ln199_11 & !icmp_ln199_12)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %bcount_load_14, i32 1, i32 31" [src/bucket.cpp:199]   --->   Operation 327 'partselect' 'tmp_17' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8 & !icmp_ln199_9 & !icmp_ln199_10 & !icmp_ln199_11 & !icmp_ln199_12)> <Delay = 0.00>
ST_31 : Operation 328 [1/1] (0.84ns)   --->   "%icmp_ln199_13 = icmp_sgt  i31 %tmp_17, i31 0" [src/bucket.cpp:199]   --->   Operation 328 'icmp' 'icmp_ln199_13' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8 & !icmp_ln199_9 & !icmp_ln199_10 & !icmp_ln199_11 & !icmp_ln199_12)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 329 [1/1] (0.52ns)   --->   "%br_ln199 = br i1 %icmp_ln199_13, void %.split33.14.i, void %.loopexit.i" [src/bucket.cpp:199]   --->   Operation 329 'br' 'br_ln199' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8 & !icmp_ln199_9 & !icmp_ln199_10 & !icmp_ln199_11 & !icmp_ln199_12)> <Delay = 0.52>
ST_31 : Operation 330 [2/2] (0.69ns)   --->   "%bcount_load_15 = load i4 %bcount_addr_15" [src/bucket.cpp:199]   --->   Operation 330 'load' 'bcount_load_15' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8 & !icmp_ln199_9 & !icmp_ln199_10 & !icmp_ln199_11 & !icmp_ln199_12 & !icmp_ln199_13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 32 <SV = 31> <Delay = 3.12>
ST_32 : Operation 331 [1/2] (0.69ns)   --->   "%bcount_load_15 = load i4 %bcount_addr_15" [src/bucket.cpp:199]   --->   Operation 331 'load' 'bcount_load_15' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8 & !icmp_ln199_9 & !icmp_ln199_10 & !icmp_ln199_11 & !icmp_ln199_12 & !icmp_ln199_13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %bcount_load_15, i32 1, i32 31" [src/bucket.cpp:199]   --->   Operation 332 'partselect' 'tmp_18' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8 & !icmp_ln199_9 & !icmp_ln199_10 & !icmp_ln199_11 & !icmp_ln199_12 & !icmp_ln199_13)> <Delay = 0.00>
ST_32 : Operation 333 [1/1] (0.84ns)   --->   "%icmp_ln199_14 = icmp_sgt  i31 %tmp_18, i31 0" [src/bucket.cpp:199]   --->   Operation 333 'icmp' 'icmp_ln199_14' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8 & !icmp_ln199_9 & !icmp_ln199_10 & !icmp_ln199_11 & !icmp_ln199_12 & !icmp_ln199_13)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 334 [1/1] (0.27ns)   --->   "%select_ln199 = select i1 %icmp_ln199_14, i4 15, i4 0" [src/bucket.cpp:199]   --->   Operation 334 'select' 'select_ln199' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8 & !icmp_ln199_9 & !icmp_ln199_10 & !icmp_ln199_11 & !icmp_ln199_12 & !icmp_ln199_13)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 335 [1/1] (0.52ns)   --->   "%br_ln199 = br void %.loopexit.i" [src/bucket.cpp:199]   --->   Operation 335 'br' 'br_ln199' <Predicate = (or_ln142 & !icmp_ln199 & !icmp_ln199_1 & !icmp_ln199_2 & !icmp_ln199_3 & !icmp_ln199_4 & !icmp_ln199_5 & !icmp_ln199_6 & !icmp_ln199_7 & !icmp_ln199_8 & !icmp_ln199_9 & !icmp_ln199_10 & !icmp_ln199_11 & !icmp_ln199_12 & !icmp_ln199_13)> <Delay = 0.52>
ST_32 : Operation 336 [1/1] (0.00ns)   --->   "%nibble_K_V_2 = phi i4 1, void %.split33.0.i, i4 2, void %.split33.1.i, i4 3, void %.split33.2.i, i4 4, void %.split33.3.i, i4 5, void %.split33.4.i, i4 6, void %.split33.5.i, i4 7, void %.split33.6.i, i4 8, void %.split33.7.i, i4 9, void %.split33.8.i, i4 10, void %.split33.9.i, i4 11, void %.split33.10.i, i4 12, void %.split33.11.i, i4 13, void %.split33.12.i, i4 14, void %.split33.13.i, i4 %select_ln199, void %.split33.14.i" [src/bucket.cpp:199]   --->   Operation 336 'phi' 'nibble_K_V_2' <Predicate = (or_ln142)> <Delay = 0.00>
ST_32 : Operation 337 [1/1] (0.00ns)   --->   "%loop_2_iter_2_load = load i32 %loop_2_iter_2" [src/bucket.cpp:209]   --->   Operation 337 'load' 'loop_2_iter_2_load' <Predicate = (or_ln142)> <Delay = 0.00>
ST_32 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i4 %nibble_K_V_2"   --->   Operation 338 'zext' 'zext_ln534' <Predicate = (or_ln142)> <Delay = 0.00>
ST_32 : Operation 339 [1/1] (0.85ns)   --->   "%icmp_ln209 = icmp_slt  i32 %loop_2_iter_2_load, i32 %conv3_i540_i" [src/bucket.cpp:209]   --->   Operation 339 'icmp' 'icmp_ln209' <Predicate = (or_ln142)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 340 [1/1] (0.65ns)   --->   "%icmp_ln874_1 = icmp_ne  i4 %nibble_K_V_2, i4 0"   --->   Operation 340 'icmp' 'icmp_ln874_1' <Predicate = (or_ln142)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 341 [1/1] (0.12ns)   --->   "%and_ln209 = and i1 %icmp_ln209, i1 %icmp_ln874_1" [src/bucket.cpp:209]   --->   Operation 341 'and' 'and_ln209' <Predicate = (or_ln142)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln209 = br i1 %and_ln209, void %.loopexit._crit_edge.i, void" [src/bucket.cpp:209]   --->   Operation 342 'br' 'br_ln209' <Predicate = (or_ln142)> <Delay = 0.00>
ST_32 : Operation 343 [1/1] (0.00ns)   --->   "%fill_count_addr_2 = getelementptr i32 %fill_count, i64 0, i64 %zext_ln534" [src/bucket.cpp:209]   --->   Operation 343 'getelementptr' 'fill_count_addr_2' <Predicate = (or_ln142 & and_ln209)> <Delay = 0.00>
ST_32 : Operation 344 [2/2] (0.69ns)   --->   "%fill_count_load_1 = load i4 %fill_count_addr_2" [src/bucket.cpp:209]   --->   Operation 344 'load' 'fill_count_load_1' <Predicate = (or_ln142 & and_ln209)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>

State 33 <SV = 32> <Delay = 1.91>
ST_33 : Operation 345 [1/2] (0.69ns)   --->   "%fill_count_load_1 = load i4 %fill_count_addr_2" [src/bucket.cpp:209]   --->   Operation 345 'load' 'fill_count_load_1' <Predicate = (and_ln209)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_33 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %fill_count_load_1, i32 3, i32 31" [src/bucket.cpp:209]   --->   Operation 346 'partselect' 'tmp_19' <Predicate = (and_ln209)> <Delay = 0.00>
ST_33 : Operation 347 [1/1] (0.82ns)   --->   "%icmp_ln209_1 = icmp_sgt  i29 %tmp_19, i29 0" [src/bucket.cpp:209]   --->   Operation 347 'icmp' 'icmp_ln209_1' <Predicate = (and_ln209)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln209 = br i1 %icmp_ln209_1, void %.loopexit._crit_edge.i, void" [src/bucket.cpp:209]   --->   Operation 348 'br' 'br_ln209' <Predicate = (and_ln209)> <Delay = 0.00>
ST_33 : Operation 349 [1/1] (0.00ns)   --->   "%loop_2_iter_2_load_1 = load i32 %loop_2_iter_2" [src/bucket.cpp:218]   --->   Operation 349 'load' 'loop_2_iter_2_load_1' <Predicate = (and_ln209 & icmp_ln209_1)> <Delay = 0.00>
ST_33 : Operation 350 [1/1] (0.00ns)   --->   "%B_V_0_addr_1 = getelementptr i39 %B_V_0, i64 0, i64 %zext_ln534" [src/bucket.cpp:210]   --->   Operation 350 'getelementptr' 'B_V_0_addr_1' <Predicate = (and_ln209 & icmp_ln209_1)> <Delay = 0.00>
ST_33 : Operation 351 [2/2] (0.71ns)   --->   "%v2_V = load i4 %B_V_0_addr_1" [src/bucket.cpp:210]   --->   Operation 351 'load' 'v2_V' <Predicate = (and_ln209 & icmp_ln209_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 16> <RAM>
ST_33 : Operation 352 [1/1] (0.00ns)   --->   "%B_V_1_addr_1 = getelementptr i39 %B_V_1, i64 0, i64 %zext_ln534" [src/bucket.cpp:211]   --->   Operation 352 'getelementptr' 'B_V_1_addr_1' <Predicate = (and_ln209 & icmp_ln209_1)> <Delay = 0.00>
ST_33 : Operation 353 [2/2] (0.71ns)   --->   "%v2_V_9 = load i4 %B_V_1_addr_1" [src/bucket.cpp:211]   --->   Operation 353 'load' 'v2_V_9' <Predicate = (and_ln209 & icmp_ln209_1)> <Delay = 0.71> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 39> <Depth = 16> <RAM>
ST_33 : Operation 354 [1/1] (0.00ns)   --->   "%bcount_addr_17 = getelementptr i32 %bcount, i64 0, i64 %zext_ln534" [src/bucket.cpp:212]   --->   Operation 354 'getelementptr' 'bcount_addr_17' <Predicate = (and_ln209 & icmp_ln209_1)> <Delay = 0.00>
ST_33 : Operation 355 [2/2] (0.69ns)   --->   "%bcount_load_16 = load i4 %bcount_addr_17" [src/bucket.cpp:212]   --->   Operation 355 'load' 'bcount_load_16' <Predicate = (and_ln209 & icmp_ln209_1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_33 : Operation 356 [1/1] (0.88ns)   --->   "%loop_2_iter = add i32 %loop_2_iter_2_load_1, i32 1" [src/bucket.cpp:218]   --->   Operation 356 'add' 'loop_2_iter' <Predicate = (and_ln209 & icmp_ln209_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 357 [1/1] (0.38ns)   --->   "%store_ln219 = store i32 %loop_2_iter, i32 %loop_2_iter_2" [src/bucket.cpp:219]   --->   Operation 357 'store' 'store_ln219' <Predicate = (and_ln209 & icmp_ln209_1)> <Delay = 0.38>

State 34 <SV = 33> <Delay = 2.27>
ST_34 : Operation 358 [1/2] (0.71ns)   --->   "%v2_V = load i4 %B_V_0_addr_1" [src/bucket.cpp:210]   --->   Operation 358 'load' 'v2_V' <Predicate = (and_ln209 & icmp_ln209_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 39> <Depth = 16> <RAM>
ST_34 : Operation 359 [1/2] (0.71ns)   --->   "%v2_V_9 = load i4 %B_V_1_addr_1" [src/bucket.cpp:211]   --->   Operation 359 'load' 'v2_V_9' <Predicate = (and_ln209 & icmp_ln209_1)> <Delay = 0.71> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 39> <Depth = 16> <RAM>
ST_34 : Operation 360 [1/2] (0.69ns)   --->   "%bcount_load_16 = load i4 %bcount_addr_17" [src/bucket.cpp:212]   --->   Operation 360 'load' 'bcount_load_16' <Predicate = (and_ln209 & icmp_ln209_1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_34 : Operation 361 [1/1] (0.88ns)   --->   "%add_ln212 = add i32 %bcount_load_16, i32 4294967294" [src/bucket.cpp:212]   --->   Operation 361 'add' 'add_ln212' <Predicate = (and_ln209 & icmp_ln209_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 362 [1/1] (0.69ns)   --->   "%store_ln212 = store i32 %add_ln212, i4 %bcount_addr_17" [src/bucket.cpp:212]   --->   Operation 362 'store' 'store_ln212' <Predicate = (and_ln209 & icmp_ln209_1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_34 : Operation 363 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i82 @_ssdm_op_BitConcatenate.i82.i4.i39.i39, i4 %nibble_K_V_2, i39 %v2_V_9, i39 %v2_V"   --->   Operation 363 'bitconcatenate' 'p_Result_s' <Predicate = (and_ln209 & icmp_ln209_1)> <Delay = 0.00>
ST_34 : Operation 364 [1/1] (1.06ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i82P0A, i82 %CFIFO, i82 %p_Result_s" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 364 'write' 'write_ln174' <Predicate = (and_ln209 & icmp_ln209_1)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 82> <Depth = 48> <FIFO>
ST_34 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln219 = br void %.loopexit._crit_edge.i" [src/bucket.cpp:219]   --->   Operation 365 'br' 'br_ln219' <Predicate = (and_ln209 & icmp_ln209_1)> <Delay = 0.00>

State 35 <SV = 13> <Delay = 0.00>
ST_35 : Operation 366 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 366 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	wire read on port 'num_padd_ops' [8]  (0 ns)
	fifo write on port 'num_padd_ops_out' [25]  (1.35 ns)

 <State 2>: 0.683ns
The critical path consists of the following:
	'getelementptr' operation ('padd_count_V_addr_2') [34]  (0 ns)
	'store' operation ('store_ln301') of constant 0 on array 'padd_count.V', src/bucket.cpp:127 [35]  (0.683 ns)

 <State 3>: 0.683ns
The critical path consists of the following:
	'getelementptr' operation ('padd_count_V_addr_4') [38]  (0 ns)
	'store' operation ('store_ln301') of constant 0 on array 'padd_count.V', src/bucket.cpp:127 [39]  (0.683 ns)

 <State 4>: 0.683ns
The critical path consists of the following:
	'getelementptr' operation ('padd_count_V_addr_6') [42]  (0 ns)
	'store' operation ('store_ln301') of constant 0 on array 'padd_count.V', src/bucket.cpp:127 [43]  (0.683 ns)

 <State 5>: 0.683ns
The critical path consists of the following:
	'getelementptr' operation ('padd_count_V_addr_8') [46]  (0 ns)
	'store' operation ('store_ln301') of constant 0 on array 'padd_count.V', src/bucket.cpp:127 [47]  (0.683 ns)

 <State 6>: 0.683ns
The critical path consists of the following:
	'getelementptr' operation ('padd_count_V_addr_10') [50]  (0 ns)
	'store' operation ('store_ln301') of constant 0 on array 'padd_count.V', src/bucket.cpp:127 [51]  (0.683 ns)

 <State 7>: 0.683ns
The critical path consists of the following:
	'getelementptr' operation ('padd_count_V_addr_12') [54]  (0 ns)
	'store' operation ('store_ln301') of constant 0 on array 'padd_count.V', src/bucket.cpp:127 [55]  (0.683 ns)

 <State 8>: 0.683ns
The critical path consists of the following:
	'getelementptr' operation ('padd_count_V_addr_14') [58]  (0 ns)
	'store' operation ('store_ln301') of constant 0 on array 'padd_count.V', src/bucket.cpp:127 [59]  (0.683 ns)

 <State 9>: 1.34ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_27') [64]  (0 ns)
	'add' operation ('empty_27') [65]  (0.707 ns)
	blocking operation 0.629 ns on control path)

 <State 10>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_29') with incoming values : ('empty_30') [78]  (0.387 ns)

 <State 11>: 1.34ns
The critical path consists of the following:
	'phi' operation ('empty_29') with incoming values : ('empty_30') [78]  (0 ns)
	'add' operation ('empty_30') [79]  (0.707 ns)
	blocking operation 0.629 ns on control path)

 <State 12>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('i_op') [92]  (0 ns)
	'store' operation ('store_ln142', src/bucket.cpp:142) of constant 0 on local variable 'i_op' [109]  (0.387 ns)

 <State 13>: 0.762ns
The critical path consists of the following:
	'load' operation ('count_BF2.V') on local variable 'count_BF2.V' [114]  (0 ns)
	'icmp' operation ('icmp_ln878_13') [118]  (0.64 ns)
	'or' operation ('or_ln142', src/bucket.cpp:142) [119]  (0.122 ns)

 <State 14>: 2.06ns
The critical path consists of the following:
	fifo read on port 'BFIFO_2' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [137]  (1.37 ns)
	'getelementptr' operation ('padd_count_V_addr_16') [141]  (0 ns)
	'load' operation ('padd_count_V_load') on array 'padd_count.V', src/bucket.cpp:127 [142]  (0.683 ns)

 <State 15>: 2.8ns
The critical path consists of the following:
	'load' operation ('padd_count_V_load') on array 'padd_count.V', src/bucket.cpp:127 [142]  (0.683 ns)
	'add' operation ('add_ln691') [143]  (0.755 ns)
	'store' operation ('store_ln691') of variable 'add_ln691' on array 'padd_count.V', src/bucket.cpp:127 [145]  (0.683 ns)
	blocking operation 0.683 ns on control path)

 <State 16>: 2.28ns
The critical path consists of the following:
	'load' operation ('bcount_load', src/bucket.cpp:186) on array 'bcount', src/bucket.cpp:140 [215]  (0.699 ns)
	'add' operation ('add_ln186', src/bucket.cpp:186) [216]  (0.88 ns)
	'store' operation ('store_ln186', src/bucket.cpp:186) of variable 'add_ln186', src/bucket.cpp:186 on array 'bcount', src/bucket.cpp:140 [217]  (0.699 ns)

 <State 17>: 0.699ns
The critical path consists of the following:
	'load' operation ('bcount_load_1', src/bucket.cpp:199) on array 'bcount', src/bucket.cpp:140 [240]  (0.699 ns)

 <State 18>: 2.07ns
The critical path consists of the following:
	'load' operation ('bcount_load_1', src/bucket.cpp:199) on array 'bcount', src/bucket.cpp:140 [240]  (0.699 ns)
	'icmp' operation ('icmp_ln199', src/bucket.cpp:199) [242]  (0.848 ns)
	multiplexor before 'phi' operation ('nibble_K.V', src/bucket.cpp:199) with incoming values : ('select_ln199', src/bucket.cpp:199) [316]  (0.524 ns)

 <State 19>: 2.07ns
The critical path consists of the following:
	'load' operation ('bcount_load_2', src/bucket.cpp:199) on array 'bcount', src/bucket.cpp:140 [245]  (0.699 ns)
	'icmp' operation ('icmp_ln199_1', src/bucket.cpp:199) [247]  (0.848 ns)
	multiplexor before 'phi' operation ('nibble_K.V', src/bucket.cpp:199) with incoming values : ('select_ln199', src/bucket.cpp:199) [316]  (0.524 ns)

 <State 20>: 2.07ns
The critical path consists of the following:
	'load' operation ('bcount_load_3', src/bucket.cpp:199) on array 'bcount', src/bucket.cpp:140 [250]  (0.699 ns)
	'icmp' operation ('icmp_ln199_2', src/bucket.cpp:199) [252]  (0.848 ns)
	multiplexor before 'phi' operation ('nibble_K.V', src/bucket.cpp:199) with incoming values : ('select_ln199', src/bucket.cpp:199) [316]  (0.524 ns)

 <State 21>: 2.07ns
The critical path consists of the following:
	'load' operation ('bcount_load_4', src/bucket.cpp:199) on array 'bcount', src/bucket.cpp:140 [255]  (0.699 ns)
	'icmp' operation ('icmp_ln199_3', src/bucket.cpp:199) [257]  (0.848 ns)
	multiplexor before 'phi' operation ('nibble_K.V', src/bucket.cpp:199) with incoming values : ('select_ln199', src/bucket.cpp:199) [316]  (0.524 ns)

 <State 22>: 2.07ns
The critical path consists of the following:
	'load' operation ('bcount_load_5', src/bucket.cpp:199) on array 'bcount', src/bucket.cpp:140 [260]  (0.699 ns)
	'icmp' operation ('icmp_ln199_4', src/bucket.cpp:199) [262]  (0.848 ns)
	multiplexor before 'phi' operation ('nibble_K.V', src/bucket.cpp:199) with incoming values : ('select_ln199', src/bucket.cpp:199) [316]  (0.524 ns)

 <State 23>: 2.07ns
The critical path consists of the following:
	'load' operation ('bcount_load_6', src/bucket.cpp:199) on array 'bcount', src/bucket.cpp:140 [265]  (0.699 ns)
	'icmp' operation ('icmp_ln199_5', src/bucket.cpp:199) [267]  (0.848 ns)
	multiplexor before 'phi' operation ('nibble_K.V', src/bucket.cpp:199) with incoming values : ('select_ln199', src/bucket.cpp:199) [316]  (0.524 ns)

 <State 24>: 2.07ns
The critical path consists of the following:
	'load' operation ('bcount_load_7', src/bucket.cpp:199) on array 'bcount', src/bucket.cpp:140 [270]  (0.699 ns)
	'icmp' operation ('icmp_ln199_6', src/bucket.cpp:199) [272]  (0.848 ns)
	multiplexor before 'phi' operation ('nibble_K.V', src/bucket.cpp:199) with incoming values : ('select_ln199', src/bucket.cpp:199) [316]  (0.524 ns)

 <State 25>: 2.07ns
The critical path consists of the following:
	'load' operation ('bcount_load_8', src/bucket.cpp:199) on array 'bcount', src/bucket.cpp:140 [275]  (0.699 ns)
	'icmp' operation ('icmp_ln199_7', src/bucket.cpp:199) [277]  (0.848 ns)
	multiplexor before 'phi' operation ('nibble_K.V', src/bucket.cpp:199) with incoming values : ('select_ln199', src/bucket.cpp:199) [316]  (0.524 ns)

 <State 26>: 2.07ns
The critical path consists of the following:
	'load' operation ('bcount_load_9', src/bucket.cpp:199) on array 'bcount', src/bucket.cpp:140 [280]  (0.699 ns)
	'icmp' operation ('icmp_ln199_8', src/bucket.cpp:199) [282]  (0.848 ns)
	multiplexor before 'phi' operation ('nibble_K.V', src/bucket.cpp:199) with incoming values : ('select_ln199', src/bucket.cpp:199) [316]  (0.524 ns)

 <State 27>: 2.07ns
The critical path consists of the following:
	'load' operation ('bcount_load_10', src/bucket.cpp:199) on array 'bcount', src/bucket.cpp:140 [285]  (0.699 ns)
	'icmp' operation ('icmp_ln199_9', src/bucket.cpp:199) [287]  (0.848 ns)
	multiplexor before 'phi' operation ('nibble_K.V', src/bucket.cpp:199) with incoming values : ('select_ln199', src/bucket.cpp:199) [316]  (0.524 ns)

 <State 28>: 2.07ns
The critical path consists of the following:
	'load' operation ('bcount_load_11', src/bucket.cpp:199) on array 'bcount', src/bucket.cpp:140 [290]  (0.699 ns)
	'icmp' operation ('icmp_ln199_10', src/bucket.cpp:199) [292]  (0.848 ns)
	multiplexor before 'phi' operation ('nibble_K.V', src/bucket.cpp:199) with incoming values : ('select_ln199', src/bucket.cpp:199) [316]  (0.524 ns)

 <State 29>: 2.07ns
The critical path consists of the following:
	'load' operation ('bcount_load_12', src/bucket.cpp:199) on array 'bcount', src/bucket.cpp:140 [295]  (0.699 ns)
	'icmp' operation ('icmp_ln199_11', src/bucket.cpp:199) [297]  (0.848 ns)
	multiplexor before 'phi' operation ('nibble_K.V', src/bucket.cpp:199) with incoming values : ('select_ln199', src/bucket.cpp:199) [316]  (0.524 ns)

 <State 30>: 2.07ns
The critical path consists of the following:
	'load' operation ('bcount_load_13', src/bucket.cpp:199) on array 'bcount', src/bucket.cpp:140 [300]  (0.699 ns)
	'icmp' operation ('icmp_ln199_12', src/bucket.cpp:199) [302]  (0.848 ns)
	multiplexor before 'phi' operation ('nibble_K.V', src/bucket.cpp:199) with incoming values : ('select_ln199', src/bucket.cpp:199) [316]  (0.524 ns)

 <State 31>: 2.07ns
The critical path consists of the following:
	'load' operation ('bcount_load_14', src/bucket.cpp:199) on array 'bcount', src/bucket.cpp:140 [305]  (0.699 ns)
	'icmp' operation ('icmp_ln199_13', src/bucket.cpp:199) [307]  (0.848 ns)
	multiplexor before 'phi' operation ('nibble_K.V', src/bucket.cpp:199) with incoming values : ('select_ln199', src/bucket.cpp:199) [316]  (0.524 ns)

 <State 32>: 3.13ns
The critical path consists of the following:
	'load' operation ('bcount_load_15', src/bucket.cpp:199) on array 'bcount', src/bucket.cpp:140 [310]  (0.699 ns)
	'icmp' operation ('icmp_ln199_14', src/bucket.cpp:199) [312]  (0.848 ns)
	'select' operation ('select_ln199', src/bucket.cpp:199) [313]  (0.278 ns)
	multiplexor before 'phi' operation ('nibble_K.V', src/bucket.cpp:199) with incoming values : ('select_ln199', src/bucket.cpp:199) [316]  (0.524 ns)
	'phi' operation ('nibble_K.V', src/bucket.cpp:199) with incoming values : ('select_ln199', src/bucket.cpp:199) [316]  (0 ns)
	'icmp' operation ('icmp_ln874_1') [320]  (0.656 ns)
	'and' operation ('and_ln209', src/bucket.cpp:209) [321]  (0.122 ns)

 <State 33>: 1.91ns
The critical path consists of the following:
	'load' operation ('fill_count_load_1', src/bucket.cpp:209) on array 'fill_count', src/bucket.cpp:141 [325]  (0.699 ns)
	'icmp' operation ('icmp_ln209_1', src/bucket.cpp:209) [327]  (0.825 ns)
	blocking operation 0.387 ns on control path)

 <State 34>: 2.28ns
The critical path consists of the following:
	'load' operation ('bcount_load_16', src/bucket.cpp:212) on array 'bcount', src/bucket.cpp:140 [336]  (0.699 ns)
	'add' operation ('add_ln212', src/bucket.cpp:212) [337]  (0.88 ns)
	'store' operation ('store_ln212', src/bucket.cpp:212) of variable 'add_ln212', src/bucket.cpp:212 on array 'bcount', src/bucket.cpp:140 [338]  (0.699 ns)

 <State 35>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
