xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
microblaze_v11_0_vh_rfs.vhd,vhdl,microblaze_v11_0_10,../../../../final_project.gen/sources_1/bd/block_design/ipshared/1f7b/hdl/microblaze_v11_0_vh_rfs.vhd,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
block_design_microblaze_0_1.vhd,vhdl,xil_defaultlib,../../../bd/block_design/ip/block_design_microblaze_0_1/sim/block_design_microblaze_0_1.vhd,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_axi_ctrl_addr_decode.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_axi_ctrl_read.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_axi_ctrl_reg.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_axi_ctrl_reg_bank.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_axi_ctrl_top.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_axi_ctrl_write.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_axi_mc.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_axi_mc_ar_channel.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_axi_mc_aw_channel.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_axi_mc_b_channel.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_axi_mc_cmd_arbiter.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_axi_mc_cmd_fsm.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_axi_mc_cmd_translator.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_axi_mc_fifo.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_axi_mc_incr_cmd.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_axi_mc_r_channel.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_axi_mc_simple_fifo.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_axi_mc_wrap_cmd.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_axi_mc_wr_cmd_fsm.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_axi_mc_w_channel.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_axic_register_slice.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_axi_register_slice.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_axi_upsizer.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_a_upsizer.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_carry_and.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_carry_latch_and.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_carry_latch_or.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_carry_or.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_command_fifo.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_comparator.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_comparator_sel.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_comparator_sel_static.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_r_upsizer.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_w_upsizer.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_clk_ibuf.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_infrastructure.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_iodelay_ctrl.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_tempmon.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_arb_mux.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_arb_row_col.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_arb_select.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_bank_cntrl.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_bank_common.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_bank_compare.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_bank_mach.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_bank_queue.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_bank_state.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_col_mach.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_mc.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_rank_cntrl.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_rank_common.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_rank_mach.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_round_robin_arb.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ecc_buf.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ecc_dec_fix.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ecc_gen.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ecc_merge_enc.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_fi_xor.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_memc_ui_top_axi.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_mem_intfc.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_byte_group_io.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_byte_lane.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_calib_top.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_if_post_fifo.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_mc_phy.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_mc_phy_wrapper.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_of_pre_fifo.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_phy_4lanes.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_phy_dqs_found_cal.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_phy_init.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_phy_ocd_cntlr.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_phy_ocd_data.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_phy_ocd_edge.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_phy_ocd_lim.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_phy_ocd_mux.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_phy_ocd_samp.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_phy_rdlvl.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_phy_tempmon.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_phy_top.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_phy_wrcal.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_phy_wrlvl.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_prbs_gen.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ddr_skip_calib_tap.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_poc_cc.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_poc_edge_store.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_poc_meta.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_poc_pd.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_poc_tap_base.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_poc_top.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ui_cmd.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ui_rd_data.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ui_top.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mig_7series_v4_2_ui_wr_data.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
block_design_mig_7series_0_0_mig_sim.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/block_design_mig_7series_0_0_mig_sim.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
block_design_mig_7series_0_0.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/block_design_mig_7series_0_0.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
generic_baseblocks_v2_1_vl_rfs.v,verilog,generic_baseblocks_v2_1_0,../../../../final_project.gen/sources_1/bd/block_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
axi_infrastructure_v1_1_vl_rfs.v,verilog,axi_infrastructure_v1_1_0,../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
axi_register_slice_v2_1_vl_rfs.v,verilog,axi_register_slice_v2_1_27,../../../../final_project.gen/sources_1/bd/block_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_7,../../../../final_project.gen/sources_1/bd/block_design/ipshared/83df/simulation/fifo_generator_vlog_beh.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_7,../../../../final_project.gen/sources_1/bd/block_design/ipshared/83df/hdl/fifo_generator_v13_2_rfs.vhd,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_7,../../../../final_project.gen/sources_1/bd/block_design/ipshared/83df/hdl/fifo_generator_v13_2_rfs.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
axi_data_fifo_v2_1_vl_rfs.v,verilog,axi_data_fifo_v2_1_26,../../../../final_project.gen/sources_1/bd/block_design/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
axi_crossbar_v2_1_vl_rfs.v,verilog,axi_crossbar_v2_1_28,../../../../final_project.gen/sources_1/bd/block_design/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
block_design_xbar_1.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_xbar_1/sim/block_design_xbar_1.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
axi_lite_ipif_v3_0_vh_rfs.vhd,vhdl,axi_lite_ipif_v3_0_4,../../../../final_project.gen/sources_1/bd/block_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
axi_intc_v4_1_vh_rfs.vhd,vhdl,axi_intc_v4_1_17,../../../../final_project.gen/sources_1/bd/block_design/ipshared/802b/hdl/axi_intc_v4_1_vh_rfs.vhd,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
block_design_microblaze_0_axi_intc_1.vhd,vhdl,xil_defaultlib,../../../bd/block_design/ip/block_design_microblaze_0_axi_intc_1/sim/block_design_microblaze_0_axi_intc_1.vhd,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
mdm_v3_2_vh_rfs.vhd,vhdl,mdm_v3_2_23,../../../../final_project.gen/sources_1/bd/block_design/ipshared/b8f4/hdl/mdm_v3_2_vh_rfs.vhd,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
block_design_mdm_1_1.vhd,vhdl,xil_defaultlib,../../../bd/block_design/ip/block_design_mdm_1_1/sim/block_design_mdm_1_1.vhd,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../final_project.gen/sources_1/bd/block_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_13,../../../../final_project.gen/sources_1/bd/block_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
block_design_rst_mig_7series_0_83M_0.vhd,vhdl,xil_defaultlib,../../../bd/block_design/ip/block_design_rst_mig_7series_0_83M_0/sim/block_design_rst_mig_7series_0_83M_0.vhd,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
lib_pkg_v1_0_rfs.vhd,vhdl,lib_pkg_v1_0_2,../../../../final_project.gen/sources_1/bd/block_design/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
lib_srl_fifo_v1_0_rfs.vhd,vhdl,lib_srl_fifo_v1_0_2,../../../../final_project.gen/sources_1/bd/block_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
axi_uartlite_v2_0_vh_rfs.vhd,vhdl,axi_uartlite_v2_0_31,../../../../final_project.gen/sources_1/bd/block_design/ipshared/67a1/hdl/axi_uartlite_v2_0_vh_rfs.vhd,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
block_design_axi_uartlite_0_1.vhd,vhdl,xil_defaultlib,../../../bd/block_design/ip/block_design_axi_uartlite_0_1/sim/block_design_axi_uartlite_0_1.vhd,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_5,../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/blk_mem_gen_2/simulation/blk_mem_gen_v8_4.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
blk_mem_gen_2.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/blk_mem_gen_2/sim/blk_mem_gen_2.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
blk_mem_gen_1.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/blk_mem_gen_1/sim/blk_mem_gen_1.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
blk_mem_gen_0.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
encode.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/encode.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
serdes_10_to_1.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/serdes_10_to_1.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
srldelay.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/srldelay.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
hdmi_tx_v1_0.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/hdmi_tx_v1_0.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
hdmi_tx_0.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/hdmi_tx_0/sim/hdmi_tx_0.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0_clk_wiz.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
clk_wiz_0.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
ColorMapper.sv,systemverilog,xil_defaultlib,../../../bd/block_design/ipshared/a4fc/src/ColorMapper.sv,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
ColorPicker.sv,systemverilog,xil_defaultlib,../../../bd/block_design/ipshared/a4fc/src/ColorPicker.sv,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
VGA_controller.sv,systemverilog,xil_defaultlib,../../../bd/block_design/ipshared/a4fc/src/VGA_controller.sv,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
hdmi_text_controller_v1_0_AXI.sv,systemverilog,xil_defaultlib,../../../bd/block_design/ipshared/a4fc/src/hdmi_text_controller_v1_0_AXI.sv,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
sine_table.sv,systemverilog,xil_defaultlib,../../../bd/block_design/ipshared/a4fc/src/sine_table.sv,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
triangle_pipeline.sv,systemverilog,xil_defaultlib,../../../bd/block_design/ipshared/a4fc/src/triangle_pipeline.sv,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
trig.sv,systemverilog,xil_defaultlib,../../../bd/block_design/ipshared/a4fc/src/trig.sv,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
hdmi_text_controller_v1_0.sv,systemverilog,xil_defaultlib,../../../bd/block_design/ipshared/a4fc/src/hdmi_text_controller_v1_0.sv,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
block_design_hdmi_text_controller_0_0.sv,systemverilog,xil_defaultlib,../../../bd/block_design/ip/block_design_hdmi_text_controller_0_0/sim/block_design_hdmi_text_controller_0_0.sv,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
axi_protocol_converter_v2_1_vl_rfs.v,verilog,axi_protocol_converter_v2_1_27,../../../../final_project.gen/sources_1/bd/block_design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
block_design_auto_pc_3.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_auto_pc_3/sim/block_design_auto_pc_3.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
block_design_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_auto_pc_0/sim/block_design_auto_pc_0.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
block_design_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_auto_pc_1/sim/block_design_auto_pc_1.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
block_design_auto_pc_2.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_auto_pc_2/sim/block_design_auto_pc_2.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
block_design.v,verilog,xil_defaultlib,../../../bd/block_design/sim/block_design.v,incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"incdir="../../../../final_project.gen/sources_1/bd/block_design/ipshared/ec67/hdl"incdir="../../../../final_project.gen/sources_1/bd/block_design/ip/block_design_hdmi_text_controller_0_0/src/clk_wiz_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
