set_max_delay 4.0 -rise -from clk* -to core_clock -rise_to adder1 -fall_to and1 -ignore_clock_latency -probe
