{
  "module_name": "net2280.h",
  "hash_id": "f8f8dc0052abb832704192866746e4dbc0720b4248f58f1e1ab940e8cc795718",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/usb/net2280.h",
  "human_readable_source": "\n \n\n#ifndef __LINUX_USB_NET2280_H\n#define __LINUX_USB_NET2280_H\n\n \n\n \n\n \nstruct net2280_regs {\n\t \n\tu32\t\tdevinit;\n#define     LOCAL_CLOCK_FREQUENCY                               8\n#define     FORCE_PCI_RESET                                     7\n#define     PCI_ID                                              6\n#define     PCI_ENABLE                                          5\n#define     FIFO_SOFT_RESET                                     4\n#define     CFG_SOFT_RESET                                      3\n#define     PCI_SOFT_RESET                                      2\n#define     USB_SOFT_RESET                                      1\n#define     M8051_RESET                                         0\n\tu32\t\teectl;\n#define     EEPROM_ADDRESS_WIDTH                                23\n#define     EEPROM_CHIP_SELECT_ACTIVE                           22\n#define     EEPROM_PRESENT                                      21\n#define     EEPROM_VALID                                        20\n#define     EEPROM_BUSY                                         19\n#define     EEPROM_CHIP_SELECT_ENABLE                           18\n#define     EEPROM_BYTE_READ_START                              17\n#define     EEPROM_BYTE_WRITE_START                             16\n#define     EEPROM_READ_DATA                                    8\n#define     EEPROM_WRITE_DATA                                   0\n\tu32\t\teeclkfreq;\n\tu32\t\t_unused0;\n\t \n\n\tu32\t\tpciirqenb0;\t\t \n#define     SETUP_PACKET_INTERRUPT_ENABLE                       7\n#define     ENDPOINT_F_INTERRUPT_ENABLE                         6\n#define     ENDPOINT_E_INTERRUPT_ENABLE                         5\n#define     ENDPOINT_D_INTERRUPT_ENABLE                         4\n#define     ENDPOINT_C_INTERRUPT_ENABLE                         3\n#define     ENDPOINT_B_INTERRUPT_ENABLE                         2\n#define     ENDPOINT_A_INTERRUPT_ENABLE                         1\n#define     ENDPOINT_0_INTERRUPT_ENABLE                         0\n\tu32\t\tpciirqenb1;\n#define     PCI_INTERRUPT_ENABLE                                31\n#define     POWER_STATE_CHANGE_INTERRUPT_ENABLE                 27\n#define     PCI_ARBITER_TIMEOUT_INTERRUPT_ENABLE                26\n#define     PCI_PARITY_ERROR_INTERRUPT_ENABLE                   25\n#define     PCI_MASTER_ABORT_RECEIVED_INTERRUPT_ENABLE          20\n#define     PCI_TARGET_ABORT_RECEIVED_INTERRUPT_ENABLE          19\n#define     PCI_TARGET_ABORT_ASSERTED_INTERRUPT_ENABLE          18\n#define     PCI_RETRY_ABORT_INTERRUPT_ENABLE                    17\n#define     PCI_MASTER_CYCLE_DONE_INTERRUPT_ENABLE              16\n#define     GPIO_INTERRUPT_ENABLE                               13\n#define     DMA_D_INTERRUPT_ENABLE                              12\n#define     DMA_C_INTERRUPT_ENABLE                              11\n#define     DMA_B_INTERRUPT_ENABLE                              10\n#define     DMA_A_INTERRUPT_ENABLE                              9\n#define     EEPROM_DONE_INTERRUPT_ENABLE                        8\n#define     VBUS_INTERRUPT_ENABLE                               7\n#define     CONTROL_STATUS_INTERRUPT_ENABLE                     6\n#define     ROOT_PORT_RESET_INTERRUPT_ENABLE                    4\n#define     SUSPEND_REQUEST_INTERRUPT_ENABLE                    3\n#define     SUSPEND_REQUEST_CHANGE_INTERRUPT_ENABLE             2\n#define     RESUME_INTERRUPT_ENABLE                             1\n#define     SOF_INTERRUPT_ENABLE                                0\n\tu32\t\tcpu_irqenb0;\t\t \n#define     SETUP_PACKET_INTERRUPT_ENABLE                       7\n#define     ENDPOINT_F_INTERRUPT_ENABLE                         6\n#define     ENDPOINT_E_INTERRUPT_ENABLE                         5\n#define     ENDPOINT_D_INTERRUPT_ENABLE                         4\n#define     ENDPOINT_C_INTERRUPT_ENABLE                         3\n#define     ENDPOINT_B_INTERRUPT_ENABLE                         2\n#define     ENDPOINT_A_INTERRUPT_ENABLE                         1\n#define     ENDPOINT_0_INTERRUPT_ENABLE                         0\n\tu32\t\tcpu_irqenb1;\n#define     CPU_INTERRUPT_ENABLE                                31\n#define     POWER_STATE_CHANGE_INTERRUPT_ENABLE                 27\n#define     PCI_ARBITER_TIMEOUT_INTERRUPT_ENABLE                26\n#define     PCI_PARITY_ERROR_INTERRUPT_ENABLE                   25\n#define     PCI_INTA_INTERRUPT_ENABLE                           24\n#define     PCI_PME_INTERRUPT_ENABLE                            23\n#define     PCI_SERR_INTERRUPT_ENABLE                           22\n#define     PCI_PERR_INTERRUPT_ENABLE                           21\n#define     PCI_MASTER_ABORT_RECEIVED_INTERRUPT_ENABLE          20\n#define     PCI_TARGET_ABORT_RECEIVED_INTERRUPT_ENABLE          19\n#define     PCI_RETRY_ABORT_INTERRUPT_ENABLE                    17\n#define     PCI_MASTER_CYCLE_DONE_INTERRUPT_ENABLE              16\n#define     GPIO_INTERRUPT_ENABLE                               13\n#define     DMA_D_INTERRUPT_ENABLE                              12\n#define     DMA_C_INTERRUPT_ENABLE                              11\n#define     DMA_B_INTERRUPT_ENABLE                              10\n#define     DMA_A_INTERRUPT_ENABLE                              9\n#define     EEPROM_DONE_INTERRUPT_ENABLE                        8\n#define     VBUS_INTERRUPT_ENABLE                               7\n#define     CONTROL_STATUS_INTERRUPT_ENABLE                     6\n#define     ROOT_PORT_RESET_INTERRUPT_ENABLE                    4\n#define     SUSPEND_REQUEST_INTERRUPT_ENABLE                    3\n#define     SUSPEND_REQUEST_CHANGE_INTERRUPT_ENABLE             2\n#define     RESUME_INTERRUPT_ENABLE                             1\n#define     SOF_INTERRUPT_ENABLE                                0\n\n\t \n\tu32\t\t_unused1;\n\tu32\t\tusbirqenb1;\n#define     USB_INTERRUPT_ENABLE                                31\n#define     POWER_STATE_CHANGE_INTERRUPT_ENABLE                 27\n#define     PCI_ARBITER_TIMEOUT_INTERRUPT_ENABLE                26\n#define     PCI_PARITY_ERROR_INTERRUPT_ENABLE                   25\n#define     PCI_INTA_INTERRUPT_ENABLE                           24\n#define     PCI_PME_INTERRUPT_ENABLE                            23\n#define     PCI_SERR_INTERRUPT_ENABLE                           22\n#define     PCI_PERR_INTERRUPT_ENABLE                           21\n#define     PCI_MASTER_ABORT_RECEIVED_INTERRUPT_ENABLE          20\n#define     PCI_TARGET_ABORT_RECEIVED_INTERRUPT_ENABLE          19\n#define     PCI_RETRY_ABORT_INTERRUPT_ENABLE                    17\n#define     PCI_MASTER_CYCLE_DONE_INTERRUPT_ENABLE              16\n#define     GPIO_INTERRUPT_ENABLE                               13\n#define     DMA_D_INTERRUPT_ENABLE                              12\n#define     DMA_C_INTERRUPT_ENABLE                              11\n#define     DMA_B_INTERRUPT_ENABLE                              10\n#define     DMA_A_INTERRUPT_ENABLE                              9\n#define     EEPROM_DONE_INTERRUPT_ENABLE                        8\n#define     VBUS_INTERRUPT_ENABLE                               7\n#define     CONTROL_STATUS_INTERRUPT_ENABLE                     6\n#define     ROOT_PORT_RESET_INTERRUPT_ENABLE                    4\n#define     SUSPEND_REQUEST_INTERRUPT_ENABLE                    3\n#define     SUSPEND_REQUEST_CHANGE_INTERRUPT_ENABLE             2\n#define     RESUME_INTERRUPT_ENABLE                             1\n#define     SOF_INTERRUPT_ENABLE                                0\n\tu32\t\tirqstat0;\n#define     INTA_ASSERTED                                       12\n#define     SETUP_PACKET_INTERRUPT                              7\n#define     ENDPOINT_F_INTERRUPT                                6\n#define     ENDPOINT_E_INTERRUPT                                5\n#define     ENDPOINT_D_INTERRUPT                                4\n#define     ENDPOINT_C_INTERRUPT                                3\n#define     ENDPOINT_B_INTERRUPT                                2\n#define     ENDPOINT_A_INTERRUPT                                1\n#define     ENDPOINT_0_INTERRUPT                                0\n#define     USB3380_IRQSTAT0_EP_INTR_MASK_IN (0xF << 17)\n#define     USB3380_IRQSTAT0_EP_INTR_MASK_OUT (0xF << 1)\n\n\tu32\t\tirqstat1;\n#define     POWER_STATE_CHANGE_INTERRUPT                        27\n#define     PCI_ARBITER_TIMEOUT_INTERRUPT                       26\n#define     PCI_PARITY_ERROR_INTERRUPT                          25\n#define     PCI_INTA_INTERRUPT                                  24\n#define     PCI_PME_INTERRUPT                                   23\n#define     PCI_SERR_INTERRUPT                                  22\n#define     PCI_PERR_INTERRUPT                                  21\n#define     PCI_MASTER_ABORT_RECEIVED_INTERRUPT                 20\n#define     PCI_TARGET_ABORT_RECEIVED_INTERRUPT                 19\n#define     PCI_RETRY_ABORT_INTERRUPT                           17\n#define     PCI_MASTER_CYCLE_DONE_INTERRUPT                     16\n#define     SOF_DOWN_INTERRUPT                                  14\n#define     GPIO_INTERRUPT                                      13\n#define     DMA_D_INTERRUPT                                     12\n#define     DMA_C_INTERRUPT                                     11\n#define     DMA_B_INTERRUPT                                     10\n#define     DMA_A_INTERRUPT                                     9\n#define     EEPROM_DONE_INTERRUPT                               8\n#define     VBUS_INTERRUPT                                      7\n#define     CONTROL_STATUS_INTERRUPT                            6\n#define     ROOT_PORT_RESET_INTERRUPT                           4\n#define     SUSPEND_REQUEST_INTERRUPT                           3\n#define     SUSPEND_REQUEST_CHANGE_INTERRUPT                    2\n#define     RESUME_INTERRUPT                                    1\n#define     SOF_INTERRUPT                                       0\n\t \n\tu32\t\tidxaddr;\n\tu32\t\tidxdata;\n\tu32\t\tfifoctl;\n#define     PCI_BASE2_RANGE                                     16\n#define     IGNORE_FIFO_AVAILABILITY                            3\n#define     PCI_BASE2_SELECT                                    2\n#define     FIFO_CONFIGURATION_SELECT                           0\n\tu32\t\t_unused2;\n\t \n\tu32\t\tmemaddr;\n#define     START                                               28\n#define     DIRECTION                                           27\n#define     FIFO_DIAGNOSTIC_SELECT                              24\n#define     MEMORY_ADDRESS                                      0\n\tu32\t\tmemdata0;\n\tu32\t\tmemdata1;\n\tu32\t\t_unused3;\n\t \n\tu32\t\tgpioctl;\n#define     GPIO3_LED_SELECT                                    12\n#define     GPIO3_INTERRUPT_ENABLE                              11\n#define     GPIO2_INTERRUPT_ENABLE                              10\n#define     GPIO1_INTERRUPT_ENABLE                              9\n#define     GPIO0_INTERRUPT_ENABLE                              8\n#define     GPIO3_OUTPUT_ENABLE                                 7\n#define     GPIO2_OUTPUT_ENABLE                                 6\n#define     GPIO1_OUTPUT_ENABLE                                 5\n#define     GPIO0_OUTPUT_ENABLE                                 4\n#define     GPIO3_DATA                                          3\n#define     GPIO2_DATA                                          2\n#define     GPIO1_DATA                                          1\n#define     GPIO0_DATA                                          0\n\tu32\t\tgpiostat;\n#define     GPIO3_INTERRUPT                                     3\n#define     GPIO2_INTERRUPT                                     2\n#define     GPIO1_INTERRUPT                                     1\n#define     GPIO0_INTERRUPT                                     0\n} __attribute__ ((packed));\n\n \nstruct net2280_usb_regs {\n\t \n\tu32\t\tstdrsp;\n#define     STALL_UNSUPPORTED_REQUESTS                          31\n#define     SET_TEST_MODE                                       16\n#define     GET_OTHER_SPEED_CONFIGURATION                       15\n#define     GET_DEVICE_QUALIFIER                                14\n#define     SET_ADDRESS                                         13\n#define     ENDPOINT_SET_CLEAR_HALT                             12\n#define     DEVICE_SET_CLEAR_DEVICE_REMOTE_WAKEUP               11\n#define     GET_STRING_DESCRIPTOR_2                             10\n#define     GET_STRING_DESCRIPTOR_1                             9\n#define     GET_STRING_DESCRIPTOR_0                             8\n#define     GET_SET_INTERFACE                                   6\n#define     GET_SET_CONFIGURATION                               5\n#define     GET_CONFIGURATION_DESCRIPTOR                        4\n#define     GET_DEVICE_DESCRIPTOR                               3\n#define     GET_ENDPOINT_STATUS                                 2\n#define     GET_INTERFACE_STATUS                                1\n#define     GET_DEVICE_STATUS                                   0\n\tu32\t\tprodvendid;\n#define     PRODUCT_ID                                          16\n#define     VENDOR_ID                                           0\n\tu32\t\trelnum;\n\tu32\t\tusbctl;\n#define     SERIAL_NUMBER_INDEX                                 16\n#define     PRODUCT_ID_STRING_ENABLE                            13\n#define     VENDOR_ID_STRING_ENABLE                             12\n#define     USB_ROOT_PORT_WAKEUP_ENABLE                         11\n#define     VBUS_PIN                                            10\n#define     TIMED_DISCONNECT                                    9\n#define     SUSPEND_IMMEDIATELY                                 7\n#define     SELF_POWERED_USB_DEVICE                             6\n#define     REMOTE_WAKEUP_SUPPORT                               5\n#define     PME_POLARITY                                        4\n#define     USB_DETECT_ENABLE                                   3\n#define     PME_WAKEUP_ENABLE                                   2\n#define     DEVICE_REMOTE_WAKEUP_ENABLE                         1\n#define     SELF_POWERED_STATUS                                 0\n\t \n\tu32\t\tusbstat;\n#define     HIGH_SPEED                                          7\n#define     FULL_SPEED                                          6\n#define     GENERATE_RESUME                                     5\n#define     GENERATE_DEVICE_REMOTE_WAKEUP                       4\n\tu32\t\txcvrdiag;\n#define     FORCE_HIGH_SPEED_MODE                               31\n#define     FORCE_FULL_SPEED_MODE                               30\n#define     USB_TEST_MODE                                       24\n#define     LINE_STATE                                          16\n#define     TRANSCEIVER_OPERATION_MODE                          2\n#define     TRANSCEIVER_SELECT                                  1\n#define     TERMINATION_SELECT                                  0\n\tu32\t\tsetup0123;\n\tu32\t\tsetup4567;\n\t \n\tu32\t\t_unused0;\n\tu32\t\touraddr;\n#define     FORCE_IMMEDIATE                                     7\n#define     OUR_USB_ADDRESS                                     0\n\tu32\t\tourconfig;\n} __attribute__ ((packed));\n\n \nstruct net2280_pci_regs {\n\t \n\tu32\t\t pcimstctl;\n#define     PCI_ARBITER_PARK_SELECT                             13\n#define     PCI_MULTI LEVEL_ARBITER                             12\n#define     PCI_RETRY_ABORT_ENABLE                              11\n#define     DMA_MEMORY_WRITE_AND_INVALIDATE_ENABLE              10\n#define     DMA_READ_MULTIPLE_ENABLE                            9\n#define     DMA_READ_LINE_ENABLE                                8\n#define     PCI_MASTER_COMMAND_SELECT                           6\n#define         MEM_READ_OR_WRITE                                   0\n#define         IO_READ_OR_WRITE                                    1\n#define         CFG_READ_OR_WRITE                                   2\n#define     PCI_MASTER_START                                    5\n#define     PCI_MASTER_READ_WRITE                               4\n#define         PCI_MASTER_WRITE                                    0\n#define         PCI_MASTER_READ                                     1\n#define     PCI_MASTER_BYTE_WRITE_ENABLES                       0\n\tu32\t\t pcimstaddr;\n\tu32\t\t pcimstdata;\n\tu32\t\t pcimststat;\n#define     PCI_ARBITER_CLEAR                                   2\n#define     PCI_EXTERNAL_ARBITER                                1\n#define     PCI_HOST_MODE                                       0\n} __attribute__ ((packed));\n\n \nstruct net2280_dma_regs {\t \n\t \n\tu32\t\tdmactl;\n#define     DMA_SCATTER_GATHER_DONE_INTERRUPT_ENABLE            25\n#define     DMA_CLEAR_COUNT_ENABLE                              21\n#define     DESCRIPTOR_POLLING_RATE                             19\n#define         POLL_CONTINUOUS                                     0\n#define         POLL_1_USEC                                         1\n#define         POLL_100_USEC                                       2\n#define         POLL_1_MSEC                                         3\n#define     DMA_VALID_BIT_POLLING_ENABLE                        18\n#define     DMA_VALID_BIT_ENABLE                                17\n#define     DMA_SCATTER_GATHER_ENABLE                           16\n#define     DMA_OUT_AUTO_START_ENABLE                           4\n#define     DMA_PREEMPT_ENABLE                                  3\n#define     DMA_FIFO_VALIDATE                                   2\n#define     DMA_ENABLE                                          1\n#define     DMA_ADDRESS_HOLD                                    0\n\tu32\t\tdmastat;\n#define     DMA_ABORT_DONE_INTERRUPT                            27\n#define     DMA_SCATTER_GATHER_DONE_INTERRUPT                   25\n#define     DMA_TRANSACTION_DONE_INTERRUPT                      24\n#define     DMA_ABORT                                           1\n#define     DMA_START                                           0\n\tu32\t\t_unused0[2];\n\t \n\tu32\t\tdmacount;\n#define     VALID_BIT                                           31\n#define     DMA_DIRECTION                                       30\n#define     DMA_DONE_INTERRUPT_ENABLE                           29\n#define     END_OF_CHAIN                                        28\n#define         DMA_BYTE_COUNT_MASK                                 ((1<<24)-1)\n#define     DMA_BYTE_COUNT                                      0\n\tu32\t\tdmaaddr;\n\tu32\t\tdmadesc;\n\tu32\t\t_unused1;\n} __attribute__ ((packed));\n\n \n\nstruct net2280_dep_regs {\t \n\t \n\tu32\t\tdep_cfg;\n\t \n\tu32\t\tdep_rsp;\n\tu32\t\t_unused[2];\n} __attribute__ ((packed));\n\n \nstruct net2280_ep_regs {\t \n\t \n\tu32\t\tep_cfg;\n#define     ENDPOINT_BYTE_COUNT                                 16\n#define     ENDPOINT_ENABLE                                     10\n#define     ENDPOINT_TYPE                                       8\n#define     ENDPOINT_DIRECTION                                  7\n#define     ENDPOINT_NUMBER                                     0\n\tu32\t\tep_rsp;\n#define     SET_NAK_OUT_PACKETS                                 15\n#define     SET_EP_HIDE_STATUS_PHASE                            14\n#define     SET_EP_FORCE_CRC_ERROR                              13\n#define     SET_INTERRUPT_MODE                                  12\n#define     SET_CONTROL_STATUS_PHASE_HANDSHAKE                  11\n#define     SET_NAK_OUT_PACKETS_MODE                            10\n#define     SET_ENDPOINT_TOGGLE                                 9\n#define     SET_ENDPOINT_HALT                                   8\n#define     CLEAR_NAK_OUT_PACKETS                               7\n#define     CLEAR_EP_HIDE_STATUS_PHASE                          6\n#define     CLEAR_EP_FORCE_CRC_ERROR                            5\n#define     CLEAR_INTERRUPT_MODE                                4\n#define     CLEAR_CONTROL_STATUS_PHASE_HANDSHAKE                3\n#define     CLEAR_NAK_OUT_PACKETS_MODE                          2\n#define     CLEAR_ENDPOINT_TOGGLE                               1\n#define     CLEAR_ENDPOINT_HALT                                 0\n\tu32\t\tep_irqenb;\n#define     SHORT_PACKET_OUT_DONE_INTERRUPT_ENABLE              6\n#define     SHORT_PACKET_TRANSFERRED_INTERRUPT_ENABLE           5\n#define     DATA_PACKET_RECEIVED_INTERRUPT_ENABLE               3\n#define     DATA_PACKET_TRANSMITTED_INTERRUPT_ENABLE            2\n#define     DATA_OUT_PING_TOKEN_INTERRUPT_ENABLE                1\n#define     DATA_IN_TOKEN_INTERRUPT_ENABLE                      0\n\tu32\t\tep_stat;\n#define     FIFO_VALID_COUNT                                    24\n#define     HIGH_BANDWIDTH_OUT_TRANSACTION_PID                  22\n#define     TIMEOUT                                             21\n#define     USB_STALL_SENT                                      20\n#define     USB_IN_NAK_SENT                                     19\n#define     USB_IN_ACK_RCVD                                     18\n#define     USB_OUT_PING_NAK_SENT                               17\n#define     USB_OUT_ACK_SENT                                    16\n#define     FIFO_OVERFLOW                                       13\n#define     FIFO_UNDERFLOW                                      12\n#define     FIFO_FULL                                           11\n#define     FIFO_EMPTY                                          10\n#define     FIFO_FLUSH                                          9\n#define     SHORT_PACKET_OUT_DONE_INTERRUPT                     6\n#define     SHORT_PACKET_TRANSFERRED_INTERRUPT                  5\n#define     NAK_OUT_PACKETS                                     4\n#define     DATA_PACKET_RECEIVED_INTERRUPT                      3\n#define     DATA_PACKET_TRANSMITTED_INTERRUPT                   2\n#define     DATA_OUT_PING_TOKEN_INTERRUPT                       1\n#define     DATA_IN_TOKEN_INTERRUPT                             0\n\t \n\tu32\t\tep_avail;\n\tu32\t\tep_data;\n\tu32\t\t_unused0[2];\n} __attribute__ ((packed));\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}