{
  "name": "core_arch::x86::avx::_mm256_load_ps",
  "safe": false,
  "callees": {},
  "adts": {
    "core_arch::x86::__m256": [
      "Plain"
    ]
  },
  "path": 5908,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx.rs:1520:1: 1522:2",
  "src": "pub unsafe fn _mm256_load_ps(mem_addr: *const f32) -> __m256 {\n    *(mem_addr as *const __m256)\n}",
  "mir": "fn core_arch::x86::avx::_mm256_load_ps(_1: *const f32) -> core_arch::x86::__m256 {\n    let mut _0: core_arch::x86::__m256;\n    let mut _2: *const core_arch::x86::__m256;\n    debug mem_addr => _1;\n    bb0: {\n        StorageLive(_2);\n        _2 = _1 as *const core_arch::x86::__m256;\n        _0 = (*_2);\n        StorageDead(_2);\n        return;\n    }\n}\n",
  "doc": " Loads 256-bits (composed of 8 packed single-precision (32-bit)\n floating-point elements) from memory into result.\n `mem_addr` must be aligned on a 32-byte boundary or a\n general-protection exception may be generated.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_load_ps)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}