//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32688072
// Cuda compilation tools, release 12.1, V12.1.105
// Based on NVVM 7.0.1
//

.version 8.1
.target sm_86
.address_size 64

	// .globl	_Z24SMem_writeBW_test_kernelPjS_Pf
// _ZZ24SMem_writeBW_test_kernelPjS_PfE3Arr has been demoted

.visible .entry _Z24SMem_writeBW_test_kernelPjS_Pf(
	.param .u64 _Z24SMem_writeBW_test_kernelPjS_Pf_param_0,
	.param .u64 _Z24SMem_writeBW_test_kernelPjS_Pf_param_1,
	.param .u64 _Z24SMem_writeBW_test_kernelPjS_Pf_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<9>;
	.reg .f64 	%fd<4>;
	.reg .b64 	%rd<10>;
	// demoted variable
	.shared .align 8 .b8 _ZZ24SMem_writeBW_test_kernelPjS_PfE3Arr[24576];

	ld.param.u64 	%rd2, [_Z24SMem_writeBW_test_kernelPjS_Pf_param_0];
	ld.param.u64 	%rd3, [_Z24SMem_writeBW_test_kernelPjS_Pf_param_1];
	ld.param.u64 	%rd1, [_Z24SMem_writeBW_test_kernelPjS_Pf_param_2];
	mov.u32 	%r3, %tid.x;
	cvt.rn.f64.s32 	%fd1, %r3;
	add.f64 	%fd2, %fd1, 0d4008000000000000;
	add.f64 	%fd3, %fd1, 0d4010000000000000;
	shl.b32 	%r4, %r3, 3;
	mov.u32 	%r5, _ZZ24SMem_writeBW_test_kernelPjS_PfE3Arr;
	add.s32 	%r6, %r5, %r4;
	cvt.rn.f32.f64 	%f2, %fd3;
	cvt.rn.f32.f64 	%f3, %fd2;
	st.shared.v2.f32 	[%r6], {%f3, %f2};
	// begin inline asm
	bar.sync 0;
	// end inline asm
	// begin inline asm
	mov.u32 %r1, %clock;
	// end inline asm
	st.shared.v2.f32 	[%r6], {%f3, %f2};
	st.shared.v2.f32 	[%r6+256], {%f3, %f2};
	st.shared.v2.f32 	[%r6+512], {%f3, %f2};
	st.shared.v2.f32 	[%r6+768], {%f3, %f2};
	st.shared.v2.f32 	[%r6+1024], {%f3, %f2};
	st.shared.v2.f32 	[%r6+1280], {%f3, %f2};
	st.shared.v2.f32 	[%r6+1536], {%f3, %f2};
	st.shared.v2.f32 	[%r6+1792], {%f3, %f2};
	st.shared.v2.f32 	[%r6+2048], {%f3, %f2};
	st.shared.v2.f32 	[%r6+2304], {%f3, %f2};
	st.shared.v2.f32 	[%r6+2560], {%f3, %f2};
	st.shared.v2.f32 	[%r6+2816], {%f3, %f2};
	st.shared.v2.f32 	[%r6+3072], {%f3, %f2};
	st.shared.v2.f32 	[%r6+3328], {%f3, %f2};
	st.shared.v2.f32 	[%r6+3584], {%f3, %f2};
	st.shared.v2.f32 	[%r6+3840], {%f3, %f2};
	st.shared.v2.f32 	[%r6+4096], {%f3, %f2};
	st.shared.v2.f32 	[%r6+4352], {%f3, %f2};
	st.shared.v2.f32 	[%r6+4608], {%f3, %f2};
	st.shared.v2.f32 	[%r6+4864], {%f3, %f2};
	st.shared.v2.f32 	[%r6+5120], {%f3, %f2};
	st.shared.v2.f32 	[%r6+5376], {%f3, %f2};
	st.shared.v2.f32 	[%r6+5632], {%f3, %f2};
	st.shared.v2.f32 	[%r6+5888], {%f3, %f2};
	st.shared.v2.f32 	[%r6+6144], {%f3, %f2};
	st.shared.v2.f32 	[%r6+6400], {%f3, %f2};
	st.shared.v2.f32 	[%r6+6656], {%f3, %f2};
	st.shared.v2.f32 	[%r6+6912], {%f3, %f2};
	st.shared.v2.f32 	[%r6+7168], {%f3, %f2};
	st.shared.v2.f32 	[%r6+7424], {%f3, %f2};
	st.shared.v2.f32 	[%r6+7680], {%f3, %f2};
	st.shared.v2.f32 	[%r6+7936], {%f3, %f2};
	st.shared.v2.f32 	[%r6+8192], {%f3, %f2};
	st.shared.v2.f32 	[%r6+8448], {%f3, %f2};
	st.shared.v2.f32 	[%r6+8704], {%f3, %f2};
	st.shared.v2.f32 	[%r6+8960], {%f3, %f2};
	st.shared.v2.f32 	[%r6+9216], {%f3, %f2};
	st.shared.v2.f32 	[%r6+9472], {%f3, %f2};
	st.shared.v2.f32 	[%r6+9728], {%f3, %f2};
	st.shared.v2.f32 	[%r6+9984], {%f3, %f2};
	st.shared.v2.f32 	[%r6+10240], {%f3, %f2};
	st.shared.v2.f32 	[%r6+10496], {%f3, %f2};
	st.shared.v2.f32 	[%r6+10752], {%f3, %f2};
	st.shared.v2.f32 	[%r6+11008], {%f3, %f2};
	st.shared.v2.f32 	[%r6+11264], {%f3, %f2};
	st.shared.v2.f32 	[%r6+11520], {%f3, %f2};
	st.shared.v2.f32 	[%r6+11776], {%f3, %f2};
	st.shared.v2.f32 	[%r6+12032], {%f3, %f2};
	st.shared.v2.f32 	[%r6+12288], {%f3, %f2};
	st.shared.v2.f32 	[%r6+12544], {%f3, %f2};
	st.shared.v2.f32 	[%r6+12800], {%f3, %f2};
	st.shared.v2.f32 	[%r6+13056], {%f3, %f2};
	st.shared.v2.f32 	[%r6+13312], {%f3, %f2};
	st.shared.v2.f32 	[%r6+13568], {%f3, %f2};
	st.shared.v2.f32 	[%r6+13824], {%f3, %f2};
	st.shared.v2.f32 	[%r6+14080], {%f3, %f2};
	st.shared.v2.f32 	[%r6+14336], {%f3, %f2};
	st.shared.v2.f32 	[%r6+14592], {%f3, %f2};
	st.shared.v2.f32 	[%r6+14848], {%f3, %f2};
	st.shared.v2.f32 	[%r6+15104], {%f3, %f2};
	st.shared.v2.f32 	[%r6+15360], {%f3, %f2};
	st.shared.v2.f32 	[%r6+15616], {%f3, %f2};
	st.shared.v2.f32 	[%r6+15872], {%f3, %f2};
	st.shared.v2.f32 	[%r6+16128], {%f3, %f2};
	// begin inline asm
	bar.sync 0;
	// end inline asm
	// begin inline asm
	mov.u32 %r2, %clock;
	// end inline asm
	cvta.to.global.u64 	%rd4, %rd2;
	mul.wide.s32 	%rd5, %r3, 4;
	add.s64 	%rd6, %rd4, %rd5;
	cvta.to.global.u64 	%rd7, %rd3;
	add.s64 	%rd8, %rd7, %rd5;
	st.global.u32 	[%rd6], %r1;
	st.global.u32 	[%rd8], %r2;
	shl.b32 	%r7, %r3, 2;
	add.s32 	%r8, %r5, %r7;
	ld.shared.f32 	%f1, [%r8];
	setp.geu.f32 	%p1, %f1, 0f00000000;
	@%p1 bra 	$L__BB0_2;

	cvta.to.global.u64 	%rd9, %rd1;
	st.global.f32 	[%rd9], %f1;

$L__BB0_2:
	ret;

}

