verilog xil_defaultlib --include "../../../../../block_diagram/ipshared/3a46/rtl" --include "../../../../../block_diagram/ipshared/b65a" --include "../../../../../block_diagram/ipshared/ec67/hdl" \
"../../../../../block_diagram/ip/m1_for_arty_s7_blk_mem_gen_0_0_1/sim/m1_for_arty_s7_blk_mem_gen_0_0.v" \
"../../../../../block_diagram/ip/m1_for_arty_s7_xlconcat_0_0_1/sim/m1_for_arty_s7_xlconcat_0_0.v" \
"../../../../../block_diagram/ip/m1_for_arty_s7_xlconcat_1_0_1/sim/m1_for_arty_s7_xlconcat_1_0.v" \
"../../../../../block_diagram/ip/m1_for_arty_s7_xlconstant_1_0_1/sim/m1_for_arty_s7_xlconstant_1_0.v" \
"../../../../../block_diagram/ip/m1_for_arty_s7_xlconstant_2_0_1/sim/m1_for_arty_s7_xlconstant_2_0.v" \
"../../../../../block_diagram/ipshared/3a46/rtl/AhbToAxi.vp" \
"../../../../../block_diagram/ipshared/3a46/rtl/cm1_nvic.vp" \
"../../../../../block_diagram/ipshared/3a46/rtl/CortexM1.vp" \
"../../../../../block_diagram/ipshared/3a46/rtl/CortexM1DbgAXI.vp" \
"../../../../../block_diagram/ip/m1_for_arty_s7_CORTEXM1_AXI_0_0_1/sim/m1_for_arty_s7_CORTEXM1_AXI_0_0.v" \
"../../../../../block_diagram/ip/m1_for_arty_s7_clk_wiz_0_0_1/m1_for_arty_s7_clk_wiz_0_0_clk_wiz.v" \
"../../../../../block_diagram/ip/m1_for_arty_s7_clk_wiz_0_0_1/m1_for_arty_s7_clk_wiz_0_0.v" \
"../../../../../block_diagram/ip/m1_for_arty_s7_i_const_1_0_1/sim/m1_for_arty_s7_i_const_1_0.v" \
"../../../../../block_diagram/ip/m1_for_arty_s7_i_interconnect_aresetn_0_1/sim/m1_for_arty_s7_i_interconnect_aresetn_0.v" \
"../../../../../block_diagram/ip/m1_for_arty_s7_i_inv_dbgresetn_0_1/sim/m1_for_arty_s7_i_inv_dbgresetn_0.v" \
"../../../../../block_diagram/ip/m1_for_arty_s7_i_inv_sysresetn1_0_1/sim/m1_for_arty_s7_i_inv_sysresetn1_0.v" \
"../../../../../block_diagram/ip/m1_for_arty_s7_i_peripheral_aresetn1_0_1/sim/m1_for_arty_s7_i_peripheral_aresetn1_0.v" \
"../../../../../block_diagram/ip/m1_for_arty_s7_i_sysresetn_or_0_1/sim/m1_for_arty_s7_i_sysresetn_or_0.v" \
"../../../../../block_diagram/ip/m1_for_arty_s7_xbar_0_1/sim/m1_for_arty_s7_xbar_0.v" \
"../../../../../block_diagram/ipshared/5fe9/DAPLink_to_Arty_shield.v" \
"../../../../../block_diagram/ip/m1_for_arty_s7_DAPLink_to_Arty_shield_0_0_1/sim/m1_for_arty_s7_DAPLink_to_Arty_shield_0_0.v" \
"../../../../../block_diagram/ip/m1_for_arty_s7_xbar_1_1/sim/m1_for_arty_s7_xbar_1.v" \
"../../../../../block_diagram/sim/m1_for_arty_s7.v" \
"../../../../../block_diagram/ip/m1_for_arty_s7_auto_pc_8_1/sim/m1_for_arty_s7_auto_pc_8.v" \
"../../../../../block_diagram/ip/m1_for_arty_s7_auto_pc_7_1/sim/m1_for_arty_s7_auto_pc_7.v" \
"../../../../../block_diagram/ip/m1_for_arty_s7_auto_pc_6_1/sim/m1_for_arty_s7_auto_pc_6.v" \
"../../../../../block_diagram/ip/m1_for_arty_s7_auto_pc_5_1/sim/m1_for_arty_s7_auto_pc_5.v" \
"../../../../../block_diagram/ip/m1_for_arty_s7_auto_pc_4_1/sim/m1_for_arty_s7_auto_pc_4.v" \
"../../../../../block_diagram/ip/m1_for_arty_s7_auto_pc_9_1/sim/m1_for_arty_s7_auto_pc_9.v" \
"../../../../../block_diagram/ip/m1_for_arty_s7_auto_pc_3_1/sim/m1_for_arty_s7_auto_pc_3.v" \
"../../../../../block_diagram/ip/m1_for_arty_s7_auto_pc_2_1/sim/m1_for_arty_s7_auto_pc_2.v" \
"../../../../../block_diagram/ip/m1_for_arty_s7_auto_pc_1_1/sim/m1_for_arty_s7_auto_pc_1.v" \
"../../../../../block_diagram/ip/m1_for_arty_s7_auto_pc_0_1/sim/m1_for_arty_s7_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
