$date
	Wed Sep  6 17:27:24 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module gray2bin_tb $end
$var wire 4 ! b [3:0] $end
$var reg 4 " g [3:0] $end
$scope module uut $end
$var wire 4 # g [3:0] $end
$var parameter 32 $ n $end
$var reg 4 % b [3:0] $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 $
$end
#0
$dumpvars
b11111111111111111111111111111111 &
b11 %
b10 #
b10 "
b11 !
$end
#20
b11111111111111111111111111111111 &
b1001 !
b1001 %
b1101 "
b1101 #
#40
b1010 !
b1010 %
b11111111111111111111111111111111 &
b1111 "
b1111 #
#60
b1110 !
b1110 %
b11111111111111111111111111111111 &
b1001 "
b1001 #
#80
