
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.107045                       # Number of seconds simulated
sim_ticks                                1107045433000                       # Number of ticks simulated
final_tick                               1107045433000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 362704                       # Simulator instruction rate (inst/s)
host_op_rate                                   588171                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              796544069                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660216                       # Number of bytes of host memory used
host_seconds                                  1389.81                       # Real time elapsed on the host
sim_insts                                   504088751                       # Number of instructions simulated
sim_ops                                     817446074                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1107045433000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        18408320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18430976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     16953664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16953664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           287630                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              287984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        264901                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             264901                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              20465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           16628333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              16648798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         20465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        15314334                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15314334                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        15314334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             20465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          16628333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             31963133                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1107045433000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1107045433000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238245974                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374644                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5921                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1107045433000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1107045433000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   677335184                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1107045433000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2214090866                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   504088751                       # Number of instructions committed
system.cpu.committedOps                     817446074                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             812629955                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1935                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452832                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565888                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    812629955                       # number of integer instructions
system.cpu.num_fp_insts                          1935                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1822855521                       # number of times the integer registers were read
system.cpu.num_int_register_writes          705741293                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3763                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1476                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297557745                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279904578                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302620616                       # number of memory refs
system.cpu.num_load_insts                   238245972                       # Number of load instructions
system.cpu.num_store_insts                   64374644                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2214090866                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772144                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362109      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 505014339     61.78%     61.95% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.95% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::MemRead                238245920     29.15%     92.12% # Class of executed instruction
system.cpu.op_class::MemWrite                64374233      7.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  52      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                411      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  817446074                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1107045433000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.823394                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302620618                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682446                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.435258                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.823394                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999655                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999655                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          421                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605923682                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605923682                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1107045433000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237630004                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237630004                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64096236                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64096236                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     301726240                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        301726240                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    301726240                       # number of overall hits
system.cpu.dcache.overall_hits::total       301726240                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       615970                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        615970                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       278408                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       278408                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       894378                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         894378                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       894378                       # number of overall misses
system.cpu.dcache.overall_misses::total        894378                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 104923185000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 104923185000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  22990518000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22990518000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 127913703000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 127913703000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 127913703000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 127913703000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238245974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238245974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302620618                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302620618                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302620618                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302620618                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004325                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004325                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002955                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002955                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002955                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002955                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 170338.141468                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 170338.141468                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 82578.510675                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82578.510675                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 143019.733267                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 143019.733267                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 143019.733267                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 143019.733267                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657325                       # number of writebacks
system.cpu.dcache.writebacks::total            657325                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       615970                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       615970                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       278408                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       278408                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       894378                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       894378                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       894378                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       894378                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 104307215000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 104307215000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  22712110000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22712110000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 127019325000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 127019325000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 127019325000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 127019325000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004325                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004325                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002955                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002955                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002955                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002955                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 169338.141468                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 169338.141468                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 81578.510675                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81578.510675                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 142019.733267                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 142019.733267                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 142019.733267                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 142019.733267                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681934                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1107045433000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1107045433000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1107045433000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.475132                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677335184                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               354                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1913376.225989                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.475132                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.545850                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.545850                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          306                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.597656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354670722                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354670722                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1107045433000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677334830                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677334830                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677334830                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677334830                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677334830                       # number of overall hits
system.cpu.icache.overall_hits::total       677334830                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          354                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           354                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          354                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            354                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          354                       # number of overall misses
system.cpu.icache.overall_misses::total           354                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     70663000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     70663000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     70663000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     70663000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     70663000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     70663000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677335184                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677335184                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677335184                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677335184                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677335184                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677335184                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 199612.994350                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 199612.994350                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 199612.994350                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 199612.994350                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 199612.994350                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 199612.994350                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           48                       # number of writebacks
system.cpu.icache.writebacks::total                48                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     70309000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70309000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     70309000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70309000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     70309000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70309000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 198612.994350                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 198612.994350                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 198612.994350                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 198612.994350                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 198612.994350                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 198612.994350                       # average overall mshr miss latency
system.cpu.icache.replacements                     48                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1107045433000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1107045433000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1107045433000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.593537                       # Cycle average of tags in use
system.l2.tags.total_refs                     1576714                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518833                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.038962                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.007480                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.926788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.659270                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997881                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998825                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1517                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13132545                       # Number of tag accesses
system.l2.tags.data_accesses                 13132545                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1107045433000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657325                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657325                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           48                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               48                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            211932                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               211932                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3041                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3041                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         161029                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161029                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                164070                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164070                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               164070                       # number of overall hits
system.l2.overall_hits::total                  164070                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63435                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63435                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              354                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       454941                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          454941                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              518376                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518730                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                354                       # number of overall misses
system.l2.overall_misses::cpu.data             518376                       # number of overall misses
system.l2.overall_misses::total                518730                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  20037281500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20037281500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     69777500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69777500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 101692455000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 101692455000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      69777500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  121729736500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     121799514000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     69777500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 121729736500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    121799514000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657325                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657325                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           48                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           48                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        211932                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           211932                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       615970                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        615970                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682446                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682800                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682446                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682800                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.954254                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.954254                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738577                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738577                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759585                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.759710                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759585                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.759710                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 315871.072752                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 315871.072752                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 197111.581921                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 197111.581921                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 223528.886163                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 223528.886163                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 197111.581921                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 234829.036259                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 234803.296513                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 197111.581921                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 234829.036259                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 234803.296513                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               508233                       # number of writebacks
system.l2.writebacks::total                    508233                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        63435                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63435                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454941                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454941                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         518376                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518730                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        518376                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518730                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19402931500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19402931500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     66237500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     66237500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  97143045000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  97143045000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     66237500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 116545976500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 116612214000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     66237500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 116545976500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 116612214000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.954254                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.954254                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738577                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738577                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759585                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759710                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759585                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.759710                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 305871.072752                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 305871.072752                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 187111.581921                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 187111.581921                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 213528.886163                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 213528.886163                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 187111.581921                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 224829.036259                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 224803.296513                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 187111.581921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 224829.036259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 224803.296513                       # average overall mshr miss latency
system.l2.replacements                         516785                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1107045433000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16153.904905                       # Cycle average of tags in use
system.l3.tags.total_refs                     1035144                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    287998                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.594275                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        1.235734                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          9.116639                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      16143.552532                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000075                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000556                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.985324                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.985956                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16318                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses               16960087294                       # Number of tag accesses
system.l3.tags.data_accesses              16960087294                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1107045433000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       508232                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           508232                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                694                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   694                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         230052                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            230052                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                230746                       # number of demand (read+write) hits
system.l3.demand_hits::total                   230746                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               230746                       # number of overall hits
system.l3.overall_hits::total                  230746                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            62741                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62741                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          354                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       224889                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          225243                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              287630                       # number of demand (read+write) misses
system.l3.demand_misses::total                 287984                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                354                       # number of overall misses
system.l3.overall_misses::cpu.data             287630                       # number of overall misses
system.l3.overall_misses::total                287984                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  18693695500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   18693695500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     62343500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  88342836000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  88405179500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      62343500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  107036531500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     107098875000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     62343500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 107036531500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    107098875000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       508232                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       508232                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63435                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63435                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          354                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454941                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455295                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518376                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518730                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518376                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518730                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.989060                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.989060                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.494326                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.494719                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.554868                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.555171                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.554868                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.555171                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 297950.231906                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 297950.231906                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 176111.581921                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 392828.622120                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 392488.021825                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 176111.581921                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 372132.710427                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 371891.754403                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 176111.581921                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 372132.710427                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 371891.754403                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               264901                       # number of writebacks
system.l3.writebacks::total                    264901                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data        62741                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62741                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          354                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       224889                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       225243                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         287630                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            287984                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        287630                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           287984                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  17689839500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  17689839500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     56679500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  84744612000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  84801291500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     56679500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 102434451500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 102491131000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     56679500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 102434451500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 102491131000                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.989060                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.989060                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.494326                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.494719                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.554868                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.555171                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.554868                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.555171                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 281950.231906                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 281950.231906                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 160111.581921                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 376828.622120                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 376488.021825                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 160111.581921                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 356132.710427                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 355891.754403                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 160111.581921                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 356132.710427                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 355891.754403                       # average overall mshr miss latency
system.l3.replacements                         271614                       # number of replacements
system.membus.snoop_filter.tot_requests        559304                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       271320                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1107045433000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             225243                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       264901                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6419                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62741                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62741                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        225243                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       847288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       847288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 847288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     35384640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     35384640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35384640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287984                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287984    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287984                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1618909000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1439921000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1576714                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       893914                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            664                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          664                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1107045433000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616324                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1430459                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           48                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39874                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          211932                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         211932                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66476                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66476                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           354                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       615970                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2470690                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2471446                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85745344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85771072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          788399                       # Total snoops (count)
system.tol2bus.snoopTraffic                  49480576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1683131                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000395                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019858                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1682467     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    664      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1683131                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1445730000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            531000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1129635000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1107045433000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            455295                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       773133                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           14895                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63435                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63435                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       455295                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1553874                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65725568                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          271614                       # Total snoops (count)
system.tol3bus.snoopTraffic                  16953664                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1306758                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.207853                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.405771                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1035144     79.21%     79.21% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 271614     20.79%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1306758                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1025804000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         778095000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
