Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Nbit_MOSI_SPI_Buffer_tb_behav xil_defaultlib.Nbit_MOSI_SPI_Buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'i_N_transmit' [C:/Projects/FPGA_SSD1331_OLED_Interface/src/test/Nbit_MOSI_SPI_Buffer_tb.v:55]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Projects/FPGA_SSD1331_OLED_Interface/src/Nbit_MOSI_SPI_Buffer.v" Line 2. Module Nbit_MOSI_SPI_Buffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/FPGA_SSD1331_OLED_Interface/src/Nbit_MOSI_SPI.v" Line 2. Module Nbit_MOSI_SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/FPGA_SSD1331_OLED_Interface/src/Nbit_MOSI_SPI_Buffer.v" Line 2. Module Nbit_MOSI_SPI_Buffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/FPGA_SSD1331_OLED_Interface/src/Nbit_MOSI_SPI.v" Line 2. Module Nbit_MOSI_SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Nbit_MOSI_SPI_Buffer
Compiling module xil_defaultlib.Nbit_MOSI_SPI
Compiling module xil_defaultlib.Nbit_MOSI_SPI_Buffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Nbit_MOSI_SPI_Buffer_tb_behav
