C -1200 -700 "PWRDWN*" -1250 -700 1 1 -1200 -700 -1150 -700 0 41 0 R
B
("PWRDWN*")
END
L -1200 -700 -1150 -700 -1 4
T -1143 -700 0.00 0.00 41 0 0 0 0 7 32
PWRDWN*
X "VHDL_MODE" "IN" -2700 -700 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2700 -659 0.00 0.00 20 0 0 0 0 1 1 0 76
C -1200 -800 "RTRIG" -1250 -800 0 0 41 0 R
L -1200 -800 -1150 -800 -1 4
T -1143 -800 0.00 0.00 41 0 0 0 0 5 32
RTRIG
X "VHDL_MODE" "IN" -2700 -800 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2700 -759 0.00 0.00 20 0 0 0 0 1 1 0 76
C -1200 -900 "PROGRAM*" -1250 -900 1 1 -1200 -900 -1150 -900 0 41 0 R
B
("PROGRAM*")
END
L -1200 -900 -1150 -900 -1 4
T -1143 -900 0.00 0.00 41 0 0 0 0 8 32
PROGRAM*
X "VHDL_MODE" "IN" -2700 -900 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2700 -859 0.00 0.00 20 0 0 0 0 1 1 0 76
C -1200 -1000 "CCLK" -1250 -1000 0 0 41 0 R
L -1200 -1000 -1150 -1000 -1 4
T -1143 -1000 0.00 0.00 41 0 0 0 0 4 32
CCLK
X "VHDL_MODE" "IN" -2700 -1000 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2700 -959 0.00 0.00 20 0 0 0 0 1 1 0 76
C -1200 -1100 "ISPARE2" -1250 -1100 0 0 41 0 R
L -1200 -1100 -1150 -1100 -1 4
T -1143 -1100 0.00 0.00 41 0 0 0 0 7 32
ISPARE2
X "VHDL_MODE" "IN" -2700 -1100 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2700 -1059 0.00 0.00 20 0 0 0 0 1 1 0 76
C -1200 -1200 "ISPARE1" -1250 -1200 0 0 41 0 R
L -1200 -1200 -1150 -1200 -1 4
T -1143 -1200 0.00 0.00 41 0 0 0 0 7 32
ISPARE1
X "VHDL_MODE" "IN" -2700 -1200 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2700 -1159 0.00 0.00 20 0 0 0 0 1 1 0 76
C -1200 -1300 "RESET*" -1250 -1300 1 1 -1200 -1300 -1150 -1300 0 41 0 R
B
("RESET*")
END
L -1200 -1300 -1150 -1300 -1 4
T -1143 -1300 0.00 0.00 41 0 0 0 0 6 32
RESET*
X "VHDL_MODE" "IN" -2700 -1300 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2700 -1259 0.00 0.00 20 0 0 0 0 1 1 0 76
C -1200 -1400 "DIN" -1250 -1400 0 0 41 0 R
L -1200 -1400 -1150 -1400 -1 4
T -1143 -1400 0.00 0.00 41 0 0 0 0 3 32
DIN
X "VHDL_MODE" "IN" -2700 -1400 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2700 -1359 0.00 0.00 20 0 0 0 0 1 1 0 76
C -1200 -1500 "BWRFLG_MEMD15" -1250 -1500 0 0 41 0 R
L -1200 -1500 -1150 -1500 -1 4
T -1143 -1500 0.00 0.00 41 0 0 0 0 13 32
BWRFLG_MEMD15
X "VHDL_MODE" "IN" -2700 -1500 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2700 -1459 0.00 0.00 20 0 0 0 0 1 1 0 76
C -1200 -1600 "BSYNCLR24*" -1250 -1600 1 1 -1200 -1600 -1150 -1600 0 41 0 R
B
("BSYNCLR24*")
END
L -1200 -1600 -1150 -1600 -1 4
T -1143 -1600 0.00 0.00 41 0 0 0 0 10 32
BSYNCLR24*
X "VHDL_MODE" "IN" -2700 -1600 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2700 -1559 0.00 0.00 20 0 0 0 0 1 1 0 76
C -1200 -1700 "BSYNCLR*" -1250 -1700 1 1 -1200 -1700 -1150 -1700 0 41 0 R
B
("BSYNCLR*")
END
L -1200 -1700 -1150 -1700 -1 4
T -1143 -1700 0.00 0.00 41 0 0 0 0 8 32
BSYNCLR*
X "VHDL_MODE" "IN" -2700 -1700 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2700 -1659 0.00 0.00 20 0 0 0 0 1 1 0 76
C -1200 -1800 "BGTRIG*" -1250 -1800 1 1 -1200 -1800 -1150 -1800 0 41 0 R
B
("BGTRIG*")
END
L -1200 -1800 -1150 -1800 -1 4
T -1143 -1800 0.00 0.00 41 0 0 0 0 7 32
BGTRIG*
X "VHDL_MODE" "IN" -2700 -1800 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2700 -1759 0.00 0.00 20 0 0 0 0 1 1 0 76
C -1200 -1900 "BFECBUSY" -1250 -1900 0 0 41 0 R
L -1200 -1900 -1150 -1900 -1 4
T -1143 -1900 0.00 0.00 41 0 0 0 0 8 32
BFECBUSY
X "VHDL_MODE" "IN" -2700 -1900 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2700 -1859 0.00 0.00 20 0 0 0 0 1 1 0 76
C -1200 -2000 "BERR_RESET" -1250 -2000 0 0 41 0 R
L -1200 -2000 -1150 -2000 -1 4
T -1143 -2000 0.00 0.00 41 0 0 0 0 10 32
BERR_RESET
X "VHDL_MODE" "IN" -2700 -2000 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2700 -1959 0.00 0.00 20 0 0 0 0 1 1 0 76
C -1200 -2100 "BENW3*" -1250 -2100 1 1 -1200 -2100 -1150 -2100 0 41 0 R
B
("BENW3*")
END
L -1200 -2100 -1150 -2100 -1 4
T -1143 -2100 0.00 0.00 41 0 0 0 0 6 32
BENW3*
X "VHDL_MODE" "IN" -2700 -2100 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2700 -2059 0.00 0.00 20 0 0 0 0 1 1 0 76
C -1200 -2200 "BENW1*" -1250 -2200 1 1 -1200 -2200 -1150 -2200 0 41 0 R
B
("BENW1*")
END
L -1200 -2200 -1150 -2200 -1 4
T -1143 -2200 0.00 0.00 41 0 0 0 0 6 32
BENW1*
X "VHDL_MODE" "IN" -2700 -2200 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2700 -2159 0.00 0.00 20 0 0 0 0 1 1 0 76
C -1200 -2300 "BCLK" -1250 -2300 0 0 41 0 R
L -1200 -2300 -1150 -2300 -1 4
T -1143 -2300 0.00 0.00 41 0 0 0 0 4 32
BCLK
X "VHDL_MODE" "IN" -2700 -2300 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2700 -2259 0.00 0.00 20 0 0 0 0 1 1 0 76
C -1200 -2400 "BCGTHACK2" -1250 -2400 0 0 41 0 R
L -1200 -2400 -1150 -2400 -1 4
T -1143 -2400 0.00 0.00 41 0 0 0 0 9 32
BCGTHACK2
X "VHDL_MODE" "IN" -2700 -2400 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2700 -2359 0.00 0.00 20 0 0 0 0 1 1 0 76
C -1200 -2500 "BCGTHACK1" -1250 -2500 0 0 41 0 R
L -1200 -2500 -1150 -2500 -1 4
T -1143 -2500 0.00 0.00 41 0 0 0 0 9 32
BCGTHACK1
X "VHDL_MODE" "IN" -2700 -2500 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2700 -2459 0.00 0.00 20 0 0 0 0 1 1 0 76
C -1200 -2600 "BCCLR*" -1250 -2600 1 1 -1200 -2600 -1150 -2600 0 41 0 R
B
("BCCLR*")
END
L -1200 -2600 -1150 -2600 -1 4
T -1143 -2600 0.00 0.00 41 0 0 0 0 6 32
BCCLR*
X "VHDL_MODE" "IN" -2700 -2600 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2700 -2559 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1150 -700 "RDATA*" 1200 -700 1 1 1150 -700 1100 -700 0 41 0 L
B
("RDATA*")
END
L 1150 -700 1100 -700 -1 4
T 1094 -700 0.00 0.00 41 0 0 2 0 6 32
RDATA*
X "VHDL_MODE" "OUT" 1850 -700 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "OUT" 1850 -659 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1150 -800 "OSPARE2" 1200 -800 0 0 41 0 L
L 1150 -800 1100 -800 -1 4
T 1094 -800 0.00 0.00 41 0 0 2 0 7 32
OSPARE2
X "VHDL_MODE" "OUT" 1850 -800 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "OUT" 1850 -759 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1150 -900 "OSPARE1" 1200 -900 0 0 41 0 L
L 1150 -900 1100 -900 -1 4
T 1094 -900 0.00 0.00 41 0 0 2 0 7 32
OSPARE1
X "VHDL_MODE" "OUT" 1850 -900 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "OUT" 1850 -859 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1150 -1000 "M2" 1200 -1000 0 0 41 0 L
L 1150 -1000 1100 -1000 -1 4
T 1094 -1000 0.00 0.00 41 0 0 2 0 2 32
M2
X "VHDL_MODE" "OUT" 1850 -1000 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "OUT" 1850 -959 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1150 -1100 "DOUT" 1200 -1100 0 0 41 0 L
L 1150 -1100 1100 -1100 -1 4
T 1094 -1100 0.00 0.00 41 0 0 2 0 4 32
DOUT
X "VHDL_MODE" "OUT" 1850 -1100 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "OUT" 1850 -1059 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1150 -1200 "BERR_SYNCLR24" 1200 -1200 0 0 41 0 L
L 1150 -1200 1100 -1200 -1 4
T 1094 -1200 0.00 0.00 41 0 0 2 0 13 32
BERR_SYNCLR24
X "VHDL_MODE" "OUT" 1850 -1200 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "OUT" 1850 -1159 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1150 -1300 "BERR_SYNCLR" 1200 -1300 0 0 41 0 L
L 1150 -1300 1100 -1300 -1 4
T 1094 -1300 0.00 0.00 41 0 0 2 0 11 32
BERR_SYNCLR
X "VHDL_MODE" "OUT" 1850 -1300 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "OUT" 1850 -1259 0.00 0.00 20 0 0 0 0 1 1 0 76
C -500 150 "P20" -500 200 0 0 41 1 L
L -500 150 -500 100 -1 4
T -500 94 90.00 0.00 41 0 0 2 0 3 32
P20
X "VHDL_MODE" "INOUT" -500 850 90.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "BIDIR" -459 850 90.00 0.00 20 0 0 0 0 1 1 0 76
C -400 150 "P43" -400 200 0 0 41 1 L
L -400 150 -400 100 -1 4
T -400 94 90.00 0.00 41 0 0 2 0 3 32
P43
X "VHDL_MODE" "INOUT" -400 850 90.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "BIDIR" -359 850 90.00 0.00 20 0 0 0 0 1 1 0 76
C -300 150 "P44" -300 200 0 0 41 1 L
L -300 150 -300 100 -1 4
T -300 94 90.00 0.00 41 0 0 2 0 3 32
P44
X "VHDL_MODE" "INOUT" -300 850 90.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "BIDIR" -259 850 90.00 0.00 20 0 0 0 0 1 1 0 76
C -200 150 "ES24_MEMD" -200 200 0 0 41 1 L
L -200 150 -200 100 -1 4
T -200 94 90.00 0.00 41 0 0 2 0 9 32
ES24_MEMD
X "VHDL_MODE" "INOUT" -200 850 90.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "BIDIR" -159 850 90.00 0.00 20 0 0 0 0 1 1 0 76
C -100 150 "ES_MEMD" -100 200 0 0 41 1 L
L -100 150 -100 100 -1 4
T -100 94 90.00 0.00 41 0 0 2 0 7 32
ES_MEMD
X "VHDL_MODE" "INOUT" -100 850 90.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "BIDIR" -59 850 90.00 0.00 20 0 0 0 0 1 1 0 76
C 0 150 "BBD_CGT_HI<7..0>" 0 200 0 0 41 1 L
L 0 150 0 100 -1 4
T 0 94 90.00 0.00 41 0 0 2 0 16 32
BBD_CGT_HI<7..0>
X "VHDL_MODE" "INOUT" 0 850 90.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "BIDIR" 41 850 90.00 0.00 20 0 0 0 0 1 1 0 76
P "PART_TYPE" "3030PC44-100" 936 223 0.00 0.00 20 0 0 0 0 1 1 0 72
P "FILE" "gt_countert" 936 203 0.00 0.00 20 0 0 0 0 1 1 0 72
T -25 -1300 0.00 0.00 41 0 0 1 0 11 16
GT_COUNTERT
L -1150 -2700 1100 -2700 -1 4
L 1100 -2700 1100 100 -1 4
L 1100 100 -1150 100 -1 4
L -1150 100 -1150 -2700 -1 4
