$date
  2023-09-07T11:08:42.161013
$end
$version
  ROHD v0.4.2
$end
$comment
  Generated by ROHD - www.github.com/intel/rohd
$end
$timescale 1ps $end
$scope module pipeline_4_stages $end
  $var wire 1 s0 clk $end
  $var wire 1 s1 reset $end
  $var wire 8 s2 a $end
  $var wire 64 s3 result $end
  $var wire 8 s4 a_stage4 $end
  $var wire 8 s5 a_stage4_o $end
  $var wire 8 s6 a_stage4_i $end
  $var wire 8 s7 a_stage0_o $end
  $var wire 8 s8 a_stage0_i $end
  $var wire 8 s9 a_stage0 $end
  $var wire 8 s10 a_stage1_o $end
  $var wire 8 s11 a_stage1_i $end
  $var wire 8 s12 a_stage1 $end
  $var wire 8 s13 a_stage2_o $end
  $var wire 8 s14 a_stage2_i $end
  $var wire 8 s15 a_stage2 $end
  $var wire 8 s16 a_stage3_o $end
  $var wire 8 s17 a_stage3_i $end
  $var wire 8 s18 a_stage3 $end
  $scope module comb_stage4 $end
    $var wire 8 s19 _in0_a_stage4_i $end
    $var wire 8 s20 _in2_a_stage4 $end
    $var wire 8 s21 _out1_a_stage4 $end
    $var wire 8 s22 _out3_a_stage4_o $end
  $upscope $end
  $scope module ff_a $end
    $var wire 1 s23 _in0_reset $end
    $var wire 8 s24 _in1_const_0 $end
    $var wire 8 s25 _in2_const_0 $end
    $var wire 8 s26 _in3_const_0 $end
    $var wire 8 s27 _in4_const_0 $end
    $var wire 1 s28 _in5_const_1 $end
    $var wire 8 s29 _in6_a_stage0_o $end
    $var wire 8 s30 _in7_a_stage1_o $end
    $var wire 8 s31 _in8_a_stage2_o $end
    $var wire 8 s32 _in9_a_stage3_o $end
    $var wire 1 s33 _clk0_clk $end
    $var wire 8 s34 _out10_a_stage1_i $end
    $var wire 8 s35 _out11_a_stage2_i $end
    $var wire 8 s36 _out12_a_stage3_i $end
    $var wire 8 s37 _out13_a_stage4_i $end
  $upscope $end
  $scope module comb_stage0 $end
    $var wire 8 s38 _in0_a_stage0_i $end
    $var wire 8 s39 _in2__a_stage0_add__a_stage0_multiply_const_0 $end
    $var wire 8 s40 _in3_a_stage0 $end
    $var wire 8 s41 _out1_a_stage0 $end
    $var wire 8 s42 _out4_a_stage0_o $end
  $upscope $end
  $scope module comb_stage1 $end
    $var wire 8 s43 _in0_a_stage1_i $end
    $var wire 8 s44 _in2__a_stage1_add__a_stage1_multiply_const_1 $end
    $var wire 8 s45 _in3_a_stage1 $end
    $var wire 8 s46 _out1_a_stage1 $end
    $var wire 8 s47 _out4_a_stage1_o $end
  $upscope $end
  $scope module comb_stage2 $end
    $var wire 8 s48 _in0_a_stage2_i $end
    $var wire 8 s49 _in2__a_stage2_add__a_stage2_multiply_const_2 $end
    $var wire 8 s50 _in3_a_stage2 $end
    $var wire 8 s51 _out1_a_stage2 $end
    $var wire 8 s52 _out4_a_stage2_o $end
  $upscope $end
  $scope module comb_stage3 $end
    $var wire 8 s53 _in0_a_stage3_i $end
    $var wire 8 s54 _in2__a_stage3_add__a_stage3_multiply_const_3 $end
    $var wire 8 s55 _in3_a_stage3 $end
    $var wire 8 s56 _out1_a_stage3 $end
    $var wire 8 s57 _out4_a_stage3_o $end
  $upscope $end
$upscope $end
$enddefinitions $end
$dumpvars
0s0
zs1
bzzzzzzzz s2
b00000000000000000000000000000000000000000000000000000000zzzzzzzz s3
bzzzzzzzz s4
bzzzzzzzz s5
bzzzzzzzz s6
bxxxxxxxx s7
bzzzzzzzz s8
bxxxxxxxx s9
bxxxxxxxx s10
bzzzzzzzz s11
bxxxxxxxx s12
bxxxxxxxx s13
bzzzzzzzz s14
bxxxxxxxx s15
bxxxxxxxx s16
bzzzzzzzz s17
bxxxxxxxx s18
bzzzzzzzz s19
bzzzzzzzz s20
bzzzzzzzz s21
bzzzzzzzz s22
zs23
b00000000 s24
b00000000 s25
b00000000 s26
b00000000 s27
1s28
bxxxxxxxx s29
bxxxxxxxx s30
bxxxxxxxx s31
bxxxxxxxx s32
0s33
bzzzzzzzz s34
bzzzzzzzz s35
bzzzzzzzz s36
bzzzzzzzz s37
bzzzzzzzz s38
bxxxxxxxx s39
bxxxxxxxx s40
bxxxxxxxx s41
bxxxxxxxx s42
bzzzzzzzz s43
bxxxxxxxx s44
bxxxxxxxx s45
bxxxxxxxx s46
bxxxxxxxx s47
bzzzzzzzz s48
bxxxxxxxx s49
bxxxxxxxx s50
bxxxxxxxx s51
bxxxxxxxx s52
bzzzzzzzz s53
bxxxxxxxx s54
bxxxxxxxx s55
bxxxxxxxx s56
bxxxxxxxx s57
$end
#0
1s1
1s23
b00000101 s2
b00000101 s8
b00000101 s38
b00000101 s9
b00000101 s40
b00000101 s41
b00000101 s39
b00000101 s7
b00000101 s29
b00000101 s42
#5
1s0
1s33
b00000000 s11
b00000000 s34
b00000000 s43
b00000000 s14
b00000000 s35
b00000000 s48
b00000000 s17
b00000000 s36
b00000000 s53
b00000000 s6
b00000000 s19
b00000000 s37
b00000000 s12
b00000000 s45
b00000000 s46
b00000000 s44
b00000000 s10
b00000000 s30
b00000000 s47
b00000000 s15
b00000000 s50
b00000000 s51
b00000000 s49
b00000000 s13
b00000000 s31
b00000000 s52
b00000000 s18
b00000000 s55
b00000000 s56
b00000000 s54
b00000000 s16
b00000000 s32
b00000000 s57
b00000000 s4
b00000000 s20
b00000000 s21
b00000000 s5
b00000000 s22
b0000000000000000000000000000000000000000000000000000000000000000 s3
#10
0s0
0s33
0s1
0s23
#15
1s0
1s33
b00000101 s11
b00000101 s34
b00000101 s43
b00001010 s12
b00001010 s45
b00001010 s46
b00010100 s44
b00001010 s10
b00001010 s30
b00001010 s47
#20
0s0
0s33
#25
1s0
1s33
b00001010 s14
b00001010 s35
b00001010 s48
b00011110 s15
b00011110 s50
b00011110 s51
b01011010 s49
b00011110 s13
b00011110 s31
b00011110 s52
#30
0s0
0s33
#35
1s0
1s33
b00011110 s17
b00011110 s36
b00011110 s53
b01111000 s18
b01111000 s55
b01111000 s56
b11100000 s54
b01111000 s16
b01111000 s32
b01111000 s57
#40
0s0
0s33
#45
1s0
1s33
b01111000 s6
b01111000 s19
b01111000 s37
b01111000 s4
b01111000 s20
b01111000 s21
b01111000 s5
b01111000 s22
b0000000000000000000000000000000000000000000000000000000001111000 s3
#50
0s0
0s33
#55
1s0
1s33
#60
0s0
0s33
#65
1s0
1s33
#70
0s0
0s33
#75
1s0
1s33
#80
0s0
0s33
#85
1s0
1s33
#90
0s0
0s33
#95
1s0
1s33
#100
0s0
0s33
