+incdir+/home/vinhkhang/Documents/Verilog/add_sub_4bit
+incdir+/home/vinhkhang/Documents/Verilog/ALU
+incdir+/home/vinhkhang/Documents/Verilog/AND2
+incdir+/home/vinhkhang/Documents/Verilog/counter4bit
+incdir+/home/vinhkhang/Documents/Verilog/decoder/2to4
+incdir+/home/vinhkhang/Documents/Verilog/decoder/3to8
+incdir+/home/vinhkhang/Documents/Verilog/dflipflop
+incdir+/home/vinhkhang/Documents/Verilog/divide4bit
+incdir+/home/vinhkhang/Documents/Verilog/encoder/encoder4to2
+incdir+/home/vinhkhang/Documents/Verilog/encoder/encoder8to3
+incdir+/home/vinhkhang/Documents/Verilog/fa_4bit
+incdir+/home/vinhkhang/Documents/Verilog/FSM/mealy
+incdir+/home/vinhkhang/Documents/Verilog/FSM/moore
+incdir+/home/vinhkhang/Documents/Verilog/full_adder
+incdir+/home/vinhkhang/Documents/Verilog/full_subtractor
+incdir+/home/vinhkhang/Documents/Verilog/half_adder
+incdir+/home/vinhkhang/Documents/Verilog/mul4bit
+incdir+/home/vinhkhang/Documents/Verilog/mux2to1
+incdir+/home/vinhkhang/Documents/Verilog/OnClass
+incdir+/home/vinhkhang/Documents/Verilog/RAM/basic/asynchronous
+incdir+/home/vinhkhang/Documents/Verilog/RAM/basic/synchronous
+incdir+/home/vinhkhang/Documents/Verilog/RAM/dual_port/asynchronous
+incdir+/home/vinhkhang/Documents/Verilog/RAM/dual_port/synchronous
+incdir+/home/vinhkhang/Documents/Verilog/RAM/single_port/asynchronous
+incdir+/home/vinhkhang/Documents/Verilog/RAM/single_port/synchronous
+incdir+/home/vinhkhang/Documents/Verilog/shift_left_4bit
+incdir+/home/vinhkhang/Documents/Verilog/shift_left_right
+incdir+/home/vinhkhang/Documents/Verilog/Task4-6
+incdir+/home/vinhkhang/Documents/Verilog/Task4-6/tb
+incdir+/home/vinhkhang/Documents/Verilog/add_sub_4bit
+incdir+/home/vinhkhang/Documents/Verilog/ALU
+incdir+/home/vinhkhang/Documents/Verilog/AND2
+incdir+/home/vinhkhang/Documents/Verilog/counter4bit
+incdir+/home/vinhkhang/Documents/Verilog/decoder/2to4
+incdir+/home/vinhkhang/Documents/Verilog/decoder/3to8
+incdir+/home/vinhkhang/Documents/Verilog/dflipflop
+incdir+/home/vinhkhang/Documents/Verilog/divide4bit
+incdir+/home/vinhkhang/Documents/Verilog/encoder/encoder4to2
+incdir+/home/vinhkhang/Documents/Verilog/encoder/encoder8to3
+incdir+/home/vinhkhang/Documents/Verilog/fa_4bit
+incdir+/home/vinhkhang/Documents/Verilog/FSM/mealy
+incdir+/home/vinhkhang/Documents/Verilog/FSM/moore
+incdir+/home/vinhkhang/Documents/Verilog/full_adder
+incdir+/home/vinhkhang/Documents/Verilog/full_subtractor
+incdir+/home/vinhkhang/Documents/Verilog/half_adder
+incdir+/home/vinhkhang/Documents/Verilog/mul4bit
+incdir+/home/vinhkhang/Documents/Verilog/mux2to1
+incdir+/home/vinhkhang/Documents/Verilog/OnClass
+incdir+/home/vinhkhang/Documents/Verilog/RAM/basic/asynchronous
+incdir+/home/vinhkhang/Documents/Verilog/RAM/basic/synchronous
+incdir+/home/vinhkhang/Documents/Verilog/RAM/dual_port/asynchronous
+incdir+/home/vinhkhang/Documents/Verilog/RAM/dual_port/synchronous
+incdir+/home/vinhkhang/Documents/Verilog/RAM/single_port/asynchronous
+incdir+/home/vinhkhang/Documents/Verilog/RAM/single_port/synchronous
+incdir+/home/vinhkhang/Documents/Verilog/shift_left_4bit
+incdir+/home/vinhkhang/Documents/Verilog/shift_left_right
+incdir+/home/vinhkhang/Documents/Verilog/Task4-6
+incdir+/home/vinhkhang/Documents/Verilog/Task4-6/tb