// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="mac_header_add,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcku040-ffva1156-2-e,HLS_INPUT_CLOCK=6.660000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=5.373200,HLS_SYN_LAT=5,HLS_SYN_TPT=2,HLS_SYN_MEM=11,HLS_SYN_DSP=0,HLS_SYN_FF=979,HLS_SYN_LUT=1299,HLS_VERSION=2018_3}" *)

module mac_header_add (
        dataIn_TDATA,
        dataIn_TKEEP,
        dataIn_TLAST,
        dataIn_TUSER,
        dataOut_TDATA,
        dataOut_TKEEP,
        dataOut_TLAST,
        dataOut_TUSER,
        SrcMacAddress_V,
        DestMacAddress_V,
        ap_clk,
        ap_rst_n,
        dataIn_TVALID,
        dataIn_TREADY,
        dataOut_TVALID,
        dataOut_TREADY
);


input  [63:0] dataIn_TDATA;
input  [7:0] dataIn_TKEEP;
input  [0:0] dataIn_TLAST;
input  [111:0] dataIn_TUSER;
output  [63:0] dataOut_TDATA;
output  [7:0] dataOut_TKEEP;
output  [0:0] dataOut_TLAST;
output  [111:0] dataOut_TUSER;
input  [47:0] SrcMacAddress_V;
input  [47:0] DestMacAddress_V;
input   ap_clk;
input   ap_rst_n;
input   dataIn_TVALID;
output   dataIn_TREADY;
output   dataOut_TVALID;
input   dataOut_TREADY;

 reg    ap_rst_n_inv;
wire    add_mac_header_U0_ap_start;
wire    add_mac_header_U0_ap_done;
wire    add_mac_header_U0_ap_continue;
wire    add_mac_header_U0_ap_idle;
wire    add_mac_header_U0_ap_ready;
wire   [184:0] add_mac_header_U0_dataFifo_V_din;
wire    add_mac_header_U0_dataFifo_V_write;
wire   [15:0] add_mac_header_U0_dataLenFifo_V_V_din;
wire    add_mac_header_U0_dataLenFifo_V_V_write;
wire    add_mac_header_U0_start_out;
wire    add_mac_header_U0_start_write;
wire    add_mac_header_U0_dataIn_TREADY;
wire    edit_len_field_U0_ap_start;
wire    edit_len_field_U0_ap_done;
wire    edit_len_field_U0_ap_continue;
wire    edit_len_field_U0_ap_idle;
wire    edit_len_field_U0_ap_ready;
wire    edit_len_field_U0_dataFifo_V_read;
wire    edit_len_field_U0_dataLenFifo_V_V_read;
wire   [63:0] edit_len_field_U0_dataOut_TDATA;
wire    edit_len_field_U0_dataOut_TVALID;
wire   [7:0] edit_len_field_U0_dataOut_TKEEP;
wire   [0:0] edit_len_field_U0_dataOut_TLAST;
wire   [111:0] edit_len_field_U0_dataOut_TUSER;
wire    ap_sync_continue;
wire    dataFifo_V_full_n;
wire   [184:0] dataFifo_V_dout;
wire    dataFifo_V_empty_n;
wire    dataLenFifo_V_V_full_n;
wire   [15:0] dataLenFifo_V_V_dout;
wire    dataLenFifo_V_V_empty_n;
wire   [0:0] start_for_edit_len_field_U0_din;
wire    start_for_edit_len_field_U0_full_n;
wire   [0:0] start_for_edit_len_field_U0_dout;
wire    start_for_edit_len_field_U0_empty_n;
wire    edit_len_field_U0_start_full_n;
wire    edit_len_field_U0_start_write;

add_mac_header add_mac_header_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(add_mac_header_U0_ap_start),
    .start_full_n(start_for_edit_len_field_U0_full_n),
    .ap_done(add_mac_header_U0_ap_done),
    .ap_continue(add_mac_header_U0_ap_continue),
    .ap_idle(add_mac_header_U0_ap_idle),
    .ap_ready(add_mac_header_U0_ap_ready),
    .dataFifo_V_din(add_mac_header_U0_dataFifo_V_din),
    .dataFifo_V_full_n(dataFifo_V_full_n),
    .dataFifo_V_write(add_mac_header_U0_dataFifo_V_write),
    .dataLenFifo_V_V_din(add_mac_header_U0_dataLenFifo_V_V_din),
    .dataLenFifo_V_V_full_n(dataLenFifo_V_V_full_n),
    .dataLenFifo_V_V_write(add_mac_header_U0_dataLenFifo_V_V_write),
    .dataIn_TVALID(dataIn_TVALID),
    .start_out(add_mac_header_U0_start_out),
    .start_write(add_mac_header_U0_start_write),
    .dataIn_TDATA(dataIn_TDATA),
    .dataIn_TREADY(add_mac_header_U0_dataIn_TREADY),
    .dataIn_TKEEP(dataIn_TKEEP),
    .dataIn_TLAST(dataIn_TLAST),
    .dataIn_TUSER(dataIn_TUSER)
);

edit_len_field edit_len_field_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(edit_len_field_U0_ap_start),
    .ap_done(edit_len_field_U0_ap_done),
    .ap_continue(edit_len_field_U0_ap_continue),
    .ap_idle(edit_len_field_U0_ap_idle),
    .ap_ready(edit_len_field_U0_ap_ready),
    .dataFifo_V_dout(dataFifo_V_dout),
    .dataFifo_V_empty_n(dataFifo_V_empty_n),
    .dataFifo_V_read(edit_len_field_U0_dataFifo_V_read),
    .dataLenFifo_V_V_dout(dataLenFifo_V_V_dout),
    .dataLenFifo_V_V_empty_n(dataLenFifo_V_V_empty_n),
    .dataLenFifo_V_V_read(edit_len_field_U0_dataLenFifo_V_V_read),
    .dataOut_TREADY(dataOut_TREADY),
    .dataOut_TDATA(edit_len_field_U0_dataOut_TDATA),
    .dataOut_TVALID(edit_len_field_U0_dataOut_TVALID),
    .dataOut_TKEEP(edit_len_field_U0_dataOut_TKEEP),
    .dataOut_TLAST(edit_len_field_U0_dataOut_TLAST),
    .dataOut_TUSER(edit_len_field_U0_dataOut_TUSER)
);

fifo_w185_d16_A dataFifo_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_mac_header_U0_dataFifo_V_din),
    .if_full_n(dataFifo_V_full_n),
    .if_write(add_mac_header_U0_dataFifo_V_write),
    .if_dout(dataFifo_V_dout),
    .if_empty_n(dataFifo_V_empty_n),
    .if_read(edit_len_field_U0_dataFifo_V_read)
);

fifo_w16_d4_A dataLenFifo_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_mac_header_U0_dataLenFifo_V_V_din),
    .if_full_n(dataLenFifo_V_V_full_n),
    .if_write(add_mac_header_U0_dataLenFifo_V_V_write),
    .if_dout(dataLenFifo_V_V_dout),
    .if_empty_n(dataLenFifo_V_V_empty_n),
    .if_read(edit_len_field_U0_dataLenFifo_V_V_read)
);

start_for_edit_len_field_U0 start_for_edit_len_field_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_edit_len_field_U0_din),
    .if_full_n(start_for_edit_len_field_U0_full_n),
    .if_write(add_mac_header_U0_start_write),
    .if_dout(start_for_edit_len_field_U0_dout),
    .if_empty_n(start_for_edit_len_field_U0_empty_n),
    .if_read(edit_len_field_U0_ap_ready)
);

assign add_mac_header_U0_ap_continue = 1'b1;

assign add_mac_header_U0_ap_start = 1'b1;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_continue = 1'b0;

assign dataIn_TREADY = add_mac_header_U0_dataIn_TREADY;

assign dataOut_TDATA = edit_len_field_U0_dataOut_TDATA;

assign dataOut_TKEEP = edit_len_field_U0_dataOut_TKEEP;

assign dataOut_TLAST = edit_len_field_U0_dataOut_TLAST;

assign dataOut_TUSER = edit_len_field_U0_dataOut_TUSER;

assign dataOut_TVALID = edit_len_field_U0_dataOut_TVALID;

assign edit_len_field_U0_ap_continue = 1'b1;

assign edit_len_field_U0_ap_start = start_for_edit_len_field_U0_empty_n;

assign edit_len_field_U0_start_full_n = 1'b1;

assign edit_len_field_U0_start_write = 1'b0;

assign start_for_edit_len_field_U0_din = 1'b1;

endmodule //mac_header_add
