

================================================================
== Vitis HLS Report for 'extendKey_Pipeline_extendKey_label5'
================================================================
* Date:           Fri Jun 17 13:14:49 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  1.914 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.400 us|  0.400 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- extendKey_label5  |        8|        8|         3|          2|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_7 = load i3 %i" [src/aes.cpp:156]   --->   Operation 9 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.58ns)   --->   "%icmp_ln155 = icmp_eq  i3 %i_7, i3 4" [src/aes.cpp:155]   --->   Operation 11 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.67ns)   --->   "%add_ln155 = add i3 %i_7, i3 1" [src/aes.cpp:155]   --->   Operation 13 'add' 'add_ln155' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln155, void %.split8, void %.preheader.preheader.exitStub" [src/aes.cpp:155]   --->   Operation 14 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln156 = trunc i3 %i_7" [src/aes.cpp:156]   --->   Operation 15 'trunc' 'trunc_ln156' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln156, i2 0" [src/aes.cpp:156]   --->   Operation 16 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i4 %shl_ln" [src/aes.cpp:156]   --->   Operation 17 'zext' 'zext_ln156' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%key_addr_3 = getelementptr i8 %key, i64 0, i64 %zext_ln156" [src/aes.cpp:156]   --->   Operation 18 'getelementptr' 'key_addr_3' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.67ns)   --->   "%one = load i4 %key_addr_3" [src/aes.cpp:82]   --->   Operation 19 'load' 'one' <Predicate = (!icmp_ln155)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%or_ln84 = or i4 %shl_ln, i4 1" [src/aes.cpp:84]   --->   Operation 20 'or' 'or_ln84' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i4 %or_ln84" [src/aes.cpp:84]   --->   Operation 21 'zext' 'zext_ln84' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%key_addr = getelementptr i8 %key, i64 0, i64 %zext_ln84" [src/aes.cpp:84]   --->   Operation 22 'getelementptr' 'key_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.67ns)   --->   "%two = load i4 %key_addr" [src/aes.cpp:84]   --->   Operation 23 'load' 'two' <Predicate = (!icmp_ln155)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln155 = store i3 %add_ln155, i3 %i" [src/aes.cpp:155]   --->   Operation 24 'store' 'store_ln155' <Predicate = (!icmp_ln155)> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln155)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.67>
ST_2 : Operation 25 [1/2] (0.67ns)   --->   "%one = load i4 %key_addr_3" [src/aes.cpp:82]   --->   Operation 25 'load' 'one' <Predicate = (!icmp_ln155)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 26 [1/2] (0.67ns)   --->   "%two = load i4 %key_addr" [src/aes.cpp:84]   --->   Operation 26 'load' 'two' <Predicate = (!icmp_ln155)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%or_ln86 = or i4 %shl_ln, i4 2" [src/aes.cpp:86]   --->   Operation 27 'or' 'or_ln86' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i4 %or_ln86" [src/aes.cpp:86]   --->   Operation 28 'zext' 'zext_ln86' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%key_addr_1 = getelementptr i8 %key, i64 0, i64 %zext_ln86" [src/aes.cpp:86]   --->   Operation 29 'getelementptr' 'key_addr_1' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (0.67ns)   --->   "%three = load i4 %key_addr_1" [src/aes.cpp:86]   --->   Operation 30 'load' 'three' <Predicate = (!icmp_ln155)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln88 = or i4 %shl_ln, i4 3" [src/aes.cpp:88]   --->   Operation 31 'or' 'or_ln88' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i4 %or_ln88" [src/aes.cpp:88]   --->   Operation 32 'zext' 'zext_ln88' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%key_addr_2 = getelementptr i8 %key, i64 0, i64 %zext_ln88" [src/aes.cpp:88]   --->   Operation 33 'getelementptr' 'key_addr_2' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (0.67ns)   --->   "%result = load i4 %key_addr_2" [src/aes.cpp:88]   --->   Operation 34 'load' 'result' <Predicate = (!icmp_ln155)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%i_cast43 = zext i3 %i_7" [src/aes.cpp:156]   --->   Operation 35 'zext' 'i_cast43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln154 = specloopname void @_ssdm_op_SpecLoopName, void @empty_53" [src/aes.cpp:154]   --->   Operation 36 'specloopname' 'specloopname_ln154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (0.67ns)   --->   "%three = load i4 %key_addr_1" [src/aes.cpp:86]   --->   Operation 37 'load' 'three' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 38 [1/2] (0.67ns)   --->   "%result = load i4 %key_addr_2" [src/aes.cpp:88]   --->   Operation 38 'load' 'result' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%or_ln89_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %one, i8 %two, i8 %three, i8 %result" [src/aes.cpp:89]   --->   Operation 39 'bitconcatenate' 'or_ln89_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i32 %w, i64 0, i64 %i_cast43" [src/aes.cpp:156]   --->   Operation 40 'getelementptr' 'w_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.23ns)   --->   "%store_ln156 = store i32 %or_ln89_2, i6 %w_addr" [src/aes.cpp:156]   --->   Operation 41 'store' 'store_ln156' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 10.8ns.

 <State 1>: 1.1ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', src/aes.cpp:156) on local variable 'i' [7]  (0 ns)
	'add' operation ('add_ln155', src/aes.cpp:155) [11]  (0.673 ns)
	'store' operation ('store_ln155', src/aes.cpp:155) of variable 'add_ln155', src/aes.cpp:155 on local variable 'i' [36]  (0.427 ns)

 <State 2>: 0.677ns
The critical path consists of the following:
	'load' operation ('c', src/aes.cpp:82) on array 'key' [20]  (0.677 ns)

 <State 3>: 1.91ns
The critical path consists of the following:
	'load' operation ('c', src/aes.cpp:86) on array 'key' [28]  (0.677 ns)
	'store' operation ('store_ln156', src/aes.cpp:156) of variable 'or_ln89_2', src/aes.cpp:89 on array 'w' [35]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
