{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 23 21:52:06 2010 " "Info: Processing started: Sat Jan 23 21:52:06 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PipelineCPU -c PipelineCPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PipelineCPU -c PipelineCPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "InstructionDecode:ID\|wrsrc " "Warning: Node \"InstructionDecode:ID\|wrsrc\" is a latch" {  } { { "InstructionDecode.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/InstructionDecode.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "InstructionDecode:ID\|mergeop " "Warning: Node \"InstructionDecode:ID\|mergeop\" is a latch" {  } { { "InstructionDecode.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/InstructionDecode.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 5 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "InstructionDecode:ID\|WideOr11~0 " "Info: Detected gated clock \"InstructionDecode:ID\|WideOr11~0\" as buffer" {  } { { "InstructionDecode.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/InstructionDecode.v" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "InstructionDecode:ID\|WideOr11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ir\[17\] " "Info: Detected ripple clock \"ir\[17\]\" as buffer" {  } { { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ir\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ir\[12\] " "Info: Detected ripple clock \"ir\[12\]\" as buffer" {  } { { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ir\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ir\[3\] " "Info: Detected ripple clock \"ir\[3\]\" as buffer" {  } { { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ir\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register ir\[3\] register pc\[29\] 144.15 MHz 6.937 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 144.15 MHz between source register \"ir\[3\]\" and destination register \"pc\[29\]\" (period= 6.937 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.598 ns + Longest register register " "Info: + Longest register to register delay is 5.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir\[3\] 1 REG LCFF_X68_Y38_N19 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X68_Y38_N19; Fanout = 11; REG Node = 'ir\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[3] } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.393 ns) 0.914 ns Add1~7 2 COMB LCCOMB_X69_Y38_N8 2 " "Info: 2: + IC(0.521 ns) + CELL(0.393 ns) = 0.914 ns; Loc. = LCCOMB_X69_Y38_N8; Fanout = 2; COMB Node = 'Add1~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { ir[3] Add1~7 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.324 ns Add1~8 3 COMB LCCOMB_X69_Y38_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 1.324 ns; Loc. = LCCOMB_X69_Y38_N10; Fanout = 2; COMB Node = 'Add1~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~7 Add1~8 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.414 ns) 2.195 ns Add2~9 4 COMB LCCOMB_X70_Y38_N10 2 " "Info: 4: + IC(0.457 ns) + CELL(0.414 ns) = 2.195 ns; Loc. = LCCOMB_X70_Y38_N10; Fanout = 2; COMB Node = 'Add2~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { Add1~8 Add2~9 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.266 ns Add2~11 5 COMB LCCOMB_X70_Y38_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.266 ns; Loc. = LCCOMB_X70_Y38_N12; Fanout = 2; COMB Node = 'Add2~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~9 Add2~11 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.425 ns Add2~13 6 COMB LCCOMB_X70_Y38_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 2.425 ns; Loc. = LCCOMB_X70_Y38_N14; Fanout = 2; COMB Node = 'Add2~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add2~11 Add2~13 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.496 ns Add2~15 7 COMB LCCOMB_X70_Y38_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.496 ns; Loc. = LCCOMB_X70_Y38_N16; Fanout = 2; COMB Node = 'Add2~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~13 Add2~15 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.567 ns Add2~17 8 COMB LCCOMB_X70_Y38_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.567 ns; Loc. = LCCOMB_X70_Y38_N18; Fanout = 2; COMB Node = 'Add2~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~15 Add2~17 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.638 ns Add2~19 9 COMB LCCOMB_X70_Y38_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.638 ns; Loc. = LCCOMB_X70_Y38_N20; Fanout = 2; COMB Node = 'Add2~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~17 Add2~19 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.709 ns Add2~21 10 COMB LCCOMB_X70_Y38_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.709 ns; Loc. = LCCOMB_X70_Y38_N22; Fanout = 2; COMB Node = 'Add2~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~19 Add2~21 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.780 ns Add2~23 11 COMB LCCOMB_X70_Y38_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.780 ns; Loc. = LCCOMB_X70_Y38_N24; Fanout = 2; COMB Node = 'Add2~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~21 Add2~23 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.851 ns Add2~25 12 COMB LCCOMB_X70_Y38_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.851 ns; Loc. = LCCOMB_X70_Y38_N26; Fanout = 2; COMB Node = 'Add2~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~23 Add2~25 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.922 ns Add2~27 13 COMB LCCOMB_X70_Y38_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.922 ns; Loc. = LCCOMB_X70_Y38_N28; Fanout = 2; COMB Node = 'Add2~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~25 Add2~27 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 3.068 ns Add2~29 14 COMB LCCOMB_X70_Y38_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.146 ns) = 3.068 ns; Loc. = LCCOMB_X70_Y38_N30; Fanout = 2; COMB Node = 'Add2~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Add2~27 Add2~29 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.139 ns Add2~31 15 COMB LCCOMB_X70_Y37_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.139 ns; Loc. = LCCOMB_X70_Y37_N0; Fanout = 2; COMB Node = 'Add2~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~29 Add2~31 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.210 ns Add2~33 16 COMB LCCOMB_X70_Y37_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 3.210 ns; Loc. = LCCOMB_X70_Y37_N2; Fanout = 2; COMB Node = 'Add2~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~31 Add2~33 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.281 ns Add2~35 17 COMB LCCOMB_X70_Y37_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.281 ns; Loc. = LCCOMB_X70_Y37_N4; Fanout = 2; COMB Node = 'Add2~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~33 Add2~35 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.352 ns Add2~37 18 COMB LCCOMB_X70_Y37_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.352 ns; Loc. = LCCOMB_X70_Y37_N6; Fanout = 2; COMB Node = 'Add2~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~35 Add2~37 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.423 ns Add2~39 19 COMB LCCOMB_X70_Y37_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.423 ns; Loc. = LCCOMB_X70_Y37_N8; Fanout = 2; COMB Node = 'Add2~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~37 Add2~39 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.494 ns Add2~41 20 COMB LCCOMB_X70_Y37_N10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.494 ns; Loc. = LCCOMB_X70_Y37_N10; Fanout = 2; COMB Node = 'Add2~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~39 Add2~41 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.565 ns Add2~43 21 COMB LCCOMB_X70_Y37_N12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 3.565 ns; Loc. = LCCOMB_X70_Y37_N12; Fanout = 2; COMB Node = 'Add2~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~41 Add2~43 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.724 ns Add2~45 22 COMB LCCOMB_X70_Y37_N14 2 " "Info: 22: + IC(0.000 ns) + CELL(0.159 ns) = 3.724 ns; Loc. = LCCOMB_X70_Y37_N14; Fanout = 2; COMB Node = 'Add2~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add2~43 Add2~45 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.795 ns Add2~47 23 COMB LCCOMB_X70_Y37_N16 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 3.795 ns; Loc. = LCCOMB_X70_Y37_N16; Fanout = 2; COMB Node = 'Add2~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~45 Add2~47 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.866 ns Add2~49 24 COMB LCCOMB_X70_Y37_N18 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 3.866 ns; Loc. = LCCOMB_X70_Y37_N18; Fanout = 2; COMB Node = 'Add2~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~47 Add2~49 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.937 ns Add2~51 25 COMB LCCOMB_X70_Y37_N20 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 3.937 ns; Loc. = LCCOMB_X70_Y37_N20; Fanout = 2; COMB Node = 'Add2~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~49 Add2~51 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.008 ns Add2~53 26 COMB LCCOMB_X70_Y37_N22 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 4.008 ns; Loc. = LCCOMB_X70_Y37_N22; Fanout = 2; COMB Node = 'Add2~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~51 Add2~53 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.418 ns Add2~54 27 COMB LCCOMB_X70_Y37_N24 2 " "Info: 27: + IC(0.000 ns) + CELL(0.410 ns) = 4.418 ns; Loc. = LCCOMB_X70_Y37_N24; Fanout = 2; COMB Node = 'Add2~54'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add2~53 Add2~54 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.946 ns) + CELL(0.150 ns) 5.514 ns pc~59 28 COMB LCCOMB_X68_Y38_N16 1 " "Info: 28: + IC(0.946 ns) + CELL(0.150 ns) = 5.514 ns; Loc. = LCCOMB_X68_Y38_N16; Fanout = 1; COMB Node = 'pc~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { Add2~54 pc~59 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.598 ns pc\[29\] 29 REG LCFF_X68_Y38_N17 3 " "Info: 29: + IC(0.000 ns) + CELL(0.084 ns) = 5.598 ns; Loc. = LCFF_X68_Y38_N17; Fanout = 3; REG Node = 'pc\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pc~59 pc[29] } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.674 ns ( 65.63 % ) " "Info: Total cell delay = 3.674 ns ( 65.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.924 ns ( 34.37 % ) " "Info: Total interconnect delay = 1.924 ns ( 34.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.598 ns" { ir[3] Add1~7 Add1~8 Add2~9 Add2~11 Add2~13 Add2~15 Add2~17 Add2~19 Add2~21 Add2~23 Add2~25 Add2~27 Add2~29 Add2~31 Add2~33 Add2~35 Add2~37 Add2~39 Add2~41 Add2~43 Add2~45 Add2~47 Add2~49 Add2~51 Add2~53 Add2~54 pc~59 pc[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.598 ns" { ir[3] {} Add1~7 {} Add1~8 {} Add2~9 {} Add2~11 {} Add2~13 {} Add2~15 {} Add2~17 {} Add2~19 {} Add2~21 {} Add2~23 {} Add2~25 {} Add2~27 {} Add2~29 {} Add2~31 {} Add2~33 {} Add2~35 {} Add2~37 {} Add2~39 {} Add2~41 {} Add2~43 {} Add2~45 {} Add2~47 {} Add2~49 {} Add2~51 {} Add2~53 {} Add2~54 {} pc~59 {} pc[29] {} } { 0.000ns 0.521ns 0.000ns 0.457ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.946ns 0.000ns } { 0.000ns 0.393ns 0.410ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.125 ns - Smallest " "Info: - Smallest clock skew is -1.125 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.825 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns CLK~clkctrl 2 COMB CLKCTRL_G3 40 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.537 ns) 2.825 ns pc\[29\] 3 REG LCFF_X68_Y38_N17 3 " "Info: 3: + IC(1.185 ns) + CELL(0.537 ns) = 2.825 ns; Loc. = LCFF_X68_Y38_N17; Fanout = 3; REG Node = 'pc\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.722 ns" { CLK~clkctrl pc[29] } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.02 % ) " "Info: Total cell delay = 1.526 ns ( 54.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.299 ns ( 45.98 % ) " "Info: Total interconnect delay = 1.299 ns ( 45.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { CLK CLK~clkctrl pc[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc[29] {} } { 0.000ns 0.000ns 0.114ns 1.185ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.950 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.424 ns) + CELL(0.537 ns) 3.950 ns ir\[3\] 2 REG LCFF_X68_Y38_N19 11 " "Info: 2: + IC(2.424 ns) + CELL(0.537 ns) = 3.950 ns; Loc. = LCFF_X68_Y38_N19; Fanout = 11; REG Node = 'ir\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.961 ns" { CLK ir[3] } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 38.63 % ) " "Info: Total cell delay = 1.526 ns ( 38.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.424 ns ( 61.37 % ) " "Info: Total interconnect delay = 2.424 ns ( 61.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.950 ns" { CLK ir[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.950 ns" { CLK {} CLK~combout {} ir[3] {} } { 0.000ns 0.000ns 2.424ns } { 0.000ns 0.989ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { CLK CLK~clkctrl pc[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc[29] {} } { 0.000ns 0.000ns 0.114ns 1.185ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.950 ns" { CLK ir[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.950 ns" { CLK {} CLK~combout {} ir[3] {} } { 0.000ns 0.000ns 2.424ns } { 0.000ns 0.989ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.598 ns" { ir[3] Add1~7 Add1~8 Add2~9 Add2~11 Add2~13 Add2~15 Add2~17 Add2~19 Add2~21 Add2~23 Add2~25 Add2~27 Add2~29 Add2~31 Add2~33 Add2~35 Add2~37 Add2~39 Add2~41 Add2~43 Add2~45 Add2~47 Add2~49 Add2~51 Add2~53 Add2~54 pc~59 pc[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.598 ns" { ir[3] {} Add1~7 {} Add1~8 {} Add2~9 {} Add2~11 {} Add2~13 {} Add2~15 {} Add2~17 {} Add2~19 {} Add2~21 {} Add2~23 {} Add2~25 {} Add2~27 {} Add2~29 {} Add2~31 {} Add2~33 {} Add2~35 {} Add2~37 {} Add2~39 {} Add2~41 {} Add2~43 {} Add2~45 {} Add2~47 {} Add2~49 {} Add2~51 {} Add2~53 {} Add2~54 {} pc~59 {} pc[29] {} } { 0.000ns 0.521ns 0.000ns 0.457ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.946ns 0.000ns } { 0.000ns 0.393ns 0.410ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { CLK CLK~clkctrl pc[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc[29] {} } { 0.000ns 0.000ns 0.114ns 1.185ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.950 ns" { CLK ir[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.950 ns" { CLK {} CLK~combout {} ir[3] {} } { 0.000ns 0.000ns 2.424ns } { 0.000ns 0.989ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ir\[3\] InstructionDecode:ID\|mergeop CLK 2.998 ns " "Info: Found hold time violation between source  pin or register \"ir\[3\]\" and destination pin or register \"InstructionDecode:ID\|mergeop\" for clock \"CLK\" (Hold time is 2.998 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.444 ns + Largest " "Info: + Largest clock skew is 4.444 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.394 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 8.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.424 ns) + CELL(0.787 ns) 4.200 ns ir\[3\] 2 REG LCFF_X68_Y38_N19 11 " "Info: 2: + IC(2.424 ns) + CELL(0.787 ns) = 4.200 ns; Loc. = LCFF_X68_Y38_N19; Fanout = 11; REG Node = 'ir\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { CLK ir[3] } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.420 ns) 4.961 ns InstructionDecode:ID\|WideOr11~0 3 COMB LCCOMB_X68_Y38_N20 1 " "Info: 3: + IC(0.341 ns) + CELL(0.420 ns) = 4.961 ns; Loc. = LCCOMB_X68_Y38_N20; Fanout = 1; COMB Node = 'InstructionDecode:ID\|WideOr11~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { ir[3] InstructionDecode:ID|WideOr11~0 } "NODE_NAME" } } { "InstructionDecode.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/InstructionDecode.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.651 ns) + CELL(0.000 ns) 6.612 ns InstructionDecode:ID\|WideOr11~0clkctrl 4 COMB CLKCTRL_G9 2 " "Info: 4: + IC(1.651 ns) + CELL(0.000 ns) = 6.612 ns; Loc. = CLKCTRL_G9; Fanout = 2; COMB Node = 'InstructionDecode:ID\|WideOr11~0clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.651 ns" { InstructionDecode:ID|WideOr11~0 InstructionDecode:ID|WideOr11~0clkctrl } "NODE_NAME" } } { "InstructionDecode.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/InstructionDecode.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.275 ns) 8.394 ns InstructionDecode:ID\|mergeop 5 REG LCCOMB_X68_Y38_N10 1 " "Info: 5: + IC(1.507 ns) + CELL(0.275 ns) = 8.394 ns; Loc. = LCCOMB_X68_Y38_N10; Fanout = 1; REG Node = 'InstructionDecode:ID\|mergeop'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { InstructionDecode:ID|WideOr11~0clkctrl InstructionDecode:ID|mergeop } "NODE_NAME" } } { "InstructionDecode.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/InstructionDecode.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.471 ns ( 29.44 % ) " "Info: Total cell delay = 2.471 ns ( 29.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.923 ns ( 70.56 % ) " "Info: Total interconnect delay = 5.923 ns ( 70.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.394 ns" { CLK ir[3] InstructionDecode:ID|WideOr11~0 InstructionDecode:ID|WideOr11~0clkctrl InstructionDecode:ID|mergeop } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.394 ns" { CLK {} CLK~combout {} ir[3] {} InstructionDecode:ID|WideOr11~0 {} InstructionDecode:ID|WideOr11~0clkctrl {} InstructionDecode:ID|mergeop {} } { 0.000ns 0.000ns 2.424ns 0.341ns 1.651ns 1.507ns } { 0.000ns 0.989ns 0.787ns 0.420ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.950 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 3.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.424 ns) + CELL(0.537 ns) 3.950 ns ir\[3\] 2 REG LCFF_X68_Y38_N19 11 " "Info: 2: + IC(2.424 ns) + CELL(0.537 ns) = 3.950 ns; Loc. = LCFF_X68_Y38_N19; Fanout = 11; REG Node = 'ir\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.961 ns" { CLK ir[3] } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 38.63 % ) " "Info: Total cell delay = 1.526 ns ( 38.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.424 ns ( 61.37 % ) " "Info: Total interconnect delay = 2.424 ns ( 61.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.950 ns" { CLK ir[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.950 ns" { CLK {} CLK~combout {} ir[3] {} } { 0.000ns 0.000ns 2.424ns } { 0.000ns 0.989ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.394 ns" { CLK ir[3] InstructionDecode:ID|WideOr11~0 InstructionDecode:ID|WideOr11~0clkctrl InstructionDecode:ID|mergeop } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.394 ns" { CLK {} CLK~combout {} ir[3] {} InstructionDecode:ID|WideOr11~0 {} InstructionDecode:ID|WideOr11~0clkctrl {} InstructionDecode:ID|mergeop {} } { 0.000ns 0.000ns 2.424ns 0.341ns 1.651ns 1.507ns } { 0.000ns 0.989ns 0.787ns 0.420ns 0.000ns 0.275ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.950 ns" { CLK ir[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.950 ns" { CLK {} CLK~combout {} ir[3] {} } { 0.000ns 0.000ns 2.424ns } { 0.000ns 0.989ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.196 ns - Shortest register register " "Info: - Shortest register to register delay is 1.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir\[3\] 1 REG LCFF_X68_Y38_N19 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X68_Y38_N19; Fanout = 11; REG Node = 'ir\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[3] } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.150 ns) 0.491 ns InstructionDecode:ID\|Decoder1~4 2 COMB LCCOMB_X68_Y38_N12 1 " "Info: 2: + IC(0.341 ns) + CELL(0.150 ns) = 0.491 ns; Loc. = LCCOMB_X68_Y38_N12; Fanout = 1; COMB Node = 'InstructionDecode:ID\|Decoder1~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { ir[3] InstructionDecode:ID|Decoder1~4 } "NODE_NAME" } } { "InstructionDecode.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/InstructionDecode.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 1.196 ns InstructionDecode:ID\|mergeop 3 REG LCCOMB_X68_Y38_N10 1 " "Info: 3: + IC(0.267 ns) + CELL(0.438 ns) = 1.196 ns; Loc. = LCCOMB_X68_Y38_N10; Fanout = 1; REG Node = 'InstructionDecode:ID\|mergeop'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { InstructionDecode:ID|Decoder1~4 InstructionDecode:ID|mergeop } "NODE_NAME" } } { "InstructionDecode.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/InstructionDecode.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.588 ns ( 49.16 % ) " "Info: Total cell delay = 0.588 ns ( 49.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.608 ns ( 50.84 % ) " "Info: Total interconnect delay = 0.608 ns ( 50.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { ir[3] InstructionDecode:ID|Decoder1~4 InstructionDecode:ID|mergeop } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.196 ns" { ir[3] {} InstructionDecode:ID|Decoder1~4 {} InstructionDecode:ID|mergeop {} } { 0.000ns 0.341ns 0.267ns } { 0.000ns 0.150ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "InstructionDecode.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/InstructionDecode.v" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } } { "InstructionDecode.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/InstructionDecode.v" 10 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.394 ns" { CLK ir[3] InstructionDecode:ID|WideOr11~0 InstructionDecode:ID|WideOr11~0clkctrl InstructionDecode:ID|mergeop } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.394 ns" { CLK {} CLK~combout {} ir[3] {} InstructionDecode:ID|WideOr11~0 {} InstructionDecode:ID|WideOr11~0clkctrl {} InstructionDecode:ID|mergeop {} } { 0.000ns 0.000ns 2.424ns 0.341ns 1.651ns 1.507ns } { 0.000ns 0.989ns 0.787ns 0.420ns 0.000ns 0.275ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.950 ns" { CLK ir[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.950 ns" { CLK {} CLK~combout {} ir[3] {} } { 0.000ns 0.000ns 2.424ns } { 0.000ns 0.989ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { ir[3] InstructionDecode:ID|Decoder1~4 InstructionDecode:ID|mergeop } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.196 ns" { ir[3] {} InstructionDecode:ID|Decoder1~4 {} InstructionDecode:ID|mergeop {} } { 0.000ns 0.341ns 0.267ns } { 0.000ns 0.150ns 0.438ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ir\[0\] RESET CLK 4.397 ns register " "Info: tsu for register \"ir\[0\]\" (data pin = \"RESET\", clock pin = \"CLK\") is 4.397 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.258 ns + Longest pin register " "Info: + Longest pin to register delay is 7.258 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns RESET 1 PIN PIN_E21 36 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_E21; Fanout = 36; PIN Node = 'RESET'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.758 ns) + CELL(0.660 ns) 7.258 ns ir\[0\] 2 REG LCFF_X69_Y38_N1 7 " "Info: 2: + IC(5.758 ns) + CELL(0.660 ns) = 7.258 ns; Loc. = LCFF_X69_Y38_N1; Fanout = 7; REG Node = 'ir\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.418 ns" { RESET ir[0] } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 20.67 % ) " "Info: Total cell delay = 1.500 ns ( 20.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.758 ns ( 79.33 % ) " "Info: Total interconnect delay = 5.758 ns ( 79.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.258 ns" { RESET ir[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.258 ns" { RESET {} RESET~combout {} ir[0] {} } { 0.000ns 0.000ns 5.758ns } { 0.000ns 0.840ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.825 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns CLK~clkctrl 2 COMB CLKCTRL_G3 40 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.537 ns) 2.825 ns ir\[0\] 3 REG LCFF_X69_Y38_N1 7 " "Info: 3: + IC(1.185 ns) + CELL(0.537 ns) = 2.825 ns; Loc. = LCFF_X69_Y38_N1; Fanout = 7; REG Node = 'ir\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.722 ns" { CLK~clkctrl ir[0] } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.02 % ) " "Info: Total cell delay = 1.526 ns ( 54.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.299 ns ( 45.98 % ) " "Info: Total interconnect delay = 1.299 ns ( 45.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { CLK CLK~clkctrl ir[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir[0] {} } { 0.000ns 0.000ns 0.114ns 1.185ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.258 ns" { RESET ir[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.258 ns" { RESET {} RESET~combout {} ir[0] {} } { 0.000ns 0.000ns 5.758ns } { 0.000ns 0.840ns 0.660ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { CLK CLK~clkctrl ir[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir[0] {} } { 0.000ns 0.000ns 0.114ns 1.185ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK pc_w\[31\] ir\[3\] 13.597 ns register " "Info: tco from clock \"CLK\" to destination pin \"pc_w\[31\]\" through register \"ir\[3\]\" is 13.597 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.950 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.424 ns) + CELL(0.537 ns) 3.950 ns ir\[3\] 2 REG LCFF_X68_Y38_N19 11 " "Info: 2: + IC(2.424 ns) + CELL(0.537 ns) = 3.950 ns; Loc. = LCFF_X68_Y38_N19; Fanout = 11; REG Node = 'ir\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.961 ns" { CLK ir[3] } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 38.63 % ) " "Info: Total cell delay = 1.526 ns ( 38.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.424 ns ( 61.37 % ) " "Info: Total interconnect delay = 2.424 ns ( 61.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.950 ns" { CLK ir[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.950 ns" { CLK {} CLK~combout {} ir[3] {} } { 0.000ns 0.000ns 2.424ns } { 0.000ns 0.989ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.397 ns + Longest register pin " "Info: + Longest register to pin delay is 9.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir\[3\] 1 REG LCFF_X68_Y38_N19 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X68_Y38_N19; Fanout = 11; REG Node = 'ir\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[3] } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.393 ns) 0.914 ns Add1~7 2 COMB LCCOMB_X69_Y38_N8 2 " "Info: 2: + IC(0.521 ns) + CELL(0.393 ns) = 0.914 ns; Loc. = LCCOMB_X69_Y38_N8; Fanout = 2; COMB Node = 'Add1~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { ir[3] Add1~7 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.324 ns Add1~8 3 COMB LCCOMB_X69_Y38_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 1.324 ns; Loc. = LCCOMB_X69_Y38_N10; Fanout = 2; COMB Node = 'Add1~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~7 Add1~8 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.414 ns) 2.195 ns Add2~9 4 COMB LCCOMB_X70_Y38_N10 2 " "Info: 4: + IC(0.457 ns) + CELL(0.414 ns) = 2.195 ns; Loc. = LCCOMB_X70_Y38_N10; Fanout = 2; COMB Node = 'Add2~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { Add1~8 Add2~9 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.266 ns Add2~11 5 COMB LCCOMB_X70_Y38_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.266 ns; Loc. = LCCOMB_X70_Y38_N12; Fanout = 2; COMB Node = 'Add2~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~9 Add2~11 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.425 ns Add2~13 6 COMB LCCOMB_X70_Y38_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 2.425 ns; Loc. = LCCOMB_X70_Y38_N14; Fanout = 2; COMB Node = 'Add2~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add2~11 Add2~13 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.496 ns Add2~15 7 COMB LCCOMB_X70_Y38_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.496 ns; Loc. = LCCOMB_X70_Y38_N16; Fanout = 2; COMB Node = 'Add2~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~13 Add2~15 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.567 ns Add2~17 8 COMB LCCOMB_X70_Y38_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.567 ns; Loc. = LCCOMB_X70_Y38_N18; Fanout = 2; COMB Node = 'Add2~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~15 Add2~17 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.638 ns Add2~19 9 COMB LCCOMB_X70_Y38_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.638 ns; Loc. = LCCOMB_X70_Y38_N20; Fanout = 2; COMB Node = 'Add2~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~17 Add2~19 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.709 ns Add2~21 10 COMB LCCOMB_X70_Y38_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.709 ns; Loc. = LCCOMB_X70_Y38_N22; Fanout = 2; COMB Node = 'Add2~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~19 Add2~21 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.780 ns Add2~23 11 COMB LCCOMB_X70_Y38_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.780 ns; Loc. = LCCOMB_X70_Y38_N24; Fanout = 2; COMB Node = 'Add2~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~21 Add2~23 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.851 ns Add2~25 12 COMB LCCOMB_X70_Y38_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.851 ns; Loc. = LCCOMB_X70_Y38_N26; Fanout = 2; COMB Node = 'Add2~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~23 Add2~25 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.922 ns Add2~27 13 COMB LCCOMB_X70_Y38_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.922 ns; Loc. = LCCOMB_X70_Y38_N28; Fanout = 2; COMB Node = 'Add2~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~25 Add2~27 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 3.068 ns Add2~29 14 COMB LCCOMB_X70_Y38_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.146 ns) = 3.068 ns; Loc. = LCCOMB_X70_Y38_N30; Fanout = 2; COMB Node = 'Add2~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Add2~27 Add2~29 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.139 ns Add2~31 15 COMB LCCOMB_X70_Y37_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.139 ns; Loc. = LCCOMB_X70_Y37_N0; Fanout = 2; COMB Node = 'Add2~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~29 Add2~31 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.210 ns Add2~33 16 COMB LCCOMB_X70_Y37_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 3.210 ns; Loc. = LCCOMB_X70_Y37_N2; Fanout = 2; COMB Node = 'Add2~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~31 Add2~33 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.281 ns Add2~35 17 COMB LCCOMB_X70_Y37_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.281 ns; Loc. = LCCOMB_X70_Y37_N4; Fanout = 2; COMB Node = 'Add2~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~33 Add2~35 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.352 ns Add2~37 18 COMB LCCOMB_X70_Y37_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.352 ns; Loc. = LCCOMB_X70_Y37_N6; Fanout = 2; COMB Node = 'Add2~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~35 Add2~37 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.423 ns Add2~39 19 COMB LCCOMB_X70_Y37_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.423 ns; Loc. = LCCOMB_X70_Y37_N8; Fanout = 2; COMB Node = 'Add2~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~37 Add2~39 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.494 ns Add2~41 20 COMB LCCOMB_X70_Y37_N10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.494 ns; Loc. = LCCOMB_X70_Y37_N10; Fanout = 2; COMB Node = 'Add2~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~39 Add2~41 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.565 ns Add2~43 21 COMB LCCOMB_X70_Y37_N12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 3.565 ns; Loc. = LCCOMB_X70_Y37_N12; Fanout = 2; COMB Node = 'Add2~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~41 Add2~43 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.724 ns Add2~45 22 COMB LCCOMB_X70_Y37_N14 2 " "Info: 22: + IC(0.000 ns) + CELL(0.159 ns) = 3.724 ns; Loc. = LCCOMB_X70_Y37_N14; Fanout = 2; COMB Node = 'Add2~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add2~43 Add2~45 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.795 ns Add2~47 23 COMB LCCOMB_X70_Y37_N16 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 3.795 ns; Loc. = LCCOMB_X70_Y37_N16; Fanout = 2; COMB Node = 'Add2~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~45 Add2~47 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.866 ns Add2~49 24 COMB LCCOMB_X70_Y37_N18 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 3.866 ns; Loc. = LCCOMB_X70_Y37_N18; Fanout = 2; COMB Node = 'Add2~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~47 Add2~49 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.937 ns Add2~51 25 COMB LCCOMB_X70_Y37_N20 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 3.937 ns; Loc. = LCCOMB_X70_Y37_N20; Fanout = 2; COMB Node = 'Add2~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~49 Add2~51 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.008 ns Add2~53 26 COMB LCCOMB_X70_Y37_N22 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 4.008 ns; Loc. = LCCOMB_X70_Y37_N22; Fanout = 2; COMB Node = 'Add2~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~51 Add2~53 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.079 ns Add2~55 27 COMB LCCOMB_X70_Y37_N24 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 4.079 ns; Loc. = LCCOMB_X70_Y37_N24; Fanout = 2; COMB Node = 'Add2~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~53 Add2~55 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.150 ns Add2~57 28 COMB LCCOMB_X70_Y37_N26 1 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 4.150 ns; Loc. = LCCOMB_X70_Y37_N26; Fanout = 1; COMB Node = 'Add2~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~55 Add2~57 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.560 ns Add2~58 29 COMB LCCOMB_X70_Y37_N28 2 " "Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 4.560 ns; Loc. = LCCOMB_X70_Y37_N28; Fanout = 2; COMB Node = 'Add2~58'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add2~57 Add2~58 } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.029 ns) + CELL(2.808 ns) 9.397 ns pc_w\[31\] 30 PIN PIN_B23 0 " "Info: 30: + IC(2.029 ns) + CELL(2.808 ns) = 9.397 ns; Loc. = PIN_B23; Fanout = 0; PIN Node = 'pc_w\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.837 ns" { Add2~58 pc_w[31] } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.390 ns ( 68.00 % ) " "Info: Total cell delay = 6.390 ns ( 68.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.007 ns ( 32.00 % ) " "Info: Total interconnect delay = 3.007 ns ( 32.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.397 ns" { ir[3] Add1~7 Add1~8 Add2~9 Add2~11 Add2~13 Add2~15 Add2~17 Add2~19 Add2~21 Add2~23 Add2~25 Add2~27 Add2~29 Add2~31 Add2~33 Add2~35 Add2~37 Add2~39 Add2~41 Add2~43 Add2~45 Add2~47 Add2~49 Add2~51 Add2~53 Add2~55 Add2~57 Add2~58 pc_w[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.397 ns" { ir[3] {} Add1~7 {} Add1~8 {} Add2~9 {} Add2~11 {} Add2~13 {} Add2~15 {} Add2~17 {} Add2~19 {} Add2~21 {} Add2~23 {} Add2~25 {} Add2~27 {} Add2~29 {} Add2~31 {} Add2~33 {} Add2~35 {} Add2~37 {} Add2~39 {} Add2~41 {} Add2~43 {} Add2~45 {} Add2~47 {} Add2~49 {} Add2~51 {} Add2~53 {} Add2~55 {} Add2~57 {} Add2~58 {} pc_w[31] {} } { 0.000ns 0.521ns 0.000ns 0.457ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.029ns } { 0.000ns 0.393ns 0.410ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.950 ns" { CLK ir[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.950 ns" { CLK {} CLK~combout {} ir[3] {} } { 0.000ns 0.000ns 2.424ns } { 0.000ns 0.989ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.397 ns" { ir[3] Add1~7 Add1~8 Add2~9 Add2~11 Add2~13 Add2~15 Add2~17 Add2~19 Add2~21 Add2~23 Add2~25 Add2~27 Add2~29 Add2~31 Add2~33 Add2~35 Add2~37 Add2~39 Add2~41 Add2~43 Add2~45 Add2~47 Add2~49 Add2~51 Add2~53 Add2~55 Add2~57 Add2~58 pc_w[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.397 ns" { ir[3] {} Add1~7 {} Add1~8 {} Add2~9 {} Add2~11 {} Add2~13 {} Add2~15 {} Add2~17 {} Add2~19 {} Add2~21 {} Add2~23 {} Add2~25 {} Add2~27 {} Add2~29 {} Add2~31 {} Add2~33 {} Add2~35 {} Add2~37 {} Add2~39 {} Add2~41 {} Add2~43 {} Add2~45 {} Add2~47 {} Add2~49 {} Add2~51 {} Add2~53 {} Add2~55 {} Add2~57 {} Add2~58 {} pc_w[31] {} } { 0.000ns 0.521ns 0.000ns 0.457ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.029ns } { 0.000ns 0.393ns 0.410ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ir\[3\] RESET CLK -2.832 ns register " "Info: th for register \"ir\[3\]\" (data pin = \"RESET\", clock pin = \"CLK\") is -2.832 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.950 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.424 ns) + CELL(0.537 ns) 3.950 ns ir\[3\] 2 REG LCFF_X68_Y38_N19 11 " "Info: 2: + IC(2.424 ns) + CELL(0.537 ns) = 3.950 ns; Loc. = LCFF_X68_Y38_N19; Fanout = 11; REG Node = 'ir\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.961 ns" { CLK ir[3] } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 38.63 % ) " "Info: Total cell delay = 1.526 ns ( 38.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.424 ns ( 61.37 % ) " "Info: Total interconnect delay = 2.424 ns ( 61.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.950 ns" { CLK ir[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.950 ns" { CLK {} CLK~combout {} ir[3] {} } { 0.000ns 0.000ns 2.424ns } { 0.000ns 0.989ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.048 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.048 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns RESET 1 PIN PIN_E21 36 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_E21; Fanout = 36; PIN Node = 'RESET'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.548 ns) + CELL(0.660 ns) 7.048 ns ir\[3\] 2 REG LCFF_X68_Y38_N19 11 " "Info: 2: + IC(5.548 ns) + CELL(0.660 ns) = 7.048 ns; Loc. = LCFF_X68_Y38_N19; Fanout = 11; REG Node = 'ir\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.208 ns" { RESET ir[3] } "NODE_NAME" } } { "PipelineCPU.v" "" { Text "C:/Users/dell/Desktop/29组 流水线CPU设计/PipelineCPU/PipelineCPU.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 21.28 % ) " "Info: Total cell delay = 1.500 ns ( 21.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.548 ns ( 78.72 % ) " "Info: Total interconnect delay = 5.548 ns ( 78.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.048 ns" { RESET ir[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.048 ns" { RESET {} RESET~combout {} ir[3] {} } { 0.000ns 0.000ns 5.548ns } { 0.000ns 0.840ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.950 ns" { CLK ir[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.950 ns" { CLK {} CLK~combout {} ir[3] {} } { 0.000ns 0.000ns 2.424ns } { 0.000ns 0.989ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.048 ns" { RESET ir[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.048 ns" { RESET {} RESET~combout {} ir[3] {} } { 0.000ns 0.000ns 5.548ns } { 0.000ns 0.840ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 23 21:52:07 2010 " "Info: Processing ended: Sat Jan 23 21:52:07 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
