OpenROAD v2.0-17941-g7fb347f37 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.

Design:                   sha256_unrolled_pipelined
Die area:                 ( 0 0 ) ( 600325 600325 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     21730
Number of terminals:      771
Number of snets:          2
Number of nets:           17878

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 388.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 754506.
[INFO DRT-0033] mcon shape region query size = 482783.
[INFO DRT-0033] met1 shape region query size = 135397.
[INFO DRT-0033] via shape region query size = 24200.
[INFO DRT-0033] met2 shape region query size = 14927.
[INFO DRT-0033] via2 shape region query size = 19360.
[INFO DRT-0033] met3 shape region query size = 14884.
[INFO DRT-0033] via3 shape region query size = 19360.
[INFO DRT-0033] met4 shape region query size = 5830.
[INFO DRT-0033] via4 shape region query size = 946.
[INFO DRT-0033] met5 shape region query size = 989.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3169 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 388 unique inst patterns.
[INFO DRT-0084]   Complete 9944 groups.
#scanned instances     = 21730
#unique  instances     = 388
#stdCellGenAp          = 14419
#stdCellValidPlanarAp  = 204
#stdCellValidViaAp     = 9478
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 67888
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:24:04, elapsed time = 00:03:01, memory = 425.39 (MB), peak = 442.25 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     195781

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 87 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 87 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56831.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 44999.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 26032.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8763.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2451.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 423.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 486.71 (MB), peak = 486.71 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 85314 vertical wires in 2 frboxes and 54185 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 13314 vertical wires in 2 frboxes and 17902 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:06, memory = 904.76 (MB), peak = 906.20 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 904.76 (MB), peak = 906.20 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:24, memory = 1225.75 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:47, memory = 1523.59 (MB).
    Completing 30% with 3252 violations.
    elapsed time = 00:01:07, memory = 1664.37 (MB).
    Completing 40% with 3252 violations.
    elapsed time = 00:01:30, memory = 1677.48 (MB).
    Completing 50% with 3252 violations.
    elapsed time = 00:01:51, memory = 1715.34 (MB).
    Completing 60% with 6839 violations.
    elapsed time = 00:02:13, memory = 1773.99 (MB).
    Completing 70% with 6839 violations.
    elapsed time = 00:02:38, memory = 1810.25 (MB).
    Completing 80% with 10615 violations.
    elapsed time = 00:03:28, memory = 1822.17 (MB).
    Completing 90% with 10615 violations.
    elapsed time = 00:03:54, memory = 1877.36 (MB).
    Completing 100% with 13772 violations.
    elapsed time = 00:04:20, memory = 1722.36 (MB).
[INFO DRT-0199]   Number of violations = 16095.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4   via4   met5
Cut Spacing          0     27      0      3      0      0      0      2      0
Metal Spacing       14      0   2157      0   1024    367     83      0     89
Min Hole             0      0      8      0      0      0      0      0      0
Recheck             71      0   1112      0    716    237    101      0     86
Short               19     16   6600     17   2774    454     37      0     81
[INFO DRT-0267] cpu time = 00:31:33, elapsed time = 00:04:21, memory = 1884.68 (MB), peak = 1937.09 (MB)
Total wire length = 1011617 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 259804 um.
Total wire length on LAYER met2 = 405157 um.
Total wire length on LAYER met3 = 228524 um.
Total wire length on LAYER met4 = 101006 um.
Total wire length on LAYER met5 = 17123 um.
Total number of vias = 176191.
Up-via summary (total 176191):

-------------------------
 FR_MASTERSLICE         0
            li1     67666
           met1     83905
           met2     18999
           met3      4967
           met4       654
-------------------------
                   176191


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 16095 violations.
    elapsed time = 00:00:23, memory = 1884.68 (MB).
    Completing 20% with 16095 violations.
    elapsed time = 00:00:43, memory = 1926.43 (MB).
    Completing 30% with 14290 violations.
    elapsed time = 00:01:04, memory = 1894.33 (MB).
    Completing 40% with 14290 violations.
    elapsed time = 00:01:29, memory = 1954.76 (MB).
    Completing 50% with 14290 violations.
    elapsed time = 00:01:53, memory = 1941.19 (MB).
    Completing 60% with 12709 violations.
    elapsed time = 00:02:15, memory = 1978.36 (MB).
    Completing 70% with 12709 violations.
    elapsed time = 00:02:38, memory = 2012.36 (MB).
    Completing 80% with 10682 violations.
    elapsed time = 00:03:12, memory = 1981.76 (MB).
    Completing 90% with 10682 violations.
    elapsed time = 00:03:32, memory = 2061.16 (MB).
    Completing 100% with 8676 violations.
    elapsed time = 00:03:58, memory = 2005.53 (MB).
[INFO DRT-0199]   Number of violations = 8676.
Viol/Layer        mcon   met1   met2   met3   met4   via4   met5
Cut Spacing          9      0      0      0      0      1      0
Metal Spacing        0   1569    591    163     17      0      0
Min Hole             0      1      0      0      0      0      0
Short                0   4985   1277     46      8      0      9
[INFO DRT-0267] cpu time = 00:30:00, elapsed time = 00:03:58, memory = 2005.53 (MB), peak = 2105.83 (MB)
Total wire length = 1001851 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 257245 um.
Total wire length on LAYER met2 = 401305 um.
Total wire length on LAYER met3 = 228025 um.
Total wire length on LAYER met4 = 100066 um.
Total wire length on LAYER met5 = 15208 um.
Total number of vias = 174646.
Up-via summary (total 174646):

-------------------------
 FR_MASTERSLICE         0
            li1     67679
           met1     82623
           met2     18943
           met3      4898
           met4       503
-------------------------
                   174646


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 8676 violations.
    elapsed time = 00:00:20, memory = 2027.42 (MB).
    Completing 20% with 8676 violations.
    elapsed time = 00:00:45, memory = 2070.88 (MB).
    Completing 30% with 8850 violations.
    elapsed time = 00:01:16, memory = 2054.36 (MB).
    Completing 40% with 8850 violations.
    elapsed time = 00:01:35, memory = 2054.36 (MB).
    Completing 50% with 8850 violations.
    elapsed time = 00:02:21, memory = 2088.12 (MB).
    Completing 60% with 8627 violations.
    elapsed time = 00:02:51, memory = 2092.44 (MB).
    Completing 70% with 8627 violations.
    elapsed time = 00:03:10, memory = 2128.41 (MB).
    Completing 80% with 8409 violations.
    elapsed time = 00:03:33, memory = 2092.44 (MB).
    Completing 90% with 8409 violations.
    elapsed time = 00:03:59, memory = 2138.23 (MB).
    Completing 100% with 7991 violations.
    elapsed time = 00:04:14, memory = 2099.98 (MB).
[INFO DRT-0199]   Number of violations = 7991.
Viol/Layer        mcon   met1   met2   met3   via3   met4   met5
Cut Spacing         17      0      0      0      1      0      0
Metal Spacing        0   1575    498    159      0     13      0
Min Hole             0      2      2      0      0      0      0
Short                0   4659    995     51      0     12      7
[INFO DRT-0267] cpu time = 00:29:26, elapsed time = 00:04:15, memory = 2099.98 (MB), peak = 2160.91 (MB)
Total wire length = 999608 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 257755 um.
Total wire length on LAYER met2 = 400492 um.
Total wire length on LAYER met3 = 227227 um.
Total wire length on LAYER met4 = 99850 um.
Total wire length on LAYER met5 = 14282 um.
Total number of vias = 173937.
Up-via summary (total 173937):

-------------------------
 FR_MASTERSLICE         0
            li1     67678
           met1     82205
           met2     18890
           met3      4724
           met4       440
-------------------------
                   173937


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 7991 violations.
    elapsed time = 00:00:23, memory = 2138.24 (MB).
    Completing 20% with 7991 violations.
    elapsed time = 00:00:42, memory = 2105.98 (MB).
    Completing 30% with 6494 violations.
    elapsed time = 00:01:04, memory = 2106.41 (MB).
    Completing 40% with 6494 violations.
    elapsed time = 00:01:34, memory = 2114.96 (MB).
    Completing 50% with 6494 violations.
    elapsed time = 00:01:56, memory = 2155.84 (MB).
    Completing 60% with 5267 violations.
    elapsed time = 00:02:15, memory = 2157.39 (MB).
    Completing 70% with 5267 violations.
    elapsed time = 00:02:36, memory = 2265.42 (MB).
    Completing 80% with 3455 violations.
    elapsed time = 00:03:49, memory = 2206.57 (MB).
    Completing 90% with 3455 violations.
    elapsed time = 00:04:17, memory = 2226.57 (MB).
    Completing 100% with 2000 violations.
    elapsed time = 00:04:50, memory = 2208.95 (MB).
[INFO DRT-0199]   Number of violations = 2000.
Viol/Layer        mcon   met1    via   met2   via2   met3   met4   met5
Cut Spacing          2      0      3      0      1      0      0      0
Metal Spacing        0    480      0    226      0     97      4      0
Short                0    883      1    281      0     16      1      5
[INFO DRT-0267] cpu time = 00:32:24, elapsed time = 00:04:50, memory = 2149.01 (MB), peak = 2309.28 (MB)
Total wire length = 998803 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 253069 um.
Total wire length on LAYER met2 = 394410 um.
Total wire length on LAYER met3 = 231083 um.
Total wire length on LAYER met4 = 106207 um.
Total wire length on LAYER met5 = 14032 um.
Total number of vias = 176783.
Up-via summary (total 176783):

-------------------------
 FR_MASTERSLICE         0
            li1     67704
           met1     82910
           met2     20328
           met3      5409
           met4       432
-------------------------
                   176783


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 2000 violations.
    elapsed time = 00:00:06, memory = 2151.01 (MB).
    Completing 20% with 2000 violations.
    elapsed time = 00:00:11, memory = 2186.23 (MB).
    Completing 30% with 1573 violations.
    elapsed time = 00:00:21, memory = 2151.01 (MB).
    Completing 40% with 1573 violations.
    elapsed time = 00:00:31, memory = 2151.01 (MB).
    Completing 50% with 1573 violations.
    elapsed time = 00:00:37, memory = 2151.01 (MB).
    Completing 60% with 1191 violations.
    elapsed time = 00:00:46, memory = 2151.01 (MB).
    Completing 70% with 1191 violations.
    elapsed time = 00:00:52, memory = 2151.01 (MB).
    Completing 80% with 791 violations.
    elapsed time = 00:01:11, memory = 2158.87 (MB).
    Completing 90% with 791 violations.
    elapsed time = 00:01:17, memory = 2227.64 (MB).
    Completing 100% with 395 violations.
    elapsed time = 00:01:28, memory = 2158.96 (MB).
[INFO DRT-0199]   Number of violations = 395.
Viol/Layer        met1   met2   met3   met4
Metal Spacing       92     34     64      1
Short              168     34      2      0
[INFO DRT-0267] cpu time = 00:09:15, elapsed time = 00:01:29, memory = 2158.96 (MB), peak = 2309.28 (MB)
Total wire length = 998723 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 252695 um.
Total wire length on LAYER met2 = 393017 um.
Total wire length on LAYER met3 = 231385 um.
Total wire length on LAYER met4 = 107627 um.
Total wire length on LAYER met5 = 13998 um.
Total number of vias = 177284.
Up-via summary (total 177284):

-------------------------
 FR_MASTERSLICE         0
            li1     67704
           met1     83030
           met2     20566
           met3      5554
           met4       430
-------------------------
                   177284


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 395 violations.
    elapsed time = 00:00:00, memory = 2158.96 (MB).
    Completing 20% with 395 violations.
    elapsed time = 00:00:00, memory = 2158.96 (MB).
    Completing 30% with 348 violations.
    elapsed time = 00:00:06, memory = 2158.96 (MB).
    Completing 40% with 348 violations.
    elapsed time = 00:00:06, memory = 2158.96 (MB).
    Completing 50% with 348 violations.
    elapsed time = 00:00:11, memory = 2158.96 (MB).
    Completing 60% with 243 violations.
    elapsed time = 00:00:15, memory = 2100.96 (MB).
    Completing 70% with 243 violations.
    elapsed time = 00:00:17, memory = 2134.95 (MB).
    Completing 80% with 166 violations.
    elapsed time = 00:00:21, memory = 2101.19 (MB).
    Completing 90% with 166 violations.
    elapsed time = 00:00:21, memory = 2101.19 (MB).
    Completing 100% with 121 violations.
    elapsed time = 00:00:30, memory = 2110.21 (MB).
[INFO DRT-0199]   Number of violations = 121.
Viol/Layer        met1   met2   met3
Metal Spacing       15      1     67
Short               34      4      0
[INFO DRT-0267] cpu time = 00:02:21, elapsed time = 00:00:30, memory = 2110.21 (MB), peak = 2309.28 (MB)
Total wire length = 998737 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 252589 um.
Total wire length on LAYER met2 = 392877 um.
Total wire length on LAYER met3 = 231506 um.
Total wire length on LAYER met4 = 107797 um.
Total wire length on LAYER met5 = 13967 um.
Total number of vias = 177347.
Up-via summary (total 177347):

-------------------------
 FR_MASTERSLICE         0
            li1     67706
           met1     83034
           met2     20595
           met3      5584
           met4       428
-------------------------
                   177347


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 121 violations.
    elapsed time = 00:00:00, memory = 2110.21 (MB).
    Completing 20% with 121 violations.
    elapsed time = 00:00:00, memory = 2110.21 (MB).
    Completing 30% with 120 violations.
    elapsed time = 00:00:05, memory = 2110.21 (MB).
    Completing 40% with 120 violations.
    elapsed time = 00:00:05, memory = 2110.21 (MB).
    Completing 50% with 120 violations.
    elapsed time = 00:00:05, memory = 2110.21 (MB).
    Completing 60% with 120 violations.
    elapsed time = 00:00:15, memory = 2110.21 (MB).
    Completing 70% with 120 violations.
    elapsed time = 00:00:15, memory = 2110.21 (MB).
    Completing 80% with 119 violations.
    elapsed time = 00:00:18, memory = 2110.21 (MB).
    Completing 90% with 119 violations.
    elapsed time = 00:00:18, memory = 2110.21 (MB).
    Completing 100% with 118 violations.
    elapsed time = 00:00:24, memory = 2110.21 (MB).
[INFO DRT-0199]   Number of violations = 118.
Viol/Layer        met1   met2   met3
Metal Spacing       13      1     67
Short               33      4      0
[INFO DRT-0267] cpu time = 00:00:59, elapsed time = 00:00:24, memory = 2110.21 (MB), peak = 2309.28 (MB)
Total wire length = 998753 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 252615 um.
Total wire length on LAYER met2 = 392825 um.
Total wire length on LAYER met3 = 231489 um.
Total wire length on LAYER met4 = 107856 um.
Total wire length on LAYER met5 = 13967 um.
Total number of vias = 177359.
Up-via summary (total 177359):

-------------------------
 FR_MASTERSLICE         0
            li1     67706
           met1     83039
           met2     20596
           met3      5590
           met4       428
-------------------------
                   177359


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 118 violations.
    elapsed time = 00:00:00, memory = 2110.21 (MB).
    Completing 20% with 118 violations.
    elapsed time = 00:00:00, memory = 2110.21 (MB).
    Completing 30% with 117 violations.
    elapsed time = 00:00:06, memory = 2116.40 (MB).
    Completing 40% with 117 violations.
    elapsed time = 00:00:06, memory = 2116.40 (MB).
    Completing 50% with 117 violations.
    elapsed time = 00:00:06, memory = 2116.40 (MB).
    Completing 60% with 116 violations.
    elapsed time = 00:00:21, memory = 2116.52 (MB).
    Completing 70% with 116 violations.
    elapsed time = 00:00:21, memory = 2116.52 (MB).
    Completing 80% with 116 violations.
    elapsed time = 00:00:21, memory = 2116.52 (MB).
    Completing 90% with 116 violations.
    elapsed time = 00:00:21, memory = 2116.52 (MB).
    Completing 100% with 116 violations.
    elapsed time = 00:00:24, memory = 2116.52 (MB).
[INFO DRT-0199]   Number of violations = 116.
Viol/Layer        met1   met2   met3
Metal Spacing       12      1     65
Short               33      4      1
[INFO DRT-0267] cpu time = 00:01:04, elapsed time = 00:00:24, memory = 2116.52 (MB), peak = 2309.28 (MB)
Total wire length = 998753 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 252615 um.
Total wire length on LAYER met2 = 392824 um.
Total wire length on LAYER met3 = 231490 um.
Total wire length on LAYER met4 = 107856 um.
Total wire length on LAYER met5 = 13967 um.
Total number of vias = 177360.
Up-via summary (total 177360):

-------------------------
 FR_MASTERSLICE         0
            li1     67705
           met1     83041
           met2     20596
           met3      5590
           met4       428
-------------------------
                   177360


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 116 violations.
    elapsed time = 00:00:00, memory = 2116.52 (MB).
    Completing 20% with 116 violations.
    elapsed time = 00:00:00, memory = 2116.52 (MB).
    Completing 30% with 116 violations.
    elapsed time = 00:00:00, memory = 2116.52 (MB).
    Completing 40% with 116 violations.
    elapsed time = 00:00:00, memory = 2116.52 (MB).
    Completing 50% with 116 violations.
    elapsed time = 00:00:22, memory = 2116.52 (MB).
    Completing 60% with 108 violations.
    elapsed time = 00:00:22, memory = 2116.52 (MB).
    Completing 70% with 108 violations.
    elapsed time = 00:00:22, memory = 2116.52 (MB).
    Completing 80% with 108 violations.
    elapsed time = 00:00:23, memory = 2116.52 (MB).
    Completing 90% with 108 violations.
    elapsed time = 00:00:23, memory = 2116.52 (MB).
    Completing 100% with 105 violations.
    elapsed time = 00:00:24, memory = 2116.52 (MB).
[INFO DRT-0199]   Number of violations = 105.
Viol/Layer        met1   met2   met3
Metal Spacing       21      1     65
Short                8      9      1
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:24, memory = 2116.52 (MB), peak = 2309.28 (MB)
Total wire length = 998731 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 252521 um.
Total wire length on LAYER met2 = 392758 um.
Total wire length on LAYER met3 = 231600 um.
Total wire length on LAYER met4 = 107883 um.
Total wire length on LAYER met5 = 13967 um.
Total number of vias = 177354.
Up-via summary (total 177354):

-------------------------
 FR_MASTERSLICE         0
            li1     67707
           met1     83027
           met2     20598
           met3      5594
           met4       428
-------------------------
                   177354


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 105 violations.
    elapsed time = 00:00:00, memory = 2116.52 (MB).
    Completing 20% with 105 violations.
    elapsed time = 00:00:00, memory = 2116.52 (MB).
    Completing 30% with 105 violations.
    elapsed time = 00:00:00, memory = 2116.52 (MB).
    Completing 40% with 105 violations.
    elapsed time = 00:00:00, memory = 2116.52 (MB).
    Completing 50% with 105 violations.
    elapsed time = 00:00:10, memory = 2116.52 (MB).
    Completing 60% with 87 violations.
    elapsed time = 00:00:10, memory = 2116.52 (MB).
    Completing 70% with 87 violations.
    elapsed time = 00:00:10, memory = 2116.52 (MB).
    Completing 80% with 87 violations.
    elapsed time = 00:00:11, memory = 2116.52 (MB).
    Completing 90% with 87 violations.
    elapsed time = 00:00:11, memory = 2116.52 (MB).
    Completing 100% with 87 violations.
    elapsed time = 00:00:14, memory = 2116.52 (MB).
[INFO DRT-0199]   Number of violations = 87.
Viol/Layer        met1   met3
Metal Spacing        8     65
Short               13      1
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:14, memory = 2116.52 (MB), peak = 2309.28 (MB)
Total wire length = 998731 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 252608 um.
Total wire length on LAYER met2 = 392760 um.
Total wire length on LAYER met3 = 231534 um.
Total wire length on LAYER met4 = 107861 um.
Total wire length on LAYER met5 = 13967 um.
Total number of vias = 177358.
Up-via summary (total 177358):

-------------------------
 FR_MASTERSLICE         0
            li1     67705
           met1     83045
           met2     20588
           met3      5592
           met4       428
-------------------------
                   177358


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 87 violations.
    elapsed time = 00:00:00, memory = 2116.52 (MB).
    Completing 20% with 87 violations.
    elapsed time = 00:00:00, memory = 2116.52 (MB).
    Completing 30% with 87 violations.
    elapsed time = 00:00:00, memory = 2116.52 (MB).
    Completing 40% with 87 violations.
    elapsed time = 00:00:00, memory = 2116.52 (MB).
    Completing 50% with 87 violations.
    elapsed time = 00:00:00, memory = 2116.52 (MB).
    Completing 60% with 87 violations.
    elapsed time = 00:00:00, memory = 2116.52 (MB).
    Completing 70% with 87 violations.
    elapsed time = 00:00:00, memory = 2116.52 (MB).
    Completing 80% with 87 violations.
    elapsed time = 00:00:06, memory = 2116.52 (MB).
    Completing 90% with 87 violations.
    elapsed time = 00:00:06, memory = 2116.52 (MB).
    Completing 100% with 66 violations.
    elapsed time = 00:00:15, memory = 2116.53 (MB).
[INFO DRT-0199]   Number of violations = 66.
Viol/Layer        met3
Metal Spacing       65
Short                1
[INFO DRT-0267] cpu time = 00:00:49, elapsed time = 00:00:15, memory = 2116.53 (MB), peak = 2309.28 (MB)
Total wire length = 998720 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 252594 um.
Total wire length on LAYER met2 = 392735 um.
Total wire length on LAYER met3 = 231538 um.
Total wire length on LAYER met4 = 107884 um.
Total wire length on LAYER met5 = 13967 um.
Total number of vias = 177366.
Up-via summary (total 177366):

-------------------------
 FR_MASTERSLICE         0
            li1     67706
           met1     83042
           met2     20594
           met3      5596
           met4       428
-------------------------
                   177366


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 20% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 30% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 40% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 50% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 60% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 70% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 80% with 66 violations.
    elapsed time = 00:00:07, memory = 2116.53 (MB).
    Completing 90% with 66 violations.
    elapsed time = 00:00:07, memory = 2116.53 (MB).
    Completing 100% with 66 violations.
    elapsed time = 00:00:15, memory = 2116.53 (MB).
[INFO DRT-0199]   Number of violations = 66.
Viol/Layer        met3
Metal Spacing       65
Short                1
[INFO DRT-0267] cpu time = 00:00:44, elapsed time = 00:00:15, memory = 2116.53 (MB), peak = 2309.28 (MB)
Total wire length = 998720 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 252591 um.
Total wire length on LAYER met2 = 392735 um.
Total wire length on LAYER met3 = 231541 um.
Total wire length on LAYER met4 = 107884 um.
Total wire length on LAYER met5 = 13967 um.
Total number of vias = 177366.
Up-via summary (total 177366):

-------------------------
 FR_MASTERSLICE         0
            li1     67706
           met1     83042
           met2     20594
           met3      5596
           met4       428
-------------------------
                   177366


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 20% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 30% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 40% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 50% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 60% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 70% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 80% with 66 violations.
    elapsed time = 00:00:08, memory = 2116.53 (MB).
    Completing 90% with 66 violations.
    elapsed time = 00:00:08, memory = 2116.53 (MB).
    Completing 100% with 66 violations.
    elapsed time = 00:00:17, memory = 2116.53 (MB).
[INFO DRT-0199]   Number of violations = 66.
Viol/Layer        met3
Metal Spacing       65
Short                1
[INFO DRT-0267] cpu time = 00:00:44, elapsed time = 00:00:17, memory = 2116.53 (MB), peak = 2309.28 (MB)
Total wire length = 998720 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 252591 um.
Total wire length on LAYER met2 = 392735 um.
Total wire length on LAYER met3 = 231541 um.
Total wire length on LAYER met4 = 107884 um.
Total wire length on LAYER met5 = 13967 um.
Total number of vias = 177366.
Up-via summary (total 177366):

-------------------------
 FR_MASTERSLICE         0
            li1     67706
           met1     83042
           met2     20594
           met3      5596
           met4       428
-------------------------
                   177366


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 20% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 30% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 40% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 50% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 60% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 70% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 80% with 66 violations.
    elapsed time = 00:00:02, memory = 2116.53 (MB).
    Completing 90% with 66 violations.
    elapsed time = 00:00:02, memory = 2116.53 (MB).
    Completing 100% with 66 violations.
    elapsed time = 00:00:05, memory = 2116.53 (MB).
[INFO DRT-0199]   Number of violations = 66.
Viol/Layer        met3
Metal Spacing       65
Short                1
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:05, memory = 2116.53 (MB), peak = 2309.28 (MB)
Total wire length = 998722 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 252595 um.
Total wire length on LAYER met2 = 392733 um.
Total wire length on LAYER met3 = 231541 um.
Total wire length on LAYER met4 = 107884 um.
Total wire length on LAYER met5 = 13967 um.
Total number of vias = 177366.
Up-via summary (total 177366):

-------------------------
 FR_MASTERSLICE         0
            li1     67706
           met1     83042
           met2     20594
           met3      5596
           met4       428
-------------------------
                   177366


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 20% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 30% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 40% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 50% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 60% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 70% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 80% with 66 violations.
    elapsed time = 00:00:05, memory = 2116.53 (MB).
    Completing 90% with 66 violations.
    elapsed time = 00:00:05, memory = 2116.53 (MB).
    Completing 100% with 66 violations.
    elapsed time = 00:00:10, memory = 2116.53 (MB).
[INFO DRT-0199]   Number of violations = 66.
Viol/Layer        met3
Metal Spacing       65
Short                1
[INFO DRT-0267] cpu time = 00:00:31, elapsed time = 00:00:10, memory = 2116.53 (MB), peak = 2309.28 (MB)
Total wire length = 998722 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 252594 um.
Total wire length on LAYER met2 = 392733 um.
Total wire length on LAYER met3 = 231542 um.
Total wire length on LAYER met4 = 107884 um.
Total wire length on LAYER met5 = 13967 um.
Total number of vias = 177366.
Up-via summary (total 177366):

-------------------------
 FR_MASTERSLICE         0
            li1     67706
           met1     83042
           met2     20594
           met3      5596
           met4       428
-------------------------
                   177366


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 20% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 30% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 40% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 50% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 60% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 70% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 80% with 66 violations.
    elapsed time = 00:00:08, memory = 2116.53 (MB).
    Completing 90% with 66 violations.
    elapsed time = 00:00:08, memory = 2116.53 (MB).
    Completing 100% with 66 violations.
    elapsed time = 00:00:14, memory = 2116.53 (MB).
[INFO DRT-0199]   Number of violations = 66.
Viol/Layer        met3
Metal Spacing       65
Short                1
[INFO DRT-0267] cpu time = 00:00:42, elapsed time = 00:00:15, memory = 2116.53 (MB), peak = 2309.28 (MB)
Total wire length = 998720 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 252591 um.
Total wire length on LAYER met2 = 392735 um.
Total wire length on LAYER met3 = 231541 um.
Total wire length on LAYER met4 = 107884 um.
Total wire length on LAYER met5 = 13967 um.
Total number of vias = 177366.
Up-via summary (total 177366):

-------------------------
 FR_MASTERSLICE         0
            li1     67706
           met1     83042
           met2     20594
           met3      5596
           met4       428
-------------------------
                   177366


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 20% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 30% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 40% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 50% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 60% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 70% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 80% with 66 violations.
    elapsed time = 00:00:09, memory = 2116.53 (MB).
    Completing 90% with 66 violations.
    elapsed time = 00:00:09, memory = 2116.53 (MB).
    Completing 100% with 66 violations.
    elapsed time = 00:00:16, memory = 2116.53 (MB).
[INFO DRT-0199]   Number of violations = 66.
Viol/Layer        met3
Metal Spacing       65
Short                1
[INFO DRT-0267] cpu time = 00:00:45, elapsed time = 00:00:17, memory = 2116.53 (MB), peak = 2309.28 (MB)
Total wire length = 998720 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 252591 um.
Total wire length on LAYER met2 = 392735 um.
Total wire length on LAYER met3 = 231541 um.
Total wire length on LAYER met4 = 107884 um.
Total wire length on LAYER met5 = 13967 um.
Total number of vias = 177366.
Up-via summary (total 177366):

-------------------------
 FR_MASTERSLICE         0
            li1     67706
           met1     83042
           met2     20594
           met3      5596
           met4       428
-------------------------
                   177366


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 20% with 66 violations.
    elapsed time = 00:00:00, memory = 2116.53 (MB).
    Completing 30% with 91 violations.
    elapsed time = 00:00:12, memory = 2116.53 (MB).
    Completing 40% with 91 violations.
    elapsed time = 00:00:12, memory = 2116.53 (MB).
    Completing 50% with 91 violations.
    elapsed time = 00:00:12, memory = 2116.53 (MB).
    Completing 60% with 126 violations.
    elapsed time = 00:00:23, memory = 2116.60 (MB).
    Completing 70% with 126 violations.
    elapsed time = 00:00:23, memory = 2116.60 (MB).
    Completing 80% with 126 violations.
    elapsed time = 00:00:23, memory = 2116.60 (MB).
    Completing 90% with 126 violations.
    elapsed time = 00:00:23, memory = 2116.60 (MB).
    Completing 100% with 133 violations.
    elapsed time = 00:00:25, memory = 2116.60 (MB).
[INFO DRT-0199]   Number of violations = 133.
Viol/Layer        met1   met2   met3
Metal Spacing       27      3     68
Min Hole             1      0      0
Short               30      4      0
[INFO DRT-0267] cpu time = 00:01:33, elapsed time = 00:00:26, memory = 2116.60 (MB), peak = 2309.28 (MB)
Total wire length = 998143 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 251907 um.
Total wire length on LAYER met2 = 392285 um.
Total wire length on LAYER met3 = 231911 um.
Total wire length on LAYER met4 = 108103 um.
Total wire length on LAYER met5 = 13936 um.
Total number of vias = 177307.
Up-via summary (total 177307):

-------------------------
 FR_MASTERSLICE         0
            li1     67718
           met1     82972
           met2     20581
           met3      5610
           met4       426
-------------------------
                   177307


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 133 violations.
    elapsed time = 00:00:00, memory = 2116.60 (MB).
    Completing 20% with 133 violations.
    elapsed time = 00:00:00, memory = 2116.60 (MB).
    Completing 30% with 106 violations.
    elapsed time = 00:00:09, memory = 2116.60 (MB).
    Completing 40% with 106 violations.
    elapsed time = 00:00:09, memory = 2116.60 (MB).
    Completing 50% with 106 violations.
    elapsed time = 00:00:09, memory = 2116.60 (MB).
    Completing 60% with 70 violations.
    elapsed time = 00:00:25, memory = 2116.63 (MB).
    Completing 70% with 70 violations.
    elapsed time = 00:00:25, memory = 2116.63 (MB).
    Completing 80% with 70 violations.
    elapsed time = 00:00:25, memory = 2116.63 (MB).
    Completing 90% with 70 violations.
    elapsed time = 00:00:25, memory = 2116.63 (MB).
    Completing 100% with 70 violations.
    elapsed time = 00:00:25, memory = 2116.63 (MB).
[INFO DRT-0199]   Number of violations = 70.
Viol/Layer        met1   met3
Metal Spacing        2     68
[INFO DRT-0267] cpu time = 00:01:02, elapsed time = 00:00:25, memory = 2116.63 (MB), peak = 2309.28 (MB)
Total wire length = 998150 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 251888 um.
Total wire length on LAYER met2 = 392276 um.
Total wire length on LAYER met3 = 231945 um.
Total wire length on LAYER met4 = 108103 um.
Total wire length on LAYER met5 = 13936 um.
Total number of vias = 177316.
Up-via summary (total 177316):

-------------------------
 FR_MASTERSLICE         0
            li1     67718
           met1     82976
           met2     20586
           met3      5610
           met4       426
-------------------------
                   177316


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 70 violations.
    elapsed time = 00:00:00, memory = 2116.63 (MB).
    Completing 20% with 70 violations.
    elapsed time = 00:00:00, memory = 2116.63 (MB).
    Completing 30% with 70 violations.
    elapsed time = 00:00:05, memory = 2116.63 (MB).
    Completing 40% with 70 violations.
    elapsed time = 00:00:05, memory = 2116.63 (MB).
    Completing 50% with 70 violations.
    elapsed time = 00:00:05, memory = 2116.63 (MB).
    Completing 60% with 69 violations.
    elapsed time = 00:00:11, memory = 2116.63 (MB).
    Completing 70% with 69 violations.
    elapsed time = 00:00:11, memory = 2116.63 (MB).
    Completing 80% with 68 violations.
    elapsed time = 00:00:11, memory = 2116.63 (MB).
    Completing 90% with 68 violations.
    elapsed time = 00:00:11, memory = 2116.63 (MB).
    Completing 100% with 68 violations.
    elapsed time = 00:00:11, memory = 2116.63 (MB).
[INFO DRT-0199]   Number of violations = 68.
Viol/Layer        met3
Metal Spacing       68
[INFO DRT-0267] cpu time = 00:00:37, elapsed time = 00:00:12, memory = 2116.63 (MB), peak = 2309.28 (MB)
Total wire length = 998151 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 251892 um.
Total wire length on LAYER met2 = 392276 um.
Total wire length on LAYER met3 = 231942 um.
Total wire length on LAYER met4 = 108103 um.
Total wire length on LAYER met5 = 13936 um.
Total number of vias = 177316.
Up-via summary (total 177316):

-------------------------
 FR_MASTERSLICE         0
            li1     67718
           met1     82976
           met2     20586
           met3      5610
           met4       426
-------------------------
                   177316


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 68 violations.
    elapsed time = 00:00:00, memory = 2116.63 (MB).
    Completing 20% with 68 violations.
    elapsed time = 00:00:00, memory = 2116.63 (MB).
    Completing 30% with 68 violations.
    elapsed time = 00:00:15, memory = 2116.65 (MB).
    Completing 40% with 68 violations.
    elapsed time = 00:00:15, memory = 2116.65 (MB).
    Completing 50% with 68 violations.
    elapsed time = 00:00:15, memory = 2116.65 (MB).
    Completing 60% with 68 violations.
    elapsed time = 00:00:29, memory = 2116.66 (MB).
    Completing 70% with 68 violations.
    elapsed time = 00:00:29, memory = 2116.66 (MB).
    Completing 80% with 68 violations.
    elapsed time = 00:00:29, memory = 2116.66 (MB).
    Completing 90% with 68 violations.
    elapsed time = 00:00:29, memory = 2116.66 (MB).
    Completing 100% with 68 violations.
    elapsed time = 00:00:29, memory = 2116.66 (MB).
[INFO DRT-0199]   Number of violations = 68.
Viol/Layer        met3
Metal Spacing       68
[INFO DRT-0267] cpu time = 00:01:43, elapsed time = 00:00:29, memory = 2116.66 (MB), peak = 2309.28 (MB)
Total wire length = 998151 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 251889 um.
Total wire length on LAYER met2 = 392276 um.
Total wire length on LAYER met3 = 231945 um.
Total wire length on LAYER met4 = 108103 um.
Total wire length on LAYER met5 = 13936 um.
Total number of vias = 177316.
Up-via summary (total 177316):

-------------------------
 FR_MASTERSLICE         0
            li1     67718
           met1     82976
           met2     20586
           met3      5610
           met4       426
-------------------------
                   177316


[INFO DRT-0195] Start 21st optimization iteration.
    Completing 10% with 68 violations.
    elapsed time = 00:00:00, memory = 2116.66 (MB).
    Completing 20% with 68 violations.
    elapsed time = 00:00:00, memory = 2116.66 (MB).
    Completing 30% with 68 violations.
    elapsed time = 00:00:18, memory = 2116.89 (MB).
    Completing 40% with 68 violations.
    elapsed time = 00:00:18, memory = 2116.89 (MB).
    Completing 50% with 68 violations.
    elapsed time = 00:00:18, memory = 2116.89 (MB).
    Completing 60% with 68 violations.
    elapsed time = 00:00:35, memory = 2116.89 (MB).
    Completing 70% with 68 violations.
    elapsed time = 00:00:35, memory = 2116.89 (MB).
    Completing 80% with 68 violations.
    elapsed time = 00:00:35, memory = 2116.89 (MB).
    Completing 90% with 68 violations.
    elapsed time = 00:00:35, memory = 2116.89 (MB).
    Completing 100% with 68 violations.
    elapsed time = 00:00:35, memory = 2116.89 (MB).
[INFO DRT-0199]   Number of violations = 68.
Viol/Layer        met3
Metal Spacing       68
[INFO DRT-0267] cpu time = 00:02:10, elapsed time = 00:00:35, memory = 2116.89 (MB), peak = 2309.28 (MB)
Total wire length = 998151 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 251890 um.
Total wire length on LAYER met2 = 392276 um.
Total wire length on LAYER met3 = 231944 um.
Total wire length on LAYER met4 = 108103 um.
Total wire length on LAYER met5 = 13936 um.
Total number of vias = 177316.
Up-via summary (total 177316):

-------------------------
 FR_MASTERSLICE         0
            li1     67718
           met1     82976
           met2     20586
           met3      5610
           met4       426
-------------------------
                   177316


[INFO DRT-0195] Start 22nd optimization iteration.
    Completing 10% with 68 violations.
    elapsed time = 00:00:00, memory = 2116.89 (MB).
    Completing 20% with 68 violations.
    elapsed time = 00:00:00, memory = 2116.89 (MB).
    Completing 30% with 68 violations.
    elapsed time = 00:00:19, memory = 2055.81 (MB).
    Completing 40% with 68 violations.
    elapsed time = 00:00:19, memory = 2055.81 (MB).
    Completing 50% with 68 violations.
    elapsed time = 00:00:19, memory = 2055.81 (MB).
    Completing 60% with 68 violations.
    elapsed time = 00:00:37, memory = 2055.62 (MB).
    Completing 70% with 68 violations.
    elapsed time = 00:00:37, memory = 2055.62 (MB).
    Completing 80% with 68 violations.
    elapsed time = 00:00:37, memory = 2055.62 (MB).
    Completing 90% with 68 violations.
    elapsed time = 00:00:37, memory = 2055.62 (MB).
    Completing 100% with 68 violations.
    elapsed time = 00:00:37, memory = 2055.62 (MB).
[INFO DRT-0199]   Number of violations = 68.
Viol/Layer        met3
Metal Spacing       68
[INFO DRT-0267] cpu time = 00:02:04, elapsed time = 00:00:37, memory = 2055.62 (MB), peak = 2309.28 (MB)
Total wire length = 998151 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 251889 um.
Total wire length on LAYER met2 = 392276 um.
Total wire length on LAYER met3 = 231945 um.
Total wire length on LAYER met4 = 108103 um.
Total wire length on LAYER met5 = 13936 um.
Total number of vias = 177316.
Up-via summary (total 177316):

-------------------------
 FR_MASTERSLICE         0
            li1     67718
           met1     82976
           met2     20586
           met3      5610
           met4       426
-------------------------
                   177316


[INFO DRT-0195] Start 23rd optimization iteration.
    Completing 10% with 68 violations.
    elapsed time = 00:00:00, memory = 2055.62 (MB).
    Completing 20% with 68 violations.
    elapsed time = 00:00:00, memory = 2055.62 (MB).
    Completing 30% with 68 violations.
    elapsed time = 00:00:00, memory = 2055.62 (MB).
    Completing 40% with 68 violations.
    elapsed time = 00:00:00, memory = 2055.62 (MB).
    Completing 50% with 68 violations.
    elapsed time = 00:00:00, memory = 2055.62 (MB).
    Completing 60% with 68 violations.
    elapsed time = 00:00:00, memory = 2055.62 (MB).
    Completing 70% with 68 violations.
    elapsed time = 00:00:00, memory = 2055.62 (MB).
    Completing 80% with 68 violations.
    elapsed time = 00:00:01, memory = 2055.73 (MB).
    Completing 90% with 68 violations.
    elapsed time = 00:00:01, memory = 2055.73 (MB).
    Completing 100% with 68 violations.
    elapsed time = 00:00:02, memory = 2055.73 (MB).
[INFO DRT-0199]   Number of violations = 68.
Viol/Layer        met3
Metal Spacing       68
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:02, memory = 2055.73 (MB), peak = 2309.28 (MB)
Total wire length = 998166 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 251897 um.
Total wire length on LAYER met2 = 392290 um.
Total wire length on LAYER met3 = 231938 um.
Total wire length on LAYER met4 = 108103 um.
Total wire length on LAYER met5 = 13936 um.
Total number of vias = 177316.
Up-via summary (total 177316):

-------------------------
 FR_MASTERSLICE         0
            li1     67718
           met1     82976
           met2     20586
           met3      5610
           met4       426
-------------------------
                   177316


[INFO DRT-0195] Start 24th optimization iteration.
    Completing 10% with 68 violations.
    elapsed time = 00:00:00, memory = 2055.73 (MB).
    Completing 20% with 68 violations.
    elapsed time = 00:00:00, memory = 2055.73 (MB).
    Completing 30% with 68 violations.
    elapsed time = 00:00:00, memory = 2055.73 (MB).
    Completing 40% with 68 violations.
    elapsed time = 00:00:00, memory = 2055.73 (MB).
    Completing 50% with 68 violations.
    elapsed time = 00:00:00, memory = 2055.73 (MB).
    Completing 60% with 68 violations.
    elapsed time = 00:00:00, memory = 2055.73 (MB).
    Completing 70% with 68 violations.
    elapsed time = 00:00:00, memory = 2055.73 (MB).
    Completing 80% with 68 violations.
    elapsed time = 00:00:03, memory = 2055.73 (MB).
    Completing 90% with 68 violations.
    elapsed time = 00:00:03, memory = 2055.73 (MB).
    Completing 100% with 68 violations.
    elapsed time = 00:00:07, memory = 2055.73 (MB).
[INFO DRT-0199]   Number of violations = 68.
Viol/Layer        met3
Metal Spacing       68
[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:07, memory = 2055.73 (MB), peak = 2309.28 (MB)
Total wire length = 998152 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 251889 um.
Total wire length on LAYER met2 = 392278 um.
Total wire length on LAYER met3 = 231945 um.
Total wire length on LAYER met4 = 108103 um.
Total wire length on LAYER met5 = 13936 um.
Total number of vias = 177316.
Up-via summary (total 177316):

-------------------------
 FR_MASTERSLICE         0
            li1     67718
           met1     82976
           met2     20586
           met3      5610
           met4       426
-------------------------
                   177316


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 68 violations.
    elapsed time = 00:00:00, memory = 2055.73 (MB).
    Completing 20% with 68 violations.
    elapsed time = 00:00:00, memory = 2055.73 (MB).
    Completing 30% with 68 violations.
    elapsed time = 00:00:00, memory = 2055.73 (MB).
    Completing 40% with 68 violations.
    elapsed time = 00:00:00, memory = 2055.73 (MB).
    Completing 50% with 68 violations.
    elapsed time = 00:00:00, memory = 2055.73 (MB).
    Completing 60% with 68 violations.
    elapsed time = 00:00:00, memory = 2055.73 (MB).
    Completing 70% with 68 violations.
    elapsed time = 00:00:00, memory = 2055.73 (MB).
    Completing 80% with 68 violations.
    elapsed time = 00:00:06, memory = 2055.73 (MB).
    Completing 90% with 68 violations.
    elapsed time = 00:00:06, memory = 2055.73 (MB).
    Completing 100% with 72 violations.
    elapsed time = 00:00:18, memory = 2055.73 (MB).
[INFO DRT-0199]   Number of violations = 72.
Viol/Layer        met1   met3
Metal Spacing        4     68
[INFO DRT-0267] cpu time = 00:01:16, elapsed time = 00:00:18, memory = 2055.73 (MB), peak = 2309.28 (MB)
Total wire length = 998163 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 251618 um.
Total wire length on LAYER met2 = 392118 um.
Total wire length on LAYER met3 = 232256 um.
Total wire length on LAYER met4 = 108224 um.
Total wire length on LAYER met5 = 13945 um.
Total number of vias = 177364.
Up-via summary (total 177364):

-------------------------
 FR_MASTERSLICE         0
            li1     67714
           met1     82947
           met2     20650
           met3      5627
           met4       426
-------------------------
                   177364


[INFO DRT-0195] Start 26th optimization iteration.
    Completing 10% with 72 violations.
    elapsed time = 00:00:00, memory = 2055.73 (MB).
    Completing 20% with 72 violations.
    elapsed time = 00:00:00, memory = 2055.73 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:06, memory = 2055.73 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:06, memory = 2055.73 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:06, memory = 2055.73 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:10, memory = 2055.73 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:10, memory = 2055.73 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:10, memory = 2055.73 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:10, memory = 2055.73 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:10, memory = 2055.73 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met3
Metal Spacing       35
[INFO DRT-0267] cpu time = 00:00:26, elapsed time = 00:00:10, memory = 2055.73 (MB), peak = 2309.28 (MB)
Total wire length = 998159 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 251755 um.
Total wire length on LAYER met2 = 392124 um.
Total wire length on LAYER met3 = 232110 um.
Total wire length on LAYER met4 = 108224 um.
Total wire length on LAYER met5 = 13945 um.
Total number of vias = 177372.
Up-via summary (total 177372):

-------------------------
 FR_MASTERSLICE         0
            li1     67714
           met1     82955
           met2     20650
           met3      5627
           met4       426
-------------------------
                   177372


[INFO DRT-0195] Start 27th optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 2055.73 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 2055.73 (MB).
    Completing 30% with 34 violations.
    elapsed time = 00:00:06, memory = 2055.73 (MB).
    Completing 40% with 34 violations.
    elapsed time = 00:00:06, memory = 2055.73 (MB).
    Completing 50% with 34 violations.
    elapsed time = 00:00:06, memory = 2055.73 (MB).
    Completing 60% with 34 violations.
    elapsed time = 00:00:13, memory = 2055.73 (MB).
    Completing 70% with 34 violations.
    elapsed time = 00:00:13, memory = 2055.73 (MB).
    Completing 80% with 34 violations.
    elapsed time = 00:00:13, memory = 2055.73 (MB).
    Completing 90% with 34 violations.
    elapsed time = 00:00:13, memory = 2055.73 (MB).
    Completing 100% with 34 violations.
    elapsed time = 00:00:13, memory = 2055.73 (MB).
[INFO DRT-0199]   Number of violations = 34.
Viol/Layer        met3
Metal Spacing       34
[INFO DRT-0267] cpu time = 00:00:31, elapsed time = 00:00:14, memory = 2055.73 (MB), peak = 2309.28 (MB)
Total wire length = 998158 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 251758 um.
Total wire length on LAYER met2 = 392123 um.
Total wire length on LAYER met3 = 232107 um.
Total wire length on LAYER met4 = 108224 um.
Total wire length on LAYER met5 = 13945 um.
Total number of vias = 177372.
Up-via summary (total 177372):

-------------------------
 FR_MASTERSLICE         0
            li1     67714
           met1     82955
           met2     20650
           met3      5627
           met4       426
-------------------------
                   177372


[INFO DRT-0195] Start 28th optimization iteration.
    Completing 10% with 34 violations.
    elapsed time = 00:00:00, memory = 2055.73 (MB).
    Completing 20% with 34 violations.
    elapsed time = 00:00:00, memory = 2055.73 (MB).
    Completing 30% with 34 violations.
    elapsed time = 00:00:08, memory = 2055.73 (MB).
    Completing 40% with 34 violations.
    elapsed time = 00:00:08, memory = 2055.73 (MB).
    Completing 50% with 34 violations.
    elapsed time = 00:00:08, memory = 2055.73 (MB).
    Completing 60% with 34 violations.
    elapsed time = 00:00:18, memory = 2055.73 (MB).
    Completing 70% with 34 violations.
    elapsed time = 00:00:18, memory = 2055.73 (MB).
    Completing 80% with 34 violations.
    elapsed time = 00:00:18, memory = 2055.73 (MB).
    Completing 90% with 34 violations.
    elapsed time = 00:00:18, memory = 2055.73 (MB).
    Completing 100% with 34 violations.
    elapsed time = 00:00:18, memory = 2055.73 (MB).
[INFO DRT-0199]   Number of violations = 34.
Viol/Layer        met3
Metal Spacing       34
[INFO DRT-0267] cpu time = 00:00:41, elapsed time = 00:00:18, memory = 2055.73 (MB), peak = 2309.28 (MB)
Total wire length = 998158 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 251758 um.
Total wire length on LAYER met2 = 392123 um.
Total wire length on LAYER met3 = 232107 um.
Total wire length on LAYER met4 = 108224 um.
Total wire length on LAYER met5 = 13945 um.
Total number of vias = 177372.
Up-via summary (total 177372):

-------------------------
 FR_MASTERSLICE         0
            li1     67714
           met1     82955
           met2     20650
           met3      5627
           met4       426
-------------------------
                   177372


[INFO DRT-0195] Start 29th optimization iteration.
    Completing 10% with 34 violations.
    elapsed time = 00:00:00, memory = 2055.73 (MB).
    Completing 20% with 34 violations.
    elapsed time = 00:00:00, memory = 2055.73 (MB).
    Completing 30% with 33 violations.
    elapsed time = 00:00:06, memory = 2055.73 (MB).
    Completing 40% with 33 violations.
    elapsed time = 00:00:06, memory = 2055.73 (MB).
    Completing 50% with 33 violations.
    elapsed time = 00:00:06, memory = 2055.73 (MB).
    Completing 60% with 33 violations.
    elapsed time = 00:00:20, memory = 2080.51 (MB).
    Completing 70% with 33 violations.
    elapsed time = 00:00:20, memory = 2080.51 (MB).
    Completing 80% with 33 violations.
    elapsed time = 00:00:20, memory = 2080.51 (MB).
    Completing 90% with 33 violations.
    elapsed time = 00:00:20, memory = 2080.51 (MB).
    Completing 100% with 33 violations.
    elapsed time = 00:00:20, memory = 2080.51 (MB).
[INFO DRT-0199]   Number of violations = 33.
Viol/Layer        met3
Metal Spacing       33
[INFO DRT-0267] cpu time = 00:00:41, elapsed time = 00:00:20, memory = 2080.51 (MB), peak = 2309.28 (MB)
Total wire length = 998156 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 251761 um.
Total wire length on LAYER met2 = 392123 um.
Total wire length on LAYER met3 = 232102 um.
Total wire length on LAYER met4 = 108224 um.
Total wire length on LAYER met5 = 13945 um.
Total number of vias = 177372.
Up-via summary (total 177372):

-------------------------
 FR_MASTERSLICE         0
            li1     67714
           met1     82955
           met2     20650
           met3      5627
           met4       426
-------------------------
                   177372


[INFO DRT-0195] Start 30th optimization iteration.
    Completing 10% with 33 violations.
    elapsed time = 00:00:00, memory = 2080.51 (MB).
    Completing 20% with 33 violations.
    elapsed time = 00:00:00, memory = 2080.51 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:02, memory = 2083.06 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:02, memory = 2083.06 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:02, memory = 2083.06 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:06, memory = 2083.23 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:06, memory = 2083.23 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:06, memory = 2083.23 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:06, memory = 2083.23 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:06, memory = 2083.23 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:06, memory = 2083.23 (MB), peak = 2309.28 (MB)
Total wire length = 998184 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 251881 um.
Total wire length on LAYER met2 = 392143 um.
Total wire length on LAYER met3 = 231989 um.
Total wire length on LAYER met4 = 108224 um.
Total wire length on LAYER met5 = 13945 um.
Total number of vias = 177400.
Up-via summary (total 177400):

-------------------------
 FR_MASTERSLICE         0
            li1     67714
           met1     82983
           met2     20650
           met3      5627
           met4       426
-------------------------
                   177400


[INFO DRT-0198] Complete detail routing.
Total wire length = 998184 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 251881 um.
Total wire length on LAYER met2 = 392143 um.
Total wire length on LAYER met3 = 231989 um.
Total wire length on LAYER met4 = 108224 um.
Total wire length on LAYER met5 = 13945 um.
Total number of vias = 177400.
Up-via summary (total 177400):

-------------------------
 FR_MASTERSLICE         0
            li1     67714
           met1     82983
           met2     20650
           met3      5627
           met4       426
-------------------------
                   177400


[INFO DRT-0267] cpu time = 02:36:19, elapsed time = 00:26:59, memory = 2083.23 (MB), peak = 2309.28 (MB)

[INFO DRT-0180] Post processing.
[INFO GRT-0012] Found 24 antenna violations.
[INFO GRT-0015] Inserted 27 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3169 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 388 unique inst patterns.
[INFO DRT-0084]   Complete 9941 groups.
#scanned instances     = 21757
#unique  instances     = 388
#stdCellGenAp          = 14419
#stdCellValidPlanarAp  = 204
#stdCellValidViaAp     = 9478
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 67888
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:24:48, elapsed time = 00:03:07, memory = 2030.53 (MB), peak = 2309.28 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     202973

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 87 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 87 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56846.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 44993.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 26018.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8743.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2439.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 412.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2030.53 (MB), peak = 2309.28 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 85303 vertical wires in 2 frboxes and 54148 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 13324 vertical wires in 2 frboxes and 17822 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:06, memory = 2030.53 (MB), peak = 2309.28 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2030.53 (MB), peak = 2309.28 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 2074.54 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:08, memory = 2113.64 (MB).
    Completing 30% with 111 violations.
    elapsed time = 00:00:12, memory = 2173.27 (MB).
    Completing 40% with 111 violations.
    elapsed time = 00:00:16, memory = 2173.98 (MB).
    Completing 50% with 111 violations.
    elapsed time = 00:00:19, memory = 2249.93 (MB).
    Completing 60% with 207 violations.
    elapsed time = 00:00:23, memory = 2114.72 (MB).
    Completing 70% with 207 violations.
    elapsed time = 00:00:28, memory = 2147.49 (MB).
    Completing 80% with 270 violations.
    elapsed time = 00:00:33, memory = 2114.75 (MB).
    Completing 90% with 270 violations.
    elapsed time = 00:00:37, memory = 2145.77 (MB).
    Completing 100% with 328 violations.
    elapsed time = 00:00:41, memory = 2145.78 (MB).
[INFO DRT-0199]   Number of violations = 405.
Viol/Layer         li1   mcon   met1   met2   met3   met4   met5
Metal Spacing        0      0      7     17     18      6      1
Min Hole             0      0      1      0      0      0      0
Recheck              4      0      3     12     28     10     20
Short                0      1     50    107     80     19     21
[INFO DRT-0267] cpu time = 00:05:06, elapsed time = 00:00:41, memory = 2145.78 (MB), peak = 2309.28 (MB)
Total wire length = 997859 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 251553 um.
Total wire length on LAYER met2 = 391760 um.
Total wire length on LAYER met3 = 231100 um.
Total wire length on LAYER met4 = 108509 um.
Total wire length on LAYER met5 = 14935 um.
Total number of vias = 177472.
Up-via summary (total 177472):

-------------------------
 FR_MASTERSLICE         0
            li1     67749
           met1     82963
           met2     20661
           met3      5651
           met4       448
-------------------------
                   177472


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 405 violations.
    elapsed time = 00:00:03, memory = 2147.58 (MB).
    Completing 20% with 405 violations.
    elapsed time = 00:00:07, memory = 2222.64 (MB).
    Completing 30% with 349 violations.
    elapsed time = 00:00:10, memory = 2147.79 (MB).
    Completing 40% with 349 violations.
    elapsed time = 00:00:14, memory = 2206.76 (MB).
    Completing 50% with 349 violations.
    elapsed time = 00:00:18, memory = 2150.58 (MB).
    Completing 60% with 263 violations.
    elapsed time = 00:00:22, memory = 2115.10 (MB).
    Completing 70% with 263 violations.
    elapsed time = 00:00:26, memory = 2152.21 (MB).
    Completing 80% with 191 violations.
    elapsed time = 00:00:31, memory = 2118.59 (MB).
    Completing 90% with 191 violations.
    elapsed time = 00:00:35, memory = 2191.11 (MB).
    Completing 100% with 96 violations.
    elapsed time = 00:00:38, memory = 2118.59 (MB).
[INFO DRT-0199]   Number of violations = 96.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        0      8      9      0     10
Short                5     28     35      1      0
[INFO DRT-0267] cpu time = 00:04:48, elapsed time = 00:00:38, memory = 2129.73 (MB), peak = 2309.28 (MB)
Total wire length = 997744 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 251520 um.
Total wire length on LAYER met2 = 391756 um.
Total wire length on LAYER met3 = 231124 um.
Total wire length on LAYER met4 = 108483 um.
Total wire length on LAYER met5 = 14859 um.
Total number of vias = 177454.
Up-via summary (total 177454):

-------------------------
 FR_MASTERSLICE         0
            li1     67749
           met1     82950
           met2     20663
           met3      5646
           met4       446
-------------------------
                   177454


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 96 violations.
    elapsed time = 00:00:00, memory = 2129.73 (MB).
    Completing 20% with 96 violations.
    elapsed time = 00:00:01, memory = 2140.28 (MB).
    Completing 30% with 94 violations.
    elapsed time = 00:00:02, memory = 2140.28 (MB).
    Completing 40% with 94 violations.
    elapsed time = 00:00:02, memory = 2140.28 (MB).
    Completing 50% with 94 violations.
    elapsed time = 00:00:05, memory = 2140.28 (MB).
    Completing 60% with 94 violations.
    elapsed time = 00:00:05, memory = 2140.28 (MB).
    Completing 70% with 94 violations.
    elapsed time = 00:00:05, memory = 2140.28 (MB).
    Completing 80% with 86 violations.
    elapsed time = 00:00:06, memory = 2140.28 (MB).
    Completing 90% with 86 violations.
    elapsed time = 00:00:06, memory = 2140.28 (MB).
    Completing 100% with 78 violations.
    elapsed time = 00:00:08, memory = 2140.28 (MB).
[INFO DRT-0199]   Number of violations = 78.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        0      1     13      1      4
Short                2     23     29      4      1
[INFO DRT-0267] cpu time = 00:00:52, elapsed time = 00:00:09, memory = 2140.28 (MB), peak = 2309.28 (MB)
Total wire length = 997759 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 251525 um.
Total wire length on LAYER met2 = 391769 um.
Total wire length on LAYER met3 = 231105 um.
Total wire length on LAYER met4 = 108484 um.
Total wire length on LAYER met5 = 14874 um.
Total number of vias = 177464.
Up-via summary (total 177464):

-------------------------
 FR_MASTERSLICE         0
            li1     67749
           met1     82957
           met2     20665
           met3      5645
           met4       448
-------------------------
                   177464


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 78 violations.
    elapsed time = 00:00:00, memory = 2140.28 (MB).
    Completing 20% with 78 violations.
    elapsed time = 00:00:00, memory = 2140.28 (MB).
    Completing 30% with 63 violations.
    elapsed time = 00:00:01, memory = 2140.28 (MB).
    Completing 40% with 63 violations.
    elapsed time = 00:00:01, memory = 2140.28 (MB).
    Completing 50% with 63 violations.
    elapsed time = 00:00:02, memory = 2140.28 (MB).
    Completing 60% with 22 violations.
    elapsed time = 00:00:05, memory = 2140.28 (MB).
    Completing 70% with 22 violations.
    elapsed time = 00:00:05, memory = 2140.28 (MB).
    Completing 80% with 15 violations.
    elapsed time = 00:00:06, memory = 2140.28 (MB).
    Completing 90% with 15 violations.
    elapsed time = 00:00:06, memory = 2140.28 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:09, memory = 2140.28 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met3
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:43, elapsed time = 00:00:09, memory = 2140.28 (MB), peak = 2309.28 (MB)
Total wire length = 997775 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 251718 um.
Total wire length on LAYER met2 = 391742 um.
Total wire length on LAYER met3 = 230872 um.
Total wire length on LAYER met4 = 108564 um.
Total wire length on LAYER met5 = 14878 um.
Total number of vias = 177545.
Up-via summary (total 177545):

-------------------------
 FR_MASTERSLICE         0
            li1     67749
           met1     82980
           met2     20708
           met3      5660
           met4       448
-------------------------
                   177545


[INFO DRT-0195] Start 4th stubborn tiles iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:01, memory = 2140.28 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:03, memory = 2140.28 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:04, memory = 2158.25 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:05, memory = 2184.24 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:06, memory = 2184.24 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:07, memory = 2133.81 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:08, memory = 2133.81 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:09, memory = 2154.57 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:11, memory = 2188.39 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:11, memory = 2190.96 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:27, elapsed time = 00:00:11, memory = 2190.96 (MB), peak = 2309.28 (MB)
Total wire length = 997779 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 251729 um.
Total wire length on LAYER met2 = 391746 um.
Total wire length on LAYER met3 = 230860 um.
Total wire length on LAYER met4 = 108564 um.
Total wire length on LAYER met5 = 14878 um.
Total number of vias = 177547.
Up-via summary (total 177547):

-------------------------
 FR_MASTERSLICE         0
            li1     67749
           met1     82982
           met2     20708
           met3      5660
           met4       448
-------------------------
                   177547


[INFO DRT-0198] Complete detail routing.
Total wire length = 997779 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 251729 um.
Total wire length on LAYER met2 = 391746 um.
Total wire length on LAYER met3 = 230860 um.
Total wire length on LAYER met4 = 108564 um.
Total wire length on LAYER met5 = 14878 um.
Total number of vias = 177547.
Up-via summary (total 177547):

-------------------------
 FR_MASTERSLICE         0
            li1     67749
           met1     82982
           met2     20708
           met3      5660
           met4       448
-------------------------
                   177547


[INFO DRT-0267] cpu time = 00:12:58, elapsed time = 00:01:51, memory = 2190.96 (MB), peak = 2309.28 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO GRT-0012] Found 1 antenna violations.
[INFO GRT-0015] Inserted 1 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3169 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 388 unique inst patterns.
[INFO DRT-0084]   Complete 9941 groups.
#scanned instances     = 21758
#unique  instances     = 388
#stdCellGenAp          = 14419
#stdCellValidPlanarAp  = 204
#stdCellValidViaAp     = 9478
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 67888
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:24:47, elapsed time = 00:03:07, memory = 2194.21 (MB), peak = 2309.28 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     202995

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 87 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 87 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56847.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 44996.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 26021.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8750.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2447.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 415.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2194.21 (MB), peak = 2309.28 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 85315 vertical wires in 2 frboxes and 54161 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 13355 vertical wires in 2 frboxes and 17870 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:06, memory = 2199.23 (MB), peak = 2309.28 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2199.23 (MB), peak = 2309.28 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 2238.80 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:07, memory = 2243.99 (MB).
    Completing 30% with 26 violations.
    elapsed time = 00:00:11, memory = 2248.23 (MB).
    Completing 40% with 26 violations.
    elapsed time = 00:00:14, memory = 2275.95 (MB).
    Completing 50% with 26 violations.
    elapsed time = 00:00:17, memory = 2232.80 (MB).
    Completing 60% with 39 violations.
    elapsed time = 00:00:21, memory = 2220.18 (MB).
    Completing 70% with 39 violations.
    elapsed time = 00:00:24, memory = 2327.91 (MB).
    Completing 80% with 49 violations.
    elapsed time = 00:00:29, memory = 2252.71 (MB).
    Completing 90% with 49 violations.
    elapsed time = 00:00:32, memory = 2286.71 (MB).
    Completing 100% with 69 violations.
    elapsed time = 00:00:36, memory = 2252.96 (MB).
[INFO DRT-0199]   Number of violations = 77.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        4      6      4      1
Recheck              0      4      4      0
Short                4     22     24      4
[INFO DRT-0267] cpu time = 00:04:29, elapsed time = 00:00:36, memory = 2252.96 (MB), peak = 2383.37 (MB)
Total wire length = 997845 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 251755 um.
Total wire length on LAYER met2 = 391741 um.
Total wire length on LAYER met3 = 230686 um.
Total wire length on LAYER met4 = 108728 um.
Total wire length on LAYER met5 = 14932 um.
Total number of vias = 177564.
Up-via summary (total 177564):

-------------------------
 FR_MASTERSLICE         0
            li1     67751
           met1     82988
           met2     20702
           met3      5673
           met4       450
-------------------------
                   177564


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 77 violations.
    elapsed time = 00:00:03, memory = 2254.51 (MB).
    Completing 20% with 77 violations.
    elapsed time = 00:00:06, memory = 2361.53 (MB).
    Completing 30% with 76 violations.
    elapsed time = 00:00:10, memory = 2254.72 (MB).
    Completing 40% with 76 violations.
    elapsed time = 00:00:14, memory = 2254.72 (MB).
    Completing 50% with 76 violations.
    elapsed time = 00:00:17, memory = 2194.97 (MB).
    Completing 60% with 46 violations.
    elapsed time = 00:00:21, memory = 2194.97 (MB).
    Completing 70% with 46 violations.
    elapsed time = 00:00:24, memory = 2226.26 (MB).
    Completing 80% with 36 violations.
    elapsed time = 00:00:29, memory = 2226.32 (MB).
    Completing 90% with 36 violations.
    elapsed time = 00:00:32, memory = 2318.43 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:36, memory = 2226.67 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer        met2   met3   met4
Metal Spacing        1      0      0
Short                4      1      5
[INFO DRT-0267] cpu time = 00:04:29, elapsed time = 00:00:36, memory = 2245.67 (MB), peak = 2383.37 (MB)
Total wire length = 997834 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 251740 um.
Total wire length on LAYER met2 = 391718 um.
Total wire length on LAYER met3 = 230700 um.
Total wire length on LAYER met4 = 108739 um.
Total wire length on LAYER met5 = 14935 um.
Total number of vias = 177552.
Up-via summary (total 177552):

-------------------------
 FR_MASTERSLICE         0
            li1     67751
           met1     82984
           met2     20698
           met3      5669
           met4       450
-------------------------
                   177552


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 2245.67 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:00, memory = 2245.67 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 2245.67 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 2245.67 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:01, memory = 2245.67 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:01, memory = 2245.67 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:01, memory = 2245.67 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:01, memory = 2245.67 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:01, memory = 2245.67 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:02, memory = 2249.92 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met3   met4
Metal Spacing        0      1
Short                1      3
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 2249.92 (MB), peak = 2383.37 (MB)
Total wire length = 997816 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 251737 um.
Total wire length on LAYER met2 = 391685 um.
Total wire length on LAYER met3 = 230724 um.
Total wire length on LAYER met4 = 108733 um.
Total wire length on LAYER met5 = 14935 um.
Total number of vias = 177551.
Up-via summary (total 177551):

-------------------------
 FR_MASTERSLICE         0
            li1     67751
           met1     82984
           met2     20699
           met3      5667
           met4       450
-------------------------
                   177551


[INFO DRT-0195] Start 3rd stubborn tiles iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:03, memory = 2256.04 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:05, memory = 2256.04 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:08, memory = 2256.04 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:10, memory = 2256.04 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:11, memory = 2281.53 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:16, memory = 2439.16 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:19, memory = 2481.12 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:21, memory = 2482.35 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:24, memory = 2419.51 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:27, memory = 2370.02 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:03:22, elapsed time = 00:00:27, memory = 2370.02 (MB), peak = 2526.19 (MB)
Total wire length = 997820 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 251749 um.
Total wire length on LAYER met2 = 391688 um.
Total wire length on LAYER met3 = 230700 um.
Total wire length on LAYER met4 = 108745 um.
Total wire length on LAYER met5 = 14935 um.
Total number of vias = 177556.
Up-via summary (total 177556):

-------------------------
 FR_MASTERSLICE         0
            li1     67751
           met1     82987
           met2     20699
           met3      5669
           met4       450
-------------------------
                   177556


[INFO DRT-0198] Complete detail routing.
Total wire length = 997820 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 251749 um.
Total wire length on LAYER met2 = 391688 um.
Total wire length on LAYER met3 = 230700 um.
Total wire length on LAYER met4 = 108745 um.
Total wire length on LAYER met5 = 14935 um.
Total number of vias = 177556.
Up-via summary (total 177556):

-------------------------
 FR_MASTERSLICE         0
            li1     67751
           met1     82987
           met2     20699
           met3      5669
           met4       450
-------------------------
                   177556


[INFO DRT-0267] cpu time = 00:12:25, elapsed time = 00:01:43, memory = 2370.02 (MB), peak = 2526.19 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 41:10.90[h:]min:sec. CPU time: user 15781.35 sys 10.49 (639%). Peak memory: 2586820KB.
