//////////////////////////////
//////////////////////////////
//subsys
+incdir+$LIGHT_ROOT/apb0/tb_top
+incdir+$LIGHT_ROOT/apb0/test/uvm_test
+incdir+$LIGHT_ROOT/apb0/sequence
+incdir+$LIGHT_ROOT/apb1/tb_top
+incdir+$LIGHT_ROOT/apb1/test/uvm_test
+incdir+$LIGHT_ROOT/apb1/sequence
+incdir+$LIGHT_ROOT/gate_sim/tb_top
+incdir+$LIGHT_ROOT/gate_sim/test/uvm_test
+incdir+$LIGHT_ROOT/gate_sim/sequence
+incdir+$LIGHT_ROOT/ahb_hs/tb_top
+incdir+$LIGHT_ROOT/ahb_hs/test/uvm_test
+incdir+$LIGHT_ROOT/ahb_hs/sequence
+incdir+$LIGHT_ROOT/ahb_ls/tb_top
+incdir+$LIGHT_ROOT/ahb_ls/test/uvm_test
+incdir+$LIGHT_ROOT/ahb_ls/sequence
+incdir+$LIGHT_ROOT/top_sim/tb_top
+incdir+$LIGHT_ROOT/top_sim/test/uvm_test
+incdir+$LIGHT_ROOT/top_sim/sequence

//////////////////////////////
//tb top
$PROJ_HOME/dv/simulation/verif_env/soc/soc_top/tb_top/tb_top.sv

